
SOPC.elf:     file format elf32-littlenios2
SOPC.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x040001b4

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x00001020 vaddr 0x04000020 paddr 0x04000020 align 2**12
         filesz 0x0000b220 memsz 0x0000b4d0 flags rwx

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000194  04000020  04000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000088c4  040001b4  040001b4  000011b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000016c  04008a78  04008a78  00009a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000265c  04008be4  04008be4  00009be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002b0  0400b240  0400b240  0000c240  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  0000c240  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000007d0  00000000  00000000  0000c268  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 000013da  00000000  00000000  0000ca38  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0001201b  00000000  00000000  0000de12  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000041ed  00000000  00000000  0001fe2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000b516  00000000  00000000  0002401a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00001818  00000000  00000000  0002f530  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001116  00000000  00000000  00030d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00002b80  00000000  00000000  00031e5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  000349e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000108  00000000  00000000  00034a30  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00037a5c  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  00037a5f  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00037a62  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  00037a63  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  00037a67  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  00037a6b  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  00037a6f  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  00037a78  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000009  00000000  00000000  00037a81  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000007  00000000  00000000  00037a8a  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000017  00000000  00000000  00037a91  2**0
                  CONTENTS, READONLY
 28 .jdi          00003e72  00000000  00000000  00037aa8  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
04000020 l    d  .exceptions	00000000 .exceptions
040001b4 l    d  .text	00000000 .text
04008a78 l    d  .rodata	00000000 .rodata
04008be4 l    d  .rwdata	00000000 .rwdata
0400b240 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
040001f8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 hello_world.c
04008be4 l     O .rwdata	000004ba Ascii_1
0400909e l     O .rwdata	0000021c Ascii_2
00000000 l    df *ABS*	00000000 oled.c
040092ce l     O .rwdata	000004ba Ascii_1
04009788 l     O .rwdata	0000021c Ascii_2
00000000 l    df *ABS*	00000000 dp-bit.c
040016d8 l     F .text	00000410 _fpadd_parts
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
04001e48 l     F .text	0000007c udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 dp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
040099a4 l     O .rwdata	000000d8 cfi_flash
04009a7c l     O .rwdata	000000c4 epcs
04009b40 l     O .rwdata	00001060 jtag_uart
0400aba0 l     O .rwdata	000000c4 uart0
04002780 l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
04002854 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
04003644 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
04004554 l     F .text	000001ec alt_epcs_flash_query
0400451c l     F .text	00000038 alt_flash_device_register
04004740 l     F .text	00000108 alt_epcs_flash_memcmp
04004bcc l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
04005004 l     F .text	00000228 altera_avalon_jtag_uart_irq
0400522c l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
040058a8 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
04005b68 l     F .text	0000009c altera_avalon_uart_irq
04005c04 l     F .text	000000e0 altera_avalon_uart_rxirq
04005ce4 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
040060d0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
040062f8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 epcs_commands.c
04006434 l     F .text	00000038 epcs_await_wip_released
0400646c l     F .text	00000038 epcs_test_wip
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
04006b54 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev.c
04006c2c l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04006d0c l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
040071d0 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
0400730c l     F .text	000000dc alt_file_locked
04007570 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
04007b98 l     F .text	000000bc alt_write_word_amd
04007a74 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
04007e4c l     F .text	0000018c alt_unlock_block_intel
04007fd8 l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0400ae0c l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
04008860 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
04008a14 l     F .text	00000040 alt_sim_halt
04004ac8 g     F .text	00000090 alt_epcs_flash_get_info
04000770 g     F .text	0000003c Set_Inverse_Display
04002620 g     F .text	0000006c alt_main
040012d0 g     F .text	00000070 Fade_In
04003104 g     F .text	00000048 alt_read_query_entry_32bit
0400b260 g     O .bss	00000100 alt_irq
04001024 g     F .text	00000140 Vertical_Scroll
0400288c g     F .text	000002c0 alt_flash_cfi_write
0400035c g     F .text	00000030 isr_timer0
04000a88 g     F .text	0000003c Set_Read_Modify_Write
04000414 g     F .text	0000002c Write_Command
040005c8 g     F .text	00000044 Set_Column_Address
00000000  w      *UND*	00000000 __errno
040063b8 g     F .text	0000007c epcs_sector_erase
04003290 g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
00000000 g     F .entry	00000000 __reset
04002da8 g     F .text	000002d8 alt_flash_program_block
0400b25c g     O .bss	00000004 errno
040008b8 g     F .text	0000003c Set_Start_Page
0400b24c g     O .bss	00000004 alt_argv
0401320c g       *ABS*	00000000 _gp
0400268c g     F .text	00000030 usleep
04001428 g     F .text	00000064 Test
0400ac8c g     O .rwdata	00000180 alt_fd_list
04000548 g     F .text	00000048 Set_Start_Column
04000c90 g     F .text	00000114 Frame
040065a8 g     F .text	00000064 epcs_write_status_register
040082ec g     F .text	00000094 alt_find_dev
04008618 g     F .text	000000a0 memcpy
04000a50 g     F .text	00000038 Set_VCOMH
0400155c g     F .text	0000017c OLED_Init
04007294 g     F .text	00000078 alt_io_redirect
04008a78 g       *ABS*	00000000 __DTOR_END__
040077d4 g     F .text	00000020 altera_nios2_irq_init
04004c60 g     F .text	00000110 alt_epcs_flash_write_block
04005444 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
04001f84 g     F .text	00000008 __udivsi3
04000ac4 g     F .text	0000002c Set_NOP
04001340 g     F .text	00000078 Fade_Out
04007c54 g     F .text	00000084 alt_program_intel
040006f8 g     F .text	0000003c Set_Segment_Remap
040006c0 g     F .text	00000038 Set_Area_Brightness
04006bb4 g     F .text	00000078 alt_dcache_flush
0400b220 g     O .rwdata	00000004 alt_max_fd
04003080 g     F .text	00000040 alt_read_query_entry_8bit
04002328 g     F .text	00000138 __unpack_d
04007cd8 g     F .text	00000174 alt_erase_block_intel
04002460 g     F .text	000001c0 alt_irq_register
040011e8 g     F .text	000000bc Continuous_Scroll
04001b68 g     F .text	00000074 __adddf3
04004b58 g     F .text	00000074 alt_epcs_flash_erase_block
040007ac g     F .text	00000038 Set_Multiplex_Ratio
0400b23c g     O .rwdata	00000004 _global_impure_ptr
0400b4f0 g       *ABS*	00000000 __bss_end
040070d8 g     F .text	000000f8 alt_iic_isr_register
040076c8 g     F .text	0000010c alt_tick
04001cb4 g     F .text	00000194 __floatunsidf
04005aa0 g     F .text	000000c8 altera_avalon_uart_init
04007090 g     F .text	00000048 alt_ic_irq_enabled
04007630 g     F .text	00000098 alt_alarm_stop
04000590 g     F .text	00000038 Set_Addressing_Mode
0400b244 g     O .bss	00000004 alt_irq_active
04000f6c g     F .text	000000b8 Show_Pattern
040000ec g     F .exceptions	000000c8 alt_irq_handler
0400ac64 g     O .rwdata	00000028 alt_dev_null
04000838 g     F .text	00000044 Set_Master_Config
04000da4 g     F .text	0000012c Show_Font57
04003598 g     F .text	000000ac alt_set_flash_algorithm_func
04001bdc g     F .text	000000d8 __fixdfsi
0400314c g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
0400b218 g     O .rwdata	00000008 alt_dev_list
04000930 g     F .text	00000038 Set_Display_Offset
04000280 g     F .text	0000008c uart_isr
040043ec g     F .text	000000dc alt_check_primary_table
04001f8c g     F .text	00000008 __umodsi3
04002bdc g     F .text	00000068 alt_flash_cfi_read
04003320 g     F .text	00000034 alt_write_native_8bit
040066e4 g     F .text	0000006c epcs_read_electronic_signature
0400b4f0 g       *ABS*	00000000 end
040013b8 g     F .text	00000070 Sleep
04003188 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
0400030c g     F .text	00000050 UartInit
04006130 g     F .text	000001c8 altera_avalon_uart_write
040036c0 g     F .text	00000580 alt_read_cfi_table
04004f44 g     F .text	000000c0 altera_avalon_jtag_uart_init
04000c0c g     F .text	00000084 Checkerboard
04008a74 g       *ABS*	00000000 __CTOR_LIST__
06000000 g       *ABS*	00000000 __alt_stack_pointer
04005918 g     F .text	00000090 alt_avalon_timer_sc_init
04005a00 g     F .text	00000058 altera_avalon_uart_write_fd
04001f94 g     F .text	00000080 __clzsi2
04005a58 g     F .text	00000048 altera_avalon_uart_close_fd
04005668 g     F .text	00000240 altera_avalon_jtag_uart_write
040027b8 g     F .text	0000009c alt_flash_cfi_init
04008864 g     F .text	000001b0 __call_exitprocs
040001b4 g     F .text	00000048 _start
0400b254 g     O .bss	00000004 _alt_tick_rate
04000968 g     F .text	00000038 Set_Display_Clock
040080b4 g     F .text	00000238 alt_avalon_spi_command
0400b258 g     O .bss	00000004 _alt_nticks
040026f0 g     F .text	00000090 alt_sys_init
0400872c g     F .text	00000134 __register_exitproc
0400060c g     F .text	00000044 Set_Page_Address
040001fc g     F .text	00000084 SetBaudrate
040009d8 g     F .text	00000038 Set_Precharge_Period
040030c0 g     F .text	00000044 alt_read_query_entry_16bit
04000650 g     F .text	00000038 Set_Start_Line
040052dc g     F .text	00000074 altera_avalon_jtag_uart_close
040033b8 g     F .text	000001e0 alt_set_flash_width_func
04006358 g     F .text	00000060 epcs_read_status_register
04004dfc g     F .text	00000058 altera_avalon_jtag_uart_read_fd
040084a0 g     F .text	000000b8 alt_get_fd
0400690c g     F .text	0000014c alt_busy_sleep
0400087c g     F .text	0000003c Set_Display_On_Off
0400785c g     F .text	00000218 alt_erase_block_amd
04006750 g     F .text	00000068 epcs_read_device_id
040085a4 g     F .text	00000074 memcmp
04004eac g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0400b4f0 g       *ABS*	00000000 __alt_stack_base
04004ef4 g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
04003c40 g     F .text	000007ac alt_read_cfi_width
0400046c g     F .text	0000004c uDelay
040012a4 g     F .text	0000002c Deactivate_Scroll
040008f4 g     F .text	0000003c Set_Common_Remap
04008380 g     F .text	00000120 alt_find_file
04006c58 g     F .text	000000b4 alt_dev_llist_insert
0400b228 g     O .rwdata	00000008 alt_flash_dev_list
0400324c g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
0400b240 g       *ABS*	00000000 __bss_start
040003f4 g     F .text	00000020 main
0400b250 g     O .bss	00000004 alt_envp
04004e54 g     F .text	00000058 altera_avalon_jtag_uart_write_fd
0400b240 g     O .bss	00000004 TxCounter
0400b360 g     O .bss	00000190 _atexit0
0400b224 g     O .rwdata	00000004 alt_errno
040032d8 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
04002c44 g     F .text	00000164 alt_write_value_to_flash
04003354 g     F .text	00000034 alt_write_native_16bit
04001ec4 g     F .text	00000060 __divsi3
01000000 g       *ABS*	00000000 __alt_mem_cfi_flash
04008a78 g     O .rodata	00000014 __thenan_df
04008a78 g       *ABS*	00000000 __CTOR_END__
04004848 g     F .text	00000280 alt_epcs_flash_write
04008a78 g       *ABS*	00000000 __DTOR_LIST__
040092ba g     O .rwdata	00000014 UartTxBuffer
04001164 g     F .text	00000084 Horizontal_Scroll
040026bc g     F .text	00000034 alt_irq_init
040075d0 g     F .text	00000060 alt_release_fd
04000734 g     F .text	0000003c Set_Entire_Display
04008a8c g     O .rodata	00000100 __clz_tab
04008558 g     F .text	00000014 atexit
0400b238 g     O .rwdata	00000004 _impure_ptr
0400b248 g     O .bss	00000004 alt_argc
04006dd0 g     F .text	00000064 _do_dtors
04000b70 g     F .text	0000009c Fill_Block
04000020 g       .exceptions	00000000 alt_irq_entry
040004b8 g     F .text	00000090 Delay
0400b210 g     O .rwdata	00000008 alt_fs_list
04003204 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
040009a0 g     F .text	00000038 Set_Area_Color
040014e8 g     F .text	00000074 Set_Bank_Color
040007e4 g     F .text	00000054 Set_Dim_Mode
040064a4 g     F .text	000000b4 epcs_read_buffer
040044c8 g     F .text	00000054 alt_epcs_flash_init
04006f04 g     F .text	00000050 alt_ic_isr_register
0400b240 g       *ABS*	00000000 _edata
040059a8 g     F .text	00000058 altera_avalon_uart_read_fd
0400b4f0 g       *ABS*	00000000 _end
04006e34 g     F .text	0000007c alt_flash_open_dev
0400148c g     F .text	0000005c Set_LUT
04005350 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
04006ff0 g     F .text	000000a0 alt_ic_irq_disable
0400856c g     F .text	00000038 exit
04006eb0 g     F .text	00000054 alt_flash_close_dev
04000ed0 g     F .text	0000009c Show_String
04001f24 g     F .text	00000060 __modsi3
04000688 g     F .text	00000038 Set_Contrast_Control
06000000 g       *ABS*	00000000 __alt_data_end
04000020 g     F .exceptions	00000000 alt_exception
04000000 g       *ABS*	00000000 __alt_mem_sdram
04000a10 g     F .text	00000040 Set_Common_Config
04005e40 g     F .text	00000060 altera_avalon_uart_close
04008a54 g     F .text	00000020 _exit
040067b8 g     F .text	00000154 alt_alarm_start
04003388 g     F .text	00000030 alt_write_native_32bit
040086b8 g     F .text	00000074 strlen
04006558 g     F .text	00000050 epcs_write_enable
040073e8 g     F .text	00000188 open
04002b4c g     F .text	00000090 alt_flash_cfi_get_info
04000440 g     F .text	0000002c Write_Data
0400b20c g     O .rwdata	00000004 alt_priority_mask
04006f54 g     F .text	0000009c alt_ic_irq_enable
00000000 g       *ABS*	00000000 __alt_mem_epcs
04000af0 g     F .text	00000080 Fill_RAM
04005ea0 g     F .text	00000230 altera_avalon_uart_read
04001ae8 g     F .text	00000080 __subdf3
04004d70 g     F .text	0000008c alt_epcs_flash_read
0400b230 g     O .rwdata	00000008 alt_alarm_list
04006d6c g     F .text	00000064 _do_ctors
0400038c g     F .text	00000068 TimerInit
04006a58 g     F .text	000000fc close
040077f4 g     F .text	00000068 alt_program_amd
04002014 g     F .text	00000314 __pack_d
00000000  w      *UND*	00000000 free
0400660c g     F .text	000000d8 epcs_write_buffer



Disassembly of section .exceptions:

04000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 4000020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 4000024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 4000028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 400002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4000030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4000034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4000038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 400003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4000040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 4000044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 4000048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 400004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4000050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4000054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4000058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 400005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4000060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4000064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4000068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 400006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4000070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4000074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4000078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 400007c:	10000326 	beq	r2,zero,400008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4000080:	20000226 	beq	r4,zero,400008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4000084:	40000ec0 	call	40000ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4000088:	00000306 	br	4000098 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 400008c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 4000090:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
 4000094:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 4000098:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 400009c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40000a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40000a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40000a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40000ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40000b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40000b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40000b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40000bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40000c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 40000c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40000c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40000cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40000d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40000d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40000d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40000dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40000e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 40000e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40000e8:	ef80083a 	eret

040000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40000ec:	defff904 	addi	sp,sp,-28
 40000f0:	dfc00615 	stw	ra,24(sp)
 40000f4:	df000515 	stw	fp,20(sp)
 40000f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 40000fc:	0005313a 	rdctl	r2,ipending
 4000100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 4000104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 4000108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 400010c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4000110:	00800044 	movi	r2,1
 4000114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 4000118:	e0ffff17 	ldw	r3,-4(fp)
 400011c:	e0bffe17 	ldw	r2,-8(fp)
 4000120:	1884703a 	and	r2,r3,r2
 4000124:	1005003a 	cmpeq	r2,r2,zero
 4000128:	1000161e 	bne	r2,zero,4000184 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 400012c:	e0bffd17 	ldw	r2,-12(fp)
 4000130:	00c10074 	movhi	r3,1025
 4000134:	18ec9804 	addi	r3,r3,-19872
 4000138:	100490fa 	slli	r2,r2,3
 400013c:	10c5883a 	add	r2,r2,r3
 4000140:	11400017 	ldw	r5,0(r2)
 4000144:	e0bffd17 	ldw	r2,-12(fp)
 4000148:	00c10074 	movhi	r3,1025
 400014c:	18ec9804 	addi	r3,r3,-19872
 4000150:	100490fa 	slli	r2,r2,3
 4000154:	10c5883a 	add	r2,r2,r3
 4000158:	10800104 	addi	r2,r2,4
 400015c:	11000017 	ldw	r4,0(r2)
 4000160:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4000164:	0005313a 	rdctl	r2,ipending
 4000168:	e0bffb15 	stw	r2,-20(fp)

  return active;
 400016c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 4000170:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 4000174:	e0bfff17 	ldw	r2,-4(fp)
 4000178:	1004c03a 	cmpne	r2,r2,zero
 400017c:	103fe31e 	bne	r2,zero,400010c <alt_irq_handler+0x20>
 4000180:	00000706 	br	40001a0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 4000184:	e0bffe17 	ldw	r2,-8(fp)
 4000188:	1085883a 	add	r2,r2,r2
 400018c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 4000190:	e0bffd17 	ldw	r2,-12(fp)
 4000194:	10800044 	addi	r2,r2,1
 4000198:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 400019c:	003fde06 	br	4000118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 40001a0:	e037883a 	mov	sp,fp
 40001a4:	dfc00117 	ldw	ra,4(sp)
 40001a8:	df000017 	ldw	fp,0(sp)
 40001ac:	dec00204 	addi	sp,sp,8
 40001b0:	f800283a 	ret

Disassembly of section .text:

040001b4 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 40001b4:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 40001b8:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 40001bc:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 40001c0:	00bffd16 	blt	zero,r2,40001b8 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 40001c4:	06c18034 	movhi	sp,1536
    ori sp, sp, %lo(__alt_stack_pointer)
 40001c8:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 40001cc:	06810074 	movhi	gp,1025
    ori gp, gp, %lo(_gp)
 40001d0:	d68c8314 	ori	gp,gp,12812
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 40001d4:	00810034 	movhi	r2,1024
    ori r2, r2, %lo(__bss_start)
 40001d8:	10ac9014 	ori	r2,r2,45632

    movhi r3, %hi(__bss_end)
 40001dc:	00c10034 	movhi	r3,1024
    ori r3, r3, %lo(__bss_end)
 40001e0:	18ed3c14 	ori	r3,r3,46320

    beq r2, r3, 1f
 40001e4:	10c00326 	beq	r2,r3,40001f4 <_start+0x40>

0:
    stw zero, (r2)
 40001e8:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 40001ec:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 40001f0:	10fffd36 	bltu	r2,r3,40001e8 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 40001f4:	40026200 	call	4002620 <alt_main>

040001f8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 40001f8:	003fff06 	br	40001f8 <alt_after_alt_main>

040001fc <SetBaudrate>:
unsigned char UartTxBuffer[20] = {'H','E','L','L','O',' ','W','O','R','L','D','\n'};
int TxCounter;

/*串口配置*/
void SetBaudrate(unsigned int baudrate)  //波特率配置
{
 40001fc:	defffd04 	addi	sp,sp,-12
 4000200:	dfc00215 	stw	ra,8(sp)
 4000204:	df000115 	stw	fp,4(sp)
 4000208:	df000104 	addi	fp,sp,4
 400020c:	e13fff15 	stw	r4,-4(fp)
     IOWR_ALTERA_AVALON_UART_DIVISOR(UART0_BASE, ALT_CPU_FREQ/baudrate+0.5);
 4000210:	0100bef4 	movhi	r4,763
 4000214:	213c2004 	addi	r4,r4,-3968
 4000218:	e17fff17 	ldw	r5,-4(fp)
 400021c:	4001f840 	call	4001f84 <__udivsi3>
 4000220:	1009883a 	mov	r4,r2
 4000224:	4001cb40 	call	4001cb4 <__floatunsidf>
 4000228:	100b883a 	mov	r5,r2
 400022c:	180d883a 	mov	r6,r3
 4000230:	2809883a 	mov	r4,r5
 4000234:	300b883a 	mov	r5,r6
 4000238:	000d883a 	mov	r6,zero
 400023c:	01cff834 	movhi	r7,16352
 4000240:	4001b680 	call	4001b68 <__adddf3>
 4000244:	1009883a 	mov	r4,r2
 4000248:	180b883a 	mov	r5,r3
 400024c:	2005883a 	mov	r2,r4
 4000250:	2807883a 	mov	r3,r5
 4000254:	1009883a 	mov	r4,r2
 4000258:	180b883a 	mov	r5,r3
 400025c:	4001bdc0 	call	4001bdc <__fixdfsi>
 4000260:	1007883a 	mov	r3,r2
 4000264:	00870404 	movi	r2,7184
 4000268:	10c00035 	stwio	r3,0(r2)
}
 400026c:	e037883a 	mov	sp,fp
 4000270:	dfc00117 	ldw	ra,4(sp)
 4000274:	df000017 	ldw	fp,0(sp)
 4000278:	dec00204 	addi	sp,sp,8
 400027c:	f800283a 	ret

04000280 <uart_isr>:
         UartSendByte(*str++);
     }
} */

void uart_isr()
{
 4000280:	defffe04 	addi	sp,sp,-8
 4000284:	df000115 	stw	fp,4(sp)
 4000288:	df000104 	addi	fp,sp,4
    int status = 0;
 400028c:	e03fff15 	stw	zero,-4(fp)
    status = IORD_ALTERA_AVALON_UART_STATUS(UART0_BASE);  //读取状态寄存器
 4000290:	00870204 	movi	r2,7176
 4000294:	10800037 	ldwio	r2,0(r2)
 4000298:	e0bfff15 	stw	r2,-4(fp)
    IOWR_ALTERA_AVALON_UART_STATUS(UART0_BASE, 0);        //清状态寄存器
 400029c:	00870204 	movi	r2,7176
 40002a0:	10000035 	stwio	zero,0(r2)
    if ((status & ALTERA_AVALON_UART_STATUS_RRDY_MSK) == ALTERA_AVALON_UART_STATUS_RRDY_MSK)  //接收字符准备好中断状态
    {

    }
    if ((status & ALTERA_AVALON_UART_STATUS_TRDY_MSK) == ALTERA_AVALON_UART_STATUS_TRDY_MSK)  //传送准备好中断
 40002a4:	e0bfff17 	ldw	r2,-4(fp)
 40002a8:	1080100c 	andi	r2,r2,64
 40002ac:	1005003a 	cmpeq	r2,r2,zero
 40002b0:	1000121e 	bne	r2,zero,40002fc <uart_isr+0x7c>
    {
         if(TxCounter < 12)
 40002b4:	d0a00d17 	ldw	r2,-32716(gp)
 40002b8:	10800308 	cmpgei	r2,r2,12
 40002bc:	10000c1e 	bne	r2,zero,40002f0 <uart_isr+0x70>
         {
            IOWR_ALTERA_AVALON_UART_TXDATA(UART0_BASE,UartTxBuffer[TxCounter]);
 40002c0:	d0e00d17 	ldw	r3,-32716(gp)
 40002c4:	00810074 	movhi	r2,1025
 40002c8:	10a4ae84 	addi	r2,r2,-27974
 40002cc:	10c5883a 	add	r2,r2,r3
 40002d0:	10800003 	ldbu	r2,0(r2)
 40002d4:	10c03fcc 	andi	r3,r2,255
 40002d8:	00870104 	movi	r2,7172
 40002dc:	10c00035 	stwio	r3,0(r2)
            TxCounter++;
 40002e0:	d0a00d17 	ldw	r2,-32716(gp)
 40002e4:	10800044 	addi	r2,r2,1
 40002e8:	d0a00d15 	stw	r2,-32716(gp)
 40002ec:	00000306 	br	40002fc <uart_isr+0x7c>
         }
         else  //发送完成
         {
            TxCounter=0;
 40002f0:	d0200d15 	stw	zero,-32716(gp)
            IOWR_ALTERA_AVALON_UART_CONTROL(UART0_BASE,0);  //关闭串口所有中断
 40002f4:	00870304 	movi	r2,7180
 40002f8:	10000035 	stwio	zero,0(r2)
           // IOWR_ALTERA_AVALON_UART_CONTROL(UART0_BASE,ALTERA_AVALON_UART_CONTROL_RRDY_MSK);   //打开允许接收字符准备好中断
         }
    }
}
 40002fc:	e037883a 	mov	sp,fp
 4000300:	df000017 	ldw	fp,0(sp)
 4000304:	dec00104 	addi	sp,sp,4
 4000308:	f800283a 	ret

0400030c <UartInit>:

void UartInit(void)  //串口初始化
{
 400030c:	defffe04 	addi	sp,sp,-8
 4000310:	dfc00115 	stw	ra,4(sp)
 4000314:	df000015 	stw	fp,0(sp)
 4000318:	d839883a 	mov	fp,sp
    SetBaudrate(9600);  //波特率9600
 400031c:	01096004 	movi	r4,9600
 4000320:	40001fc0 	call	40001fc <SetBaudrate>
    IOWR_ALTERA_AVALON_UART_CONTROL(UART0_BASE, 0);
 4000324:	00870304 	movi	r2,7180
 4000328:	10000035 	stwio	zero,0(r2)
   // IOWR_ALTERA_AVALON_UART_CONTROL(UART0_BASE, ALTERA_AVALON_UART_CONTROL_RRDY_MSK);   //打开允许接收字符准备好中断
    IOWR_ALTERA_AVALON_UART_STATUS(UART0_BASE, 0);   //清状态寄存器
 400032c:	00870204 	movi	r2,7176
 4000330:	10000035 	stwio	zero,0(r2)
    alt_irq_register(UART0_IRQ, (void *)0, uart_isr);  //注册中断
 4000334:	01000044 	movi	r4,1
 4000338:	000b883a 	mov	r5,zero
 400033c:	01810034 	movhi	r6,1024
 4000340:	3180a004 	addi	r6,r6,640
 4000344:	40024600 	call	4002460 <alt_irq_register>
}
 4000348:	e037883a 	mov	sp,fp
 400034c:	dfc00117 	ldw	ra,4(sp)
 4000350:	df000017 	ldw	fp,0(sp)
 4000354:	dec00204 	addi	sp,sp,8
 4000358:	f800283a 	ret

0400035c <isr_timer0>:


/*定时器配置*/
void isr_timer0()
{
 400035c:	deffff04 	addi	sp,sp,-4
 4000360:	df000015 	stw	fp,0(sp)
 4000364:	d839883a 	mov	fp,sp
    //IOWR_ALTERA_AVALON_UART_CONTROL(UART0_BASE,0);
    //IOWR_ALTERA_AVALON_UART_TXDATA(UART0_BASE, '\n');
	IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER0_BASE, 0x00);       //清楚timer0中断标志寄存器
 4000368:	00870804 	movi	r2,7200
 400036c:	10000035 	stwio	zero,0(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(UART0_BASE,ALTERA_AVALON_UART_CONTROL_TRDY_MSK);
 4000370:	00c70304 	movi	r3,7180
 4000374:	00801004 	movi	r2,64
 4000378:	18800035 	stwio	r2,0(r3)
}
 400037c:	e037883a 	mov	sp,fp
 4000380:	df000017 	ldw	fp,0(sp)
 4000384:	dec00104 	addi	sp,sp,4
 4000388:	f800283a 	ret

0400038c <TimerInit>:
void TimerInit(void)
{
 400038c:	defffe04 	addi	sp,sp,-8
 4000390:	dfc00115 	stw	ra,4(sp)
 4000394:	df000015 	stw	fp,0(sp)
 4000398:	d839883a 	mov	fp,sp
     IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER0_BASE, 0x00);       //清楚timer0中断标志寄存器
 400039c:	00870804 	movi	r2,7200
 40003a0:	10000035 	stwio	zero,0(r2)
     IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER0_BASE,50000000);   //设置timer0周期
 40003a4:	00c70a04 	movi	r3,7208
 40003a8:	0080bef4 	movhi	r2,763
 40003ac:	10bc2004 	addi	r2,r2,-3968
 40003b0:	18800035 	stwio	r2,0(r3)
     IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER0_BASE, 50000000 >> 16);
 40003b4:	00c70b04 	movi	r3,7212
 40003b8:	0080be84 	movi	r2,762
 40003bc:	18800035 	stwio	r2,0(r3)
     IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER0_BASE, 0x07);      //允许timer0中断
 40003c0:	00c70904 	movi	r3,7204
 40003c4:	008001c4 	movi	r2,7
 40003c8:	18800035 	stwio	r2,0(r3)
     alt_irq_register(TIMER0_IRQ, (void *)0, isr_timer0);      //注册timer0中断
 40003cc:	01000084 	movi	r4,2
 40003d0:	000b883a 	mov	r5,zero
 40003d4:	01810034 	movhi	r6,1024
 40003d8:	3180d704 	addi	r6,r6,860
 40003dc:	40024600 	call	4002460 <alt_irq_register>
}
 40003e0:	e037883a 	mov	sp,fp
 40003e4:	dfc00117 	ldw	ra,4(sp)
 40003e8:	df000017 	ldw	fp,0(sp)
 40003ec:	dec00204 	addi	sp,sp,8
 40003f0:	f800283a 	ret

040003f4 <main>:

int main()
{
 40003f4:	defffe04 	addi	sp,sp,-8
 40003f8:	dfc00115 	stw	ra,4(sp)
 40003fc:	df000015 	stw	fp,0(sp)
 4000400:	d839883a 	mov	fp,sp
    UartInit();   //串口初始化
 4000404:	400030c0 	call	400030c <UartInit>
    TimerInit();  //定时器初始化
 4000408:	400038c0 	call	400038c <TimerInit>
    OLED_Init();  //OLED初始化
 400040c:	400155c0 	call	400155c <OLED_Init>
    while(1);
 4000410:	003fff06 	br	4000410 <main+0x1c>

04000414 <Write_Command>:
//=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Patterns
//=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=

void Write_Command(unsigned char Command)   //OLED_IP WRITE COMMAND
{
 4000414:	defffe04 	addi	sp,sp,-8
 4000418:	df000115 	stw	fp,4(sp)
 400041c:	df000104 	addi	fp,sp,4
 4000420:	e13fff05 	stb	r4,-4(fp)
    IOWR(OLED_BASE,0,Command);
 4000424:	e0ffff03 	ldbu	r3,-4(fp)
 4000428:	00820004 	movi	r2,2048
 400042c:	10c00035 	stwio	r3,0(r2)
}
 4000430:	e037883a 	mov	sp,fp
 4000434:	df000017 	ldw	fp,0(sp)
 4000438:	dec00104 	addi	sp,sp,4
 400043c:	f800283a 	ret

04000440 <Write_Data>:

void Write_Data(unsigned char  data)   //OLED_IP WRITE DATA
{
 4000440:	defffe04 	addi	sp,sp,-8
 4000444:	df000115 	stw	fp,4(sp)
 4000448:	df000104 	addi	fp,sp,4
 400044c:	e13fff05 	stb	r4,-4(fp)
   IOWR(OLED_BASE,1, data);
 4000450:	e0ffff03 	ldbu	r3,-4(fp)
 4000454:	00820104 	movi	r2,2052
 4000458:	10c00035 	stwio	r3,0(r2)
}
 400045c:	e037883a 	mov	sp,fp
 4000460:	df000017 	ldw	fp,0(sp)
 4000464:	dec00104 	addi	sp,sp,4
 4000468:	f800283a 	ret

0400046c <uDelay>:


void uDelay(unsigned char l)
{
 400046c:	defffd04 	addi	sp,sp,-12
 4000470:	dfc00215 	stw	ra,8(sp)
 4000474:	df000115 	stw	fp,4(sp)
 4000478:	df000104 	addi	fp,sp,4
 400047c:	e13fff05 	stb	r4,-4(fp)
    while(l--)
 4000480:	00000206 	br	400048c <uDelay+0x20>
    usleep(1);
 4000484:	01000044 	movi	r4,1
 4000488:	400268c0 	call	400268c <usleep>
}


void uDelay(unsigned char l)
{
    while(l--)
 400048c:	e0bfff03 	ldbu	r2,-4(fp)
 4000490:	10bfffc4 	addi	r2,r2,-1
 4000494:	e0bfff05 	stb	r2,-4(fp)
 4000498:	e0bfff03 	ldbu	r2,-4(fp)
 400049c:	10803fd8 	cmpnei	r2,r2,255
 40004a0:	103ff81e 	bne	r2,zero,4000484 <uDelay+0x18>
    usleep(1);
    
}
 40004a4:	e037883a 	mov	sp,fp
 40004a8:	dfc00117 	ldw	ra,4(sp)
 40004ac:	df000017 	ldw	fp,0(sp)
 40004b0:	dec00204 	addi	sp,sp,8
 40004b4:	f800283a 	ret

040004b8 <Delay>:


void Delay(unsigned char n)
{
 40004b8:	defffc04 	addi	sp,sp,-16
 40004bc:	dfc00315 	stw	ra,12(sp)
 40004c0:	df000215 	stw	fp,8(sp)
 40004c4:	df000204 	addi	fp,sp,8
 40004c8:	e13fff05 	stb	r4,-4(fp)
unsigned char i,j,k;

    for(k=0;k<n;k++)
 40004cc:	e03ffe05 	stb	zero,-8(fp)
 40004d0:	00001506 	br	4000528 <Delay+0x70>
    {
        for(i=0;i<131;i++)
 40004d4:	e03ffe85 	stb	zero,-6(fp)
 40004d8:	00000d06 	br	4000510 <Delay+0x58>
        {
            for(j=0;j<15;j++)
 40004dc:	e03ffe45 	stb	zero,-7(fp)
 40004e0:	00000506 	br	40004f8 <Delay+0x40>
            {
                uDelay(203);    
 40004e4:	010032c4 	movi	r4,203
 40004e8:	400046c0 	call	400046c <uDelay>

    for(k=0;k<n;k++)
    {
        for(i=0;i<131;i++)
        {
            for(j=0;j<15;j++)
 40004ec:	e0bffe43 	ldbu	r2,-7(fp)
 40004f0:	10800044 	addi	r2,r2,1
 40004f4:	e0bffe45 	stb	r2,-7(fp)
 40004f8:	e0bffe43 	ldbu	r2,-7(fp)
 40004fc:	108003f0 	cmpltui	r2,r2,15
 4000500:	103ff81e 	bne	r2,zero,40004e4 <Delay+0x2c>
{
unsigned char i,j,k;

    for(k=0;k<n;k++)
    {
        for(i=0;i<131;i++)
 4000504:	e0bffe83 	ldbu	r2,-6(fp)
 4000508:	10800044 	addi	r2,r2,1
 400050c:	e0bffe85 	stb	r2,-6(fp)
 4000510:	e0bffe83 	ldbu	r2,-6(fp)
 4000514:	108020f0 	cmpltui	r2,r2,131
 4000518:	103ff01e 	bne	r2,zero,40004dc <Delay+0x24>

void Delay(unsigned char n)
{
unsigned char i,j,k;

    for(k=0;k<n;k++)
 400051c:	e0bffe03 	ldbu	r2,-8(fp)
 4000520:	10800044 	addi	r2,r2,1
 4000524:	e0bffe05 	stb	r2,-8(fp)
 4000528:	e0fffe03 	ldbu	r3,-8(fp)
 400052c:	e0bfff03 	ldbu	r2,-4(fp)
 4000530:	18bfe836 	bltu	r3,r2,40004d4 <Delay+0x1c>
            {
                uDelay(203);    
            }
        }
    }
}
 4000534:	e037883a 	mov	sp,fp
 4000538:	dfc00117 	ldw	ra,4(sp)
 400053c:	df000017 	ldw	fp,0(sp)
 4000540:	dec00204 	addi	sp,sp,8
 4000544:	f800283a 	ret

04000548 <Set_Start_Column>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Instruction Setting
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Set_Start_Column(unsigned char d)
{
 4000548:	defffd04 	addi	sp,sp,-12
 400054c:	dfc00215 	stw	ra,8(sp)
 4000550:	df000115 	stw	fp,4(sp)
 4000554:	df000104 	addi	fp,sp,4
 4000558:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0x00+d%16);       // Set Lower Column Start Address for Page Addressing Mode
 400055c:	e0bfff03 	ldbu	r2,-4(fp)
 4000560:	110003cc 	andi	r4,r2,15
 4000564:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0x00
    Write_Command(0x10+d/16);       // Set Higher Column Start Address for Page Addressing Mode
 4000568:	e0bfff03 	ldbu	r2,-4(fp)
 400056c:	1004d13a 	srli	r2,r2,4
 4000570:	10800404 	addi	r2,r2,16
 4000574:	11003fcc 	andi	r4,r2,255
 4000578:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0x10
}
 400057c:	e037883a 	mov	sp,fp
 4000580:	dfc00117 	ldw	ra,4(sp)
 4000584:	df000017 	ldw	fp,0(sp)
 4000588:	dec00204 	addi	sp,sp,8
 400058c:	f800283a 	ret

04000590 <Set_Addressing_Mode>:


void Set_Addressing_Mode(unsigned char d)
{
 4000590:	defffd04 	addi	sp,sp,-12
 4000594:	dfc00215 	stw	ra,8(sp)
 4000598:	df000115 	stw	fp,4(sp)
 400059c:	df000104 	addi	fp,sp,4
 40005a0:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0x20);            // Set Memory Addressing Mode
 40005a4:	01000804 	movi	r4,32
 40005a8:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x02
 40005ac:	e13fff03 	ldbu	r4,-4(fp)
 40005b0:	40004140 	call	4000414 <Write_Command>
                        //     0x00 => Horizontal Addressing Mode
                        //     0x01 => Vertical Addressing Mode
                        //     0x02 => Page Addressing Mode
}
 40005b4:	e037883a 	mov	sp,fp
 40005b8:	dfc00117 	ldw	ra,4(sp)
 40005bc:	df000017 	ldw	fp,0(sp)
 40005c0:	dec00204 	addi	sp,sp,8
 40005c4:	f800283a 	ret

040005c8 <Set_Column_Address>:


void Set_Column_Address(unsigned char a, unsigned char b)
{
 40005c8:	defffc04 	addi	sp,sp,-16
 40005cc:	dfc00315 	stw	ra,12(sp)
 40005d0:	df000215 	stw	fp,8(sp)
 40005d4:	df000204 	addi	fp,sp,8
 40005d8:	e13ffe05 	stb	r4,-8(fp)
 40005dc:	e17fff05 	stb	r5,-4(fp)
    Write_Command(0x21);            // Set Column Address
 40005e0:	01000844 	movi	r4,33
 40005e4:	40004140 	call	4000414 <Write_Command>
    Write_Command(a);           //   Default => 0x00 (Column Start Address)
 40005e8:	e13ffe03 	ldbu	r4,-8(fp)
 40005ec:	40004140 	call	4000414 <Write_Command>
    Write_Command(b);           //   Default => 0x83 (Column End Address)
 40005f0:	e13fff03 	ldbu	r4,-4(fp)
 40005f4:	40004140 	call	4000414 <Write_Command>
}
 40005f8:	e037883a 	mov	sp,fp
 40005fc:	dfc00117 	ldw	ra,4(sp)
 4000600:	df000017 	ldw	fp,0(sp)
 4000604:	dec00204 	addi	sp,sp,8
 4000608:	f800283a 	ret

0400060c <Set_Page_Address>:


void Set_Page_Address(unsigned char a, unsigned char b)
{
 400060c:	defffc04 	addi	sp,sp,-16
 4000610:	dfc00315 	stw	ra,12(sp)
 4000614:	df000215 	stw	fp,8(sp)
 4000618:	df000204 	addi	fp,sp,8
 400061c:	e13ffe05 	stb	r4,-8(fp)
 4000620:	e17fff05 	stb	r5,-4(fp)
    Write_Command(0x22);            // Set Page Address
 4000624:	01000884 	movi	r4,34
 4000628:	40004140 	call	4000414 <Write_Command>
    Write_Command(a);           //   Default => 0x00 (Page Start Address)
 400062c:	e13ffe03 	ldbu	r4,-8(fp)
 4000630:	40004140 	call	4000414 <Write_Command>
    Write_Command(b);           //   Default => 0x07 (Page End Address)
 4000634:	e13fff03 	ldbu	r4,-4(fp)
 4000638:	40004140 	call	4000414 <Write_Command>
}
 400063c:	e037883a 	mov	sp,fp
 4000640:	dfc00117 	ldw	ra,4(sp)
 4000644:	df000017 	ldw	fp,0(sp)
 4000648:	dec00204 	addi	sp,sp,8
 400064c:	f800283a 	ret

04000650 <Set_Start_Line>:


void Set_Start_Line(unsigned char d)
{
 4000650:	defffd04 	addi	sp,sp,-12
 4000654:	dfc00215 	stw	ra,8(sp)
 4000658:	df000115 	stw	fp,4(sp)
 400065c:	df000104 	addi	fp,sp,4
 4000660:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0x40|d);          // Set Display Start Line
 4000664:	e0bfff03 	ldbu	r2,-4(fp)
 4000668:	10801014 	ori	r2,r2,64
 400066c:	11003fcc 	andi	r4,r2,255
 4000670:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0x40 (0x00)
}
 4000674:	e037883a 	mov	sp,fp
 4000678:	dfc00117 	ldw	ra,4(sp)
 400067c:	df000017 	ldw	fp,0(sp)
 4000680:	dec00204 	addi	sp,sp,8
 4000684:	f800283a 	ret

04000688 <Set_Contrast_Control>:


void Set_Contrast_Control(unsigned char d)
{
 4000688:	defffd04 	addi	sp,sp,-12
 400068c:	dfc00215 	stw	ra,8(sp)
 4000690:	df000115 	stw	fp,4(sp)
 4000694:	df000104 	addi	fp,sp,4
 4000698:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0x81);            // Set Contrast Control for Bank 0
 400069c:	01002044 	movi	r4,129
 40006a0:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x80
 40006a4:	e13fff03 	ldbu	r4,-4(fp)
 40006a8:	40004140 	call	4000414 <Write_Command>
}
 40006ac:	e037883a 	mov	sp,fp
 40006b0:	dfc00117 	ldw	ra,4(sp)
 40006b4:	df000017 	ldw	fp,0(sp)
 40006b8:	dec00204 	addi	sp,sp,8
 40006bc:	f800283a 	ret

040006c0 <Set_Area_Brightness>:


void Set_Area_Brightness(unsigned char d)
{
 40006c0:	defffd04 	addi	sp,sp,-12
 40006c4:	dfc00215 	stw	ra,8(sp)
 40006c8:	df000115 	stw	fp,4(sp)
 40006cc:	df000104 	addi	fp,sp,4
 40006d0:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0x82);            // Set Brightness for Area Color Banks
 40006d4:	01002084 	movi	r4,130
 40006d8:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x80
 40006dc:	e13fff03 	ldbu	r4,-4(fp)
 40006e0:	40004140 	call	4000414 <Write_Command>
}
 40006e4:	e037883a 	mov	sp,fp
 40006e8:	dfc00117 	ldw	ra,4(sp)
 40006ec:	df000017 	ldw	fp,0(sp)
 40006f0:	dec00204 	addi	sp,sp,8
 40006f4:	f800283a 	ret

040006f8 <Set_Segment_Remap>:


void Set_Segment_Remap(unsigned char d)
{
 40006f8:	defffd04 	addi	sp,sp,-12
 40006fc:	dfc00215 	stw	ra,8(sp)
 4000700:	df000115 	stw	fp,4(sp)
 4000704:	df000104 	addi	fp,sp,4
 4000708:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xA0|d);          // Set Segment Re-Map
 400070c:	e0ffff03 	ldbu	r3,-4(fp)
 4000710:	00bfe804 	movi	r2,-96
 4000714:	1884b03a 	or	r2,r3,r2
 4000718:	11003fcc 	andi	r4,r2,255
 400071c:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0xA0
                        //     0xA0 (0x00) => Column Address 0 Mapped to SEG0
                        //     0xA1 (0x01) => Column Address 0 Mapped to SEG131
}
 4000720:	e037883a 	mov	sp,fp
 4000724:	dfc00117 	ldw	ra,4(sp)
 4000728:	df000017 	ldw	fp,0(sp)
 400072c:	dec00204 	addi	sp,sp,8
 4000730:	f800283a 	ret

04000734 <Set_Entire_Display>:


void Set_Entire_Display(unsigned char d)
{
 4000734:	defffd04 	addi	sp,sp,-12
 4000738:	dfc00215 	stw	ra,8(sp)
 400073c:	df000115 	stw	fp,4(sp)
 4000740:	df000104 	addi	fp,sp,4
 4000744:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xA4|d);          // Set Entire Display On / Off
 4000748:	e0ffff03 	ldbu	r3,-4(fp)
 400074c:	00bfe904 	movi	r2,-92
 4000750:	1884b03a 	or	r2,r3,r2
 4000754:	11003fcc 	andi	r4,r2,255
 4000758:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0xA4
                        //     0xA4 (0x00) => Normal Display
                        //     0xA5 (0x01) => Entire Display On
}
 400075c:	e037883a 	mov	sp,fp
 4000760:	dfc00117 	ldw	ra,4(sp)
 4000764:	df000017 	ldw	fp,0(sp)
 4000768:	dec00204 	addi	sp,sp,8
 400076c:	f800283a 	ret

04000770 <Set_Inverse_Display>:


void Set_Inverse_Display(unsigned char d)
{
 4000770:	defffd04 	addi	sp,sp,-12
 4000774:	dfc00215 	stw	ra,8(sp)
 4000778:	df000115 	stw	fp,4(sp)
 400077c:	df000104 	addi	fp,sp,4
 4000780:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xA6|d);          // Set Inverse Display On/Off
 4000784:	e0ffff03 	ldbu	r3,-4(fp)
 4000788:	00bfe984 	movi	r2,-90
 400078c:	1884b03a 	or	r2,r3,r2
 4000790:	11003fcc 	andi	r4,r2,255
 4000794:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0xA6
                        //     0xA6 (0x00) => Normal Display
                        //     0xA7 (0x01) => Inverse Display On
}
 4000798:	e037883a 	mov	sp,fp
 400079c:	dfc00117 	ldw	ra,4(sp)
 40007a0:	df000017 	ldw	fp,0(sp)
 40007a4:	dec00204 	addi	sp,sp,8
 40007a8:	f800283a 	ret

040007ac <Set_Multiplex_Ratio>:


void Set_Multiplex_Ratio(unsigned char d)
{
 40007ac:	defffd04 	addi	sp,sp,-12
 40007b0:	dfc00215 	stw	ra,8(sp)
 40007b4:	df000115 	stw	fp,4(sp)
 40007b8:	df000104 	addi	fp,sp,4
 40007bc:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xA8);            // Set Multiplex Ratio
 40007c0:	01002a04 	movi	r4,168
 40007c4:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x3F (1/64 Duty)
 40007c8:	e13fff03 	ldbu	r4,-4(fp)
 40007cc:	40004140 	call	4000414 <Write_Command>
}
 40007d0:	e037883a 	mov	sp,fp
 40007d4:	dfc00117 	ldw	ra,4(sp)
 40007d8:	df000017 	ldw	fp,0(sp)
 40007dc:	dec00204 	addi	sp,sp,8
 40007e0:	f800283a 	ret

040007e4 <Set_Dim_Mode>:


void Set_Dim_Mode(unsigned char a, unsigned char b)
{
 40007e4:	defffc04 	addi	sp,sp,-16
 40007e8:	dfc00315 	stw	ra,12(sp)
 40007ec:	df000215 	stw	fp,8(sp)
 40007f0:	df000204 	addi	fp,sp,8
 40007f4:	e13ffe05 	stb	r4,-8(fp)
 40007f8:	e17fff05 	stb	r5,-4(fp)
    Write_Command(0xAB);            // Set Dim Mode Configuration
 40007fc:	01002ac4 	movi	r4,171
 4000800:	40004140 	call	4000414 <Write_Command>
    Write_Command(0X00);            //           => (Dummy Write for First Parameter)
 4000804:	0009883a 	mov	r4,zero
 4000808:	40004140 	call	4000414 <Write_Command>
    Write_Command(a);           //   Default => 0x80 (Contrast Control for Bank 0)
 400080c:	e13ffe03 	ldbu	r4,-8(fp)
 4000810:	40004140 	call	4000414 <Write_Command>
    Write_Command(b);           //   Default => 0x80 (Brightness for Area Color Banks)
 4000814:	e13fff03 	ldbu	r4,-4(fp)
 4000818:	40004140 	call	4000414 <Write_Command>
    Write_Command(0xAC);            // Set Display On in Dim Mode
 400081c:	01002b04 	movi	r4,172
 4000820:	40004140 	call	4000414 <Write_Command>
}
 4000824:	e037883a 	mov	sp,fp
 4000828:	dfc00117 	ldw	ra,4(sp)
 400082c:	df000017 	ldw	fp,0(sp)
 4000830:	dec00204 	addi	sp,sp,8
 4000834:	f800283a 	ret

04000838 <Set_Master_Config>:


void Set_Master_Config(unsigned char d)
{
 4000838:	defffd04 	addi	sp,sp,-12
 400083c:	dfc00215 	stw	ra,8(sp)
 4000840:	df000115 	stw	fp,4(sp)
 4000844:	df000104 	addi	fp,sp,4
 4000848:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xAD);            // Set Master Configuration
 400084c:	01002b44 	movi	r4,173
 4000850:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x8E|d);          //   Default => 0x8E
 4000854:	e0ffff03 	ldbu	r3,-4(fp)
 4000858:	00bfe384 	movi	r2,-114
 400085c:	1884b03a 	or	r2,r3,r2
 4000860:	11003fcc 	andi	r4,r2,255
 4000864:	40004140 	call	4000414 <Write_Command>
                        //     0x8E (0x00) => Select External VCC Supply
                        //     0x8F (0x01) => Select Internal DC/DC Voltage Converter
}
 4000868:	e037883a 	mov	sp,fp
 400086c:	dfc00117 	ldw	ra,4(sp)
 4000870:	df000017 	ldw	fp,0(sp)
 4000874:	dec00204 	addi	sp,sp,8
 4000878:	f800283a 	ret

0400087c <Set_Display_On_Off>:


void Set_Display_On_Off(unsigned char d)    
{
 400087c:	defffd04 	addi	sp,sp,-12
 4000880:	dfc00215 	stw	ra,8(sp)
 4000884:	df000115 	stw	fp,4(sp)
 4000888:	df000104 	addi	fp,sp,4
 400088c:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xAE|d);          // Set Display On/Off
 4000890:	e0ffff03 	ldbu	r3,-4(fp)
 4000894:	00bfeb84 	movi	r2,-82
 4000898:	1884b03a 	or	r2,r3,r2
 400089c:	11003fcc 	andi	r4,r2,255
 40008a0:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0xAE
                        //     0xAE (0x00) => Display Off
                        //     0xAF (0x01) => Display On
}
 40008a4:	e037883a 	mov	sp,fp
 40008a8:	dfc00117 	ldw	ra,4(sp)
 40008ac:	df000017 	ldw	fp,0(sp)
 40008b0:	dec00204 	addi	sp,sp,8
 40008b4:	f800283a 	ret

040008b8 <Set_Start_Page>:


void Set_Start_Page(unsigned char d)
{
 40008b8:	defffd04 	addi	sp,sp,-12
 40008bc:	dfc00215 	stw	ra,8(sp)
 40008c0:	df000115 	stw	fp,4(sp)
 40008c4:	df000104 	addi	fp,sp,4
 40008c8:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xB0|d);          // Set Page Start Address for Page Addressing Mode
 40008cc:	e0ffff03 	ldbu	r3,-4(fp)
 40008d0:	00bfec04 	movi	r2,-80
 40008d4:	1884b03a 	or	r2,r3,r2
 40008d8:	11003fcc 	andi	r4,r2,255
 40008dc:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0xB0 (0x00)
}
 40008e0:	e037883a 	mov	sp,fp
 40008e4:	dfc00117 	ldw	ra,4(sp)
 40008e8:	df000017 	ldw	fp,0(sp)
 40008ec:	dec00204 	addi	sp,sp,8
 40008f0:	f800283a 	ret

040008f4 <Set_Common_Remap>:


void Set_Common_Remap(unsigned char d)
{
 40008f4:	defffd04 	addi	sp,sp,-12
 40008f8:	dfc00215 	stw	ra,8(sp)
 40008fc:	df000115 	stw	fp,4(sp)
 4000900:	df000104 	addi	fp,sp,4
 4000904:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xC0|d);          // Set COM Output Scan Direction
 4000908:	e0ffff03 	ldbu	r3,-4(fp)
 400090c:	00bff004 	movi	r2,-64
 4000910:	1884b03a 	or	r2,r3,r2
 4000914:	11003fcc 	andi	r4,r2,255
 4000918:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0xC0
                        //     0xC0 (0x00) => Scan from COM0 to 63
                        //     0xC8 (0x08) => Scan from COM63 to 0
}
 400091c:	e037883a 	mov	sp,fp
 4000920:	dfc00117 	ldw	ra,4(sp)
 4000924:	df000017 	ldw	fp,0(sp)
 4000928:	dec00204 	addi	sp,sp,8
 400092c:	f800283a 	ret

04000930 <Set_Display_Offset>:


void Set_Display_Offset(unsigned char d)
{
 4000930:	defffd04 	addi	sp,sp,-12
 4000934:	dfc00215 	stw	ra,8(sp)
 4000938:	df000115 	stw	fp,4(sp)
 400093c:	df000104 	addi	fp,sp,4
 4000940:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xD3);            // Set Display Offset
 4000944:	010034c4 	movi	r4,211
 4000948:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x00
 400094c:	e13fff03 	ldbu	r4,-4(fp)
 4000950:	40004140 	call	4000414 <Write_Command>
}
 4000954:	e037883a 	mov	sp,fp
 4000958:	dfc00117 	ldw	ra,4(sp)
 400095c:	df000017 	ldw	fp,0(sp)
 4000960:	dec00204 	addi	sp,sp,8
 4000964:	f800283a 	ret

04000968 <Set_Display_Clock>:


void Set_Display_Clock(unsigned char d)
{
 4000968:	defffd04 	addi	sp,sp,-12
 400096c:	dfc00215 	stw	ra,8(sp)
 4000970:	df000115 	stw	fp,4(sp)
 4000974:	df000104 	addi	fp,sp,4
 4000978:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xD5);            // Set Display Clock Divide Ratio / Oscillator Frequency
 400097c:	01003544 	movi	r4,213
 4000980:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x70
 4000984:	e13fff03 	ldbu	r4,-4(fp)
 4000988:	40004140 	call	4000414 <Write_Command>
                        //     D[3:0] => Display Clock Divider
                        //     D[7:4] => Oscillator Frequency
}
 400098c:	e037883a 	mov	sp,fp
 4000990:	dfc00117 	ldw	ra,4(sp)
 4000994:	df000017 	ldw	fp,0(sp)
 4000998:	dec00204 	addi	sp,sp,8
 400099c:	f800283a 	ret

040009a0 <Set_Area_Color>:


void Set_Area_Color(unsigned char d)
{
 40009a0:	defffd04 	addi	sp,sp,-12
 40009a4:	dfc00215 	stw	ra,8(sp)
 40009a8:	df000115 	stw	fp,4(sp)
 40009ac:	df000104 	addi	fp,sp,4
 40009b0:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xD8);            // Set Area Color Mode On/Off & Low Power Display Mode
 40009b4:	01003604 	movi	r4,216
 40009b8:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x00 (Monochrome Mode & Normal Power Display Mode)
 40009bc:	e13fff03 	ldbu	r4,-4(fp)
 40009c0:	40004140 	call	4000414 <Write_Command>
}
 40009c4:	e037883a 	mov	sp,fp
 40009c8:	dfc00117 	ldw	ra,4(sp)
 40009cc:	df000017 	ldw	fp,0(sp)
 40009d0:	dec00204 	addi	sp,sp,8
 40009d4:	f800283a 	ret

040009d8 <Set_Precharge_Period>:


void Set_Precharge_Period(unsigned char d)
{
 40009d8:	defffd04 	addi	sp,sp,-12
 40009dc:	dfc00215 	stw	ra,8(sp)
 40009e0:	df000115 	stw	fp,4(sp)
 40009e4:	df000104 	addi	fp,sp,4
 40009e8:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xD9);            // Set Pre-Charge Period
 40009ec:	01003644 	movi	r4,217
 40009f0:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x22 (2 Display Clocks [Phase 2] / 2 Display Clocks [Phase 1])
 40009f4:	e13fff03 	ldbu	r4,-4(fp)
 40009f8:	40004140 	call	4000414 <Write_Command>
                        //     D[3:0] => Phase 1 Period in 1~15 Display Clocks
                        //     D[7:4] => Phase 2 Period in 1~15 Display Clocks
}
 40009fc:	e037883a 	mov	sp,fp
 4000a00:	dfc00117 	ldw	ra,4(sp)
 4000a04:	df000017 	ldw	fp,0(sp)
 4000a08:	dec00204 	addi	sp,sp,8
 4000a0c:	f800283a 	ret

04000a10 <Set_Common_Config>:


void Set_Common_Config(unsigned char d)
{
 4000a10:	defffd04 	addi	sp,sp,-12
 4000a14:	dfc00215 	stw	ra,8(sp)
 4000a18:	df000115 	stw	fp,4(sp)
 4000a1c:	df000104 	addi	fp,sp,4
 4000a20:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xDA);            // Set COM Pins Hardware Configuration
 4000a24:	01003684 	movi	r4,218
 4000a28:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x02|d);          //   Default => 0x12 (0x10)
 4000a2c:	e0bfff03 	ldbu	r2,-4(fp)
 4000a30:	10800094 	ori	r2,r2,2
 4000a34:	11003fcc 	andi	r4,r2,255
 4000a38:	40004140 	call	4000414 <Write_Command>
                        //     Alternative COM Pin Configuration
                        //     Disable COM Left/Right Re-Map
}
 4000a3c:	e037883a 	mov	sp,fp
 4000a40:	dfc00117 	ldw	ra,4(sp)
 4000a44:	df000017 	ldw	fp,0(sp)
 4000a48:	dec00204 	addi	sp,sp,8
 4000a4c:	f800283a 	ret

04000a50 <Set_VCOMH>:


void Set_VCOMH(unsigned char d)
{
 4000a50:	defffd04 	addi	sp,sp,-12
 4000a54:	dfc00215 	stw	ra,8(sp)
 4000a58:	df000115 	stw	fp,4(sp)
 4000a5c:	df000104 	addi	fp,sp,4
 4000a60:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xDB);            // Set VCOMH Deselect Level
 4000a64:	010036c4 	movi	r4,219
 4000a68:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Default => 0x34 (0.77*VCC)
 4000a6c:	e13fff03 	ldbu	r4,-4(fp)
 4000a70:	40004140 	call	4000414 <Write_Command>
}
 4000a74:	e037883a 	mov	sp,fp
 4000a78:	dfc00117 	ldw	ra,4(sp)
 4000a7c:	df000017 	ldw	fp,0(sp)
 4000a80:	dec00204 	addi	sp,sp,8
 4000a84:	f800283a 	ret

04000a88 <Set_Read_Modify_Write>:


void Set_Read_Modify_Write(unsigned char d)
{
 4000a88:	defffd04 	addi	sp,sp,-12
 4000a8c:	dfc00215 	stw	ra,8(sp)
 4000a90:	df000115 	stw	fp,4(sp)
 4000a94:	df000104 	addi	fp,sp,4
 4000a98:	e13fff05 	stb	r4,-4(fp)
    Write_Command(0xE0|d);          // Set Read Modify Write Mode
 4000a9c:	e0ffff03 	ldbu	r3,-4(fp)
 4000aa0:	00bff804 	movi	r2,-32
 4000aa4:	1884b03a 	or	r2,r3,r2
 4000aa8:	11003fcc 	andi	r4,r2,255
 4000aac:	40004140 	call	4000414 <Write_Command>
                        //   Default => 0xE0
                        //     0xE0 (0x00) => Enter Read Modify Write
                        //     0xEE (0x0E) => Exit Read Modify Write
}
 4000ab0:	e037883a 	mov	sp,fp
 4000ab4:	dfc00117 	ldw	ra,4(sp)
 4000ab8:	df000017 	ldw	fp,0(sp)
 4000abc:	dec00204 	addi	sp,sp,8
 4000ac0:	f800283a 	ret

04000ac4 <Set_NOP>:


void Set_NOP()
{
 4000ac4:	defffe04 	addi	sp,sp,-8
 4000ac8:	dfc00115 	stw	ra,4(sp)
 4000acc:	df000015 	stw	fp,0(sp)
 4000ad0:	d839883a 	mov	fp,sp
    Write_Command(0xE3);            // Command for No Operation
 4000ad4:	010038c4 	movi	r4,227
 4000ad8:	40004140 	call	4000414 <Write_Command>
}
 4000adc:	e037883a 	mov	sp,fp
 4000ae0:	dfc00117 	ldw	ra,4(sp)
 4000ae4:	df000017 	ldw	fp,0(sp)
 4000ae8:	dec00204 	addi	sp,sp,8
 4000aec:	f800283a 	ret

04000af0 <Fill_RAM>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Show Regular Pattern (Full Screen)
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Fill_RAM(unsigned char Data)
{
 4000af0:	defffc04 	addi	sp,sp,-16
 4000af4:	dfc00315 	stw	ra,12(sp)
 4000af8:	df000215 	stw	fp,8(sp)
 4000afc:	df000204 	addi	fp,sp,8
 4000b00:	e13fff05 	stb	r4,-4(fp)
unsigned char i,j;

    for(i=0;i<8;i++)
 4000b04:	e03ffe45 	stb	zero,-7(fp)
 4000b08:	00001106 	br	4000b50 <Fill_RAM+0x60>
    {
        Set_Start_Page(i);
 4000b0c:	e13ffe43 	ldbu	r4,-7(fp)
 4000b10:	40008b80 	call	40008b8 <Set_Start_Page>
        Set_Start_Column(0x00);
 4000b14:	0009883a 	mov	r4,zero
 4000b18:	40005480 	call	4000548 <Set_Start_Column>

        for(j=0;j<132;j++)
 4000b1c:	e03ffe05 	stb	zero,-8(fp)
 4000b20:	00000506 	br	4000b38 <Fill_RAM+0x48>
        {
            Write_Data(Data);
 4000b24:	e13fff03 	ldbu	r4,-4(fp)
 4000b28:	40004400 	call	4000440 <Write_Data>
    for(i=0;i<8;i++)
    {
        Set_Start_Page(i);
        Set_Start_Column(0x00);

        for(j=0;j<132;j++)
 4000b2c:	e0bffe03 	ldbu	r2,-8(fp)
 4000b30:	10800044 	addi	r2,r2,1
 4000b34:	e0bffe05 	stb	r2,-8(fp)
 4000b38:	e0bffe03 	ldbu	r2,-8(fp)
 4000b3c:	10802130 	cmpltui	r2,r2,132
 4000b40:	103ff81e 	bne	r2,zero,4000b24 <Fill_RAM+0x34>
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Fill_RAM(unsigned char Data)
{
unsigned char i,j;

    for(i=0;i<8;i++)
 4000b44:	e0bffe43 	ldbu	r2,-7(fp)
 4000b48:	10800044 	addi	r2,r2,1
 4000b4c:	e0bffe45 	stb	r2,-7(fp)
 4000b50:	e0bffe43 	ldbu	r2,-7(fp)
 4000b54:	10800230 	cmpltui	r2,r2,8
 4000b58:	103fec1e 	bne	r2,zero,4000b0c <Fill_RAM+0x1c>
        for(j=0;j<132;j++)
        {
            Write_Data(Data);
        }
    }
}
 4000b5c:	e037883a 	mov	sp,fp
 4000b60:	dfc00117 	ldw	ra,4(sp)
 4000b64:	df000017 	ldw	fp,0(sp)
 4000b68:	dec00204 	addi	sp,sp,8
 4000b6c:	f800283a 	ret

04000b70 <Fill_Block>:
//    b: End Page
//    c: Start Column
//    d: Total Columns
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Fill_Block(unsigned char Data, unsigned char a, unsigned char b, unsigned char c, unsigned char d)
{
 4000b70:	defff804 	addi	sp,sp,-32
 4000b74:	dfc00715 	stw	ra,28(sp)
 4000b78:	df000615 	stw	fp,24(sp)
 4000b7c:	df000604 	addi	fp,sp,24
 4000b80:	e0800217 	ldw	r2,8(fp)
 4000b84:	e13ffb05 	stb	r4,-20(fp)
 4000b88:	e17ffc05 	stb	r5,-16(fp)
 4000b8c:	e1bffd05 	stb	r6,-12(fp)
 4000b90:	e1fffe05 	stb	r7,-8(fp)
 4000b94:	e0bfff05 	stb	r2,-4(fp)
unsigned char i,j;
    
    for(i=a;i<(b+1);i++)
 4000b98:	e0bffc03 	ldbu	r2,-16(fp)
 4000b9c:	e0bffa45 	stb	r2,-23(fp)
 4000ba0:	00001106 	br	4000be8 <Fill_Block+0x78>
    {
        Set_Start_Page(i);
 4000ba4:	e13ffa43 	ldbu	r4,-23(fp)
 4000ba8:	40008b80 	call	40008b8 <Set_Start_Page>
        Set_Start_Column(c);
 4000bac:	e13ffe03 	ldbu	r4,-8(fp)
 4000bb0:	40005480 	call	4000548 <Set_Start_Column>

        for(j=0;j<d;j++)
 4000bb4:	e03ffa05 	stb	zero,-24(fp)
 4000bb8:	00000506 	br	4000bd0 <Fill_Block+0x60>
        {
            Write_Data(Data);
 4000bbc:	e13ffb03 	ldbu	r4,-20(fp)
 4000bc0:	40004400 	call	4000440 <Write_Data>
    for(i=a;i<(b+1);i++)
    {
        Set_Start_Page(i);
        Set_Start_Column(c);

        for(j=0;j<d;j++)
 4000bc4:	e0bffa03 	ldbu	r2,-24(fp)
 4000bc8:	10800044 	addi	r2,r2,1
 4000bcc:	e0bffa05 	stb	r2,-24(fp)
 4000bd0:	e0fffa03 	ldbu	r3,-24(fp)
 4000bd4:	e0bfff03 	ldbu	r2,-4(fp)
 4000bd8:	18bff836 	bltu	r3,r2,4000bbc <Fill_Block+0x4c>
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Fill_Block(unsigned char Data, unsigned char a, unsigned char b, unsigned char c, unsigned char d)
{
unsigned char i,j;
    
    for(i=a;i<(b+1);i++)
 4000bdc:	e0bffa43 	ldbu	r2,-23(fp)
 4000be0:	10800044 	addi	r2,r2,1
 4000be4:	e0bffa45 	stb	r2,-23(fp)
 4000be8:	e0bffa43 	ldbu	r2,-23(fp)
 4000bec:	e0fffd03 	ldbu	r3,-12(fp)
 4000bf0:	18c00044 	addi	r3,r3,1
 4000bf4:	10ffeb16 	blt	r2,r3,4000ba4 <Fill_Block+0x34>
        for(j=0;j<d;j++)
        {
            Write_Data(Data);
        }
    }
}
 4000bf8:	e037883a 	mov	sp,fp
 4000bfc:	dfc00117 	ldw	ra,4(sp)
 4000c00:	df000017 	ldw	fp,0(sp)
 4000c04:	dec00204 	addi	sp,sp,8
 4000c08:	f800283a 	ret

04000c0c <Checkerboard>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Show Checkboard (Full Screen)
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Checkerboard()
{
 4000c0c:	defffd04 	addi	sp,sp,-12
 4000c10:	dfc00215 	stw	ra,8(sp)
 4000c14:	df000115 	stw	fp,4(sp)
 4000c18:	df000104 	addi	fp,sp,4
unsigned char i,j;
    
    for(i=0;i<8;i++)
 4000c1c:	e03fff45 	stb	zero,-3(fp)
 4000c20:	00001306 	br	4000c70 <Checkerboard+0x64>
    {
        Set_Start_Page(i);
 4000c24:	e13fff43 	ldbu	r4,-3(fp)
 4000c28:	40008b80 	call	40008b8 <Set_Start_Page>
        Set_Start_Column(0x00);
 4000c2c:	0009883a 	mov	r4,zero
 4000c30:	40005480 	call	4000548 <Set_Start_Column>

        for(j=0;j<66;j++)
 4000c34:	e03fff05 	stb	zero,-4(fp)
 4000c38:	00000706 	br	4000c58 <Checkerboard+0x4c>
        {
            Write_Data(0x55);   //note one write_data updata one line
 4000c3c:	01001544 	movi	r4,85
 4000c40:	40004400 	call	4000440 <Write_Data>
            Write_Data(0xaa);
 4000c44:	01002a84 	movi	r4,170
 4000c48:	40004400 	call	4000440 <Write_Data>
    for(i=0;i<8;i++)
    {
        Set_Start_Page(i);
        Set_Start_Column(0x00);

        for(j=0;j<66;j++)
 4000c4c:	e0bfff03 	ldbu	r2,-4(fp)
 4000c50:	10800044 	addi	r2,r2,1
 4000c54:	e0bfff05 	stb	r2,-4(fp)
 4000c58:	e0bfff03 	ldbu	r2,-4(fp)
 4000c5c:	108010b0 	cmpltui	r2,r2,66
 4000c60:	103ff61e 	bne	r2,zero,4000c3c <Checkerboard+0x30>
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Checkerboard()
{
unsigned char i,j;
    
    for(i=0;i<8;i++)
 4000c64:	e0bfff43 	ldbu	r2,-3(fp)
 4000c68:	10800044 	addi	r2,r2,1
 4000c6c:	e0bfff45 	stb	r2,-3(fp)
 4000c70:	e0bfff43 	ldbu	r2,-3(fp)
 4000c74:	10800230 	cmpltui	r2,r2,8
 4000c78:	103fea1e 	bne	r2,zero,4000c24 <Checkerboard+0x18>
        {
            Write_Data(0x55);   //note one write_data updata one line
            Write_Data(0xaa);
        }
    }
}
 4000c7c:	e037883a 	mov	sp,fp
 4000c80:	dfc00117 	ldw	ra,4(sp)
 4000c84:	df000017 	ldw	fp,0(sp)
 4000c88:	dec00204 	addi	sp,sp,8
 4000c8c:	f800283a 	ret

04000c90 <Frame>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Show Frame (Full Screen)
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Frame()
{
 4000c90:	defffd04 	addi	sp,sp,-12
 4000c94:	dfc00215 	stw	ra,8(sp)
 4000c98:	df000115 	stw	fp,4(sp)
 4000c9c:	df000104 	addi	fp,sp,4
unsigned char i,j;
    
    Set_Start_Page(0x00);
 4000ca0:	0009883a 	mov	r4,zero
 4000ca4:	40008b80 	call	40008b8 <Set_Start_Page>
    Set_Start_Column(XLevel);
 4000ca8:	0009883a 	mov	r4,zero
 4000cac:	40005480 	call	4000548 <Set_Start_Column>

    for(i=0;i<Max_Column;i++)  
 4000cb0:	e03fff45 	stb	zero,-3(fp)
 4000cb4:	00000506 	br	4000ccc <Frame+0x3c>
    {
        Write_Data(0x01);  //0X01最上面点亮
 4000cb8:	01000044 	movi	r4,1
 4000cbc:	40004400 	call	4000440 <Write_Data>
unsigned char i,j;
    
    Set_Start_Page(0x00);
    Set_Start_Column(XLevel);

    for(i=0;i<Max_Column;i++)  
 4000cc0:	e0bfff43 	ldbu	r2,-3(fp)
 4000cc4:	10800044 	addi	r2,r2,1
 4000cc8:	e0bfff45 	stb	r2,-3(fp)
 4000ccc:	e0bfff43 	ldbu	r2,-3(fp)
 4000cd0:	10803fcc 	andi	r2,r2,255
 4000cd4:	1080201c 	xori	r2,r2,128
 4000cd8:	10bfe004 	addi	r2,r2,-128
 4000cdc:	1004403a 	cmpge	r2,r2,zero
 4000ce0:	103ff51e 	bne	r2,zero,4000cb8 <Frame+0x28>
    {
        Write_Data(0x01);  //0X01最上面点亮
    }

    Set_Start_Page(0x07); 
 4000ce4:	010001c4 	movi	r4,7
 4000ce8:	40008b80 	call	40008b8 <Set_Start_Page>
    Set_Start_Column(XLevel);
 4000cec:	0009883a 	mov	r4,zero
 4000cf0:	40005480 	call	4000548 <Set_Start_Column>

    for(i=0;i<Max_Column;i++)
 4000cf4:	e03fff45 	stb	zero,-3(fp)
 4000cf8:	00000506 	br	4000d10 <Frame+0x80>
    {
        Write_Data(0x80);  //最下面点亮
 4000cfc:	01002004 	movi	r4,128
 4000d00:	40004400 	call	4000440 <Write_Data>
    }

    Set_Start_Page(0x07); 
    Set_Start_Column(XLevel);

    for(i=0;i<Max_Column;i++)
 4000d04:	e0bfff43 	ldbu	r2,-3(fp)
 4000d08:	10800044 	addi	r2,r2,1
 4000d0c:	e0bfff45 	stb	r2,-3(fp)
 4000d10:	e0bfff43 	ldbu	r2,-3(fp)
 4000d14:	10803fcc 	andi	r2,r2,255
 4000d18:	1080201c 	xori	r2,r2,128
 4000d1c:	10bfe004 	addi	r2,r2,-128
 4000d20:	1004403a 	cmpge	r2,r2,zero
 4000d24:	103ff51e 	bne	r2,zero,4000cfc <Frame+0x6c>
    {
        Write_Data(0x80);  //最下面点亮
    }

    for(i=0;i<8;i++)
 4000d28:	e03fff45 	stb	zero,-3(fp)
 4000d2c:	00001506 	br	4000d84 <Frame+0xf4>
    {
        Set_Start_Page(i);
 4000d30:	e13fff43 	ldbu	r4,-3(fp)
 4000d34:	40008b80 	call	40008b8 <Set_Start_Page>

        for(j=4;j<Max_Column;j+=(Max_Column-5))
 4000d38:	00800104 	movi	r2,4
 4000d3c:	e0bfff05 	stb	r2,-4(fp)
 4000d40:	00000706 	br	4000d60 <Frame+0xd0>
        {
            Set_Start_Column(XLevel+j);
 4000d44:	e13fff03 	ldbu	r4,-4(fp)
 4000d48:	40005480 	call	4000548 <Set_Start_Column>

            Write_Data(0xFF);
 4000d4c:	01003fc4 	movi	r4,255
 4000d50:	40004400 	call	4000440 <Write_Data>

    for(i=0;i<8;i++)
    {
        Set_Start_Page(i);

        for(j=4;j<Max_Column;j+=(Max_Column-5))
 4000d54:	e0bfff03 	ldbu	r2,-4(fp)
 4000d58:	10801ec4 	addi	r2,r2,123
 4000d5c:	e0bfff05 	stb	r2,-4(fp)
 4000d60:	e0bfff03 	ldbu	r2,-4(fp)
 4000d64:	10803fcc 	andi	r2,r2,255
 4000d68:	1080201c 	xori	r2,r2,128
 4000d6c:	10bfe004 	addi	r2,r2,-128
 4000d70:	1004403a 	cmpge	r2,r2,zero
 4000d74:	103ff31e 	bne	r2,zero,4000d44 <Frame+0xb4>
    for(i=0;i<Max_Column;i++)
    {
        Write_Data(0x80);  //最下面点亮
    }

    for(i=0;i<8;i++)
 4000d78:	e0bfff43 	ldbu	r2,-3(fp)
 4000d7c:	10800044 	addi	r2,r2,1
 4000d80:	e0bfff45 	stb	r2,-3(fp)
 4000d84:	e0bfff43 	ldbu	r2,-3(fp)
 4000d88:	10800230 	cmpltui	r2,r2,8
 4000d8c:	103fe81e 	bne	r2,zero,4000d30 <Frame+0xa0>
            Set_Start_Column(XLevel+j);

            Write_Data(0xFF);
        }
    }
}
 4000d90:	e037883a 	mov	sp,fp
 4000d94:	dfc00117 	ldw	ra,4(sp)
 4000d98:	df000017 	ldw	fp,0(sp)
 4000d9c:	dec00204 	addi	sp,sp,8
 4000da0:	f800283a 	ret

04000da4 <Show_Font57>:
//    b: Ascii
//    c: Start Page
//    d: Start Column
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Show_Font57(unsigned char a, unsigned char b, unsigned char c, unsigned char d)
{
 4000da4:	defff704 	addi	sp,sp,-36
 4000da8:	dfc00815 	stw	ra,32(sp)
 4000dac:	df000715 	stw	fp,28(sp)
 4000db0:	df000704 	addi	fp,sp,28
 4000db4:	e13ffb05 	stb	r4,-20(fp)
 4000db8:	e17ffc05 	stb	r5,-16(fp)
 4000dbc:	e1bffd05 	stb	r6,-12(fp)
 4000dc0:	e1fffe05 	stb	r7,-8(fp)
unsigned char *Src_Pointer;
unsigned char i;
i=0;
 4000dc4:	e03ff905 	stb	zero,-28(fp)
Src_Pointer=&Ascii_1[(b-1)][i];
 4000dc8:	e0bffc03 	ldbu	r2,-16(fp)
 4000dcc:	10800164 	muli	r2,r2,5
 4000dd0:	1007883a 	mov	r3,r2
 4000dd4:	e0bff903 	ldbu	r2,-28(fp)
 4000dd8:	1887883a 	add	r3,r3,r2
 4000ddc:	00810074 	movhi	r2,1025
 4000de0:	10a4b384 	addi	r2,r2,-27954
 4000de4:	10bffec4 	addi	r2,r2,-5
 4000de8:	1885883a 	add	r2,r3,r2
 4000dec:	e0bffa15 	stw	r2,-24(fp)


    switch(a)
 4000df0:	e0bffb03 	ldbu	r2,-20(fp)
 4000df4:	e0bfff15 	stw	r2,-4(fp)
 4000df8:	e0ffff17 	ldw	r3,-4(fp)
 4000dfc:	18800060 	cmpeqi	r2,r3,1
 4000e00:	1000041e 	bne	r2,zero,4000e14 <Show_Font57+0x70>
 4000e04:	e0ffff17 	ldw	r3,-4(fp)
 4000e08:	188000a0 	cmpeqi	r2,r3,2
 4000e0c:	10000c1e 	bne	r2,zero,4000e40 <Show_Font57+0x9c>
 4000e10:	00001506 	br	4000e68 <Show_Font57+0xc4>
    {
        case 1:
            Src_Pointer=&Ascii_1[(b-1)][i];
 4000e14:	e0bffc03 	ldbu	r2,-16(fp)
 4000e18:	10800164 	muli	r2,r2,5
 4000e1c:	1007883a 	mov	r3,r2
 4000e20:	e0bff903 	ldbu	r2,-28(fp)
 4000e24:	1887883a 	add	r3,r3,r2
 4000e28:	00810074 	movhi	r2,1025
 4000e2c:	10a4b384 	addi	r2,r2,-27954
 4000e30:	10bffec4 	addi	r2,r2,-5
 4000e34:	1885883a 	add	r2,r3,r2
 4000e38:	e0bffa15 	stw	r2,-24(fp)
            break;
 4000e3c:	00000a06 	br	4000e68 <Show_Font57+0xc4>
        case 2:
            Src_Pointer=&Ascii_2[(b-1)][i];
 4000e40:	e0bffc03 	ldbu	r2,-16(fp)
 4000e44:	10800164 	muli	r2,r2,5
 4000e48:	1007883a 	mov	r3,r2
 4000e4c:	e0bff903 	ldbu	r2,-28(fp)
 4000e50:	1887883a 	add	r3,r3,r2
 4000e54:	00810074 	movhi	r2,1025
 4000e58:	10a5e204 	addi	r2,r2,-26744
 4000e5c:	10bffec4 	addi	r2,r2,-5
 4000e60:	1885883a 	add	r2,r3,r2
 4000e64:	e0bffa15 	stw	r2,-24(fp)
            break;
    }
    Set_Start_Page(c);
 4000e68:	e13ffd03 	ldbu	r4,-12(fp)
 4000e6c:	40008b80 	call	40008b8 <Set_Start_Page>
    Set_Start_Column(d);
 4000e70:	e13ffe03 	ldbu	r4,-8(fp)
 4000e74:	40005480 	call	4000548 <Set_Start_Column>

    for(i=0;i<5;i++)
 4000e78:	e03ff905 	stb	zero,-28(fp)
 4000e7c:	00000a06 	br	4000ea8 <Show_Font57+0x104>
    {
        Write_Data(*Src_Pointer);
 4000e80:	e0bffa17 	ldw	r2,-24(fp)
 4000e84:	10800003 	ldbu	r2,0(r2)
 4000e88:	11003fcc 	andi	r4,r2,255
 4000e8c:	40004400 	call	4000440 <Write_Data>
        Src_Pointer++;
 4000e90:	e0bffa17 	ldw	r2,-24(fp)
 4000e94:	10800044 	addi	r2,r2,1
 4000e98:	e0bffa15 	stw	r2,-24(fp)
            break;
    }
    Set_Start_Page(c);
    Set_Start_Column(d);

    for(i=0;i<5;i++)
 4000e9c:	e0bff903 	ldbu	r2,-28(fp)
 4000ea0:	10800044 	addi	r2,r2,1
 4000ea4:	e0bff905 	stb	r2,-28(fp)
 4000ea8:	e0bff903 	ldbu	r2,-28(fp)
 4000eac:	10800170 	cmpltui	r2,r2,5
 4000eb0:	103ff31e 	bne	r2,zero,4000e80 <Show_Font57+0xdc>
    {
        Write_Data(*Src_Pointer);
        Src_Pointer++;
    }
    Write_Data(0x00);
 4000eb4:	0009883a 	mov	r4,zero
 4000eb8:	40004400 	call	4000440 <Write_Data>
}
 4000ebc:	e037883a 	mov	sp,fp
 4000ec0:	dfc00117 	ldw	ra,4(sp)
 4000ec4:	df000017 	ldw	fp,0(sp)
 4000ec8:	dec00204 	addi	sp,sp,8
 4000ecc:	f800283a 	ret

04000ed0 <Show_String>:
//    b: Start Page
//    c: Start Column
//    * Must write "0" in the end...
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Show_String(unsigned char a, unsigned char *Data_Pointer, unsigned char b, unsigned char c)
{
 4000ed0:	defff904 	addi	sp,sp,-28
 4000ed4:	dfc00615 	stw	ra,24(sp)
 4000ed8:	df000515 	stw	fp,20(sp)
 4000edc:	df000504 	addi	fp,sp,20
 4000ee0:	e17ffd15 	stw	r5,-12(fp)
 4000ee4:	e13ffc05 	stb	r4,-16(fp)
 4000ee8:	e1bffe05 	stb	r6,-8(fp)
 4000eec:	e1ffff05 	stb	r7,-4(fp)
unsigned char *Src_Pointer;

    Src_Pointer=Data_Pointer;
 4000ef0:	e0bffd17 	ldw	r2,-12(fp)
 4000ef4:	e0bffb15 	stw	r2,-20(fp)
    Show_Font57(1,96,b,c);          // No-Break Space
 4000ef8:	e1bffe03 	ldbu	r6,-8(fp)
 4000efc:	e1ffff03 	ldbu	r7,-4(fp)
 4000f00:	01000044 	movi	r4,1
 4000f04:	01401804 	movi	r5,96
 4000f08:	4000da40 	call	4000da4 <Show_Font57>
                        //   Must be written first before the string start...

    while(1)
    {
        Show_Font57(a,*Src_Pointer,b,c);
 4000f0c:	e13ffc03 	ldbu	r4,-16(fp)
 4000f10:	e0bffb17 	ldw	r2,-20(fp)
 4000f14:	10800003 	ldbu	r2,0(r2)
 4000f18:	11403fcc 	andi	r5,r2,255
 4000f1c:	e1bffe03 	ldbu	r6,-8(fp)
 4000f20:	e1ffff03 	ldbu	r7,-4(fp)
 4000f24:	4000da40 	call	4000da4 <Show_Font57>
        Src_Pointer++;
 4000f28:	e0bffb17 	ldw	r2,-20(fp)
 4000f2c:	10800044 	addi	r2,r2,1
 4000f30:	e0bffb15 	stw	r2,-20(fp)
        c+=6;
 4000f34:	e0bfff03 	ldbu	r2,-4(fp)
 4000f38:	10800184 	addi	r2,r2,6
 4000f3c:	e0bfff05 	stb	r2,-4(fp)
        if(*Src_Pointer == 0) break;
 4000f40:	e0bffb17 	ldw	r2,-20(fp)
 4000f44:	10800003 	ldbu	r2,0(r2)
 4000f48:	10803fcc 	andi	r2,r2,255
 4000f4c:	1005003a 	cmpeq	r2,r2,zero
 4000f50:	1000011e 	bne	r2,zero,4000f58 <Show_String+0x88>
    }
 4000f54:	003fed06 	br	4000f0c <Show_String+0x3c>
}
 4000f58:	e037883a 	mov	sp,fp
 4000f5c:	dfc00117 	ldw	ra,4(sp)
 4000f60:	df000017 	ldw	fp,0(sp)
 4000f64:	dec00204 	addi	sp,sp,8
 4000f68:	f800283a 	ret

04000f6c <Show_Pattern>:
//    b: End Page
//    c: Start Column
//    d: Total Columns
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Show_Pattern(unsigned char *Data_Pointer, unsigned char a, unsigned char b, unsigned char c, unsigned char d)
{
 4000f6c:	defff704 	addi	sp,sp,-36
 4000f70:	dfc00815 	stw	ra,32(sp)
 4000f74:	df000715 	stw	fp,28(sp)
 4000f78:	df000704 	addi	fp,sp,28
 4000f7c:	e13ffb15 	stw	r4,-20(fp)
 4000f80:	e0800217 	ldw	r2,8(fp)
 4000f84:	e17ffc05 	stb	r5,-16(fp)
 4000f88:	e1bffd05 	stb	r6,-12(fp)
 4000f8c:	e1fffe05 	stb	r7,-8(fp)
 4000f90:	e0bfff05 	stb	r2,-4(fp)
unsigned char *Src_Pointer;
unsigned char i,j;

    Src_Pointer=Data_Pointer;
 4000f94:	e0bffb17 	ldw	r2,-20(fp)
 4000f98:	e0bffa15 	stw	r2,-24(fp)
    for(i=a;i<(b+1);i++)
 4000f9c:	e0bffc03 	ldbu	r2,-16(fp)
 4000fa0:	e0bff945 	stb	r2,-27(fp)
 4000fa4:	00001606 	br	4001000 <Show_Pattern+0x94>
    {
        Set_Start_Page(i);
 4000fa8:	e13ff943 	ldbu	r4,-27(fp)
 4000fac:	40008b80 	call	40008b8 <Set_Start_Page>
        Set_Start_Column(c);
 4000fb0:	e13ffe03 	ldbu	r4,-8(fp)
 4000fb4:	40005480 	call	4000548 <Set_Start_Column>

        for(j=0;j<d;j++)
 4000fb8:	e03ff905 	stb	zero,-28(fp)
 4000fbc:	00000a06 	br	4000fe8 <Show_Pattern+0x7c>
        {
            Write_Data(*Src_Pointer);
 4000fc0:	e0bffa17 	ldw	r2,-24(fp)
 4000fc4:	10800003 	ldbu	r2,0(r2)
 4000fc8:	11003fcc 	andi	r4,r2,255
 4000fcc:	40004400 	call	4000440 <Write_Data>
            Src_Pointer++;
 4000fd0:	e0bffa17 	ldw	r2,-24(fp)
 4000fd4:	10800044 	addi	r2,r2,1
 4000fd8:	e0bffa15 	stw	r2,-24(fp)
    for(i=a;i<(b+1);i++)
    {
        Set_Start_Page(i);
        Set_Start_Column(c);

        for(j=0;j<d;j++)
 4000fdc:	e0bff903 	ldbu	r2,-28(fp)
 4000fe0:	10800044 	addi	r2,r2,1
 4000fe4:	e0bff905 	stb	r2,-28(fp)
 4000fe8:	e0fff903 	ldbu	r3,-28(fp)
 4000fec:	e0bfff03 	ldbu	r2,-4(fp)
 4000ff0:	18bff336 	bltu	r3,r2,4000fc0 <Show_Pattern+0x54>
{
unsigned char *Src_Pointer;
unsigned char i,j;

    Src_Pointer=Data_Pointer;
    for(i=a;i<(b+1);i++)
 4000ff4:	e0bff943 	ldbu	r2,-27(fp)
 4000ff8:	10800044 	addi	r2,r2,1
 4000ffc:	e0bff945 	stb	r2,-27(fp)
 4001000:	e0bff943 	ldbu	r2,-27(fp)
 4001004:	e0fffd03 	ldbu	r3,-12(fp)
 4001008:	18c00044 	addi	r3,r3,1
 400100c:	10ffe616 	blt	r2,r3,4000fa8 <Show_Pattern+0x3c>
        {
            Write_Data(*Src_Pointer);
            Src_Pointer++;
        }
    }
}
 4001010:	e037883a 	mov	sp,fp
 4001014:	dfc00117 	ldw	ra,4(sp)
 4001018:	df000017 	ldw	fp,0(sp)
 400101c:	dec00204 	addi	sp,sp,8
 4001020:	f800283a 	ret

04001024 <Vertical_Scroll>:
//    c: Set Vertical Scroll Area
//    d: Set Numbers of Row Scroll per Step
//    e: Set Time Interval between Each Scroll Step
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Vertical_Scroll(unsigned char a, unsigned char b, unsigned char c, unsigned char d, unsigned char e)
{
 4001024:	defff604 	addi	sp,sp,-40
 4001028:	dfc00915 	stw	ra,36(sp)
 400102c:	df000815 	stw	fp,32(sp)
 4001030:	df000804 	addi	fp,sp,32
 4001034:	e0800217 	ldw	r2,8(fp)
 4001038:	e13ffa05 	stb	r4,-24(fp)
 400103c:	e17ffb05 	stb	r5,-20(fp)
 4001040:	e1bffc05 	stb	r6,-16(fp)
 4001044:	e1fffd05 	stb	r7,-12(fp)
 4001048:	e0bffe05 	stb	r2,-8(fp)
unsigned int i,j;   

    Write_Command(0xA3);            // Set Vertical Scroll Area
 400104c:	010028c4 	movi	r4,163
 4001050:	40004140 	call	4000414 <Write_Command>
    Write_Command(b);           //   Default => 0x00 (Top Fixed Area)
 4001054:	e13ffb03 	ldbu	r4,-20(fp)
 4001058:	40004140 	call	4000414 <Write_Command>
    Write_Command(c);           //   Default => 0x40 (Vertical Scroll Area)
 400105c:	e13ffc03 	ldbu	r4,-16(fp)
 4001060:	40004140 	call	4000414 <Write_Command>

    switch(a)
 4001064:	e0bffa03 	ldbu	r2,-24(fp)
 4001068:	e0bfff15 	stw	r2,-4(fp)
 400106c:	e0ffff17 	ldw	r3,-4(fp)
 4001070:	1805003a 	cmpeq	r2,r3,zero
 4001074:	1000041e 	bne	r2,zero,4001088 <Vertical_Scroll+0x64>
 4001078:	e0ffff17 	ldw	r3,-4(fp)
 400107c:	18800060 	cmpeqi	r2,r3,1
 4001080:	1000181e 	bne	r2,zero,40010e4 <Vertical_Scroll+0xc0>
 4001084:	00003006 	br	4001148 <Vertical_Scroll+0x124>
    {
        case 0:
            for(i=0;i<c;i+=d)
 4001088:	e03ff915 	stw	zero,-28(fp)
 400108c:	00001106 	br	40010d4 <Vertical_Scroll+0xb0>
            {
                Set_Start_Line(i);
 4001090:	e0bff917 	ldw	r2,-28(fp)
 4001094:	11003fcc 	andi	r4,r2,255
 4001098:	40006500 	call	4000650 <Set_Start_Line>
                for(j=0;j<e;j++)
 400109c:	e03ff815 	stw	zero,-32(fp)
 40010a0:	00000506 	br	40010b8 <Vertical_Scroll+0x94>
                {
                    uDelay(200);
 40010a4:	01003204 	movi	r4,200
 40010a8:	400046c0 	call	400046c <uDelay>
    {
        case 0:
            for(i=0;i<c;i+=d)
            {
                Set_Start_Line(i);
                for(j=0;j<e;j++)
 40010ac:	e0bff817 	ldw	r2,-32(fp)
 40010b0:	10800044 	addi	r2,r2,1
 40010b4:	e0bff815 	stw	r2,-32(fp)
 40010b8:	e0fffe03 	ldbu	r3,-8(fp)
 40010bc:	e0bff817 	ldw	r2,-32(fp)
 40010c0:	10fff836 	bltu	r2,r3,40010a4 <Vertical_Scroll+0x80>
    Write_Command(c);           //   Default => 0x40 (Vertical Scroll Area)

    switch(a)
    {
        case 0:
            for(i=0;i<c;i+=d)
 40010c4:	e0bffd03 	ldbu	r2,-12(fp)
 40010c8:	e0fff917 	ldw	r3,-28(fp)
 40010cc:	1885883a 	add	r2,r3,r2
 40010d0:	e0bff915 	stw	r2,-28(fp)
 40010d4:	e0fffc03 	ldbu	r3,-16(fp)
 40010d8:	e0bff917 	ldw	r2,-28(fp)
 40010dc:	10ffec36 	bltu	r2,r3,4001090 <Vertical_Scroll+0x6c>
                for(j=0;j<e;j++)
                {
                    uDelay(200);
                }
            }
            break;
 40010e0:	00001906 	br	4001148 <Vertical_Scroll+0x124>
        case 1:
            for(i=0;i<c;i+=d)
 40010e4:	e03ff915 	stw	zero,-28(fp)
 40010e8:	00001406 	br	400113c <Vertical_Scroll+0x118>
            {
                Set_Start_Line(c-i);
 40010ec:	e0bff917 	ldw	r2,-28(fp)
 40010f0:	1007883a 	mov	r3,r2
 40010f4:	e0bffc03 	ldbu	r2,-16(fp)
 40010f8:	10c5c83a 	sub	r2,r2,r3
 40010fc:	11003fcc 	andi	r4,r2,255
 4001100:	40006500 	call	4000650 <Set_Start_Line>
                for(j=0;j<e;j++)
 4001104:	e03ff815 	stw	zero,-32(fp)
 4001108:	00000506 	br	4001120 <Vertical_Scroll+0xfc>
                {
                    uDelay(200);
 400110c:	01003204 	movi	r4,200
 4001110:	400046c0 	call	400046c <uDelay>
            break;
        case 1:
            for(i=0;i<c;i+=d)
            {
                Set_Start_Line(c-i);
                for(j=0;j<e;j++)
 4001114:	e0bff817 	ldw	r2,-32(fp)
 4001118:	10800044 	addi	r2,r2,1
 400111c:	e0bff815 	stw	r2,-32(fp)
 4001120:	e0fffe03 	ldbu	r3,-8(fp)
 4001124:	e0bff817 	ldw	r2,-32(fp)
 4001128:	10fff836 	bltu	r2,r3,400110c <Vertical_Scroll+0xe8>
                    uDelay(200);
                }
            }
            break;
        case 1:
            for(i=0;i<c;i+=d)
 400112c:	e0bffd03 	ldbu	r2,-12(fp)
 4001130:	e0fff917 	ldw	r3,-28(fp)
 4001134:	1885883a 	add	r2,r3,r2
 4001138:	e0bff915 	stw	r2,-28(fp)
 400113c:	e0fffc03 	ldbu	r3,-16(fp)
 4001140:	e0bff917 	ldw	r2,-28(fp)
 4001144:	10ffe936 	bltu	r2,r3,40010ec <Vertical_Scroll+0xc8>
                    uDelay(200);
                }
            }
            break;
    }
    Set_Start_Line(0x00);
 4001148:	0009883a 	mov	r4,zero
 400114c:	40006500 	call	4000650 <Set_Start_Line>
}
 4001150:	e037883a 	mov	sp,fp
 4001154:	dfc00117 	ldw	ra,4(sp)
 4001158:	df000017 	ldw	fp,0(sp)
 400115c:	dec00204 	addi	sp,sp,8
 4001160:	f800283a 	ret

04001164 <Horizontal_Scroll>:
//    d: Define End Page Address
//    e: Set Time Interval between Each Scroll Step in Terms of Frame Frequency
//    f: Delay Time
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Horizontal_Scroll(unsigned char a, unsigned char b, unsigned char c, unsigned char d, unsigned char e, unsigned char f)
{
 4001164:	defff804 	addi	sp,sp,-32
 4001168:	dfc00715 	stw	ra,28(sp)
 400116c:	df000615 	stw	fp,24(sp)
 4001170:	df000604 	addi	fp,sp,24
 4001174:	e0800217 	ldw	r2,8(fp)
 4001178:	e0c00317 	ldw	r3,12(fp)
 400117c:	e13ffa05 	stb	r4,-24(fp)
 4001180:	e17ffb05 	stb	r5,-20(fp)
 4001184:	e1bffc05 	stb	r6,-16(fp)
 4001188:	e1fffd05 	stb	r7,-12(fp)
 400118c:	e0bffe05 	stb	r2,-8(fp)
 4001190:	e0ffff05 	stb	r3,-4(fp)
    Write_Command(0x26|a);          // Horizontal Scroll Setup
 4001194:	e0bffa03 	ldbu	r2,-24(fp)
 4001198:	10800994 	ori	r2,r2,38
 400119c:	11003fcc 	andi	r4,r2,255
 40011a0:	40004140 	call	4000414 <Write_Command>
    Write_Command(b);
 40011a4:	e13ffb03 	ldbu	r4,-20(fp)
 40011a8:	40004140 	call	4000414 <Write_Command>
    Write_Command(c);
 40011ac:	e13ffc03 	ldbu	r4,-16(fp)
 40011b0:	40004140 	call	4000414 <Write_Command>
    Write_Command(e);
 40011b4:	e13ffe03 	ldbu	r4,-8(fp)
 40011b8:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);
 40011bc:	e13ffd03 	ldbu	r4,-12(fp)
 40011c0:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x2F);            // Activate Scrolling
 40011c4:	01000bc4 	movi	r4,47
 40011c8:	40004140 	call	4000414 <Write_Command>
    Delay(f);
 40011cc:	e13fff03 	ldbu	r4,-4(fp)
 40011d0:	40004b80 	call	40004b8 <Delay>
}
 40011d4:	e037883a 	mov	sp,fp
 40011d8:	dfc00117 	ldw	ra,4(sp)
 40011dc:	df000017 	ldw	fp,0(sp)
 40011e0:	dec00204 	addi	sp,sp,8
 40011e4:	f800283a 	ret

040011e8 <Continuous_Scroll>:
//    h: Set Time Interval between Each Scroll Step in Terms of Frame Frequency
//    i: Delay Time
//    * e+f must be less than or equal to the Multiplex Ratio...
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Continuous_Scroll(unsigned char a, unsigned char b, unsigned char c, unsigned char d, unsigned char e, unsigned char f, unsigned char g, unsigned char h, unsigned char i)
{
 40011e8:	defff504 	addi	sp,sp,-44
 40011ec:	dfc00a15 	stw	ra,40(sp)
 40011f0:	df000915 	stw	fp,36(sp)
 40011f4:	df000904 	addi	fp,sp,36
 40011f8:	e0800217 	ldw	r2,8(fp)
 40011fc:	e0c00317 	ldw	r3,12(fp)
 4001200:	e2000417 	ldw	r8,16(fp)
 4001204:	e2400517 	ldw	r9,20(fp)
 4001208:	e2800617 	ldw	r10,24(fp)
 400120c:	e13ff705 	stb	r4,-36(fp)
 4001210:	e17ff805 	stb	r5,-32(fp)
 4001214:	e1bff905 	stb	r6,-28(fp)
 4001218:	e1fffa05 	stb	r7,-24(fp)
 400121c:	e0bffb05 	stb	r2,-20(fp)
 4001220:	e0fffc05 	stb	r3,-16(fp)
 4001224:	e23ffd05 	stb	r8,-12(fp)
 4001228:	e27ffe05 	stb	r9,-8(fp)
 400122c:	e2bfff05 	stb	r10,-4(fp)
    Write_Command(0xA3);            // Set Vertical Scroll Area
 4001230:	010028c4 	movi	r4,163
 4001234:	40004140 	call	4000414 <Write_Command>
    Write_Command(e);           //   Default => 0x00 (Top Fixed Area)
 4001238:	e13ffb03 	ldbu	r4,-20(fp)
 400123c:	40004140 	call	4000414 <Write_Command>
    Write_Command(f);           //   Default => 0x40 (Vertical Scroll Area)
 4001240:	e13ffc03 	ldbu	r4,-16(fp)
 4001244:	40004140 	call	4000414 <Write_Command>

    Write_Command(0x29+a);          // Continuous Vertical & Horizontal Scroll Setup
 4001248:	e0bff703 	ldbu	r2,-36(fp)
 400124c:	10800a44 	addi	r2,r2,41
 4001250:	11003fcc 	andi	r4,r2,255
 4001254:	40004140 	call	4000414 <Write_Command>
    Write_Command(b);
 4001258:	e13ff803 	ldbu	r4,-32(fp)
 400125c:	40004140 	call	4000414 <Write_Command>
    Write_Command(c);
 4001260:	e13ff903 	ldbu	r4,-28(fp)
 4001264:	40004140 	call	4000414 <Write_Command>
    Write_Command(h);
 4001268:	e13ffe03 	ldbu	r4,-8(fp)
 400126c:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);
 4001270:	e13ffa03 	ldbu	r4,-24(fp)
 4001274:	40004140 	call	4000414 <Write_Command>
    Write_Command(g);
 4001278:	e13ffd03 	ldbu	r4,-12(fp)
 400127c:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x2F);            // Activate Scrolling
 4001280:	01000bc4 	movi	r4,47
 4001284:	40004140 	call	4000414 <Write_Command>
    Delay(i);
 4001288:	e13fff03 	ldbu	r4,-4(fp)
 400128c:	40004b80 	call	40004b8 <Delay>
}
 4001290:	e037883a 	mov	sp,fp
 4001294:	dfc00117 	ldw	ra,4(sp)
 4001298:	df000017 	ldw	fp,0(sp)
 400129c:	dec00204 	addi	sp,sp,8
 40012a0:	f800283a 	ret

040012a4 <Deactivate_Scroll>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Deactivate Scrolling (Full Screen)
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Deactivate_Scroll()
{
 40012a4:	defffe04 	addi	sp,sp,-8
 40012a8:	dfc00115 	stw	ra,4(sp)
 40012ac:	df000015 	stw	fp,0(sp)
 40012b0:	d839883a 	mov	fp,sp
    Write_Command(0x2E);            // Deactivate Scrolling
 40012b4:	01000b84 	movi	r4,46
 40012b8:	40004140 	call	4000414 <Write_Command>
}
 40012bc:	e037883a 	mov	sp,fp
 40012c0:	dfc00117 	ldw	ra,4(sp)
 40012c4:	df000017 	ldw	fp,0(sp)
 40012c8:	dec00204 	addi	sp,sp,8
 40012cc:	f800283a 	ret

040012d0 <Fade_In>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Fade In (Full Screen)
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Fade_In()
{
 40012d0:	defffd04 	addi	sp,sp,-12
 40012d4:	dfc00215 	stw	ra,8(sp)
 40012d8:	df000115 	stw	fp,4(sp)
 40012dc:	df000104 	addi	fp,sp,4
unsigned int i; 

    Set_Display_On_Off(0x01);
 40012e0:	01000044 	movi	r4,1
 40012e4:	400087c0 	call	400087c <Set_Display_On_Off>
    for(i=0;i<(Brightness+1);i++)
 40012e8:	e03fff15 	stw	zero,-4(fp)
 40012ec:	00000c06 	br	4001320 <Fade_In+0x50>
    {
        Set_Contrast_Control(i);
 40012f0:	e0bfff17 	ldw	r2,-4(fp)
 40012f4:	11003fcc 	andi	r4,r2,255
 40012f8:	40006880 	call	4000688 <Set_Contrast_Control>
        uDelay(200);
 40012fc:	01003204 	movi	r4,200
 4001300:	400046c0 	call	400046c <uDelay>
        uDelay(200);
 4001304:	01003204 	movi	r4,200
 4001308:	400046c0 	call	400046c <uDelay>
        uDelay(200);
 400130c:	01003204 	movi	r4,200
 4001310:	400046c0 	call	400046c <uDelay>
void Fade_In()
{
unsigned int i; 

    Set_Display_On_Off(0x01);
    for(i=0;i<(Brightness+1);i++)
 4001314:	e0bfff17 	ldw	r2,-4(fp)
 4001318:	10800044 	addi	r2,r2,1
 400131c:	e0bfff15 	stw	r2,-4(fp)
 4001320:	e0bfff17 	ldw	r2,-4(fp)
 4001324:	10801c30 	cmpltui	r2,r2,112
 4001328:	103ff11e 	bne	r2,zero,40012f0 <Fade_In+0x20>
        Set_Contrast_Control(i);
        uDelay(200);
        uDelay(200);
        uDelay(200);
    }
}
 400132c:	e037883a 	mov	sp,fp
 4001330:	dfc00117 	ldw	ra,4(sp)
 4001334:	df000017 	ldw	fp,0(sp)
 4001338:	dec00204 	addi	sp,sp,8
 400133c:	f800283a 	ret

04001340 <Fade_Out>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Fade Out (Full Screen)
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Fade_Out()
{
 4001340:	defffd04 	addi	sp,sp,-12
 4001344:	dfc00215 	stw	ra,8(sp)
 4001348:	df000115 	stw	fp,4(sp)
 400134c:	df000104 	addi	fp,sp,4
unsigned int i; 

    for(i=(Brightness+1);i>0;i--)
 4001350:	00801c04 	movi	r2,112
 4001354:	e0bfff15 	stw	r2,-4(fp)
 4001358:	00000d06 	br	4001390 <Fade_Out+0x50>
    {
        Set_Contrast_Control(i-1);
 400135c:	e0bfff17 	ldw	r2,-4(fp)
 4001360:	10bfffc4 	addi	r2,r2,-1
 4001364:	11003fcc 	andi	r4,r2,255
 4001368:	40006880 	call	4000688 <Set_Contrast_Control>
        uDelay(200);
 400136c:	01003204 	movi	r4,200
 4001370:	400046c0 	call	400046c <uDelay>
        uDelay(200);
 4001374:	01003204 	movi	r4,200
 4001378:	400046c0 	call	400046c <uDelay>
        uDelay(200);
 400137c:	01003204 	movi	r4,200
 4001380:	400046c0 	call	400046c <uDelay>
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Fade_Out()
{
unsigned int i; 

    for(i=(Brightness+1);i>0;i--)
 4001384:	e0bfff17 	ldw	r2,-4(fp)
 4001388:	10bfffc4 	addi	r2,r2,-1
 400138c:	e0bfff15 	stw	r2,-4(fp)
 4001390:	e0bfff17 	ldw	r2,-4(fp)
 4001394:	1004c03a 	cmpne	r2,r2,zero
 4001398:	103ff01e 	bne	r2,zero,400135c <Fade_Out+0x1c>
        Set_Contrast_Control(i-1);
        uDelay(200);
        uDelay(200);
        uDelay(200);
    }
    Set_Display_On_Off(0x00);
 400139c:	0009883a 	mov	r4,zero
 40013a0:	400087c0 	call	400087c <Set_Display_On_Off>
}
 40013a4:	e037883a 	mov	sp,fp
 40013a8:	dfc00117 	ldw	ra,4(sp)
 40013ac:	df000017 	ldw	fp,0(sp)
 40013b0:	dec00204 	addi	sp,sp,8
 40013b4:	f800283a 	ret

040013b8 <Sleep>:
//
//    "0x00" Enter Sleep Mode
//    "0x01" Exit Sleep Mode
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Sleep(unsigned char a)
{
 40013b8:	defffc04 	addi	sp,sp,-16
 40013bc:	dfc00315 	stw	ra,12(sp)
 40013c0:	df000215 	stw	fp,8(sp)
 40013c4:	df000204 	addi	fp,sp,8
 40013c8:	e13ffe05 	stb	r4,-8(fp)
    switch(a)
 40013cc:	e0bffe03 	ldbu	r2,-8(fp)
 40013d0:	e0bfff15 	stw	r2,-4(fp)
 40013d4:	e0ffff17 	ldw	r3,-4(fp)
 40013d8:	1805003a 	cmpeq	r2,r3,zero
 40013dc:	1000041e 	bne	r2,zero,40013f0 <Sleep+0x38>
 40013e0:	e0ffff17 	ldw	r3,-4(fp)
 40013e4:	18800060 	cmpeqi	r2,r3,1
 40013e8:	1000061e 	bne	r2,zero,4001404 <Sleep+0x4c>
 40013ec:	00000906 	br	4001414 <Sleep+0x5c>
    {
        case 0:
            Set_Display_On_Off(0x00);
 40013f0:	0009883a 	mov	r4,zero
 40013f4:	400087c0 	call	400087c <Set_Display_On_Off>
            Set_Entire_Display(0x01);
 40013f8:	01000044 	movi	r4,1
 40013fc:	40007340 	call	4000734 <Set_Entire_Display>
            break;
 4001400:	00000406 	br	4001414 <Sleep+0x5c>
        case 1:
            Set_Entire_Display(0x00);
 4001404:	0009883a 	mov	r4,zero
 4001408:	40007340 	call	4000734 <Set_Entire_Display>
            Set_Display_On_Off(0x01);
 400140c:	01000044 	movi	r4,1
 4001410:	400087c0 	call	400087c <Set_Display_On_Off>
            break;
    }
}
 4001414:	e037883a 	mov	sp,fp
 4001418:	dfc00117 	ldw	ra,4(sp)
 400141c:	df000017 	ldw	fp,0(sp)
 4001420:	dec00204 	addi	sp,sp,8
 4001424:	f800283a 	ret

04001428 <Test>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Connection Test
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Test()
{
 4001428:	defffd04 	addi	sp,sp,-12
 400142c:	dfc00215 	stw	ra,8(sp)
 4001430:	df000115 	stw	fp,4(sp)
 4001434:	df000104 	addi	fp,sp,4
unsigned char i;

  //  RES=0;
    for(i=0;i<200;i++)
 4001438:	e03fff05 	stb	zero,-4(fp)
 400143c:	00000506 	br	4001454 <Test+0x2c>
    {
        uDelay(200);
 4001440:	01003204 	movi	r4,200
 4001444:	400046c0 	call	400046c <uDelay>
void Test()
{
unsigned char i;

  //  RES=0;
    for(i=0;i<200;i++)
 4001448:	e0bfff03 	ldbu	r2,-4(fp)
 400144c:	10800044 	addi	r2,r2,1
 4001450:	e0bfff05 	stb	r2,-4(fp)
 4001454:	e0bfff03 	ldbu	r2,-4(fp)
 4001458:	10803230 	cmpltui	r2,r2,200
 400145c:	103ff81e 	bne	r2,zero,4001440 <Test+0x18>
    {
        uDelay(200);
    }
   // RES=1;

    Set_Entire_Display(0x01);       // Enable Entire Display On (0x00/0x01)
 4001460:	01000044 	movi	r4,1
 4001464:	40007340 	call	4000734 <Set_Entire_Display>

    while(1)
    {
        Set_Display_On_Off(0x01);   // Display On (0x00/0x01)
 4001468:	01000044 	movi	r4,1
 400146c:	400087c0 	call	400087c <Set_Display_On_Off>
        Delay(2);
 4001470:	01000084 	movi	r4,2
 4001474:	40004b80 	call	40004b8 <Delay>
        Set_Display_On_Off(0x00);   // Display Off (0x00/0x01)
 4001478:	0009883a 	mov	r4,zero
 400147c:	400087c0 	call	400087c <Set_Display_On_Off>
        Delay(2);
 4001480:	01000084 	movi	r4,2
 4001484:	40004b80 	call	40004b8 <Delay>
    }
 4001488:	003ff706 	br	4001468 <Test+0x40>

0400148c <Set_LUT>:

//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Bank Color & Look Up Table Setting (Partial Screen)
//-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void Set_LUT(unsigned char a, unsigned char b, unsigned char c, unsigned char d)
{
 400148c:	defffa04 	addi	sp,sp,-24
 4001490:	dfc00515 	stw	ra,20(sp)
 4001494:	df000415 	stw	fp,16(sp)
 4001498:	df000404 	addi	fp,sp,16
 400149c:	e13ffc05 	stb	r4,-16(fp)
 40014a0:	e17ffd05 	stb	r5,-12(fp)
 40014a4:	e1bffe05 	stb	r6,-8(fp)
 40014a8:	e1ffff05 	stb	r7,-4(fp)
    Write_Command(0x91);            // Define Look Up Table of Area Color
 40014ac:	01002444 	movi	r4,145
 40014b0:	40004140 	call	4000414 <Write_Command>
    Write_Command(a);           //   Define Bank 0 Pulse Width
 40014b4:	e13ffc03 	ldbu	r4,-16(fp)
 40014b8:	40004140 	call	4000414 <Write_Command>
    Write_Command(b);           //   Define Color A Pulse Width
 40014bc:	e13ffd03 	ldbu	r4,-12(fp)
 40014c0:	40004140 	call	4000414 <Write_Command>
    Write_Command(c);           //   Define Color B Pulse Width
 40014c4:	e13ffe03 	ldbu	r4,-8(fp)
 40014c8:	40004140 	call	4000414 <Write_Command>
    Write_Command(d);           //   Define Color C Pulse Width
 40014cc:	e13fff03 	ldbu	r4,-4(fp)
 40014d0:	40004140 	call	4000414 <Write_Command>
}
 40014d4:	e037883a 	mov	sp,fp
 40014d8:	dfc00117 	ldw	ra,4(sp)
 40014dc:	df000017 	ldw	fp,0(sp)
 40014e0:	dec00204 	addi	sp,sp,8
 40014e4:	f800283a 	ret

040014e8 <Set_Bank_Color>:


void Set_Bank_Color()
{
 40014e8:	defffe04 	addi	sp,sp,-8
 40014ec:	dfc00115 	stw	ra,4(sp)
 40014f0:	df000015 	stw	fp,0(sp)
 40014f4:	d839883a 	mov	fp,sp
    Write_Command(0x92);            // Define Area Color for Bank 1~16 (Page 0)
 40014f8:	01002484 	movi	r4,146
 40014fc:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x00);            //   Define Bank 1~4 as Color A
 4001500:	0009883a 	mov	r4,zero
 4001504:	40004140 	call	4000414 <Write_Command>
    Write_Command(0xEA);            //   Define Bank 5~7 as Color C
 4001508:	01003a84 	movi	r4,234
 400150c:	40004140 	call	4000414 <Write_Command>
    Write_Command(0xAF);            //   Define Bank 8~10 as Color D
 4001510:	01002bc4 	movi	r4,175
 4001514:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x56);            //   Define Bank 11~13 as Color C
 4001518:	01001584 	movi	r4,86
 400151c:	40004140 	call	4000414 <Write_Command>
                        //   Define Bank 12~16 as Color B

    Write_Command(0x93);            // Define Area Color for Bank 17~32 (Page 1)
 4001520:	010024c4 	movi	r4,147
 4001524:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x00);            //   Define Bank 17~20 as Color A
 4001528:	0009883a 	mov	r4,zero
 400152c:	40004140 	call	4000414 <Write_Command>
    Write_Command(0xEA);            //   Define Bank 21~23 as Color C
 4001530:	01003a84 	movi	r4,234
 4001534:	40004140 	call	4000414 <Write_Command>
    Write_Command(0xAF);            //   Define Bank 24~26 as Color D
 4001538:	01002bc4 	movi	r4,175
 400153c:	40004140 	call	4000414 <Write_Command>
    Write_Command(0x56);            //   Define Bank 27~29 as Color C
 4001540:	01001584 	movi	r4,86
 4001544:	40004140 	call	4000414 <Write_Command>
                        //   Define Bank 30~32 as Color B
}
 4001548:	e037883a 	mov	sp,fp
 400154c:	dfc00117 	ldw	ra,4(sp)
 4001550:	df000017 	ldw	fp,0(sp)
 4001554:	dec00204 	addi	sp,sp,8
 4001558:	f800283a 	ret

0400155c <OLED_Init>:

//=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
//  Initialization
//=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=
void OLED_Init()
{
 400155c:	defffa04 	addi	sp,sp,-24
 4001560:	dfc00515 	stw	ra,20(sp)
 4001564:	df000415 	stw	fp,16(sp)
 4001568:	df000404 	addi	fp,sp,16
    unsigned char i;
    unsigned char hello_world[] = {41,38,45,45,48,97,56,48,51,45,37,0};
 400156c:	00800a44 	movi	r2,41
 4001570:	e0bffc45 	stb	r2,-15(fp)
 4001574:	00800984 	movi	r2,38
 4001578:	e0bffc85 	stb	r2,-14(fp)
 400157c:	00800b44 	movi	r2,45
 4001580:	e0bffcc5 	stb	r2,-13(fp)
 4001584:	00800b44 	movi	r2,45
 4001588:	e0bffd05 	stb	r2,-12(fp)
 400158c:	00800c04 	movi	r2,48
 4001590:	e0bffd45 	stb	r2,-11(fp)
 4001594:	00801844 	movi	r2,97
 4001598:	e0bffd85 	stb	r2,-10(fp)
 400159c:	00800e04 	movi	r2,56
 40015a0:	e0bffdc5 	stb	r2,-9(fp)
 40015a4:	00800c04 	movi	r2,48
 40015a8:	e0bffe05 	stb	r2,-8(fp)
 40015ac:	00800cc4 	movi	r2,51
 40015b0:	e0bffe45 	stb	r2,-7(fp)
 40015b4:	00800b44 	movi	r2,45
 40015b8:	e0bffe85 	stb	r2,-6(fp)
 40015bc:	00800944 	movi	r2,37
 40015c0:	e0bffec5 	stb	r2,-5(fp)
 40015c4:	e03fff05 	stb	zero,-4(fp)
    IOWR(RST_BASE, 0, 0);//复位
 40015c8:	00871004 	movi	r2,7232
 40015cc:	10000035 	stwio	zero,0(r2)
    for(i=0;i<200;i++)
 40015d0:	e03ffc05 	stb	zero,-16(fp)
 40015d4:	00000506 	br	40015ec <OLED_Init+0x90>
    {
        uDelay(200);
 40015d8:	01003204 	movi	r4,200
 40015dc:	400046c0 	call	400046c <uDelay>
void OLED_Init()
{
    unsigned char i;
    unsigned char hello_world[] = {41,38,45,45,48,97,56,48,51,45,37,0};
    IOWR(RST_BASE, 0, 0);//复位
    for(i=0;i<200;i++)
 40015e0:	e0bffc03 	ldbu	r2,-16(fp)
 40015e4:	10800044 	addi	r2,r2,1
 40015e8:	e0bffc05 	stb	r2,-16(fp)
 40015ec:	e0bffc03 	ldbu	r2,-16(fp)
 40015f0:	10803230 	cmpltui	r2,r2,200
 40015f4:	103ff81e 	bne	r2,zero,40015d8 <OLED_Init+0x7c>
    {
        uDelay(200);
    }
    IOWR(RST_BASE, 0, 1);//取消复位
 40015f8:	00871004 	movi	r2,7232
 40015fc:	00c00044 	movi	r3,1
 4001600:	10c00035 	stwio	r3,0(r2)
    Set_Display_On_Off(0x00);       // Display Off (0x00/0x01)
 4001604:	0009883a 	mov	r4,zero
 4001608:	400087c0 	call	400087c <Set_Display_On_Off>
    Set_Display_Clock(0xA0);        // Set Clock as 80 Frames/Sec
 400160c:	01002804 	movi	r4,160
 4001610:	40009680 	call	4000968 <Set_Display_Clock>
    Set_Multiplex_Ratio(0x3F);      // 1/64 Duty (0x0F~0x3F)
 4001614:	01000fc4 	movi	r4,63
 4001618:	40007ac0 	call	40007ac <Set_Multiplex_Ratio>
    Set_Display_Offset(0x00);       // Shift Mapping RAM Counter (0x00~0x3F)
 400161c:	0009883a 	mov	r4,zero
 4001620:	40009300 	call	4000930 <Set_Display_Offset>
    Set_Start_Line(0x00);           // Set Mapping RAM Display Start Line (0x00~0x3F)
 4001624:	0009883a 	mov	r4,zero
 4001628:	40006500 	call	4000650 <Set_Start_Line>
    Set_Master_Config(0x00);        // Disable Embedded DC/DC Converter (0x00/0x01)
 400162c:	0009883a 	mov	r4,zero
 4001630:	40008380 	call	4000838 <Set_Master_Config>
    Set_Area_Color(0x05);           // Set Monochrome & Low Power Save Mode
 4001634:	01000144 	movi	r4,5
 4001638:	40009a00 	call	40009a0 <Set_Area_Color>
    Set_Addressing_Mode(0x02);      // Set Page Addressing Mode (0x00/0x01/0x02)
 400163c:	01000084 	movi	r4,2
 4001640:	40005900 	call	4000590 <Set_Addressing_Mode>
    Set_Segment_Remap(0x01);        // Set SEG/Column Mapping (0x00/0x01)
 4001644:	01000044 	movi	r4,1
 4001648:	40006f80 	call	40006f8 <Set_Segment_Remap>
    Set_Common_Remap(0x08);         // Set COM/Row Scan Direction (0x00/0x08)
 400164c:	01000204 	movi	r4,8
 4001650:	40008f40 	call	40008f4 <Set_Common_Remap>
    Set_Common_Config(0x10);        // Set Alternative Configuration (0x00/0x10)
 4001654:	01000404 	movi	r4,16
 4001658:	4000a100 	call	4000a10 <Set_Common_Config>
    Set_LUT(0x3F,0x3F,0x3F,0x3F);       // Define All Banks Pulse Width as 64 Clocks
 400165c:	01000fc4 	movi	r4,63
 4001660:	01400fc4 	movi	r5,63
 4001664:	01800fc4 	movi	r6,63
 4001668:	01c00fc4 	movi	r7,63
 400166c:	400148c0 	call	400148c <Set_LUT>
    Set_Contrast_Control(Brightness);   // Set SEG Output Current
 4001670:	01001bc4 	movi	r4,111
 4001674:	40006880 	call	4000688 <Set_Contrast_Control>
    Set_Area_Brightness(Brightness);    // Set Brightness for Area Color Banks
 4001678:	01001bc4 	movi	r4,111
 400167c:	40006c00 	call	40006c0 <Set_Area_Brightness>
    Set_Precharge_Period(0xD2);     // Set Pre-Charge as 13 Clocks & Discharge as 2 Clock
 4001680:	01003484 	movi	r4,210
 4001684:	40009d80 	call	40009d8 <Set_Precharge_Period>
    Set_VCOMH(0x34);            // Set VCOM Deselect Level
 4001688:	01000d04 	movi	r4,52
 400168c:	4000a500 	call	4000a50 <Set_VCOMH>
    Set_Entire_Display(0x00);       // Disable Entire Display On (0x00/0x01)
 4001690:	0009883a 	mov	r4,zero
 4001694:	40007340 	call	4000734 <Set_Entire_Display>
    Set_Inverse_Display(0x00);      // Disable Inverse Display On (0x00/0x01)
 4001698:	0009883a 	mov	r4,zero
 400169c:	40007700 	call	4000770 <Set_Inverse_Display>

    Fill_RAM(0x00);             // Clear Screen
 40016a0:	0009883a 	mov	r4,zero
 40016a4:	4000af00 	call	4000af0 <Fill_RAM>

    Set_Display_On_Off(0x01);       // Display On (0x00/0x01)
 40016a8:	01000044 	movi	r4,1
 40016ac:	400087c0 	call	400087c <Set_Display_On_Off>
    Show_String(1,hello_world,3,35);
 40016b0:	e17ffc44 	addi	r5,fp,-15
 40016b4:	01000044 	movi	r4,1
 40016b8:	018000c4 	movi	r6,3
 40016bc:	01c008c4 	movi	r7,35
 40016c0:	4000ed00 	call	4000ed0 <Show_String>
}
 40016c4:	e037883a 	mov	sp,fp
 40016c8:	dfc00117 	ldw	ra,4(sp)
 40016cc:	df000017 	ldw	fp,0(sp)
 40016d0:	dec00204 	addi	sp,sp,8
 40016d4:	f800283a 	ret

040016d8 <_fpadd_parts>:
 40016d8:	defff804 	addi	sp,sp,-32
 40016dc:	dcc00315 	stw	r19,12(sp)
 40016e0:	2027883a 	mov	r19,r4
 40016e4:	21000017 	ldw	r4,0(r4)
 40016e8:	00c00044 	movi	r3,1
 40016ec:	dd400515 	stw	r21,20(sp)
 40016f0:	dd000415 	stw	r20,16(sp)
 40016f4:	ddc00715 	stw	r23,28(sp)
 40016f8:	dd800615 	stw	r22,24(sp)
 40016fc:	dc800215 	stw	r18,8(sp)
 4001700:	dc400115 	stw	r17,4(sp)
 4001704:	dc000015 	stw	r16,0(sp)
 4001708:	282b883a 	mov	r21,r5
 400170c:	3029883a 	mov	r20,r6
 4001710:	1900632e 	bgeu	r3,r4,40018a0 <_fpadd_parts+0x1c8>
 4001714:	28800017 	ldw	r2,0(r5)
 4001718:	1880812e 	bgeu	r3,r2,4001920 <_fpadd_parts+0x248>
 400171c:	00c00104 	movi	r3,4
 4001720:	20c0dc26 	beq	r4,r3,4001a94 <_fpadd_parts+0x3bc>
 4001724:	10c07e26 	beq	r2,r3,4001920 <_fpadd_parts+0x248>
 4001728:	00c00084 	movi	r3,2
 400172c:	10c06726 	beq	r2,r3,40018cc <_fpadd_parts+0x1f4>
 4001730:	20c07b26 	beq	r4,r3,4001920 <_fpadd_parts+0x248>
 4001734:	9dc00217 	ldw	r23,8(r19)
 4001738:	28c00217 	ldw	r3,8(r5)
 400173c:	9c400317 	ldw	r17,12(r19)
 4001740:	2bc00317 	ldw	r15,12(r5)
 4001744:	b8cdc83a 	sub	r6,r23,r3
 4001748:	9c800417 	ldw	r18,16(r19)
 400174c:	2c000417 	ldw	r16,16(r5)
 4001750:	3009883a 	mov	r4,r6
 4001754:	30009716 	blt	r6,zero,40019b4 <_fpadd_parts+0x2dc>
 4001758:	00800fc4 	movi	r2,63
 400175c:	11806b16 	blt	r2,r6,400190c <_fpadd_parts+0x234>
 4001760:	0100a40e 	bge	zero,r4,40019f4 <_fpadd_parts+0x31c>
 4001764:	35bff804 	addi	r22,r6,-32
 4001768:	b000bc16 	blt	r22,zero,4001a5c <_fpadd_parts+0x384>
 400176c:	8596d83a 	srl	r11,r16,r22
 4001770:	0019883a 	mov	r12,zero
 4001774:	0013883a 	mov	r9,zero
 4001778:	01000044 	movi	r4,1
 400177c:	0015883a 	mov	r10,zero
 4001780:	b000be16 	blt	r22,zero,4001a7c <_fpadd_parts+0x3a4>
 4001784:	2590983a 	sll	r8,r4,r22
 4001788:	000f883a 	mov	r7,zero
 400178c:	00bfffc4 	movi	r2,-1
 4001790:	3889883a 	add	r4,r7,r2
 4001794:	408b883a 	add	r5,r8,r2
 4001798:	21cd803a 	cmpltu	r6,r4,r7
 400179c:	314b883a 	add	r5,r6,r5
 40017a0:	7904703a 	and	r2,r15,r4
 40017a4:	8146703a 	and	r3,r16,r5
 40017a8:	10c4b03a 	or	r2,r2,r3
 40017ac:	10000226 	beq	r2,zero,40017b8 <_fpadd_parts+0xe0>
 40017b0:	02400044 	movi	r9,1
 40017b4:	0015883a 	mov	r10,zero
 40017b8:	5a5eb03a 	or	r15,r11,r9
 40017bc:	62a0b03a 	or	r16,r12,r10
 40017c0:	99400117 	ldw	r5,4(r19)
 40017c4:	a8800117 	ldw	r2,4(r21)
 40017c8:	28806e26 	beq	r5,r2,4001984 <_fpadd_parts+0x2ac>
 40017cc:	28006626 	beq	r5,zero,4001968 <_fpadd_parts+0x290>
 40017d0:	7c45c83a 	sub	r2,r15,r17
 40017d4:	7889803a 	cmpltu	r4,r15,r2
 40017d8:	8487c83a 	sub	r3,r16,r18
 40017dc:	1909c83a 	sub	r4,r3,r4
 40017e0:	100d883a 	mov	r6,r2
 40017e4:	200f883a 	mov	r7,r4
 40017e8:	38007716 	blt	r7,zero,40019c8 <_fpadd_parts+0x2f0>
 40017ec:	a5c00215 	stw	r23,8(r20)
 40017f0:	a1c00415 	stw	r7,16(r20)
 40017f4:	a0000115 	stw	zero,4(r20)
 40017f8:	a1800315 	stw	r6,12(r20)
 40017fc:	a2000317 	ldw	r8,12(r20)
 4001800:	a2400417 	ldw	r9,16(r20)
 4001804:	00bfffc4 	movi	r2,-1
 4001808:	408b883a 	add	r5,r8,r2
 400180c:	2a09803a 	cmpltu	r4,r5,r8
 4001810:	488d883a 	add	r6,r9,r2
 4001814:	01c40034 	movhi	r7,4096
 4001818:	39ffffc4 	addi	r7,r7,-1
 400181c:	218d883a 	add	r6,r4,r6
 4001820:	39801736 	bltu	r7,r6,4001880 <_fpadd_parts+0x1a8>
 4001824:	31c06526 	beq	r6,r7,40019bc <_fpadd_parts+0x2e4>
 4001828:	a3000217 	ldw	r12,8(r20)
 400182c:	4209883a 	add	r4,r8,r8
 4001830:	00bfffc4 	movi	r2,-1
 4001834:	220f803a 	cmpltu	r7,r4,r8
 4001838:	4a4b883a 	add	r5,r9,r9
 400183c:	394f883a 	add	r7,r7,r5
 4001840:	2095883a 	add	r10,r4,r2
 4001844:	3897883a 	add	r11,r7,r2
 4001848:	510d803a 	cmpltu	r6,r10,r4
 400184c:	6099883a 	add	r12,r12,r2
 4001850:	32d7883a 	add	r11,r6,r11
 4001854:	00840034 	movhi	r2,4096
 4001858:	10bfffc4 	addi	r2,r2,-1
 400185c:	2011883a 	mov	r8,r4
 4001860:	3813883a 	mov	r9,r7
 4001864:	a1000315 	stw	r4,12(r20)
 4001868:	a1c00415 	stw	r7,16(r20)
 400186c:	a3000215 	stw	r12,8(r20)
 4001870:	12c00336 	bltu	r2,r11,4001880 <_fpadd_parts+0x1a8>
 4001874:	58bfed1e 	bne	r11,r2,400182c <_fpadd_parts+0x154>
 4001878:	00bfff84 	movi	r2,-2
 400187c:	12bfeb2e 	bgeu	r2,r10,400182c <_fpadd_parts+0x154>
 4001880:	a2800417 	ldw	r10,16(r20)
 4001884:	008000c4 	movi	r2,3
 4001888:	00c80034 	movhi	r3,8192
 400188c:	18ffffc4 	addi	r3,r3,-1
 4001890:	a2400317 	ldw	r9,12(r20)
 4001894:	a0800015 	stw	r2,0(r20)
 4001898:	1a802336 	bltu	r3,r10,4001928 <_fpadd_parts+0x250>
 400189c:	a027883a 	mov	r19,r20
 40018a0:	9805883a 	mov	r2,r19
 40018a4:	ddc00717 	ldw	r23,28(sp)
 40018a8:	dd800617 	ldw	r22,24(sp)
 40018ac:	dd400517 	ldw	r21,20(sp)
 40018b0:	dd000417 	ldw	r20,16(sp)
 40018b4:	dcc00317 	ldw	r19,12(sp)
 40018b8:	dc800217 	ldw	r18,8(sp)
 40018bc:	dc400117 	ldw	r17,4(sp)
 40018c0:	dc000017 	ldw	r16,0(sp)
 40018c4:	dec00804 	addi	sp,sp,32
 40018c8:	f800283a 	ret
 40018cc:	20fff41e 	bne	r4,r3,40018a0 <_fpadd_parts+0x1c8>
 40018d0:	31000015 	stw	r4,0(r6)
 40018d4:	98800117 	ldw	r2,4(r19)
 40018d8:	30800115 	stw	r2,4(r6)
 40018dc:	98c00217 	ldw	r3,8(r19)
 40018e0:	30c00215 	stw	r3,8(r6)
 40018e4:	98800317 	ldw	r2,12(r19)
 40018e8:	30800315 	stw	r2,12(r6)
 40018ec:	98c00417 	ldw	r3,16(r19)
 40018f0:	30c00415 	stw	r3,16(r6)
 40018f4:	98800117 	ldw	r2,4(r19)
 40018f8:	28c00117 	ldw	r3,4(r5)
 40018fc:	3027883a 	mov	r19,r6
 4001900:	10c4703a 	and	r2,r2,r3
 4001904:	30800115 	stw	r2,4(r6)
 4001908:	003fe506 	br	40018a0 <_fpadd_parts+0x1c8>
 400190c:	1dc02616 	blt	r3,r23,40019a8 <_fpadd_parts+0x2d0>
 4001910:	0023883a 	mov	r17,zero
 4001914:	182f883a 	mov	r23,r3
 4001918:	0025883a 	mov	r18,zero
 400191c:	003fa806 	br	40017c0 <_fpadd_parts+0xe8>
 4001920:	a827883a 	mov	r19,r21
 4001924:	003fde06 	br	40018a0 <_fpadd_parts+0x1c8>
 4001928:	01800044 	movi	r6,1
 400192c:	500497fa 	slli	r2,r10,31
 4001930:	4808d07a 	srli	r4,r9,1
 4001934:	518ad83a 	srl	r5,r10,r6
 4001938:	a2000217 	ldw	r8,8(r20)
 400193c:	1108b03a 	or	r4,r2,r4
 4001940:	0007883a 	mov	r3,zero
 4001944:	4984703a 	and	r2,r9,r6
 4001948:	208cb03a 	or	r6,r4,r2
 400194c:	28ceb03a 	or	r7,r5,r3
 4001950:	42000044 	addi	r8,r8,1
 4001954:	a027883a 	mov	r19,r20
 4001958:	a1c00415 	stw	r7,16(r20)
 400195c:	a2000215 	stw	r8,8(r20)
 4001960:	a1800315 	stw	r6,12(r20)
 4001964:	003fce06 	br	40018a0 <_fpadd_parts+0x1c8>
 4001968:	8bc5c83a 	sub	r2,r17,r15
 400196c:	8889803a 	cmpltu	r4,r17,r2
 4001970:	9407c83a 	sub	r3,r18,r16
 4001974:	1909c83a 	sub	r4,r3,r4
 4001978:	100d883a 	mov	r6,r2
 400197c:	200f883a 	mov	r7,r4
 4001980:	003f9906 	br	40017e8 <_fpadd_parts+0x110>
 4001984:	8bc5883a 	add	r2,r17,r15
 4001988:	1449803a 	cmpltu	r4,r2,r17
 400198c:	9407883a 	add	r3,r18,r16
 4001990:	20c9883a 	add	r4,r4,r3
 4001994:	a1400115 	stw	r5,4(r20)
 4001998:	a5c00215 	stw	r23,8(r20)
 400199c:	a0800315 	stw	r2,12(r20)
 40019a0:	a1000415 	stw	r4,16(r20)
 40019a4:	003fb606 	br	4001880 <_fpadd_parts+0x1a8>
 40019a8:	001f883a 	mov	r15,zero
 40019ac:	0021883a 	mov	r16,zero
 40019b0:	003f8306 	br	40017c0 <_fpadd_parts+0xe8>
 40019b4:	018dc83a 	sub	r6,zero,r6
 40019b8:	003f6706 	br	4001758 <_fpadd_parts+0x80>
 40019bc:	00bfff84 	movi	r2,-2
 40019c0:	117faf36 	bltu	r2,r5,4001880 <_fpadd_parts+0x1a8>
 40019c4:	003f9806 	br	4001828 <_fpadd_parts+0x150>
 40019c8:	0005883a 	mov	r2,zero
 40019cc:	1189c83a 	sub	r4,r2,r6
 40019d0:	1105803a 	cmpltu	r2,r2,r4
 40019d4:	01cbc83a 	sub	r5,zero,r7
 40019d8:	2885c83a 	sub	r2,r5,r2
 40019dc:	01800044 	movi	r6,1
 40019e0:	a1800115 	stw	r6,4(r20)
 40019e4:	a5c00215 	stw	r23,8(r20)
 40019e8:	a1000315 	stw	r4,12(r20)
 40019ec:	a0800415 	stw	r2,16(r20)
 40019f0:	003f8206 	br	40017fc <_fpadd_parts+0x124>
 40019f4:	203f7226 	beq	r4,zero,40017c0 <_fpadd_parts+0xe8>
 40019f8:	35bff804 	addi	r22,r6,-32
 40019fc:	b9af883a 	add	r23,r23,r6
 4001a00:	b0003116 	blt	r22,zero,4001ac8 <_fpadd_parts+0x3f0>
 4001a04:	959ad83a 	srl	r13,r18,r22
 4001a08:	001d883a 	mov	r14,zero
 4001a0c:	000f883a 	mov	r7,zero
 4001a10:	01000044 	movi	r4,1
 4001a14:	0011883a 	mov	r8,zero
 4001a18:	b0002516 	blt	r22,zero,4001ab0 <_fpadd_parts+0x3d8>
 4001a1c:	2594983a 	sll	r10,r4,r22
 4001a20:	0013883a 	mov	r9,zero
 4001a24:	00bfffc4 	movi	r2,-1
 4001a28:	4889883a 	add	r4,r9,r2
 4001a2c:	508b883a 	add	r5,r10,r2
 4001a30:	224d803a 	cmpltu	r6,r4,r9
 4001a34:	314b883a 	add	r5,r6,r5
 4001a38:	8904703a 	and	r2,r17,r4
 4001a3c:	9146703a 	and	r3,r18,r5
 4001a40:	10c4b03a 	or	r2,r2,r3
 4001a44:	10000226 	beq	r2,zero,4001a50 <_fpadd_parts+0x378>
 4001a48:	01c00044 	movi	r7,1
 4001a4c:	0011883a 	mov	r8,zero
 4001a50:	69e2b03a 	or	r17,r13,r7
 4001a54:	7224b03a 	or	r18,r14,r8
 4001a58:	003f5906 	br	40017c0 <_fpadd_parts+0xe8>
 4001a5c:	8407883a 	add	r3,r16,r16
 4001a60:	008007c4 	movi	r2,31
 4001a64:	1185c83a 	sub	r2,r2,r6
 4001a68:	1886983a 	sll	r3,r3,r2
 4001a6c:	7996d83a 	srl	r11,r15,r6
 4001a70:	8198d83a 	srl	r12,r16,r6
 4001a74:	1ad6b03a 	or	r11,r3,r11
 4001a78:	003f3e06 	br	4001774 <_fpadd_parts+0x9c>
 4001a7c:	2006d07a 	srli	r3,r4,1
 4001a80:	008007c4 	movi	r2,31
 4001a84:	1185c83a 	sub	r2,r2,r6
 4001a88:	1890d83a 	srl	r8,r3,r2
 4001a8c:	218e983a 	sll	r7,r4,r6
 4001a90:	003f3e06 	br	400178c <_fpadd_parts+0xb4>
 4001a94:	113f821e 	bne	r2,r4,40018a0 <_fpadd_parts+0x1c8>
 4001a98:	28c00117 	ldw	r3,4(r5)
 4001a9c:	98800117 	ldw	r2,4(r19)
 4001aa0:	10ff7f26 	beq	r2,r3,40018a0 <_fpadd_parts+0x1c8>
 4001aa4:	04c10074 	movhi	r19,1025
 4001aa8:	9ce29e04 	addi	r19,r19,-30088
 4001aac:	003f7c06 	br	40018a0 <_fpadd_parts+0x1c8>
 4001ab0:	2006d07a 	srli	r3,r4,1
 4001ab4:	008007c4 	movi	r2,31
 4001ab8:	1185c83a 	sub	r2,r2,r6
 4001abc:	1894d83a 	srl	r10,r3,r2
 4001ac0:	2192983a 	sll	r9,r4,r6
 4001ac4:	003fd706 	br	4001a24 <_fpadd_parts+0x34c>
 4001ac8:	9487883a 	add	r3,r18,r18
 4001acc:	008007c4 	movi	r2,31
 4001ad0:	1185c83a 	sub	r2,r2,r6
 4001ad4:	1886983a 	sll	r3,r3,r2
 4001ad8:	899ad83a 	srl	r13,r17,r6
 4001adc:	919cd83a 	srl	r14,r18,r6
 4001ae0:	1b5ab03a 	or	r13,r3,r13
 4001ae4:	003fc906 	br	4001a0c <_fpadd_parts+0x334>

04001ae8 <__subdf3>:
 4001ae8:	deffea04 	addi	sp,sp,-88
 4001aec:	dcc01415 	stw	r19,80(sp)
 4001af0:	dcc00404 	addi	r19,sp,16
 4001af4:	2011883a 	mov	r8,r4
 4001af8:	2813883a 	mov	r9,r5
 4001afc:	dc401315 	stw	r17,76(sp)
 4001b00:	d809883a 	mov	r4,sp
 4001b04:	980b883a 	mov	r5,r19
 4001b08:	dc400904 	addi	r17,sp,36
 4001b0c:	dfc01515 	stw	ra,84(sp)
 4001b10:	da400115 	stw	r9,4(sp)
 4001b14:	d9c00315 	stw	r7,12(sp)
 4001b18:	da000015 	stw	r8,0(sp)
 4001b1c:	d9800215 	stw	r6,8(sp)
 4001b20:	40023280 	call	4002328 <__unpack_d>
 4001b24:	d9000204 	addi	r4,sp,8
 4001b28:	880b883a 	mov	r5,r17
 4001b2c:	40023280 	call	4002328 <__unpack_d>
 4001b30:	d8800a17 	ldw	r2,40(sp)
 4001b34:	880b883a 	mov	r5,r17
 4001b38:	9809883a 	mov	r4,r19
 4001b3c:	d9800e04 	addi	r6,sp,56
 4001b40:	1080005c 	xori	r2,r2,1
 4001b44:	d8800a15 	stw	r2,40(sp)
 4001b48:	40016d80 	call	40016d8 <_fpadd_parts>
 4001b4c:	1009883a 	mov	r4,r2
 4001b50:	40020140 	call	4002014 <__pack_d>
 4001b54:	dfc01517 	ldw	ra,84(sp)
 4001b58:	dcc01417 	ldw	r19,80(sp)
 4001b5c:	dc401317 	ldw	r17,76(sp)
 4001b60:	dec01604 	addi	sp,sp,88
 4001b64:	f800283a 	ret

04001b68 <__adddf3>:
 4001b68:	deffea04 	addi	sp,sp,-88
 4001b6c:	dcc01415 	stw	r19,80(sp)
 4001b70:	dcc00404 	addi	r19,sp,16
 4001b74:	2011883a 	mov	r8,r4
 4001b78:	2813883a 	mov	r9,r5
 4001b7c:	dc401315 	stw	r17,76(sp)
 4001b80:	d809883a 	mov	r4,sp
 4001b84:	980b883a 	mov	r5,r19
 4001b88:	dc400904 	addi	r17,sp,36
 4001b8c:	dfc01515 	stw	ra,84(sp)
 4001b90:	da400115 	stw	r9,4(sp)
 4001b94:	d9c00315 	stw	r7,12(sp)
 4001b98:	da000015 	stw	r8,0(sp)
 4001b9c:	d9800215 	stw	r6,8(sp)
 4001ba0:	40023280 	call	4002328 <__unpack_d>
 4001ba4:	d9000204 	addi	r4,sp,8
 4001ba8:	880b883a 	mov	r5,r17
 4001bac:	40023280 	call	4002328 <__unpack_d>
 4001bb0:	d9800e04 	addi	r6,sp,56
 4001bb4:	9809883a 	mov	r4,r19
 4001bb8:	880b883a 	mov	r5,r17
 4001bbc:	40016d80 	call	40016d8 <_fpadd_parts>
 4001bc0:	1009883a 	mov	r4,r2
 4001bc4:	40020140 	call	4002014 <__pack_d>
 4001bc8:	dfc01517 	ldw	ra,84(sp)
 4001bcc:	dcc01417 	ldw	r19,80(sp)
 4001bd0:	dc401317 	ldw	r17,76(sp)
 4001bd4:	dec01604 	addi	sp,sp,88
 4001bd8:	f800283a 	ret

04001bdc <__fixdfsi>:
 4001bdc:	defff804 	addi	sp,sp,-32
 4001be0:	2005883a 	mov	r2,r4
 4001be4:	2807883a 	mov	r3,r5
 4001be8:	d809883a 	mov	r4,sp
 4001bec:	d9400204 	addi	r5,sp,8
 4001bf0:	d8c00115 	stw	r3,4(sp)
 4001bf4:	d8800015 	stw	r2,0(sp)
 4001bf8:	dfc00715 	stw	ra,28(sp)
 4001bfc:	40023280 	call	4002328 <__unpack_d>
 4001c00:	d8c00217 	ldw	r3,8(sp)
 4001c04:	00800084 	movi	r2,2
 4001c08:	1880051e 	bne	r3,r2,4001c20 <__fixdfsi+0x44>
 4001c0c:	0007883a 	mov	r3,zero
 4001c10:	1805883a 	mov	r2,r3
 4001c14:	dfc00717 	ldw	ra,28(sp)
 4001c18:	dec00804 	addi	sp,sp,32
 4001c1c:	f800283a 	ret
 4001c20:	00800044 	movi	r2,1
 4001c24:	10fff92e 	bgeu	r2,r3,4001c0c <__fixdfsi+0x30>
 4001c28:	00800104 	movi	r2,4
 4001c2c:	18800426 	beq	r3,r2,4001c40 <__fixdfsi+0x64>
 4001c30:	d8c00417 	ldw	r3,16(sp)
 4001c34:	183ff516 	blt	r3,zero,4001c0c <__fixdfsi+0x30>
 4001c38:	00800784 	movi	r2,30
 4001c3c:	10c0080e 	bge	r2,r3,4001c60 <__fixdfsi+0x84>
 4001c40:	d8800317 	ldw	r2,12(sp)
 4001c44:	1000121e 	bne	r2,zero,4001c90 <__fixdfsi+0xb4>
 4001c48:	00e00034 	movhi	r3,32768
 4001c4c:	18ffffc4 	addi	r3,r3,-1
 4001c50:	1805883a 	mov	r2,r3
 4001c54:	dfc00717 	ldw	ra,28(sp)
 4001c58:	dec00804 	addi	sp,sp,32
 4001c5c:	f800283a 	ret
 4001c60:	00800f04 	movi	r2,60
 4001c64:	10d1c83a 	sub	r8,r2,r3
 4001c68:	40bff804 	addi	r2,r8,-32
 4001c6c:	d9800517 	ldw	r6,20(sp)
 4001c70:	d9c00617 	ldw	r7,24(sp)
 4001c74:	10000816 	blt	r2,zero,4001c98 <__fixdfsi+0xbc>
 4001c78:	3888d83a 	srl	r4,r7,r2
 4001c7c:	d8800317 	ldw	r2,12(sp)
 4001c80:	2007883a 	mov	r3,r4
 4001c84:	103fe226 	beq	r2,zero,4001c10 <__fixdfsi+0x34>
 4001c88:	0107c83a 	sub	r3,zero,r4
 4001c8c:	003fe006 	br	4001c10 <__fixdfsi+0x34>
 4001c90:	00e00034 	movhi	r3,32768
 4001c94:	003fde06 	br	4001c10 <__fixdfsi+0x34>
 4001c98:	39c7883a 	add	r3,r7,r7
 4001c9c:	008007c4 	movi	r2,31
 4001ca0:	1205c83a 	sub	r2,r2,r8
 4001ca4:	1886983a 	sll	r3,r3,r2
 4001ca8:	3208d83a 	srl	r4,r6,r8
 4001cac:	1908b03a 	or	r4,r3,r4
 4001cb0:	003ff206 	br	4001c7c <__fixdfsi+0xa0>

04001cb4 <__floatunsidf>:
 4001cb4:	defff204 	addi	sp,sp,-56
 4001cb8:	dfc00d15 	stw	ra,52(sp)
 4001cbc:	ddc00c15 	stw	r23,48(sp)
 4001cc0:	dd800b15 	stw	r22,44(sp)
 4001cc4:	dd400a15 	stw	r21,40(sp)
 4001cc8:	dd000915 	stw	r20,36(sp)
 4001ccc:	dcc00815 	stw	r19,32(sp)
 4001cd0:	dc800715 	stw	r18,28(sp)
 4001cd4:	dc400615 	stw	r17,24(sp)
 4001cd8:	dc000515 	stw	r16,20(sp)
 4001cdc:	d8000115 	stw	zero,4(sp)
 4001ce0:	20000f1e 	bne	r4,zero,4001d20 <__floatunsidf+0x6c>
 4001ce4:	00800084 	movi	r2,2
 4001ce8:	d8800015 	stw	r2,0(sp)
 4001cec:	d809883a 	mov	r4,sp
 4001cf0:	40020140 	call	4002014 <__pack_d>
 4001cf4:	dfc00d17 	ldw	ra,52(sp)
 4001cf8:	ddc00c17 	ldw	r23,48(sp)
 4001cfc:	dd800b17 	ldw	r22,44(sp)
 4001d00:	dd400a17 	ldw	r21,40(sp)
 4001d04:	dd000917 	ldw	r20,36(sp)
 4001d08:	dcc00817 	ldw	r19,32(sp)
 4001d0c:	dc800717 	ldw	r18,28(sp)
 4001d10:	dc400617 	ldw	r17,24(sp)
 4001d14:	dc000517 	ldw	r16,20(sp)
 4001d18:	dec00e04 	addi	sp,sp,56
 4001d1c:	f800283a 	ret
 4001d20:	008000c4 	movi	r2,3
 4001d24:	00c00f04 	movi	r3,60
 4001d28:	002f883a 	mov	r23,zero
 4001d2c:	202d883a 	mov	r22,r4
 4001d30:	d8800015 	stw	r2,0(sp)
 4001d34:	d8c00215 	stw	r3,8(sp)
 4001d38:	d9000315 	stw	r4,12(sp)
 4001d3c:	ddc00415 	stw	r23,16(sp)
 4001d40:	4001f940 	call	4001f94 <__clzsi2>
 4001d44:	12400744 	addi	r9,r2,29
 4001d48:	48000b16 	blt	r9,zero,4001d78 <__floatunsidf+0xc4>
 4001d4c:	483fe726 	beq	r9,zero,4001cec <__floatunsidf+0x38>
 4001d50:	10bfff44 	addi	r2,r2,-3
 4001d54:	10002e16 	blt	r2,zero,4001e10 <__floatunsidf+0x15c>
 4001d58:	b0a2983a 	sll	r17,r22,r2
 4001d5c:	0021883a 	mov	r16,zero
 4001d60:	d8800217 	ldw	r2,8(sp)
 4001d64:	dc400415 	stw	r17,16(sp)
 4001d68:	dc000315 	stw	r16,12(sp)
 4001d6c:	1245c83a 	sub	r2,r2,r9
 4001d70:	d8800215 	stw	r2,8(sp)
 4001d74:	003fdd06 	br	4001cec <__floatunsidf+0x38>
 4001d78:	0255c83a 	sub	r10,zero,r9
 4001d7c:	51bff804 	addi	r6,r10,-32
 4001d80:	30001b16 	blt	r6,zero,4001df0 <__floatunsidf+0x13c>
 4001d84:	b9a8d83a 	srl	r20,r23,r6
 4001d88:	002b883a 	mov	r21,zero
 4001d8c:	000f883a 	mov	r7,zero
 4001d90:	01000044 	movi	r4,1
 4001d94:	0011883a 	mov	r8,zero
 4001d98:	30002516 	blt	r6,zero,4001e30 <__floatunsidf+0x17c>
 4001d9c:	21a6983a 	sll	r19,r4,r6
 4001da0:	0025883a 	mov	r18,zero
 4001da4:	00bfffc4 	movi	r2,-1
 4001da8:	9089883a 	add	r4,r18,r2
 4001dac:	988b883a 	add	r5,r19,r2
 4001db0:	248d803a 	cmpltu	r6,r4,r18
 4001db4:	314b883a 	add	r5,r6,r5
 4001db8:	b104703a 	and	r2,r22,r4
 4001dbc:	b946703a 	and	r3,r23,r5
 4001dc0:	10c4b03a 	or	r2,r2,r3
 4001dc4:	10000226 	beq	r2,zero,4001dd0 <__floatunsidf+0x11c>
 4001dc8:	01c00044 	movi	r7,1
 4001dcc:	0011883a 	mov	r8,zero
 4001dd0:	d9000217 	ldw	r4,8(sp)
 4001dd4:	a1c4b03a 	or	r2,r20,r7
 4001dd8:	aa06b03a 	or	r3,r21,r8
 4001ddc:	2249c83a 	sub	r4,r4,r9
 4001de0:	d8c00415 	stw	r3,16(sp)
 4001de4:	d9000215 	stw	r4,8(sp)
 4001de8:	d8800315 	stw	r2,12(sp)
 4001dec:	003fbf06 	br	4001cec <__floatunsidf+0x38>
 4001df0:	bdc7883a 	add	r3,r23,r23
 4001df4:	008007c4 	movi	r2,31
 4001df8:	1285c83a 	sub	r2,r2,r10
 4001dfc:	1886983a 	sll	r3,r3,r2
 4001e00:	b2a8d83a 	srl	r20,r22,r10
 4001e04:	baaad83a 	srl	r21,r23,r10
 4001e08:	1d28b03a 	or	r20,r3,r20
 4001e0c:	003fdf06 	br	4001d8c <__floatunsidf+0xd8>
 4001e10:	b006d07a 	srli	r3,r22,1
 4001e14:	008007c4 	movi	r2,31
 4001e18:	1245c83a 	sub	r2,r2,r9
 4001e1c:	1886d83a 	srl	r3,r3,r2
 4001e20:	ba62983a 	sll	r17,r23,r9
 4001e24:	b260983a 	sll	r16,r22,r9
 4001e28:	1c62b03a 	or	r17,r3,r17
 4001e2c:	003fcc06 	br	4001d60 <__floatunsidf+0xac>
 4001e30:	2006d07a 	srli	r3,r4,1
 4001e34:	008007c4 	movi	r2,31
 4001e38:	1285c83a 	sub	r2,r2,r10
 4001e3c:	18a6d83a 	srl	r19,r3,r2
 4001e40:	22a4983a 	sll	r18,r4,r10
 4001e44:	003fd706 	br	4001da4 <__floatunsidf+0xf0>

04001e48 <udivmodsi4>:
 4001e48:	29001b2e 	bgeu	r5,r4,4001eb8 <udivmodsi4+0x70>
 4001e4c:	28001a16 	blt	r5,zero,4001eb8 <udivmodsi4+0x70>
 4001e50:	00800044 	movi	r2,1
 4001e54:	0007883a 	mov	r3,zero
 4001e58:	01c007c4 	movi	r7,31
 4001e5c:	00000306 	br	4001e6c <udivmodsi4+0x24>
 4001e60:	19c01326 	beq	r3,r7,4001eb0 <udivmodsi4+0x68>
 4001e64:	18c00044 	addi	r3,r3,1
 4001e68:	28000416 	blt	r5,zero,4001e7c <udivmodsi4+0x34>
 4001e6c:	294b883a 	add	r5,r5,r5
 4001e70:	1085883a 	add	r2,r2,r2
 4001e74:	293ffa36 	bltu	r5,r4,4001e60 <udivmodsi4+0x18>
 4001e78:	10000d26 	beq	r2,zero,4001eb0 <udivmodsi4+0x68>
 4001e7c:	0007883a 	mov	r3,zero
 4001e80:	21400236 	bltu	r4,r5,4001e8c <udivmodsi4+0x44>
 4001e84:	2149c83a 	sub	r4,r4,r5
 4001e88:	1886b03a 	or	r3,r3,r2
 4001e8c:	1004d07a 	srli	r2,r2,1
 4001e90:	280ad07a 	srli	r5,r5,1
 4001e94:	103ffa1e 	bne	r2,zero,4001e80 <udivmodsi4+0x38>
 4001e98:	30000226 	beq	r6,zero,4001ea4 <udivmodsi4+0x5c>
 4001e9c:	2005883a 	mov	r2,r4
 4001ea0:	f800283a 	ret
 4001ea4:	1809883a 	mov	r4,r3
 4001ea8:	2005883a 	mov	r2,r4
 4001eac:	f800283a 	ret
 4001eb0:	0007883a 	mov	r3,zero
 4001eb4:	003ff806 	br	4001e98 <udivmodsi4+0x50>
 4001eb8:	00800044 	movi	r2,1
 4001ebc:	0007883a 	mov	r3,zero
 4001ec0:	003fef06 	br	4001e80 <udivmodsi4+0x38>

04001ec4 <__divsi3>:
 4001ec4:	defffe04 	addi	sp,sp,-8
 4001ec8:	dc000015 	stw	r16,0(sp)
 4001ecc:	dfc00115 	stw	ra,4(sp)
 4001ed0:	0021883a 	mov	r16,zero
 4001ed4:	20000c16 	blt	r4,zero,4001f08 <__divsi3+0x44>
 4001ed8:	000d883a 	mov	r6,zero
 4001edc:	28000e16 	blt	r5,zero,4001f18 <__divsi3+0x54>
 4001ee0:	4001e480 	call	4001e48 <udivmodsi4>
 4001ee4:	1007883a 	mov	r3,r2
 4001ee8:	8005003a 	cmpeq	r2,r16,zero
 4001eec:	1000011e 	bne	r2,zero,4001ef4 <__divsi3+0x30>
 4001ef0:	00c7c83a 	sub	r3,zero,r3
 4001ef4:	1805883a 	mov	r2,r3
 4001ef8:	dfc00117 	ldw	ra,4(sp)
 4001efc:	dc000017 	ldw	r16,0(sp)
 4001f00:	dec00204 	addi	sp,sp,8
 4001f04:	f800283a 	ret
 4001f08:	0109c83a 	sub	r4,zero,r4
 4001f0c:	04000044 	movi	r16,1
 4001f10:	000d883a 	mov	r6,zero
 4001f14:	283ff20e 	bge	r5,zero,4001ee0 <__divsi3+0x1c>
 4001f18:	014bc83a 	sub	r5,zero,r5
 4001f1c:	8021003a 	cmpeq	r16,r16,zero
 4001f20:	003fef06 	br	4001ee0 <__divsi3+0x1c>

04001f24 <__modsi3>:
 4001f24:	deffff04 	addi	sp,sp,-4
 4001f28:	dfc00015 	stw	ra,0(sp)
 4001f2c:	01800044 	movi	r6,1
 4001f30:	2807883a 	mov	r3,r5
 4001f34:	20000416 	blt	r4,zero,4001f48 <__modsi3+0x24>
 4001f38:	28000c16 	blt	r5,zero,4001f6c <__modsi3+0x48>
 4001f3c:	dfc00017 	ldw	ra,0(sp)
 4001f40:	dec00104 	addi	sp,sp,4
 4001f44:	4001e481 	jmpi	4001e48 <udivmodsi4>
 4001f48:	0109c83a 	sub	r4,zero,r4
 4001f4c:	28000b16 	blt	r5,zero,4001f7c <__modsi3+0x58>
 4001f50:	180b883a 	mov	r5,r3
 4001f54:	01800044 	movi	r6,1
 4001f58:	4001e480 	call	4001e48 <udivmodsi4>
 4001f5c:	0085c83a 	sub	r2,zero,r2
 4001f60:	dfc00017 	ldw	ra,0(sp)
 4001f64:	dec00104 	addi	sp,sp,4
 4001f68:	f800283a 	ret
 4001f6c:	014bc83a 	sub	r5,zero,r5
 4001f70:	dfc00017 	ldw	ra,0(sp)
 4001f74:	dec00104 	addi	sp,sp,4
 4001f78:	4001e481 	jmpi	4001e48 <udivmodsi4>
 4001f7c:	0147c83a 	sub	r3,zero,r5
 4001f80:	003ff306 	br	4001f50 <__modsi3+0x2c>

04001f84 <__udivsi3>:
 4001f84:	000d883a 	mov	r6,zero
 4001f88:	4001e481 	jmpi	4001e48 <udivmodsi4>

04001f8c <__umodsi3>:
 4001f8c:	01800044 	movi	r6,1
 4001f90:	4001e481 	jmpi	4001e48 <udivmodsi4>

04001f94 <__clzsi2>:
 4001f94:	00bfffd4 	movui	r2,65535
 4001f98:	11000e36 	bltu	r2,r4,4001fd4 <__clzsi2+0x40>
 4001f9c:	00803fc4 	movi	r2,255
 4001fa0:	01400204 	movi	r5,8
 4001fa4:	0007883a 	mov	r3,zero
 4001fa8:	11001036 	bltu	r2,r4,4001fec <__clzsi2+0x58>
 4001fac:	000b883a 	mov	r5,zero
 4001fb0:	20c6d83a 	srl	r3,r4,r3
 4001fb4:	00810074 	movhi	r2,1025
 4001fb8:	10a2a304 	addi	r2,r2,-30068
 4001fbc:	1887883a 	add	r3,r3,r2
 4001fc0:	18800003 	ldbu	r2,0(r3)
 4001fc4:	00c00804 	movi	r3,32
 4001fc8:	2885883a 	add	r2,r5,r2
 4001fcc:	1885c83a 	sub	r2,r3,r2
 4001fd0:	f800283a 	ret
 4001fd4:	01400404 	movi	r5,16
 4001fd8:	00804034 	movhi	r2,256
 4001fdc:	10bfffc4 	addi	r2,r2,-1
 4001fe0:	2807883a 	mov	r3,r5
 4001fe4:	113ff22e 	bgeu	r2,r4,4001fb0 <__clzsi2+0x1c>
 4001fe8:	01400604 	movi	r5,24
 4001fec:	2807883a 	mov	r3,r5
 4001ff0:	20c6d83a 	srl	r3,r4,r3
 4001ff4:	00810074 	movhi	r2,1025
 4001ff8:	10a2a304 	addi	r2,r2,-30068
 4001ffc:	1887883a 	add	r3,r3,r2
 4002000:	18800003 	ldbu	r2,0(r3)
 4002004:	00c00804 	movi	r3,32
 4002008:	2885883a 	add	r2,r5,r2
 400200c:	1885c83a 	sub	r2,r3,r2
 4002010:	f800283a 	ret

04002014 <__pack_d>:
 4002014:	20c00017 	ldw	r3,0(r4)
 4002018:	defffd04 	addi	sp,sp,-12
 400201c:	dc000015 	stw	r16,0(sp)
 4002020:	dc800215 	stw	r18,8(sp)
 4002024:	dc400115 	stw	r17,4(sp)
 4002028:	00800044 	movi	r2,1
 400202c:	22000317 	ldw	r8,12(r4)
 4002030:	001f883a 	mov	r15,zero
 4002034:	22400417 	ldw	r9,16(r4)
 4002038:	24000117 	ldw	r16,4(r4)
 400203c:	10c0552e 	bgeu	r2,r3,4002194 <__pack_d+0x180>
 4002040:	00800104 	movi	r2,4
 4002044:	18804f26 	beq	r3,r2,4002184 <__pack_d+0x170>
 4002048:	00800084 	movi	r2,2
 400204c:	18800226 	beq	r3,r2,4002058 <__pack_d+0x44>
 4002050:	4244b03a 	or	r2,r8,r9
 4002054:	10001a1e 	bne	r2,zero,40020c0 <__pack_d+0xac>
 4002058:	000d883a 	mov	r6,zero
 400205c:	000f883a 	mov	r7,zero
 4002060:	0011883a 	mov	r8,zero
 4002064:	00800434 	movhi	r2,16
 4002068:	10bfffc4 	addi	r2,r2,-1
 400206c:	301d883a 	mov	r14,r6
 4002070:	3884703a 	and	r2,r7,r2
 4002074:	400a953a 	slli	r5,r8,20
 4002078:	79bffc2c 	andhi	r6,r15,65520
 400207c:	308cb03a 	or	r6,r6,r2
 4002080:	00e00434 	movhi	r3,32784
 4002084:	18ffffc4 	addi	r3,r3,-1
 4002088:	800497fa 	slli	r2,r16,31
 400208c:	30c6703a 	and	r3,r6,r3
 4002090:	1946b03a 	or	r3,r3,r5
 4002094:	01600034 	movhi	r5,32768
 4002098:	297fffc4 	addi	r5,r5,-1
 400209c:	194a703a 	and	r5,r3,r5
 40020a0:	288ab03a 	or	r5,r5,r2
 40020a4:	2807883a 	mov	r3,r5
 40020a8:	7005883a 	mov	r2,r14
 40020ac:	dc800217 	ldw	r18,8(sp)
 40020b0:	dc400117 	ldw	r17,4(sp)
 40020b4:	dc000017 	ldw	r16,0(sp)
 40020b8:	dec00304 	addi	sp,sp,12
 40020bc:	f800283a 	ret
 40020c0:	21000217 	ldw	r4,8(r4)
 40020c4:	00bf0084 	movi	r2,-1022
 40020c8:	20803f16 	blt	r4,r2,40021c8 <__pack_d+0x1b4>
 40020cc:	0080ffc4 	movi	r2,1023
 40020d0:	11002c16 	blt	r2,r4,4002184 <__pack_d+0x170>
 40020d4:	00803fc4 	movi	r2,255
 40020d8:	408c703a 	and	r6,r8,r2
 40020dc:	00802004 	movi	r2,128
 40020e0:	0007883a 	mov	r3,zero
 40020e4:	000f883a 	mov	r7,zero
 40020e8:	2280ffc4 	addi	r10,r4,1023
 40020ec:	30801e26 	beq	r6,r2,4002168 <__pack_d+0x154>
 40020f0:	00801fc4 	movi	r2,127
 40020f4:	4089883a 	add	r4,r8,r2
 40020f8:	220d803a 	cmpltu	r6,r4,r8
 40020fc:	324d883a 	add	r6,r6,r9
 4002100:	2011883a 	mov	r8,r4
 4002104:	3013883a 	mov	r9,r6
 4002108:	00880034 	movhi	r2,8192
 400210c:	10bfffc4 	addi	r2,r2,-1
 4002110:	12400d36 	bltu	r2,r9,4002148 <__pack_d+0x134>
 4002114:	4804963a 	slli	r2,r9,24
 4002118:	400cd23a 	srli	r6,r8,8
 400211c:	480ed23a 	srli	r7,r9,8
 4002120:	013fffc4 	movi	r4,-1
 4002124:	118cb03a 	or	r6,r2,r6
 4002128:	01400434 	movhi	r5,16
 400212c:	297fffc4 	addi	r5,r5,-1
 4002130:	3104703a 	and	r2,r6,r4
 4002134:	3946703a 	and	r3,r7,r5
 4002138:	5201ffcc 	andi	r8,r10,2047
 400213c:	100d883a 	mov	r6,r2
 4002140:	180f883a 	mov	r7,r3
 4002144:	003fc706 	br	4002064 <__pack_d+0x50>
 4002148:	480897fa 	slli	r4,r9,31
 400214c:	4004d07a 	srli	r2,r8,1
 4002150:	4806d07a 	srli	r3,r9,1
 4002154:	52800044 	addi	r10,r10,1
 4002158:	2084b03a 	or	r2,r4,r2
 400215c:	1011883a 	mov	r8,r2
 4002160:	1813883a 	mov	r9,r3
 4002164:	003feb06 	br	4002114 <__pack_d+0x100>
 4002168:	383fe11e 	bne	r7,zero,40020f0 <__pack_d+0xdc>
 400216c:	01004004 	movi	r4,256
 4002170:	4104703a 	and	r2,r8,r4
 4002174:	10c4b03a 	or	r2,r2,r3
 4002178:	103fe326 	beq	r2,zero,4002108 <__pack_d+0xf4>
 400217c:	3005883a 	mov	r2,r6
 4002180:	003fdc06 	br	40020f4 <__pack_d+0xe0>
 4002184:	000d883a 	mov	r6,zero
 4002188:	000f883a 	mov	r7,zero
 400218c:	0201ffc4 	movi	r8,2047
 4002190:	003fb406 	br	4002064 <__pack_d+0x50>
 4002194:	0005883a 	mov	r2,zero
 4002198:	00c00234 	movhi	r3,8
 400219c:	408cb03a 	or	r6,r8,r2
 40021a0:	48ceb03a 	or	r7,r9,r3
 40021a4:	013fffc4 	movi	r4,-1
 40021a8:	01400434 	movhi	r5,16
 40021ac:	297fffc4 	addi	r5,r5,-1
 40021b0:	3104703a 	and	r2,r6,r4
 40021b4:	3946703a 	and	r3,r7,r5
 40021b8:	100d883a 	mov	r6,r2
 40021bc:	180f883a 	mov	r7,r3
 40021c0:	0201ffc4 	movi	r8,2047
 40021c4:	003fa706 	br	4002064 <__pack_d+0x50>
 40021c8:	1109c83a 	sub	r4,r2,r4
 40021cc:	00800e04 	movi	r2,56
 40021d0:	11004316 	blt	r2,r4,40022e0 <__pack_d+0x2cc>
 40021d4:	21fff804 	addi	r7,r4,-32
 40021d8:	38004516 	blt	r7,zero,40022f0 <__pack_d+0x2dc>
 40021dc:	49d8d83a 	srl	r12,r9,r7
 40021e0:	001b883a 	mov	r13,zero
 40021e4:	0023883a 	mov	r17,zero
 40021e8:	01400044 	movi	r5,1
 40021ec:	0025883a 	mov	r18,zero
 40021f0:	38004716 	blt	r7,zero,4002310 <__pack_d+0x2fc>
 40021f4:	29d6983a 	sll	r11,r5,r7
 40021f8:	0015883a 	mov	r10,zero
 40021fc:	00bfffc4 	movi	r2,-1
 4002200:	5089883a 	add	r4,r10,r2
 4002204:	588b883a 	add	r5,r11,r2
 4002208:	228d803a 	cmpltu	r6,r4,r10
 400220c:	314b883a 	add	r5,r6,r5
 4002210:	4104703a 	and	r2,r8,r4
 4002214:	4946703a 	and	r3,r9,r5
 4002218:	10c4b03a 	or	r2,r2,r3
 400221c:	10000226 	beq	r2,zero,4002228 <__pack_d+0x214>
 4002220:	04400044 	movi	r17,1
 4002224:	0025883a 	mov	r18,zero
 4002228:	00803fc4 	movi	r2,255
 400222c:	644eb03a 	or	r7,r12,r17
 4002230:	3892703a 	and	r9,r7,r2
 4002234:	00802004 	movi	r2,128
 4002238:	6c90b03a 	or	r8,r13,r18
 400223c:	0015883a 	mov	r10,zero
 4002240:	48801626 	beq	r9,r2,400229c <__pack_d+0x288>
 4002244:	01001fc4 	movi	r4,127
 4002248:	3905883a 	add	r2,r7,r4
 400224c:	11cd803a 	cmpltu	r6,r2,r7
 4002250:	320d883a 	add	r6,r6,r8
 4002254:	100f883a 	mov	r7,r2
 4002258:	00840034 	movhi	r2,4096
 400225c:	10bfffc4 	addi	r2,r2,-1
 4002260:	3011883a 	mov	r8,r6
 4002264:	0007883a 	mov	r3,zero
 4002268:	11801b36 	bltu	r2,r6,40022d8 <__pack_d+0x2c4>
 400226c:	4004963a 	slli	r2,r8,24
 4002270:	3808d23a 	srli	r4,r7,8
 4002274:	400ad23a 	srli	r5,r8,8
 4002278:	1813883a 	mov	r9,r3
 400227c:	1108b03a 	or	r4,r2,r4
 4002280:	00bfffc4 	movi	r2,-1
 4002284:	00c00434 	movhi	r3,16
 4002288:	18ffffc4 	addi	r3,r3,-1
 400228c:	208c703a 	and	r6,r4,r2
 4002290:	28ce703a 	and	r7,r5,r3
 4002294:	4a01ffcc 	andi	r8,r9,2047
 4002298:	003f7206 	br	4002064 <__pack_d+0x50>
 400229c:	503fe91e 	bne	r10,zero,4002244 <__pack_d+0x230>
 40022a0:	01004004 	movi	r4,256
 40022a4:	3904703a 	and	r2,r7,r4
 40022a8:	0007883a 	mov	r3,zero
 40022ac:	10c4b03a 	or	r2,r2,r3
 40022b0:	10000626 	beq	r2,zero,40022cc <__pack_d+0x2b8>
 40022b4:	3a45883a 	add	r2,r7,r9
 40022b8:	11cd803a 	cmpltu	r6,r2,r7
 40022bc:	320d883a 	add	r6,r6,r8
 40022c0:	100f883a 	mov	r7,r2
 40022c4:	3011883a 	mov	r8,r6
 40022c8:	0007883a 	mov	r3,zero
 40022cc:	00840034 	movhi	r2,4096
 40022d0:	10bfffc4 	addi	r2,r2,-1
 40022d4:	123fe52e 	bgeu	r2,r8,400226c <__pack_d+0x258>
 40022d8:	00c00044 	movi	r3,1
 40022dc:	003fe306 	br	400226c <__pack_d+0x258>
 40022e0:	0009883a 	mov	r4,zero
 40022e4:	0013883a 	mov	r9,zero
 40022e8:	000b883a 	mov	r5,zero
 40022ec:	003fe406 	br	4002280 <__pack_d+0x26c>
 40022f0:	4a47883a 	add	r3,r9,r9
 40022f4:	008007c4 	movi	r2,31
 40022f8:	1105c83a 	sub	r2,r2,r4
 40022fc:	1886983a 	sll	r3,r3,r2
 4002300:	4118d83a 	srl	r12,r8,r4
 4002304:	491ad83a 	srl	r13,r9,r4
 4002308:	1b18b03a 	or	r12,r3,r12
 400230c:	003fb506 	br	40021e4 <__pack_d+0x1d0>
 4002310:	2806d07a 	srli	r3,r5,1
 4002314:	008007c4 	movi	r2,31
 4002318:	1105c83a 	sub	r2,r2,r4
 400231c:	1896d83a 	srl	r11,r3,r2
 4002320:	2914983a 	sll	r10,r5,r4
 4002324:	003fb506 	br	40021fc <__pack_d+0x1e8>

04002328 <__unpack_d>:
 4002328:	20c00117 	ldw	r3,4(r4)
 400232c:	22400017 	ldw	r9,0(r4)
 4002330:	00800434 	movhi	r2,16
 4002334:	10bfffc4 	addi	r2,r2,-1
 4002338:	1808d53a 	srli	r4,r3,20
 400233c:	180cd7fa 	srli	r6,r3,31
 4002340:	1894703a 	and	r10,r3,r2
 4002344:	2201ffcc 	andi	r8,r4,2047
 4002348:	281b883a 	mov	r13,r5
 400234c:	4817883a 	mov	r11,r9
 4002350:	29800115 	stw	r6,4(r5)
 4002354:	5019883a 	mov	r12,r10
 4002358:	40001e1e 	bne	r8,zero,40023d4 <__unpack_d+0xac>
 400235c:	4a84b03a 	or	r2,r9,r10
 4002360:	10001926 	beq	r2,zero,40023c8 <__unpack_d+0xa0>
 4002364:	4804d63a 	srli	r2,r9,24
 4002368:	500c923a 	slli	r6,r10,8
 400236c:	013f0084 	movi	r4,-1022
 4002370:	00c40034 	movhi	r3,4096
 4002374:	18ffffc4 	addi	r3,r3,-1
 4002378:	118cb03a 	or	r6,r2,r6
 400237c:	008000c4 	movi	r2,3
 4002380:	480a923a 	slli	r5,r9,8
 4002384:	68800015 	stw	r2,0(r13)
 4002388:	69000215 	stw	r4,8(r13)
 400238c:	19800b36 	bltu	r3,r6,40023bc <__unpack_d+0x94>
 4002390:	200f883a 	mov	r7,r4
 4002394:	1811883a 	mov	r8,r3
 4002398:	2945883a 	add	r2,r5,r5
 400239c:	1149803a 	cmpltu	r4,r2,r5
 40023a0:	3187883a 	add	r3,r6,r6
 40023a4:	20c9883a 	add	r4,r4,r3
 40023a8:	100b883a 	mov	r5,r2
 40023ac:	200d883a 	mov	r6,r4
 40023b0:	39ffffc4 	addi	r7,r7,-1
 40023b4:	413ff82e 	bgeu	r8,r4,4002398 <__unpack_d+0x70>
 40023b8:	69c00215 	stw	r7,8(r13)
 40023bc:	69800415 	stw	r6,16(r13)
 40023c0:	69400315 	stw	r5,12(r13)
 40023c4:	f800283a 	ret
 40023c8:	00800084 	movi	r2,2
 40023cc:	28800015 	stw	r2,0(r5)
 40023d0:	f800283a 	ret
 40023d4:	0081ffc4 	movi	r2,2047
 40023d8:	40800f26 	beq	r8,r2,4002418 <__unpack_d+0xf0>
 40023dc:	480cd63a 	srli	r6,r9,24
 40023e0:	5006923a 	slli	r3,r10,8
 40023e4:	4804923a 	slli	r2,r9,8
 40023e8:	0009883a 	mov	r4,zero
 40023ec:	30c6b03a 	or	r3,r6,r3
 40023f0:	01440034 	movhi	r5,4096
 40023f4:	110cb03a 	or	r6,r2,r4
 40023f8:	423f0044 	addi	r8,r8,-1023
 40023fc:	194eb03a 	or	r7,r3,r5
 4002400:	008000c4 	movi	r2,3
 4002404:	69c00415 	stw	r7,16(r13)
 4002408:	6a000215 	stw	r8,8(r13)
 400240c:	68800015 	stw	r2,0(r13)
 4002410:	69800315 	stw	r6,12(r13)
 4002414:	f800283a 	ret
 4002418:	4a84b03a 	or	r2,r9,r10
 400241c:	1000031e 	bne	r2,zero,400242c <__unpack_d+0x104>
 4002420:	00800104 	movi	r2,4
 4002424:	28800015 	stw	r2,0(r5)
 4002428:	f800283a 	ret
 400242c:	0009883a 	mov	r4,zero
 4002430:	01400234 	movhi	r5,8
 4002434:	4904703a 	and	r2,r9,r4
 4002438:	5146703a 	and	r3,r10,r5
 400243c:	10c4b03a 	or	r2,r2,r3
 4002440:	10000526 	beq	r2,zero,4002458 <__unpack_d+0x130>
 4002444:	00800044 	movi	r2,1
 4002448:	68800015 	stw	r2,0(r13)
 400244c:	6b000415 	stw	r12,16(r13)
 4002450:	6ac00315 	stw	r11,12(r13)
 4002454:	f800283a 	ret
 4002458:	68000015 	stw	zero,0(r13)
 400245c:	003ffb06 	br	400244c <__unpack_d+0x124>

04002460 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
 4002460:	deffef04 	addi	sp,sp,-68
 4002464:	df001015 	stw	fp,64(sp)
 4002468:	df001004 	addi	fp,sp,64
 400246c:	e13ffc15 	stw	r4,-16(fp)
 4002470:	e17ffd15 	stw	r5,-12(fp)
 4002474:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
 4002478:	00bffa84 	movi	r2,-22
 400247c:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4002480:	e0bffc17 	ldw	r2,-16(fp)
 4002484:	10800828 	cmpgeui	r2,r2,32
 4002488:	1000601e 	bne	r2,zero,400260c <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400248c:	0005303a 	rdctl	r2,status
 4002490:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4002494:	e0fff917 	ldw	r3,-28(fp)
 4002498:	00bfff84 	movi	r2,-2
 400249c:	1884703a 	and	r2,r3,r2
 40024a0:	1001703a 	wrctl	status,r2
  
  return context;
 40024a4:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
 40024a8:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
 40024ac:	e0bffc17 	ldw	r2,-16(fp)
 40024b0:	00c10074 	movhi	r3,1025
 40024b4:	18ec9804 	addi	r3,r3,-19872
 40024b8:	100490fa 	slli	r2,r2,3
 40024bc:	10c7883a 	add	r3,r2,r3
 40024c0:	e0bffe17 	ldw	r2,-8(fp)
 40024c4:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
 40024c8:	e0bffc17 	ldw	r2,-16(fp)
 40024cc:	00c10074 	movhi	r3,1025
 40024d0:	18ec9804 	addi	r3,r3,-19872
 40024d4:	100490fa 	slli	r2,r2,3
 40024d8:	10c5883a 	add	r2,r2,r3
 40024dc:	10c00104 	addi	r3,r2,4
 40024e0:	e0bffd17 	ldw	r2,-12(fp)
 40024e4:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
 40024e8:	e0bffe17 	ldw	r2,-8(fp)
 40024ec:	1005003a 	cmpeq	r2,r2,zero
 40024f0:	1000201e 	bne	r2,zero,4002574 <alt_irq_register+0x114>
 40024f4:	e0bffc17 	ldw	r2,-16(fp)
 40024f8:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40024fc:	0005303a 	rdctl	r2,status
 4002500:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4002504:	e0fff617 	ldw	r3,-40(fp)
 4002508:	00bfff84 	movi	r2,-2
 400250c:	1884703a 	and	r2,r3,r2
 4002510:	1001703a 	wrctl	status,r2
  
  return context;
 4002514:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4002518:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
 400251c:	e0fff717 	ldw	r3,-36(fp)
 4002520:	00800044 	movi	r2,1
 4002524:	10c4983a 	sll	r2,r2,r3
 4002528:	1007883a 	mov	r3,r2
 400252c:	00810074 	movhi	r2,1025
 4002530:	10ac9104 	addi	r2,r2,-19900
 4002534:	10800017 	ldw	r2,0(r2)
 4002538:	1886b03a 	or	r3,r3,r2
 400253c:	00810074 	movhi	r2,1025
 4002540:	10ac9104 	addi	r2,r2,-19900
 4002544:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4002548:	00810074 	movhi	r2,1025
 400254c:	10ac9104 	addi	r2,r2,-19900
 4002550:	10800017 	ldw	r2,0(r2)
 4002554:	100170fa 	wrctl	ienable,r2
 4002558:	e0bff817 	ldw	r2,-32(fp)
 400255c:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4002560:	e0bff517 	ldw	r2,-44(fp)
 4002564:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4002568:	0005883a 	mov	r2,zero
 400256c:	e0bfff15 	stw	r2,-4(fp)
 4002570:	00002006 	br	40025f4 <alt_irq_register+0x194>
 4002574:	e0bffc17 	ldw	r2,-16(fp)
 4002578:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400257c:	0005303a 	rdctl	r2,status
 4002580:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4002584:	e0fff217 	ldw	r3,-56(fp)
 4002588:	00bfff84 	movi	r2,-2
 400258c:	1884703a 	and	r2,r3,r2
 4002590:	1001703a 	wrctl	status,r2
  
  return context;
 4002594:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4002598:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
 400259c:	e0fff317 	ldw	r3,-52(fp)
 40025a0:	00800044 	movi	r2,1
 40025a4:	10c4983a 	sll	r2,r2,r3
 40025a8:	0084303a 	nor	r2,zero,r2
 40025ac:	1007883a 	mov	r3,r2
 40025b0:	00810074 	movhi	r2,1025
 40025b4:	10ac9104 	addi	r2,r2,-19900
 40025b8:	10800017 	ldw	r2,0(r2)
 40025bc:	1886703a 	and	r3,r3,r2
 40025c0:	00810074 	movhi	r2,1025
 40025c4:	10ac9104 	addi	r2,r2,-19900
 40025c8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 40025cc:	00810074 	movhi	r2,1025
 40025d0:	10ac9104 	addi	r2,r2,-19900
 40025d4:	10800017 	ldw	r2,0(r2)
 40025d8:	100170fa 	wrctl	ienable,r2
 40025dc:	e0bff417 	ldw	r2,-48(fp)
 40025e0:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40025e4:	e0bff117 	ldw	r2,-60(fp)
 40025e8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 40025ec:	0005883a 	mov	r2,zero
 40025f0:	e0bfff15 	stw	r2,-4(fp)
 40025f4:	e0bfff17 	ldw	r2,-4(fp)
 40025f8:	e0bffb15 	stw	r2,-20(fp)
 40025fc:	e0bffa17 	ldw	r2,-24(fp)
 4002600:	e0bff015 	stw	r2,-64(fp)
 4002604:	e0bff017 	ldw	r2,-64(fp)
 4002608:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
 400260c:	e0bffb17 	ldw	r2,-20(fp)
}
 4002610:	e037883a 	mov	sp,fp
 4002614:	df000017 	ldw	fp,0(sp)
 4002618:	dec00104 	addi	sp,sp,4
 400261c:	f800283a 	ret

04002620 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 4002620:	defffd04 	addi	sp,sp,-12
 4002624:	dfc00215 	stw	ra,8(sp)
 4002628:	df000115 	stw	fp,4(sp)
 400262c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 4002630:	0009883a 	mov	r4,zero
 4002634:	40026bc0 	call	40026bc <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 4002638:	40026f00 	call	40026f0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 400263c:	01010074 	movhi	r4,1025
 4002640:	2122e304 	addi	r4,r4,-29812
 4002644:	01410074 	movhi	r5,1025
 4002648:	2962e304 	addi	r5,r5,-29812
 400264c:	01810074 	movhi	r6,1025
 4002650:	31a2e304 	addi	r6,r6,-29812
 4002654:	40072940 	call	4007294 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 4002658:	4006d6c0 	call	4006d6c <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 400265c:	01010034 	movhi	r4,1024
 4002660:	211b7404 	addi	r4,r4,28112
 4002664:	40085580 	call	4008558 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 4002668:	d1200f17 	ldw	r4,-32708(gp)
 400266c:	d1601017 	ldw	r5,-32704(gp)
 4002670:	d1a01117 	ldw	r6,-32700(gp)
 4002674:	40003f40 	call	40003f4 <main>
 4002678:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 400267c:	01000044 	movi	r4,1
 4002680:	4006a580 	call	4006a58 <close>
  exit (result);
 4002684:	e13fff17 	ldw	r4,-4(fp)
 4002688:	400856c0 	call	400856c <exit>

0400268c <usleep>:
 400268c:	defffd04 	addi	sp,sp,-12
 4002690:	dfc00215 	stw	ra,8(sp)
 4002694:	df000115 	stw	fp,4(sp)
 4002698:	df000104 	addi	fp,sp,4
 400269c:	e13fff15 	stw	r4,-4(fp)
 40026a0:	e13fff17 	ldw	r4,-4(fp)
 40026a4:	400690c0 	call	400690c <alt_busy_sleep>
 40026a8:	e037883a 	mov	sp,fp
 40026ac:	dfc00117 	ldw	ra,4(sp)
 40026b0:	df000017 	ldw	fp,0(sp)
 40026b4:	dec00204 	addi	sp,sp,8
 40026b8:	f800283a 	ret

040026bc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 40026bc:	defffd04 	addi	sp,sp,-12
 40026c0:	dfc00215 	stw	ra,8(sp)
 40026c4:	df000115 	stw	fp,4(sp)
 40026c8:	df000104 	addi	fp,sp,4
 40026cc:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_IRQ_INIT ( CPU, cpu);
 40026d0:	40077d40 	call	40077d4 <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 40026d4:	00800044 	movi	r2,1
 40026d8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 40026dc:	e037883a 	mov	sp,fp
 40026e0:	dfc00117 	ldw	ra,4(sp)
 40026e4:	df000017 	ldw	fp,0(sp)
 40026e8:	dec00204 	addi	sp,sp,8
 40026ec:	f800283a 	ret

040026f0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 40026f0:	defffe04 	addi	sp,sp,-8
 40026f4:	dfc00115 	stw	ra,4(sp)
 40026f8:	df000015 	stw	fp,0(sp)
 40026fc:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER0, timer0);
 4002700:	01070804 	movi	r4,7200
 4002704:	000b883a 	mov	r5,zero
 4002708:	01800084 	movi	r6,2
 400270c:	01c0fa04 	movi	r7,1000
 4002710:	40059180 	call	4005918 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH, cfi_flash);
 4002714:	01010074 	movhi	r4,1025
 4002718:	21266904 	addi	r4,r4,-26204
 400271c:	40027b80 	call	40027b8 <alt_flash_cfi_init>
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS, epcs);
 4002720:	01010074 	movhi	r4,1025
 4002724:	21269f04 	addi	r4,r4,-25988
 4002728:	40044c80 	call	40044c8 <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 400272c:	01010074 	movhi	r4,1025
 4002730:	2126da04 	addi	r4,r4,-25752
 4002734:	000b883a 	mov	r5,zero
 4002738:	018000c4 	movi	r6,3
 400273c:	4004f440 	call	4004f44 <altera_avalon_jtag_uart_init>
 4002740:	01010074 	movhi	r4,1025
 4002744:	2126d004 	addi	r4,r4,-25792
 4002748:	40027800 	call	4002780 <alt_dev_reg>
    ALTERA_AVALON_SYSID_INIT ( SYSID, sysid);
    ALTERA_AVALON_UART_INIT ( UART0, uart0);
 400274c:	01010074 	movhi	r4,1025
 4002750:	212af204 	addi	r4,r4,-21560
 4002754:	000b883a 	mov	r5,zero
 4002758:	01800044 	movi	r6,1
 400275c:	4005aa00 	call	4005aa0 <altera_avalon_uart_init>
 4002760:	01010074 	movhi	r4,1025
 4002764:	212ae804 	addi	r4,r4,-21600
 4002768:	40027800 	call	4002780 <alt_dev_reg>
}
 400276c:	e037883a 	mov	sp,fp
 4002770:	dfc00117 	ldw	ra,4(sp)
 4002774:	df000017 	ldw	fp,0(sp)
 4002778:	dec00204 	addi	sp,sp,8
 400277c:	f800283a 	ret

04002780 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 4002780:	defffd04 	addi	sp,sp,-12
 4002784:	dfc00215 	stw	ra,8(sp)
 4002788:	df000115 	stw	fp,4(sp)
 400278c:	df000104 	addi	fp,sp,4
 4002790:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 4002794:	e13fff17 	ldw	r4,-4(fp)
 4002798:	01410074 	movhi	r5,1025
 400279c:	296c8604 	addi	r5,r5,-19944
 40027a0:	4006c580 	call	4006c58 <alt_dev_llist_insert>
}
 40027a4:	e037883a 	mov	sp,fp
 40027a8:	dfc00117 	ldw	ra,4(sp)
 40027ac:	df000017 	ldw	fp,0(sp)
 40027b0:	dec00204 	addi	sp,sp,8
 40027b4:	f800283a 	ret

040027b8 <alt_flash_cfi_init>:
 40027b8:	defffc04 	addi	sp,sp,-16
 40027bc:	dfc00315 	stw	ra,12(sp)
 40027c0:	df000215 	stw	fp,8(sp)
 40027c4:	df000204 	addi	fp,sp,8
 40027c8:	e13fff15 	stw	r4,-4(fp)
 40027cc:	e03ffe15 	stw	zero,-8(fp)
 40027d0:	e13fff17 	ldw	r4,-4(fp)
 40027d4:	4003c400 	call	4003c40 <alt_read_cfi_width>
 40027d8:	e0bffe15 	stw	r2,-8(fp)
 40027dc:	e0bffe17 	ldw	r2,-8(fp)
 40027e0:	1004c03a 	cmpne	r2,r2,zero
 40027e4:	1000031e 	bne	r2,zero,40027f4 <alt_flash_cfi_init+0x3c>
 40027e8:	e13fff17 	ldw	r4,-4(fp)
 40027ec:	40033b80 	call	40033b8 <alt_set_flash_width_func>
 40027f0:	e0bffe15 	stw	r2,-8(fp)
 40027f4:	e0bffe17 	ldw	r2,-8(fp)
 40027f8:	1004c03a 	cmpne	r2,r2,zero
 40027fc:	1000031e 	bne	r2,zero,400280c <alt_flash_cfi_init+0x54>
 4002800:	e13fff17 	ldw	r4,-4(fp)
 4002804:	40036c00 	call	40036c0 <alt_read_cfi_table>
 4002808:	e0bffe15 	stw	r2,-8(fp)
 400280c:	e0bffe17 	ldw	r2,-8(fp)
 4002810:	1004c03a 	cmpne	r2,r2,zero
 4002814:	1000031e 	bne	r2,zero,4002824 <alt_flash_cfi_init+0x6c>
 4002818:	e13fff17 	ldw	r4,-4(fp)
 400281c:	40035980 	call	4003598 <alt_set_flash_algorithm_func>
 4002820:	e0bffe15 	stw	r2,-8(fp)
 4002824:	e0bffe17 	ldw	r2,-8(fp)
 4002828:	1004c03a 	cmpne	r2,r2,zero
 400282c:	1000031e 	bne	r2,zero,400283c <alt_flash_cfi_init+0x84>
 4002830:	e13fff17 	ldw	r4,-4(fp)
 4002834:	40028540 	call	4002854 <alt_flash_device_register>
 4002838:	e0bffe15 	stw	r2,-8(fp)
 400283c:	e0bffe17 	ldw	r2,-8(fp)
 4002840:	e037883a 	mov	sp,fp
 4002844:	dfc00117 	ldw	ra,4(sp)
 4002848:	df000017 	ldw	fp,0(sp)
 400284c:	dec00204 	addi	sp,sp,8
 4002850:	f800283a 	ret

04002854 <alt_flash_device_register>:
 4002854:	defffd04 	addi	sp,sp,-12
 4002858:	dfc00215 	stw	ra,8(sp)
 400285c:	df000115 	stw	fp,4(sp)
 4002860:	df000104 	addi	fp,sp,4
 4002864:	e13fff15 	stw	r4,-4(fp)
 4002868:	e13fff17 	ldw	r4,-4(fp)
 400286c:	01410074 	movhi	r5,1025
 4002870:	296c8a04 	addi	r5,r5,-19928
 4002874:	4006c580 	call	4006c58 <alt_dev_llist_insert>
 4002878:	e037883a 	mov	sp,fp
 400287c:	dfc00117 	ldw	ra,4(sp)
 4002880:	df000017 	ldw	fp,0(sp)
 4002884:	dec00204 	addi	sp,sp,8
 4002888:	f800283a 	ret

0400288c <alt_flash_cfi_write>:
 400288c:	deffef04 	addi	sp,sp,-68
 4002890:	dfc01015 	stw	ra,64(sp)
 4002894:	df000f15 	stw	fp,60(sp)
 4002898:	df000f04 	addi	fp,sp,60
 400289c:	e13ffa15 	stw	r4,-24(fp)
 40028a0:	e17ffb15 	stw	r5,-20(fp)
 40028a4:	e1bffc15 	stw	r6,-16(fp)
 40028a8:	e1fffd15 	stw	r7,-12(fp)
 40028ac:	e03ff915 	stw	zero,-28(fp)
 40028b0:	e0bffd17 	ldw	r2,-12(fp)
 40028b4:	e0bff515 	stw	r2,-44(fp)
 40028b8:	e0bffb17 	ldw	r2,-20(fp)
 40028bc:	e0bff315 	stw	r2,-52(fp)
 40028c0:	e0bffa17 	ldw	r2,-24(fp)
 40028c4:	e0bff215 	stw	r2,-56(fp)
 40028c8:	e03ff815 	stw	zero,-32(fp)
 40028cc:	00008e06 	br	4002b08 <alt_flash_cfi_write+0x27c>
 40028d0:	e0bff817 	ldw	r2,-32(fp)
 40028d4:	e0fff217 	ldw	r3,-56(fp)
 40028d8:	1004913a 	slli	r2,r2,4
 40028dc:	10c5883a 	add	r2,r2,r3
 40028e0:	10800d04 	addi	r2,r2,52
 40028e4:	10c00017 	ldw	r3,0(r2)
 40028e8:	e0bffb17 	ldw	r2,-20(fp)
 40028ec:	10c08316 	blt	r2,r3,4002afc <alt_flash_cfi_write+0x270>
 40028f0:	e0bff817 	ldw	r2,-32(fp)
 40028f4:	e0fff217 	ldw	r3,-56(fp)
 40028f8:	1004913a 	slli	r2,r2,4
 40028fc:	10c5883a 	add	r2,r2,r3
 4002900:	10800d04 	addi	r2,r2,52
 4002904:	11000017 	ldw	r4,0(r2)
 4002908:	e0bff817 	ldw	r2,-32(fp)
 400290c:	e0fff217 	ldw	r3,-56(fp)
 4002910:	1004913a 	slli	r2,r2,4
 4002914:	10c5883a 	add	r2,r2,r3
 4002918:	10800e04 	addi	r2,r2,56
 400291c:	10800017 	ldw	r2,0(r2)
 4002920:	2087883a 	add	r3,r4,r2
 4002924:	e0bffb17 	ldw	r2,-20(fp)
 4002928:	10c0740e 	bge	r2,r3,4002afc <alt_flash_cfi_write+0x270>
 400292c:	e0bff817 	ldw	r2,-32(fp)
 4002930:	e0fff217 	ldw	r3,-56(fp)
 4002934:	1004913a 	slli	r2,r2,4
 4002938:	10c5883a 	add	r2,r2,r3
 400293c:	10800d04 	addi	r2,r2,52
 4002940:	10800017 	ldw	r2,0(r2)
 4002944:	e0bff415 	stw	r2,-48(fp)
 4002948:	e03ff715 	stw	zero,-36(fp)
 400294c:	00006306 	br	4002adc <alt_flash_cfi_write+0x250>
 4002950:	e0fffb17 	ldw	r3,-20(fp)
 4002954:	e0bff417 	ldw	r2,-48(fp)
 4002958:	18805416 	blt	r3,r2,4002aac <alt_flash_cfi_write+0x220>
 400295c:	e0bff817 	ldw	r2,-32(fp)
 4002960:	e0fff217 	ldw	r3,-56(fp)
 4002964:	1004913a 	slli	r2,r2,4
 4002968:	10c5883a 	add	r2,r2,r3
 400296c:	10801004 	addi	r2,r2,64
 4002970:	10c00017 	ldw	r3,0(r2)
 4002974:	e0bff417 	ldw	r2,-48(fp)
 4002978:	1887883a 	add	r3,r3,r2
 400297c:	e0bffb17 	ldw	r2,-20(fp)
 4002980:	10c04a0e 	bge	r2,r3,4002aac <alt_flash_cfi_write+0x220>
 4002984:	e0bff817 	ldw	r2,-32(fp)
 4002988:	e0fff217 	ldw	r3,-56(fp)
 400298c:	1004913a 	slli	r2,r2,4
 4002990:	10c5883a 	add	r2,r2,r3
 4002994:	10801004 	addi	r2,r2,64
 4002998:	10c00017 	ldw	r3,0(r2)
 400299c:	e0bff417 	ldw	r2,-48(fp)
 40029a0:	1887883a 	add	r3,r3,r2
 40029a4:	e0bffb17 	ldw	r2,-20(fp)
 40029a8:	1885c83a 	sub	r2,r3,r2
 40029ac:	e0bff615 	stw	r2,-40(fp)
 40029b0:	e0bff617 	ldw	r2,-40(fp)
 40029b4:	e0bfff15 	stw	r2,-4(fp)
 40029b8:	e0fffd17 	ldw	r3,-12(fp)
 40029bc:	e0fffe15 	stw	r3,-8(fp)
 40029c0:	e0bfff17 	ldw	r2,-4(fp)
 40029c4:	e0fffe17 	ldw	r3,-8(fp)
 40029c8:	10c0020e 	bge	r2,r3,40029d4 <alt_flash_cfi_write+0x148>
 40029cc:	e0bfff17 	ldw	r2,-4(fp)
 40029d0:	e0bffe15 	stw	r2,-8(fp)
 40029d4:	e0fffe17 	ldw	r3,-8(fp)
 40029d8:	e0fff615 	stw	r3,-40(fp)
 40029dc:	e0bff217 	ldw	r2,-56(fp)
 40029e0:	10800a17 	ldw	r2,40(r2)
 40029e4:	1007883a 	mov	r3,r2
 40029e8:	e0bffb17 	ldw	r2,-20(fp)
 40029ec:	188b883a 	add	r5,r3,r2
 40029f0:	e1bff617 	ldw	r6,-40(fp)
 40029f4:	e13ffc17 	ldw	r4,-16(fp)
 40029f8:	40085a40 	call	40085a4 <memcmp>
 40029fc:	1005003a 	cmpeq	r2,r2,zero
 4002a00:	1000131e 	bne	r2,zero,4002a50 <alt_flash_cfi_write+0x1c4>
 4002a04:	e0bff217 	ldw	r2,-56(fp)
 4002a08:	10800817 	ldw	r2,32(r2)
 4002a0c:	e13ff217 	ldw	r4,-56(fp)
 4002a10:	e17ff417 	ldw	r5,-48(fp)
 4002a14:	103ee83a 	callr	r2
 4002a18:	e0bff915 	stw	r2,-28(fp)
 4002a1c:	e0bff917 	ldw	r2,-28(fp)
 4002a20:	1004c03a 	cmpne	r2,r2,zero
 4002a24:	10000a1e 	bne	r2,zero,4002a50 <alt_flash_cfi_write+0x1c4>
 4002a28:	e0bff217 	ldw	r2,-56(fp)
 4002a2c:	10c00917 	ldw	r3,36(r2)
 4002a30:	e13ff217 	ldw	r4,-56(fp)
 4002a34:	e0bff617 	ldw	r2,-40(fp)
 4002a38:	d8800015 	stw	r2,0(sp)
 4002a3c:	e17ff417 	ldw	r5,-48(fp)
 4002a40:	e1bffb17 	ldw	r6,-20(fp)
 4002a44:	e1fffc17 	ldw	r7,-16(fp)
 4002a48:	183ee83a 	callr	r3
 4002a4c:	e0bff915 	stw	r2,-28(fp)
 4002a50:	e0fffd17 	ldw	r3,-12(fp)
 4002a54:	e0bff617 	ldw	r2,-40(fp)
 4002a58:	18802f26 	beq	r3,r2,4002b18 <alt_flash_cfi_write+0x28c>
 4002a5c:	e0bff917 	ldw	r2,-28(fp)
 4002a60:	1004c03a 	cmpne	r2,r2,zero
 4002a64:	10002c1e 	bne	r2,zero,4002b18 <alt_flash_cfi_write+0x28c>
 4002a68:	e0fffd17 	ldw	r3,-12(fp)
 4002a6c:	e0bff617 	ldw	r2,-40(fp)
 4002a70:	1885c83a 	sub	r2,r3,r2
 4002a74:	e0bffd15 	stw	r2,-12(fp)
 4002a78:	e0bff817 	ldw	r2,-32(fp)
 4002a7c:	e0fff217 	ldw	r3,-56(fp)
 4002a80:	1004913a 	slli	r2,r2,4
 4002a84:	10c5883a 	add	r2,r2,r3
 4002a88:	10801004 	addi	r2,r2,64
 4002a8c:	10c00017 	ldw	r3,0(r2)
 4002a90:	e0bff417 	ldw	r2,-48(fp)
 4002a94:	1885883a 	add	r2,r3,r2
 4002a98:	e0bffb15 	stw	r2,-20(fp)
 4002a9c:	e0fffc17 	ldw	r3,-16(fp)
 4002aa0:	e0bff617 	ldw	r2,-40(fp)
 4002aa4:	1885883a 	add	r2,r3,r2
 4002aa8:	e0bffc15 	stw	r2,-16(fp)
 4002aac:	e0bff817 	ldw	r2,-32(fp)
 4002ab0:	e0fff217 	ldw	r3,-56(fp)
 4002ab4:	1004913a 	slli	r2,r2,4
 4002ab8:	10c5883a 	add	r2,r2,r3
 4002abc:	10801004 	addi	r2,r2,64
 4002ac0:	10c00017 	ldw	r3,0(r2)
 4002ac4:	e0bff417 	ldw	r2,-48(fp)
 4002ac8:	10c5883a 	add	r2,r2,r3
 4002acc:	e0bff415 	stw	r2,-48(fp)
 4002ad0:	e0bff717 	ldw	r2,-36(fp)
 4002ad4:	10800044 	addi	r2,r2,1
 4002ad8:	e0bff715 	stw	r2,-36(fp)
 4002adc:	e0bff817 	ldw	r2,-32(fp)
 4002ae0:	e0fff217 	ldw	r3,-56(fp)
 4002ae4:	1004913a 	slli	r2,r2,4
 4002ae8:	10c5883a 	add	r2,r2,r3
 4002aec:	10800f04 	addi	r2,r2,60
 4002af0:	10c00017 	ldw	r3,0(r2)
 4002af4:	e0bff717 	ldw	r2,-36(fp)
 4002af8:	10ff9516 	blt	r2,r3,4002950 <alt_flash_cfi_write+0xc4>
 4002afc:	e0bff817 	ldw	r2,-32(fp)
 4002b00:	10800044 	addi	r2,r2,1
 4002b04:	e0bff815 	stw	r2,-32(fp)
 4002b08:	e0bff217 	ldw	r2,-56(fp)
 4002b0c:	10c00c17 	ldw	r3,48(r2)
 4002b10:	e0bff817 	ldw	r2,-32(fp)
 4002b14:	10ff6e16 	blt	r2,r3,40028d0 <alt_flash_cfi_write+0x44>
 4002b18:	e0bff217 	ldw	r2,-56(fp)
 4002b1c:	10800a17 	ldw	r2,40(r2)
 4002b20:	1007883a 	mov	r3,r2
 4002b24:	e0bff317 	ldw	r2,-52(fp)
 4002b28:	1889883a 	add	r4,r3,r2
 4002b2c:	e17ff517 	ldw	r5,-44(fp)
 4002b30:	4006bb40 	call	4006bb4 <alt_dcache_flush>
 4002b34:	e0bff917 	ldw	r2,-28(fp)
 4002b38:	e037883a 	mov	sp,fp
 4002b3c:	dfc00117 	ldw	ra,4(sp)
 4002b40:	df000017 	ldw	fp,0(sp)
 4002b44:	dec00204 	addi	sp,sp,8
 4002b48:	f800283a 	ret

04002b4c <alt_flash_cfi_get_info>:
 4002b4c:	defffa04 	addi	sp,sp,-24
 4002b50:	df000515 	stw	fp,20(sp)
 4002b54:	df000504 	addi	fp,sp,20
 4002b58:	e13ffd15 	stw	r4,-12(fp)
 4002b5c:	e17ffe15 	stw	r5,-8(fp)
 4002b60:	e1bfff15 	stw	r6,-4(fp)
 4002b64:	e03ffc15 	stw	zero,-16(fp)
 4002b68:	e0bffd17 	ldw	r2,-12(fp)
 4002b6c:	e0bffb15 	stw	r2,-20(fp)
 4002b70:	e0bffb17 	ldw	r2,-20(fp)
 4002b74:	10c00c17 	ldw	r3,48(r2)
 4002b78:	e0bfff17 	ldw	r2,-4(fp)
 4002b7c:	10c00015 	stw	r3,0(r2)
 4002b80:	e0bffb17 	ldw	r2,-20(fp)
 4002b84:	10800c17 	ldw	r2,48(r2)
 4002b88:	1004c03a 	cmpne	r2,r2,zero
 4002b8c:	1000031e 	bne	r2,zero,4002b9c <alt_flash_cfi_get_info+0x50>
 4002b90:	00bffec4 	movi	r2,-5
 4002b94:	e0bffc15 	stw	r2,-16(fp)
 4002b98:	00000b06 	br	4002bc8 <alt_flash_cfi_get_info+0x7c>
 4002b9c:	e0bffb17 	ldw	r2,-20(fp)
 4002ba0:	10800c17 	ldw	r2,48(r2)
 4002ba4:	10800250 	cmplti	r2,r2,9
 4002ba8:	1000031e 	bne	r2,zero,4002bb8 <alt_flash_cfi_get_info+0x6c>
 4002bac:	00bffd04 	movi	r2,-12
 4002bb0:	e0bffc15 	stw	r2,-16(fp)
 4002bb4:	00000406 	br	4002bc8 <alt_flash_cfi_get_info+0x7c>
 4002bb8:	e0bffb17 	ldw	r2,-20(fp)
 4002bbc:	10c00d04 	addi	r3,r2,52
 4002bc0:	e0bffe17 	ldw	r2,-8(fp)
 4002bc4:	10c00015 	stw	r3,0(r2)
 4002bc8:	e0bffc17 	ldw	r2,-16(fp)
 4002bcc:	e037883a 	mov	sp,fp
 4002bd0:	df000017 	ldw	fp,0(sp)
 4002bd4:	dec00104 	addi	sp,sp,4
 4002bd8:	f800283a 	ret

04002bdc <alt_flash_cfi_read>:
 4002bdc:	defff904 	addi	sp,sp,-28
 4002be0:	dfc00615 	stw	ra,24(sp)
 4002be4:	df000515 	stw	fp,20(sp)
 4002be8:	df000504 	addi	fp,sp,20
 4002bec:	e13ffc15 	stw	r4,-16(fp)
 4002bf0:	e17ffd15 	stw	r5,-12(fp)
 4002bf4:	e1bffe15 	stw	r6,-8(fp)
 4002bf8:	e1ffff15 	stw	r7,-4(fp)
 4002bfc:	e0bffc17 	ldw	r2,-16(fp)
 4002c00:	e0bffb15 	stw	r2,-20(fp)
 4002c04:	e0bffb17 	ldw	r2,-20(fp)
 4002c08:	10800a17 	ldw	r2,40(r2)
 4002c0c:	1007883a 	mov	r3,r2
 4002c10:	e0bffd17 	ldw	r2,-12(fp)
 4002c14:	1887883a 	add	r3,r3,r2
 4002c18:	e1bfff17 	ldw	r6,-4(fp)
 4002c1c:	e0bffe17 	ldw	r2,-8(fp)
 4002c20:	1009883a 	mov	r4,r2
 4002c24:	180b883a 	mov	r5,r3
 4002c28:	40086180 	call	4008618 <memcpy>
 4002c2c:	0005883a 	mov	r2,zero
 4002c30:	e037883a 	mov	sp,fp
 4002c34:	dfc00117 	ldw	ra,4(sp)
 4002c38:	df000017 	ldw	fp,0(sp)
 4002c3c:	dec00204 	addi	sp,sp,8
 4002c40:	f800283a 	ret

04002c44 <alt_write_value_to_flash>:
 4002c44:	defffa04 	addi	sp,sp,-24
 4002c48:	df000515 	stw	fp,20(sp)
 4002c4c:	df000504 	addi	fp,sp,20
 4002c50:	e13ffd15 	stw	r4,-12(fp)
 4002c54:	e17ffe15 	stw	r5,-8(fp)
 4002c58:	e1bfff15 	stw	r6,-4(fp)
 4002c5c:	e0bffd17 	ldw	r2,-12(fp)
 4002c60:	10802e17 	ldw	r2,184(r2)
 4002c64:	10800058 	cmpnei	r2,r2,1
 4002c68:	10000b1e 	bne	r2,zero,4002c98 <alt_write_value_to_flash+0x54>
 4002c6c:	e0bffd17 	ldw	r2,-12(fp)
 4002c70:	10800a17 	ldw	r2,40(r2)
 4002c74:	1007883a 	mov	r3,r2
 4002c78:	e0bffe17 	ldw	r2,-8(fp)
 4002c7c:	1889883a 	add	r4,r3,r2
 4002c80:	e0bfff17 	ldw	r2,-4(fp)
 4002c84:	10800003 	ldbu	r2,0(r2)
 4002c88:	10c03fcc 	andi	r3,r2,255
 4002c8c:	2005883a 	mov	r2,r4
 4002c90:	10c00025 	stbio	r3,0(r2)
 4002c94:	00004006 	br	4002d98 <alt_write_value_to_flash+0x154>
 4002c98:	e0bffd17 	ldw	r2,-12(fp)
 4002c9c:	10802e17 	ldw	r2,184(r2)
 4002ca0:	10800098 	cmpnei	r2,r2,2
 4002ca4:	1000151e 	bne	r2,zero,4002cfc <alt_write_value_to_flash+0xb8>
 4002ca8:	e0bfff17 	ldw	r2,-4(fp)
 4002cac:	10800003 	ldbu	r2,0(r2)
 4002cb0:	10803fcc 	andi	r2,r2,255
 4002cb4:	e0bffc0d 	sth	r2,-16(fp)
 4002cb8:	e0bfff17 	ldw	r2,-4(fp)
 4002cbc:	10800044 	addi	r2,r2,1
 4002cc0:	10800003 	ldbu	r2,0(r2)
 4002cc4:	10803fcc 	andi	r2,r2,255
 4002cc8:	1004923a 	slli	r2,r2,8
 4002ccc:	1007883a 	mov	r3,r2
 4002cd0:	e0bffc0b 	ldhu	r2,-16(fp)
 4002cd4:	1884b03a 	or	r2,r3,r2
 4002cd8:	e0bffc0d 	sth	r2,-16(fp)
 4002cdc:	e0bffd17 	ldw	r2,-12(fp)
 4002ce0:	10800a17 	ldw	r2,40(r2)
 4002ce4:	1007883a 	mov	r3,r2
 4002ce8:	e0bffe17 	ldw	r2,-8(fp)
 4002cec:	1885883a 	add	r2,r3,r2
 4002cf0:	e0fffc0b 	ldhu	r3,-16(fp)
 4002cf4:	10c0002d 	sthio	r3,0(r2)
 4002cf8:	00002706 	br	4002d98 <alt_write_value_to_flash+0x154>
 4002cfc:	e0bffd17 	ldw	r2,-12(fp)
 4002d00:	10802e17 	ldw	r2,184(r2)
 4002d04:	10800118 	cmpnei	r2,r2,4
 4002d08:	1000231e 	bne	r2,zero,4002d98 <alt_write_value_to_flash+0x154>
 4002d0c:	e0bfff17 	ldw	r2,-4(fp)
 4002d10:	10800003 	ldbu	r2,0(r2)
 4002d14:	10803fcc 	andi	r2,r2,255
 4002d18:	e0bffb15 	stw	r2,-20(fp)
 4002d1c:	e0bfff17 	ldw	r2,-4(fp)
 4002d20:	10800044 	addi	r2,r2,1
 4002d24:	10800003 	ldbu	r2,0(r2)
 4002d28:	10803fcc 	andi	r2,r2,255
 4002d2c:	1006923a 	slli	r3,r2,8
 4002d30:	e0bffb17 	ldw	r2,-20(fp)
 4002d34:	10c4b03a 	or	r2,r2,r3
 4002d38:	e0bffb15 	stw	r2,-20(fp)
 4002d3c:	e0bfff17 	ldw	r2,-4(fp)
 4002d40:	10800084 	addi	r2,r2,2
 4002d44:	10800003 	ldbu	r2,0(r2)
 4002d48:	10803fcc 	andi	r2,r2,255
 4002d4c:	1006943a 	slli	r3,r2,16
 4002d50:	e0bffb17 	ldw	r2,-20(fp)
 4002d54:	10c4b03a 	or	r2,r2,r3
 4002d58:	e0bffb15 	stw	r2,-20(fp)
 4002d5c:	e0bfff17 	ldw	r2,-4(fp)
 4002d60:	108000c4 	addi	r2,r2,3
 4002d64:	10800003 	ldbu	r2,0(r2)
 4002d68:	10803fcc 	andi	r2,r2,255
 4002d6c:	1006963a 	slli	r3,r2,24
 4002d70:	e0bffb17 	ldw	r2,-20(fp)
 4002d74:	10c4b03a 	or	r2,r2,r3
 4002d78:	e0bffb15 	stw	r2,-20(fp)
 4002d7c:	e0bffd17 	ldw	r2,-12(fp)
 4002d80:	10800a17 	ldw	r2,40(r2)
 4002d84:	1007883a 	mov	r3,r2
 4002d88:	e0bffe17 	ldw	r2,-8(fp)
 4002d8c:	1885883a 	add	r2,r3,r2
 4002d90:	e0fffb17 	ldw	r3,-20(fp)
 4002d94:	10c00035 	stwio	r3,0(r2)
 4002d98:	e037883a 	mov	sp,fp
 4002d9c:	df000017 	ldw	fp,0(sp)
 4002da0:	dec00104 	addi	sp,sp,4
 4002da4:	f800283a 	ret

04002da8 <alt_flash_program_block>:
 4002da8:	defff304 	addi	sp,sp,-52
 4002dac:	dfc00c15 	stw	ra,48(sp)
 4002db0:	df000b15 	stw	fp,44(sp)
 4002db4:	df000b04 	addi	fp,sp,44
 4002db8:	e13ffc15 	stw	r4,-16(fp)
 4002dbc:	e17ffd15 	stw	r5,-12(fp)
 4002dc0:	e1bffe15 	stw	r6,-8(fp)
 4002dc4:	e1ffff15 	stw	r7,-4(fp)
 4002dc8:	e03ffa15 	stw	zero,-24(fp)
 4002dcc:	e0bffc17 	ldw	r2,-16(fp)
 4002dd0:	10800a17 	ldw	r2,40(r2)
 4002dd4:	1007883a 	mov	r3,r2
 4002dd8:	e0bffd17 	ldw	r2,-12(fp)
 4002ddc:	1885883a 	add	r2,r3,r2
 4002de0:	1009883a 	mov	r4,r2
 4002de4:	e0bffc17 	ldw	r2,-16(fp)
 4002de8:	11402e17 	ldw	r5,184(r2)
 4002dec:	4001f240 	call	4001f24 <__modsi3>
 4002df0:	e0bff915 	stw	r2,-28(fp)
 4002df4:	e0bff917 	ldw	r2,-28(fp)
 4002df8:	1005003a 	cmpeq	r2,r2,zero
 4002dfc:	10003a1e 	bne	r2,zero,4002ee8 <alt_flash_program_block+0x140>
 4002e00:	e0bffc17 	ldw	r2,-16(fp)
 4002e04:	10c02e17 	ldw	r3,184(r2)
 4002e08:	e0bff917 	ldw	r2,-28(fp)
 4002e0c:	1885c83a 	sub	r2,r3,r2
 4002e10:	e0bff815 	stw	r2,-32(fp)
 4002e14:	e03ff615 	stw	zero,-40(fp)
 4002e18:	00001206 	br	4002e64 <alt_flash_program_block+0xbc>
 4002e1c:	e17ff617 	ldw	r5,-40(fp)
 4002e20:	e0bffc17 	ldw	r2,-16(fp)
 4002e24:	10800a17 	ldw	r2,40(r2)
 4002e28:	1009883a 	mov	r4,r2
 4002e2c:	e0fffd17 	ldw	r3,-12(fp)
 4002e30:	e0bff917 	ldw	r2,-28(fp)
 4002e34:	1887c83a 	sub	r3,r3,r2
 4002e38:	e0bff617 	ldw	r2,-40(fp)
 4002e3c:	1885883a 	add	r2,r3,r2
 4002e40:	2085883a 	add	r2,r4,r2
 4002e44:	10800023 	ldbuio	r2,0(r2)
 4002e48:	1007883a 	mov	r3,r2
 4002e4c:	e0bffb04 	addi	r2,fp,-20
 4002e50:	1145883a 	add	r2,r2,r5
 4002e54:	10c00005 	stb	r3,0(r2)
 4002e58:	e0bff617 	ldw	r2,-40(fp)
 4002e5c:	10800044 	addi	r2,r2,1
 4002e60:	e0bff615 	stw	r2,-40(fp)
 4002e64:	e0fff617 	ldw	r3,-40(fp)
 4002e68:	e0bff917 	ldw	r2,-28(fp)
 4002e6c:	18bfeb16 	blt	r3,r2,4002e1c <alt_flash_program_block+0x74>
 4002e70:	e03ff615 	stw	zero,-40(fp)
 4002e74:	00000e06 	br	4002eb0 <alt_flash_program_block+0x108>
 4002e78:	e0fff917 	ldw	r3,-28(fp)
 4002e7c:	e0bff617 	ldw	r2,-40(fp)
 4002e80:	1889883a 	add	r4,r3,r2
 4002e84:	e0bff617 	ldw	r2,-40(fp)
 4002e88:	1007883a 	mov	r3,r2
 4002e8c:	e0bffe17 	ldw	r2,-8(fp)
 4002e90:	1885883a 	add	r2,r3,r2
 4002e94:	10c00003 	ldbu	r3,0(r2)
 4002e98:	e0bffb04 	addi	r2,fp,-20
 4002e9c:	1105883a 	add	r2,r2,r4
 4002ea0:	10c00005 	stb	r3,0(r2)
 4002ea4:	e0bff617 	ldw	r2,-40(fp)
 4002ea8:	10800044 	addi	r2,r2,1
 4002eac:	e0bff615 	stw	r2,-40(fp)
 4002eb0:	e0fff617 	ldw	r3,-40(fp)
 4002eb4:	e0bff817 	ldw	r2,-32(fp)
 4002eb8:	18bfef16 	blt	r3,r2,4002e78 <alt_flash_program_block+0xd0>
 4002ebc:	e0fffd17 	ldw	r3,-12(fp)
 4002ec0:	e0bff917 	ldw	r2,-28(fp)
 4002ec4:	188bc83a 	sub	r5,r3,r2
 4002ec8:	e1bffb04 	addi	r6,fp,-20
 4002ecc:	e0800217 	ldw	r2,8(fp)
 4002ed0:	e13ffc17 	ldw	r4,-16(fp)
 4002ed4:	103ee83a 	callr	r2
 4002ed8:	e0bffa15 	stw	r2,-24(fp)
 4002edc:	e0bff817 	ldw	r2,-32(fp)
 4002ee0:	e0bff615 	stw	r2,-40(fp)
 4002ee4:	00000106 	br	4002eec <alt_flash_program_block+0x144>
 4002ee8:	e03ff615 	stw	zero,-40(fp)
 4002eec:	e0fffd17 	ldw	r3,-12(fp)
 4002ef0:	e0bfff17 	ldw	r2,-4(fp)
 4002ef4:	1889883a 	add	r4,r3,r2
 4002ef8:	e0bffc17 	ldw	r2,-16(fp)
 4002efc:	11402e17 	ldw	r5,184(r2)
 4002f00:	4001f240 	call	4001f24 <__modsi3>
 4002f04:	e0bff715 	stw	r2,-36(fp)
 4002f08:	00001006 	br	4002f4c <alt_flash_program_block+0x1a4>
 4002f0c:	e0fffd17 	ldw	r3,-12(fp)
 4002f10:	e0bff617 	ldw	r2,-40(fp)
 4002f14:	188b883a 	add	r5,r3,r2
 4002f18:	e0bff617 	ldw	r2,-40(fp)
 4002f1c:	1007883a 	mov	r3,r2
 4002f20:	e0bffe17 	ldw	r2,-8(fp)
 4002f24:	188d883a 	add	r6,r3,r2
 4002f28:	e0800217 	ldw	r2,8(fp)
 4002f2c:	e13ffc17 	ldw	r4,-16(fp)
 4002f30:	103ee83a 	callr	r2
 4002f34:	e0bffa15 	stw	r2,-24(fp)
 4002f38:	e0bffc17 	ldw	r2,-16(fp)
 4002f3c:	10c02e17 	ldw	r3,184(r2)
 4002f40:	e0bff617 	ldw	r2,-40(fp)
 4002f44:	10c5883a 	add	r2,r2,r3
 4002f48:	e0bff615 	stw	r2,-40(fp)
 4002f4c:	e0bffa17 	ldw	r2,-24(fp)
 4002f50:	1004c03a 	cmpne	r2,r2,zero
 4002f54:	1000051e 	bne	r2,zero,4002f6c <alt_flash_program_block+0x1c4>
 4002f58:	e0ffff17 	ldw	r3,-4(fp)
 4002f5c:	e0bff717 	ldw	r2,-36(fp)
 4002f60:	1887c83a 	sub	r3,r3,r2
 4002f64:	e0bff617 	ldw	r2,-40(fp)
 4002f68:	10ffe816 	blt	r2,r3,4002f0c <alt_flash_program_block+0x164>
 4002f6c:	e0bff717 	ldw	r2,-36(fp)
 4002f70:	1005003a 	cmpeq	r2,r2,zero
 4002f74:	10003c1e 	bne	r2,zero,4003068 <alt_flash_program_block+0x2c0>
 4002f78:	e0bffa17 	ldw	r2,-24(fp)
 4002f7c:	1004c03a 	cmpne	r2,r2,zero
 4002f80:	1000391e 	bne	r2,zero,4003068 <alt_flash_program_block+0x2c0>
 4002f84:	e0bffc17 	ldw	r2,-16(fp)
 4002f88:	10c02e17 	ldw	r3,184(r2)
 4002f8c:	e0bff717 	ldw	r2,-36(fp)
 4002f90:	1885c83a 	sub	r2,r3,r2
 4002f94:	e0bff915 	stw	r2,-28(fp)
 4002f98:	e03ff515 	stw	zero,-44(fp)
 4002f9c:	00000e06 	br	4002fd8 <alt_flash_program_block+0x230>
 4002fa0:	e13ff517 	ldw	r4,-44(fp)
 4002fa4:	e0bff617 	ldw	r2,-40(fp)
 4002fa8:	1007883a 	mov	r3,r2
 4002fac:	e0bffe17 	ldw	r2,-8(fp)
 4002fb0:	1887883a 	add	r3,r3,r2
 4002fb4:	e0bff517 	ldw	r2,-44(fp)
 4002fb8:	1885883a 	add	r2,r3,r2
 4002fbc:	10c00003 	ldbu	r3,0(r2)
 4002fc0:	e0bffb04 	addi	r2,fp,-20
 4002fc4:	1105883a 	add	r2,r2,r4
 4002fc8:	10c00005 	stb	r3,0(r2)
 4002fcc:	e0bff517 	ldw	r2,-44(fp)
 4002fd0:	10800044 	addi	r2,r2,1
 4002fd4:	e0bff515 	stw	r2,-44(fp)
 4002fd8:	e0fff517 	ldw	r3,-44(fp)
 4002fdc:	e0bff717 	ldw	r2,-36(fp)
 4002fe0:	18bfef16 	blt	r3,r2,4002fa0 <alt_flash_program_block+0x1f8>
 4002fe4:	e03ff515 	stw	zero,-44(fp)
 4002fe8:	00001406 	br	400303c <alt_flash_program_block+0x294>
 4002fec:	e0fff717 	ldw	r3,-36(fp)
 4002ff0:	e0bff517 	ldw	r2,-44(fp)
 4002ff4:	188b883a 	add	r5,r3,r2
 4002ff8:	e0bffc17 	ldw	r2,-16(fp)
 4002ffc:	10800a17 	ldw	r2,40(r2)
 4003000:	1009883a 	mov	r4,r2
 4003004:	e0fffd17 	ldw	r3,-12(fp)
 4003008:	e0bfff17 	ldw	r2,-4(fp)
 400300c:	1887883a 	add	r3,r3,r2
 4003010:	e0bff517 	ldw	r2,-44(fp)
 4003014:	1885883a 	add	r2,r3,r2
 4003018:	2085883a 	add	r2,r4,r2
 400301c:	10800023 	ldbuio	r2,0(r2)
 4003020:	1007883a 	mov	r3,r2
 4003024:	e0bffb04 	addi	r2,fp,-20
 4003028:	1145883a 	add	r2,r2,r5
 400302c:	10c00005 	stb	r3,0(r2)
 4003030:	e0bff517 	ldw	r2,-44(fp)
 4003034:	10800044 	addi	r2,r2,1
 4003038:	e0bff515 	stw	r2,-44(fp)
 400303c:	e0fff517 	ldw	r3,-44(fp)
 4003040:	e0bff917 	ldw	r2,-28(fp)
 4003044:	18bfe916 	blt	r3,r2,4002fec <alt_flash_program_block+0x244>
 4003048:	e0fffd17 	ldw	r3,-12(fp)
 400304c:	e0bff617 	ldw	r2,-40(fp)
 4003050:	188b883a 	add	r5,r3,r2
 4003054:	e1bffb04 	addi	r6,fp,-20
 4003058:	e0800217 	ldw	r2,8(fp)
 400305c:	e13ffc17 	ldw	r4,-16(fp)
 4003060:	103ee83a 	callr	r2
 4003064:	e0bffa15 	stw	r2,-24(fp)
 4003068:	e0bffa17 	ldw	r2,-24(fp)
 400306c:	e037883a 	mov	sp,fp
 4003070:	dfc00117 	ldw	ra,4(sp)
 4003074:	df000017 	ldw	fp,0(sp)
 4003078:	dec00204 	addi	sp,sp,8
 400307c:	f800283a 	ret

04003080 <alt_read_query_entry_8bit>:
 4003080:	defffd04 	addi	sp,sp,-12
 4003084:	df000215 	stw	fp,8(sp)
 4003088:	df000204 	addi	fp,sp,8
 400308c:	e13ffe15 	stw	r4,-8(fp)
 4003090:	e17fff15 	stw	r5,-4(fp)
 4003094:	e0bffe17 	ldw	r2,-8(fp)
 4003098:	10800a17 	ldw	r2,40(r2)
 400309c:	1007883a 	mov	r3,r2
 40030a0:	e0bfff17 	ldw	r2,-4(fp)
 40030a4:	1885883a 	add	r2,r3,r2
 40030a8:	10800023 	ldbuio	r2,0(r2)
 40030ac:	10803fcc 	andi	r2,r2,255
 40030b0:	e037883a 	mov	sp,fp
 40030b4:	df000017 	ldw	fp,0(sp)
 40030b8:	dec00104 	addi	sp,sp,4
 40030bc:	f800283a 	ret

040030c0 <alt_read_query_entry_16bit>:
 40030c0:	defffd04 	addi	sp,sp,-12
 40030c4:	df000215 	stw	fp,8(sp)
 40030c8:	df000204 	addi	fp,sp,8
 40030cc:	e13ffe15 	stw	r4,-8(fp)
 40030d0:	e17fff15 	stw	r5,-4(fp)
 40030d4:	e0bffe17 	ldw	r2,-8(fp)
 40030d8:	10800a17 	ldw	r2,40(r2)
 40030dc:	1007883a 	mov	r3,r2
 40030e0:	e0bfff17 	ldw	r2,-4(fp)
 40030e4:	1085883a 	add	r2,r2,r2
 40030e8:	1885883a 	add	r2,r3,r2
 40030ec:	1080002b 	ldhuio	r2,0(r2)
 40030f0:	10803fcc 	andi	r2,r2,255
 40030f4:	e037883a 	mov	sp,fp
 40030f8:	df000017 	ldw	fp,0(sp)
 40030fc:	dec00104 	addi	sp,sp,4
 4003100:	f800283a 	ret

04003104 <alt_read_query_entry_32bit>:
 4003104:	defffd04 	addi	sp,sp,-12
 4003108:	df000215 	stw	fp,8(sp)
 400310c:	df000204 	addi	fp,sp,8
 4003110:	e13ffe15 	stw	r4,-8(fp)
 4003114:	e17fff15 	stw	r5,-4(fp)
 4003118:	e0bffe17 	ldw	r2,-8(fp)
 400311c:	10800a17 	ldw	r2,40(r2)
 4003120:	1007883a 	mov	r3,r2
 4003124:	e0bfff17 	ldw	r2,-4(fp)
 4003128:	1085883a 	add	r2,r2,r2
 400312c:	1085883a 	add	r2,r2,r2
 4003130:	1885883a 	add	r2,r3,r2
 4003134:	10800037 	ldwio	r2,0(r2)
 4003138:	10803fcc 	andi	r2,r2,255
 400313c:	e037883a 	mov	sp,fp
 4003140:	df000017 	ldw	fp,0(sp)
 4003144:	dec00104 	addi	sp,sp,4
 4003148:	f800283a 	ret

0400314c <alt_write_flash_command_8bit_device_8bit_mode>:
 400314c:	defffc04 	addi	sp,sp,-16
 4003150:	df000315 	stw	fp,12(sp)
 4003154:	df000304 	addi	fp,sp,12
 4003158:	e13ffd15 	stw	r4,-12(fp)
 400315c:	e17ffe15 	stw	r5,-8(fp)
 4003160:	e1bfff05 	stb	r6,-4(fp)
 4003164:	e0fffd17 	ldw	r3,-12(fp)
 4003168:	e0bffe17 	ldw	r2,-8(fp)
 400316c:	1885883a 	add	r2,r3,r2
 4003170:	e0ffff03 	ldbu	r3,-4(fp)
 4003174:	10c00025 	stbio	r3,0(r2)
 4003178:	e037883a 	mov	sp,fp
 400317c:	df000017 	ldw	fp,0(sp)
 4003180:	dec00104 	addi	sp,sp,4
 4003184:	f800283a 	ret

04003188 <alt_write_flash_command_16bit_device_8bit_mode>:
 4003188:	defffc04 	addi	sp,sp,-16
 400318c:	df000315 	stw	fp,12(sp)
 4003190:	df000304 	addi	fp,sp,12
 4003194:	e13ffd15 	stw	r4,-12(fp)
 4003198:	e17ffe15 	stw	r5,-8(fp)
 400319c:	e1bfff05 	stb	r6,-4(fp)
 40031a0:	e0bffe17 	ldw	r2,-8(fp)
 40031a4:	1080004c 	andi	r2,r2,1
 40031a8:	10803fcc 	andi	r2,r2,255
 40031ac:	1005003a 	cmpeq	r2,r2,zero
 40031b0:	1000081e 	bne	r2,zero,40031d4 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
 40031b4:	e0bffe17 	ldw	r2,-8(fp)
 40031b8:	1085883a 	add	r2,r2,r2
 40031bc:	1007883a 	mov	r3,r2
 40031c0:	e0bffd17 	ldw	r2,-12(fp)
 40031c4:	1885883a 	add	r2,r3,r2
 40031c8:	e0ffff03 	ldbu	r3,-4(fp)
 40031cc:	10c00025 	stbio	r3,0(r2)
 40031d0:	00000806 	br	40031f4 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
 40031d4:	e0bffe17 	ldw	r2,-8(fp)
 40031d8:	1085883a 	add	r2,r2,r2
 40031dc:	1007883a 	mov	r3,r2
 40031e0:	e0bffd17 	ldw	r2,-12(fp)
 40031e4:	1885883a 	add	r2,r3,r2
 40031e8:	10800044 	addi	r2,r2,1
 40031ec:	e0ffff03 	ldbu	r3,-4(fp)
 40031f0:	10c00025 	stbio	r3,0(r2)
 40031f4:	e037883a 	mov	sp,fp
 40031f8:	df000017 	ldw	fp,0(sp)
 40031fc:	dec00104 	addi	sp,sp,4
 4003200:	f800283a 	ret

04003204 <alt_write_flash_command_32bit_device_8bit_mode>:
 4003204:	defffc04 	addi	sp,sp,-16
 4003208:	df000315 	stw	fp,12(sp)
 400320c:	df000304 	addi	fp,sp,12
 4003210:	e13ffd15 	stw	r4,-12(fp)
 4003214:	e17ffe15 	stw	r5,-8(fp)
 4003218:	e1bfff05 	stb	r6,-4(fp)
 400321c:	e0bffe17 	ldw	r2,-8(fp)
 4003220:	1085883a 	add	r2,r2,r2
 4003224:	1085883a 	add	r2,r2,r2
 4003228:	1007883a 	mov	r3,r2
 400322c:	e0bffd17 	ldw	r2,-12(fp)
 4003230:	1885883a 	add	r2,r3,r2
 4003234:	e0ffff03 	ldbu	r3,-4(fp)
 4003238:	10c00025 	stbio	r3,0(r2)
 400323c:	e037883a 	mov	sp,fp
 4003240:	df000017 	ldw	fp,0(sp)
 4003244:	dec00104 	addi	sp,sp,4
 4003248:	f800283a 	ret

0400324c <alt_write_flash_command_16bit_device_16bit_mode>:
 400324c:	defffc04 	addi	sp,sp,-16
 4003250:	df000315 	stw	fp,12(sp)
 4003254:	df000304 	addi	fp,sp,12
 4003258:	e13ffd15 	stw	r4,-12(fp)
 400325c:	e17ffe15 	stw	r5,-8(fp)
 4003260:	e1bfff05 	stb	r6,-4(fp)
 4003264:	e0bffe17 	ldw	r2,-8(fp)
 4003268:	1085883a 	add	r2,r2,r2
 400326c:	1007883a 	mov	r3,r2
 4003270:	e0bffd17 	ldw	r2,-12(fp)
 4003274:	1885883a 	add	r2,r3,r2
 4003278:	e0ffff03 	ldbu	r3,-4(fp)
 400327c:	10c0002d 	sthio	r3,0(r2)
 4003280:	e037883a 	mov	sp,fp
 4003284:	df000017 	ldw	fp,0(sp)
 4003288:	dec00104 	addi	sp,sp,4
 400328c:	f800283a 	ret

04003290 <alt_write_flash_command_32bit_device_16bit_mode>:
 4003290:	defffc04 	addi	sp,sp,-16
 4003294:	df000315 	stw	fp,12(sp)
 4003298:	df000304 	addi	fp,sp,12
 400329c:	e13ffd15 	stw	r4,-12(fp)
 40032a0:	e17ffe15 	stw	r5,-8(fp)
 40032a4:	e1bfff05 	stb	r6,-4(fp)
 40032a8:	e0bffe17 	ldw	r2,-8(fp)
 40032ac:	1085883a 	add	r2,r2,r2
 40032b0:	1085883a 	add	r2,r2,r2
 40032b4:	1007883a 	mov	r3,r2
 40032b8:	e0bffd17 	ldw	r2,-12(fp)
 40032bc:	1885883a 	add	r2,r3,r2
 40032c0:	e0ffff03 	ldbu	r3,-4(fp)
 40032c4:	10c0002d 	sthio	r3,0(r2)
 40032c8:	e037883a 	mov	sp,fp
 40032cc:	df000017 	ldw	fp,0(sp)
 40032d0:	dec00104 	addi	sp,sp,4
 40032d4:	f800283a 	ret

040032d8 <alt_write_flash_command_32bit_device_32bit_mode>:
 40032d8:	defffc04 	addi	sp,sp,-16
 40032dc:	df000315 	stw	fp,12(sp)
 40032e0:	df000304 	addi	fp,sp,12
 40032e4:	e13ffd15 	stw	r4,-12(fp)
 40032e8:	e17ffe15 	stw	r5,-8(fp)
 40032ec:	e1bfff05 	stb	r6,-4(fp)
 40032f0:	e0bffe17 	ldw	r2,-8(fp)
 40032f4:	1085883a 	add	r2,r2,r2
 40032f8:	1085883a 	add	r2,r2,r2
 40032fc:	1007883a 	mov	r3,r2
 4003300:	e0bffd17 	ldw	r2,-12(fp)
 4003304:	1885883a 	add	r2,r3,r2
 4003308:	e0ffff03 	ldbu	r3,-4(fp)
 400330c:	10c00035 	stwio	r3,0(r2)
 4003310:	e037883a 	mov	sp,fp
 4003314:	df000017 	ldw	fp,0(sp)
 4003318:	dec00104 	addi	sp,sp,4
 400331c:	f800283a 	ret

04003320 <alt_write_native_8bit>:
 4003320:	defffd04 	addi	sp,sp,-12
 4003324:	df000215 	stw	fp,8(sp)
 4003328:	df000204 	addi	fp,sp,8
 400332c:	e13ffe15 	stw	r4,-8(fp)
 4003330:	e17fff15 	stw	r5,-4(fp)
 4003334:	e0bfff17 	ldw	r2,-4(fp)
 4003338:	10c03fcc 	andi	r3,r2,255
 400333c:	e0bffe17 	ldw	r2,-8(fp)
 4003340:	10c00025 	stbio	r3,0(r2)
 4003344:	e037883a 	mov	sp,fp
 4003348:	df000017 	ldw	fp,0(sp)
 400334c:	dec00104 	addi	sp,sp,4
 4003350:	f800283a 	ret

04003354 <alt_write_native_16bit>:
 4003354:	defffd04 	addi	sp,sp,-12
 4003358:	df000215 	stw	fp,8(sp)
 400335c:	df000204 	addi	fp,sp,8
 4003360:	e13ffe15 	stw	r4,-8(fp)
 4003364:	e17fff15 	stw	r5,-4(fp)
 4003368:	e0bfff17 	ldw	r2,-4(fp)
 400336c:	10ffffcc 	andi	r3,r2,65535
 4003370:	e0bffe17 	ldw	r2,-8(fp)
 4003374:	10c0002d 	sthio	r3,0(r2)
 4003378:	e037883a 	mov	sp,fp
 400337c:	df000017 	ldw	fp,0(sp)
 4003380:	dec00104 	addi	sp,sp,4
 4003384:	f800283a 	ret

04003388 <alt_write_native_32bit>:
 4003388:	defffd04 	addi	sp,sp,-12
 400338c:	df000215 	stw	fp,8(sp)
 4003390:	df000204 	addi	fp,sp,8
 4003394:	e13ffe15 	stw	r4,-8(fp)
 4003398:	e17fff15 	stw	r5,-4(fp)
 400339c:	e0ffff17 	ldw	r3,-4(fp)
 40033a0:	e0bffe17 	ldw	r2,-8(fp)
 40033a4:	10c00035 	stwio	r3,0(r2)
 40033a8:	e037883a 	mov	sp,fp
 40033ac:	df000017 	ldw	fp,0(sp)
 40033b0:	dec00104 	addi	sp,sp,4
 40033b4:	f800283a 	ret

040033b8 <alt_set_flash_width_func>:
 40033b8:	defffb04 	addi	sp,sp,-20
 40033bc:	df000415 	stw	fp,16(sp)
 40033c0:	df000404 	addi	fp,sp,16
 40033c4:	e13ffd15 	stw	r4,-12(fp)
 40033c8:	e03ffc15 	stw	zero,-16(fp)
 40033cc:	e0bffd17 	ldw	r2,-12(fp)
 40033d0:	10802e17 	ldw	r2,184(r2)
 40033d4:	e0bfff15 	stw	r2,-4(fp)
 40033d8:	e0ffff17 	ldw	r3,-4(fp)
 40033dc:	188000a0 	cmpeqi	r2,r3,2
 40033e0:	1000261e 	bne	r2,zero,400347c <alt_set_flash_width_func+0xc4>
 40033e4:	e0ffff17 	ldw	r3,-4(fp)
 40033e8:	18800120 	cmpeqi	r2,r3,4
 40033ec:	1000391e 	bne	r2,zero,40034d4 <alt_set_flash_width_func+0x11c>
 40033f0:	e0ffff17 	ldw	r3,-4(fp)
 40033f4:	18800060 	cmpeqi	r2,r3,1
 40033f8:	1000011e 	bne	r2,zero,4003400 <alt_set_flash_width_func+0x48>
 40033fc:	00003e06 	br	40034f8 <alt_set_flash_width_func+0x140>
 4003400:	e0fffd17 	ldw	r3,-12(fp)
 4003404:	00810034 	movhi	r2,1024
 4003408:	108cc804 	addi	r2,r2,13088
 400340c:	18803515 	stw	r2,212(r3)
 4003410:	e0bffd17 	ldw	r2,-12(fp)
 4003414:	10802f17 	ldw	r2,188(r2)
 4003418:	10800058 	cmpnei	r2,r2,1
 400341c:	1000051e 	bne	r2,zero,4003434 <alt_set_flash_width_func+0x7c>
 4003420:	e0fffd17 	ldw	r3,-12(fp)
 4003424:	00810034 	movhi	r2,1024
 4003428:	108c5304 	addi	r2,r2,12620
 400342c:	18803315 	stw	r2,204(r3)
 4003430:	00003306 	br	4003500 <alt_set_flash_width_func+0x148>
 4003434:	e0bffd17 	ldw	r2,-12(fp)
 4003438:	10802f17 	ldw	r2,188(r2)
 400343c:	10800098 	cmpnei	r2,r2,2
 4003440:	1000051e 	bne	r2,zero,4003458 <alt_set_flash_width_func+0xa0>
 4003444:	e0fffd17 	ldw	r3,-12(fp)
 4003448:	00810034 	movhi	r2,1024
 400344c:	108c6204 	addi	r2,r2,12680
 4003450:	18803315 	stw	r2,204(r3)
 4003454:	00002a06 	br	4003500 <alt_set_flash_width_func+0x148>
 4003458:	e0bffd17 	ldw	r2,-12(fp)
 400345c:	10802f17 	ldw	r2,188(r2)
 4003460:	10800118 	cmpnei	r2,r2,4
 4003464:	1000261e 	bne	r2,zero,4003500 <alt_set_flash_width_func+0x148>
 4003468:	e0fffd17 	ldw	r3,-12(fp)
 400346c:	00810034 	movhi	r2,1024
 4003470:	108c8104 	addi	r2,r2,12804
 4003474:	18803315 	stw	r2,204(r3)
 4003478:	00002106 	br	4003500 <alt_set_flash_width_func+0x148>
 400347c:	e0fffd17 	ldw	r3,-12(fp)
 4003480:	00810034 	movhi	r2,1024
 4003484:	108cd504 	addi	r2,r2,13140
 4003488:	18803515 	stw	r2,212(r3)
 400348c:	e0bffd17 	ldw	r2,-12(fp)
 4003490:	10802f17 	ldw	r2,188(r2)
 4003494:	10800098 	cmpnei	r2,r2,2
 4003498:	1000051e 	bne	r2,zero,40034b0 <alt_set_flash_width_func+0xf8>
 400349c:	e0fffd17 	ldw	r3,-12(fp)
 40034a0:	00810034 	movhi	r2,1024
 40034a4:	108c9304 	addi	r2,r2,12876
 40034a8:	18803315 	stw	r2,204(r3)
 40034ac:	00001406 	br	4003500 <alt_set_flash_width_func+0x148>
 40034b0:	e0bffd17 	ldw	r2,-12(fp)
 40034b4:	10802f17 	ldw	r2,188(r2)
 40034b8:	10800118 	cmpnei	r2,r2,4
 40034bc:	1000101e 	bne	r2,zero,4003500 <alt_set_flash_width_func+0x148>
 40034c0:	e0fffd17 	ldw	r3,-12(fp)
 40034c4:	00810034 	movhi	r2,1024
 40034c8:	108ca404 	addi	r2,r2,12944
 40034cc:	18803315 	stw	r2,204(r3)
 40034d0:	00000b06 	br	4003500 <alt_set_flash_width_func+0x148>
 40034d4:	e0fffd17 	ldw	r3,-12(fp)
 40034d8:	00810034 	movhi	r2,1024
 40034dc:	108ce204 	addi	r2,r2,13192
 40034e0:	18803515 	stw	r2,212(r3)
 40034e4:	e0fffd17 	ldw	r3,-12(fp)
 40034e8:	00810034 	movhi	r2,1024
 40034ec:	108cb604 	addi	r2,r2,13016
 40034f0:	18803315 	stw	r2,204(r3)
 40034f4:	00000206 	br	4003500 <alt_set_flash_width_func+0x148>
 40034f8:	00bffcc4 	movi	r2,-13
 40034fc:	e0bffc15 	stw	r2,-16(fp)
 4003500:	e0bffc17 	ldw	r2,-16(fp)
 4003504:	1004c03a 	cmpne	r2,r2,zero
 4003508:	10001e1e 	bne	r2,zero,4003584 <alt_set_flash_width_func+0x1cc>
 400350c:	e0bffd17 	ldw	r2,-12(fp)
 4003510:	10802f17 	ldw	r2,188(r2)
 4003514:	e0bffe15 	stw	r2,-8(fp)
 4003518:	e0fffe17 	ldw	r3,-8(fp)
 400351c:	188000a0 	cmpeqi	r2,r3,2
 4003520:	10000c1e 	bne	r2,zero,4003554 <alt_set_flash_width_func+0x19c>
 4003524:	e0fffe17 	ldw	r3,-8(fp)
 4003528:	18800120 	cmpeqi	r2,r3,4
 400352c:	10000e1e 	bne	r2,zero,4003568 <alt_set_flash_width_func+0x1b0>
 4003530:	e0fffe17 	ldw	r3,-8(fp)
 4003534:	18800060 	cmpeqi	r2,r3,1
 4003538:	1000011e 	bne	r2,zero,4003540 <alt_set_flash_width_func+0x188>
 400353c:	00000f06 	br	400357c <alt_set_flash_width_func+0x1c4>
 4003540:	e0fffd17 	ldw	r3,-12(fp)
 4003544:	00810034 	movhi	r2,1024
 4003548:	108c2004 	addi	r2,r2,12416
 400354c:	18803415 	stw	r2,208(r3)
 4003550:	00000c06 	br	4003584 <alt_set_flash_width_func+0x1cc>
 4003554:	e0fffd17 	ldw	r3,-12(fp)
 4003558:	00810034 	movhi	r2,1024
 400355c:	108c3004 	addi	r2,r2,12480
 4003560:	18803415 	stw	r2,208(r3)
 4003564:	00000706 	br	4003584 <alt_set_flash_width_func+0x1cc>
 4003568:	e0fffd17 	ldw	r3,-12(fp)
 400356c:	00810034 	movhi	r2,1024
 4003570:	108c4104 	addi	r2,r2,12548
 4003574:	18803415 	stw	r2,208(r3)
 4003578:	00000206 	br	4003584 <alt_set_flash_width_func+0x1cc>
 400357c:	00bffcc4 	movi	r2,-13
 4003580:	e0bffc15 	stw	r2,-16(fp)
 4003584:	e0bffc17 	ldw	r2,-16(fp)
 4003588:	e037883a 	mov	sp,fp
 400358c:	df000017 	ldw	fp,0(sp)
 4003590:	dec00104 	addi	sp,sp,4
 4003594:	f800283a 	ret

04003598 <alt_set_flash_algorithm_func>:
 4003598:	defffc04 	addi	sp,sp,-16
 400359c:	df000315 	stw	fp,12(sp)
 40035a0:	df000304 	addi	fp,sp,12
 40035a4:	e13ffe15 	stw	r4,-8(fp)
 40035a8:	e03ffd15 	stw	zero,-12(fp)
 40035ac:	e0bffe17 	ldw	r2,-8(fp)
 40035b0:	10802d17 	ldw	r2,180(r2)
 40035b4:	e0bfff15 	stw	r2,-4(fp)
 40035b8:	e0ffff17 	ldw	r3,-4(fp)
 40035bc:	188000a0 	cmpeqi	r2,r3,2
 40035c0:	1000071e 	bne	r2,zero,40035e0 <alt_set_flash_algorithm_func+0x48>
 40035c4:	e0ffff17 	ldw	r3,-4(fp)
 40035c8:	188000e0 	cmpeqi	r2,r3,3
 40035cc:	10000d1e 	bne	r2,zero,4003604 <alt_set_flash_algorithm_func+0x6c>
 40035d0:	e0ffff17 	ldw	r3,-4(fp)
 40035d4:	18800060 	cmpeqi	r2,r3,1
 40035d8:	10000a1e 	bne	r2,zero,4003604 <alt_set_flash_algorithm_func+0x6c>
 40035dc:	00001206 	br	4003628 <alt_set_flash_algorithm_func+0x90>
 40035e0:	e0fffe17 	ldw	r3,-8(fp)
 40035e4:	00810034 	movhi	r2,1024
 40035e8:	109e1704 	addi	r2,r2,30812
 40035ec:	18800815 	stw	r2,32(r3)
 40035f0:	e0fffe17 	ldw	r3,-8(fp)
 40035f4:	00810034 	movhi	r2,1024
 40035f8:	109dfd04 	addi	r2,r2,30708
 40035fc:	18800915 	stw	r2,36(r3)
 4003600:	00000b06 	br	4003630 <alt_set_flash_algorithm_func+0x98>
 4003604:	e0fffe17 	ldw	r3,-8(fp)
 4003608:	00810034 	movhi	r2,1024
 400360c:	109f3604 	addi	r2,r2,31960
 4003610:	18800815 	stw	r2,32(r3)
 4003614:	e0fffe17 	ldw	r3,-8(fp)
 4003618:	00810034 	movhi	r2,1024
 400361c:	109f1504 	addi	r2,r2,31828
 4003620:	18800915 	stw	r2,36(r3)
 4003624:	00000206 	br	4003630 <alt_set_flash_algorithm_func+0x98>
 4003628:	00bffec4 	movi	r2,-5
 400362c:	e0bffd15 	stw	r2,-12(fp)
 4003630:	e0bffd17 	ldw	r2,-12(fp)
 4003634:	e037883a 	mov	sp,fp
 4003638:	df000017 	ldw	fp,0(sp)
 400363c:	dec00104 	addi	sp,sp,4
 4003640:	f800283a 	ret

04003644 <alt_read_16bit_query_entry>:
 4003644:	defffb04 	addi	sp,sp,-20
 4003648:	dfc00415 	stw	ra,16(sp)
 400364c:	df000315 	stw	fp,12(sp)
 4003650:	df000304 	addi	fp,sp,12
 4003654:	e13ffe15 	stw	r4,-8(fp)
 4003658:	e17fff15 	stw	r5,-4(fp)
 400365c:	e0bffe17 	ldw	r2,-8(fp)
 4003660:	10803417 	ldw	r2,208(r2)
 4003664:	e13ffe17 	ldw	r4,-8(fp)
 4003668:	e17fff17 	ldw	r5,-4(fp)
 400366c:	103ee83a 	callr	r2
 4003670:	10803fcc 	andi	r2,r2,255
 4003674:	e0bffd0d 	sth	r2,-12(fp)
 4003678:	e0bffe17 	ldw	r2,-8(fp)
 400367c:	10c03417 	ldw	r3,208(r2)
 4003680:	e0bfff17 	ldw	r2,-4(fp)
 4003684:	11400044 	addi	r5,r2,1
 4003688:	e13ffe17 	ldw	r4,-8(fp)
 400368c:	183ee83a 	callr	r3
 4003690:	10803fcc 	andi	r2,r2,255
 4003694:	1004923a 	slli	r2,r2,8
 4003698:	1007883a 	mov	r3,r2
 400369c:	e0bffd0b 	ldhu	r2,-12(fp)
 40036a0:	1884b03a 	or	r2,r3,r2
 40036a4:	e0bffd0d 	sth	r2,-12(fp)
 40036a8:	e0bffd0b 	ldhu	r2,-12(fp)
 40036ac:	e037883a 	mov	sp,fp
 40036b0:	dfc00117 	ldw	ra,4(sp)
 40036b4:	df000017 	ldw	fp,0(sp)
 40036b8:	dec00204 	addi	sp,sp,8
 40036bc:	f800283a 	ret

040036c0 <alt_read_cfi_table>:
 40036c0:	defff204 	addi	sp,sp,-56
 40036c4:	dfc00d15 	stw	ra,52(sp)
 40036c8:	df000c15 	stw	fp,48(sp)
 40036cc:	dc000b15 	stw	r16,44(sp)
 40036d0:	df000b04 	addi	fp,sp,44
 40036d4:	e13fff15 	stw	r4,-4(fp)
 40036d8:	e03ffb15 	stw	zero,-20(fp)
 40036dc:	e03ffa15 	stw	zero,-24(fp)
 40036e0:	e03ff615 	stw	zero,-40(fp)
 40036e4:	e13fff17 	ldw	r4,-4(fp)
 40036e8:	40043ec0 	call	40043ec <alt_check_primary_table>
 40036ec:	e0bffb15 	stw	r2,-20(fp)
 40036f0:	e0bffb17 	ldw	r2,-20(fp)
 40036f4:	1004c03a 	cmpne	r2,r2,zero
 40036f8:	10014a1e 	bne	r2,zero,4003c24 <alt_read_cfi_table+0x564>
 40036fc:	e0bfff17 	ldw	r2,-4(fp)
 4003700:	10803417 	ldw	r2,208(r2)
 4003704:	e13fff17 	ldw	r4,-4(fp)
 4003708:	014004c4 	movi	r5,19
 400370c:	103ee83a 	callr	r2
 4003710:	10c03fcc 	andi	r3,r2,255
 4003714:	e0bfff17 	ldw	r2,-4(fp)
 4003718:	10c02d15 	stw	r3,180(r2)
 400371c:	e0bfff17 	ldw	r2,-4(fp)
 4003720:	10803417 	ldw	r2,208(r2)
 4003724:	e13fff17 	ldw	r4,-4(fp)
 4003728:	014007c4 	movi	r5,31
 400372c:	103ee83a 	callr	r2
 4003730:	10803fcc 	andi	r2,r2,255
 4003734:	e0bff815 	stw	r2,-32(fp)
 4003738:	e0bfff17 	ldw	r2,-4(fp)
 400373c:	10803417 	ldw	r2,208(r2)
 4003740:	e13fff17 	ldw	r4,-4(fp)
 4003744:	014008c4 	movi	r5,35
 4003748:	103ee83a 	callr	r2
 400374c:	10803fcc 	andi	r2,r2,255
 4003750:	e0bff715 	stw	r2,-36(fp)
 4003754:	e0bff817 	ldw	r2,-32(fp)
 4003758:	1005003a 	cmpeq	r2,r2,zero
 400375c:	1000031e 	bne	r2,zero,400376c <alt_read_cfi_table+0xac>
 4003760:	e0bff717 	ldw	r2,-36(fp)
 4003764:	1004c03a 	cmpne	r2,r2,zero
 4003768:	1000041e 	bne	r2,zero,400377c <alt_read_cfi_table+0xbc>
 400376c:	e0ffff17 	ldw	r3,-4(fp)
 4003770:	0080fa04 	movi	r2,1000
 4003774:	18803015 	stw	r2,192(r3)
 4003778:	00000706 	br	4003798 <alt_read_cfi_table+0xd8>
 400377c:	00c00044 	movi	r3,1
 4003780:	e0bff817 	ldw	r2,-32(fp)
 4003784:	1886983a 	sll	r3,r3,r2
 4003788:	e0bff717 	ldw	r2,-36(fp)
 400378c:	1886983a 	sll	r3,r3,r2
 4003790:	e0bfff17 	ldw	r2,-4(fp)
 4003794:	10c03015 	stw	r3,192(r2)
 4003798:	e0bfff17 	ldw	r2,-4(fp)
 400379c:	10803417 	ldw	r2,208(r2)
 40037a0:	e13fff17 	ldw	r4,-4(fp)
 40037a4:	01400844 	movi	r5,33
 40037a8:	103ee83a 	callr	r2
 40037ac:	10803fcc 	andi	r2,r2,255
 40037b0:	e0bff815 	stw	r2,-32(fp)
 40037b4:	e0bfff17 	ldw	r2,-4(fp)
 40037b8:	10803417 	ldw	r2,208(r2)
 40037bc:	e13fff17 	ldw	r4,-4(fp)
 40037c0:	01400944 	movi	r5,37
 40037c4:	103ee83a 	callr	r2
 40037c8:	10803fcc 	andi	r2,r2,255
 40037cc:	e0bff715 	stw	r2,-36(fp)
 40037d0:	e0bff817 	ldw	r2,-32(fp)
 40037d4:	1005003a 	cmpeq	r2,r2,zero
 40037d8:	1000031e 	bne	r2,zero,40037e8 <alt_read_cfi_table+0x128>
 40037dc:	e0bff717 	ldw	r2,-36(fp)
 40037e0:	1004c03a 	cmpne	r2,r2,zero
 40037e4:	1000051e 	bne	r2,zero,40037fc <alt_read_cfi_table+0x13c>
 40037e8:	e0ffff17 	ldw	r3,-4(fp)
 40037ec:	00804c74 	movhi	r2,305
 40037f0:	108b4004 	addi	r2,r2,11520
 40037f4:	18803115 	stw	r2,196(r3)
 40037f8:	00000806 	br	400381c <alt_read_cfi_table+0x15c>
 40037fc:	00c00044 	movi	r3,1
 4003800:	e0bff817 	ldw	r2,-32(fp)
 4003804:	1886983a 	sll	r3,r3,r2
 4003808:	e0bff717 	ldw	r2,-36(fp)
 400380c:	1884983a 	sll	r2,r3,r2
 4003810:	10c0fa24 	muli	r3,r2,1000
 4003814:	e0bfff17 	ldw	r2,-4(fp)
 4003818:	10c03115 	stw	r3,196(r2)
 400381c:	e0bfff17 	ldw	r2,-4(fp)
 4003820:	10803417 	ldw	r2,208(r2)
 4003824:	e13fff17 	ldw	r4,-4(fp)
 4003828:	014009c4 	movi	r5,39
 400382c:	103ee83a 	callr	r2
 4003830:	10c03fcc 	andi	r3,r2,255
 4003834:	00800044 	movi	r2,1
 4003838:	10c4983a 	sll	r2,r2,r3
 400383c:	e0bffc15 	stw	r2,-16(fp)
 4003840:	e0bfff17 	ldw	r2,-4(fp)
 4003844:	10803417 	ldw	r2,208(r2)
 4003848:	e13fff17 	ldw	r4,-4(fp)
 400384c:	01400b04 	movi	r5,44
 4003850:	103ee83a 	callr	r2
 4003854:	10c03fcc 	andi	r3,r2,255
 4003858:	e0bfff17 	ldw	r2,-4(fp)
 400385c:	10c00c15 	stw	r3,48(r2)
 4003860:	e0bfff17 	ldw	r2,-4(fp)
 4003864:	10800c17 	ldw	r2,48(r2)
 4003868:	10800250 	cmplti	r2,r2,9
 400386c:	1000031e 	bne	r2,zero,400387c <alt_read_cfi_table+0x1bc>
 4003870:	00bffd04 	movi	r2,-12
 4003874:	e0bffb15 	stw	r2,-20(fp)
 4003878:	00005e06 	br	40039f4 <alt_read_cfi_table+0x334>
 400387c:	e03ffe15 	stw	zero,-8(fp)
 4003880:	00005306 	br	40039d0 <alt_read_cfi_table+0x310>
 4003884:	e43ffe17 	ldw	r16,-8(fp)
 4003888:	e0bffe17 	ldw	r2,-8(fp)
 400388c:	1085883a 	add	r2,r2,r2
 4003890:	1085883a 	add	r2,r2,r2
 4003894:	11400b44 	addi	r5,r2,45
 4003898:	e13fff17 	ldw	r4,-4(fp)
 400389c:	40036440 	call	4003644 <alt_read_16bit_query_entry>
 40038a0:	113fffcc 	andi	r4,r2,65535
 40038a4:	e0ffff17 	ldw	r3,-4(fp)
 40038a8:	8004913a 	slli	r2,r16,4
 40038ac:	10c5883a 	add	r2,r2,r3
 40038b0:	10800f04 	addi	r2,r2,60
 40038b4:	11000015 	stw	r4,0(r2)
 40038b8:	e17ffe17 	ldw	r5,-8(fp)
 40038bc:	e0bffe17 	ldw	r2,-8(fp)
 40038c0:	e0ffff17 	ldw	r3,-4(fp)
 40038c4:	1004913a 	slli	r2,r2,4
 40038c8:	10c5883a 	add	r2,r2,r3
 40038cc:	10800f04 	addi	r2,r2,60
 40038d0:	10800017 	ldw	r2,0(r2)
 40038d4:	11000044 	addi	r4,r2,1
 40038d8:	e0ffff17 	ldw	r3,-4(fp)
 40038dc:	2804913a 	slli	r2,r5,4
 40038e0:	10c5883a 	add	r2,r2,r3
 40038e4:	10800f04 	addi	r2,r2,60
 40038e8:	11000015 	stw	r4,0(r2)
 40038ec:	e43ffe17 	ldw	r16,-8(fp)
 40038f0:	e0bffe17 	ldw	r2,-8(fp)
 40038f4:	1085883a 	add	r2,r2,r2
 40038f8:	1085883a 	add	r2,r2,r2
 40038fc:	11400bc4 	addi	r5,r2,47
 4003900:	e13fff17 	ldw	r4,-4(fp)
 4003904:	40036440 	call	4003644 <alt_read_16bit_query_entry>
 4003908:	113fffcc 	andi	r4,r2,65535
 400390c:	e0ffff17 	ldw	r3,-4(fp)
 4003910:	8004913a 	slli	r2,r16,4
 4003914:	10c5883a 	add	r2,r2,r3
 4003918:	10801004 	addi	r2,r2,64
 400391c:	11000015 	stw	r4,0(r2)
 4003920:	e17ffe17 	ldw	r5,-8(fp)
 4003924:	e0bffe17 	ldw	r2,-8(fp)
 4003928:	e0ffff17 	ldw	r3,-4(fp)
 400392c:	1004913a 	slli	r2,r2,4
 4003930:	10c5883a 	add	r2,r2,r3
 4003934:	10801004 	addi	r2,r2,64
 4003938:	10800017 	ldw	r2,0(r2)
 400393c:	1008923a 	slli	r4,r2,8
 4003940:	e0ffff17 	ldw	r3,-4(fp)
 4003944:	2804913a 	slli	r2,r5,4
 4003948:	10c5883a 	add	r2,r2,r3
 400394c:	10801004 	addi	r2,r2,64
 4003950:	11000015 	stw	r4,0(r2)
 4003954:	e17ffe17 	ldw	r5,-8(fp)
 4003958:	e0bffe17 	ldw	r2,-8(fp)
 400395c:	e0ffff17 	ldw	r3,-4(fp)
 4003960:	1004913a 	slli	r2,r2,4
 4003964:	10c5883a 	add	r2,r2,r3
 4003968:	10800f04 	addi	r2,r2,60
 400396c:	11000017 	ldw	r4,0(r2)
 4003970:	e0bffe17 	ldw	r2,-8(fp)
 4003974:	e0ffff17 	ldw	r3,-4(fp)
 4003978:	1004913a 	slli	r2,r2,4
 400397c:	10c5883a 	add	r2,r2,r3
 4003980:	10801004 	addi	r2,r2,64
 4003984:	10800017 	ldw	r2,0(r2)
 4003988:	2089383a 	mul	r4,r4,r2
 400398c:	e0ffff17 	ldw	r3,-4(fp)
 4003990:	2804913a 	slli	r2,r5,4
 4003994:	10c5883a 	add	r2,r2,r3
 4003998:	10800e04 	addi	r2,r2,56
 400399c:	11000015 	stw	r4,0(r2)
 40039a0:	e0bffe17 	ldw	r2,-8(fp)
 40039a4:	e0ffff17 	ldw	r3,-4(fp)
 40039a8:	1004913a 	slli	r2,r2,4
 40039ac:	10c5883a 	add	r2,r2,r3
 40039b0:	10800e04 	addi	r2,r2,56
 40039b4:	10c00017 	ldw	r3,0(r2)
 40039b8:	e0bffa17 	ldw	r2,-24(fp)
 40039bc:	10c5883a 	add	r2,r2,r3
 40039c0:	e0bffa15 	stw	r2,-24(fp)
 40039c4:	e0bffe17 	ldw	r2,-8(fp)
 40039c8:	10800044 	addi	r2,r2,1
 40039cc:	e0bffe15 	stw	r2,-8(fp)
 40039d0:	e0bfff17 	ldw	r2,-4(fp)
 40039d4:	10c00c17 	ldw	r3,48(r2)
 40039d8:	e0bffe17 	ldw	r2,-8(fp)
 40039dc:	10ffa916 	blt	r2,r3,4003884 <alt_read_cfi_table+0x1c4>
 40039e0:	e0fffa17 	ldw	r3,-24(fp)
 40039e4:	e0bffc17 	ldw	r2,-16(fp)
 40039e8:	18800226 	beq	r3,r2,40039f4 <alt_read_cfi_table+0x334>
 40039ec:	00bffb44 	movi	r2,-19
 40039f0:	e0bffb15 	stw	r2,-20(fp)
 40039f4:	e0bfff17 	ldw	r2,-4(fp)
 40039f8:	10c03417 	ldw	r3,208(r2)
 40039fc:	e0bfff17 	ldw	r2,-4(fp)
 4003a00:	10803217 	ldw	r2,200(r2)
 4003a04:	114003c4 	addi	r5,r2,15
 4003a08:	e13fff17 	ldw	r4,-4(fp)
 4003a0c:	183ee83a 	callr	r3
 4003a10:	e0bff505 	stb	r2,-44(fp)
 4003a14:	e0bfff17 	ldw	r2,-4(fp)
 4003a18:	10802d17 	ldw	r2,180(r2)
 4003a1c:	10800098 	cmpnei	r2,r2,2
 4003a20:	1000601e 	bne	r2,zero,4003ba4 <alt_read_cfi_table+0x4e4>
 4003a24:	e0bff503 	ldbu	r2,-44(fp)
 4003a28:	108000d8 	cmpnei	r2,r2,3
 4003a2c:	10005d1e 	bne	r2,zero,4003ba4 <alt_read_cfi_table+0x4e4>
 4003a30:	e0bfff17 	ldw	r2,-4(fp)
 4003a34:	10800c17 	ldw	r2,48(r2)
 4003a38:	10bfffc4 	addi	r2,r2,-1
 4003a3c:	e0bffe15 	stw	r2,-8(fp)
 4003a40:	e03ffd15 	stw	zero,-12(fp)
 4003a44:	00005406 	br	4003b98 <alt_read_cfi_table+0x4d8>
 4003a48:	e0bffe17 	ldw	r2,-8(fp)
 4003a4c:	e0ffff17 	ldw	r3,-4(fp)
 4003a50:	1004913a 	slli	r2,r2,4
 4003a54:	10c5883a 	add	r2,r2,r3
 4003a58:	10800e04 	addi	r2,r2,56
 4003a5c:	10800017 	ldw	r2,0(r2)
 4003a60:	e0bff915 	stw	r2,-28(fp)
 4003a64:	e17ffe17 	ldw	r5,-8(fp)
 4003a68:	e0bffd17 	ldw	r2,-12(fp)
 4003a6c:	e0ffff17 	ldw	r3,-4(fp)
 4003a70:	1004913a 	slli	r2,r2,4
 4003a74:	10c5883a 	add	r2,r2,r3
 4003a78:	10800e04 	addi	r2,r2,56
 4003a7c:	11000017 	ldw	r4,0(r2)
 4003a80:	e0ffff17 	ldw	r3,-4(fp)
 4003a84:	2804913a 	slli	r2,r5,4
 4003a88:	10c5883a 	add	r2,r2,r3
 4003a8c:	10800e04 	addi	r2,r2,56
 4003a90:	11000015 	stw	r4,0(r2)
 4003a94:	e0bffd17 	ldw	r2,-12(fp)
 4003a98:	e0ffff17 	ldw	r3,-4(fp)
 4003a9c:	1004913a 	slli	r2,r2,4
 4003aa0:	10c5883a 	add	r2,r2,r3
 4003aa4:	10c00e04 	addi	r3,r2,56
 4003aa8:	e0bff917 	ldw	r2,-28(fp)
 4003aac:	18800015 	stw	r2,0(r3)
 4003ab0:	e0bffe17 	ldw	r2,-8(fp)
 4003ab4:	e0ffff17 	ldw	r3,-4(fp)
 4003ab8:	1004913a 	slli	r2,r2,4
 4003abc:	10c5883a 	add	r2,r2,r3
 4003ac0:	10801004 	addi	r2,r2,64
 4003ac4:	10800017 	ldw	r2,0(r2)
 4003ac8:	e0bff915 	stw	r2,-28(fp)
 4003acc:	e17ffe17 	ldw	r5,-8(fp)
 4003ad0:	e0bffd17 	ldw	r2,-12(fp)
 4003ad4:	e0ffff17 	ldw	r3,-4(fp)
 4003ad8:	1004913a 	slli	r2,r2,4
 4003adc:	10c5883a 	add	r2,r2,r3
 4003ae0:	10801004 	addi	r2,r2,64
 4003ae4:	11000017 	ldw	r4,0(r2)
 4003ae8:	e0ffff17 	ldw	r3,-4(fp)
 4003aec:	2804913a 	slli	r2,r5,4
 4003af0:	10c5883a 	add	r2,r2,r3
 4003af4:	10801004 	addi	r2,r2,64
 4003af8:	11000015 	stw	r4,0(r2)
 4003afc:	e0bffd17 	ldw	r2,-12(fp)
 4003b00:	e0ffff17 	ldw	r3,-4(fp)
 4003b04:	1004913a 	slli	r2,r2,4
 4003b08:	10c5883a 	add	r2,r2,r3
 4003b0c:	10c01004 	addi	r3,r2,64
 4003b10:	e0bff917 	ldw	r2,-28(fp)
 4003b14:	18800015 	stw	r2,0(r3)
 4003b18:	e0bffe17 	ldw	r2,-8(fp)
 4003b1c:	e0ffff17 	ldw	r3,-4(fp)
 4003b20:	1004913a 	slli	r2,r2,4
 4003b24:	10c5883a 	add	r2,r2,r3
 4003b28:	10800f04 	addi	r2,r2,60
 4003b2c:	10800017 	ldw	r2,0(r2)
 4003b30:	e0bff915 	stw	r2,-28(fp)
 4003b34:	e17ffe17 	ldw	r5,-8(fp)
 4003b38:	e0bffd17 	ldw	r2,-12(fp)
 4003b3c:	e0ffff17 	ldw	r3,-4(fp)
 4003b40:	1004913a 	slli	r2,r2,4
 4003b44:	10c5883a 	add	r2,r2,r3
 4003b48:	10800f04 	addi	r2,r2,60
 4003b4c:	11000017 	ldw	r4,0(r2)
 4003b50:	e0ffff17 	ldw	r3,-4(fp)
 4003b54:	2804913a 	slli	r2,r5,4
 4003b58:	10c5883a 	add	r2,r2,r3
 4003b5c:	10800f04 	addi	r2,r2,60
 4003b60:	11000015 	stw	r4,0(r2)
 4003b64:	e0bffd17 	ldw	r2,-12(fp)
 4003b68:	e0ffff17 	ldw	r3,-4(fp)
 4003b6c:	1004913a 	slli	r2,r2,4
 4003b70:	10c5883a 	add	r2,r2,r3
 4003b74:	10c00f04 	addi	r3,r2,60
 4003b78:	e0bff917 	ldw	r2,-28(fp)
 4003b7c:	18800015 	stw	r2,0(r3)
 4003b80:	e0bffe17 	ldw	r2,-8(fp)
 4003b84:	10bfffc4 	addi	r2,r2,-1
 4003b88:	e0bffe15 	stw	r2,-8(fp)
 4003b8c:	e0bffd17 	ldw	r2,-12(fp)
 4003b90:	10800044 	addi	r2,r2,1
 4003b94:	e0bffd15 	stw	r2,-12(fp)
 4003b98:	e0fffd17 	ldw	r3,-12(fp)
 4003b9c:	e0bffe17 	ldw	r2,-8(fp)
 4003ba0:	10ffa90e 	bge	r2,r3,4003a48 <alt_read_cfi_table+0x388>
 4003ba4:	e03ffe15 	stw	zero,-8(fp)
 4003ba8:	00001306 	br	4003bf8 <alt_read_cfi_table+0x538>
 4003bac:	e0bffe17 	ldw	r2,-8(fp)
 4003bb0:	e0ffff17 	ldw	r3,-4(fp)
 4003bb4:	1004913a 	slli	r2,r2,4
 4003bb8:	10c5883a 	add	r2,r2,r3
 4003bbc:	10c00d04 	addi	r3,r2,52
 4003bc0:	e0bff617 	ldw	r2,-40(fp)
 4003bc4:	18800015 	stw	r2,0(r3)
 4003bc8:	e0bffe17 	ldw	r2,-8(fp)
 4003bcc:	e0ffff17 	ldw	r3,-4(fp)
 4003bd0:	1004913a 	slli	r2,r2,4
 4003bd4:	10c5883a 	add	r2,r2,r3
 4003bd8:	10800e04 	addi	r2,r2,56
 4003bdc:	10c00017 	ldw	r3,0(r2)
 4003be0:	e0bff617 	ldw	r2,-40(fp)
 4003be4:	10c5883a 	add	r2,r2,r3
 4003be8:	e0bff615 	stw	r2,-40(fp)
 4003bec:	e0bffe17 	ldw	r2,-8(fp)
 4003bf0:	10800044 	addi	r2,r2,1
 4003bf4:	e0bffe15 	stw	r2,-8(fp)
 4003bf8:	e0bfff17 	ldw	r2,-4(fp)
 4003bfc:	10c00c17 	ldw	r3,48(r2)
 4003c00:	e0bffe17 	ldw	r2,-8(fp)
 4003c04:	10ffe916 	blt	r2,r3,4003bac <alt_read_cfi_table+0x4ec>
 4003c08:	e0bfff17 	ldw	r2,-4(fp)
 4003c0c:	10c03317 	ldw	r3,204(r2)
 4003c10:	e0bfff17 	ldw	r2,-4(fp)
 4003c14:	11000a17 	ldw	r4,40(r2)
 4003c18:	01401544 	movi	r5,85
 4003c1c:	01803fc4 	movi	r6,255
 4003c20:	183ee83a 	callr	r3
 4003c24:	e0bffb17 	ldw	r2,-20(fp)
 4003c28:	e037883a 	mov	sp,fp
 4003c2c:	dfc00217 	ldw	ra,8(sp)
 4003c30:	df000117 	ldw	fp,4(sp)
 4003c34:	dc000017 	ldw	r16,0(sp)
 4003c38:	dec00304 	addi	sp,sp,12
 4003c3c:	f800283a 	ret

04003c40 <alt_read_cfi_width>:
 4003c40:	defff704 	addi	sp,sp,-36
 4003c44:	dfc00815 	stw	ra,32(sp)
 4003c48:	df000715 	stw	fp,28(sp)
 4003c4c:	df000704 	addi	fp,sp,28
 4003c50:	e13fff15 	stw	r4,-4(fp)
 4003c54:	e03ff915 	stw	zero,-28(fp)
 4003c58:	e0bfff17 	ldw	r2,-4(fp)
 4003c5c:	11000a17 	ldw	r4,40(r2)
 4003c60:	01401544 	movi	r5,85
 4003c64:	01802604 	movi	r6,152
 4003c68:	400314c0 	call	400314c <alt_write_flash_command_8bit_device_8bit_mode>
 4003c6c:	e03ffb15 	stw	zero,-20(fp)
 4003c70:	00000f06 	br	4003cb0 <alt_read_cfi_width+0x70>
 4003c74:	e13ffb17 	ldw	r4,-20(fp)
 4003c78:	e0bfff17 	ldw	r2,-4(fp)
 4003c7c:	10800a17 	ldw	r2,40(r2)
 4003c80:	1007883a 	mov	r3,r2
 4003c84:	e0bffb17 	ldw	r2,-20(fp)
 4003c88:	1885883a 	add	r2,r3,r2
 4003c8c:	10800404 	addi	r2,r2,16
 4003c90:	10800023 	ldbuio	r2,0(r2)
 4003c94:	1007883a 	mov	r3,r2
 4003c98:	e0bffc04 	addi	r2,fp,-16
 4003c9c:	1105883a 	add	r2,r2,r4
 4003ca0:	10c00005 	stb	r3,0(r2)
 4003ca4:	e0bffb17 	ldw	r2,-20(fp)
 4003ca8:	10800044 	addi	r2,r2,1
 4003cac:	e0bffb15 	stw	r2,-20(fp)
 4003cb0:	e0bffb17 	ldw	r2,-20(fp)
 4003cb4:	108000d0 	cmplti	r2,r2,3
 4003cb8:	103fee1e 	bne	r2,zero,4003c74 <alt_read_cfi_width+0x34>
 4003cbc:	e0bffc03 	ldbu	r2,-16(fp)
 4003cc0:	10803fcc 	andi	r2,r2,255
 4003cc4:	10801458 	cmpnei	r2,r2,81
 4003cc8:	10001d1e 	bne	r2,zero,4003d40 <alt_read_cfi_width+0x100>
 4003ccc:	e0bffc43 	ldbu	r2,-15(fp)
 4003cd0:	10803fcc 	andi	r2,r2,255
 4003cd4:	10801498 	cmpnei	r2,r2,82
 4003cd8:	1000191e 	bne	r2,zero,4003d40 <alt_read_cfi_width+0x100>
 4003cdc:	e0bffc83 	ldbu	r2,-14(fp)
 4003ce0:	10803fcc 	andi	r2,r2,255
 4003ce4:	10801658 	cmpnei	r2,r2,89
 4003ce8:	1000151e 	bne	r2,zero,4003d40 <alt_read_cfi_width+0x100>
 4003cec:	e0ffff17 	ldw	r3,-4(fp)
 4003cf0:	00800044 	movi	r2,1
 4003cf4:	18802e15 	stw	r2,184(r3)
 4003cf8:	e0ffff17 	ldw	r3,-4(fp)
 4003cfc:	00800044 	movi	r2,1
 4003d00:	18802f15 	stw	r2,188(r3)
 4003d04:	e0bfff17 	ldw	r2,-4(fp)
 4003d08:	10800a17 	ldw	r2,40(r2)
 4003d0c:	10800a04 	addi	r2,r2,40
 4003d10:	1080002b 	ldhuio	r2,0(r2)
 4003d14:	e0bffa0d 	sth	r2,-24(fp)
 4003d18:	e0bffa0b 	ldhu	r2,-24(fp)
 4003d1c:	10800044 	addi	r2,r2,1
 4003d20:	e0bffa0d 	sth	r2,-24(fp)
 4003d24:	e0bffa0b 	ldhu	r2,-24(fp)
 4003d28:	1080004c 	andi	r2,r2,1
 4003d2c:	1004c03a 	cmpne	r2,r2,zero
 4003d30:	1001a81e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4003d34:	00bffb44 	movi	r2,-19
 4003d38:	e0bff915 	stw	r2,-28(fp)
 4003d3c:	0001a506 	br	40043d4 <alt_read_cfi_width+0x794>
 4003d40:	e0bfff17 	ldw	r2,-4(fp)
 4003d44:	11000a17 	ldw	r4,40(r2)
 4003d48:	01401544 	movi	r5,85
 4003d4c:	01802604 	movi	r6,152
 4003d50:	40031880 	call	4003188 <alt_write_flash_command_16bit_device_8bit_mode>
 4003d54:	e03ffb15 	stw	zero,-20(fp)
 4003d58:	00000f06 	br	4003d98 <alt_read_cfi_width+0x158>
 4003d5c:	e13ffb17 	ldw	r4,-20(fp)
 4003d60:	e0bfff17 	ldw	r2,-4(fp)
 4003d64:	10800a17 	ldw	r2,40(r2)
 4003d68:	1007883a 	mov	r3,r2
 4003d6c:	e0bffb17 	ldw	r2,-20(fp)
 4003d70:	1885883a 	add	r2,r3,r2
 4003d74:	10800804 	addi	r2,r2,32
 4003d78:	10800023 	ldbuio	r2,0(r2)
 4003d7c:	1007883a 	mov	r3,r2
 4003d80:	e0bffc04 	addi	r2,fp,-16
 4003d84:	1105883a 	add	r2,r2,r4
 4003d88:	10c00005 	stb	r3,0(r2)
 4003d8c:	e0bffb17 	ldw	r2,-20(fp)
 4003d90:	10800044 	addi	r2,r2,1
 4003d94:	e0bffb15 	stw	r2,-20(fp)
 4003d98:	e0bffb17 	ldw	r2,-20(fp)
 4003d9c:	10800190 	cmplti	r2,r2,6
 4003da0:	103fee1e 	bne	r2,zero,4003d5c <alt_read_cfi_width+0x11c>
 4003da4:	e0bffc03 	ldbu	r2,-16(fp)
 4003da8:	10803fcc 	andi	r2,r2,255
 4003dac:	10801458 	cmpnei	r2,r2,81
 4003db0:	1000291e 	bne	r2,zero,4003e58 <alt_read_cfi_width+0x218>
 4003db4:	e0bffc43 	ldbu	r2,-15(fp)
 4003db8:	10803fcc 	andi	r2,r2,255
 4003dbc:	10801458 	cmpnei	r2,r2,81
 4003dc0:	1000251e 	bne	r2,zero,4003e58 <alt_read_cfi_width+0x218>
 4003dc4:	e0bffc83 	ldbu	r2,-14(fp)
 4003dc8:	10803fcc 	andi	r2,r2,255
 4003dcc:	10801498 	cmpnei	r2,r2,82
 4003dd0:	1000211e 	bne	r2,zero,4003e58 <alt_read_cfi_width+0x218>
 4003dd4:	e0bffcc3 	ldbu	r2,-13(fp)
 4003dd8:	10803fcc 	andi	r2,r2,255
 4003ddc:	10801498 	cmpnei	r2,r2,82
 4003de0:	10001d1e 	bne	r2,zero,4003e58 <alt_read_cfi_width+0x218>
 4003de4:	e0bffd03 	ldbu	r2,-12(fp)
 4003de8:	10803fcc 	andi	r2,r2,255
 4003dec:	10801658 	cmpnei	r2,r2,89
 4003df0:	1000191e 	bne	r2,zero,4003e58 <alt_read_cfi_width+0x218>
 4003df4:	e0bffd43 	ldbu	r2,-11(fp)
 4003df8:	10803fcc 	andi	r2,r2,255
 4003dfc:	10801658 	cmpnei	r2,r2,89
 4003e00:	1000151e 	bne	r2,zero,4003e58 <alt_read_cfi_width+0x218>
 4003e04:	e0ffff17 	ldw	r3,-4(fp)
 4003e08:	00800044 	movi	r2,1
 4003e0c:	18802e15 	stw	r2,184(r3)
 4003e10:	e0ffff17 	ldw	r3,-4(fp)
 4003e14:	00800084 	movi	r2,2
 4003e18:	18802f15 	stw	r2,188(r3)
 4003e1c:	e0bfff17 	ldw	r2,-4(fp)
 4003e20:	10800a17 	ldw	r2,40(r2)
 4003e24:	10801404 	addi	r2,r2,80
 4003e28:	1080002b 	ldhuio	r2,0(r2)
 4003e2c:	e0bffa0d 	sth	r2,-24(fp)
 4003e30:	e0bffa0b 	ldhu	r2,-24(fp)
 4003e34:	10800044 	addi	r2,r2,1
 4003e38:	e0bffa0d 	sth	r2,-24(fp)
 4003e3c:	e0bffa0b 	ldhu	r2,-24(fp)
 4003e40:	1080004c 	andi	r2,r2,1
 4003e44:	1004c03a 	cmpne	r2,r2,zero
 4003e48:	1001621e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4003e4c:	00bffb44 	movi	r2,-19
 4003e50:	e0bff915 	stw	r2,-28(fp)
 4003e54:	00015f06 	br	40043d4 <alt_read_cfi_width+0x794>
 4003e58:	e0bfff17 	ldw	r2,-4(fp)
 4003e5c:	11000a17 	ldw	r4,40(r2)
 4003e60:	01401544 	movi	r5,85
 4003e64:	01802604 	movi	r6,152
 4003e68:	400324c0 	call	400324c <alt_write_flash_command_16bit_device_16bit_mode>
 4003e6c:	e03ffb15 	stw	zero,-20(fp)
 4003e70:	00000f06 	br	4003eb0 <alt_read_cfi_width+0x270>
 4003e74:	e13ffb17 	ldw	r4,-20(fp)
 4003e78:	e0bfff17 	ldw	r2,-4(fp)
 4003e7c:	10800a17 	ldw	r2,40(r2)
 4003e80:	1007883a 	mov	r3,r2
 4003e84:	e0bffb17 	ldw	r2,-20(fp)
 4003e88:	1885883a 	add	r2,r3,r2
 4003e8c:	10800804 	addi	r2,r2,32
 4003e90:	10800023 	ldbuio	r2,0(r2)
 4003e94:	1007883a 	mov	r3,r2
 4003e98:	e0bffc04 	addi	r2,fp,-16
 4003e9c:	1105883a 	add	r2,r2,r4
 4003ea0:	10c00005 	stb	r3,0(r2)
 4003ea4:	e0bffb17 	ldw	r2,-20(fp)
 4003ea8:	10800044 	addi	r2,r2,1
 4003eac:	e0bffb15 	stw	r2,-20(fp)
 4003eb0:	e0bffb17 	ldw	r2,-20(fp)
 4003eb4:	10800190 	cmplti	r2,r2,6
 4003eb8:	103fee1e 	bne	r2,zero,4003e74 <alt_read_cfi_width+0x234>
 4003ebc:	e0bffc03 	ldbu	r2,-16(fp)
 4003ec0:	10803fcc 	andi	r2,r2,255
 4003ec4:	10801458 	cmpnei	r2,r2,81
 4003ec8:	1000291e 	bne	r2,zero,4003f70 <alt_read_cfi_width+0x330>
 4003ecc:	e0bffc43 	ldbu	r2,-15(fp)
 4003ed0:	10803fcc 	andi	r2,r2,255
 4003ed4:	1004c03a 	cmpne	r2,r2,zero
 4003ed8:	1000251e 	bne	r2,zero,4003f70 <alt_read_cfi_width+0x330>
 4003edc:	e0bffc83 	ldbu	r2,-14(fp)
 4003ee0:	10803fcc 	andi	r2,r2,255
 4003ee4:	10801498 	cmpnei	r2,r2,82
 4003ee8:	1000211e 	bne	r2,zero,4003f70 <alt_read_cfi_width+0x330>
 4003eec:	e0bffcc3 	ldbu	r2,-13(fp)
 4003ef0:	10803fcc 	andi	r2,r2,255
 4003ef4:	1004c03a 	cmpne	r2,r2,zero
 4003ef8:	10001d1e 	bne	r2,zero,4003f70 <alt_read_cfi_width+0x330>
 4003efc:	e0bffd03 	ldbu	r2,-12(fp)
 4003f00:	10803fcc 	andi	r2,r2,255
 4003f04:	10801658 	cmpnei	r2,r2,89
 4003f08:	1000191e 	bne	r2,zero,4003f70 <alt_read_cfi_width+0x330>
 4003f0c:	e0bffd43 	ldbu	r2,-11(fp)
 4003f10:	10803fcc 	andi	r2,r2,255
 4003f14:	1004c03a 	cmpne	r2,r2,zero
 4003f18:	1000151e 	bne	r2,zero,4003f70 <alt_read_cfi_width+0x330>
 4003f1c:	e0ffff17 	ldw	r3,-4(fp)
 4003f20:	00800084 	movi	r2,2
 4003f24:	18802e15 	stw	r2,184(r3)
 4003f28:	e0ffff17 	ldw	r3,-4(fp)
 4003f2c:	00800084 	movi	r2,2
 4003f30:	18802f15 	stw	r2,188(r3)
 4003f34:	e0bfff17 	ldw	r2,-4(fp)
 4003f38:	10800a17 	ldw	r2,40(r2)
 4003f3c:	10801404 	addi	r2,r2,80
 4003f40:	1080002b 	ldhuio	r2,0(r2)
 4003f44:	e0bffa0d 	sth	r2,-24(fp)
 4003f48:	e0bffa0b 	ldhu	r2,-24(fp)
 4003f4c:	10800044 	addi	r2,r2,1
 4003f50:	e0bffa0d 	sth	r2,-24(fp)
 4003f54:	e0bffa0b 	ldhu	r2,-24(fp)
 4003f58:	1080008c 	andi	r2,r2,2
 4003f5c:	1004c03a 	cmpne	r2,r2,zero
 4003f60:	10011c1e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4003f64:	00bffb44 	movi	r2,-19
 4003f68:	e0bff915 	stw	r2,-28(fp)
 4003f6c:	00011906 	br	40043d4 <alt_read_cfi_width+0x794>
 4003f70:	e0bfff17 	ldw	r2,-4(fp)
 4003f74:	11000a17 	ldw	r4,40(r2)
 4003f78:	01401544 	movi	r5,85
 4003f7c:	01802604 	movi	r6,152
 4003f80:	40032d80 	call	40032d8 <alt_write_flash_command_32bit_device_32bit_mode>
 4003f84:	e03ffb15 	stw	zero,-20(fp)
 4003f88:	00000f06 	br	4003fc8 <alt_read_cfi_width+0x388>
 4003f8c:	e13ffb17 	ldw	r4,-20(fp)
 4003f90:	e0bfff17 	ldw	r2,-4(fp)
 4003f94:	10800a17 	ldw	r2,40(r2)
 4003f98:	1007883a 	mov	r3,r2
 4003f9c:	e0bffb17 	ldw	r2,-20(fp)
 4003fa0:	1885883a 	add	r2,r3,r2
 4003fa4:	10801004 	addi	r2,r2,64
 4003fa8:	10800023 	ldbuio	r2,0(r2)
 4003fac:	1007883a 	mov	r3,r2
 4003fb0:	e0bffc04 	addi	r2,fp,-16
 4003fb4:	1105883a 	add	r2,r2,r4
 4003fb8:	10c00005 	stb	r3,0(r2)
 4003fbc:	e0bffb17 	ldw	r2,-20(fp)
 4003fc0:	10800044 	addi	r2,r2,1
 4003fc4:	e0bffb15 	stw	r2,-20(fp)
 4003fc8:	e0bffb17 	ldw	r2,-20(fp)
 4003fcc:	10800310 	cmplti	r2,r2,12
 4003fd0:	103fee1e 	bne	r2,zero,4003f8c <alt_read_cfi_width+0x34c>
 4003fd4:	e0bffc03 	ldbu	r2,-16(fp)
 4003fd8:	10803fcc 	andi	r2,r2,255
 4003fdc:	10801458 	cmpnei	r2,r2,81
 4003fe0:	1000411e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4003fe4:	e0bffc43 	ldbu	r2,-15(fp)
 4003fe8:	10803fcc 	andi	r2,r2,255
 4003fec:	1004c03a 	cmpne	r2,r2,zero
 4003ff0:	10003d1e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4003ff4:	e0bffc83 	ldbu	r2,-14(fp)
 4003ff8:	10803fcc 	andi	r2,r2,255
 4003ffc:	1004c03a 	cmpne	r2,r2,zero
 4004000:	1000391e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004004:	e0bffcc3 	ldbu	r2,-13(fp)
 4004008:	10803fcc 	andi	r2,r2,255
 400400c:	1004c03a 	cmpne	r2,r2,zero
 4004010:	1000351e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004014:	e0bffd03 	ldbu	r2,-12(fp)
 4004018:	10803fcc 	andi	r2,r2,255
 400401c:	10801498 	cmpnei	r2,r2,82
 4004020:	1000311e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004024:	e0bffd43 	ldbu	r2,-11(fp)
 4004028:	10803fcc 	andi	r2,r2,255
 400402c:	1004c03a 	cmpne	r2,r2,zero
 4004030:	10002d1e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004034:	e0bffd83 	ldbu	r2,-10(fp)
 4004038:	10803fcc 	andi	r2,r2,255
 400403c:	1004c03a 	cmpne	r2,r2,zero
 4004040:	1000291e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004044:	e0bffdc3 	ldbu	r2,-9(fp)
 4004048:	10803fcc 	andi	r2,r2,255
 400404c:	1004c03a 	cmpne	r2,r2,zero
 4004050:	1000251e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004054:	e0bffe03 	ldbu	r2,-8(fp)
 4004058:	10803fcc 	andi	r2,r2,255
 400405c:	10801658 	cmpnei	r2,r2,89
 4004060:	1000211e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004064:	e0bffe43 	ldbu	r2,-7(fp)
 4004068:	10803fcc 	andi	r2,r2,255
 400406c:	1004c03a 	cmpne	r2,r2,zero
 4004070:	10001d1e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004074:	e0bffe83 	ldbu	r2,-6(fp)
 4004078:	10803fcc 	andi	r2,r2,255
 400407c:	1004c03a 	cmpne	r2,r2,zero
 4004080:	1000191e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004084:	e0bffec3 	ldbu	r2,-5(fp)
 4004088:	10803fcc 	andi	r2,r2,255
 400408c:	1004c03a 	cmpne	r2,r2,zero
 4004090:	1000151e 	bne	r2,zero,40040e8 <alt_read_cfi_width+0x4a8>
 4004094:	e0ffff17 	ldw	r3,-4(fp)
 4004098:	00800104 	movi	r2,4
 400409c:	18802e15 	stw	r2,184(r3)
 40040a0:	e0ffff17 	ldw	r3,-4(fp)
 40040a4:	00800104 	movi	r2,4
 40040a8:	18802f15 	stw	r2,188(r3)
 40040ac:	e0bfff17 	ldw	r2,-4(fp)
 40040b0:	10800a17 	ldw	r2,40(r2)
 40040b4:	10802804 	addi	r2,r2,160
 40040b8:	10800037 	ldwio	r2,0(r2)
 40040bc:	e0bffa0d 	sth	r2,-24(fp)
 40040c0:	e0bffa0b 	ldhu	r2,-24(fp)
 40040c4:	10800044 	addi	r2,r2,1
 40040c8:	e0bffa0d 	sth	r2,-24(fp)
 40040cc:	e0bffa0b 	ldhu	r2,-24(fp)
 40040d0:	1080010c 	andi	r2,r2,4
 40040d4:	1004c03a 	cmpne	r2,r2,zero
 40040d8:	1000be1e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 40040dc:	00bffb44 	movi	r2,-19
 40040e0:	e0bff915 	stw	r2,-28(fp)
 40040e4:	0000bb06 	br	40043d4 <alt_read_cfi_width+0x794>
 40040e8:	e0bfff17 	ldw	r2,-4(fp)
 40040ec:	11000a17 	ldw	r4,40(r2)
 40040f0:	01401544 	movi	r5,85
 40040f4:	01802604 	movi	r6,152
 40040f8:	40032900 	call	4003290 <alt_write_flash_command_32bit_device_16bit_mode>
 40040fc:	e03ffb15 	stw	zero,-20(fp)
 4004100:	00000f06 	br	4004140 <alt_read_cfi_width+0x500>
 4004104:	e13ffb17 	ldw	r4,-20(fp)
 4004108:	e0bfff17 	ldw	r2,-4(fp)
 400410c:	10800a17 	ldw	r2,40(r2)
 4004110:	1007883a 	mov	r3,r2
 4004114:	e0bffb17 	ldw	r2,-20(fp)
 4004118:	1885883a 	add	r2,r3,r2
 400411c:	10801004 	addi	r2,r2,64
 4004120:	10800023 	ldbuio	r2,0(r2)
 4004124:	1007883a 	mov	r3,r2
 4004128:	e0bffc04 	addi	r2,fp,-16
 400412c:	1105883a 	add	r2,r2,r4
 4004130:	10c00005 	stb	r3,0(r2)
 4004134:	e0bffb17 	ldw	r2,-20(fp)
 4004138:	10800044 	addi	r2,r2,1
 400413c:	e0bffb15 	stw	r2,-20(fp)
 4004140:	e0bffb17 	ldw	r2,-20(fp)
 4004144:	10800310 	cmplti	r2,r2,12
 4004148:	103fee1e 	bne	r2,zero,4004104 <alt_read_cfi_width+0x4c4>
 400414c:	e0bffc03 	ldbu	r2,-16(fp)
 4004150:	10803fcc 	andi	r2,r2,255
 4004154:	10801458 	cmpnei	r2,r2,81
 4004158:	1000411e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 400415c:	e0bffc43 	ldbu	r2,-15(fp)
 4004160:	10803fcc 	andi	r2,r2,255
 4004164:	1004c03a 	cmpne	r2,r2,zero
 4004168:	10003d1e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 400416c:	e0bffc83 	ldbu	r2,-14(fp)
 4004170:	10803fcc 	andi	r2,r2,255
 4004174:	10801458 	cmpnei	r2,r2,81
 4004178:	1000391e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 400417c:	e0bffcc3 	ldbu	r2,-13(fp)
 4004180:	10803fcc 	andi	r2,r2,255
 4004184:	1004c03a 	cmpne	r2,r2,zero
 4004188:	1000351e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 400418c:	e0bffd03 	ldbu	r2,-12(fp)
 4004190:	10803fcc 	andi	r2,r2,255
 4004194:	10801498 	cmpnei	r2,r2,82
 4004198:	1000311e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 400419c:	e0bffd43 	ldbu	r2,-11(fp)
 40041a0:	10803fcc 	andi	r2,r2,255
 40041a4:	1004c03a 	cmpne	r2,r2,zero
 40041a8:	10002d1e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 40041ac:	e0bffd83 	ldbu	r2,-10(fp)
 40041b0:	10803fcc 	andi	r2,r2,255
 40041b4:	10801498 	cmpnei	r2,r2,82
 40041b8:	1000291e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 40041bc:	e0bffdc3 	ldbu	r2,-9(fp)
 40041c0:	10803fcc 	andi	r2,r2,255
 40041c4:	1004c03a 	cmpne	r2,r2,zero
 40041c8:	1000251e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 40041cc:	e0bffe03 	ldbu	r2,-8(fp)
 40041d0:	10803fcc 	andi	r2,r2,255
 40041d4:	10801658 	cmpnei	r2,r2,89
 40041d8:	1000211e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 40041dc:	e0bffe43 	ldbu	r2,-7(fp)
 40041e0:	10803fcc 	andi	r2,r2,255
 40041e4:	1004c03a 	cmpne	r2,r2,zero
 40041e8:	10001d1e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 40041ec:	e0bffe83 	ldbu	r2,-6(fp)
 40041f0:	10803fcc 	andi	r2,r2,255
 40041f4:	10801658 	cmpnei	r2,r2,89
 40041f8:	1000191e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 40041fc:	e0bffec3 	ldbu	r2,-5(fp)
 4004200:	10803fcc 	andi	r2,r2,255
 4004204:	1004c03a 	cmpne	r2,r2,zero
 4004208:	1000151e 	bne	r2,zero,4004260 <alt_read_cfi_width+0x620>
 400420c:	e0ffff17 	ldw	r3,-4(fp)
 4004210:	00800084 	movi	r2,2
 4004214:	18802e15 	stw	r2,184(r3)
 4004218:	e0ffff17 	ldw	r3,-4(fp)
 400421c:	00800104 	movi	r2,4
 4004220:	18802f15 	stw	r2,188(r3)
 4004224:	e0bfff17 	ldw	r2,-4(fp)
 4004228:	10800a17 	ldw	r2,40(r2)
 400422c:	10802804 	addi	r2,r2,160
 4004230:	10800037 	ldwio	r2,0(r2)
 4004234:	e0bffa0d 	sth	r2,-24(fp)
 4004238:	e0bffa0b 	ldhu	r2,-24(fp)
 400423c:	10800044 	addi	r2,r2,1
 4004240:	e0bffa0d 	sth	r2,-24(fp)
 4004244:	e0bffa0b 	ldhu	r2,-24(fp)
 4004248:	1080010c 	andi	r2,r2,4
 400424c:	1004c03a 	cmpne	r2,r2,zero
 4004250:	1000601e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004254:	00bffb44 	movi	r2,-19
 4004258:	e0bff915 	stw	r2,-28(fp)
 400425c:	00005d06 	br	40043d4 <alt_read_cfi_width+0x794>
 4004260:	e0bfff17 	ldw	r2,-4(fp)
 4004264:	11000a17 	ldw	r4,40(r2)
 4004268:	01401544 	movi	r5,85
 400426c:	01802604 	movi	r6,152
 4004270:	40032040 	call	4003204 <alt_write_flash_command_32bit_device_8bit_mode>
 4004274:	e03ffb15 	stw	zero,-20(fp)
 4004278:	00000f06 	br	40042b8 <alt_read_cfi_width+0x678>
 400427c:	e13ffb17 	ldw	r4,-20(fp)
 4004280:	e0bfff17 	ldw	r2,-4(fp)
 4004284:	10800a17 	ldw	r2,40(r2)
 4004288:	1007883a 	mov	r3,r2
 400428c:	e0bffb17 	ldw	r2,-20(fp)
 4004290:	1885883a 	add	r2,r3,r2
 4004294:	10801004 	addi	r2,r2,64
 4004298:	10800023 	ldbuio	r2,0(r2)
 400429c:	1007883a 	mov	r3,r2
 40042a0:	e0bffc04 	addi	r2,fp,-16
 40042a4:	1105883a 	add	r2,r2,r4
 40042a8:	10c00005 	stb	r3,0(r2)
 40042ac:	e0bffb17 	ldw	r2,-20(fp)
 40042b0:	10800044 	addi	r2,r2,1
 40042b4:	e0bffb15 	stw	r2,-20(fp)
 40042b8:	e0bffb17 	ldw	r2,-20(fp)
 40042bc:	10800310 	cmplti	r2,r2,12
 40042c0:	103fee1e 	bne	r2,zero,400427c <alt_read_cfi_width+0x63c>
 40042c4:	e0bffc03 	ldbu	r2,-16(fp)
 40042c8:	10803fcc 	andi	r2,r2,255
 40042cc:	10801458 	cmpnei	r2,r2,81
 40042d0:	1000401e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 40042d4:	e0bffc43 	ldbu	r2,-15(fp)
 40042d8:	10803fcc 	andi	r2,r2,255
 40042dc:	10801458 	cmpnei	r2,r2,81
 40042e0:	10003c1e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 40042e4:	e0bffc83 	ldbu	r2,-14(fp)
 40042e8:	10803fcc 	andi	r2,r2,255
 40042ec:	10801458 	cmpnei	r2,r2,81
 40042f0:	1000381e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 40042f4:	e0bffcc3 	ldbu	r2,-13(fp)
 40042f8:	10803fcc 	andi	r2,r2,255
 40042fc:	10801458 	cmpnei	r2,r2,81
 4004300:	1000341e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004304:	e0bffd03 	ldbu	r2,-12(fp)
 4004308:	10803fcc 	andi	r2,r2,255
 400430c:	10801498 	cmpnei	r2,r2,82
 4004310:	1000301e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004314:	e0bffd43 	ldbu	r2,-11(fp)
 4004318:	10803fcc 	andi	r2,r2,255
 400431c:	10801498 	cmpnei	r2,r2,82
 4004320:	10002c1e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004324:	e0bffd83 	ldbu	r2,-10(fp)
 4004328:	10803fcc 	andi	r2,r2,255
 400432c:	10801498 	cmpnei	r2,r2,82
 4004330:	1000281e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004334:	e0bffdc3 	ldbu	r2,-9(fp)
 4004338:	10803fcc 	andi	r2,r2,255
 400433c:	10801498 	cmpnei	r2,r2,82
 4004340:	1000241e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004344:	e0bffe03 	ldbu	r2,-8(fp)
 4004348:	10803fcc 	andi	r2,r2,255
 400434c:	10801658 	cmpnei	r2,r2,89
 4004350:	1000201e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004354:	e0bffe43 	ldbu	r2,-7(fp)
 4004358:	10803fcc 	andi	r2,r2,255
 400435c:	10801658 	cmpnei	r2,r2,89
 4004360:	10001c1e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004364:	e0bffe83 	ldbu	r2,-6(fp)
 4004368:	10803fcc 	andi	r2,r2,255
 400436c:	10801658 	cmpnei	r2,r2,89
 4004370:	1000181e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004374:	e0bffec3 	ldbu	r2,-5(fp)
 4004378:	10803fcc 	andi	r2,r2,255
 400437c:	10801658 	cmpnei	r2,r2,89
 4004380:	1000141e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 4004384:	e0ffff17 	ldw	r3,-4(fp)
 4004388:	00800044 	movi	r2,1
 400438c:	18802e15 	stw	r2,184(r3)
 4004390:	e0ffff17 	ldw	r3,-4(fp)
 4004394:	00800104 	movi	r2,4
 4004398:	18802f15 	stw	r2,188(r3)
 400439c:	e0bfff17 	ldw	r2,-4(fp)
 40043a0:	10800a17 	ldw	r2,40(r2)
 40043a4:	10802804 	addi	r2,r2,160
 40043a8:	10800037 	ldwio	r2,0(r2)
 40043ac:	e0bffa0d 	sth	r2,-24(fp)
 40043b0:	e0bffa0b 	ldhu	r2,-24(fp)
 40043b4:	10800044 	addi	r2,r2,1
 40043b8:	e0bffa0d 	sth	r2,-24(fp)
 40043bc:	e0bffa0b 	ldhu	r2,-24(fp)
 40043c0:	1080010c 	andi	r2,r2,4
 40043c4:	1004c03a 	cmpne	r2,r2,zero
 40043c8:	1000021e 	bne	r2,zero,40043d4 <alt_read_cfi_width+0x794>
 40043cc:	00bffb44 	movi	r2,-19
 40043d0:	e0bff915 	stw	r2,-28(fp)
 40043d4:	e0bff917 	ldw	r2,-28(fp)
 40043d8:	e037883a 	mov	sp,fp
 40043dc:	dfc00117 	ldw	ra,4(sp)
 40043e0:	df000017 	ldw	fp,0(sp)
 40043e4:	dec00204 	addi	sp,sp,8
 40043e8:	f800283a 	ret

040043ec <alt_check_primary_table>:
 40043ec:	defff904 	addi	sp,sp,-28
 40043f0:	dfc00615 	stw	ra,24(sp)
 40043f4:	df000515 	stw	fp,20(sp)
 40043f8:	dc000415 	stw	r16,16(sp)
 40043fc:	df000404 	addi	fp,sp,16
 4004400:	e13fff15 	stw	r4,-4(fp)
 4004404:	e03ffc15 	stw	zero,-16(fp)
 4004408:	e13fff17 	ldw	r4,-4(fp)
 400440c:	01400544 	movi	r5,21
 4004410:	40036440 	call	4003644 <alt_read_16bit_query_entry>
 4004414:	10ffffcc 	andi	r3,r2,65535
 4004418:	e0bfff17 	ldw	r2,-4(fp)
 400441c:	10c03215 	stw	r3,200(r2)
 4004420:	e03ffd15 	stw	zero,-12(fp)
 4004424:	00001006 	br	4004468 <alt_check_primary_table+0x7c>
 4004428:	e43ffd17 	ldw	r16,-12(fp)
 400442c:	e0bfff17 	ldw	r2,-4(fp)
 4004430:	11803417 	ldw	r6,208(r2)
 4004434:	e0bfff17 	ldw	r2,-4(fp)
 4004438:	10c03217 	ldw	r3,200(r2)
 400443c:	e0bffd17 	ldw	r2,-12(fp)
 4004440:	188b883a 	add	r5,r3,r2
 4004444:	e13fff17 	ldw	r4,-4(fp)
 4004448:	303ee83a 	callr	r6
 400444c:	1007883a 	mov	r3,r2
 4004450:	e0bffe04 	addi	r2,fp,-8
 4004454:	1405883a 	add	r2,r2,r16
 4004458:	10c00005 	stb	r3,0(r2)
 400445c:	e0bffd17 	ldw	r2,-12(fp)
 4004460:	10800044 	addi	r2,r2,1
 4004464:	e0bffd15 	stw	r2,-12(fp)
 4004468:	e0bffd17 	ldw	r2,-12(fp)
 400446c:	108000d0 	cmplti	r2,r2,3
 4004470:	103fed1e 	bne	r2,zero,4004428 <alt_check_primary_table+0x3c>
 4004474:	e0bffe03 	ldbu	r2,-8(fp)
 4004478:	10803fcc 	andi	r2,r2,255
 400447c:	10801418 	cmpnei	r2,r2,80
 4004480:	1000081e 	bne	r2,zero,40044a4 <alt_check_primary_table+0xb8>
 4004484:	e0bffe43 	ldbu	r2,-7(fp)
 4004488:	10803fcc 	andi	r2,r2,255
 400448c:	10801498 	cmpnei	r2,r2,82
 4004490:	1000041e 	bne	r2,zero,40044a4 <alt_check_primary_table+0xb8>
 4004494:	e0bffe83 	ldbu	r2,-6(fp)
 4004498:	10803fcc 	andi	r2,r2,255
 400449c:	10801260 	cmpeqi	r2,r2,73
 40044a0:	1000021e 	bne	r2,zero,40044ac <alt_check_primary_table+0xc0>
 40044a4:	00bffb44 	movi	r2,-19
 40044a8:	e0bffc15 	stw	r2,-16(fp)
 40044ac:	e0bffc17 	ldw	r2,-16(fp)
 40044b0:	e037883a 	mov	sp,fp
 40044b4:	dfc00217 	ldw	ra,8(sp)
 40044b8:	df000117 	ldw	fp,4(sp)
 40044bc:	dc000017 	ldw	r16,0(sp)
 40044c0:	dec00304 	addi	sp,sp,12
 40044c4:	f800283a 	ret

040044c8 <alt_epcs_flash_init>:
 40044c8:	defffc04 	addi	sp,sp,-16
 40044cc:	dfc00315 	stw	ra,12(sp)
 40044d0:	df000215 	stw	fp,8(sp)
 40044d4:	df000204 	addi	fp,sp,8
 40044d8:	e13fff15 	stw	r4,-4(fp)
 40044dc:	e03ffe15 	stw	zero,-8(fp)
 40044e0:	e13fff17 	ldw	r4,-4(fp)
 40044e4:	40045540 	call	4004554 <alt_epcs_flash_query>
 40044e8:	e0bffe15 	stw	r2,-8(fp)
 40044ec:	e0bffe17 	ldw	r2,-8(fp)
 40044f0:	1004c03a 	cmpne	r2,r2,zero
 40044f4:	1000031e 	bne	r2,zero,4004504 <alt_epcs_flash_init+0x3c>
 40044f8:	e13fff17 	ldw	r4,-4(fp)
 40044fc:	400451c0 	call	400451c <alt_flash_device_register>
 4004500:	e0bffe15 	stw	r2,-8(fp)
 4004504:	e0bffe17 	ldw	r2,-8(fp)
 4004508:	e037883a 	mov	sp,fp
 400450c:	dfc00117 	ldw	ra,4(sp)
 4004510:	df000017 	ldw	fp,0(sp)
 4004514:	dec00204 	addi	sp,sp,8
 4004518:	f800283a 	ret

0400451c <alt_flash_device_register>:
 400451c:	defffd04 	addi	sp,sp,-12
 4004520:	dfc00215 	stw	ra,8(sp)
 4004524:	df000115 	stw	fp,4(sp)
 4004528:	df000104 	addi	fp,sp,4
 400452c:	e13fff15 	stw	r4,-4(fp)
 4004530:	e13fff17 	ldw	r4,-4(fp)
 4004534:	01410074 	movhi	r5,1025
 4004538:	296c8a04 	addi	r5,r5,-19928
 400453c:	4006c580 	call	4006c58 <alt_dev_llist_insert>
 4004540:	e037883a 	mov	sp,fp
 4004544:	dfc00117 	ldw	ra,4(sp)
 4004548:	df000017 	ldw	fp,0(sp)
 400454c:	dec00204 	addi	sp,sp,8
 4004550:	f800283a 	ret

04004554 <alt_epcs_flash_query>:
 4004554:	defffc04 	addi	sp,sp,-16
 4004558:	dfc00315 	stw	ra,12(sp)
 400455c:	df000215 	stw	fp,8(sp)
 4004560:	df000204 	addi	fp,sp,8
 4004564:	e13fff15 	stw	r4,-4(fp)
 4004568:	e03ffe15 	stw	zero,-8(fp)
 400456c:	e0bfff17 	ldw	r2,-4(fp)
 4004570:	11002d17 	ldw	r4,180(r2)
 4004574:	40066e40 	call	40066e4 <epcs_read_electronic_signature>
 4004578:	10c03fcc 	andi	r3,r2,255
 400457c:	e0bfff17 	ldw	r2,-4(fp)
 4004580:	10c02f15 	stw	r3,188(r2)
 4004584:	e0bfff17 	ldw	r2,-4(fp)
 4004588:	10802f17 	ldw	r2,188(r2)
 400458c:	10800598 	cmpnei	r2,r2,22
 4004590:	10000a1e 	bne	r2,zero,40045bc <alt_epcs_flash_query+0x68>
 4004594:	e0ffff17 	ldw	r3,-4(fp)
 4004598:	00802034 	movhi	r2,128
 400459c:	18800e15 	stw	r2,56(r3)
 40045a0:	e0ffff17 	ldw	r3,-4(fp)
 40045a4:	00802004 	movi	r2,128
 40045a8:	18800f15 	stw	r2,60(r3)
 40045ac:	e0ffff17 	ldw	r3,-4(fp)
 40045b0:	00800074 	movhi	r2,1
 40045b4:	18801015 	stw	r2,64(r3)
 40045b8:	00004e06 	br	40046f4 <alt_epcs_flash_query+0x1a0>
 40045bc:	e0bfff17 	ldw	r2,-4(fp)
 40045c0:	10802f17 	ldw	r2,188(r2)
 40045c4:	10800518 	cmpnei	r2,r2,20
 40045c8:	10000a1e 	bne	r2,zero,40045f4 <alt_epcs_flash_query+0xa0>
 40045cc:	e0ffff17 	ldw	r3,-4(fp)
 40045d0:	00800834 	movhi	r2,32
 40045d4:	18800e15 	stw	r2,56(r3)
 40045d8:	e0ffff17 	ldw	r3,-4(fp)
 40045dc:	00800804 	movi	r2,32
 40045e0:	18800f15 	stw	r2,60(r3)
 40045e4:	e0ffff17 	ldw	r3,-4(fp)
 40045e8:	00800074 	movhi	r2,1
 40045ec:	18801015 	stw	r2,64(r3)
 40045f0:	00004006 	br	40046f4 <alt_epcs_flash_query+0x1a0>
 40045f4:	e0bfff17 	ldw	r2,-4(fp)
 40045f8:	10802f17 	ldw	r2,188(r2)
 40045fc:	108004d8 	cmpnei	r2,r2,19
 4004600:	10000a1e 	bne	r2,zero,400462c <alt_epcs_flash_query+0xd8>
 4004604:	e0ffff17 	ldw	r3,-4(fp)
 4004608:	00800434 	movhi	r2,16
 400460c:	18800e15 	stw	r2,56(r3)
 4004610:	e0ffff17 	ldw	r3,-4(fp)
 4004614:	00800404 	movi	r2,16
 4004618:	18800f15 	stw	r2,60(r3)
 400461c:	e0ffff17 	ldw	r3,-4(fp)
 4004620:	00800074 	movhi	r2,1
 4004624:	18801015 	stw	r2,64(r3)
 4004628:	00003206 	br	40046f4 <alt_epcs_flash_query+0x1a0>
 400462c:	e0bfff17 	ldw	r2,-4(fp)
 4004630:	10802f17 	ldw	r2,188(r2)
 4004634:	10800498 	cmpnei	r2,r2,18
 4004638:	10000a1e 	bne	r2,zero,4004664 <alt_epcs_flash_query+0x110>
 400463c:	e0ffff17 	ldw	r3,-4(fp)
 4004640:	00800234 	movhi	r2,8
 4004644:	18800e15 	stw	r2,56(r3)
 4004648:	e0ffff17 	ldw	r3,-4(fp)
 400464c:	00800204 	movi	r2,8
 4004650:	18800f15 	stw	r2,60(r3)
 4004654:	e0ffff17 	ldw	r3,-4(fp)
 4004658:	00800074 	movhi	r2,1
 400465c:	18801015 	stw	r2,64(r3)
 4004660:	00002406 	br	40046f4 <alt_epcs_flash_query+0x1a0>
 4004664:	e0bfff17 	ldw	r2,-4(fp)
 4004668:	10802f17 	ldw	r2,188(r2)
 400466c:	10800418 	cmpnei	r2,r2,16
 4004670:	10000a1e 	bne	r2,zero,400469c <alt_epcs_flash_query+0x148>
 4004674:	e0ffff17 	ldw	r3,-4(fp)
 4004678:	008000b4 	movhi	r2,2
 400467c:	18800e15 	stw	r2,56(r3)
 4004680:	e0ffff17 	ldw	r3,-4(fp)
 4004684:	00800104 	movi	r2,4
 4004688:	18800f15 	stw	r2,60(r3)
 400468c:	e0ffff17 	ldw	r3,-4(fp)
 4004690:	00a00014 	movui	r2,32768
 4004694:	18801015 	stw	r2,64(r3)
 4004698:	00001606 	br	40046f4 <alt_epcs_flash_query+0x1a0>
 400469c:	e0bfff17 	ldw	r2,-4(fp)
 40046a0:	11002d17 	ldw	r4,180(r2)
 40046a4:	40067500 	call	4006750 <epcs_read_device_id>
 40046a8:	10c03fcc 	andi	r3,r2,255
 40046ac:	e0bfff17 	ldw	r2,-4(fp)
 40046b0:	10c02f15 	stw	r3,188(r2)
 40046b4:	e0bfff17 	ldw	r2,-4(fp)
 40046b8:	10802f17 	ldw	r2,188(r2)
 40046bc:	10800618 	cmpnei	r2,r2,24
 40046c0:	10000a1e 	bne	r2,zero,40046ec <alt_epcs_flash_query+0x198>
 40046c4:	e0ffff17 	ldw	r3,-4(fp)
 40046c8:	00804034 	movhi	r2,256
 40046cc:	18800e15 	stw	r2,56(r3)
 40046d0:	e0ffff17 	ldw	r3,-4(fp)
 40046d4:	00801004 	movi	r2,64
 40046d8:	18800f15 	stw	r2,60(r3)
 40046dc:	e0ffff17 	ldw	r3,-4(fp)
 40046e0:	00800134 	movhi	r2,4
 40046e4:	18801015 	stw	r2,64(r3)
 40046e8:	00000206 	br	40046f4 <alt_epcs_flash_query+0x1a0>
 40046ec:	00bffb44 	movi	r2,-19
 40046f0:	e0bffe15 	stw	r2,-8(fp)
 40046f4:	e0bfff17 	ldw	r2,-4(fp)
 40046f8:	10800e17 	ldw	r2,56(r2)
 40046fc:	1007883a 	mov	r3,r2
 4004700:	e0bfff17 	ldw	r2,-4(fp)
 4004704:	10c02e15 	stw	r3,184(r2)
 4004708:	e0ffff17 	ldw	r3,-4(fp)
 400470c:	00800044 	movi	r2,1
 4004710:	18800c15 	stw	r2,48(r3)
 4004714:	e0bfff17 	ldw	r2,-4(fp)
 4004718:	10000d15 	stw	zero,52(r2)
 400471c:	e0ffff17 	ldw	r3,-4(fp)
 4004720:	00804004 	movi	r2,256
 4004724:	18803015 	stw	r2,192(r3)
 4004728:	e0bffe17 	ldw	r2,-8(fp)
 400472c:	e037883a 	mov	sp,fp
 4004730:	dfc00117 	ldw	ra,4(sp)
 4004734:	df000017 	ldw	fp,0(sp)
 4004738:	dec00204 	addi	sp,sp,8
 400473c:	f800283a 	ret

04004740 <alt_epcs_flash_memcmp>:
 4004740:	deffeb04 	addi	sp,sp,-84
 4004744:	dfc01415 	stw	ra,80(sp)
 4004748:	df001315 	stw	fp,76(sp)
 400474c:	df001304 	addi	fp,sp,76
 4004750:	e13ff915 	stw	r4,-28(fp)
 4004754:	e17ffa15 	stw	r5,-24(fp)
 4004758:	e1bffb15 	stw	r6,-20(fp)
 400475c:	e1fffc15 	stw	r7,-16(fp)
 4004760:	00800804 	movi	r2,32
 4004764:	e0bff015 	stw	r2,-64(fp)
 4004768:	e03fef15 	stw	zero,-68(fp)
 400476c:	00002c06 	br	4004820 <alt_epcs_flash_memcmp+0xe0>
 4004770:	e0bff017 	ldw	r2,-64(fp)
 4004774:	e0bfff15 	stw	r2,-4(fp)
 4004778:	e0fffc17 	ldw	r3,-16(fp)
 400477c:	e0fffe15 	stw	r3,-8(fp)
 4004780:	e0bfff17 	ldw	r2,-4(fp)
 4004784:	e0fffe17 	ldw	r3,-8(fp)
 4004788:	10c0022e 	bgeu	r2,r3,4004794 <alt_epcs_flash_memcmp+0x54>
 400478c:	e0bfff17 	ldw	r2,-4(fp)
 4004790:	e0bffe15 	stw	r2,-8(fp)
 4004794:	e0fffe17 	ldw	r3,-8(fp)
 4004798:	e0ffee15 	stw	r3,-72(fp)
 400479c:	e0fffb17 	ldw	r3,-20(fp)
 40047a0:	e0bfef17 	ldw	r2,-68(fp)
 40047a4:	188b883a 	add	r5,r3,r2
 40047a8:	e1bff104 	addi	r6,fp,-60
 40047ac:	e13ff917 	ldw	r4,-28(fp)
 40047b0:	e1ffee17 	ldw	r7,-72(fp)
 40047b4:	4004d700 	call	4004d70 <alt_epcs_flash_read>
 40047b8:	1004403a 	cmpge	r2,r2,zero
 40047bc:	1000031e 	bne	r2,zero,40047cc <alt_epcs_flash_memcmp+0x8c>
 40047c0:	00bfffc4 	movi	r2,-1
 40047c4:	e0bffd15 	stw	r2,-12(fp)
 40047c8:	00001906 	br	4004830 <alt_epcs_flash_memcmp+0xf0>
 40047cc:	e0fffa17 	ldw	r3,-24(fp)
 40047d0:	e0bfef17 	ldw	r2,-68(fp)
 40047d4:	1889883a 	add	r4,r3,r2
 40047d8:	e1bfee17 	ldw	r6,-72(fp)
 40047dc:	e17ff104 	addi	r5,fp,-60
 40047e0:	40085a40 	call	40085a4 <memcmp>
 40047e4:	e0bfed15 	stw	r2,-76(fp)
 40047e8:	e0bfed17 	ldw	r2,-76(fp)
 40047ec:	1005003a 	cmpeq	r2,r2,zero
 40047f0:	1000031e 	bne	r2,zero,4004800 <alt_epcs_flash_memcmp+0xc0>
 40047f4:	e0ffed17 	ldw	r3,-76(fp)
 40047f8:	e0fffd15 	stw	r3,-12(fp)
 40047fc:	00000c06 	br	4004830 <alt_epcs_flash_memcmp+0xf0>
 4004800:	e0ffee17 	ldw	r3,-72(fp)
 4004804:	e0bffc17 	ldw	r2,-16(fp)
 4004808:	10c5c83a 	sub	r2,r2,r3
 400480c:	e0bffc15 	stw	r2,-16(fp)
 4004810:	e0ffef17 	ldw	r3,-68(fp)
 4004814:	e0bfee17 	ldw	r2,-72(fp)
 4004818:	1885883a 	add	r2,r3,r2
 400481c:	e0bfef15 	stw	r2,-68(fp)
 4004820:	e0bffc17 	ldw	r2,-16(fp)
 4004824:	1004c03a 	cmpne	r2,r2,zero
 4004828:	103fd11e 	bne	r2,zero,4004770 <alt_epcs_flash_memcmp+0x30>
 400482c:	e03ffd15 	stw	zero,-12(fp)
 4004830:	e0bffd17 	ldw	r2,-12(fp)
 4004834:	e037883a 	mov	sp,fp
 4004838:	dfc00117 	ldw	ra,4(sp)
 400483c:	df000017 	ldw	fp,0(sp)
 4004840:	dec00204 	addi	sp,sp,8
 4004844:	f800283a 	ret

04004848 <alt_epcs_flash_write>:
 4004848:	defff204 	addi	sp,sp,-56
 400484c:	dfc00d15 	stw	ra,52(sp)
 4004850:	df000c15 	stw	fp,48(sp)
 4004854:	df000c04 	addi	fp,sp,48
 4004858:	e13ffa15 	stw	r4,-24(fp)
 400485c:	e17ffb15 	stw	r5,-20(fp)
 4004860:	e1bffc15 	stw	r6,-16(fp)
 4004864:	e1fffd15 	stw	r7,-12(fp)
 4004868:	e03ff915 	stw	zero,-28(fp)
 400486c:	e03ff815 	stw	zero,-32(fp)
 4004870:	00008b06 	br	4004aa0 <alt_epcs_flash_write+0x258>
 4004874:	e0bff817 	ldw	r2,-32(fp)
 4004878:	e0fffa17 	ldw	r3,-24(fp)
 400487c:	1004913a 	slli	r2,r2,4
 4004880:	10c5883a 	add	r2,r2,r3
 4004884:	10800d04 	addi	r2,r2,52
 4004888:	10c00017 	ldw	r3,0(r2)
 400488c:	e0bffb17 	ldw	r2,-20(fp)
 4004890:	10c08016 	blt	r2,r3,4004a94 <alt_epcs_flash_write+0x24c>
 4004894:	e0bff817 	ldw	r2,-32(fp)
 4004898:	e0fffa17 	ldw	r3,-24(fp)
 400489c:	1004913a 	slli	r2,r2,4
 40048a0:	10c5883a 	add	r2,r2,r3
 40048a4:	10800d04 	addi	r2,r2,52
 40048a8:	11000017 	ldw	r4,0(r2)
 40048ac:	e0bff817 	ldw	r2,-32(fp)
 40048b0:	e0fffa17 	ldw	r3,-24(fp)
 40048b4:	1004913a 	slli	r2,r2,4
 40048b8:	10c5883a 	add	r2,r2,r3
 40048bc:	10800e04 	addi	r2,r2,56
 40048c0:	10800017 	ldw	r2,0(r2)
 40048c4:	2087883a 	add	r3,r4,r2
 40048c8:	e0bffb17 	ldw	r2,-20(fp)
 40048cc:	10c0710e 	bge	r2,r3,4004a94 <alt_epcs_flash_write+0x24c>
 40048d0:	e0bff817 	ldw	r2,-32(fp)
 40048d4:	e0fffa17 	ldw	r3,-24(fp)
 40048d8:	1004913a 	slli	r2,r2,4
 40048dc:	10c5883a 	add	r2,r2,r3
 40048e0:	10800d04 	addi	r2,r2,52
 40048e4:	10800017 	ldw	r2,0(r2)
 40048e8:	e0bff515 	stw	r2,-44(fp)
 40048ec:	e03ff715 	stw	zero,-36(fp)
 40048f0:	00006006 	br	4004a74 <alt_epcs_flash_write+0x22c>
 40048f4:	e0fffb17 	ldw	r3,-20(fp)
 40048f8:	e0bff517 	ldw	r2,-44(fp)
 40048fc:	18805116 	blt	r3,r2,4004a44 <alt_epcs_flash_write+0x1fc>
 4004900:	e0bff817 	ldw	r2,-32(fp)
 4004904:	e0fffa17 	ldw	r3,-24(fp)
 4004908:	1004913a 	slli	r2,r2,4
 400490c:	10c5883a 	add	r2,r2,r3
 4004910:	10801004 	addi	r2,r2,64
 4004914:	10c00017 	ldw	r3,0(r2)
 4004918:	e0bff517 	ldw	r2,-44(fp)
 400491c:	1887883a 	add	r3,r3,r2
 4004920:	e0bffb17 	ldw	r2,-20(fp)
 4004924:	10c0470e 	bge	r2,r3,4004a44 <alt_epcs_flash_write+0x1fc>
 4004928:	e0bff817 	ldw	r2,-32(fp)
 400492c:	e0fffa17 	ldw	r3,-24(fp)
 4004930:	1004913a 	slli	r2,r2,4
 4004934:	10c5883a 	add	r2,r2,r3
 4004938:	10801004 	addi	r2,r2,64
 400493c:	10c00017 	ldw	r3,0(r2)
 4004940:	e0bff517 	ldw	r2,-44(fp)
 4004944:	1887883a 	add	r3,r3,r2
 4004948:	e0bffb17 	ldw	r2,-20(fp)
 400494c:	1885c83a 	sub	r2,r3,r2
 4004950:	e0bff615 	stw	r2,-40(fp)
 4004954:	e0bff617 	ldw	r2,-40(fp)
 4004958:	e0bfff15 	stw	r2,-4(fp)
 400495c:	e0fffd17 	ldw	r3,-12(fp)
 4004960:	e0fffe15 	stw	r3,-8(fp)
 4004964:	e0bfff17 	ldw	r2,-4(fp)
 4004968:	e0fffe17 	ldw	r3,-8(fp)
 400496c:	10c0020e 	bge	r2,r3,4004978 <alt_epcs_flash_write+0x130>
 4004970:	e0bfff17 	ldw	r2,-4(fp)
 4004974:	e0bffe15 	stw	r2,-8(fp)
 4004978:	e0fffe17 	ldw	r3,-8(fp)
 400497c:	e0fff615 	stw	r3,-40(fp)
 4004980:	e1fff617 	ldw	r7,-40(fp)
 4004984:	e13ffa17 	ldw	r4,-24(fp)
 4004988:	e17ffc17 	ldw	r5,-16(fp)
 400498c:	e1bffb17 	ldw	r6,-20(fp)
 4004990:	40047400 	call	4004740 <alt_epcs_flash_memcmp>
 4004994:	1005003a 	cmpeq	r2,r2,zero
 4004998:	1000131e 	bne	r2,zero,40049e8 <alt_epcs_flash_write+0x1a0>
 400499c:	e0bffa17 	ldw	r2,-24(fp)
 40049a0:	10800817 	ldw	r2,32(r2)
 40049a4:	e13ffa17 	ldw	r4,-24(fp)
 40049a8:	e17ff517 	ldw	r5,-44(fp)
 40049ac:	103ee83a 	callr	r2
 40049b0:	e0bff915 	stw	r2,-28(fp)
 40049b4:	e0bff917 	ldw	r2,-28(fp)
 40049b8:	1004c03a 	cmpne	r2,r2,zero
 40049bc:	10000a1e 	bne	r2,zero,40049e8 <alt_epcs_flash_write+0x1a0>
 40049c0:	e0bffa17 	ldw	r2,-24(fp)
 40049c4:	10c00917 	ldw	r3,36(r2)
 40049c8:	e0bff617 	ldw	r2,-40(fp)
 40049cc:	d8800015 	stw	r2,0(sp)
 40049d0:	e13ffa17 	ldw	r4,-24(fp)
 40049d4:	e17ff517 	ldw	r5,-44(fp)
 40049d8:	e1bffb17 	ldw	r6,-20(fp)
 40049dc:	e1fffc17 	ldw	r7,-16(fp)
 40049e0:	183ee83a 	callr	r3
 40049e4:	e0bff915 	stw	r2,-28(fp)
 40049e8:	e0fffd17 	ldw	r3,-12(fp)
 40049ec:	e0bff617 	ldw	r2,-40(fp)
 40049f0:	18802f26 	beq	r3,r2,4004ab0 <alt_epcs_flash_write+0x268>
 40049f4:	e0bff917 	ldw	r2,-28(fp)
 40049f8:	1004c03a 	cmpne	r2,r2,zero
 40049fc:	10002c1e 	bne	r2,zero,4004ab0 <alt_epcs_flash_write+0x268>
 4004a00:	e0fffd17 	ldw	r3,-12(fp)
 4004a04:	e0bff617 	ldw	r2,-40(fp)
 4004a08:	1885c83a 	sub	r2,r3,r2
 4004a0c:	e0bffd15 	stw	r2,-12(fp)
 4004a10:	e0bff817 	ldw	r2,-32(fp)
 4004a14:	e0fffa17 	ldw	r3,-24(fp)
 4004a18:	1004913a 	slli	r2,r2,4
 4004a1c:	10c5883a 	add	r2,r2,r3
 4004a20:	10801004 	addi	r2,r2,64
 4004a24:	10c00017 	ldw	r3,0(r2)
 4004a28:	e0bff517 	ldw	r2,-44(fp)
 4004a2c:	1885883a 	add	r2,r3,r2
 4004a30:	e0bffb15 	stw	r2,-20(fp)
 4004a34:	e0fffc17 	ldw	r3,-16(fp)
 4004a38:	e0bff617 	ldw	r2,-40(fp)
 4004a3c:	1885883a 	add	r2,r3,r2
 4004a40:	e0bffc15 	stw	r2,-16(fp)
 4004a44:	e0bff817 	ldw	r2,-32(fp)
 4004a48:	e0fffa17 	ldw	r3,-24(fp)
 4004a4c:	1004913a 	slli	r2,r2,4
 4004a50:	10c5883a 	add	r2,r2,r3
 4004a54:	10801004 	addi	r2,r2,64
 4004a58:	10c00017 	ldw	r3,0(r2)
 4004a5c:	e0bff517 	ldw	r2,-44(fp)
 4004a60:	10c5883a 	add	r2,r2,r3
 4004a64:	e0bff515 	stw	r2,-44(fp)
 4004a68:	e0bff717 	ldw	r2,-36(fp)
 4004a6c:	10800044 	addi	r2,r2,1
 4004a70:	e0bff715 	stw	r2,-36(fp)
 4004a74:	e0bff817 	ldw	r2,-32(fp)
 4004a78:	e0fffa17 	ldw	r3,-24(fp)
 4004a7c:	1004913a 	slli	r2,r2,4
 4004a80:	10c5883a 	add	r2,r2,r3
 4004a84:	10800f04 	addi	r2,r2,60
 4004a88:	10c00017 	ldw	r3,0(r2)
 4004a8c:	e0bff717 	ldw	r2,-36(fp)
 4004a90:	10ff9816 	blt	r2,r3,40048f4 <alt_epcs_flash_write+0xac>
 4004a94:	e0bff817 	ldw	r2,-32(fp)
 4004a98:	10800044 	addi	r2,r2,1
 4004a9c:	e0bff815 	stw	r2,-32(fp)
 4004aa0:	e0bffa17 	ldw	r2,-24(fp)
 4004aa4:	10c00c17 	ldw	r3,48(r2)
 4004aa8:	e0bff817 	ldw	r2,-32(fp)
 4004aac:	10ff7116 	blt	r2,r3,4004874 <alt_epcs_flash_write+0x2c>
 4004ab0:	e0bff917 	ldw	r2,-28(fp)
 4004ab4:	e037883a 	mov	sp,fp
 4004ab8:	dfc00117 	ldw	ra,4(sp)
 4004abc:	df000017 	ldw	fp,0(sp)
 4004ac0:	dec00204 	addi	sp,sp,8
 4004ac4:	f800283a 	ret

04004ac8 <alt_epcs_flash_get_info>:
 4004ac8:	defffa04 	addi	sp,sp,-24
 4004acc:	df000515 	stw	fp,20(sp)
 4004ad0:	df000504 	addi	fp,sp,20
 4004ad4:	e13ffd15 	stw	r4,-12(fp)
 4004ad8:	e17ffe15 	stw	r5,-8(fp)
 4004adc:	e1bfff15 	stw	r6,-4(fp)
 4004ae0:	e03ffc15 	stw	zero,-16(fp)
 4004ae4:	e0bffd17 	ldw	r2,-12(fp)
 4004ae8:	e0bffb15 	stw	r2,-20(fp)
 4004aec:	e0bffb17 	ldw	r2,-20(fp)
 4004af0:	10c00c17 	ldw	r3,48(r2)
 4004af4:	e0bfff17 	ldw	r2,-4(fp)
 4004af8:	10c00015 	stw	r3,0(r2)
 4004afc:	e0bffb17 	ldw	r2,-20(fp)
 4004b00:	10800c17 	ldw	r2,48(r2)
 4004b04:	1004c03a 	cmpne	r2,r2,zero
 4004b08:	1000031e 	bne	r2,zero,4004b18 <alt_epcs_flash_get_info+0x50>
 4004b0c:	00bffec4 	movi	r2,-5
 4004b10:	e0bffc15 	stw	r2,-16(fp)
 4004b14:	00000b06 	br	4004b44 <alt_epcs_flash_get_info+0x7c>
 4004b18:	e0bffb17 	ldw	r2,-20(fp)
 4004b1c:	10800c17 	ldw	r2,48(r2)
 4004b20:	10800250 	cmplti	r2,r2,9
 4004b24:	1000031e 	bne	r2,zero,4004b34 <alt_epcs_flash_get_info+0x6c>
 4004b28:	00bffd04 	movi	r2,-12
 4004b2c:	e0bffc15 	stw	r2,-16(fp)
 4004b30:	00000406 	br	4004b44 <alt_epcs_flash_get_info+0x7c>
 4004b34:	e0bffb17 	ldw	r2,-20(fp)
 4004b38:	10c00d04 	addi	r3,r2,52
 4004b3c:	e0bffe17 	ldw	r2,-8(fp)
 4004b40:	10c00015 	stw	r3,0(r2)
 4004b44:	e0bffc17 	ldw	r2,-16(fp)
 4004b48:	e037883a 	mov	sp,fp
 4004b4c:	df000017 	ldw	fp,0(sp)
 4004b50:	dec00104 	addi	sp,sp,4
 4004b54:	f800283a 	ret

04004b58 <alt_epcs_flash_erase_block>:
 4004b58:	defffa04 	addi	sp,sp,-24
 4004b5c:	dfc00515 	stw	ra,20(sp)
 4004b60:	df000415 	stw	fp,16(sp)
 4004b64:	df000404 	addi	fp,sp,16
 4004b68:	e13ffe15 	stw	r4,-8(fp)
 4004b6c:	e17fff15 	stw	r5,-4(fp)
 4004b70:	e03ffd15 	stw	zero,-12(fp)
 4004b74:	e0bffe17 	ldw	r2,-8(fp)
 4004b78:	e0bffc15 	stw	r2,-16(fp)
 4004b7c:	e13ffe17 	ldw	r4,-8(fp)
 4004b80:	e17fff17 	ldw	r5,-4(fp)
 4004b84:	4004bcc0 	call	4004bcc <alt_epcs_test_address>
 4004b88:	e0bffd15 	stw	r2,-12(fp)
 4004b8c:	e0bffd17 	ldw	r2,-12(fp)
 4004b90:	1004803a 	cmplt	r2,r2,zero
 4004b94:	1000071e 	bne	r2,zero,4004bb4 <alt_epcs_flash_erase_block+0x5c>
 4004b98:	e0bffc17 	ldw	r2,-16(fp)
 4004b9c:	11002d17 	ldw	r4,180(r2)
 4004ba0:	40065580 	call	4006558 <epcs_write_enable>
 4004ba4:	e0bffc17 	ldw	r2,-16(fp)
 4004ba8:	11002d17 	ldw	r4,180(r2)
 4004bac:	e17fff17 	ldw	r5,-4(fp)
 4004bb0:	40063b80 	call	40063b8 <epcs_sector_erase>
 4004bb4:	e0bffd17 	ldw	r2,-12(fp)
 4004bb8:	e037883a 	mov	sp,fp
 4004bbc:	dfc00117 	ldw	ra,4(sp)
 4004bc0:	df000017 	ldw	fp,0(sp)
 4004bc4:	dec00204 	addi	sp,sp,8
 4004bc8:	f800283a 	ret

04004bcc <alt_epcs_test_address>:
 4004bcc:	defff904 	addi	sp,sp,-28
 4004bd0:	df000615 	stw	fp,24(sp)
 4004bd4:	df000604 	addi	fp,sp,24
 4004bd8:	e13ffe15 	stw	r4,-8(fp)
 4004bdc:	e17fff15 	stw	r5,-4(fp)
 4004be0:	e03ffd15 	stw	zero,-12(fp)
 4004be4:	e0bffe17 	ldw	r2,-8(fp)
 4004be8:	e0bffc15 	stw	r2,-16(fp)
 4004bec:	e0bffc17 	ldw	r2,-16(fp)
 4004bf0:	10800c17 	ldw	r2,48(r2)
 4004bf4:	10bfffc4 	addi	r2,r2,-1
 4004bf8:	e0bffb15 	stw	r2,-20(fp)
 4004bfc:	e0bffb17 	ldw	r2,-20(fp)
 4004c00:	e0fffc17 	ldw	r3,-16(fp)
 4004c04:	1004913a 	slli	r2,r2,4
 4004c08:	10c5883a 	add	r2,r2,r3
 4004c0c:	10800d04 	addi	r2,r2,52
 4004c10:	11000017 	ldw	r4,0(r2)
 4004c14:	e0bffb17 	ldw	r2,-20(fp)
 4004c18:	e0fffc17 	ldw	r3,-16(fp)
 4004c1c:	1004913a 	slli	r2,r2,4
 4004c20:	10c5883a 	add	r2,r2,r3
 4004c24:	10800e04 	addi	r2,r2,56
 4004c28:	10800017 	ldw	r2,0(r2)
 4004c2c:	2085883a 	add	r2,r4,r2
 4004c30:	10bfffc4 	addi	r2,r2,-1
 4004c34:	e0bffa15 	stw	r2,-24(fp)
 4004c38:	e0ffff17 	ldw	r3,-4(fp)
 4004c3c:	e0bffa17 	ldw	r2,-24(fp)
 4004c40:	10c0022e 	bgeu	r2,r3,4004c4c <alt_epcs_test_address+0x80>
 4004c44:	00bffec4 	movi	r2,-5
 4004c48:	e0bffd15 	stw	r2,-12(fp)
 4004c4c:	e0bffd17 	ldw	r2,-12(fp)
 4004c50:	e037883a 	mov	sp,fp
 4004c54:	df000017 	ldw	fp,0(sp)
 4004c58:	dec00104 	addi	sp,sp,4
 4004c5c:	f800283a 	ret

04004c60 <alt_epcs_flash_write_block>:
 4004c60:	defff304 	addi	sp,sp,-52
 4004c64:	dfc00c15 	stw	ra,48(sp)
 4004c68:	df000b15 	stw	fp,44(sp)
 4004c6c:	df000b04 	addi	fp,sp,44
 4004c70:	e13ffa15 	stw	r4,-24(fp)
 4004c74:	e17ffb15 	stw	r5,-20(fp)
 4004c78:	e1bffc15 	stw	r6,-16(fp)
 4004c7c:	e1fffd15 	stw	r7,-12(fp)
 4004c80:	e0bffa17 	ldw	r2,-24(fp)
 4004c84:	e0bff815 	stw	r2,-32(fp)
 4004c88:	e03ff715 	stw	zero,-36(fp)
 4004c8c:	e13ffa17 	ldw	r4,-24(fp)
 4004c90:	e17ffc17 	ldw	r5,-16(fp)
 4004c94:	4004bcc0 	call	4004bcc <alt_epcs_test_address>
 4004c98:	e0bff915 	stw	r2,-28(fp)
 4004c9c:	e0bff917 	ldw	r2,-28(fp)
 4004ca0:	1004803a 	cmplt	r2,r2,zero
 4004ca4:	10002c1e 	bne	r2,zero,4004d58 <alt_epcs_flash_write_block+0xf8>
 4004ca8:	00002806 	br	4004d4c <alt_epcs_flash_write_block+0xec>
 4004cac:	e0bff817 	ldw	r2,-32(fp)
 4004cb0:	10c03017 	ldw	r3,192(r2)
 4004cb4:	e0bffc17 	ldw	r2,-16(fp)
 4004cb8:	1887883a 	add	r3,r3,r2
 4004cbc:	e0bff817 	ldw	r2,-32(fp)
 4004cc0:	10803017 	ldw	r2,192(r2)
 4004cc4:	0085c83a 	sub	r2,zero,r2
 4004cc8:	1884703a 	and	r2,r3,r2
 4004ccc:	e0bff515 	stw	r2,-44(fp)
 4004cd0:	e0fff517 	ldw	r3,-44(fp)
 4004cd4:	e0bffc17 	ldw	r2,-16(fp)
 4004cd8:	1885c83a 	sub	r2,r3,r2
 4004cdc:	e0c00217 	ldw	r3,8(fp)
 4004ce0:	e0ffff15 	stw	r3,-4(fp)
 4004ce4:	e0bffe15 	stw	r2,-8(fp)
 4004ce8:	e0bfff17 	ldw	r2,-4(fp)
 4004cec:	e0fffe17 	ldw	r3,-8(fp)
 4004cf0:	10c0020e 	bge	r2,r3,4004cfc <alt_epcs_flash_write_block+0x9c>
 4004cf4:	e0bfff17 	ldw	r2,-4(fp)
 4004cf8:	e0bffe15 	stw	r2,-8(fp)
 4004cfc:	e0fffe17 	ldw	r3,-8(fp)
 4004d00:	e0fff615 	stw	r3,-40(fp)
 4004d04:	e0bff817 	ldw	r2,-32(fp)
 4004d08:	11002d17 	ldw	r4,180(r2)
 4004d0c:	e0fffd17 	ldw	r3,-12(fp)
 4004d10:	e0bff717 	ldw	r2,-36(fp)
 4004d14:	188d883a 	add	r6,r3,r2
 4004d18:	e17ffc17 	ldw	r5,-16(fp)
 4004d1c:	e1fff617 	ldw	r7,-40(fp)
 4004d20:	400660c0 	call	400660c <epcs_write_buffer>
 4004d24:	e0c00217 	ldw	r3,8(fp)
 4004d28:	e0bff617 	ldw	r2,-40(fp)
 4004d2c:	1885c83a 	sub	r2,r3,r2
 4004d30:	e0800215 	stw	r2,8(fp)
 4004d34:	e0fff717 	ldw	r3,-36(fp)
 4004d38:	e0bff617 	ldw	r2,-40(fp)
 4004d3c:	1885883a 	add	r2,r3,r2
 4004d40:	e0bff715 	stw	r2,-36(fp)
 4004d44:	e0bff517 	ldw	r2,-44(fp)
 4004d48:	e0bffc15 	stw	r2,-16(fp)
 4004d4c:	e0800217 	ldw	r2,8(fp)
 4004d50:	1004c03a 	cmpne	r2,r2,zero
 4004d54:	103fd51e 	bne	r2,zero,4004cac <alt_epcs_flash_write_block+0x4c>
 4004d58:	e0bff917 	ldw	r2,-28(fp)
 4004d5c:	e037883a 	mov	sp,fp
 4004d60:	dfc00117 	ldw	ra,4(sp)
 4004d64:	df000017 	ldw	fp,0(sp)
 4004d68:	dec00204 	addi	sp,sp,8
 4004d6c:	f800283a 	ret

04004d70 <alt_epcs_flash_read>:
 4004d70:	defff804 	addi	sp,sp,-32
 4004d74:	dfc00715 	stw	ra,28(sp)
 4004d78:	df000615 	stw	fp,24(sp)
 4004d7c:	df000604 	addi	fp,sp,24
 4004d80:	e13ffc15 	stw	r4,-16(fp)
 4004d84:	e17ffd15 	stw	r5,-12(fp)
 4004d88:	e1bffe15 	stw	r6,-8(fp)
 4004d8c:	e1ffff15 	stw	r7,-4(fp)
 4004d90:	e03ffb15 	stw	zero,-20(fp)
 4004d94:	e0bffc17 	ldw	r2,-16(fp)
 4004d98:	e0bffa15 	stw	r2,-24(fp)
 4004d9c:	e13ffc17 	ldw	r4,-16(fp)
 4004da0:	e17ffd17 	ldw	r5,-12(fp)
 4004da4:	4004bcc0 	call	4004bcc <alt_epcs_test_address>
 4004da8:	e0bffb15 	stw	r2,-20(fp)
 4004dac:	e0bffb17 	ldw	r2,-20(fp)
 4004db0:	1004803a 	cmplt	r2,r2,zero
 4004db4:	10000b1e 	bne	r2,zero,4004de4 <alt_epcs_flash_read+0x74>
 4004db8:	e0bffa17 	ldw	r2,-24(fp)
 4004dbc:	11002d17 	ldw	r4,180(r2)
 4004dc0:	e1bffe17 	ldw	r6,-8(fp)
 4004dc4:	e17ffd17 	ldw	r5,-12(fp)
 4004dc8:	e1ffff17 	ldw	r7,-4(fp)
 4004dcc:	40064a40 	call	40064a4 <epcs_read_buffer>
 4004dd0:	e0bffb15 	stw	r2,-20(fp)
 4004dd4:	e0fffb17 	ldw	r3,-20(fp)
 4004dd8:	e0bfff17 	ldw	r2,-4(fp)
 4004ddc:	1880011e 	bne	r3,r2,4004de4 <alt_epcs_flash_read+0x74>
 4004de0:	e03ffb15 	stw	zero,-20(fp)
 4004de4:	e0bffb17 	ldw	r2,-20(fp)
 4004de8:	e037883a 	mov	sp,fp
 4004dec:	dfc00117 	ldw	ra,4(sp)
 4004df0:	df000017 	ldw	fp,0(sp)
 4004df4:	dec00204 	addi	sp,sp,8
 4004df8:	f800283a 	ret

04004dfc <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4004dfc:	defffa04 	addi	sp,sp,-24
 4004e00:	dfc00515 	stw	ra,20(sp)
 4004e04:	df000415 	stw	fp,16(sp)
 4004e08:	df000404 	addi	fp,sp,16
 4004e0c:	e13ffd15 	stw	r4,-12(fp)
 4004e10:	e17ffe15 	stw	r5,-8(fp)
 4004e14:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4004e18:	e0bffd17 	ldw	r2,-12(fp)
 4004e1c:	10800017 	ldw	r2,0(r2)
 4004e20:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4004e24:	e0bffc17 	ldw	r2,-16(fp)
 4004e28:	11000a04 	addi	r4,r2,40
 4004e2c:	e0bffd17 	ldw	r2,-12(fp)
 4004e30:	11c00217 	ldw	r7,8(r2)
 4004e34:	e17ffe17 	ldw	r5,-8(fp)
 4004e38:	e1bfff17 	ldw	r6,-4(fp)
 4004e3c:	40054440 	call	4005444 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4004e40:	e037883a 	mov	sp,fp
 4004e44:	dfc00117 	ldw	ra,4(sp)
 4004e48:	df000017 	ldw	fp,0(sp)
 4004e4c:	dec00204 	addi	sp,sp,8
 4004e50:	f800283a 	ret

04004e54 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4004e54:	defffa04 	addi	sp,sp,-24
 4004e58:	dfc00515 	stw	ra,20(sp)
 4004e5c:	df000415 	stw	fp,16(sp)
 4004e60:	df000404 	addi	fp,sp,16
 4004e64:	e13ffd15 	stw	r4,-12(fp)
 4004e68:	e17ffe15 	stw	r5,-8(fp)
 4004e6c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4004e70:	e0bffd17 	ldw	r2,-12(fp)
 4004e74:	10800017 	ldw	r2,0(r2)
 4004e78:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4004e7c:	e0bffc17 	ldw	r2,-16(fp)
 4004e80:	11000a04 	addi	r4,r2,40
 4004e84:	e0bffd17 	ldw	r2,-12(fp)
 4004e88:	11c00217 	ldw	r7,8(r2)
 4004e8c:	e17ffe17 	ldw	r5,-8(fp)
 4004e90:	e1bfff17 	ldw	r6,-4(fp)
 4004e94:	40056680 	call	4005668 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4004e98:	e037883a 	mov	sp,fp
 4004e9c:	dfc00117 	ldw	ra,4(sp)
 4004ea0:	df000017 	ldw	fp,0(sp)
 4004ea4:	dec00204 	addi	sp,sp,8
 4004ea8:	f800283a 	ret

04004eac <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 4004eac:	defffc04 	addi	sp,sp,-16
 4004eb0:	dfc00315 	stw	ra,12(sp)
 4004eb4:	df000215 	stw	fp,8(sp)
 4004eb8:	df000204 	addi	fp,sp,8
 4004ebc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4004ec0:	e0bfff17 	ldw	r2,-4(fp)
 4004ec4:	10800017 	ldw	r2,0(r2)
 4004ec8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4004ecc:	e0bffe17 	ldw	r2,-8(fp)
 4004ed0:	11000a04 	addi	r4,r2,40
 4004ed4:	e0bfff17 	ldw	r2,-4(fp)
 4004ed8:	11400217 	ldw	r5,8(r2)
 4004edc:	40052dc0 	call	40052dc <altera_avalon_jtag_uart_close>
}
 4004ee0:	e037883a 	mov	sp,fp
 4004ee4:	dfc00117 	ldw	ra,4(sp)
 4004ee8:	df000017 	ldw	fp,0(sp)
 4004eec:	dec00204 	addi	sp,sp,8
 4004ef0:	f800283a 	ret

04004ef4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4004ef4:	defffa04 	addi	sp,sp,-24
 4004ef8:	dfc00515 	stw	ra,20(sp)
 4004efc:	df000415 	stw	fp,16(sp)
 4004f00:	df000404 	addi	fp,sp,16
 4004f04:	e13ffd15 	stw	r4,-12(fp)
 4004f08:	e17ffe15 	stw	r5,-8(fp)
 4004f0c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4004f10:	e0bffd17 	ldw	r2,-12(fp)
 4004f14:	10800017 	ldw	r2,0(r2)
 4004f18:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4004f1c:	e0bffc17 	ldw	r2,-16(fp)
 4004f20:	11000a04 	addi	r4,r2,40
 4004f24:	e17ffe17 	ldw	r5,-8(fp)
 4004f28:	e1bfff17 	ldw	r6,-4(fp)
 4004f2c:	40053500 	call	4005350 <altera_avalon_jtag_uart_ioctl>
}
 4004f30:	e037883a 	mov	sp,fp
 4004f34:	dfc00117 	ldw	ra,4(sp)
 4004f38:	df000017 	ldw	fp,0(sp)
 4004f3c:	dec00204 	addi	sp,sp,8
 4004f40:	f800283a 	ret

04004f44 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4004f44:	defffa04 	addi	sp,sp,-24
 4004f48:	dfc00515 	stw	ra,20(sp)
 4004f4c:	df000415 	stw	fp,16(sp)
 4004f50:	df000404 	addi	fp,sp,16
 4004f54:	e13ffd15 	stw	r4,-12(fp)
 4004f58:	e17ffe15 	stw	r5,-8(fp)
 4004f5c:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4004f60:	e0fffd17 	ldw	r3,-12(fp)
 4004f64:	00800044 	movi	r2,1
 4004f68:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 4004f6c:	e0bffd17 	ldw	r2,-12(fp)
 4004f70:	10800017 	ldw	r2,0(r2)
 4004f74:	11000104 	addi	r4,r2,4
 4004f78:	e0bffd17 	ldw	r2,-12(fp)
 4004f7c:	10800817 	ldw	r2,32(r2)
 4004f80:	1007883a 	mov	r3,r2
 4004f84:	2005883a 	mov	r2,r4
 4004f88:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 4004f8c:	e13ffe17 	ldw	r4,-8(fp)
 4004f90:	e17fff17 	ldw	r5,-4(fp)
 4004f94:	d8000015 	stw	zero,0(sp)
 4004f98:	01810034 	movhi	r6,1024
 4004f9c:	31940104 	addi	r6,r6,20484
 4004fa0:	e1fffd17 	ldw	r7,-12(fp)
 4004fa4:	4006f040 	call	4006f04 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 4004fa8:	e0bffd17 	ldw	r2,-12(fp)
 4004fac:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 4004fb0:	e0bffd17 	ldw	r2,-12(fp)
 4004fb4:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4004fb8:	00810074 	movhi	r2,1025
 4004fbc:	10ac9504 	addi	r2,r2,-19884
 4004fc0:	10800017 	ldw	r2,0(r2)
 4004fc4:	100b883a 	mov	r5,r2
 4004fc8:	01810034 	movhi	r6,1024
 4004fcc:	31948b04 	addi	r6,r6,21036
 4004fd0:	e1fffd17 	ldw	r7,-12(fp)
 4004fd4:	40067b80 	call	40067b8 <alt_alarm_start>
 4004fd8:	1004403a 	cmpge	r2,r2,zero
 4004fdc:	1000041e 	bne	r2,zero,4004ff0 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 4004fe0:	e0fffd17 	ldw	r3,-12(fp)
 4004fe4:	00a00034 	movhi	r2,32768
 4004fe8:	10bfffc4 	addi	r2,r2,-1
 4004fec:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 4004ff0:	e037883a 	mov	sp,fp
 4004ff4:	dfc00117 	ldw	ra,4(sp)
 4004ff8:	df000017 	ldw	fp,0(sp)
 4004ffc:	dec00204 	addi	sp,sp,8
 4005000:	f800283a 	ret

04005004 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 4005004:	defff804 	addi	sp,sp,-32
 4005008:	df000715 	stw	fp,28(sp)
 400500c:	df000704 	addi	fp,sp,28
 4005010:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4005014:	e0bfff17 	ldw	r2,-4(fp)
 4005018:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 400501c:	e0bffe17 	ldw	r2,-8(fp)
 4005020:	10800017 	ldw	r2,0(r2)
 4005024:	e0bffd15 	stw	r2,-12(fp)
 4005028:	00000006 	br	400502c <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400502c:	e0bffd17 	ldw	r2,-12(fp)
 4005030:	10800104 	addi	r2,r2,4
 4005034:	10800037 	ldwio	r2,0(r2)
 4005038:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 400503c:	e0bffc17 	ldw	r2,-16(fp)
 4005040:	1080c00c 	andi	r2,r2,768
 4005044:	1005003a 	cmpeq	r2,r2,zero
 4005048:	1000741e 	bne	r2,zero,400521c <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 400504c:	e0bffc17 	ldw	r2,-16(fp)
 4005050:	1080400c 	andi	r2,r2,256
 4005054:	1005003a 	cmpeq	r2,r2,zero
 4005058:	1000351e 	bne	r2,zero,4005130 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 400505c:	00800074 	movhi	r2,1
 4005060:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4005064:	e0bffe17 	ldw	r2,-8(fp)
 4005068:	10800a17 	ldw	r2,40(r2)
 400506c:	10800044 	addi	r2,r2,1
 4005070:	1081ffcc 	andi	r2,r2,2047
 4005074:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 4005078:	e0bffe17 	ldw	r2,-8(fp)
 400507c:	10c00b17 	ldw	r3,44(r2)
 4005080:	e0bffa17 	ldw	r2,-24(fp)
 4005084:	18801626 	beq	r3,r2,40050e0 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4005088:	e0bffd17 	ldw	r2,-12(fp)
 400508c:	10800037 	ldwio	r2,0(r2)
 4005090:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 4005094:	e0bffb17 	ldw	r2,-20(fp)
 4005098:	10a0000c 	andi	r2,r2,32768
 400509c:	1005003a 	cmpeq	r2,r2,zero
 40050a0:	10000f1e 	bne	r2,zero,40050e0 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 40050a4:	e0bffe17 	ldw	r2,-8(fp)
 40050a8:	10c00a17 	ldw	r3,40(r2)
 40050ac:	e0bffb17 	ldw	r2,-20(fp)
 40050b0:	1009883a 	mov	r4,r2
 40050b4:	e0bffe17 	ldw	r2,-8(fp)
 40050b8:	1885883a 	add	r2,r3,r2
 40050bc:	10800e04 	addi	r2,r2,56
 40050c0:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40050c4:	e0bffe17 	ldw	r2,-8(fp)
 40050c8:	10800a17 	ldw	r2,40(r2)
 40050cc:	10800044 	addi	r2,r2,1
 40050d0:	10c1ffcc 	andi	r3,r2,2047
 40050d4:	e0bffe17 	ldw	r2,-8(fp)
 40050d8:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 40050dc:	003fe106 	br	4005064 <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 40050e0:	e0bffb17 	ldw	r2,-20(fp)
 40050e4:	10bfffec 	andhi	r2,r2,65535
 40050e8:	1005003a 	cmpeq	r2,r2,zero
 40050ec:	1000101e 	bne	r2,zero,4005130 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40050f0:	e0bffe17 	ldw	r2,-8(fp)
 40050f4:	10c00817 	ldw	r3,32(r2)
 40050f8:	00bfff84 	movi	r2,-2
 40050fc:	1886703a 	and	r3,r3,r2
 4005100:	e0bffe17 	ldw	r2,-8(fp)
 4005104:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 4005108:	e0bffd17 	ldw	r2,-12(fp)
 400510c:	11000104 	addi	r4,r2,4
 4005110:	e0bffe17 	ldw	r2,-8(fp)
 4005114:	10800817 	ldw	r2,32(r2)
 4005118:	1007883a 	mov	r3,r2
 400511c:	2005883a 	mov	r2,r4
 4005120:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4005124:	e0bffd17 	ldw	r2,-12(fp)
 4005128:	10800104 	addi	r2,r2,4
 400512c:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 4005130:	e0bffc17 	ldw	r2,-16(fp)
 4005134:	1080800c 	andi	r2,r2,512
 4005138:	1005003a 	cmpeq	r2,r2,zero
 400513c:	103fbb1e 	bne	r2,zero,400502c <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4005140:	e0bffc17 	ldw	r2,-16(fp)
 4005144:	10bfffec 	andhi	r2,r2,65535
 4005148:	1004d43a 	srli	r2,r2,16
 400514c:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4005150:	00001506 	br	40051a8 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4005154:	e13ffd17 	ldw	r4,-12(fp)
 4005158:	e0bffe17 	ldw	r2,-8(fp)
 400515c:	10c00d17 	ldw	r3,52(r2)
 4005160:	e0bffe17 	ldw	r2,-8(fp)
 4005164:	1885883a 	add	r2,r3,r2
 4005168:	10820e04 	addi	r2,r2,2104
 400516c:	10800003 	ldbu	r2,0(r2)
 4005170:	10c03fcc 	andi	r3,r2,255
 4005174:	18c0201c 	xori	r3,r3,128
 4005178:	18ffe004 	addi	r3,r3,-128
 400517c:	2005883a 	mov	r2,r4
 4005180:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4005184:	e0bffe17 	ldw	r2,-8(fp)
 4005188:	10800d17 	ldw	r2,52(r2)
 400518c:	10800044 	addi	r2,r2,1
 4005190:	10c1ffcc 	andi	r3,r2,2047
 4005194:	e0bffe17 	ldw	r2,-8(fp)
 4005198:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 400519c:	e0bff917 	ldw	r2,-28(fp)
 40051a0:	10bfffc4 	addi	r2,r2,-1
 40051a4:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 40051a8:	e0bff917 	ldw	r2,-28(fp)
 40051ac:	1005003a 	cmpeq	r2,r2,zero
 40051b0:	1000051e 	bne	r2,zero,40051c8 <altera_avalon_jtag_uart_irq+0x1c4>
 40051b4:	e0bffe17 	ldw	r2,-8(fp)
 40051b8:	10c00d17 	ldw	r3,52(r2)
 40051bc:	e0bffe17 	ldw	r2,-8(fp)
 40051c0:	10800c17 	ldw	r2,48(r2)
 40051c4:	18bfe31e 	bne	r3,r2,4005154 <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 40051c8:	e0bff917 	ldw	r2,-28(fp)
 40051cc:	1005003a 	cmpeq	r2,r2,zero
 40051d0:	103f961e 	bne	r2,zero,400502c <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40051d4:	e0bffe17 	ldw	r2,-8(fp)
 40051d8:	10c00817 	ldw	r3,32(r2)
 40051dc:	00bfff44 	movi	r2,-3
 40051e0:	1886703a 	and	r3,r3,r2
 40051e4:	e0bffe17 	ldw	r2,-8(fp)
 40051e8:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40051ec:	e0bffe17 	ldw	r2,-8(fp)
 40051f0:	10800017 	ldw	r2,0(r2)
 40051f4:	11000104 	addi	r4,r2,4
 40051f8:	e0bffe17 	ldw	r2,-8(fp)
 40051fc:	10800817 	ldw	r2,32(r2)
 4005200:	1007883a 	mov	r3,r2
 4005204:	2005883a 	mov	r2,r4
 4005208:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 400520c:	e0bffd17 	ldw	r2,-12(fp)
 4005210:	10800104 	addi	r2,r2,4
 4005214:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 4005218:	003f8406 	br	400502c <altera_avalon_jtag_uart_irq+0x28>
}
 400521c:	e037883a 	mov	sp,fp
 4005220:	df000017 	ldw	fp,0(sp)
 4005224:	dec00104 	addi	sp,sp,4
 4005228:	f800283a 	ret

0400522c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 400522c:	defffc04 	addi	sp,sp,-16
 4005230:	df000315 	stw	fp,12(sp)
 4005234:	df000304 	addi	fp,sp,12
 4005238:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 400523c:	e0bfff17 	ldw	r2,-4(fp)
 4005240:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 4005244:	e0bffe17 	ldw	r2,-8(fp)
 4005248:	10800017 	ldw	r2,0(r2)
 400524c:	10800104 	addi	r2,r2,4
 4005250:	10800037 	ldwio	r2,0(r2)
 4005254:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4005258:	e0bffd17 	ldw	r2,-12(fp)
 400525c:	1081000c 	andi	r2,r2,1024
 4005260:	1005003a 	cmpeq	r2,r2,zero
 4005264:	10000c1e 	bne	r2,zero,4005298 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4005268:	e0bffe17 	ldw	r2,-8(fp)
 400526c:	10800017 	ldw	r2,0(r2)
 4005270:	11000104 	addi	r4,r2,4
 4005274:	e0bffe17 	ldw	r2,-8(fp)
 4005278:	10800817 	ldw	r2,32(r2)
 400527c:	10810014 	ori	r2,r2,1024
 4005280:	1007883a 	mov	r3,r2
 4005284:	2005883a 	mov	r2,r4
 4005288:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 400528c:	e0bffe17 	ldw	r2,-8(fp)
 4005290:	10000915 	stw	zero,36(r2)
 4005294:	00000a06 	br	40052c0 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4005298:	e0bffe17 	ldw	r2,-8(fp)
 400529c:	10c00917 	ldw	r3,36(r2)
 40052a0:	00a00034 	movhi	r2,32768
 40052a4:	10bfff04 	addi	r2,r2,-4
 40052a8:	10c00536 	bltu	r2,r3,40052c0 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 40052ac:	e0bffe17 	ldw	r2,-8(fp)
 40052b0:	10800917 	ldw	r2,36(r2)
 40052b4:	10c00044 	addi	r3,r2,1
 40052b8:	e0bffe17 	ldw	r2,-8(fp)
 40052bc:	10c00915 	stw	r3,36(r2)
 40052c0:	00810074 	movhi	r2,1025
 40052c4:	10ac9504 	addi	r2,r2,-19884
 40052c8:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 40052cc:	e037883a 	mov	sp,fp
 40052d0:	df000017 	ldw	fp,0(sp)
 40052d4:	dec00104 	addi	sp,sp,4
 40052d8:	f800283a 	ret

040052dc <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 40052dc:	defffc04 	addi	sp,sp,-16
 40052e0:	df000315 	stw	fp,12(sp)
 40052e4:	df000304 	addi	fp,sp,12
 40052e8:	e13ffd15 	stw	r4,-12(fp)
 40052ec:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 40052f0:	00000706 	br	4005310 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 40052f4:	e0bffe17 	ldw	r2,-8(fp)
 40052f8:	1090000c 	andi	r2,r2,16384
 40052fc:	1005003a 	cmpeq	r2,r2,zero
 4005300:	1000031e 	bne	r2,zero,4005310 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 4005304:	00bffd44 	movi	r2,-11
 4005308:	e0bfff15 	stw	r2,-4(fp)
 400530c:	00000b06 	br	400533c <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4005310:	e0bffd17 	ldw	r2,-12(fp)
 4005314:	10c00d17 	ldw	r3,52(r2)
 4005318:	e0bffd17 	ldw	r2,-12(fp)
 400531c:	10800c17 	ldw	r2,48(r2)
 4005320:	18800526 	beq	r3,r2,4005338 <altera_avalon_jtag_uart_close+0x5c>
 4005324:	e0bffd17 	ldw	r2,-12(fp)
 4005328:	10c00917 	ldw	r3,36(r2)
 400532c:	e0bffd17 	ldw	r2,-12(fp)
 4005330:	10800117 	ldw	r2,4(r2)
 4005334:	18bfef36 	bltu	r3,r2,40052f4 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4005338:	e03fff15 	stw	zero,-4(fp)
 400533c:	e0bfff17 	ldw	r2,-4(fp)
}
 4005340:	e037883a 	mov	sp,fp
 4005344:	df000017 	ldw	fp,0(sp)
 4005348:	dec00104 	addi	sp,sp,4
 400534c:	f800283a 	ret

04005350 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 4005350:	defff804 	addi	sp,sp,-32
 4005354:	df000715 	stw	fp,28(sp)
 4005358:	df000704 	addi	fp,sp,28
 400535c:	e13ffb15 	stw	r4,-20(fp)
 4005360:	e17ffc15 	stw	r5,-16(fp)
 4005364:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 4005368:	00bff9c4 	movi	r2,-25
 400536c:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 4005370:	e0bffc17 	ldw	r2,-16(fp)
 4005374:	e0bfff15 	stw	r2,-4(fp)
 4005378:	e0ffff17 	ldw	r3,-4(fp)
 400537c:	189a8060 	cmpeqi	r2,r3,27137
 4005380:	1000041e 	bne	r2,zero,4005394 <altera_avalon_jtag_uart_ioctl+0x44>
 4005384:	e0ffff17 	ldw	r3,-4(fp)
 4005388:	189a80a0 	cmpeqi	r2,r3,27138
 400538c:	10001b1e 	bne	r2,zero,40053fc <altera_avalon_jtag_uart_ioctl+0xac>
 4005390:	00002706 	br	4005430 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 4005394:	e0bffb17 	ldw	r2,-20(fp)
 4005398:	10c00117 	ldw	r3,4(r2)
 400539c:	00a00034 	movhi	r2,32768
 40053a0:	10bfffc4 	addi	r2,r2,-1
 40053a4:	18802226 	beq	r3,r2,4005430 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 40053a8:	e0bffd17 	ldw	r2,-12(fp)
 40053ac:	10800017 	ldw	r2,0(r2)
 40053b0:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 40053b4:	e0bff917 	ldw	r2,-28(fp)
 40053b8:	10800090 	cmplti	r2,r2,2
 40053bc:	1000071e 	bne	r2,zero,40053dc <altera_avalon_jtag_uart_ioctl+0x8c>
 40053c0:	e0fff917 	ldw	r3,-28(fp)
 40053c4:	00a00034 	movhi	r2,32768
 40053c8:	10bfffc4 	addi	r2,r2,-1
 40053cc:	18800326 	beq	r3,r2,40053dc <altera_avalon_jtag_uart_ioctl+0x8c>
 40053d0:	e0bff917 	ldw	r2,-28(fp)
 40053d4:	e0bffe15 	stw	r2,-8(fp)
 40053d8:	00000306 	br	40053e8 <altera_avalon_jtag_uart_ioctl+0x98>
 40053dc:	00e00034 	movhi	r3,32768
 40053e0:	18ffff84 	addi	r3,r3,-2
 40053e4:	e0fffe15 	stw	r3,-8(fp)
 40053e8:	e0bffb17 	ldw	r2,-20(fp)
 40053ec:	e0fffe17 	ldw	r3,-8(fp)
 40053f0:	10c00115 	stw	r3,4(r2)
      rc = 0;
 40053f4:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 40053f8:	00000d06 	br	4005430 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 40053fc:	e0bffb17 	ldw	r2,-20(fp)
 4005400:	10c00117 	ldw	r3,4(r2)
 4005404:	00a00034 	movhi	r2,32768
 4005408:	10bfffc4 	addi	r2,r2,-1
 400540c:	18800826 	beq	r3,r2,4005430 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 4005410:	e13ffd17 	ldw	r4,-12(fp)
 4005414:	e0bffb17 	ldw	r2,-20(fp)
 4005418:	10c00917 	ldw	r3,36(r2)
 400541c:	e0bffb17 	ldw	r2,-20(fp)
 4005420:	10800117 	ldw	r2,4(r2)
 4005424:	1885803a 	cmpltu	r2,r3,r2
 4005428:	20800015 	stw	r2,0(r4)
      rc = 0;
 400542c:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 4005430:	e0bffa17 	ldw	r2,-24(fp)
}
 4005434:	e037883a 	mov	sp,fp
 4005438:	df000017 	ldw	fp,0(sp)
 400543c:	dec00104 	addi	sp,sp,4
 4005440:	f800283a 	ret

04005444 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 4005444:	defff204 	addi	sp,sp,-56
 4005448:	dfc00d15 	stw	ra,52(sp)
 400544c:	df000c15 	stw	fp,48(sp)
 4005450:	df000c04 	addi	fp,sp,48
 4005454:	e13ffb15 	stw	r4,-20(fp)
 4005458:	e17ffc15 	stw	r5,-16(fp)
 400545c:	e1bffd15 	stw	r6,-12(fp)
 4005460:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 4005464:	e0bffc17 	ldw	r2,-16(fp)
 4005468:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 400546c:	00004806 	br	4005590 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4005470:	e0bffb17 	ldw	r2,-20(fp)
 4005474:	10800a17 	ldw	r2,40(r2)
 4005478:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 400547c:	e0bffb17 	ldw	r2,-20(fp)
 4005480:	10800b17 	ldw	r2,44(r2)
 4005484:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 4005488:	e0fff717 	ldw	r3,-36(fp)
 400548c:	e0bff617 	ldw	r2,-40(fp)
 4005490:	18800536 	bltu	r3,r2,40054a8 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 4005494:	e0bff717 	ldw	r2,-36(fp)
 4005498:	e0fff617 	ldw	r3,-40(fp)
 400549c:	10c5c83a 	sub	r2,r2,r3
 40054a0:	e0bff815 	stw	r2,-32(fp)
 40054a4:	00000406 	br	40054b8 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 40054a8:	00820004 	movi	r2,2048
 40054ac:	e0fff617 	ldw	r3,-40(fp)
 40054b0:	10c5c83a 	sub	r2,r2,r3
 40054b4:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 40054b8:	e0bff817 	ldw	r2,-32(fp)
 40054bc:	1005003a 	cmpeq	r2,r2,zero
 40054c0:	10001f1e 	bne	r2,zero,4005540 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 40054c4:	e0fffd17 	ldw	r3,-12(fp)
 40054c8:	e0bff817 	ldw	r2,-32(fp)
 40054cc:	1880022e 	bgeu	r3,r2,40054d8 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 40054d0:	e0bffd17 	ldw	r2,-12(fp)
 40054d4:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 40054d8:	e0bffb17 	ldw	r2,-20(fp)
 40054dc:	10c00e04 	addi	r3,r2,56
 40054e0:	e0bff617 	ldw	r2,-40(fp)
 40054e4:	1887883a 	add	r3,r3,r2
 40054e8:	e0bffa17 	ldw	r2,-24(fp)
 40054ec:	1009883a 	mov	r4,r2
 40054f0:	180b883a 	mov	r5,r3
 40054f4:	e1bff817 	ldw	r6,-32(fp)
 40054f8:	40086180 	call	4008618 <memcpy>
      ptr   += n;
 40054fc:	e0fff817 	ldw	r3,-32(fp)
 4005500:	e0bffa17 	ldw	r2,-24(fp)
 4005504:	10c5883a 	add	r2,r2,r3
 4005508:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 400550c:	e0fffd17 	ldw	r3,-12(fp)
 4005510:	e0bff817 	ldw	r2,-32(fp)
 4005514:	1885c83a 	sub	r2,r3,r2
 4005518:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 400551c:	e0fff617 	ldw	r3,-40(fp)
 4005520:	e0bff817 	ldw	r2,-32(fp)
 4005524:	1885883a 	add	r2,r3,r2
 4005528:	10c1ffcc 	andi	r3,r2,2047
 400552c:	e0bffb17 	ldw	r2,-20(fp)
 4005530:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 4005534:	e0bffd17 	ldw	r2,-12(fp)
 4005538:	10800048 	cmpgei	r2,r2,1
 400553c:	103fcc1e 	bne	r2,zero,4005470 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 4005540:	e0fffa17 	ldw	r3,-24(fp)
 4005544:	e0bffc17 	ldw	r2,-16(fp)
 4005548:	1880141e 	bne	r3,r2,400559c <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 400554c:	e0bffe17 	ldw	r2,-8(fp)
 4005550:	1090000c 	andi	r2,r2,16384
 4005554:	1004c03a 	cmpne	r2,r2,zero
 4005558:	1000101e 	bne	r2,zero,400559c <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 400555c:	e0bffb17 	ldw	r2,-20(fp)
 4005560:	10c00a17 	ldw	r3,40(r2)
 4005564:	e0bff717 	ldw	r2,-36(fp)
 4005568:	1880051e 	bne	r3,r2,4005580 <altera_avalon_jtag_uart_read+0x13c>
 400556c:	e0bffb17 	ldw	r2,-20(fp)
 4005570:	10c00917 	ldw	r3,36(r2)
 4005574:	e0bffb17 	ldw	r2,-20(fp)
 4005578:	10800117 	ldw	r2,4(r2)
 400557c:	18bff736 	bltu	r3,r2,400555c <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 4005580:	e0bffb17 	ldw	r2,-20(fp)
 4005584:	10c00a17 	ldw	r3,40(r2)
 4005588:	e0bff717 	ldw	r2,-36(fp)
 400558c:	18800326 	beq	r3,r2,400559c <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4005590:	e0bffd17 	ldw	r2,-12(fp)
 4005594:	10800048 	cmpgei	r2,r2,1
 4005598:	103fb51e 	bne	r2,zero,4005470 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 400559c:	e0fffa17 	ldw	r3,-24(fp)
 40055a0:	e0bffc17 	ldw	r2,-16(fp)
 40055a4:	18801926 	beq	r3,r2,400560c <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40055a8:	0005303a 	rdctl	r2,status
 40055ac:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40055b0:	e0fff517 	ldw	r3,-44(fp)
 40055b4:	00bfff84 	movi	r2,-2
 40055b8:	1884703a 	and	r2,r3,r2
 40055bc:	1001703a 	wrctl	status,r2
  
  return context;
 40055c0:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 40055c4:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 40055c8:	e0bffb17 	ldw	r2,-20(fp)
 40055cc:	10800817 	ldw	r2,32(r2)
 40055d0:	10c00054 	ori	r3,r2,1
 40055d4:	e0bffb17 	ldw	r2,-20(fp)
 40055d8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40055dc:	e0bffb17 	ldw	r2,-20(fp)
 40055e0:	10800017 	ldw	r2,0(r2)
 40055e4:	11000104 	addi	r4,r2,4
 40055e8:	e0bffb17 	ldw	r2,-20(fp)
 40055ec:	10800817 	ldw	r2,32(r2)
 40055f0:	1007883a 	mov	r3,r2
 40055f4:	2005883a 	mov	r2,r4
 40055f8:	10c00035 	stwio	r3,0(r2)
 40055fc:	e0bff917 	ldw	r2,-28(fp)
 4005600:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4005604:	e0bff417 	ldw	r2,-48(fp)
 4005608:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 400560c:	e0fffa17 	ldw	r3,-24(fp)
 4005610:	e0bffc17 	ldw	r2,-16(fp)
 4005614:	18800526 	beq	r3,r2,400562c <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 4005618:	e0fffa17 	ldw	r3,-24(fp)
 400561c:	e0bffc17 	ldw	r2,-16(fp)
 4005620:	1887c83a 	sub	r3,r3,r2
 4005624:	e0ffff15 	stw	r3,-4(fp)
 4005628:	00000906 	br	4005650 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 400562c:	e0bffe17 	ldw	r2,-8(fp)
 4005630:	1090000c 	andi	r2,r2,16384
 4005634:	1005003a 	cmpeq	r2,r2,zero
 4005638:	1000031e 	bne	r2,zero,4005648 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 400563c:	00bffd44 	movi	r2,-11
 4005640:	e0bfff15 	stw	r2,-4(fp)
 4005644:	00000206 	br	4005650 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 4005648:	00bffec4 	movi	r2,-5
 400564c:	e0bfff15 	stw	r2,-4(fp)
 4005650:	e0bfff17 	ldw	r2,-4(fp)
}
 4005654:	e037883a 	mov	sp,fp
 4005658:	dfc00117 	ldw	ra,4(sp)
 400565c:	df000017 	ldw	fp,0(sp)
 4005660:	dec00204 	addi	sp,sp,8
 4005664:	f800283a 	ret

04005668 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4005668:	defff204 	addi	sp,sp,-56
 400566c:	dfc00d15 	stw	ra,52(sp)
 4005670:	df000c15 	stw	fp,48(sp)
 4005674:	df000c04 	addi	fp,sp,48
 4005678:	e13ffb15 	stw	r4,-20(fp)
 400567c:	e17ffc15 	stw	r5,-16(fp)
 4005680:	e1bffd15 	stw	r6,-12(fp)
 4005684:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4005688:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 400568c:	e0bffc17 	ldw	r2,-16(fp)
 4005690:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4005694:	00003a06 	br	4005780 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4005698:	e0bffb17 	ldw	r2,-20(fp)
 400569c:	10800c17 	ldw	r2,48(r2)
 40056a0:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 40056a4:	e0bffb17 	ldw	r2,-20(fp)
 40056a8:	10800d17 	ldw	r2,52(r2)
 40056ac:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 40056b0:	e0fffa17 	ldw	r3,-24(fp)
 40056b4:	e0bff917 	ldw	r2,-28(fp)
 40056b8:	1880062e 	bgeu	r3,r2,40056d4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 40056bc:	e0fff917 	ldw	r3,-28(fp)
 40056c0:	e0bffa17 	ldw	r2,-24(fp)
 40056c4:	1885c83a 	sub	r2,r3,r2
 40056c8:	10bfffc4 	addi	r2,r2,-1
 40056cc:	e0bff815 	stw	r2,-32(fp)
 40056d0:	00000c06 	br	4005704 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 40056d4:	e0bff917 	ldw	r2,-28(fp)
 40056d8:	1005003a 	cmpeq	r2,r2,zero
 40056dc:	1000051e 	bne	r2,zero,40056f4 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 40056e0:	00820004 	movi	r2,2048
 40056e4:	e0fffa17 	ldw	r3,-24(fp)
 40056e8:	10c5c83a 	sub	r2,r2,r3
 40056ec:	e0bff815 	stw	r2,-32(fp)
 40056f0:	00000406 	br	4005704 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 40056f4:	0081ffc4 	movi	r2,2047
 40056f8:	e0fffa17 	ldw	r3,-24(fp)
 40056fc:	10c5c83a 	sub	r2,r2,r3
 4005700:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 4005704:	e0bff817 	ldw	r2,-32(fp)
 4005708:	1005003a 	cmpeq	r2,r2,zero
 400570c:	10001f1e 	bne	r2,zero,400578c <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 4005710:	e0fffd17 	ldw	r3,-12(fp)
 4005714:	e0bff817 	ldw	r2,-32(fp)
 4005718:	1880022e 	bgeu	r3,r2,4005724 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 400571c:	e0bffd17 	ldw	r2,-12(fp)
 4005720:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 4005724:	e0bffb17 	ldw	r2,-20(fp)
 4005728:	10c20e04 	addi	r3,r2,2104
 400572c:	e0bffa17 	ldw	r2,-24(fp)
 4005730:	1885883a 	add	r2,r3,r2
 4005734:	e0fffc17 	ldw	r3,-16(fp)
 4005738:	1009883a 	mov	r4,r2
 400573c:	180b883a 	mov	r5,r3
 4005740:	e1bff817 	ldw	r6,-32(fp)
 4005744:	40086180 	call	4008618 <memcpy>
      ptr   += n;
 4005748:	e0fff817 	ldw	r3,-32(fp)
 400574c:	e0bffc17 	ldw	r2,-16(fp)
 4005750:	10c5883a 	add	r2,r2,r3
 4005754:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 4005758:	e0fffd17 	ldw	r3,-12(fp)
 400575c:	e0bff817 	ldw	r2,-32(fp)
 4005760:	1885c83a 	sub	r2,r3,r2
 4005764:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4005768:	e0fffa17 	ldw	r3,-24(fp)
 400576c:	e0bff817 	ldw	r2,-32(fp)
 4005770:	1885883a 	add	r2,r3,r2
 4005774:	10c1ffcc 	andi	r3,r2,2047
 4005778:	e0bffb17 	ldw	r2,-20(fp)
 400577c:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4005780:	e0bffd17 	ldw	r2,-12(fp)
 4005784:	10800048 	cmpgei	r2,r2,1
 4005788:	103fc31e 	bne	r2,zero,4005698 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400578c:	0005303a 	rdctl	r2,status
 4005790:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005794:	e0fff517 	ldw	r3,-44(fp)
 4005798:	00bfff84 	movi	r2,-2
 400579c:	1884703a 	and	r2,r3,r2
 40057a0:	1001703a 	wrctl	status,r2
  
  return context;
 40057a4:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 40057a8:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 40057ac:	e0bffb17 	ldw	r2,-20(fp)
 40057b0:	10800817 	ldw	r2,32(r2)
 40057b4:	10c00094 	ori	r3,r2,2
 40057b8:	e0bffb17 	ldw	r2,-20(fp)
 40057bc:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40057c0:	e0bffb17 	ldw	r2,-20(fp)
 40057c4:	10800017 	ldw	r2,0(r2)
 40057c8:	11000104 	addi	r4,r2,4
 40057cc:	e0bffb17 	ldw	r2,-20(fp)
 40057d0:	10800817 	ldw	r2,32(r2)
 40057d4:	1007883a 	mov	r3,r2
 40057d8:	2005883a 	mov	r2,r4
 40057dc:	10c00035 	stwio	r3,0(r2)
 40057e0:	e0bff717 	ldw	r2,-36(fp)
 40057e4:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40057e8:	e0bff417 	ldw	r2,-48(fp)
 40057ec:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 40057f0:	e0bffd17 	ldw	r2,-12(fp)
 40057f4:	10800050 	cmplti	r2,r2,1
 40057f8:	1000111e 	bne	r2,zero,4005840 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 40057fc:	e0bffe17 	ldw	r2,-8(fp)
 4005800:	1090000c 	andi	r2,r2,16384
 4005804:	1004c03a 	cmpne	r2,r2,zero
 4005808:	1000101e 	bne	r2,zero,400584c <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 400580c:	e0bffb17 	ldw	r2,-20(fp)
 4005810:	10c00d17 	ldw	r3,52(r2)
 4005814:	e0bff917 	ldw	r2,-28(fp)
 4005818:	1880051e 	bne	r3,r2,4005830 <altera_avalon_jtag_uart_write+0x1c8>
 400581c:	e0bffb17 	ldw	r2,-20(fp)
 4005820:	10c00917 	ldw	r3,36(r2)
 4005824:	e0bffb17 	ldw	r2,-20(fp)
 4005828:	10800117 	ldw	r2,4(r2)
 400582c:	18bff736 	bltu	r3,r2,400580c <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 4005830:	e0bffb17 	ldw	r2,-20(fp)
 4005834:	10c00d17 	ldw	r3,52(r2)
 4005838:	e0bff917 	ldw	r2,-28(fp)
 400583c:	18800326 	beq	r3,r2,400584c <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
 4005840:	e0bffd17 	ldw	r2,-12(fp)
 4005844:	10800048 	cmpgei	r2,r2,1
 4005848:	103fcd1e 	bne	r2,zero,4005780 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 400584c:	e0fffc17 	ldw	r3,-16(fp)
 4005850:	e0bff617 	ldw	r2,-40(fp)
 4005854:	18800526 	beq	r3,r2,400586c <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 4005858:	e0fffc17 	ldw	r3,-16(fp)
 400585c:	e0bff617 	ldw	r2,-40(fp)
 4005860:	1887c83a 	sub	r3,r3,r2
 4005864:	e0ffff15 	stw	r3,-4(fp)
 4005868:	00000906 	br	4005890 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 400586c:	e0bffe17 	ldw	r2,-8(fp)
 4005870:	1090000c 	andi	r2,r2,16384
 4005874:	1005003a 	cmpeq	r2,r2,zero
 4005878:	1000031e 	bne	r2,zero,4005888 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 400587c:	00bffd44 	movi	r2,-11
 4005880:	e0bfff15 	stw	r2,-4(fp)
 4005884:	00000206 	br	4005890 <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
 4005888:	00bffec4 	movi	r2,-5
 400588c:	e0bfff15 	stw	r2,-4(fp)
 4005890:	e0bfff17 	ldw	r2,-4(fp)
}
 4005894:	e037883a 	mov	sp,fp
 4005898:	dfc00117 	ldw	ra,4(sp)
 400589c:	df000017 	ldw	fp,0(sp)
 40058a0:	dec00204 	addi	sp,sp,8
 40058a4:	f800283a 	ret

040058a8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 40058a8:	defffa04 	addi	sp,sp,-24
 40058ac:	dfc00515 	stw	ra,20(sp)
 40058b0:	df000415 	stw	fp,16(sp)
 40058b4:	df000404 	addi	fp,sp,16
 40058b8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 40058bc:	e0bfff17 	ldw	r2,-4(fp)
 40058c0:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 40058c4:	e0bfff17 	ldw	r2,-4(fp)
 40058c8:	10800104 	addi	r2,r2,4
 40058cc:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40058d0:	0005303a 	rdctl	r2,status
 40058d4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40058d8:	e0fffd17 	ldw	r3,-12(fp)
 40058dc:	00bfff84 	movi	r2,-2
 40058e0:	1884703a 	and	r2,r3,r2
 40058e4:	1001703a 	wrctl	status,r2
  
  return context;
 40058e8:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 40058ec:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
 40058f0:	40076c80 	call	40076c8 <alt_tick>
 40058f4:	e0bffe17 	ldw	r2,-8(fp)
 40058f8:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40058fc:	e0bffc17 	ldw	r2,-16(fp)
 4005900:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 4005904:	e037883a 	mov	sp,fp
 4005908:	dfc00117 	ldw	ra,4(sp)
 400590c:	df000017 	ldw	fp,0(sp)
 4005910:	dec00204 	addi	sp,sp,8
 4005914:	f800283a 	ret

04005918 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 4005918:	defff804 	addi	sp,sp,-32
 400591c:	dfc00715 	stw	ra,28(sp)
 4005920:	df000615 	stw	fp,24(sp)
 4005924:	df000604 	addi	fp,sp,24
 4005928:	e13ffc15 	stw	r4,-16(fp)
 400592c:	e17ffd15 	stw	r5,-12(fp)
 4005930:	e1bffe15 	stw	r6,-8(fp)
 4005934:	e1ffff15 	stw	r7,-4(fp)
 4005938:	e0bfff17 	ldw	r2,-4(fp)
 400593c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 4005940:	00810074 	movhi	r2,1025
 4005944:	10ac9504 	addi	r2,r2,-19884
 4005948:	10800017 	ldw	r2,0(r2)
 400594c:	1004c03a 	cmpne	r2,r2,zero
 4005950:	1000041e 	bne	r2,zero,4005964 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
 4005954:	00c10074 	movhi	r3,1025
 4005958:	18ec9504 	addi	r3,r3,-19884
 400595c:	e0bffb17 	ldw	r2,-20(fp)
 4005960:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 4005964:	e0bffc17 	ldw	r2,-16(fp)
 4005968:	10800104 	addi	r2,r2,4
 400596c:	1007883a 	mov	r3,r2
 4005970:	008001c4 	movi	r2,7
 4005974:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 4005978:	d8000015 	stw	zero,0(sp)
 400597c:	e13ffd17 	ldw	r4,-12(fp)
 4005980:	e17ffe17 	ldw	r5,-8(fp)
 4005984:	01810034 	movhi	r6,1024
 4005988:	31962a04 	addi	r6,r6,22696
 400598c:	e1fffc17 	ldw	r7,-16(fp)
 4005990:	4006f040 	call	4006f04 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 4005994:	e037883a 	mov	sp,fp
 4005998:	dfc00117 	ldw	ra,4(sp)
 400599c:	df000017 	ldw	fp,0(sp)
 40059a0:	dec00204 	addi	sp,sp,8
 40059a4:	f800283a 	ret

040059a8 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 40059a8:	defffa04 	addi	sp,sp,-24
 40059ac:	dfc00515 	stw	ra,20(sp)
 40059b0:	df000415 	stw	fp,16(sp)
 40059b4:	df000404 	addi	fp,sp,16
 40059b8:	e13ffd15 	stw	r4,-12(fp)
 40059bc:	e17ffe15 	stw	r5,-8(fp)
 40059c0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 40059c4:	e0bffd17 	ldw	r2,-12(fp)
 40059c8:	10800017 	ldw	r2,0(r2)
 40059cc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 40059d0:	e0bffc17 	ldw	r2,-16(fp)
 40059d4:	11000a04 	addi	r4,r2,40
 40059d8:	e0bffd17 	ldw	r2,-12(fp)
 40059dc:	11c00217 	ldw	r7,8(r2)
 40059e0:	e17ffe17 	ldw	r5,-8(fp)
 40059e4:	e1bfff17 	ldw	r6,-4(fp)
 40059e8:	4005ea00 	call	4005ea0 <altera_avalon_uart_read>
      fd->fd_flags);
}
 40059ec:	e037883a 	mov	sp,fp
 40059f0:	dfc00117 	ldw	ra,4(sp)
 40059f4:	df000017 	ldw	fp,0(sp)
 40059f8:	dec00204 	addi	sp,sp,8
 40059fc:	f800283a 	ret

04005a00 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4005a00:	defffa04 	addi	sp,sp,-24
 4005a04:	dfc00515 	stw	ra,20(sp)
 4005a08:	df000415 	stw	fp,16(sp)
 4005a0c:	df000404 	addi	fp,sp,16
 4005a10:	e13ffd15 	stw	r4,-12(fp)
 4005a14:	e17ffe15 	stw	r5,-8(fp)
 4005a18:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4005a1c:	e0bffd17 	ldw	r2,-12(fp)
 4005a20:	10800017 	ldw	r2,0(r2)
 4005a24:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 4005a28:	e0bffc17 	ldw	r2,-16(fp)
 4005a2c:	11000a04 	addi	r4,r2,40
 4005a30:	e0bffd17 	ldw	r2,-12(fp)
 4005a34:	11c00217 	ldw	r7,8(r2)
 4005a38:	e17ffe17 	ldw	r5,-8(fp)
 4005a3c:	e1bfff17 	ldw	r6,-4(fp)
 4005a40:	40061300 	call	4006130 <altera_avalon_uart_write>
      fd->fd_flags);
}
 4005a44:	e037883a 	mov	sp,fp
 4005a48:	dfc00117 	ldw	ra,4(sp)
 4005a4c:	df000017 	ldw	fp,0(sp)
 4005a50:	dec00204 	addi	sp,sp,8
 4005a54:	f800283a 	ret

04005a58 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 4005a58:	defffc04 	addi	sp,sp,-16
 4005a5c:	dfc00315 	stw	ra,12(sp)
 4005a60:	df000215 	stw	fp,8(sp)
 4005a64:	df000204 	addi	fp,sp,8
 4005a68:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 4005a6c:	e0bfff17 	ldw	r2,-4(fp)
 4005a70:	10800017 	ldw	r2,0(r2)
 4005a74:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 4005a78:	e0bffe17 	ldw	r2,-8(fp)
 4005a7c:	11000a04 	addi	r4,r2,40
 4005a80:	e0bfff17 	ldw	r2,-4(fp)
 4005a84:	11400217 	ldw	r5,8(r2)
 4005a88:	4005e400 	call	4005e40 <altera_avalon_uart_close>
}
 4005a8c:	e037883a 	mov	sp,fp
 4005a90:	dfc00117 	ldw	ra,4(sp)
 4005a94:	df000017 	ldw	fp,0(sp)
 4005a98:	dec00204 	addi	sp,sp,8
 4005a9c:	f800283a 	ret

04005aa0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 4005aa0:	defff704 	addi	sp,sp,-36
 4005aa4:	dfc00815 	stw	ra,32(sp)
 4005aa8:	df000715 	stw	fp,28(sp)
 4005aac:	df000704 	addi	fp,sp,28
 4005ab0:	e13ffc15 	stw	r4,-16(fp)
 4005ab4:	e17ffd15 	stw	r5,-12(fp)
 4005ab8:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
 4005abc:	e0bffc17 	ldw	r2,-16(fp)
 4005ac0:	10800017 	ldw	r2,0(r2)
 4005ac4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 4005ac8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 4005acc:	1004c03a 	cmpne	r2,r2,zero
 4005ad0:	1000061e 	bne	r2,zero,4005aec <altera_avalon_uart_init+0x4c>
 4005ad4:	0005883a 	mov	r2,zero
 4005ad8:	1004c03a 	cmpne	r2,r2,zero
 4005adc:	1000031e 	bne	r2,zero,4005aec <altera_avalon_uart_init+0x4c>
 4005ae0:	0005883a 	mov	r2,zero
 4005ae4:	1005003a 	cmpeq	r2,r2,zero
 4005ae8:	1000031e 	bne	r2,zero,4005af8 <altera_avalon_uart_init+0x58>
 4005aec:	00800044 	movi	r2,1
 4005af0:	e0bfff15 	stw	r2,-4(fp)
 4005af4:	00000106 	br	4005afc <altera_avalon_uart_init+0x5c>
 4005af8:	e03fff15 	stw	zero,-4(fp)
 4005afc:	e0bfff17 	ldw	r2,-4(fp)
 4005b00:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 4005b04:	e0bffa17 	ldw	r2,-24(fp)
 4005b08:	1004c03a 	cmpne	r2,r2,zero
 4005b0c:	1000111e 	bne	r2,zero,4005b54 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 4005b10:	e0fffc17 	ldw	r3,-16(fp)
 4005b14:	00832004 	movi	r2,3200
 4005b18:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 4005b1c:	e0bffb17 	ldw	r2,-20(fp)
 4005b20:	11000304 	addi	r4,r2,12
 4005b24:	e0bffc17 	ldw	r2,-16(fp)
 4005b28:	10800117 	ldw	r2,4(r2)
 4005b2c:	1007883a 	mov	r3,r2
 4005b30:	2005883a 	mov	r2,r4
 4005b34:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 4005b38:	d8000015 	stw	zero,0(sp)
 4005b3c:	e13ffd17 	ldw	r4,-12(fp)
 4005b40:	e17ffe17 	ldw	r5,-8(fp)
 4005b44:	01810034 	movhi	r6,1024
 4005b48:	3196da04 	addi	r6,r6,23400
 4005b4c:	e1fffc17 	ldw	r7,-16(fp)
 4005b50:	4006f040 	call	4006f04 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 4005b54:	e037883a 	mov	sp,fp
 4005b58:	dfc00117 	ldw	ra,4(sp)
 4005b5c:	df000017 	ldw	fp,0(sp)
 4005b60:	dec00204 	addi	sp,sp,8
 4005b64:	f800283a 	ret

04005b68 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 4005b68:	defffa04 	addi	sp,sp,-24
 4005b6c:	dfc00515 	stw	ra,20(sp)
 4005b70:	df000415 	stw	fp,16(sp)
 4005b74:	df000404 	addi	fp,sp,16
 4005b78:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 4005b7c:	e0bfff17 	ldw	r2,-4(fp)
 4005b80:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
 4005b84:	e0bffd17 	ldw	r2,-12(fp)
 4005b88:	10800017 	ldw	r2,0(r2)
 4005b8c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 4005b90:	e0bffc17 	ldw	r2,-16(fp)
 4005b94:	10800204 	addi	r2,r2,8
 4005b98:	10800037 	ldwio	r2,0(r2)
 4005b9c:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 4005ba0:	e0bffc17 	ldw	r2,-16(fp)
 4005ba4:	10800204 	addi	r2,r2,8
 4005ba8:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 4005bac:	e0bffc17 	ldw	r2,-16(fp)
 4005bb0:	10800204 	addi	r2,r2,8
 4005bb4:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 4005bb8:	e0bffe17 	ldw	r2,-8(fp)
 4005bbc:	1080200c 	andi	r2,r2,128
 4005bc0:	1005003a 	cmpeq	r2,r2,zero
 4005bc4:	1000031e 	bne	r2,zero,4005bd4 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 4005bc8:	e13ffd17 	ldw	r4,-12(fp)
 4005bcc:	e17ffe17 	ldw	r5,-8(fp)
 4005bd0:	4005c040 	call	4005c04 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 4005bd4:	e0bffe17 	ldw	r2,-8(fp)
 4005bd8:	1081100c 	andi	r2,r2,1088
 4005bdc:	1005003a 	cmpeq	r2,r2,zero
 4005be0:	1000031e 	bne	r2,zero,4005bf0 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 4005be4:	e13ffd17 	ldw	r4,-12(fp)
 4005be8:	e17ffe17 	ldw	r5,-8(fp)
 4005bec:	4005ce40 	call	4005ce4 <altera_avalon_uart_txirq>
  }
  

}
 4005bf0:	e037883a 	mov	sp,fp
 4005bf4:	dfc00117 	ldw	ra,4(sp)
 4005bf8:	df000017 	ldw	fp,0(sp)
 4005bfc:	dec00204 	addi	sp,sp,8
 4005c00:	f800283a 	ret

04005c04 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 4005c04:	defffc04 	addi	sp,sp,-16
 4005c08:	df000315 	stw	fp,12(sp)
 4005c0c:	df000304 	addi	fp,sp,12
 4005c10:	e13ffe15 	stw	r4,-8(fp)
 4005c14:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 4005c18:	e0bfff17 	ldw	r2,-4(fp)
 4005c1c:	108000cc 	andi	r2,r2,3
 4005c20:	1004c03a 	cmpne	r2,r2,zero
 4005c24:	10002b1e 	bne	r2,zero,4005cd4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 4005c28:	e0bffe17 	ldw	r2,-8(fp)
 4005c2c:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4005c30:	e0bffe17 	ldw	r2,-8(fp)
 4005c34:	10800317 	ldw	r2,12(r2)
 4005c38:	10800044 	addi	r2,r2,1
 4005c3c:	10800fcc 	andi	r2,r2,63
 4005c40:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 4005c44:	e0bffe17 	ldw	r2,-8(fp)
 4005c48:	11000317 	ldw	r4,12(r2)
 4005c4c:	e0bffe17 	ldw	r2,-8(fp)
 4005c50:	10800017 	ldw	r2,0(r2)
 4005c54:	10800037 	ldwio	r2,0(r2)
 4005c58:	1007883a 	mov	r3,r2
 4005c5c:	e0bffe17 	ldw	r2,-8(fp)
 4005c60:	2085883a 	add	r2,r4,r2
 4005c64:	10800704 	addi	r2,r2,28
 4005c68:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
 4005c6c:	e0fffe17 	ldw	r3,-8(fp)
 4005c70:	e0bffd17 	ldw	r2,-12(fp)
 4005c74:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4005c78:	e0bffe17 	ldw	r2,-8(fp)
 4005c7c:	10800317 	ldw	r2,12(r2)
 4005c80:	10800044 	addi	r2,r2,1
 4005c84:	10800fcc 	andi	r2,r2,63
 4005c88:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 4005c8c:	e0bffe17 	ldw	r2,-8(fp)
 4005c90:	10c00217 	ldw	r3,8(r2)
 4005c94:	e0bffd17 	ldw	r2,-12(fp)
 4005c98:	18800e1e 	bne	r3,r2,4005cd4 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4005c9c:	e0bffe17 	ldw	r2,-8(fp)
 4005ca0:	10c00117 	ldw	r3,4(r2)
 4005ca4:	00bfdfc4 	movi	r2,-129
 4005ca8:	1886703a 	and	r3,r3,r2
 4005cac:	e0bffe17 	ldw	r2,-8(fp)
 4005cb0:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 4005cb4:	e0bffe17 	ldw	r2,-8(fp)
 4005cb8:	10800017 	ldw	r2,0(r2)
 4005cbc:	11000304 	addi	r4,r2,12
 4005cc0:	e0bffe17 	ldw	r2,-8(fp)
 4005cc4:	10800117 	ldw	r2,4(r2)
 4005cc8:	1007883a 	mov	r3,r2
 4005ccc:	2005883a 	mov	r2,r4
 4005cd0:	10c00035 	stwio	r3,0(r2)
  }   
}
 4005cd4:	e037883a 	mov	sp,fp
 4005cd8:	df000017 	ldw	fp,0(sp)
 4005cdc:	dec00104 	addi	sp,sp,4
 4005ce0:	f800283a 	ret

04005ce4 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 4005ce4:	defffd04 	addi	sp,sp,-12
 4005ce8:	df000215 	stw	fp,8(sp)
 4005cec:	df000204 	addi	fp,sp,8
 4005cf0:	e13ffe15 	stw	r4,-8(fp)
 4005cf4:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 4005cf8:	e0bffe17 	ldw	r2,-8(fp)
 4005cfc:	10c00417 	ldw	r3,16(r2)
 4005d00:	e0bffe17 	ldw	r2,-8(fp)
 4005d04:	10800517 	ldw	r2,20(r2)
 4005d08:	18803626 	beq	r3,r2,4005de4 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4005d0c:	e0bffe17 	ldw	r2,-8(fp)
 4005d10:	10800617 	ldw	r2,24(r2)
 4005d14:	1080008c 	andi	r2,r2,2
 4005d18:	1005003a 	cmpeq	r2,r2,zero
 4005d1c:	1000041e 	bne	r2,zero,4005d30 <altera_avalon_uart_txirq+0x4c>
 4005d20:	e0bfff17 	ldw	r2,-4(fp)
 4005d24:	1082000c 	andi	r2,r2,2048
 4005d28:	1005003a 	cmpeq	r2,r2,zero
 4005d2c:	10001e1e 	bne	r2,zero,4005da8 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 4005d30:	e0bffe17 	ldw	r2,-8(fp)
 4005d34:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 4005d38:	e0bffe17 	ldw	r2,-8(fp)
 4005d3c:	10800017 	ldw	r2,0(r2)
 4005d40:	11000104 	addi	r4,r2,4
 4005d44:	e0bffe17 	ldw	r2,-8(fp)
 4005d48:	10c00417 	ldw	r3,16(r2)
 4005d4c:	e0bffe17 	ldw	r2,-8(fp)
 4005d50:	1885883a 	add	r2,r3,r2
 4005d54:	10801704 	addi	r2,r2,92
 4005d58:	10800003 	ldbu	r2,0(r2)
 4005d5c:	10c03fcc 	andi	r3,r2,255
 4005d60:	2005883a 	mov	r2,r4
 4005d64:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 4005d68:	e0bffe17 	ldw	r2,-8(fp)
 4005d6c:	10800417 	ldw	r2,16(r2)
 4005d70:	10c00044 	addi	r3,r2,1
 4005d74:	e0bffe17 	ldw	r2,-8(fp)
 4005d78:	10c00415 	stw	r3,16(r2)
 4005d7c:	e0bffe17 	ldw	r2,-8(fp)
 4005d80:	10800417 	ldw	r2,16(r2)
 4005d84:	10c00fcc 	andi	r3,r2,63
 4005d88:	e0bffe17 	ldw	r2,-8(fp)
 4005d8c:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 4005d90:	e0bffe17 	ldw	r2,-8(fp)
 4005d94:	10800117 	ldw	r2,4(r2)
 4005d98:	10c01014 	ori	r3,r2,64
 4005d9c:	e0bffe17 	ldw	r2,-8(fp)
 4005da0:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 4005da4:	00000f06 	br	4005de4 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 4005da8:	e0bffe17 	ldw	r2,-8(fp)
 4005dac:	10800017 	ldw	r2,0(r2)
 4005db0:	10800204 	addi	r2,r2,8
 4005db4:	10800037 	ldwio	r2,0(r2)
 4005db8:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 4005dbc:	e0bfff17 	ldw	r2,-4(fp)
 4005dc0:	1082000c 	andi	r2,r2,2048
 4005dc4:	1004c03a 	cmpne	r2,r2,zero
 4005dc8:	1000061e 	bne	r2,zero,4005de4 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 4005dcc:	e0bffe17 	ldw	r2,-8(fp)
 4005dd0:	10c00117 	ldw	r3,4(r2)
 4005dd4:	00bfefc4 	movi	r2,-65
 4005dd8:	1886703a 	and	r3,r3,r2
 4005ddc:	e0bffe17 	ldw	r2,-8(fp)
 4005de0:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 4005de4:	e0bffe17 	ldw	r2,-8(fp)
 4005de8:	10c00417 	ldw	r3,16(r2)
 4005dec:	e0bffe17 	ldw	r2,-8(fp)
 4005df0:	10800517 	ldw	r2,20(r2)
 4005df4:	1880061e 	bne	r3,r2,4005e10 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4005df8:	e0bffe17 	ldw	r2,-8(fp)
 4005dfc:	10c00117 	ldw	r3,4(r2)
 4005e00:	00beefc4 	movi	r2,-1089
 4005e04:	1886703a 	and	r3,r3,r2
 4005e08:	e0bffe17 	ldw	r2,-8(fp)
 4005e0c:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4005e10:	e0bffe17 	ldw	r2,-8(fp)
 4005e14:	10800017 	ldw	r2,0(r2)
 4005e18:	11000304 	addi	r4,r2,12
 4005e1c:	e0bffe17 	ldw	r2,-8(fp)
 4005e20:	10800117 	ldw	r2,4(r2)
 4005e24:	1007883a 	mov	r3,r2
 4005e28:	2005883a 	mov	r2,r4
 4005e2c:	10c00035 	stwio	r3,0(r2)
}
 4005e30:	e037883a 	mov	sp,fp
 4005e34:	df000017 	ldw	fp,0(sp)
 4005e38:	dec00104 	addi	sp,sp,4
 4005e3c:	f800283a 	ret

04005e40 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 4005e40:	defffc04 	addi	sp,sp,-16
 4005e44:	df000315 	stw	fp,12(sp)
 4005e48:	df000304 	addi	fp,sp,12
 4005e4c:	e13ffd15 	stw	r4,-12(fp)
 4005e50:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4005e54:	00000706 	br	4005e74 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 4005e58:	e0bffe17 	ldw	r2,-8(fp)
 4005e5c:	1090000c 	andi	r2,r2,16384
 4005e60:	1005003a 	cmpeq	r2,r2,zero
 4005e64:	1000031e 	bne	r2,zero,4005e74 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
 4005e68:	00bffd44 	movi	r2,-11
 4005e6c:	e0bfff15 	stw	r2,-4(fp)
 4005e70:	00000606 	br	4005e8c <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 4005e74:	e0bffd17 	ldw	r2,-12(fp)
 4005e78:	10c00417 	ldw	r3,16(r2)
 4005e7c:	e0bffd17 	ldw	r2,-12(fp)
 4005e80:	10800517 	ldw	r2,20(r2)
 4005e84:	18bff41e 	bne	r3,r2,4005e58 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4005e88:	e03fff15 	stw	zero,-4(fp)
 4005e8c:	e0bfff17 	ldw	r2,-4(fp)
}
 4005e90:	e037883a 	mov	sp,fp
 4005e94:	df000017 	ldw	fp,0(sp)
 4005e98:	dec00104 	addi	sp,sp,4
 4005e9c:	f800283a 	ret

04005ea0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 4005ea0:	defff004 	addi	sp,sp,-64
 4005ea4:	dfc00f15 	stw	ra,60(sp)
 4005ea8:	df000e15 	stw	fp,56(sp)
 4005eac:	df000e04 	addi	fp,sp,56
 4005eb0:	e13ffb15 	stw	r4,-20(fp)
 4005eb4:	e17ffc15 	stw	r5,-16(fp)
 4005eb8:	e1bffd15 	stw	r6,-12(fp)
 4005ebc:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
 4005ec0:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
 4005ec4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 4005ec8:	e0bffe17 	ldw	r2,-8(fp)
 4005ecc:	1090000c 	andi	r2,r2,16384
 4005ed0:	1005003a 	cmpeq	r2,r2,zero
 4005ed4:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
 4005ed8:	e0bffb17 	ldw	r2,-20(fp)
 4005edc:	10800217 	ldw	r2,8(r2)
 4005ee0:	10800044 	addi	r2,r2,1
 4005ee4:	10800fcc 	andi	r2,r2,63
 4005ee8:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4005eec:	00001906 	br	4005f54 <altera_avalon_uart_read+0xb4>
    {
      count++;
 4005ef0:	e0bff617 	ldw	r2,-40(fp)
 4005ef4:	10800044 	addi	r2,r2,1
 4005ef8:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 4005efc:	e0bffb17 	ldw	r2,-20(fp)
 4005f00:	10c00217 	ldw	r3,8(r2)
 4005f04:	e0bffb17 	ldw	r2,-20(fp)
 4005f08:	1885883a 	add	r2,r3,r2
 4005f0c:	10800704 	addi	r2,r2,28
 4005f10:	10800003 	ldbu	r2,0(r2)
 4005f14:	1007883a 	mov	r3,r2
 4005f18:	e0bffc17 	ldw	r2,-16(fp)
 4005f1c:	10c00005 	stb	r3,0(r2)
 4005f20:	e0bffc17 	ldw	r2,-16(fp)
 4005f24:	10800044 	addi	r2,r2,1
 4005f28:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 4005f2c:	e0bffb17 	ldw	r2,-20(fp)
 4005f30:	10800217 	ldw	r2,8(r2)
 4005f34:	10c00044 	addi	r3,r2,1
 4005f38:	e0bffb17 	ldw	r2,-20(fp)
 4005f3c:	10c00215 	stw	r3,8(r2)
 4005f40:	e0bffb17 	ldw	r2,-20(fp)
 4005f44:	10800217 	ldw	r2,8(r2)
 4005f48:	10c00fcc 	andi	r3,r2,63
 4005f4c:	e0bffb17 	ldw	r2,-20(fp)
 4005f50:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 4005f54:	e0fff617 	ldw	r3,-40(fp)
 4005f58:	e0bffd17 	ldw	r2,-12(fp)
 4005f5c:	1880050e 	bge	r3,r2,4005f74 <altera_avalon_uart_read+0xd4>
 4005f60:	e0bffb17 	ldw	r2,-20(fp)
 4005f64:	10c00217 	ldw	r3,8(r2)
 4005f68:	e0bffb17 	ldw	r2,-20(fp)
 4005f6c:	10800317 	ldw	r2,12(r2)
 4005f70:	18bfdf1e 	bne	r3,r2,4005ef0 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 4005f74:	e0bff617 	ldw	r2,-40(fp)
 4005f78:	1004c03a 	cmpne	r2,r2,zero
 4005f7c:	1000271e 	bne	r2,zero,400601c <altera_avalon_uart_read+0x17c>
 4005f80:	e0bffb17 	ldw	r2,-20(fp)
 4005f84:	10c00217 	ldw	r3,8(r2)
 4005f88:	e0bffb17 	ldw	r2,-20(fp)
 4005f8c:	10800317 	ldw	r2,12(r2)
 4005f90:	1880221e 	bne	r3,r2,400601c <altera_avalon_uart_read+0x17c>
    {
      if (!block)
 4005f94:	e0bff917 	ldw	r2,-28(fp)
 4005f98:	1004c03a 	cmpne	r2,r2,zero
 4005f9c:	1000061e 	bne	r2,zero,4005fb8 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 4005fa0:	40060d00 	call	40060d0 <alt_get_errno>
 4005fa4:	00c002c4 	movi	r3,11
 4005fa8:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
 4005fac:	00800044 	movi	r2,1
 4005fb0:	e0bff705 	stb	r2,-36(fp)
        break;
 4005fb4:	00001f06 	br	4006034 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4005fb8:	0005303a 	rdctl	r2,status
 4005fbc:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4005fc0:	e0fff517 	ldw	r3,-44(fp)
 4005fc4:	00bfff84 	movi	r2,-2
 4005fc8:	1884703a 	and	r2,r3,r2
 4005fcc:	1001703a 	wrctl	status,r2
  
  return context;
 4005fd0:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 4005fd4:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4005fd8:	e0bffb17 	ldw	r2,-20(fp)
 4005fdc:	10800117 	ldw	r2,4(r2)
 4005fe0:	10c02014 	ori	r3,r2,128
 4005fe4:	e0bffb17 	ldw	r2,-20(fp)
 4005fe8:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4005fec:	e0bffb17 	ldw	r2,-20(fp)
 4005ff0:	10800017 	ldw	r2,0(r2)
 4005ff4:	11000304 	addi	r4,r2,12
 4005ff8:	e0bffb17 	ldw	r2,-20(fp)
 4005ffc:	10800117 	ldw	r2,4(r2)
 4006000:	1007883a 	mov	r3,r2
 4006004:	2005883a 	mov	r2,r4
 4006008:	10c00035 	stwio	r3,0(r2)
 400600c:	e0bffa17 	ldw	r2,-24(fp)
 4006010:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4006014:	e0bff417 	ldw	r2,-48(fp)
 4006018:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 400601c:	e0bff617 	ldw	r2,-40(fp)
 4006020:	1004c03a 	cmpne	r2,r2,zero
 4006024:	1000031e 	bne	r2,zero,4006034 <altera_avalon_uart_read+0x194>
 4006028:	e0bffd17 	ldw	r2,-12(fp)
 400602c:	1004c03a 	cmpne	r2,r2,zero
 4006030:	103fc81e 	bne	r2,zero,4005f54 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4006034:	0005303a 	rdctl	r2,status
 4006038:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400603c:	e0fff317 	ldw	r3,-52(fp)
 4006040:	00bfff84 	movi	r2,-2
 4006044:	1884703a 	and	r2,r3,r2
 4006048:	1001703a 	wrctl	status,r2
  
  return context;
 400604c:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 4006050:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 4006054:	e0bffb17 	ldw	r2,-20(fp)
 4006058:	10800117 	ldw	r2,4(r2)
 400605c:	10c02014 	ori	r3,r2,128
 4006060:	e0bffb17 	ldw	r2,-20(fp)
 4006064:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 4006068:	e0bffb17 	ldw	r2,-20(fp)
 400606c:	10800017 	ldw	r2,0(r2)
 4006070:	11000304 	addi	r4,r2,12
 4006074:	e0bffb17 	ldw	r2,-20(fp)
 4006078:	10800117 	ldw	r2,4(r2)
 400607c:	1007883a 	mov	r3,r2
 4006080:	2005883a 	mov	r2,r4
 4006084:	10c00035 	stwio	r3,0(r2)
 4006088:	e0bffa17 	ldw	r2,-24(fp)
 400608c:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4006090:	e0bff217 	ldw	r2,-56(fp)
 4006094:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 4006098:	e0bff703 	ldbu	r2,-36(fp)
 400609c:	1005003a 	cmpeq	r2,r2,zero
 40060a0:	1000031e 	bne	r2,zero,40060b0 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
 40060a4:	00bffd04 	movi	r2,-12
 40060a8:	e0bfff15 	stw	r2,-4(fp)
 40060ac:	00000206 	br	40060b8 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
 40060b0:	e0bff617 	ldw	r2,-40(fp)
 40060b4:	e0bfff15 	stw	r2,-4(fp)
 40060b8:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 40060bc:	e037883a 	mov	sp,fp
 40060c0:	dfc00117 	ldw	ra,4(sp)
 40060c4:	df000017 	ldw	fp,0(sp)
 40060c8:	dec00204 	addi	sp,sp,8
 40060cc:	f800283a 	ret

040060d0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40060d0:	defffd04 	addi	sp,sp,-12
 40060d4:	dfc00215 	stw	ra,8(sp)
 40060d8:	df000115 	stw	fp,4(sp)
 40060dc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 40060e0:	00810074 	movhi	r2,1025
 40060e4:	10ac8904 	addi	r2,r2,-19932
 40060e8:	10800017 	ldw	r2,0(r2)
 40060ec:	1005003a 	cmpeq	r2,r2,zero
 40060f0:	1000061e 	bne	r2,zero,400610c <alt_get_errno+0x3c>
 40060f4:	00810074 	movhi	r2,1025
 40060f8:	10ac8904 	addi	r2,r2,-19932
 40060fc:	10800017 	ldw	r2,0(r2)
 4006100:	103ee83a 	callr	r2
 4006104:	e0bfff15 	stw	r2,-4(fp)
 4006108:	00000306 	br	4006118 <alt_get_errno+0x48>
 400610c:	00810074 	movhi	r2,1025
 4006110:	10ac9704 	addi	r2,r2,-19876
 4006114:	e0bfff15 	stw	r2,-4(fp)
 4006118:	e0bfff17 	ldw	r2,-4(fp)
}
 400611c:	e037883a 	mov	sp,fp
 4006120:	dfc00117 	ldw	ra,4(sp)
 4006124:	df000017 	ldw	fp,0(sp)
 4006128:	dec00204 	addi	sp,sp,8
 400612c:	f800283a 	ret

04006130 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 4006130:	defff204 	addi	sp,sp,-56
 4006134:	dfc00d15 	stw	ra,52(sp)
 4006138:	df000c15 	stw	fp,48(sp)
 400613c:	df000c04 	addi	fp,sp,48
 4006140:	e13ffc15 	stw	r4,-16(fp)
 4006144:	e17ffd15 	stw	r5,-12(fp)
 4006148:	e1bffe15 	stw	r6,-8(fp)
 400614c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 4006150:	e0bffe17 	ldw	r2,-8(fp)
 4006154:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 4006158:	e0bfff17 	ldw	r2,-4(fp)
 400615c:	1090000c 	andi	r2,r2,16384
 4006160:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4006164:	00004006 	br	4006268 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 4006168:	e0bffc17 	ldw	r2,-16(fp)
 400616c:	10800517 	ldw	r2,20(r2)
 4006170:	10800044 	addi	r2,r2,1
 4006174:	10800fcc 	andi	r2,r2,63
 4006178:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 400617c:	e0bffc17 	ldw	r2,-16(fp)
 4006180:	10c00417 	ldw	r3,16(r2)
 4006184:	e0bff917 	ldw	r2,-28(fp)
 4006188:	1880251e 	bne	r3,r2,4006220 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
 400618c:	e0bffa17 	ldw	r2,-24(fp)
 4006190:	1005003a 	cmpeq	r2,r2,zero
 4006194:	1000051e 	bne	r2,zero,40061ac <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 4006198:	40062f80 	call	40062f8 <alt_get_errno>
 400619c:	1007883a 	mov	r3,r2
 40061a0:	008002c4 	movi	r2,11
 40061a4:	18800015 	stw	r2,0(r3)
        break;
 40061a8:	00003206 	br	4006274 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40061ac:	0005303a 	rdctl	r2,status
 40061b0:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40061b4:	e0fff717 	ldw	r3,-36(fp)
 40061b8:	00bfff84 	movi	r2,-2
 40061bc:	1884703a 	and	r2,r3,r2
 40061c0:	1001703a 	wrctl	status,r2
  
  return context;
 40061c4:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 40061c8:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 40061cc:	e0bffc17 	ldw	r2,-16(fp)
 40061d0:	10800117 	ldw	r2,4(r2)
 40061d4:	10c11014 	ori	r3,r2,1088
 40061d8:	e0bffc17 	ldw	r2,-16(fp)
 40061dc:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 40061e0:	e0bffc17 	ldw	r2,-16(fp)
 40061e4:	10800017 	ldw	r2,0(r2)
 40061e8:	11000304 	addi	r4,r2,12
 40061ec:	e0bffc17 	ldw	r2,-16(fp)
 40061f0:	10800117 	ldw	r2,4(r2)
 40061f4:	1007883a 	mov	r3,r2
 40061f8:	2005883a 	mov	r2,r4
 40061fc:	10c00035 	stwio	r3,0(r2)
 4006200:	e0bffb17 	ldw	r2,-20(fp)
 4006204:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4006208:	e0bff617 	ldw	r2,-40(fp)
 400620c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 4006210:	e0bffc17 	ldw	r2,-16(fp)
 4006214:	10c00417 	ldw	r3,16(r2)
 4006218:	e0bff917 	ldw	r2,-28(fp)
 400621c:	18bffc26 	beq	r3,r2,4006210 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
 4006220:	e0bff817 	ldw	r2,-32(fp)
 4006224:	10bfffc4 	addi	r2,r2,-1
 4006228:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 400622c:	e0bffc17 	ldw	r2,-16(fp)
 4006230:	10c00517 	ldw	r3,20(r2)
 4006234:	e0bffd17 	ldw	r2,-12(fp)
 4006238:	10800003 	ldbu	r2,0(r2)
 400623c:	1009883a 	mov	r4,r2
 4006240:	e0bffc17 	ldw	r2,-16(fp)
 4006244:	1885883a 	add	r2,r3,r2
 4006248:	10801704 	addi	r2,r2,92
 400624c:	11000005 	stb	r4,0(r2)
 4006250:	e0bffd17 	ldw	r2,-12(fp)
 4006254:	10800044 	addi	r2,r2,1
 4006258:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
 400625c:	e0fffc17 	ldw	r3,-16(fp)
 4006260:	e0bff917 	ldw	r2,-28(fp)
 4006264:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 4006268:	e0bff817 	ldw	r2,-32(fp)
 400626c:	1004c03a 	cmpne	r2,r2,zero
 4006270:	103fbd1e 	bne	r2,zero,4006168 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4006274:	0005303a 	rdctl	r2,status
 4006278:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400627c:	e0fff517 	ldw	r3,-44(fp)
 4006280:	00bfff84 	movi	r2,-2
 4006284:	1884703a 	and	r2,r3,r2
 4006288:	1001703a 	wrctl	status,r2
  
  return context;
 400628c:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 4006290:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 4006294:	e0bffc17 	ldw	r2,-16(fp)
 4006298:	10800117 	ldw	r2,4(r2)
 400629c:	10c11014 	ori	r3,r2,1088
 40062a0:	e0bffc17 	ldw	r2,-16(fp)
 40062a4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 40062a8:	e0bffc17 	ldw	r2,-16(fp)
 40062ac:	10800017 	ldw	r2,0(r2)
 40062b0:	11000304 	addi	r4,r2,12
 40062b4:	e0bffc17 	ldw	r2,-16(fp)
 40062b8:	10800117 	ldw	r2,4(r2)
 40062bc:	1007883a 	mov	r3,r2
 40062c0:	2005883a 	mov	r2,r4
 40062c4:	10c00035 	stwio	r3,0(r2)
 40062c8:	e0bffb17 	ldw	r2,-20(fp)
 40062cc:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40062d0:	e0bff417 	ldw	r2,-48(fp)
 40062d4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 40062d8:	e0fffe17 	ldw	r3,-8(fp)
 40062dc:	e0bff817 	ldw	r2,-32(fp)
 40062e0:	1885c83a 	sub	r2,r3,r2
}
 40062e4:	e037883a 	mov	sp,fp
 40062e8:	dfc00117 	ldw	ra,4(sp)
 40062ec:	df000017 	ldw	fp,0(sp)
 40062f0:	dec00204 	addi	sp,sp,8
 40062f4:	f800283a 	ret

040062f8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40062f8:	defffd04 	addi	sp,sp,-12
 40062fc:	dfc00215 	stw	ra,8(sp)
 4006300:	df000115 	stw	fp,4(sp)
 4006304:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 4006308:	00810074 	movhi	r2,1025
 400630c:	10ac8904 	addi	r2,r2,-19932
 4006310:	10800017 	ldw	r2,0(r2)
 4006314:	1005003a 	cmpeq	r2,r2,zero
 4006318:	1000061e 	bne	r2,zero,4006334 <alt_get_errno+0x3c>
 400631c:	00810074 	movhi	r2,1025
 4006320:	10ac8904 	addi	r2,r2,-19932
 4006324:	10800017 	ldw	r2,0(r2)
 4006328:	103ee83a 	callr	r2
 400632c:	e0bfff15 	stw	r2,-4(fp)
 4006330:	00000306 	br	4006340 <alt_get_errno+0x48>
 4006334:	00810074 	movhi	r2,1025
 4006338:	10ac9704 	addi	r2,r2,-19876
 400633c:	e0bfff15 	stw	r2,-4(fp)
 4006340:	e0bfff17 	ldw	r2,-4(fp)
}
 4006344:	e037883a 	mov	sp,fp
 4006348:	dfc00117 	ldw	ra,4(sp)
 400634c:	df000017 	ldw	fp,0(sp)
 4006350:	dec00204 	addi	sp,sp,8
 4006354:	f800283a 	ret

04006358 <epcs_read_status_register>:
 4006358:	defff904 	addi	sp,sp,-28
 400635c:	dfc00615 	stw	ra,24(sp)
 4006360:	df000515 	stw	fp,20(sp)
 4006364:	df000504 	addi	fp,sp,20
 4006368:	e13fff15 	stw	r4,-4(fp)
 400636c:	00800144 	movi	r2,5
 4006370:	e0bffe05 	stb	r2,-8(fp)
 4006374:	00800044 	movi	r2,1
 4006378:	d8800015 	stw	r2,0(sp)
 400637c:	e0bffe44 	addi	r2,fp,-7
 4006380:	d8800115 	stw	r2,4(sp)
 4006384:	d8000215 	stw	zero,8(sp)
 4006388:	e13fff17 	ldw	r4,-4(fp)
 400638c:	000b883a 	mov	r5,zero
 4006390:	01800044 	movi	r6,1
 4006394:	e1fffe04 	addi	r7,fp,-8
 4006398:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 400639c:	e0bffe43 	ldbu	r2,-7(fp)
 40063a0:	10803fcc 	andi	r2,r2,255
 40063a4:	e037883a 	mov	sp,fp
 40063a8:	dfc00117 	ldw	ra,4(sp)
 40063ac:	df000017 	ldw	fp,0(sp)
 40063b0:	dec00204 	addi	sp,sp,8
 40063b4:	f800283a 	ret

040063b8 <epcs_sector_erase>:
 40063b8:	defff804 	addi	sp,sp,-32
 40063bc:	dfc00715 	stw	ra,28(sp)
 40063c0:	df000615 	stw	fp,24(sp)
 40063c4:	df000604 	addi	fp,sp,24
 40063c8:	e13ffe15 	stw	r4,-8(fp)
 40063cc:	e17fff15 	stw	r5,-4(fp)
 40063d0:	00bff604 	movi	r2,-40
 40063d4:	e0bffd05 	stb	r2,-12(fp)
 40063d8:	e0bfff17 	ldw	r2,-4(fp)
 40063dc:	1004d43a 	srli	r2,r2,16
 40063e0:	e0bffd45 	stb	r2,-11(fp)
 40063e4:	e0bfff17 	ldw	r2,-4(fp)
 40063e8:	1004d23a 	srli	r2,r2,8
 40063ec:	e0bffd85 	stb	r2,-10(fp)
 40063f0:	e0bfff17 	ldw	r2,-4(fp)
 40063f4:	e0bffdc5 	stb	r2,-9(fp)
 40063f8:	d8000015 	stw	zero,0(sp)
 40063fc:	d8000115 	stw	zero,4(sp)
 4006400:	d8000215 	stw	zero,8(sp)
 4006404:	e13ffe17 	ldw	r4,-8(fp)
 4006408:	000b883a 	mov	r5,zero
 400640c:	01800104 	movi	r6,4
 4006410:	e1fffd04 	addi	r7,fp,-12
 4006414:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 4006418:	e13ffe17 	ldw	r4,-8(fp)
 400641c:	40064340 	call	4006434 <epcs_await_wip_released>
 4006420:	e037883a 	mov	sp,fp
 4006424:	dfc00117 	ldw	ra,4(sp)
 4006428:	df000017 	ldw	fp,0(sp)
 400642c:	dec00204 	addi	sp,sp,8
 4006430:	f800283a 	ret

04006434 <epcs_await_wip_released>:
 4006434:	defffd04 	addi	sp,sp,-12
 4006438:	dfc00215 	stw	ra,8(sp)
 400643c:	df000115 	stw	fp,4(sp)
 4006440:	df000104 	addi	fp,sp,4
 4006444:	e13fff15 	stw	r4,-4(fp)
 4006448:	e13fff17 	ldw	r4,-4(fp)
 400644c:	400646c0 	call	400646c <epcs_test_wip>
 4006450:	1004c03a 	cmpne	r2,r2,zero
 4006454:	103ffc1e 	bne	r2,zero,4006448 <epcs_await_wip_released+0x14>
 4006458:	e037883a 	mov	sp,fp
 400645c:	dfc00117 	ldw	ra,4(sp)
 4006460:	df000017 	ldw	fp,0(sp)
 4006464:	dec00204 	addi	sp,sp,8
 4006468:	f800283a 	ret

0400646c <epcs_test_wip>:
 400646c:	defffd04 	addi	sp,sp,-12
 4006470:	dfc00215 	stw	ra,8(sp)
 4006474:	df000115 	stw	fp,4(sp)
 4006478:	df000104 	addi	fp,sp,4
 400647c:	e13fff15 	stw	r4,-4(fp)
 4006480:	e13fff17 	ldw	r4,-4(fp)
 4006484:	40063580 	call	4006358 <epcs_read_status_register>
 4006488:	10803fcc 	andi	r2,r2,255
 400648c:	1080004c 	andi	r2,r2,1
 4006490:	e037883a 	mov	sp,fp
 4006494:	dfc00117 	ldw	ra,4(sp)
 4006498:	df000017 	ldw	fp,0(sp)
 400649c:	dec00204 	addi	sp,sp,8
 40064a0:	f800283a 	ret

040064a4 <epcs_read_buffer>:
 40064a4:	defff604 	addi	sp,sp,-40
 40064a8:	dfc00915 	stw	ra,36(sp)
 40064ac:	df000815 	stw	fp,32(sp)
 40064b0:	df000804 	addi	fp,sp,32
 40064b4:	e13ffc15 	stw	r4,-16(fp)
 40064b8:	e17ffd15 	stw	r5,-12(fp)
 40064bc:	e1bffe15 	stw	r6,-8(fp)
 40064c0:	e1ffff15 	stw	r7,-4(fp)
 40064c4:	008000c4 	movi	r2,3
 40064c8:	e0bffb05 	stb	r2,-20(fp)
 40064cc:	e0bffd17 	ldw	r2,-12(fp)
 40064d0:	1005d43a 	srai	r2,r2,16
 40064d4:	1007883a 	mov	r3,r2
 40064d8:	00bfffc4 	movi	r2,-1
 40064dc:	1884703a 	and	r2,r3,r2
 40064e0:	e0bffb45 	stb	r2,-19(fp)
 40064e4:	e0bffd17 	ldw	r2,-12(fp)
 40064e8:	1005d23a 	srai	r2,r2,8
 40064ec:	1007883a 	mov	r3,r2
 40064f0:	00bfffc4 	movi	r2,-1
 40064f4:	1884703a 	and	r2,r3,r2
 40064f8:	e0bffb85 	stb	r2,-18(fp)
 40064fc:	e0bffd17 	ldw	r2,-12(fp)
 4006500:	1007883a 	mov	r3,r2
 4006504:	00bfffc4 	movi	r2,-1
 4006508:	1884703a 	and	r2,r3,r2
 400650c:	e0bffbc5 	stb	r2,-17(fp)
 4006510:	e13ffc17 	ldw	r4,-16(fp)
 4006514:	40064340 	call	4006434 <epcs_await_wip_released>
 4006518:	e0bfff17 	ldw	r2,-4(fp)
 400651c:	d8800015 	stw	r2,0(sp)
 4006520:	e0bffe17 	ldw	r2,-8(fp)
 4006524:	d8800115 	stw	r2,4(sp)
 4006528:	d8000215 	stw	zero,8(sp)
 400652c:	e13ffc17 	ldw	r4,-16(fp)
 4006530:	000b883a 	mov	r5,zero
 4006534:	01800104 	movi	r6,4
 4006538:	e1fffb04 	addi	r7,fp,-20
 400653c:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 4006540:	e0bfff17 	ldw	r2,-4(fp)
 4006544:	e037883a 	mov	sp,fp
 4006548:	dfc00117 	ldw	ra,4(sp)
 400654c:	df000017 	ldw	fp,0(sp)
 4006550:	dec00204 	addi	sp,sp,8
 4006554:	f800283a 	ret

04006558 <epcs_write_enable>:
 4006558:	defff904 	addi	sp,sp,-28
 400655c:	dfc00615 	stw	ra,24(sp)
 4006560:	df000515 	stw	fp,20(sp)
 4006564:	df000504 	addi	fp,sp,20
 4006568:	e13fff15 	stw	r4,-4(fp)
 400656c:	00800184 	movi	r2,6
 4006570:	e0bffe05 	stb	r2,-8(fp)
 4006574:	d8000015 	stw	zero,0(sp)
 4006578:	d8000115 	stw	zero,4(sp)
 400657c:	d8000215 	stw	zero,8(sp)
 4006580:	e13fff17 	ldw	r4,-4(fp)
 4006584:	000b883a 	mov	r5,zero
 4006588:	01800044 	movi	r6,1
 400658c:	e1fffe04 	addi	r7,fp,-8
 4006590:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 4006594:	e037883a 	mov	sp,fp
 4006598:	dfc00117 	ldw	ra,4(sp)
 400659c:	df000017 	ldw	fp,0(sp)
 40065a0:	dec00204 	addi	sp,sp,8
 40065a4:	f800283a 	ret

040065a8 <epcs_write_status_register>:
 40065a8:	defff804 	addi	sp,sp,-32
 40065ac:	dfc00715 	stw	ra,28(sp)
 40065b0:	df000615 	stw	fp,24(sp)
 40065b4:	df000604 	addi	fp,sp,24
 40065b8:	e13ffe15 	stw	r4,-8(fp)
 40065bc:	e17fff05 	stb	r5,-4(fp)
 40065c0:	00800044 	movi	r2,1
 40065c4:	e0bffd05 	stb	r2,-12(fp)
 40065c8:	e0bfff03 	ldbu	r2,-4(fp)
 40065cc:	e0bffd45 	stb	r2,-11(fp)
 40065d0:	d8000015 	stw	zero,0(sp)
 40065d4:	d8000115 	stw	zero,4(sp)
 40065d8:	d8000215 	stw	zero,8(sp)
 40065dc:	e13ffe17 	ldw	r4,-8(fp)
 40065e0:	000b883a 	mov	r5,zero
 40065e4:	01800084 	movi	r6,2
 40065e8:	e1fffd04 	addi	r7,fp,-12
 40065ec:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 40065f0:	e13ffe17 	ldw	r4,-8(fp)
 40065f4:	40064340 	call	4006434 <epcs_await_wip_released>
 40065f8:	e037883a 	mov	sp,fp
 40065fc:	dfc00117 	ldw	ra,4(sp)
 4006600:	df000017 	ldw	fp,0(sp)
 4006604:	dec00204 	addi	sp,sp,8
 4006608:	f800283a 	ret

0400660c <epcs_write_buffer>:
 400660c:	defff604 	addi	sp,sp,-40
 4006610:	dfc00915 	stw	ra,36(sp)
 4006614:	df000815 	stw	fp,32(sp)
 4006618:	df000804 	addi	fp,sp,32
 400661c:	e13ffc15 	stw	r4,-16(fp)
 4006620:	e17ffd15 	stw	r5,-12(fp)
 4006624:	e1bffe15 	stw	r6,-8(fp)
 4006628:	e1ffff15 	stw	r7,-4(fp)
 400662c:	00800084 	movi	r2,2
 4006630:	e0bffb05 	stb	r2,-20(fp)
 4006634:	e0bffd17 	ldw	r2,-12(fp)
 4006638:	1005d43a 	srai	r2,r2,16
 400663c:	1007883a 	mov	r3,r2
 4006640:	00bfffc4 	movi	r2,-1
 4006644:	1884703a 	and	r2,r3,r2
 4006648:	e0bffb45 	stb	r2,-19(fp)
 400664c:	e0bffd17 	ldw	r2,-12(fp)
 4006650:	1005d23a 	srai	r2,r2,8
 4006654:	1007883a 	mov	r3,r2
 4006658:	00bfffc4 	movi	r2,-1
 400665c:	1884703a 	and	r2,r3,r2
 4006660:	e0bffb85 	stb	r2,-18(fp)
 4006664:	e0bffd17 	ldw	r2,-12(fp)
 4006668:	1007883a 	mov	r3,r2
 400666c:	00bfffc4 	movi	r2,-1
 4006670:	1884703a 	and	r2,r3,r2
 4006674:	e0bffbc5 	stb	r2,-17(fp)
 4006678:	e13ffc17 	ldw	r4,-16(fp)
 400667c:	40065580 	call	4006558 <epcs_write_enable>
 4006680:	d8000015 	stw	zero,0(sp)
 4006684:	d8000115 	stw	zero,4(sp)
 4006688:	00800044 	movi	r2,1
 400668c:	d8800215 	stw	r2,8(sp)
 4006690:	e13ffc17 	ldw	r4,-16(fp)
 4006694:	000b883a 	mov	r5,zero
 4006698:	01800104 	movi	r6,4
 400669c:	e1fffb04 	addi	r7,fp,-20
 40066a0:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 40066a4:	e1bfff17 	ldw	r6,-4(fp)
 40066a8:	d8000015 	stw	zero,0(sp)
 40066ac:	d8000115 	stw	zero,4(sp)
 40066b0:	d8000215 	stw	zero,8(sp)
 40066b4:	e13ffc17 	ldw	r4,-16(fp)
 40066b8:	000b883a 	mov	r5,zero
 40066bc:	e1fffe17 	ldw	r7,-8(fp)
 40066c0:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 40066c4:	e13ffc17 	ldw	r4,-16(fp)
 40066c8:	40064340 	call	4006434 <epcs_await_wip_released>
 40066cc:	e0bfff17 	ldw	r2,-4(fp)
 40066d0:	e037883a 	mov	sp,fp
 40066d4:	dfc00117 	ldw	ra,4(sp)
 40066d8:	df000017 	ldw	fp,0(sp)
 40066dc:	dec00204 	addi	sp,sp,8
 40066e0:	f800283a 	ret

040066e4 <epcs_read_electronic_signature>:
 40066e4:	defff804 	addi	sp,sp,-32
 40066e8:	dfc00715 	stw	ra,28(sp)
 40066ec:	df000615 	stw	fp,24(sp)
 40066f0:	df000604 	addi	fp,sp,24
 40066f4:	e13fff15 	stw	r4,-4(fp)
 40066f8:	00bfeac4 	movi	r2,-85
 40066fc:	e0bffd05 	stb	r2,-12(fp)
 4006700:	e03ffd45 	stb	zero,-11(fp)
 4006704:	e03ffd85 	stb	zero,-10(fp)
 4006708:	e03ffdc5 	stb	zero,-9(fp)
 400670c:	00800044 	movi	r2,1
 4006710:	d8800015 	stw	r2,0(sp)
 4006714:	e0bffe04 	addi	r2,fp,-8
 4006718:	d8800115 	stw	r2,4(sp)
 400671c:	d8000215 	stw	zero,8(sp)
 4006720:	e13fff17 	ldw	r4,-4(fp)
 4006724:	000b883a 	mov	r5,zero
 4006728:	01800104 	movi	r6,4
 400672c:	e1fffd04 	addi	r7,fp,-12
 4006730:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 4006734:	e0bffe03 	ldbu	r2,-8(fp)
 4006738:	10803fcc 	andi	r2,r2,255
 400673c:	e037883a 	mov	sp,fp
 4006740:	dfc00117 	ldw	ra,4(sp)
 4006744:	df000017 	ldw	fp,0(sp)
 4006748:	dec00204 	addi	sp,sp,8
 400674c:	f800283a 	ret

04006750 <epcs_read_device_id>:
 4006750:	defff904 	addi	sp,sp,-28
 4006754:	dfc00615 	stw	ra,24(sp)
 4006758:	df000515 	stw	fp,20(sp)
 400675c:	df000504 	addi	fp,sp,20
 4006760:	e13fff15 	stw	r4,-4(fp)
 4006764:	00bfe7c4 	movi	r2,-97
 4006768:	e0bffe05 	stb	r2,-8(fp)
 400676c:	e03ffe45 	stb	zero,-7(fp)
 4006770:	e03ffe85 	stb	zero,-6(fp)
 4006774:	00800044 	movi	r2,1
 4006778:	d8800015 	stw	r2,0(sp)
 400677c:	e0bffec4 	addi	r2,fp,-5
 4006780:	d8800115 	stw	r2,4(sp)
 4006784:	d8000215 	stw	zero,8(sp)
 4006788:	e13fff17 	ldw	r4,-4(fp)
 400678c:	000b883a 	mov	r5,zero
 4006790:	018000c4 	movi	r6,3
 4006794:	e1fffe04 	addi	r7,fp,-8
 4006798:	40080b40 	call	40080b4 <alt_avalon_spi_command>
 400679c:	e0bffec3 	ldbu	r2,-5(fp)
 40067a0:	10803fcc 	andi	r2,r2,255
 40067a4:	e037883a 	mov	sp,fp
 40067a8:	dfc00117 	ldw	ra,4(sp)
 40067ac:	df000017 	ldw	fp,0(sp)
 40067b0:	dec00204 	addi	sp,sp,8
 40067b4:	f800283a 	ret

040067b8 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 40067b8:	defff404 	addi	sp,sp,-48
 40067bc:	df000b15 	stw	fp,44(sp)
 40067c0:	df000b04 	addi	fp,sp,44
 40067c4:	e13ffb15 	stw	r4,-20(fp)
 40067c8:	e17ffc15 	stw	r5,-16(fp)
 40067cc:	e1bffd15 	stw	r6,-12(fp)
 40067d0:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 40067d4:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 40067d8:	00810074 	movhi	r2,1025
 40067dc:	10ac9504 	addi	r2,r2,-19884
 40067e0:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 40067e4:	1005003a 	cmpeq	r2,r2,zero
 40067e8:	1000411e 	bne	r2,zero,40068f0 <alt_alarm_start+0x138>
  {
    if (alarm)
 40067ec:	e0bffb17 	ldw	r2,-20(fp)
 40067f0:	1005003a 	cmpeq	r2,r2,zero
 40067f4:	10003b1e 	bne	r2,zero,40068e4 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 40067f8:	e0fffb17 	ldw	r3,-20(fp)
 40067fc:	e0bffd17 	ldw	r2,-12(fp)
 4006800:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 4006804:	e0fffb17 	ldw	r3,-20(fp)
 4006808:	e0bffe17 	ldw	r2,-8(fp)
 400680c:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4006810:	0005303a 	rdctl	r2,status
 4006814:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4006818:	e0fff817 	ldw	r3,-32(fp)
 400681c:	00bfff84 	movi	r2,-2
 4006820:	1884703a 	and	r2,r3,r2
 4006824:	1001703a 	wrctl	status,r2
  
  return context;
 4006828:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 400682c:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4006830:	00810074 	movhi	r2,1025
 4006834:	10ac9604 	addi	r2,r2,-19880
 4006838:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 400683c:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4006840:	e0fffc17 	ldw	r3,-16(fp)
 4006844:	e0bff917 	ldw	r2,-28(fp)
 4006848:	1885883a 	add	r2,r3,r2
 400684c:	10c00044 	addi	r3,r2,1
 4006850:	e0bffb17 	ldw	r2,-20(fp)
 4006854:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4006858:	e0bffb17 	ldw	r2,-20(fp)
 400685c:	10c00217 	ldw	r3,8(r2)
 4006860:	e0bff917 	ldw	r2,-28(fp)
 4006864:	1880042e 	bgeu	r3,r2,4006878 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 4006868:	e0fffb17 	ldw	r3,-20(fp)
 400686c:	00800044 	movi	r2,1
 4006870:	18800405 	stb	r2,16(r3)
 4006874:	00000206 	br	4006880 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 4006878:	e0bffb17 	ldw	r2,-20(fp)
 400687c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4006880:	e0fffb17 	ldw	r3,-20(fp)
 4006884:	00810074 	movhi	r2,1025
 4006888:	10ac8c04 	addi	r2,r2,-19920
 400688c:	e0bff615 	stw	r2,-40(fp)
 4006890:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4006894:	e0fff717 	ldw	r3,-36(fp)
 4006898:	e0bff617 	ldw	r2,-40(fp)
 400689c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 40068a0:	e0bff617 	ldw	r2,-40(fp)
 40068a4:	10c00017 	ldw	r3,0(r2)
 40068a8:	e0bff717 	ldw	r2,-36(fp)
 40068ac:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 40068b0:	e0bff617 	ldw	r2,-40(fp)
 40068b4:	10c00017 	ldw	r3,0(r2)
 40068b8:	e0bff717 	ldw	r2,-36(fp)
 40068bc:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 40068c0:	e0fff617 	ldw	r3,-40(fp)
 40068c4:	e0bff717 	ldw	r2,-36(fp)
 40068c8:	18800015 	stw	r2,0(r3)
 40068cc:	e0bffa17 	ldw	r2,-24(fp)
 40068d0:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40068d4:	e0bff517 	ldw	r2,-44(fp)
 40068d8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 40068dc:	e03fff15 	stw	zero,-4(fp)
 40068e0:	00000506 	br	40068f8 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 40068e4:	00bffa84 	movi	r2,-22
 40068e8:	e0bfff15 	stw	r2,-4(fp)
 40068ec:	00000206 	br	40068f8 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 40068f0:	00bfde84 	movi	r2,-134
 40068f4:	e0bfff15 	stw	r2,-4(fp)
 40068f8:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 40068fc:	e037883a 	mov	sp,fp
 4006900:	df000017 	ldw	fp,0(sp)
 4006904:	dec00104 	addi	sp,sp,4
 4006908:	f800283a 	ret

0400690c <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 400690c:	defffa04 	addi	sp,sp,-24
 4006910:	dfc00515 	stw	ra,20(sp)
 4006914:	df000415 	stw	fp,16(sp)
 4006918:	df000404 	addi	fp,sp,16
 400691c:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
 4006920:	008000c4 	movi	r2,3
 4006924:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
 4006928:	e0fffc17 	ldw	r3,-16(fp)
 400692c:	008003f4 	movhi	r2,15
 4006930:	10909004 	addi	r2,r2,16960
 4006934:	188b383a 	mul	r5,r3,r2
 4006938:	0100bef4 	movhi	r4,763
 400693c:	213c2004 	addi	r4,r4,-3968
 4006940:	4001f840 	call	4001f84 <__udivsi3>
 4006944:	100b883a 	mov	r5,r2
 4006948:	01200034 	movhi	r4,32768
 400694c:	213fffc4 	addi	r4,r4,-1
 4006950:	4001f840 	call	4001f84 <__udivsi3>
 4006954:	100b883a 	mov	r5,r2
 4006958:	e13fff17 	ldw	r4,-4(fp)
 400695c:	4001f840 	call	4001f84 <__udivsi3>
 4006960:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 4006964:	e0bffd17 	ldw	r2,-12(fp)
 4006968:	1005003a 	cmpeq	r2,r2,zero
 400696c:	1000281e 	bne	r2,zero,4006a10 <alt_busy_sleep+0x104>
  {
    for(i=0;i<big_loops;i++)
 4006970:	e03ffe15 	stw	zero,-8(fp)
 4006974:	00001606 	br	40069d0 <alt_busy_sleep+0xc4>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 4006978:	00a00034 	movhi	r2,32768
 400697c:	10bfffc4 	addi	r2,r2,-1
 4006980:	10bfffc4 	addi	r2,r2,-1
 4006984:	103ffe1e 	bne	r2,zero,4006980 <alt_busy_sleep+0x74>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 4006988:	e0fffc17 	ldw	r3,-16(fp)
 400698c:	008003f4 	movhi	r2,15
 4006990:	10909004 	addi	r2,r2,16960
 4006994:	188b383a 	mul	r5,r3,r2
 4006998:	0100bef4 	movhi	r4,763
 400699c:	213c2004 	addi	r4,r4,-3968
 40069a0:	4001f840 	call	4001f84 <__udivsi3>
 40069a4:	100b883a 	mov	r5,r2
 40069a8:	01200034 	movhi	r4,32768
 40069ac:	213fffc4 	addi	r4,r4,-1
 40069b0:	4001f840 	call	4001f84 <__udivsi3>
 40069b4:	1007883a 	mov	r3,r2
 40069b8:	e0bfff17 	ldw	r2,-4(fp)
 40069bc:	10c5c83a 	sub	r2,r2,r3
 40069c0:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 40069c4:	e0bffe17 	ldw	r2,-8(fp)
 40069c8:	10800044 	addi	r2,r2,1
 40069cc:	e0bffe15 	stw	r2,-8(fp)
 40069d0:	e0fffe17 	ldw	r3,-8(fp)
 40069d4:	e0bffd17 	ldw	r2,-12(fp)
 40069d8:	18bfe716 	blt	r3,r2,4006978 <alt_busy_sleep+0x6c>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 40069dc:	e0fffc17 	ldw	r3,-16(fp)
 40069e0:	008003f4 	movhi	r2,15
 40069e4:	10909004 	addi	r2,r2,16960
 40069e8:	188b383a 	mul	r5,r3,r2
 40069ec:	0100bef4 	movhi	r4,763
 40069f0:	213c2004 	addi	r4,r4,-3968
 40069f4:	4001f840 	call	4001f84 <__udivsi3>
 40069f8:	1007883a 	mov	r3,r2
 40069fc:	e0bfff17 	ldw	r2,-4(fp)
 4006a00:	1885383a 	mul	r2,r3,r2
 4006a04:	10bfffc4 	addi	r2,r2,-1
 4006a08:	103ffe1e 	bne	r2,zero,4006a04 <alt_busy_sleep+0xf8>
 4006a0c:	00000c06 	br	4006a40 <alt_busy_sleep+0x134>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 4006a10:	e0fffc17 	ldw	r3,-16(fp)
 4006a14:	008003f4 	movhi	r2,15
 4006a18:	10909004 	addi	r2,r2,16960
 4006a1c:	188b383a 	mul	r5,r3,r2
 4006a20:	0100bef4 	movhi	r4,763
 4006a24:	213c2004 	addi	r4,r4,-3968
 4006a28:	4001f840 	call	4001f84 <__udivsi3>
 4006a2c:	1007883a 	mov	r3,r2
 4006a30:	e0bfff17 	ldw	r2,-4(fp)
 4006a34:	1885383a 	mul	r2,r3,r2
 4006a38:	10bfffc4 	addi	r2,r2,-1
 4006a3c:	00bffe16 	blt	zero,r2,4006a38 <alt_busy_sleep+0x12c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 4006a40:	0005883a 	mov	r2,zero
}
 4006a44:	e037883a 	mov	sp,fp
 4006a48:	dfc00117 	ldw	ra,4(sp)
 4006a4c:	df000017 	ldw	fp,0(sp)
 4006a50:	dec00204 	addi	sp,sp,8
 4006a54:	f800283a 	ret

04006a58 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 4006a58:	defff804 	addi	sp,sp,-32
 4006a5c:	dfc00715 	stw	ra,28(sp)
 4006a60:	df000615 	stw	fp,24(sp)
 4006a64:	df000604 	addi	fp,sp,24
 4006a68:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 4006a6c:	e0bffc17 	ldw	r2,-16(fp)
 4006a70:	1004803a 	cmplt	r2,r2,zero
 4006a74:	1000081e 	bne	r2,zero,4006a98 <close+0x40>
 4006a78:	e0bffc17 	ldw	r2,-16(fp)
 4006a7c:	10800324 	muli	r2,r2,12
 4006a80:	1007883a 	mov	r3,r2
 4006a84:	00810074 	movhi	r2,1025
 4006a88:	10ab2304 	addi	r2,r2,-21364
 4006a8c:	1887883a 	add	r3,r3,r2
 4006a90:	e0ffff15 	stw	r3,-4(fp)
 4006a94:	00000106 	br	4006a9c <close+0x44>
 4006a98:	e03fff15 	stw	zero,-4(fp)
 4006a9c:	e0bfff17 	ldw	r2,-4(fp)
 4006aa0:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 4006aa4:	e0bffb17 	ldw	r2,-20(fp)
 4006aa8:	1005003a 	cmpeq	r2,r2,zero
 4006aac:	10001d1e 	bne	r2,zero,4006b24 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 4006ab0:	e0bffb17 	ldw	r2,-20(fp)
 4006ab4:	10800017 	ldw	r2,0(r2)
 4006ab8:	10800417 	ldw	r2,16(r2)
 4006abc:	1005003a 	cmpeq	r2,r2,zero
 4006ac0:	1000071e 	bne	r2,zero,4006ae0 <close+0x88>
 4006ac4:	e0bffb17 	ldw	r2,-20(fp)
 4006ac8:	10800017 	ldw	r2,0(r2)
 4006acc:	10800417 	ldw	r2,16(r2)
 4006ad0:	e13ffb17 	ldw	r4,-20(fp)
 4006ad4:	103ee83a 	callr	r2
 4006ad8:	e0bffe15 	stw	r2,-8(fp)
 4006adc:	00000106 	br	4006ae4 <close+0x8c>
 4006ae0:	e03ffe15 	stw	zero,-8(fp)
 4006ae4:	e0bffe17 	ldw	r2,-8(fp)
 4006ae8:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 4006aec:	e13ffc17 	ldw	r4,-16(fp)
 4006af0:	40075d00 	call	40075d0 <alt_release_fd>
    if (rval < 0)
 4006af4:	e0bffa17 	ldw	r2,-24(fp)
 4006af8:	1004403a 	cmpge	r2,r2,zero
 4006afc:	1000071e 	bne	r2,zero,4006b1c <close+0xc4>
    {
      ALT_ERRNO = -rval;
 4006b00:	4006b540 	call	4006b54 <alt_get_errno>
 4006b04:	e0fffa17 	ldw	r3,-24(fp)
 4006b08:	00c7c83a 	sub	r3,zero,r3
 4006b0c:	10c00015 	stw	r3,0(r2)
      return -1;
 4006b10:	00bfffc4 	movi	r2,-1
 4006b14:	e0bffd15 	stw	r2,-12(fp)
 4006b18:	00000806 	br	4006b3c <close+0xe4>
    }
    return 0;
 4006b1c:	e03ffd15 	stw	zero,-12(fp)
 4006b20:	00000606 	br	4006b3c <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4006b24:	4006b540 	call	4006b54 <alt_get_errno>
 4006b28:	1007883a 	mov	r3,r2
 4006b2c:	00801444 	movi	r2,81
 4006b30:	18800015 	stw	r2,0(r3)
    return -1;
 4006b34:	00bfffc4 	movi	r2,-1
 4006b38:	e0bffd15 	stw	r2,-12(fp)
 4006b3c:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 4006b40:	e037883a 	mov	sp,fp
 4006b44:	dfc00117 	ldw	ra,4(sp)
 4006b48:	df000017 	ldw	fp,0(sp)
 4006b4c:	dec00204 	addi	sp,sp,8
 4006b50:	f800283a 	ret

04006b54 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4006b54:	defffd04 	addi	sp,sp,-12
 4006b58:	dfc00215 	stw	ra,8(sp)
 4006b5c:	df000115 	stw	fp,4(sp)
 4006b60:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 4006b64:	00810074 	movhi	r2,1025
 4006b68:	10ac8904 	addi	r2,r2,-19932
 4006b6c:	10800017 	ldw	r2,0(r2)
 4006b70:	1005003a 	cmpeq	r2,r2,zero
 4006b74:	1000061e 	bne	r2,zero,4006b90 <alt_get_errno+0x3c>
 4006b78:	00810074 	movhi	r2,1025
 4006b7c:	10ac8904 	addi	r2,r2,-19932
 4006b80:	10800017 	ldw	r2,0(r2)
 4006b84:	103ee83a 	callr	r2
 4006b88:	e0bfff15 	stw	r2,-4(fp)
 4006b8c:	00000306 	br	4006b9c <alt_get_errno+0x48>
 4006b90:	00810074 	movhi	r2,1025
 4006b94:	10ac9704 	addi	r2,r2,-19876
 4006b98:	e0bfff15 	stw	r2,-4(fp)
 4006b9c:	e0bfff17 	ldw	r2,-4(fp)
}
 4006ba0:	e037883a 	mov	sp,fp
 4006ba4:	dfc00117 	ldw	ra,4(sp)
 4006ba8:	df000017 	ldw	fp,0(sp)
 4006bac:	dec00204 	addi	sp,sp,8
 4006bb0:	f800283a 	ret

04006bb4 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
 4006bb4:	defffb04 	addi	sp,sp,-20
 4006bb8:	df000415 	stw	fp,16(sp)
 4006bbc:	df000404 	addi	fp,sp,16
 4006bc0:	e13ffe15 	stw	r4,-8(fp)
 4006bc4:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
 4006bc8:	e0fffe17 	ldw	r3,-8(fp)
 4006bcc:	e0bfff17 	ldw	r2,-4(fp)
 4006bd0:	1885883a 	add	r2,r3,r2
 4006bd4:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 4006bd8:	e0bffe17 	ldw	r2,-8(fp)
 4006bdc:	e0bffd15 	stw	r2,-12(fp)
 4006be0:	00000506 	br	4006bf8 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
 4006be4:	e0bffd17 	ldw	r2,-12(fp)
 4006be8:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 4006bec:	e0bffd17 	ldw	r2,-12(fp)
 4006bf0:	10800804 	addi	r2,r2,32
 4006bf4:	e0bffd15 	stw	r2,-12(fp)
 4006bf8:	e0fffd17 	ldw	r3,-12(fp)
 4006bfc:	e0bffc17 	ldw	r2,-16(fp)
 4006c00:	18bff836 	bltu	r3,r2,4006be4 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
 4006c04:	e0bffe17 	ldw	r2,-8(fp)
 4006c08:	108007cc 	andi	r2,r2,31
 4006c0c:	1005003a 	cmpeq	r2,r2,zero
 4006c10:	1000021e 	bne	r2,zero,4006c1c <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
 4006c14:	e0bffd17 	ldw	r2,-12(fp)
 4006c18:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4006c1c:	e037883a 	mov	sp,fp
 4006c20:	df000017 	ldw	fp,0(sp)
 4006c24:	dec00104 	addi	sp,sp,4
 4006c28:	f800283a 	ret

04006c2c <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4006c2c:	defffc04 	addi	sp,sp,-16
 4006c30:	df000315 	stw	fp,12(sp)
 4006c34:	df000304 	addi	fp,sp,12
 4006c38:	e13ffd15 	stw	r4,-12(fp)
 4006c3c:	e17ffe15 	stw	r5,-8(fp)
 4006c40:	e1bfff15 	stw	r6,-4(fp)
  return len;
 4006c44:	e0bfff17 	ldw	r2,-4(fp)
}
 4006c48:	e037883a 	mov	sp,fp
 4006c4c:	df000017 	ldw	fp,0(sp)
 4006c50:	dec00104 	addi	sp,sp,4
 4006c54:	f800283a 	ret

04006c58 <alt_dev_llist_insert>:
 4006c58:	defff904 	addi	sp,sp,-28
 4006c5c:	dfc00615 	stw	ra,24(sp)
 4006c60:	df000515 	stw	fp,20(sp)
 4006c64:	df000504 	addi	fp,sp,20
 4006c68:	e13ffd15 	stw	r4,-12(fp)
 4006c6c:	e17ffe15 	stw	r5,-8(fp)
 4006c70:	e0bffd17 	ldw	r2,-12(fp)
 4006c74:	1005003a 	cmpeq	r2,r2,zero
 4006c78:	1000041e 	bne	r2,zero,4006c8c <alt_dev_llist_insert+0x34>
 4006c7c:	e0bffd17 	ldw	r2,-12(fp)
 4006c80:	10800217 	ldw	r2,8(r2)
 4006c84:	1004c03a 	cmpne	r2,r2,zero
 4006c88:	1000071e 	bne	r2,zero,4006ca8 <alt_dev_llist_insert+0x50>
 4006c8c:	4006d0c0 	call	4006d0c <alt_get_errno>
 4006c90:	1007883a 	mov	r3,r2
 4006c94:	00800584 	movi	r2,22
 4006c98:	18800015 	stw	r2,0(r3)
 4006c9c:	00bffa84 	movi	r2,-22
 4006ca0:	e0bfff15 	stw	r2,-4(fp)
 4006ca4:	00001306 	br	4006cf4 <alt_dev_llist_insert+0x9c>
 4006ca8:	e0fffd17 	ldw	r3,-12(fp)
 4006cac:	e0bffe17 	ldw	r2,-8(fp)
 4006cb0:	e0bffb15 	stw	r2,-20(fp)
 4006cb4:	e0fffc15 	stw	r3,-16(fp)
 4006cb8:	e0fffc17 	ldw	r3,-16(fp)
 4006cbc:	e0bffb17 	ldw	r2,-20(fp)
 4006cc0:	18800115 	stw	r2,4(r3)
 4006cc4:	e0bffb17 	ldw	r2,-20(fp)
 4006cc8:	10c00017 	ldw	r3,0(r2)
 4006ccc:	e0bffc17 	ldw	r2,-16(fp)
 4006cd0:	10c00015 	stw	r3,0(r2)
 4006cd4:	e0bffb17 	ldw	r2,-20(fp)
 4006cd8:	10c00017 	ldw	r3,0(r2)
 4006cdc:	e0bffc17 	ldw	r2,-16(fp)
 4006ce0:	18800115 	stw	r2,4(r3)
 4006ce4:	e0fffb17 	ldw	r3,-20(fp)
 4006ce8:	e0bffc17 	ldw	r2,-16(fp)
 4006cec:	18800015 	stw	r2,0(r3)
 4006cf0:	e03fff15 	stw	zero,-4(fp)
 4006cf4:	e0bfff17 	ldw	r2,-4(fp)
 4006cf8:	e037883a 	mov	sp,fp
 4006cfc:	dfc00117 	ldw	ra,4(sp)
 4006d00:	df000017 	ldw	fp,0(sp)
 4006d04:	dec00204 	addi	sp,sp,8
 4006d08:	f800283a 	ret

04006d0c <alt_get_errno>:
 4006d0c:	defffd04 	addi	sp,sp,-12
 4006d10:	dfc00215 	stw	ra,8(sp)
 4006d14:	df000115 	stw	fp,4(sp)
 4006d18:	df000104 	addi	fp,sp,4
 4006d1c:	00810074 	movhi	r2,1025
 4006d20:	10ac8904 	addi	r2,r2,-19932
 4006d24:	10800017 	ldw	r2,0(r2)
 4006d28:	1005003a 	cmpeq	r2,r2,zero
 4006d2c:	1000061e 	bne	r2,zero,4006d48 <alt_get_errno+0x3c>
 4006d30:	00810074 	movhi	r2,1025
 4006d34:	10ac8904 	addi	r2,r2,-19932
 4006d38:	10800017 	ldw	r2,0(r2)
 4006d3c:	103ee83a 	callr	r2
 4006d40:	e0bfff15 	stw	r2,-4(fp)
 4006d44:	00000306 	br	4006d54 <alt_get_errno+0x48>
 4006d48:	00810074 	movhi	r2,1025
 4006d4c:	10ac9704 	addi	r2,r2,-19876
 4006d50:	e0bfff15 	stw	r2,-4(fp)
 4006d54:	e0bfff17 	ldw	r2,-4(fp)
 4006d58:	e037883a 	mov	sp,fp
 4006d5c:	dfc00117 	ldw	ra,4(sp)
 4006d60:	df000017 	ldw	fp,0(sp)
 4006d64:	dec00204 	addi	sp,sp,8
 4006d68:	f800283a 	ret

04006d6c <_do_ctors>:
 4006d6c:	defffd04 	addi	sp,sp,-12
 4006d70:	dfc00215 	stw	ra,8(sp)
 4006d74:	df000115 	stw	fp,4(sp)
 4006d78:	df000104 	addi	fp,sp,4
 4006d7c:	00bfff04 	movi	r2,-4
 4006d80:	00c10074 	movhi	r3,1025
 4006d84:	18e29e04 	addi	r3,r3,-30088
 4006d88:	1885883a 	add	r2,r3,r2
 4006d8c:	e0bfff15 	stw	r2,-4(fp)
 4006d90:	00000606 	br	4006dac <_do_ctors+0x40>
 4006d94:	e0bfff17 	ldw	r2,-4(fp)
 4006d98:	10800017 	ldw	r2,0(r2)
 4006d9c:	103ee83a 	callr	r2
 4006da0:	e0bfff17 	ldw	r2,-4(fp)
 4006da4:	10bfff04 	addi	r2,r2,-4
 4006da8:	e0bfff15 	stw	r2,-4(fp)
 4006dac:	e0ffff17 	ldw	r3,-4(fp)
 4006db0:	00810074 	movhi	r2,1025
 4006db4:	10a29d04 	addi	r2,r2,-30092
 4006db8:	18bff62e 	bgeu	r3,r2,4006d94 <_do_ctors+0x28>
 4006dbc:	e037883a 	mov	sp,fp
 4006dc0:	dfc00117 	ldw	ra,4(sp)
 4006dc4:	df000017 	ldw	fp,0(sp)
 4006dc8:	dec00204 	addi	sp,sp,8
 4006dcc:	f800283a 	ret

04006dd0 <_do_dtors>:
 4006dd0:	defffd04 	addi	sp,sp,-12
 4006dd4:	dfc00215 	stw	ra,8(sp)
 4006dd8:	df000115 	stw	fp,4(sp)
 4006ddc:	df000104 	addi	fp,sp,4
 4006de0:	00bfff04 	movi	r2,-4
 4006de4:	00c10074 	movhi	r3,1025
 4006de8:	18e29e04 	addi	r3,r3,-30088
 4006dec:	1885883a 	add	r2,r3,r2
 4006df0:	e0bfff15 	stw	r2,-4(fp)
 4006df4:	00000606 	br	4006e10 <_do_dtors+0x40>
 4006df8:	e0bfff17 	ldw	r2,-4(fp)
 4006dfc:	10800017 	ldw	r2,0(r2)
 4006e00:	103ee83a 	callr	r2
 4006e04:	e0bfff17 	ldw	r2,-4(fp)
 4006e08:	10bfff04 	addi	r2,r2,-4
 4006e0c:	e0bfff15 	stw	r2,-4(fp)
 4006e10:	e0ffff17 	ldw	r3,-4(fp)
 4006e14:	00810074 	movhi	r2,1025
 4006e18:	10a29e04 	addi	r2,r2,-30088
 4006e1c:	18bff62e 	bgeu	r3,r2,4006df8 <_do_dtors+0x28>
 4006e20:	e037883a 	mov	sp,fp
 4006e24:	dfc00117 	ldw	ra,4(sp)
 4006e28:	df000017 	ldw	fp,0(sp)
 4006e2c:	dec00204 	addi	sp,sp,8
 4006e30:	f800283a 	ret

04006e34 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 4006e34:	defffb04 	addi	sp,sp,-20
 4006e38:	dfc00415 	stw	ra,16(sp)
 4006e3c:	df000315 	stw	fp,12(sp)
 4006e40:	df000304 	addi	fp,sp,12
 4006e44:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 4006e48:	e13ffe17 	ldw	r4,-8(fp)
 4006e4c:	d1600704 	addi	r5,gp,-32740
 4006e50:	40082ec0 	call	40082ec <alt_find_dev>
 4006e54:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
 4006e58:	e0bffd17 	ldw	r2,-12(fp)
 4006e5c:	1005003a 	cmpeq	r2,r2,zero
 4006e60:	10000b1e 	bne	r2,zero,4006e90 <alt_flash_open_dev+0x5c>
 4006e64:	e0bffd17 	ldw	r2,-12(fp)
 4006e68:	10800317 	ldw	r2,12(r2)
 4006e6c:	1005003a 	cmpeq	r2,r2,zero
 4006e70:	1000071e 	bne	r2,zero,4006e90 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
 4006e74:	e0bffd17 	ldw	r2,-12(fp)
 4006e78:	10800317 	ldw	r2,12(r2)
 4006e7c:	e13ffd17 	ldw	r4,-12(fp)
 4006e80:	e17ffe17 	ldw	r5,-8(fp)
 4006e84:	103ee83a 	callr	r2
 4006e88:	e0bfff15 	stw	r2,-4(fp)
 4006e8c:	00000206 	br	4006e98 <alt_flash_open_dev+0x64>
  }

  return dev;
 4006e90:	e0bffd17 	ldw	r2,-12(fp)
 4006e94:	e0bfff15 	stw	r2,-4(fp)
 4006e98:	e0bfff17 	ldw	r2,-4(fp)
}
 4006e9c:	e037883a 	mov	sp,fp
 4006ea0:	dfc00117 	ldw	ra,4(sp)
 4006ea4:	df000017 	ldw	fp,0(sp)
 4006ea8:	dec00204 	addi	sp,sp,8
 4006eac:	f800283a 	ret

04006eb0 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
 4006eb0:	defffd04 	addi	sp,sp,-12
 4006eb4:	dfc00215 	stw	ra,8(sp)
 4006eb8:	df000115 	stw	fp,4(sp)
 4006ebc:	df000104 	addi	fp,sp,4
 4006ec0:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
 4006ec4:	e0bfff17 	ldw	r2,-4(fp)
 4006ec8:	1005003a 	cmpeq	r2,r2,zero
 4006ecc:	1000081e 	bne	r2,zero,4006ef0 <alt_flash_close_dev+0x40>
 4006ed0:	e0bfff17 	ldw	r2,-4(fp)
 4006ed4:	10800417 	ldw	r2,16(r2)
 4006ed8:	1005003a 	cmpeq	r2,r2,zero
 4006edc:	1000041e 	bne	r2,zero,4006ef0 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
 4006ee0:	e0bfff17 	ldw	r2,-4(fp)
 4006ee4:	10800417 	ldw	r2,16(r2)
 4006ee8:	e13fff17 	ldw	r4,-4(fp)
 4006eec:	103ee83a 	callr	r2
  }
  return;
}
 4006ef0:	e037883a 	mov	sp,fp
 4006ef4:	dfc00117 	ldw	ra,4(sp)
 4006ef8:	df000017 	ldw	fp,0(sp)
 4006efc:	dec00204 	addi	sp,sp,8
 4006f00:	f800283a 	ret

04006f04 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4006f04:	defff904 	addi	sp,sp,-28
 4006f08:	dfc00615 	stw	ra,24(sp)
 4006f0c:	df000515 	stw	fp,20(sp)
 4006f10:	df000504 	addi	fp,sp,20
 4006f14:	e13ffc15 	stw	r4,-16(fp)
 4006f18:	e17ffd15 	stw	r5,-12(fp)
 4006f1c:	e1bffe15 	stw	r6,-8(fp)
 4006f20:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4006f24:	e0800217 	ldw	r2,8(fp)
 4006f28:	d8800015 	stw	r2,0(sp)
 4006f2c:	e13ffc17 	ldw	r4,-16(fp)
 4006f30:	e17ffd17 	ldw	r5,-12(fp)
 4006f34:	e1bffe17 	ldw	r6,-8(fp)
 4006f38:	e1ffff17 	ldw	r7,-4(fp)
 4006f3c:	40070d80 	call	40070d8 <alt_iic_isr_register>
}  
 4006f40:	e037883a 	mov	sp,fp
 4006f44:	dfc00117 	ldw	ra,4(sp)
 4006f48:	df000017 	ldw	fp,0(sp)
 4006f4c:	dec00204 	addi	sp,sp,8
 4006f50:	f800283a 	ret

04006f54 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 4006f54:	defff904 	addi	sp,sp,-28
 4006f58:	df000615 	stw	fp,24(sp)
 4006f5c:	df000604 	addi	fp,sp,24
 4006f60:	e13ffe15 	stw	r4,-8(fp)
 4006f64:	e17fff15 	stw	r5,-4(fp)
 4006f68:	e0bfff17 	ldw	r2,-4(fp)
 4006f6c:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4006f70:	0005303a 	rdctl	r2,status
 4006f74:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4006f78:	e0fffb17 	ldw	r3,-20(fp)
 4006f7c:	00bfff84 	movi	r2,-2
 4006f80:	1884703a 	and	r2,r3,r2
 4006f84:	1001703a 	wrctl	status,r2
  
  return context;
 4006f88:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4006f8c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 4006f90:	e0fffc17 	ldw	r3,-16(fp)
 4006f94:	00800044 	movi	r2,1
 4006f98:	10c4983a 	sll	r2,r2,r3
 4006f9c:	1007883a 	mov	r3,r2
 4006fa0:	00810074 	movhi	r2,1025
 4006fa4:	10ac9104 	addi	r2,r2,-19900
 4006fa8:	10800017 	ldw	r2,0(r2)
 4006fac:	1886b03a 	or	r3,r3,r2
 4006fb0:	00810074 	movhi	r2,1025
 4006fb4:	10ac9104 	addi	r2,r2,-19900
 4006fb8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 4006fbc:	00810074 	movhi	r2,1025
 4006fc0:	10ac9104 	addi	r2,r2,-19900
 4006fc4:	10800017 	ldw	r2,0(r2)
 4006fc8:	100170fa 	wrctl	ienable,r2
 4006fcc:	e0bffd17 	ldw	r2,-12(fp)
 4006fd0:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4006fd4:	e0bffa17 	ldw	r2,-24(fp)
 4006fd8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4006fdc:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 4006fe0:	e037883a 	mov	sp,fp
 4006fe4:	df000017 	ldw	fp,0(sp)
 4006fe8:	dec00104 	addi	sp,sp,4
 4006fec:	f800283a 	ret

04006ff0 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 4006ff0:	defff904 	addi	sp,sp,-28
 4006ff4:	df000615 	stw	fp,24(sp)
 4006ff8:	df000604 	addi	fp,sp,24
 4006ffc:	e13ffe15 	stw	r4,-8(fp)
 4007000:	e17fff15 	stw	r5,-4(fp)
 4007004:	e0bfff17 	ldw	r2,-4(fp)
 4007008:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 400700c:	0005303a 	rdctl	r2,status
 4007010:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4007014:	e0fffb17 	ldw	r3,-20(fp)
 4007018:	00bfff84 	movi	r2,-2
 400701c:	1884703a 	and	r2,r3,r2
 4007020:	1001703a 	wrctl	status,r2
  
  return context;
 4007024:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4007028:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 400702c:	e0fffc17 	ldw	r3,-16(fp)
 4007030:	00800044 	movi	r2,1
 4007034:	10c4983a 	sll	r2,r2,r3
 4007038:	0084303a 	nor	r2,zero,r2
 400703c:	1007883a 	mov	r3,r2
 4007040:	00810074 	movhi	r2,1025
 4007044:	10ac9104 	addi	r2,r2,-19900
 4007048:	10800017 	ldw	r2,0(r2)
 400704c:	1886703a 	and	r3,r3,r2
 4007050:	00810074 	movhi	r2,1025
 4007054:	10ac9104 	addi	r2,r2,-19900
 4007058:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 400705c:	00810074 	movhi	r2,1025
 4007060:	10ac9104 	addi	r2,r2,-19900
 4007064:	10800017 	ldw	r2,0(r2)
 4007068:	100170fa 	wrctl	ienable,r2
 400706c:	e0bffd17 	ldw	r2,-12(fp)
 4007070:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4007074:	e0bffa17 	ldw	r2,-24(fp)
 4007078:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 400707c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 4007080:	e037883a 	mov	sp,fp
 4007084:	df000017 	ldw	fp,0(sp)
 4007088:	dec00104 	addi	sp,sp,4
 400708c:	f800283a 	ret

04007090 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 4007090:	defffc04 	addi	sp,sp,-16
 4007094:	df000315 	stw	fp,12(sp)
 4007098:	df000304 	addi	fp,sp,12
 400709c:	e13ffe15 	stw	r4,-8(fp)
 40070a0:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 40070a4:	000530fa 	rdctl	r2,ienable
 40070a8:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 40070ac:	e0ffff17 	ldw	r3,-4(fp)
 40070b0:	00800044 	movi	r2,1
 40070b4:	10c4983a 	sll	r2,r2,r3
 40070b8:	1007883a 	mov	r3,r2
 40070bc:	e0bffd17 	ldw	r2,-12(fp)
 40070c0:	1884703a 	and	r2,r3,r2
 40070c4:	1004c03a 	cmpne	r2,r2,zero
}
 40070c8:	e037883a 	mov	sp,fp
 40070cc:	df000017 	ldw	fp,0(sp)
 40070d0:	dec00104 	addi	sp,sp,4
 40070d4:	f800283a 	ret

040070d8 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 40070d8:	defff404 	addi	sp,sp,-48
 40070dc:	dfc00b15 	stw	ra,44(sp)
 40070e0:	df000a15 	stw	fp,40(sp)
 40070e4:	df000a04 	addi	fp,sp,40
 40070e8:	e13ffb15 	stw	r4,-20(fp)
 40070ec:	e17ffc15 	stw	r5,-16(fp)
 40070f0:	e1bffd15 	stw	r6,-12(fp)
 40070f4:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 40070f8:	00bffa84 	movi	r2,-22
 40070fc:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 4007100:	e0bffc17 	ldw	r2,-16(fp)
 4007104:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4007108:	e0bff917 	ldw	r2,-28(fp)
 400710c:	10800808 	cmpgei	r2,r2,32
 4007110:	1000291e 	bne	r2,zero,40071b8 <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4007114:	0005303a 	rdctl	r2,status
 4007118:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 400711c:	e0fff717 	ldw	r3,-36(fp)
 4007120:	00bfff84 	movi	r2,-2
 4007124:	1884703a 	and	r2,r3,r2
 4007128:	1001703a 	wrctl	status,r2
  
  return context;
 400712c:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 4007130:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 4007134:	e0bff917 	ldw	r2,-28(fp)
 4007138:	00c10074 	movhi	r3,1025
 400713c:	18ec9804 	addi	r3,r3,-19872
 4007140:	100490fa 	slli	r2,r2,3
 4007144:	10c7883a 	add	r3,r2,r3
 4007148:	e0bffd17 	ldw	r2,-12(fp)
 400714c:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 4007150:	e0bff917 	ldw	r2,-28(fp)
 4007154:	00c10074 	movhi	r3,1025
 4007158:	18ec9804 	addi	r3,r3,-19872
 400715c:	100490fa 	slli	r2,r2,3
 4007160:	10c5883a 	add	r2,r2,r3
 4007164:	10c00104 	addi	r3,r2,4
 4007168:	e0bffe17 	ldw	r2,-8(fp)
 400716c:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 4007170:	e0bffd17 	ldw	r2,-12(fp)
 4007174:	1005003a 	cmpeq	r2,r2,zero
 4007178:	1000051e 	bne	r2,zero,4007190 <alt_iic_isr_register+0xb8>
 400717c:	e17ff917 	ldw	r5,-28(fp)
 4007180:	e13ffb17 	ldw	r4,-20(fp)
 4007184:	4006f540 	call	4006f54 <alt_ic_irq_enable>
 4007188:	e0bfff15 	stw	r2,-4(fp)
 400718c:	00000406 	br	40071a0 <alt_iic_isr_register+0xc8>
 4007190:	e17ff917 	ldw	r5,-28(fp)
 4007194:	e13ffb17 	ldw	r4,-20(fp)
 4007198:	4006ff00 	call	4006ff0 <alt_ic_irq_disable>
 400719c:	e0bfff15 	stw	r2,-4(fp)
 40071a0:	e0bfff17 	ldw	r2,-4(fp)
 40071a4:	e0bffa15 	stw	r2,-24(fp)
 40071a8:	e0bff817 	ldw	r2,-32(fp)
 40071ac:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40071b0:	e0bff617 	ldw	r2,-40(fp)
 40071b4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 40071b8:	e0bffa17 	ldw	r2,-24(fp)
}
 40071bc:	e037883a 	mov	sp,fp
 40071c0:	dfc00117 	ldw	ra,4(sp)
 40071c4:	df000017 	ldw	fp,0(sp)
 40071c8:	dec00204 	addi	sp,sp,8
 40071cc:	f800283a 	ret

040071d0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 40071d0:	defff904 	addi	sp,sp,-28
 40071d4:	dfc00615 	stw	ra,24(sp)
 40071d8:	df000515 	stw	fp,20(sp)
 40071dc:	df000504 	addi	fp,sp,20
 40071e0:	e13ffc15 	stw	r4,-16(fp)
 40071e4:	e17ffd15 	stw	r5,-12(fp)
 40071e8:	e1bffe15 	stw	r6,-8(fp)
 40071ec:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 40071f0:	e13ffd17 	ldw	r4,-12(fp)
 40071f4:	e17ffe17 	ldw	r5,-8(fp)
 40071f8:	e1bfff17 	ldw	r6,-4(fp)
 40071fc:	40073e80 	call	40073e8 <open>
 4007200:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 4007204:	e0bffb17 	ldw	r2,-20(fp)
 4007208:	1004803a 	cmplt	r2,r2,zero
 400720c:	10001c1e 	bne	r2,zero,4007280 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 4007210:	e0bffb17 	ldw	r2,-20(fp)
 4007214:	00c10074 	movhi	r3,1025
 4007218:	18eb2304 	addi	r3,r3,-21364
 400721c:	10800324 	muli	r2,r2,12
 4007220:	10c5883a 	add	r2,r2,r3
 4007224:	10c00017 	ldw	r3,0(r2)
 4007228:	e0bffc17 	ldw	r2,-16(fp)
 400722c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4007230:	e0bffb17 	ldw	r2,-20(fp)
 4007234:	00c10074 	movhi	r3,1025
 4007238:	18eb2304 	addi	r3,r3,-21364
 400723c:	10800324 	muli	r2,r2,12
 4007240:	10c5883a 	add	r2,r2,r3
 4007244:	10800104 	addi	r2,r2,4
 4007248:	10c00017 	ldw	r3,0(r2)
 400724c:	e0bffc17 	ldw	r2,-16(fp)
 4007250:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4007254:	e0bffb17 	ldw	r2,-20(fp)
 4007258:	00c10074 	movhi	r3,1025
 400725c:	18eb2304 	addi	r3,r3,-21364
 4007260:	10800324 	muli	r2,r2,12
 4007264:	10c5883a 	add	r2,r2,r3
 4007268:	10800204 	addi	r2,r2,8
 400726c:	10c00017 	ldw	r3,0(r2)
 4007270:	e0bffc17 	ldw	r2,-16(fp)
 4007274:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 4007278:	e13ffb17 	ldw	r4,-20(fp)
 400727c:	40075d00 	call	40075d0 <alt_release_fd>
  }
} 
 4007280:	e037883a 	mov	sp,fp
 4007284:	dfc00117 	ldw	ra,4(sp)
 4007288:	df000017 	ldw	fp,0(sp)
 400728c:	dec00204 	addi	sp,sp,8
 4007290:	f800283a 	ret

04007294 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 4007294:	defffb04 	addi	sp,sp,-20
 4007298:	dfc00415 	stw	ra,16(sp)
 400729c:	df000315 	stw	fp,12(sp)
 40072a0:	df000304 	addi	fp,sp,12
 40072a4:	e13ffd15 	stw	r4,-12(fp)
 40072a8:	e17ffe15 	stw	r5,-8(fp)
 40072ac:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 40072b0:	01010074 	movhi	r4,1025
 40072b4:	212b2604 	addi	r4,r4,-21352
 40072b8:	e17ffd17 	ldw	r5,-12(fp)
 40072bc:	01800044 	movi	r6,1
 40072c0:	01c07fc4 	movi	r7,511
 40072c4:	40071d00 	call	40071d0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 40072c8:	01010074 	movhi	r4,1025
 40072cc:	212b2304 	addi	r4,r4,-21364
 40072d0:	e17ffe17 	ldw	r5,-8(fp)
 40072d4:	000d883a 	mov	r6,zero
 40072d8:	01c07fc4 	movi	r7,511
 40072dc:	40071d00 	call	40071d0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 40072e0:	01010074 	movhi	r4,1025
 40072e4:	212b2904 	addi	r4,r4,-21340
 40072e8:	e17fff17 	ldw	r5,-4(fp)
 40072ec:	01800044 	movi	r6,1
 40072f0:	01c07fc4 	movi	r7,511
 40072f4:	40071d00 	call	40071d0 <alt_open_fd>
}  
 40072f8:	e037883a 	mov	sp,fp
 40072fc:	dfc00117 	ldw	ra,4(sp)
 4007300:	df000017 	ldw	fp,0(sp)
 4007304:	dec00204 	addi	sp,sp,8
 4007308:	f800283a 	ret

0400730c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 400730c:	defffc04 	addi	sp,sp,-16
 4007310:	df000315 	stw	fp,12(sp)
 4007314:	df000304 	addi	fp,sp,12
 4007318:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 400731c:	e0bffe17 	ldw	r2,-8(fp)
 4007320:	10800217 	ldw	r2,8(r2)
 4007324:	10d00034 	orhi	r3,r2,16384
 4007328:	e0bffe17 	ldw	r2,-8(fp)
 400732c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4007330:	e03ffd15 	stw	zero,-12(fp)
 4007334:	00002006 	br	40073b8 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 4007338:	e0bffd17 	ldw	r2,-12(fp)
 400733c:	00c10074 	movhi	r3,1025
 4007340:	18eb2304 	addi	r3,r3,-21364
 4007344:	10800324 	muli	r2,r2,12
 4007348:	10c5883a 	add	r2,r2,r3
 400734c:	10c00017 	ldw	r3,0(r2)
 4007350:	e0bffe17 	ldw	r2,-8(fp)
 4007354:	10800017 	ldw	r2,0(r2)
 4007358:	1880141e 	bne	r3,r2,40073ac <alt_file_locked+0xa0>
 400735c:	e0bffd17 	ldw	r2,-12(fp)
 4007360:	00c10074 	movhi	r3,1025
 4007364:	18eb2304 	addi	r3,r3,-21364
 4007368:	10800324 	muli	r2,r2,12
 400736c:	10c5883a 	add	r2,r2,r3
 4007370:	10800204 	addi	r2,r2,8
 4007374:	10800017 	ldw	r2,0(r2)
 4007378:	1004403a 	cmpge	r2,r2,zero
 400737c:	10000b1e 	bne	r2,zero,40073ac <alt_file_locked+0xa0>
 4007380:	e0bffd17 	ldw	r2,-12(fp)
 4007384:	10800324 	muli	r2,r2,12
 4007388:	1007883a 	mov	r3,r2
 400738c:	00810074 	movhi	r2,1025
 4007390:	10ab2304 	addi	r2,r2,-21364
 4007394:	1887883a 	add	r3,r3,r2
 4007398:	e0bffe17 	ldw	r2,-8(fp)
 400739c:	18800326 	beq	r3,r2,40073ac <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 40073a0:	00bffcc4 	movi	r2,-13
 40073a4:	e0bfff15 	stw	r2,-4(fp)
 40073a8:	00000a06 	br	40073d4 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40073ac:	e0bffd17 	ldw	r2,-12(fp)
 40073b0:	10800044 	addi	r2,r2,1
 40073b4:	e0bffd15 	stw	r2,-12(fp)
 40073b8:	00810074 	movhi	r2,1025
 40073bc:	10ac8804 	addi	r2,r2,-19936
 40073c0:	10800017 	ldw	r2,0(r2)
 40073c4:	1007883a 	mov	r3,r2
 40073c8:	e0bffd17 	ldw	r2,-12(fp)
 40073cc:	18bfda2e 	bgeu	r3,r2,4007338 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 40073d0:	e03fff15 	stw	zero,-4(fp)
 40073d4:	e0bfff17 	ldw	r2,-4(fp)
}
 40073d8:	e037883a 	mov	sp,fp
 40073dc:	df000017 	ldw	fp,0(sp)
 40073e0:	dec00104 	addi	sp,sp,4
 40073e4:	f800283a 	ret

040073e8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 40073e8:	defff404 	addi	sp,sp,-48
 40073ec:	dfc00b15 	stw	ra,44(sp)
 40073f0:	df000a15 	stw	fp,40(sp)
 40073f4:	df000a04 	addi	fp,sp,40
 40073f8:	e13ffb15 	stw	r4,-20(fp)
 40073fc:	e17ffc15 	stw	r5,-16(fp)
 4007400:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4007404:	00bfffc4 	movi	r2,-1
 4007408:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 400740c:	00bffb44 	movi	r2,-19
 4007410:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 4007414:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4007418:	e13ffb17 	ldw	r4,-20(fp)
 400741c:	01410074 	movhi	r5,1025
 4007420:	296c8604 	addi	r5,r5,-19944
 4007424:	40082ec0 	call	40082ec <alt_find_dev>
 4007428:	e0bffa15 	stw	r2,-24(fp)
 400742c:	e0bffa17 	ldw	r2,-24(fp)
 4007430:	1004c03a 	cmpne	r2,r2,zero
 4007434:	1000051e 	bne	r2,zero,400744c <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 4007438:	e13ffb17 	ldw	r4,-20(fp)
 400743c:	40083800 	call	4008380 <alt_find_file>
 4007440:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 4007444:	00800044 	movi	r2,1
 4007448:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 400744c:	e0bffa17 	ldw	r2,-24(fp)
 4007450:	1005003a 	cmpeq	r2,r2,zero
 4007454:	1000301e 	bne	r2,zero,4007518 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 4007458:	e13ffa17 	ldw	r4,-24(fp)
 400745c:	40084a00 	call	40084a0 <alt_get_fd>
 4007460:	e0bff815 	stw	r2,-32(fp)
 4007464:	e0bff817 	ldw	r2,-32(fp)
 4007468:	1004403a 	cmpge	r2,r2,zero
 400746c:	1000031e 	bne	r2,zero,400747c <open+0x94>
    {
      status = index;
 4007470:	e0bff817 	ldw	r2,-32(fp)
 4007474:	e0bff715 	stw	r2,-36(fp)
 4007478:	00002906 	br	4007520 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 400747c:	e0bff817 	ldw	r2,-32(fp)
 4007480:	10800324 	muli	r2,r2,12
 4007484:	1007883a 	mov	r3,r2
 4007488:	00810074 	movhi	r2,1025
 400748c:	10ab2304 	addi	r2,r2,-21364
 4007490:	1885883a 	add	r2,r3,r2
 4007494:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 4007498:	e0fffc17 	ldw	r3,-16(fp)
 400749c:	00900034 	movhi	r2,16384
 40074a0:	10bfffc4 	addi	r2,r2,-1
 40074a4:	1886703a 	and	r3,r3,r2
 40074a8:	e0bff917 	ldw	r2,-28(fp)
 40074ac:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 40074b0:	e0bff617 	ldw	r2,-40(fp)
 40074b4:	1004c03a 	cmpne	r2,r2,zero
 40074b8:	1000061e 	bne	r2,zero,40074d4 <open+0xec>
 40074bc:	e13ff917 	ldw	r4,-28(fp)
 40074c0:	400730c0 	call	400730c <alt_file_locked>
 40074c4:	e0bff715 	stw	r2,-36(fp)
 40074c8:	e0bff717 	ldw	r2,-36(fp)
 40074cc:	1004803a 	cmplt	r2,r2,zero
 40074d0:	1000131e 	bne	r2,zero,4007520 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 40074d4:	e0bffa17 	ldw	r2,-24(fp)
 40074d8:	10800317 	ldw	r2,12(r2)
 40074dc:	1005003a 	cmpeq	r2,r2,zero
 40074e0:	1000091e 	bne	r2,zero,4007508 <open+0x120>
 40074e4:	e0bffa17 	ldw	r2,-24(fp)
 40074e8:	10800317 	ldw	r2,12(r2)
 40074ec:	e13ff917 	ldw	r4,-28(fp)
 40074f0:	e17ffb17 	ldw	r5,-20(fp)
 40074f4:	e1bffc17 	ldw	r6,-16(fp)
 40074f8:	e1fffd17 	ldw	r7,-12(fp)
 40074fc:	103ee83a 	callr	r2
 4007500:	e0bfff15 	stw	r2,-4(fp)
 4007504:	00000106 	br	400750c <open+0x124>
 4007508:	e03fff15 	stw	zero,-4(fp)
 400750c:	e0bfff17 	ldw	r2,-4(fp)
 4007510:	e0bff715 	stw	r2,-36(fp)
 4007514:	00000206 	br	4007520 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 4007518:	00bffb44 	movi	r2,-19
 400751c:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4007520:	e0bff717 	ldw	r2,-36(fp)
 4007524:	1004403a 	cmpge	r2,r2,zero
 4007528:	1000091e 	bne	r2,zero,4007550 <open+0x168>
  {
    alt_release_fd (index);  
 400752c:	e13ff817 	ldw	r4,-32(fp)
 4007530:	40075d00 	call	40075d0 <alt_release_fd>
    ALT_ERRNO = -status;
 4007534:	40075700 	call	4007570 <alt_get_errno>
 4007538:	e0fff717 	ldw	r3,-36(fp)
 400753c:	00c7c83a 	sub	r3,zero,r3
 4007540:	10c00015 	stw	r3,0(r2)
    return -1;
 4007544:	00bfffc4 	movi	r2,-1
 4007548:	e0bffe15 	stw	r2,-8(fp)
 400754c:	00000206 	br	4007558 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 4007550:	e0bff817 	ldw	r2,-32(fp)
 4007554:	e0bffe15 	stw	r2,-8(fp)
 4007558:	e0bffe17 	ldw	r2,-8(fp)
}
 400755c:	e037883a 	mov	sp,fp
 4007560:	dfc00117 	ldw	ra,4(sp)
 4007564:	df000017 	ldw	fp,0(sp)
 4007568:	dec00204 	addi	sp,sp,8
 400756c:	f800283a 	ret

04007570 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4007570:	defffd04 	addi	sp,sp,-12
 4007574:	dfc00215 	stw	ra,8(sp)
 4007578:	df000115 	stw	fp,4(sp)
 400757c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 4007580:	00810074 	movhi	r2,1025
 4007584:	10ac8904 	addi	r2,r2,-19932
 4007588:	10800017 	ldw	r2,0(r2)
 400758c:	1005003a 	cmpeq	r2,r2,zero
 4007590:	1000061e 	bne	r2,zero,40075ac <alt_get_errno+0x3c>
 4007594:	00810074 	movhi	r2,1025
 4007598:	10ac8904 	addi	r2,r2,-19932
 400759c:	10800017 	ldw	r2,0(r2)
 40075a0:	103ee83a 	callr	r2
 40075a4:	e0bfff15 	stw	r2,-4(fp)
 40075a8:	00000306 	br	40075b8 <alt_get_errno+0x48>
 40075ac:	00810074 	movhi	r2,1025
 40075b0:	10ac9704 	addi	r2,r2,-19876
 40075b4:	e0bfff15 	stw	r2,-4(fp)
 40075b8:	e0bfff17 	ldw	r2,-4(fp)
}
 40075bc:	e037883a 	mov	sp,fp
 40075c0:	dfc00117 	ldw	ra,4(sp)
 40075c4:	df000017 	ldw	fp,0(sp)
 40075c8:	dec00204 	addi	sp,sp,8
 40075cc:	f800283a 	ret

040075d0 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 40075d0:	defffe04 	addi	sp,sp,-8
 40075d4:	df000115 	stw	fp,4(sp)
 40075d8:	df000104 	addi	fp,sp,4
 40075dc:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 40075e0:	e0bfff17 	ldw	r2,-4(fp)
 40075e4:	108000d0 	cmplti	r2,r2,3
 40075e8:	10000d1e 	bne	r2,zero,4007620 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 40075ec:	e0bfff17 	ldw	r2,-4(fp)
 40075f0:	00c10074 	movhi	r3,1025
 40075f4:	18eb2304 	addi	r3,r3,-21364
 40075f8:	10800324 	muli	r2,r2,12
 40075fc:	10c5883a 	add	r2,r2,r3
 4007600:	10800204 	addi	r2,r2,8
 4007604:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 4007608:	e0bfff17 	ldw	r2,-4(fp)
 400760c:	00c10074 	movhi	r3,1025
 4007610:	18eb2304 	addi	r3,r3,-21364
 4007614:	10800324 	muli	r2,r2,12
 4007618:	10c5883a 	add	r2,r2,r3
 400761c:	10000015 	stw	zero,0(r2)
  }
}
 4007620:	e037883a 	mov	sp,fp
 4007624:	df000017 	ldw	fp,0(sp)
 4007628:	dec00104 	addi	sp,sp,4
 400762c:	f800283a 	ret

04007630 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 4007630:	defffa04 	addi	sp,sp,-24
 4007634:	df000515 	stw	fp,20(sp)
 4007638:	df000504 	addi	fp,sp,20
 400763c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4007640:	0005303a 	rdctl	r2,status
 4007644:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4007648:	e0fffd17 	ldw	r3,-12(fp)
 400764c:	00bfff84 	movi	r2,-2
 4007650:	1884703a 	and	r2,r3,r2
 4007654:	1001703a 	wrctl	status,r2
  
  return context;
 4007658:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 400765c:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 4007660:	e0bfff17 	ldw	r2,-4(fp)
 4007664:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 4007668:	e0bffc17 	ldw	r2,-16(fp)
 400766c:	10c00017 	ldw	r3,0(r2)
 4007670:	e0bffc17 	ldw	r2,-16(fp)
 4007674:	10800117 	ldw	r2,4(r2)
 4007678:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 400767c:	e0bffc17 	ldw	r2,-16(fp)
 4007680:	10c00117 	ldw	r3,4(r2)
 4007684:	e0bffc17 	ldw	r2,-16(fp)
 4007688:	10800017 	ldw	r2,0(r2)
 400768c:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4007690:	e0fffc17 	ldw	r3,-16(fp)
 4007694:	e0bffc17 	ldw	r2,-16(fp)
 4007698:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 400769c:	e0fffc17 	ldw	r3,-16(fp)
 40076a0:	e0bffc17 	ldw	r2,-16(fp)
 40076a4:	18800015 	stw	r2,0(r3)
 40076a8:	e0bffe17 	ldw	r2,-8(fp)
 40076ac:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40076b0:	e0bffb17 	ldw	r2,-20(fp)
 40076b4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 40076b8:	e037883a 	mov	sp,fp
 40076bc:	df000017 	ldw	fp,0(sp)
 40076c0:	dec00104 	addi	sp,sp,4
 40076c4:	f800283a 	ret

040076c8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 40076c8:	defffb04 	addi	sp,sp,-20
 40076cc:	dfc00415 	stw	ra,16(sp)
 40076d0:	df000315 	stw	fp,12(sp)
 40076d4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 40076d8:	d0a00917 	ldw	r2,-32732(gp)
 40076dc:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 40076e0:	d0a01317 	ldw	r2,-32692(gp)
 40076e4:	10800044 	addi	r2,r2,1
 40076e8:	d0a01315 	stw	r2,-32692(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 40076ec:	00003106 	br	40077b4 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 40076f0:	e0bffe17 	ldw	r2,-8(fp)
 40076f4:	10800017 	ldw	r2,0(r2)
 40076f8:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 40076fc:	e0bffe17 	ldw	r2,-8(fp)
 4007700:	10800403 	ldbu	r2,16(r2)
 4007704:	10803fcc 	andi	r2,r2,255
 4007708:	1005003a 	cmpeq	r2,r2,zero
 400770c:	1000051e 	bne	r2,zero,4007724 <alt_tick+0x5c>
 4007710:	d0a01317 	ldw	r2,-32692(gp)
 4007714:	1004c03a 	cmpne	r2,r2,zero
 4007718:	1000021e 	bne	r2,zero,4007724 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 400771c:	e0bffe17 	ldw	r2,-8(fp)
 4007720:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4007724:	e0bffe17 	ldw	r2,-8(fp)
 4007728:	10c00217 	ldw	r3,8(r2)
 400772c:	d0a01317 	ldw	r2,-32692(gp)
 4007730:	10c01e36 	bltu	r2,r3,40077ac <alt_tick+0xe4>
 4007734:	e0bffe17 	ldw	r2,-8(fp)
 4007738:	10800403 	ldbu	r2,16(r2)
 400773c:	10803fcc 	andi	r2,r2,255
 4007740:	1004c03a 	cmpne	r2,r2,zero
 4007744:	1000191e 	bne	r2,zero,40077ac <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 4007748:	e0bffe17 	ldw	r2,-8(fp)
 400774c:	10c00317 	ldw	r3,12(r2)
 4007750:	e0bffe17 	ldw	r2,-8(fp)
 4007754:	11000517 	ldw	r4,20(r2)
 4007758:	183ee83a 	callr	r3
 400775c:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 4007760:	e0bffd17 	ldw	r2,-12(fp)
 4007764:	1004c03a 	cmpne	r2,r2,zero
 4007768:	1000031e 	bne	r2,zero,4007778 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 400776c:	e13ffe17 	ldw	r4,-8(fp)
 4007770:	40076300 	call	4007630 <alt_alarm_stop>
 4007774:	00000d06 	br	40077ac <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 4007778:	e0bffe17 	ldw	r2,-8(fp)
 400777c:	10c00217 	ldw	r3,8(r2)
 4007780:	e0bffd17 	ldw	r2,-12(fp)
 4007784:	1887883a 	add	r3,r3,r2
 4007788:	e0bffe17 	ldw	r2,-8(fp)
 400778c:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4007790:	e0bffe17 	ldw	r2,-8(fp)
 4007794:	10c00217 	ldw	r3,8(r2)
 4007798:	d0a01317 	ldw	r2,-32692(gp)
 400779c:	1880032e 	bgeu	r3,r2,40077ac <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 40077a0:	e0fffe17 	ldw	r3,-8(fp)
 40077a4:	00800044 	movi	r2,1
 40077a8:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 40077ac:	e0bfff17 	ldw	r2,-4(fp)
 40077b0:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 40077b4:	d0e00904 	addi	r3,gp,-32732
 40077b8:	e0bffe17 	ldw	r2,-8(fp)
 40077bc:	10ffcc1e 	bne	r2,r3,40076f0 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 40077c0:	e037883a 	mov	sp,fp
 40077c4:	dfc00117 	ldw	ra,4(sp)
 40077c8:	df000017 	ldw	fp,0(sp)
 40077cc:	dec00204 	addi	sp,sp,8
 40077d0:	f800283a 	ret

040077d4 <altera_nios2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
 40077d4:	deffff04 	addi	sp,sp,-4
 40077d8:	df000015 	stw	fp,0(sp)
 40077dc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 40077e0:	000170fa 	wrctl	ienable,zero
}
 40077e4:	e037883a 	mov	sp,fp
 40077e8:	df000017 	ldw	fp,0(sp)
 40077ec:	dec00104 	addi	sp,sp,4
 40077f0:	f800283a 	ret

040077f4 <alt_program_amd>:
 40077f4:	defff704 	addi	sp,sp,-36
 40077f8:	dfc00815 	stw	ra,32(sp)
 40077fc:	df000715 	stw	fp,28(sp)
 4007800:	df000704 	addi	fp,sp,28
 4007804:	e13ffc15 	stw	r4,-16(fp)
 4007808:	e17ffd15 	stw	r5,-12(fp)
 400780c:	e1bffe15 	stw	r6,-8(fp)
 4007810:	e1ffff15 	stw	r7,-4(fp)
 4007814:	e03ffb15 	stw	zero,-20(fp)
 4007818:	e0bffc17 	ldw	r2,-16(fp)
 400781c:	e0bffa15 	stw	r2,-24(fp)
 4007820:	e1bfff17 	ldw	r6,-4(fp)
 4007824:	00810034 	movhi	r2,1024
 4007828:	109ee604 	addi	r2,r2,31640
 400782c:	d8800015 	stw	r2,0(sp)
 4007830:	e13ffa17 	ldw	r4,-24(fp)
 4007834:	e17ffe17 	ldw	r5,-8(fp)
 4007838:	e1c00217 	ldw	r7,8(fp)
 400783c:	4002da80 	call	4002da8 <alt_flash_program_block>
 4007840:	e0bffb15 	stw	r2,-20(fp)
 4007844:	e0bffb17 	ldw	r2,-20(fp)
 4007848:	e037883a 	mov	sp,fp
 400784c:	dfc00117 	ldw	ra,4(sp)
 4007850:	df000017 	ldw	fp,0(sp)
 4007854:	dec00204 	addi	sp,sp,8
 4007858:	f800283a 	ret

0400785c <alt_erase_block_amd>:
 400785c:	defff804 	addi	sp,sp,-32
 4007860:	dfc00715 	stw	ra,28(sp)
 4007864:	df000615 	stw	fp,24(sp)
 4007868:	df000604 	addi	fp,sp,24
 400786c:	e13ffe15 	stw	r4,-8(fp)
 4007870:	e17fff15 	stw	r5,-4(fp)
 4007874:	e03ffc15 	stw	zero,-16(fp)
 4007878:	e0bffe17 	ldw	r2,-8(fp)
 400787c:	e0bffa15 	stw	r2,-24(fp)
 4007880:	e0bffa17 	ldw	r2,-24(fp)
 4007884:	10c03317 	ldw	r3,204(r2)
 4007888:	e0bffa17 	ldw	r2,-24(fp)
 400788c:	11000a17 	ldw	r4,40(r2)
 4007890:	01415544 	movi	r5,1365
 4007894:	01802a84 	movi	r6,170
 4007898:	183ee83a 	callr	r3
 400789c:	e0bffa17 	ldw	r2,-24(fp)
 40078a0:	10c03317 	ldw	r3,204(r2)
 40078a4:	e0bffa17 	ldw	r2,-24(fp)
 40078a8:	11000a17 	ldw	r4,40(r2)
 40078ac:	0140aa84 	movi	r5,682
 40078b0:	01801544 	movi	r6,85
 40078b4:	183ee83a 	callr	r3
 40078b8:	e0bffa17 	ldw	r2,-24(fp)
 40078bc:	10c03317 	ldw	r3,204(r2)
 40078c0:	e0bffa17 	ldw	r2,-24(fp)
 40078c4:	11000a17 	ldw	r4,40(r2)
 40078c8:	01415544 	movi	r5,1365
 40078cc:	01802004 	movi	r6,128
 40078d0:	183ee83a 	callr	r3
 40078d4:	e0bffa17 	ldw	r2,-24(fp)
 40078d8:	10c03317 	ldw	r3,204(r2)
 40078dc:	e0bffa17 	ldw	r2,-24(fp)
 40078e0:	11000a17 	ldw	r4,40(r2)
 40078e4:	01415544 	movi	r5,1365
 40078e8:	01802a84 	movi	r6,170
 40078ec:	183ee83a 	callr	r3
 40078f0:	e0bffa17 	ldw	r2,-24(fp)
 40078f4:	10c03317 	ldw	r3,204(r2)
 40078f8:	e0bffa17 	ldw	r2,-24(fp)
 40078fc:	11000a17 	ldw	r4,40(r2)
 4007900:	0140aa84 	movi	r5,682
 4007904:	01801544 	movi	r6,85
 4007908:	183ee83a 	callr	r3
 400790c:	e0bffa17 	ldw	r2,-24(fp)
 4007910:	11803517 	ldw	r6,212(r2)
 4007914:	e0bffa17 	ldw	r2,-24(fp)
 4007918:	10800a17 	ldw	r2,40(r2)
 400791c:	1007883a 	mov	r3,r2
 4007920:	e0bfff17 	ldw	r2,-4(fp)
 4007924:	1889883a 	add	r4,r3,r2
 4007928:	01400c04 	movi	r5,48
 400792c:	303ee83a 	callr	r6
 4007930:	0109c404 	movi	r4,10000
 4007934:	400268c0 	call	400268c <usleep>
 4007938:	00800c84 	movi	r2,50
 400793c:	e0bffb15 	stw	r2,-20(fp)
 4007940:	e0bffa17 	ldw	r2,-24(fp)
 4007944:	10800a17 	ldw	r2,40(r2)
 4007948:	1007883a 	mov	r3,r2
 400794c:	e0bfff17 	ldw	r2,-4(fp)
 4007950:	1885883a 	add	r2,r3,r2
 4007954:	10800023 	ldbuio	r2,0(r2)
 4007958:	e0bffd05 	stb	r2,-12(fp)
 400795c:	0100fa04 	movi	r4,1000
 4007960:	400268c0 	call	400268c <usleep>
 4007964:	e0bffb17 	ldw	r2,-20(fp)
 4007968:	10bfffc4 	addi	r2,r2,-1
 400796c:	e0bffb15 	stw	r2,-20(fp)
 4007970:	e0bffd03 	ldbu	r2,-12(fp)
 4007974:	10803fcc 	andi	r2,r2,255
 4007978:	1080020c 	andi	r2,r2,8
 400797c:	1004c03a 	cmpne	r2,r2,zero
 4007980:	1000031e 	bne	r2,zero,4007990 <alt_erase_block_amd+0x134>
 4007984:	e0bffb17 	ldw	r2,-20(fp)
 4007988:	10800048 	cmpgei	r2,r2,1
 400798c:	103fec1e 	bne	r2,zero,4007940 <alt_erase_block_amd+0xe4>
 4007990:	e0bffa17 	ldw	r2,-24(fp)
 4007994:	10803117 	ldw	r2,196(r2)
 4007998:	e0bffb15 	stw	r2,-20(fp)
 400799c:	00001706 	br	40079fc <alt_erase_block_amd+0x1a0>
 40079a0:	e0bffa17 	ldw	r2,-24(fp)
 40079a4:	10800a17 	ldw	r2,40(r2)
 40079a8:	1007883a 	mov	r3,r2
 40079ac:	e0bfff17 	ldw	r2,-4(fp)
 40079b0:	1885883a 	add	r2,r3,r2
 40079b4:	10800023 	ldbuio	r2,0(r2)
 40079b8:	e0bffd05 	stb	r2,-12(fp)
 40079bc:	e0bffd03 	ldbu	r2,-12(fp)
 40079c0:	10803fcc 	andi	r2,r2,255
 40079c4:	1080201c 	xori	r2,r2,128
 40079c8:	10bfe004 	addi	r2,r2,-128
 40079cc:	1004803a 	cmplt	r2,r2,zero
 40079d0:	10000d1e 	bne	r2,zero,4007a08 <alt_erase_block_amd+0x1ac>
 40079d4:	e0bffd03 	ldbu	r2,-12(fp)
 40079d8:	10803fcc 	andi	r2,r2,255
 40079dc:	1080080c 	andi	r2,r2,32
 40079e0:	1004c03a 	cmpne	r2,r2,zero
 40079e4:	1000081e 	bne	r2,zero,4007a08 <alt_erase_block_amd+0x1ac>
 40079e8:	0100fa04 	movi	r4,1000
 40079ec:	400268c0 	call	400268c <usleep>
 40079f0:	e0bffb17 	ldw	r2,-20(fp)
 40079f4:	10bf0604 	addi	r2,r2,-1000
 40079f8:	e0bffb15 	stw	r2,-20(fp)
 40079fc:	e0bffb17 	ldw	r2,-20(fp)
 4007a00:	10800048 	cmpgei	r2,r2,1
 4007a04:	103fe61e 	bne	r2,zero,40079a0 <alt_erase_block_amd+0x144>
 4007a08:	e0bffb17 	ldw	r2,-20(fp)
 4007a0c:	10800048 	cmpgei	r2,r2,1
 4007a10:	1000031e 	bne	r2,zero,4007a20 <alt_erase_block_amd+0x1c4>
 4007a14:	00bfe304 	movi	r2,-116
 4007a18:	e0bffc15 	stw	r2,-16(fp)
 4007a1c:	00000f06 	br	4007a5c <alt_erase_block_amd+0x200>
 4007a20:	e0bffa17 	ldw	r2,-24(fp)
 4007a24:	10800a17 	ldw	r2,40(r2)
 4007a28:	1007883a 	mov	r3,r2
 4007a2c:	e0bfff17 	ldw	r2,-4(fp)
 4007a30:	1885883a 	add	r2,r3,r2
 4007a34:	10800023 	ldbuio	r2,0(r2)
 4007a38:	e0bffd05 	stb	r2,-12(fp)
 4007a3c:	e0bffd03 	ldbu	r2,-12(fp)
 4007a40:	10803fcc 	andi	r2,r2,255
 4007a44:	1080201c 	xori	r2,r2,128
 4007a48:	10bfe004 	addi	r2,r2,-128
 4007a4c:	1004803a 	cmplt	r2,r2,zero
 4007a50:	1000021e 	bne	r2,zero,4007a5c <alt_erase_block_amd+0x200>
 4007a54:	00bffec4 	movi	r2,-5
 4007a58:	e0bffc15 	stw	r2,-16(fp)
 4007a5c:	e0bffc17 	ldw	r2,-16(fp)
 4007a60:	e037883a 	mov	sp,fp
 4007a64:	dfc00117 	ldw	ra,4(sp)
 4007a68:	df000017 	ldw	fp,0(sp)
 4007a6c:	dec00204 	addi	sp,sp,8
 4007a70:	f800283a 	ret

04007a74 <alt_wait_for_command_to_complete_amd>:
 4007a74:	defff804 	addi	sp,sp,-32
 4007a78:	dfc00715 	stw	ra,28(sp)
 4007a7c:	df000615 	stw	fp,24(sp)
 4007a80:	df000604 	addi	fp,sp,24
 4007a84:	e13ffd15 	stw	r4,-12(fp)
 4007a88:	e17ffe15 	stw	r5,-8(fp)
 4007a8c:	e1bfff05 	stb	r6,-4(fp)
 4007a90:	e0bffd17 	ldw	r2,-12(fp)
 4007a94:	10803017 	ldw	r2,192(r2)
 4007a98:	10801924 	muli	r2,r2,100
 4007a9c:	e0bffb15 	stw	r2,-20(fp)
 4007aa0:	e03ffa15 	stw	zero,-24(fp)
 4007aa4:	e0bffd17 	ldw	r2,-12(fp)
 4007aa8:	10800a17 	ldw	r2,40(r2)
 4007aac:	1007883a 	mov	r3,r2
 4007ab0:	e0bffe17 	ldw	r2,-8(fp)
 4007ab4:	1885883a 	add	r2,r3,r2
 4007ab8:	10800023 	ldbuio	r2,0(r2)
 4007abc:	e0bffc05 	stb	r2,-16(fp)
 4007ac0:	00001706 	br	4007b20 <alt_wait_for_command_to_complete_amd+0xac>
 4007ac4:	e0bffc03 	ldbu	r2,-16(fp)
 4007ac8:	10803fcc 	andi	r2,r2,255
 4007acc:	10c0200c 	andi	r3,r2,128
 4007ad0:	e0bfff03 	ldbu	r2,-4(fp)
 4007ad4:	1080200c 	andi	r2,r2,128
 4007ad8:	18801426 	beq	r3,r2,4007b2c <alt_wait_for_command_to_complete_amd+0xb8>
 4007adc:	e0bffc03 	ldbu	r2,-16(fp)
 4007ae0:	10803fcc 	andi	r2,r2,255
 4007ae4:	1080080c 	andi	r2,r2,32
 4007ae8:	1004c03a 	cmpne	r2,r2,zero
 4007aec:	10000f1e 	bne	r2,zero,4007b2c <alt_wait_for_command_to_complete_amd+0xb8>
 4007af0:	01000044 	movi	r4,1
 4007af4:	400268c0 	call	400268c <usleep>
 4007af8:	e0bffb17 	ldw	r2,-20(fp)
 4007afc:	10bfffc4 	addi	r2,r2,-1
 4007b00:	e0bffb15 	stw	r2,-20(fp)
 4007b04:	e0bffd17 	ldw	r2,-12(fp)
 4007b08:	10800a17 	ldw	r2,40(r2)
 4007b0c:	1007883a 	mov	r3,r2
 4007b10:	e0bffe17 	ldw	r2,-8(fp)
 4007b14:	1885883a 	add	r2,r3,r2
 4007b18:	10800023 	ldbuio	r2,0(r2)
 4007b1c:	e0bffc05 	stb	r2,-16(fp)
 4007b20:	e0bffb17 	ldw	r2,-20(fp)
 4007b24:	10800048 	cmpgei	r2,r2,1
 4007b28:	103fe61e 	bne	r2,zero,4007ac4 <alt_wait_for_command_to_complete_amd+0x50>
 4007b2c:	e0bffb17 	ldw	r2,-20(fp)
 4007b30:	1004c03a 	cmpne	r2,r2,zero
 4007b34:	1000031e 	bne	r2,zero,4007b44 <alt_wait_for_command_to_complete_amd+0xd0>
 4007b38:	00bfe304 	movi	r2,-116
 4007b3c:	e0bffa15 	stw	r2,-24(fp)
 4007b40:	00000f06 	br	4007b80 <alt_wait_for_command_to_complete_amd+0x10c>
 4007b44:	e0bffd17 	ldw	r2,-12(fp)
 4007b48:	10800a17 	ldw	r2,40(r2)
 4007b4c:	1007883a 	mov	r3,r2
 4007b50:	e0bffe17 	ldw	r2,-8(fp)
 4007b54:	1885883a 	add	r2,r3,r2
 4007b58:	10800023 	ldbuio	r2,0(r2)
 4007b5c:	e0bffc05 	stb	r2,-16(fp)
 4007b60:	e0bffc03 	ldbu	r2,-16(fp)
 4007b64:	10803fcc 	andi	r2,r2,255
 4007b68:	10c0200c 	andi	r3,r2,128
 4007b6c:	e0bfff03 	ldbu	r2,-4(fp)
 4007b70:	1080200c 	andi	r2,r2,128
 4007b74:	18800226 	beq	r3,r2,4007b80 <alt_wait_for_command_to_complete_amd+0x10c>
 4007b78:	00bffec4 	movi	r2,-5
 4007b7c:	e0bffa15 	stw	r2,-24(fp)
 4007b80:	e0bffa17 	ldw	r2,-24(fp)
 4007b84:	e037883a 	mov	sp,fp
 4007b88:	dfc00117 	ldw	ra,4(sp)
 4007b8c:	df000017 	ldw	fp,0(sp)
 4007b90:	dec00204 	addi	sp,sp,8
 4007b94:	f800283a 	ret

04007b98 <alt_write_word_amd>:
 4007b98:	defff904 	addi	sp,sp,-28
 4007b9c:	dfc00615 	stw	ra,24(sp)
 4007ba0:	df000515 	stw	fp,20(sp)
 4007ba4:	df000504 	addi	fp,sp,20
 4007ba8:	e13ffd15 	stw	r4,-12(fp)
 4007bac:	e17ffe15 	stw	r5,-8(fp)
 4007bb0:	e1bfff15 	stw	r6,-4(fp)
 4007bb4:	e03ffc15 	stw	zero,-16(fp)
 4007bb8:	e0bffd17 	ldw	r2,-12(fp)
 4007bbc:	10c03317 	ldw	r3,204(r2)
 4007bc0:	e0bffd17 	ldw	r2,-12(fp)
 4007bc4:	11000a17 	ldw	r4,40(r2)
 4007bc8:	01415544 	movi	r5,1365
 4007bcc:	01802a84 	movi	r6,170
 4007bd0:	183ee83a 	callr	r3
 4007bd4:	e0bffd17 	ldw	r2,-12(fp)
 4007bd8:	10c03317 	ldw	r3,204(r2)
 4007bdc:	e0bffd17 	ldw	r2,-12(fp)
 4007be0:	11000a17 	ldw	r4,40(r2)
 4007be4:	0140aa84 	movi	r5,682
 4007be8:	01801544 	movi	r6,85
 4007bec:	183ee83a 	callr	r3
 4007bf0:	e0bffd17 	ldw	r2,-12(fp)
 4007bf4:	10c03317 	ldw	r3,204(r2)
 4007bf8:	e0bffd17 	ldw	r2,-12(fp)
 4007bfc:	11000a17 	ldw	r4,40(r2)
 4007c00:	01415544 	movi	r5,1365
 4007c04:	01802804 	movi	r6,160
 4007c08:	183ee83a 	callr	r3
 4007c0c:	e0bfff17 	ldw	r2,-4(fp)
 4007c10:	10800003 	ldbu	r2,0(r2)
 4007c14:	e0bffb05 	stb	r2,-20(fp)
 4007c18:	e13ffd17 	ldw	r4,-12(fp)
 4007c1c:	e17ffe17 	ldw	r5,-8(fp)
 4007c20:	e1bfff17 	ldw	r6,-4(fp)
 4007c24:	4002c440 	call	4002c44 <alt_write_value_to_flash>
 4007c28:	e1bffb03 	ldbu	r6,-20(fp)
 4007c2c:	e13ffd17 	ldw	r4,-12(fp)
 4007c30:	e17ffe17 	ldw	r5,-8(fp)
 4007c34:	4007a740 	call	4007a74 <alt_wait_for_command_to_complete_amd>
 4007c38:	e0bffc15 	stw	r2,-16(fp)
 4007c3c:	e0bffc17 	ldw	r2,-16(fp)
 4007c40:	e037883a 	mov	sp,fp
 4007c44:	dfc00117 	ldw	ra,4(sp)
 4007c48:	df000017 	ldw	fp,0(sp)
 4007c4c:	dec00204 	addi	sp,sp,8
 4007c50:	f800283a 	ret

04007c54 <alt_program_intel>:
 4007c54:	defff704 	addi	sp,sp,-36
 4007c58:	dfc00815 	stw	ra,32(sp)
 4007c5c:	df000715 	stw	fp,28(sp)
 4007c60:	df000704 	addi	fp,sp,28
 4007c64:	e13ffc15 	stw	r4,-16(fp)
 4007c68:	e17ffd15 	stw	r5,-12(fp)
 4007c6c:	e1bffe15 	stw	r6,-8(fp)
 4007c70:	e1ffff15 	stw	r7,-4(fp)
 4007c74:	e03ffb15 	stw	zero,-20(fp)
 4007c78:	e0bffc17 	ldw	r2,-16(fp)
 4007c7c:	e0bffa15 	stw	r2,-24(fp)
 4007c80:	e13ffa17 	ldw	r4,-24(fp)
 4007c84:	e17ffd17 	ldw	r5,-12(fp)
 4007c88:	4007e4c0 	call	4007e4c <alt_unlock_block_intel>
 4007c8c:	e0bffb15 	stw	r2,-20(fp)
 4007c90:	e0bffb17 	ldw	r2,-20(fp)
 4007c94:	1004c03a 	cmpne	r2,r2,zero
 4007c98:	1000091e 	bne	r2,zero,4007cc0 <alt_program_intel+0x6c>
 4007c9c:	e1bfff17 	ldw	r6,-4(fp)
 4007ca0:	00810034 	movhi	r2,1024
 4007ca4:	109ff604 	addi	r2,r2,32728
 4007ca8:	d8800015 	stw	r2,0(sp)
 4007cac:	e13ffa17 	ldw	r4,-24(fp)
 4007cb0:	e17ffe17 	ldw	r5,-8(fp)
 4007cb4:	e1c00217 	ldw	r7,8(fp)
 4007cb8:	4002da80 	call	4002da8 <alt_flash_program_block>
 4007cbc:	e0bffb15 	stw	r2,-20(fp)
 4007cc0:	e0bffb17 	ldw	r2,-20(fp)
 4007cc4:	e037883a 	mov	sp,fp
 4007cc8:	dfc00117 	ldw	ra,4(sp)
 4007ccc:	df000017 	ldw	fp,0(sp)
 4007cd0:	dec00204 	addi	sp,sp,8
 4007cd4:	f800283a 	ret

04007cd8 <alt_erase_block_intel>:
 4007cd8:	defff804 	addi	sp,sp,-32
 4007cdc:	dfc00715 	stw	ra,28(sp)
 4007ce0:	df000615 	stw	fp,24(sp)
 4007ce4:	df000604 	addi	fp,sp,24
 4007ce8:	e13ffe15 	stw	r4,-8(fp)
 4007cec:	e17fff15 	stw	r5,-4(fp)
 4007cf0:	e03ffc15 	stw	zero,-16(fp)
 4007cf4:	e0bffe17 	ldw	r2,-8(fp)
 4007cf8:	e0bffb15 	stw	r2,-20(fp)
 4007cfc:	e0bffb17 	ldw	r2,-20(fp)
 4007d00:	10803117 	ldw	r2,196(r2)
 4007d04:	e0bffa15 	stw	r2,-24(fp)
 4007d08:	e13ffb17 	ldw	r4,-20(fp)
 4007d0c:	e17fff17 	ldw	r5,-4(fp)
 4007d10:	4007e4c0 	call	4007e4c <alt_unlock_block_intel>
 4007d14:	e0bffc15 	stw	r2,-16(fp)
 4007d18:	e0bffc17 	ldw	r2,-16(fp)
 4007d1c:	1004c03a 	cmpne	r2,r2,zero
 4007d20:	1000441e 	bne	r2,zero,4007e34 <alt_erase_block_intel+0x15c>
 4007d24:	e0bffb17 	ldw	r2,-20(fp)
 4007d28:	11803517 	ldw	r6,212(r2)
 4007d2c:	e0bffb17 	ldw	r2,-20(fp)
 4007d30:	10800a17 	ldw	r2,40(r2)
 4007d34:	1007883a 	mov	r3,r2
 4007d38:	e0bfff17 	ldw	r2,-4(fp)
 4007d3c:	1889883a 	add	r4,r3,r2
 4007d40:	01400804 	movi	r5,32
 4007d44:	303ee83a 	callr	r6
 4007d48:	e0bffb17 	ldw	r2,-20(fp)
 4007d4c:	11803517 	ldw	r6,212(r2)
 4007d50:	e0bffb17 	ldw	r2,-20(fp)
 4007d54:	10800a17 	ldw	r2,40(r2)
 4007d58:	1007883a 	mov	r3,r2
 4007d5c:	e0bfff17 	ldw	r2,-4(fp)
 4007d60:	1889883a 	add	r4,r3,r2
 4007d64:	01403404 	movi	r5,208
 4007d68:	303ee83a 	callr	r6
 4007d6c:	e0bffb17 	ldw	r2,-20(fp)
 4007d70:	10800a17 	ldw	r2,40(r2)
 4007d74:	1007883a 	mov	r3,r2
 4007d78:	e0bfff17 	ldw	r2,-4(fp)
 4007d7c:	1885883a 	add	r2,r3,r2
 4007d80:	10800023 	ldbuio	r2,0(r2)
 4007d84:	e0bffd05 	stb	r2,-12(fp)
 4007d88:	e0bffd03 	ldbu	r2,-12(fp)
 4007d8c:	10803fcc 	andi	r2,r2,255
 4007d90:	1080201c 	xori	r2,r2,128
 4007d94:	10bfe004 	addi	r2,r2,-128
 4007d98:	1004803a 	cmplt	r2,r2,zero
 4007d9c:	1000081e 	bne	r2,zero,4007dc0 <alt_erase_block_intel+0xe8>
 4007da0:	0100fa04 	movi	r4,1000
 4007da4:	400268c0 	call	400268c <usleep>
 4007da8:	e0bffa17 	ldw	r2,-24(fp)
 4007dac:	10bf0604 	addi	r2,r2,-1000
 4007db0:	e0bffa15 	stw	r2,-24(fp)
 4007db4:	e0bffa17 	ldw	r2,-24(fp)
 4007db8:	10800048 	cmpgei	r2,r2,1
 4007dbc:	103feb1e 	bne	r2,zero,4007d6c <alt_erase_block_intel+0x94>
 4007dc0:	e0bffa17 	ldw	r2,-24(fp)
 4007dc4:	10800048 	cmpgei	r2,r2,1
 4007dc8:	1000031e 	bne	r2,zero,4007dd8 <alt_erase_block_intel+0x100>
 4007dcc:	00bfe304 	movi	r2,-116
 4007dd0:	e0bffc15 	stw	r2,-16(fp)
 4007dd4:	00000e06 	br	4007e10 <alt_erase_block_intel+0x138>
 4007dd8:	e0bffd03 	ldbu	r2,-12(fp)
 4007ddc:	10803fcc 	andi	r2,r2,255
 4007de0:	10801fcc 	andi	r2,r2,127
 4007de4:	1005003a 	cmpeq	r2,r2,zero
 4007de8:	1000091e 	bne	r2,zero,4007e10 <alt_erase_block_intel+0x138>
 4007dec:	00bffec4 	movi	r2,-5
 4007df0:	e0bffc15 	stw	r2,-16(fp)
 4007df4:	e0bffb17 	ldw	r2,-20(fp)
 4007df8:	10800a17 	ldw	r2,40(r2)
 4007dfc:	1007883a 	mov	r3,r2
 4007e00:	e0bfff17 	ldw	r2,-4(fp)
 4007e04:	1885883a 	add	r2,r3,r2
 4007e08:	10800023 	ldbuio	r2,0(r2)
 4007e0c:	e0bffd05 	stb	r2,-12(fp)
 4007e10:	e0bffb17 	ldw	r2,-20(fp)
 4007e14:	11803517 	ldw	r6,212(r2)
 4007e18:	e0bffb17 	ldw	r2,-20(fp)
 4007e1c:	10800a17 	ldw	r2,40(r2)
 4007e20:	1007883a 	mov	r3,r2
 4007e24:	e0bfff17 	ldw	r2,-4(fp)
 4007e28:	1889883a 	add	r4,r3,r2
 4007e2c:	01403fc4 	movi	r5,255
 4007e30:	303ee83a 	callr	r6
 4007e34:	e0bffc17 	ldw	r2,-16(fp)
 4007e38:	e037883a 	mov	sp,fp
 4007e3c:	dfc00117 	ldw	ra,4(sp)
 4007e40:	df000017 	ldw	fp,0(sp)
 4007e44:	dec00204 	addi	sp,sp,8
 4007e48:	f800283a 	ret

04007e4c <alt_unlock_block_intel>:
 4007e4c:	defff904 	addi	sp,sp,-28
 4007e50:	dfc00615 	stw	ra,24(sp)
 4007e54:	df000515 	stw	fp,20(sp)
 4007e58:	df000504 	addi	fp,sp,20
 4007e5c:	e13ffe15 	stw	r4,-8(fp)
 4007e60:	e17fff15 	stw	r5,-4(fp)
 4007e64:	e03ffc15 	stw	zero,-16(fp)
 4007e68:	e0bffe17 	ldw	r2,-8(fp)
 4007e6c:	10803017 	ldw	r2,192(r2)
 4007e70:	10801924 	muli	r2,r2,100
 4007e74:	e0bffb15 	stw	r2,-20(fp)
 4007e78:	e0bffe17 	ldw	r2,-8(fp)
 4007e7c:	11803517 	ldw	r6,212(r2)
 4007e80:	e0bffe17 	ldw	r2,-8(fp)
 4007e84:	10800a17 	ldw	r2,40(r2)
 4007e88:	1007883a 	mov	r3,r2
 4007e8c:	e0bfff17 	ldw	r2,-4(fp)
 4007e90:	1889883a 	add	r4,r3,r2
 4007e94:	01402404 	movi	r5,144
 4007e98:	303ee83a 	callr	r6
 4007e9c:	e0bffe17 	ldw	r2,-8(fp)
 4007ea0:	10800a17 	ldw	r2,40(r2)
 4007ea4:	1007883a 	mov	r3,r2
 4007ea8:	e0bfff17 	ldw	r2,-4(fp)
 4007eac:	1885883a 	add	r2,r3,r2
 4007eb0:	10800104 	addi	r2,r2,4
 4007eb4:	10800023 	ldbuio	r2,0(r2)
 4007eb8:	e0bffd45 	stb	r2,-11(fp)
 4007ebc:	e0bffd43 	ldbu	r2,-11(fp)
 4007ec0:	1080004c 	andi	r2,r2,1
 4007ec4:	10803fcc 	andi	r2,r2,255
 4007ec8:	1005003a 	cmpeq	r2,r2,zero
 4007ecc:	1000331e 	bne	r2,zero,4007f9c <alt_unlock_block_intel+0x150>
 4007ed0:	e0bffe17 	ldw	r2,-8(fp)
 4007ed4:	11803517 	ldw	r6,212(r2)
 4007ed8:	e0bffe17 	ldw	r2,-8(fp)
 4007edc:	10800a17 	ldw	r2,40(r2)
 4007ee0:	1007883a 	mov	r3,r2
 4007ee4:	e0bfff17 	ldw	r2,-4(fp)
 4007ee8:	1889883a 	add	r4,r3,r2
 4007eec:	01401804 	movi	r5,96
 4007ef0:	303ee83a 	callr	r6
 4007ef4:	e0bffe17 	ldw	r2,-8(fp)
 4007ef8:	11803517 	ldw	r6,212(r2)
 4007efc:	e0bffe17 	ldw	r2,-8(fp)
 4007f00:	10800a17 	ldw	r2,40(r2)
 4007f04:	1007883a 	mov	r3,r2
 4007f08:	e0bfff17 	ldw	r2,-4(fp)
 4007f0c:	1889883a 	add	r4,r3,r2
 4007f10:	01403404 	movi	r5,208
 4007f14:	303ee83a 	callr	r6
 4007f18:	e0bffe17 	ldw	r2,-8(fp)
 4007f1c:	10800a17 	ldw	r2,40(r2)
 4007f20:	1007883a 	mov	r3,r2
 4007f24:	e0bfff17 	ldw	r2,-4(fp)
 4007f28:	1885883a 	add	r2,r3,r2
 4007f2c:	10800023 	ldbuio	r2,0(r2)
 4007f30:	e0bffd05 	stb	r2,-12(fp)
 4007f34:	e0bffd03 	ldbu	r2,-12(fp)
 4007f38:	10803fcc 	andi	r2,r2,255
 4007f3c:	1080201c 	xori	r2,r2,128
 4007f40:	10bfe004 	addi	r2,r2,-128
 4007f44:	1004803a 	cmplt	r2,r2,zero
 4007f48:	1000081e 	bne	r2,zero,4007f6c <alt_unlock_block_intel+0x120>
 4007f4c:	e0bffb17 	ldw	r2,-20(fp)
 4007f50:	10bfffc4 	addi	r2,r2,-1
 4007f54:	e0bffb15 	stw	r2,-20(fp)
 4007f58:	01000044 	movi	r4,1
 4007f5c:	400268c0 	call	400268c <usleep>
 4007f60:	e0bffb17 	ldw	r2,-20(fp)
 4007f64:	10800048 	cmpgei	r2,r2,1
 4007f68:	103feb1e 	bne	r2,zero,4007f18 <alt_unlock_block_intel+0xcc>
 4007f6c:	e0bffb17 	ldw	r2,-20(fp)
 4007f70:	1004c03a 	cmpne	r2,r2,zero
 4007f74:	1000031e 	bne	r2,zero,4007f84 <alt_unlock_block_intel+0x138>
 4007f78:	00bfe304 	movi	r2,-116
 4007f7c:	e0bffc15 	stw	r2,-16(fp)
 4007f80:	00000606 	br	4007f9c <alt_unlock_block_intel+0x150>
 4007f84:	e0bffd03 	ldbu	r2,-12(fp)
 4007f88:	10801fcc 	andi	r2,r2,127
 4007f8c:	1005003a 	cmpeq	r2,r2,zero
 4007f90:	1000021e 	bne	r2,zero,4007f9c <alt_unlock_block_intel+0x150>
 4007f94:	00bffec4 	movi	r2,-5
 4007f98:	e0bffc15 	stw	r2,-16(fp)
 4007f9c:	e0bffe17 	ldw	r2,-8(fp)
 4007fa0:	11803517 	ldw	r6,212(r2)
 4007fa4:	e0bffe17 	ldw	r2,-8(fp)
 4007fa8:	10800a17 	ldw	r2,40(r2)
 4007fac:	1007883a 	mov	r3,r2
 4007fb0:	e0bfff17 	ldw	r2,-4(fp)
 4007fb4:	1889883a 	add	r4,r3,r2
 4007fb8:	01403fc4 	movi	r5,255
 4007fbc:	303ee83a 	callr	r6
 4007fc0:	e0bffc17 	ldw	r2,-16(fp)
 4007fc4:	e037883a 	mov	sp,fp
 4007fc8:	dfc00117 	ldw	ra,4(sp)
 4007fcc:	df000017 	ldw	fp,0(sp)
 4007fd0:	dec00204 	addi	sp,sp,8
 4007fd4:	f800283a 	ret

04007fd8 <alt_write_word_intel>:
 4007fd8:	defff904 	addi	sp,sp,-28
 4007fdc:	dfc00615 	stw	ra,24(sp)
 4007fe0:	df000515 	stw	fp,20(sp)
 4007fe4:	df000504 	addi	fp,sp,20
 4007fe8:	e13ffd15 	stw	r4,-12(fp)
 4007fec:	e17ffe15 	stw	r5,-8(fp)
 4007ff0:	e1bfff15 	stw	r6,-4(fp)
 4007ff4:	e03ffc15 	stw	zero,-16(fp)
 4007ff8:	e0bffd17 	ldw	r2,-12(fp)
 4007ffc:	11803517 	ldw	r6,212(r2)
 4008000:	e0bffd17 	ldw	r2,-12(fp)
 4008004:	10800a17 	ldw	r2,40(r2)
 4008008:	1007883a 	mov	r3,r2
 400800c:	e0bffe17 	ldw	r2,-8(fp)
 4008010:	1889883a 	add	r4,r3,r2
 4008014:	01401004 	movi	r5,64
 4008018:	303ee83a 	callr	r6
 400801c:	e13ffd17 	ldw	r4,-12(fp)
 4008020:	e17ffe17 	ldw	r5,-8(fp)
 4008024:	e1bfff17 	ldw	r6,-4(fp)
 4008028:	4002c440 	call	4002c44 <alt_write_value_to_flash>
 400802c:	e0bffd17 	ldw	r2,-12(fp)
 4008030:	10800a17 	ldw	r2,40(r2)
 4008034:	1007883a 	mov	r3,r2
 4008038:	e0bffe17 	ldw	r2,-8(fp)
 400803c:	1885883a 	add	r2,r3,r2
 4008040:	10800023 	ldbuio	r2,0(r2)
 4008044:	e0bffb05 	stb	r2,-20(fp)
 4008048:	e0bffb03 	ldbu	r2,-20(fp)
 400804c:	10803fcc 	andi	r2,r2,255
 4008050:	1080201c 	xori	r2,r2,128
 4008054:	10bfe004 	addi	r2,r2,-128
 4008058:	1004403a 	cmpge	r2,r2,zero
 400805c:	103ff31e 	bne	r2,zero,400802c <alt_write_word_intel+0x54>
 4008060:	e0bffb03 	ldbu	r2,-20(fp)
 4008064:	10801fcc 	andi	r2,r2,127
 4008068:	1005003a 	cmpeq	r2,r2,zero
 400806c:	1000021e 	bne	r2,zero,4008078 <alt_write_word_intel+0xa0>
 4008070:	00bffec4 	movi	r2,-5
 4008074:	e0bffc15 	stw	r2,-16(fp)
 4008078:	e0bffd17 	ldw	r2,-12(fp)
 400807c:	11803517 	ldw	r6,212(r2)
 4008080:	e0bffd17 	ldw	r2,-12(fp)
 4008084:	10800a17 	ldw	r2,40(r2)
 4008088:	1007883a 	mov	r3,r2
 400808c:	e0bffe17 	ldw	r2,-8(fp)
 4008090:	1889883a 	add	r4,r3,r2
 4008094:	01403fc4 	movi	r5,255
 4008098:	303ee83a 	callr	r6
 400809c:	e0bffc17 	ldw	r2,-16(fp)
 40080a0:	e037883a 	mov	sp,fp
 40080a4:	dfc00117 	ldw	ra,4(sp)
 40080a8:	df000017 	ldw	fp,0(sp)
 40080ac:	dec00204 	addi	sp,sp,8
 40080b0:	f800283a 	ret

040080b4 <alt_avalon_spi_command>:
 40080b4:	defff404 	addi	sp,sp,-48
 40080b8:	df000b15 	stw	fp,44(sp)
 40080bc:	df000b04 	addi	fp,sp,44
 40080c0:	e13ffc15 	stw	r4,-16(fp)
 40080c4:	e17ffd15 	stw	r5,-12(fp)
 40080c8:	e1bffe15 	stw	r6,-8(fp)
 40080cc:	e1ffff15 	stw	r7,-4(fp)
 40080d0:	e0fffe17 	ldw	r3,-8(fp)
 40080d4:	e0bfff17 	ldw	r2,-4(fp)
 40080d8:	10c5883a 	add	r2,r2,r3
 40080dc:	e0bffb15 	stw	r2,-20(fp)
 40080e0:	e0c00117 	ldw	r3,4(fp)
 40080e4:	e0800217 	ldw	r2,8(fp)
 40080e8:	10c5883a 	add	r2,r2,r3
 40080ec:	e0bffa15 	stw	r2,-24(fp)
 40080f0:	e0800117 	ldw	r2,4(fp)
 40080f4:	e0bff915 	stw	r2,-28(fp)
 40080f8:	e0bffe17 	ldw	r2,-8(fp)
 40080fc:	e0bff815 	stw	r2,-32(fp)
 4008100:	00800044 	movi	r2,1
 4008104:	e0bff615 	stw	r2,-40(fp)
 4008108:	e0bffc17 	ldw	r2,-16(fp)
 400810c:	11000504 	addi	r4,r2,20
 4008110:	e0fffd17 	ldw	r3,-12(fp)
 4008114:	00800044 	movi	r2,1
 4008118:	10c6983a 	sll	r3,r2,r3
 400811c:	2005883a 	mov	r2,r4
 4008120:	10c00035 	stwio	r3,0(r2)
 4008124:	e0800317 	ldw	r2,12(fp)
 4008128:	1080008c 	andi	r2,r2,2
 400812c:	1004c03a 	cmpne	r2,r2,zero
 4008130:	1000051e 	bne	r2,zero,4008148 <alt_avalon_spi_command+0x94>
 4008134:	e0bffc17 	ldw	r2,-16(fp)
 4008138:	10800304 	addi	r2,r2,12
 400813c:	1007883a 	mov	r3,r2
 4008140:	00810004 	movi	r2,1024
 4008144:	18800035 	stwio	r2,0(r3)
 4008148:	e0bffc17 	ldw	r2,-16(fp)
 400814c:	10800037 	ldwio	r2,0(r2)
 4008150:	00000006 	br	4008154 <alt_avalon_spi_command+0xa0>
 4008154:	e0bffc17 	ldw	r2,-16(fp)
 4008158:	10800204 	addi	r2,r2,8
 400815c:	10800037 	ldwio	r2,0(r2)
 4008160:	e0bff715 	stw	r2,-36(fp)
 4008164:	e0bff717 	ldw	r2,-36(fp)
 4008168:	1080100c 	andi	r2,r2,64
 400816c:	1005003a 	cmpeq	r2,r2,zero
 4008170:	1000031e 	bne	r2,zero,4008180 <alt_avalon_spi_command+0xcc>
 4008174:	e0bff617 	ldw	r2,-40(fp)
 4008178:	1004c03a 	cmpne	r2,r2,zero
 400817c:	1000041e 	bne	r2,zero,4008190 <alt_avalon_spi_command+0xdc>
 4008180:	e0bff717 	ldw	r2,-36(fp)
 4008184:	1080200c 	andi	r2,r2,128
 4008188:	1005003a 	cmpeq	r2,r2,zero
 400818c:	103ff11e 	bne	r2,zero,4008154 <alt_avalon_spi_command+0xa0>
 4008190:	e0bff717 	ldw	r2,-36(fp)
 4008194:	1080100c 	andi	r2,r2,64
 4008198:	1005003a 	cmpeq	r2,r2,zero
 400819c:	1000201e 	bne	r2,zero,4008220 <alt_avalon_spi_command+0x16c>
 40081a0:	e0bff617 	ldw	r2,-40(fp)
 40081a4:	10800050 	cmplti	r2,r2,1
 40081a8:	10001d1e 	bne	r2,zero,4008220 <alt_avalon_spi_command+0x16c>
 40081ac:	e0bff617 	ldw	r2,-40(fp)
 40081b0:	10bfffc4 	addi	r2,r2,-1
 40081b4:	e0bff615 	stw	r2,-40(fp)
 40081b8:	e0ffff17 	ldw	r3,-4(fp)
 40081bc:	e0bffb17 	ldw	r2,-20(fp)
 40081c0:	18800b2e 	bgeu	r3,r2,40081f0 <alt_avalon_spi_command+0x13c>
 40081c4:	e0bffc17 	ldw	r2,-16(fp)
 40081c8:	11000104 	addi	r4,r2,4
 40081cc:	e0bfff17 	ldw	r2,-4(fp)
 40081d0:	10800003 	ldbu	r2,0(r2)
 40081d4:	10c03fcc 	andi	r3,r2,255
 40081d8:	e0bfff17 	ldw	r2,-4(fp)
 40081dc:	10800044 	addi	r2,r2,1
 40081e0:	e0bfff15 	stw	r2,-4(fp)
 40081e4:	2005883a 	mov	r2,r4
 40081e8:	10c00035 	stwio	r3,0(r2)
 40081ec:	00000c06 	br	4008220 <alt_avalon_spi_command+0x16c>
 40081f0:	e0bff917 	ldw	r2,-28(fp)
 40081f4:	1005003a 	cmpeq	r2,r2,zero
 40081f8:	1000071e 	bne	r2,zero,4008218 <alt_avalon_spi_command+0x164>
 40081fc:	e0bff917 	ldw	r2,-28(fp)
 4008200:	10bfffc4 	addi	r2,r2,-1
 4008204:	e0bff915 	stw	r2,-28(fp)
 4008208:	e0bffc17 	ldw	r2,-16(fp)
 400820c:	10800104 	addi	r2,r2,4
 4008210:	10000035 	stwio	zero,0(r2)
 4008214:	00000206 	br	4008220 <alt_avalon_spi_command+0x16c>
 4008218:	00bf0004 	movi	r2,-1024
 400821c:	e0bff615 	stw	r2,-40(fp)
 4008220:	e0bff717 	ldw	r2,-36(fp)
 4008224:	1080200c 	andi	r2,r2,128
 4008228:	1005003a 	cmpeq	r2,r2,zero
 400822c:	103fc91e 	bne	r2,zero,4008154 <alt_avalon_spi_command+0xa0>
 4008230:	e0bffc17 	ldw	r2,-16(fp)
 4008234:	10800037 	ldwio	r2,0(r2)
 4008238:	e0bff515 	stw	r2,-44(fp)
 400823c:	e0bff817 	ldw	r2,-32(fp)
 4008240:	1005003a 	cmpeq	r2,r2,zero
 4008244:	1000041e 	bne	r2,zero,4008258 <alt_avalon_spi_command+0x1a4>
 4008248:	e0bff817 	ldw	r2,-32(fp)
 400824c:	10bfffc4 	addi	r2,r2,-1
 4008250:	e0bff815 	stw	r2,-32(fp)
 4008254:	00000706 	br	4008274 <alt_avalon_spi_command+0x1c0>
 4008258:	e0bff517 	ldw	r2,-44(fp)
 400825c:	1007883a 	mov	r3,r2
 4008260:	e0800217 	ldw	r2,8(fp)
 4008264:	10c00005 	stb	r3,0(r2)
 4008268:	e0800217 	ldw	r2,8(fp)
 400826c:	10800044 	addi	r2,r2,1
 4008270:	e0800215 	stw	r2,8(fp)
 4008274:	e0bff617 	ldw	r2,-40(fp)
 4008278:	10800044 	addi	r2,r2,1
 400827c:	e0bff615 	stw	r2,-40(fp)
 4008280:	e0bff817 	ldw	r2,-32(fp)
 4008284:	1004c03a 	cmpne	r2,r2,zero
 4008288:	103fb21e 	bne	r2,zero,4008154 <alt_avalon_spi_command+0xa0>
 400828c:	e0c00217 	ldw	r3,8(fp)
 4008290:	e0bffa17 	ldw	r2,-24(fp)
 4008294:	18800126 	beq	r3,r2,400829c <alt_avalon_spi_command+0x1e8>
 4008298:	003fae06 	br	4008154 <alt_avalon_spi_command+0xa0>
 400829c:	e0bffc17 	ldw	r2,-16(fp)
 40082a0:	10800204 	addi	r2,r2,8
 40082a4:	10800037 	ldwio	r2,0(r2)
 40082a8:	e0bff715 	stw	r2,-36(fp)
 40082ac:	e0bff717 	ldw	r2,-36(fp)
 40082b0:	1080080c 	andi	r2,r2,32
 40082b4:	1005003a 	cmpeq	r2,r2,zero
 40082b8:	103ff81e 	bne	r2,zero,400829c <alt_avalon_spi_command+0x1e8>
 40082bc:	e0800317 	ldw	r2,12(fp)
 40082c0:	1080004c 	andi	r2,r2,1
 40082c4:	1004c03a 	cmpne	r2,r2,zero
 40082c8:	1000031e 	bne	r2,zero,40082d8 <alt_avalon_spi_command+0x224>
 40082cc:	e0bffc17 	ldw	r2,-16(fp)
 40082d0:	10800304 	addi	r2,r2,12
 40082d4:	10000035 	stwio	zero,0(r2)
 40082d8:	e0800117 	ldw	r2,4(fp)
 40082dc:	e037883a 	mov	sp,fp
 40082e0:	df000017 	ldw	fp,0(sp)
 40082e4:	dec00104 	addi	sp,sp,4
 40082e8:	f800283a 	ret

040082ec <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 40082ec:	defff904 	addi	sp,sp,-28
 40082f0:	dfc00615 	stw	ra,24(sp)
 40082f4:	df000515 	stw	fp,20(sp)
 40082f8:	df000504 	addi	fp,sp,20
 40082fc:	e13ffd15 	stw	r4,-12(fp)
 4008300:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 4008304:	e0bffe17 	ldw	r2,-8(fp)
 4008308:	10800017 	ldw	r2,0(r2)
 400830c:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 4008310:	e13ffd17 	ldw	r4,-12(fp)
 4008314:	40086b80 	call	40086b8 <strlen>
 4008318:	10800044 	addi	r2,r2,1
 400831c:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4008320:	00000d06 	br	4008358 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 4008324:	e0bffc17 	ldw	r2,-16(fp)
 4008328:	11000217 	ldw	r4,8(r2)
 400832c:	e1bffb17 	ldw	r6,-20(fp)
 4008330:	e17ffd17 	ldw	r5,-12(fp)
 4008334:	40085a40 	call	40085a4 <memcmp>
 4008338:	1004c03a 	cmpne	r2,r2,zero
 400833c:	1000031e 	bne	r2,zero,400834c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4008340:	e0bffc17 	ldw	r2,-16(fp)
 4008344:	e0bfff15 	stw	r2,-4(fp)
 4008348:	00000706 	br	4008368 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 400834c:	e0bffc17 	ldw	r2,-16(fp)
 4008350:	10800017 	ldw	r2,0(r2)
 4008354:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 4008358:	e0fffe17 	ldw	r3,-8(fp)
 400835c:	e0bffc17 	ldw	r2,-16(fp)
 4008360:	10fff01e 	bne	r2,r3,4008324 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4008364:	e03fff15 	stw	zero,-4(fp)
 4008368:	e0bfff17 	ldw	r2,-4(fp)
}
 400836c:	e037883a 	mov	sp,fp
 4008370:	dfc00117 	ldw	ra,4(sp)
 4008374:	df000017 	ldw	fp,0(sp)
 4008378:	dec00204 	addi	sp,sp,8
 400837c:	f800283a 	ret

04008380 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4008380:	defffa04 	addi	sp,sp,-24
 4008384:	dfc00515 	stw	ra,20(sp)
 4008388:	df000415 	stw	fp,16(sp)
 400838c:	df000404 	addi	fp,sp,16
 4008390:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4008394:	00810074 	movhi	r2,1025
 4008398:	10ac8404 	addi	r2,r2,-19952
 400839c:	10800017 	ldw	r2,0(r2)
 40083a0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 40083a4:	00003306 	br	4008474 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 40083a8:	e0bffd17 	ldw	r2,-12(fp)
 40083ac:	11000217 	ldw	r4,8(r2)
 40083b0:	40086b80 	call	40086b8 <strlen>
 40083b4:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 40083b8:	e0bffd17 	ldw	r2,-12(fp)
 40083bc:	10c00217 	ldw	r3,8(r2)
 40083c0:	e0bffc17 	ldw	r2,-16(fp)
 40083c4:	1885883a 	add	r2,r3,r2
 40083c8:	10bfffc4 	addi	r2,r2,-1
 40083cc:	10800003 	ldbu	r2,0(r2)
 40083d0:	10803fcc 	andi	r2,r2,255
 40083d4:	1080201c 	xori	r2,r2,128
 40083d8:	10bfe004 	addi	r2,r2,-128
 40083dc:	10800bd8 	cmpnei	r2,r2,47
 40083e0:	1000031e 	bne	r2,zero,40083f0 <alt_find_file+0x70>
    {
      len -= 1;
 40083e4:	e0bffc17 	ldw	r2,-16(fp)
 40083e8:	10bfffc4 	addi	r2,r2,-1
 40083ec:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 40083f0:	e0bffc17 	ldw	r2,-16(fp)
 40083f4:	1007883a 	mov	r3,r2
 40083f8:	e0bffe17 	ldw	r2,-8(fp)
 40083fc:	1885883a 	add	r2,r3,r2
 4008400:	10800003 	ldbu	r2,0(r2)
 4008404:	10803fcc 	andi	r2,r2,255
 4008408:	1080201c 	xori	r2,r2,128
 400840c:	10bfe004 	addi	r2,r2,-128
 4008410:	10800be0 	cmpeqi	r2,r2,47
 4008414:	10000a1e 	bne	r2,zero,4008440 <alt_find_file+0xc0>
 4008418:	e0bffc17 	ldw	r2,-16(fp)
 400841c:	1007883a 	mov	r3,r2
 4008420:	e0bffe17 	ldw	r2,-8(fp)
 4008424:	1885883a 	add	r2,r3,r2
 4008428:	10800003 	ldbu	r2,0(r2)
 400842c:	10803fcc 	andi	r2,r2,255
 4008430:	1080201c 	xori	r2,r2,128
 4008434:	10bfe004 	addi	r2,r2,-128
 4008438:	1004c03a 	cmpne	r2,r2,zero
 400843c:	10000a1e 	bne	r2,zero,4008468 <alt_find_file+0xe8>
 4008440:	e0bffd17 	ldw	r2,-12(fp)
 4008444:	11000217 	ldw	r4,8(r2)
 4008448:	e1bffc17 	ldw	r6,-16(fp)
 400844c:	e17ffe17 	ldw	r5,-8(fp)
 4008450:	40085a40 	call	40085a4 <memcmp>
 4008454:	1004c03a 	cmpne	r2,r2,zero
 4008458:	1000031e 	bne	r2,zero,4008468 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 400845c:	e0bffd17 	ldw	r2,-12(fp)
 4008460:	e0bfff15 	stw	r2,-4(fp)
 4008464:	00000806 	br	4008488 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 4008468:	e0bffd17 	ldw	r2,-12(fp)
 400846c:	10800017 	ldw	r2,0(r2)
 4008470:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4008474:	00c10074 	movhi	r3,1025
 4008478:	18ec8404 	addi	r3,r3,-19952
 400847c:	e0bffd17 	ldw	r2,-12(fp)
 4008480:	10ffc91e 	bne	r2,r3,40083a8 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4008484:	e03fff15 	stw	zero,-4(fp)
 4008488:	e0bfff17 	ldw	r2,-4(fp)
}
 400848c:	e037883a 	mov	sp,fp
 4008490:	dfc00117 	ldw	ra,4(sp)
 4008494:	df000017 	ldw	fp,0(sp)
 4008498:	dec00204 	addi	sp,sp,8
 400849c:	f800283a 	ret

040084a0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 40084a0:	defffc04 	addi	sp,sp,-16
 40084a4:	df000315 	stw	fp,12(sp)
 40084a8:	df000304 	addi	fp,sp,12
 40084ac:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 40084b0:	00bffa04 	movi	r2,-24
 40084b4:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 40084b8:	e03ffe15 	stw	zero,-8(fp)
 40084bc:	00001e06 	br	4008538 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 40084c0:	e0bffe17 	ldw	r2,-8(fp)
 40084c4:	00c10074 	movhi	r3,1025
 40084c8:	18eb2304 	addi	r3,r3,-21364
 40084cc:	10800324 	muli	r2,r2,12
 40084d0:	10c5883a 	add	r2,r2,r3
 40084d4:	10800017 	ldw	r2,0(r2)
 40084d8:	1004c03a 	cmpne	r2,r2,zero
 40084dc:	1000131e 	bne	r2,zero,400852c <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 40084e0:	e0bffe17 	ldw	r2,-8(fp)
 40084e4:	00c10074 	movhi	r3,1025
 40084e8:	18eb2304 	addi	r3,r3,-21364
 40084ec:	10800324 	muli	r2,r2,12
 40084f0:	10c7883a 	add	r3,r2,r3
 40084f4:	e0bfff17 	ldw	r2,-4(fp)
 40084f8:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 40084fc:	00810074 	movhi	r2,1025
 4008500:	10ac8804 	addi	r2,r2,-19936
 4008504:	10c00017 	ldw	r3,0(r2)
 4008508:	e0bffe17 	ldw	r2,-8(fp)
 400850c:	1880040e 	bge	r3,r2,4008520 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 4008510:	00c10074 	movhi	r3,1025
 4008514:	18ec8804 	addi	r3,r3,-19936
 4008518:	e0bffe17 	ldw	r2,-8(fp)
 400851c:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 4008520:	e0bffe17 	ldw	r2,-8(fp)
 4008524:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 4008528:	00000606 	br	4008544 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 400852c:	e0bffe17 	ldw	r2,-8(fp)
 4008530:	10800044 	addi	r2,r2,1
 4008534:	e0bffe15 	stw	r2,-8(fp)
 4008538:	e0bffe17 	ldw	r2,-8(fp)
 400853c:	10800810 	cmplti	r2,r2,32
 4008540:	103fdf1e 	bne	r2,zero,40084c0 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4008544:	e0bffd17 	ldw	r2,-12(fp)
}
 4008548:	e037883a 	mov	sp,fp
 400854c:	df000017 	ldw	fp,0(sp)
 4008550:	dec00104 	addi	sp,sp,4
 4008554:	f800283a 	ret

04008558 <atexit>:
 4008558:	200b883a 	mov	r5,r4
 400855c:	000d883a 	mov	r6,zero
 4008560:	0009883a 	mov	r4,zero
 4008564:	000f883a 	mov	r7,zero
 4008568:	400872c1 	jmpi	400872c <__register_exitproc>

0400856c <exit>:
 400856c:	defffe04 	addi	sp,sp,-8
 4008570:	000b883a 	mov	r5,zero
 4008574:	dc000015 	stw	r16,0(sp)
 4008578:	dfc00115 	stw	ra,4(sp)
 400857c:	2021883a 	mov	r16,r4
 4008580:	40088640 	call	4008864 <__call_exitprocs>
 4008584:	00810074 	movhi	r2,1025
 4008588:	10ac8f04 	addi	r2,r2,-19908
 400858c:	11000017 	ldw	r4,0(r2)
 4008590:	20800f17 	ldw	r2,60(r4)
 4008594:	10000126 	beq	r2,zero,400859c <exit+0x30>
 4008598:	103ee83a 	callr	r2
 400859c:	8009883a 	mov	r4,r16
 40085a0:	4008a540 	call	4008a54 <_exit>

040085a4 <memcmp>:
 40085a4:	00c000c4 	movi	r3,3
 40085a8:	1980032e 	bgeu	r3,r6,40085b8 <memcmp+0x14>
 40085ac:	2144b03a 	or	r2,r4,r5
 40085b0:	10c4703a 	and	r2,r2,r3
 40085b4:	10000f26 	beq	r2,zero,40085f4 <memcmp+0x50>
 40085b8:	31ffffc4 	addi	r7,r6,-1
 40085bc:	3000061e 	bne	r6,zero,40085d8 <memcmp+0x34>
 40085c0:	00000a06 	br	40085ec <memcmp+0x48>
 40085c4:	39ffffc4 	addi	r7,r7,-1
 40085c8:	00bfffc4 	movi	r2,-1
 40085cc:	21000044 	addi	r4,r4,1
 40085d0:	29400044 	addi	r5,r5,1
 40085d4:	38800526 	beq	r7,r2,40085ec <memcmp+0x48>
 40085d8:	20c00003 	ldbu	r3,0(r4)
 40085dc:	28800003 	ldbu	r2,0(r5)
 40085e0:	18bff826 	beq	r3,r2,40085c4 <memcmp+0x20>
 40085e4:	1885c83a 	sub	r2,r3,r2
 40085e8:	f800283a 	ret
 40085ec:	0005883a 	mov	r2,zero
 40085f0:	f800283a 	ret
 40085f4:	180f883a 	mov	r7,r3
 40085f8:	20c00017 	ldw	r3,0(r4)
 40085fc:	28800017 	ldw	r2,0(r5)
 4008600:	18bfed1e 	bne	r3,r2,40085b8 <memcmp+0x14>
 4008604:	31bfff04 	addi	r6,r6,-4
 4008608:	21000104 	addi	r4,r4,4
 400860c:	29400104 	addi	r5,r5,4
 4008610:	39bff936 	bltu	r7,r6,40085f8 <memcmp+0x54>
 4008614:	003fe806 	br	40085b8 <memcmp+0x14>

04008618 <memcpy>:
 4008618:	01c003c4 	movi	r7,15
 400861c:	2007883a 	mov	r3,r4
 4008620:	3980032e 	bgeu	r7,r6,4008630 <memcpy+0x18>
 4008624:	2904b03a 	or	r2,r5,r4
 4008628:	108000cc 	andi	r2,r2,3
 400862c:	10000926 	beq	r2,zero,4008654 <memcpy+0x3c>
 4008630:	30000626 	beq	r6,zero,400864c <memcpy+0x34>
 4008634:	30cd883a 	add	r6,r6,r3
 4008638:	28800003 	ldbu	r2,0(r5)
 400863c:	29400044 	addi	r5,r5,1
 4008640:	18800005 	stb	r2,0(r3)
 4008644:	18c00044 	addi	r3,r3,1
 4008648:	30fffb1e 	bne	r6,r3,4008638 <memcpy+0x20>
 400864c:	2005883a 	mov	r2,r4
 4008650:	f800283a 	ret
 4008654:	3811883a 	mov	r8,r7
 4008658:	200f883a 	mov	r7,r4
 400865c:	28c00017 	ldw	r3,0(r5)
 4008660:	31bffc04 	addi	r6,r6,-16
 4008664:	38c00015 	stw	r3,0(r7)
 4008668:	28800117 	ldw	r2,4(r5)
 400866c:	38800115 	stw	r2,4(r7)
 4008670:	28c00217 	ldw	r3,8(r5)
 4008674:	38c00215 	stw	r3,8(r7)
 4008678:	28800317 	ldw	r2,12(r5)
 400867c:	29400404 	addi	r5,r5,16
 4008680:	38800315 	stw	r2,12(r7)
 4008684:	39c00404 	addi	r7,r7,16
 4008688:	41bff436 	bltu	r8,r6,400865c <memcpy+0x44>
 400868c:	008000c4 	movi	r2,3
 4008690:	1180072e 	bgeu	r2,r6,40086b0 <memcpy+0x98>
 4008694:	1007883a 	mov	r3,r2
 4008698:	28800017 	ldw	r2,0(r5)
 400869c:	31bfff04 	addi	r6,r6,-4
 40086a0:	29400104 	addi	r5,r5,4
 40086a4:	38800015 	stw	r2,0(r7)
 40086a8:	39c00104 	addi	r7,r7,4
 40086ac:	19bffa36 	bltu	r3,r6,4008698 <memcpy+0x80>
 40086b0:	3807883a 	mov	r3,r7
 40086b4:	003fde06 	br	4008630 <memcpy+0x18>

040086b8 <strlen>:
 40086b8:	208000cc 	andi	r2,r4,3
 40086bc:	2011883a 	mov	r8,r4
 40086c0:	1000161e 	bne	r2,zero,400871c <strlen+0x64>
 40086c4:	20c00017 	ldw	r3,0(r4)
 40086c8:	017fbff4 	movhi	r5,65279
 40086cc:	297fbfc4 	addi	r5,r5,-257
 40086d0:	01e02074 	movhi	r7,32897
 40086d4:	39e02004 	addi	r7,r7,-32640
 40086d8:	1945883a 	add	r2,r3,r5
 40086dc:	11c4703a 	and	r2,r2,r7
 40086e0:	00c6303a 	nor	r3,zero,r3
 40086e4:	1886703a 	and	r3,r3,r2
 40086e8:	18000c1e 	bne	r3,zero,400871c <strlen+0x64>
 40086ec:	280d883a 	mov	r6,r5
 40086f0:	380b883a 	mov	r5,r7
 40086f4:	21000104 	addi	r4,r4,4
 40086f8:	20800017 	ldw	r2,0(r4)
 40086fc:	1187883a 	add	r3,r2,r6
 4008700:	1946703a 	and	r3,r3,r5
 4008704:	0084303a 	nor	r2,zero,r2
 4008708:	10c4703a 	and	r2,r2,r3
 400870c:	103ff926 	beq	r2,zero,40086f4 <strlen+0x3c>
 4008710:	20800007 	ldb	r2,0(r4)
 4008714:	10000326 	beq	r2,zero,4008724 <strlen+0x6c>
 4008718:	21000044 	addi	r4,r4,1
 400871c:	20800007 	ldb	r2,0(r4)
 4008720:	103ffd1e 	bne	r2,zero,4008718 <strlen+0x60>
 4008724:	2205c83a 	sub	r2,r4,r8
 4008728:	f800283a 	ret

0400872c <__register_exitproc>:
 400872c:	defffa04 	addi	sp,sp,-24
 4008730:	00810074 	movhi	r2,1025
 4008734:	10ac8f04 	addi	r2,r2,-19908
 4008738:	dc000015 	stw	r16,0(sp)
 400873c:	14000017 	ldw	r16,0(r2)
 4008740:	dd000415 	stw	r20,16(sp)
 4008744:	2829883a 	mov	r20,r5
 4008748:	81405217 	ldw	r5,328(r16)
 400874c:	dcc00315 	stw	r19,12(sp)
 4008750:	dc800215 	stw	r18,8(sp)
 4008754:	dc400115 	stw	r17,4(sp)
 4008758:	dfc00515 	stw	ra,20(sp)
 400875c:	2023883a 	mov	r17,r4
 4008760:	3027883a 	mov	r19,r6
 4008764:	3825883a 	mov	r18,r7
 4008768:	28002526 	beq	r5,zero,4008800 <__register_exitproc+0xd4>
 400876c:	29000117 	ldw	r4,4(r5)
 4008770:	008007c4 	movi	r2,31
 4008774:	11002716 	blt	r2,r4,4008814 <__register_exitproc+0xe8>
 4008778:	8800101e 	bne	r17,zero,40087bc <__register_exitproc+0x90>
 400877c:	2105883a 	add	r2,r4,r4
 4008780:	1085883a 	add	r2,r2,r2
 4008784:	20c00044 	addi	r3,r4,1
 4008788:	1145883a 	add	r2,r2,r5
 400878c:	0009883a 	mov	r4,zero
 4008790:	15000215 	stw	r20,8(r2)
 4008794:	28c00115 	stw	r3,4(r5)
 4008798:	2005883a 	mov	r2,r4
 400879c:	dfc00517 	ldw	ra,20(sp)
 40087a0:	dd000417 	ldw	r20,16(sp)
 40087a4:	dcc00317 	ldw	r19,12(sp)
 40087a8:	dc800217 	ldw	r18,8(sp)
 40087ac:	dc400117 	ldw	r17,4(sp)
 40087b0:	dc000017 	ldw	r16,0(sp)
 40087b4:	dec00604 	addi	sp,sp,24
 40087b8:	f800283a 	ret
 40087bc:	29802204 	addi	r6,r5,136
 40087c0:	00800044 	movi	r2,1
 40087c4:	110e983a 	sll	r7,r2,r4
 40087c8:	30c04017 	ldw	r3,256(r6)
 40087cc:	2105883a 	add	r2,r4,r4
 40087d0:	1085883a 	add	r2,r2,r2
 40087d4:	1185883a 	add	r2,r2,r6
 40087d8:	19c6b03a 	or	r3,r3,r7
 40087dc:	14802015 	stw	r18,128(r2)
 40087e0:	14c00015 	stw	r19,0(r2)
 40087e4:	00800084 	movi	r2,2
 40087e8:	30c04015 	stw	r3,256(r6)
 40087ec:	88bfe31e 	bne	r17,r2,400877c <__register_exitproc+0x50>
 40087f0:	30804117 	ldw	r2,260(r6)
 40087f4:	11c4b03a 	or	r2,r2,r7
 40087f8:	30804115 	stw	r2,260(r6)
 40087fc:	003fdf06 	br	400877c <__register_exitproc+0x50>
 4008800:	00810074 	movhi	r2,1025
 4008804:	10acd804 	addi	r2,r2,-19616
 4008808:	100b883a 	mov	r5,r2
 400880c:	80805215 	stw	r2,328(r16)
 4008810:	003fd606 	br	400876c <__register_exitproc+0x40>
 4008814:	00800034 	movhi	r2,0
 4008818:	10800004 	addi	r2,r2,0
 400881c:	1000021e 	bne	r2,zero,4008828 <__register_exitproc+0xfc>
 4008820:	013fffc4 	movi	r4,-1
 4008824:	003fdc06 	br	4008798 <__register_exitproc+0x6c>
 4008828:	01006404 	movi	r4,400
 400882c:	103ee83a 	callr	r2
 4008830:	1007883a 	mov	r3,r2
 4008834:	103ffa26 	beq	r2,zero,4008820 <__register_exitproc+0xf4>
 4008838:	80805217 	ldw	r2,328(r16)
 400883c:	180b883a 	mov	r5,r3
 4008840:	18000115 	stw	zero,4(r3)
 4008844:	18800015 	stw	r2,0(r3)
 4008848:	80c05215 	stw	r3,328(r16)
 400884c:	18006215 	stw	zero,392(r3)
 4008850:	18006315 	stw	zero,396(r3)
 4008854:	0009883a 	mov	r4,zero
 4008858:	883fc826 	beq	r17,zero,400877c <__register_exitproc+0x50>
 400885c:	003fd706 	br	40087bc <__register_exitproc+0x90>

04008860 <register_fini>:
 4008860:	f800283a 	ret

04008864 <__call_exitprocs>:
 4008864:	00810074 	movhi	r2,1025
 4008868:	10ac8f04 	addi	r2,r2,-19908
 400886c:	10800017 	ldw	r2,0(r2)
 4008870:	defff304 	addi	sp,sp,-52
 4008874:	df000b15 	stw	fp,44(sp)
 4008878:	d8800115 	stw	r2,4(sp)
 400887c:	00800034 	movhi	r2,0
 4008880:	10800004 	addi	r2,r2,0
 4008884:	1005003a 	cmpeq	r2,r2,zero
 4008888:	d8800215 	stw	r2,8(sp)
 400888c:	d8800117 	ldw	r2,4(sp)
 4008890:	dd400815 	stw	r21,32(sp)
 4008894:	dd000715 	stw	r20,28(sp)
 4008898:	10805204 	addi	r2,r2,328
 400889c:	dfc00c15 	stw	ra,48(sp)
 40088a0:	ddc00a15 	stw	r23,40(sp)
 40088a4:	dd800915 	stw	r22,36(sp)
 40088a8:	dcc00615 	stw	r19,24(sp)
 40088ac:	dc800515 	stw	r18,20(sp)
 40088b0:	dc400415 	stw	r17,16(sp)
 40088b4:	dc000315 	stw	r16,12(sp)
 40088b8:	282b883a 	mov	r21,r5
 40088bc:	2039883a 	mov	fp,r4
 40088c0:	d8800015 	stw	r2,0(sp)
 40088c4:	2829003a 	cmpeq	r20,r5,zero
 40088c8:	d8800117 	ldw	r2,4(sp)
 40088cc:	14405217 	ldw	r17,328(r2)
 40088d0:	88001026 	beq	r17,zero,4008914 <__call_exitprocs+0xb0>
 40088d4:	ddc00017 	ldw	r23,0(sp)
 40088d8:	88800117 	ldw	r2,4(r17)
 40088dc:	8c802204 	addi	r18,r17,136
 40088e0:	143fffc4 	addi	r16,r2,-1
 40088e4:	80000916 	blt	r16,zero,400890c <__call_exitprocs+0xa8>
 40088e8:	05bfffc4 	movi	r22,-1
 40088ec:	a000151e 	bne	r20,zero,4008944 <__call_exitprocs+0xe0>
 40088f0:	8409883a 	add	r4,r16,r16
 40088f4:	2105883a 	add	r2,r4,r4
 40088f8:	1485883a 	add	r2,r2,r18
 40088fc:	10c02017 	ldw	r3,128(r2)
 4008900:	a8c01126 	beq	r21,r3,4008948 <__call_exitprocs+0xe4>
 4008904:	843fffc4 	addi	r16,r16,-1
 4008908:	85bff81e 	bne	r16,r22,40088ec <__call_exitprocs+0x88>
 400890c:	d8800217 	ldw	r2,8(sp)
 4008910:	10003126 	beq	r2,zero,40089d8 <__call_exitprocs+0x174>
 4008914:	dfc00c17 	ldw	ra,48(sp)
 4008918:	df000b17 	ldw	fp,44(sp)
 400891c:	ddc00a17 	ldw	r23,40(sp)
 4008920:	dd800917 	ldw	r22,36(sp)
 4008924:	dd400817 	ldw	r21,32(sp)
 4008928:	dd000717 	ldw	r20,28(sp)
 400892c:	dcc00617 	ldw	r19,24(sp)
 4008930:	dc800517 	ldw	r18,20(sp)
 4008934:	dc400417 	ldw	r17,16(sp)
 4008938:	dc000317 	ldw	r16,12(sp)
 400893c:	dec00d04 	addi	sp,sp,52
 4008940:	f800283a 	ret
 4008944:	8409883a 	add	r4,r16,r16
 4008948:	88c00117 	ldw	r3,4(r17)
 400894c:	2105883a 	add	r2,r4,r4
 4008950:	1445883a 	add	r2,r2,r17
 4008954:	18ffffc4 	addi	r3,r3,-1
 4008958:	11800217 	ldw	r6,8(r2)
 400895c:	1c001526 	beq	r3,r16,40089b4 <__call_exitprocs+0x150>
 4008960:	10000215 	stw	zero,8(r2)
 4008964:	303fe726 	beq	r6,zero,4008904 <__call_exitprocs+0xa0>
 4008968:	00c00044 	movi	r3,1
 400896c:	1c06983a 	sll	r3,r3,r16
 4008970:	90804017 	ldw	r2,256(r18)
 4008974:	8cc00117 	ldw	r19,4(r17)
 4008978:	1884703a 	and	r2,r3,r2
 400897c:	10001426 	beq	r2,zero,40089d0 <__call_exitprocs+0x16c>
 4008980:	90804117 	ldw	r2,260(r18)
 4008984:	1884703a 	and	r2,r3,r2
 4008988:	10000c1e 	bne	r2,zero,40089bc <__call_exitprocs+0x158>
 400898c:	2105883a 	add	r2,r4,r4
 4008990:	1485883a 	add	r2,r2,r18
 4008994:	11400017 	ldw	r5,0(r2)
 4008998:	e009883a 	mov	r4,fp
 400899c:	303ee83a 	callr	r6
 40089a0:	88800117 	ldw	r2,4(r17)
 40089a4:	98bfc81e 	bne	r19,r2,40088c8 <__call_exitprocs+0x64>
 40089a8:	b8800017 	ldw	r2,0(r23)
 40089ac:	147fd526 	beq	r2,r17,4008904 <__call_exitprocs+0xa0>
 40089b0:	003fc506 	br	40088c8 <__call_exitprocs+0x64>
 40089b4:	8c000115 	stw	r16,4(r17)
 40089b8:	003fea06 	br	4008964 <__call_exitprocs+0x100>
 40089bc:	2105883a 	add	r2,r4,r4
 40089c0:	1485883a 	add	r2,r2,r18
 40089c4:	11000017 	ldw	r4,0(r2)
 40089c8:	303ee83a 	callr	r6
 40089cc:	003ff406 	br	40089a0 <__call_exitprocs+0x13c>
 40089d0:	303ee83a 	callr	r6
 40089d4:	003ff206 	br	40089a0 <__call_exitprocs+0x13c>
 40089d8:	88800117 	ldw	r2,4(r17)
 40089dc:	1000081e 	bne	r2,zero,4008a00 <__call_exitprocs+0x19c>
 40089e0:	89000017 	ldw	r4,0(r17)
 40089e4:	20000726 	beq	r4,zero,4008a04 <__call_exitprocs+0x1a0>
 40089e8:	b9000015 	stw	r4,0(r23)
 40089ec:	8809883a 	mov	r4,r17
 40089f0:	00000000 	call	0 <__reset>
 40089f4:	bc400017 	ldw	r17,0(r23)
 40089f8:	883fb71e 	bne	r17,zero,40088d8 <__call_exitprocs+0x74>
 40089fc:	003fc506 	br	4008914 <__call_exitprocs+0xb0>
 4008a00:	89000017 	ldw	r4,0(r17)
 4008a04:	882f883a 	mov	r23,r17
 4008a08:	2023883a 	mov	r17,r4
 4008a0c:	883fb21e 	bne	r17,zero,40088d8 <__call_exitprocs+0x74>
 4008a10:	003fc006 	br	4008914 <__call_exitprocs+0xb0>

04008a14 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 4008a14:	defffd04 	addi	sp,sp,-12
 4008a18:	df000215 	stw	fp,8(sp)
 4008a1c:	df000204 	addi	fp,sp,8
 4008a20:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 4008a24:	e0bfff17 	ldw	r2,-4(fp)
 4008a28:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 4008a2c:	e0bffe17 	ldw	r2,-8(fp)
 4008a30:	1005003a 	cmpeq	r2,r2,zero
 4008a34:	1000021e 	bne	r2,zero,4008a40 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 4008a38:	002af070 	cmpltui	zero,zero,43969
 4008a3c:	00000106 	br	4008a44 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 4008a40:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 4008a44:	e037883a 	mov	sp,fp
 4008a48:	df000017 	ldw	fp,0(sp)
 4008a4c:	dec00104 	addi	sp,sp,4
 4008a50:	f800283a 	ret

04008a54 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 4008a54:	defffd04 	addi	sp,sp,-12
 4008a58:	dfc00215 	stw	ra,8(sp)
 4008a5c:	df000115 	stw	fp,4(sp)
 4008a60:	df000104 	addi	fp,sp,4
 4008a64:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 4008a68:	e13fff17 	ldw	r4,-4(fp)
 4008a6c:	4008a140 	call	4008a14 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 4008a70:	003fff06 	br	4008a70 <_exit+0x1c>
 4008a74:	04008860 	cmpeqi	r16,zero,545
