	component platform is
		port (
			clk_clk                                 : in  std_logic                    := 'X'; -- clk
			pio_leds_external_connection_export     : out std_logic_vector(9 downto 0);        -- export
			pio_switch_0_external_connection_export : in  std_logic                    := 'X'; -- export
			reset_reset_n                           : in  std_logic                    := 'X'  -- reset_n
		);
	end component platform;

