{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644595266994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644595266995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 11 16:01:06 2022 " "Processing started: Fri Feb 11 16:01:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644595266995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1644595266995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644595266995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1644595267099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1644595267954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1644595267955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595268042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595268043 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1644595269271 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1644595269271 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1644595269402 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1644595269403 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1644595269404 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc " "Reading SDC File: '/home/e2/gv319-repo/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1644595269419 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595269451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595269451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595269451 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595269451 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1644595269451 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1644595269487 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595269628 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1644595269629 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595269629 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1644595269630 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644595269647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.643 " "Worst-case setup slack is 9.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 sopc_clk  " "    9.643               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595269914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 sopc_clk  " "    0.221               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 altera_reserved_tck  " "    0.303               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595269966 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.600 " "Worst-case recovery slack is 14.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.600               0.000 sopc_clk  " "   14.600               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.890               0.000 altera_reserved_tck  " "   47.890               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595269983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595269983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.712 " "Worst-case removal slack is 0.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.712               0.000 altera_reserved_tck  " "    0.712               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 sopc_clk  " "    0.772               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595270003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.890 " "Worst-case minimum pulse width slack is 8.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.890               0.000 sopc_clk  " "    8.890               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.859               0.000 altera_reserved_tck  " "   48.859               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595270006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595270006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.317 ns " "Worst Case Available Settling Time: 18.317 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595270077 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.643 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.643" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270126 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.643  " "Path #1: Setup slack is 9.643 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.228      7.228  R        clock network delay " "     7.228      7.228  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.228      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "     7.228      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.228      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q " "     7.228      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.640      1.412 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa " "     8.640      1.412 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.120      0.480 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout " "     9.120      0.480 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.541      1.421 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad " "    10.541      1.421 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.977      0.436 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout " "    10.977      0.436 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.263      0.286 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad " "    11.263      0.286 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.699      0.436 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout " "    11.699      0.436 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.708      2.009 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac " "    13.708      2.009 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.025      0.317 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout " "    14.025      0.317 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.958      0.933 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf " "    14.958      0.933 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.038      0.080 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout " "    15.038      0.080 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.965      0.927 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa " "    15.965      0.927 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.444      0.479 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout " "    16.444      0.479 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.743      0.299 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf " "    16.743      0.299 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.822      0.079 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout " "    16.822      0.079 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.822      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d " "    16.822      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.056      0.234 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "    17.056      0.234 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.043      6.043  R        clock network delay " "    26.043      6.043  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.799      0.756           clock pessimism removed " "    26.799      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.699     -0.100           clock uncertainty " "    26.699     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.699      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "    26.699      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.056 " "Data Arrival Time  :    17.056" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.699 " "Data Required Time :    26.699" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.643  " "Slack              :     9.643 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270132 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270132 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270132 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270133 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270133 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.221 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.221" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.221  " "Path #1: Hold slack is 0.221 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.039      6.039  R        clock network delay " "     6.039      6.039  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.039      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "     6.039      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.039      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     6.039      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.247      1.208 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     7.247      1.208 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.946      0.699 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.946      0.699 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.481      8.481  R        clock network delay " "     8.481      8.481  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.725     -0.756           clock pessimism removed " "     7.725     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.725      0.000           clock uncertainty " "     7.725      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.725      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.725      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.946 " "Data Arrival Time  :     7.946" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.725 " "Data Required Time :     7.725" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.221  " "Slack              :     0.221 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270179 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.303 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.303" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270193 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270193 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270193 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270193 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.303  " "Path #1: Hold slack is 0.303 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.205      2.205  R        clock network delay " "     2.205      2.205  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.205      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     2.205      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.205      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q " "     2.205      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.579      0.374 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf " "     2.579      0.374 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.624      0.045 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout " "     2.624      0.045 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.624      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d " "     2.624      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.056 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     2.680      0.056 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.533      2.533  R        clock network delay " "     2.533      2.533  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377     -0.156           clock pessimism removed " "     2.377     -0.156           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      0.000           clock uncertainty " "     2.377      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     2.377      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.680 " "Data Arrival Time  :     2.680" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.377 " "Data Required Time :     2.377" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.303  " "Slack              :     0.303 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.600 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.600  " "Path #1: Recovery slack is 14.600 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.271      7.271  R        clock network delay " "     7.271      7.271  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.271      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.271      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.271      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.271      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.419      5.148 FF    IC  inst\|sdram\|oe~_Duplicate_11\|aload " "    12.419      5.148 FF    IC  inst\|sdram\|oe~_Duplicate_11\|aload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.237      0.818 FR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11 " "    13.237      0.818 FR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.181      7.181  R        clock network delay " "    27.181      7.181  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.937      0.756           clock pessimism removed " "    27.937      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.837     -0.100           clock uncertainty " "    27.837     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.837      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11 " "    27.837      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.237 " "Data Arrival Time  :    13.237" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.837 " "Data Required Time :    27.837" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.600  " "Slack              :    14.600 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.890 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.890" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.890  " "Path #1: Recovery slack is 47.890 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.281      2.281  R        clock network delay " "     2.281      2.281  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.281      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.281      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.281      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.281      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.833      1.552 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     3.833      1.552 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.298      0.465 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.298      0.465 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.455      2.455  F        clock network delay " "    52.455      2.455  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.498      0.043           clock pessimism removed " "    52.498      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.188     -0.310           clock uncertainty " "    52.188     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.188      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.188      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.298 " "Data Arrival Time  :     4.298" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.188 " "Data Required Time :    52.188" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.890  " "Slack              :    47.890 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270230 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.712 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.712" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270233 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270233 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270233 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.712  " "Path #1: Removal slack is 0.712 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      1.993  R        clock network delay " "     1.993      1.993  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.993      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.993      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.993      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.626      0.633 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     2.626      0.633 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.046      0.420 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     3.046      0.420 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.377      2.377  R        clock network delay " "     2.377      2.377  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334     -0.043           clock pessimism removed " "     2.334     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.000           clock uncertainty " "     2.334      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.334      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.334      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.046 " "Data Arrival Time  :     3.046" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.334 " "Data Required Time :     2.334" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.712  " "Slack              :     0.712 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270234 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270234 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.772 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.772" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270250 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.772  " "Path #1: Removal slack is 0.772 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      6.077  R        clock network delay " "     6.077      6.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.077      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.077      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.901      1.824 RR    IC  inst\|sdram\|m_data\[1\]\|clrn " "     7.901      1.824 RR    IC  inst\|sdram\|m_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.343      0.442 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "     8.343      0.442 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.327      8.327  R        clock network delay " "     8.327      8.327  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.571     -0.756           clock pessimism removed " "     7.571     -0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.571      0.000           clock uncertainty " "     7.571      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.571      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\] " "     7.571      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.343 " "Data Arrival Time  :     8.343" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.571 " "Data Required Time :     7.571" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.772  " "Slack              :     0.772 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595270251 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595270251 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644595270253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644595270347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644595277493 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595277757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595277757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595277757 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595277757 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1644595277757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595277843 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1644595277845 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595277845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.858 " "Worst-case setup slack is 9.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 sopc_clk  " "    9.858               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595278048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 sopc_clk  " "    0.139               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 altera_reserved_tck  " "    0.278               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595278107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.838 " "Worst-case recovery slack is 14.838" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.838               0.000 sopc_clk  " "   14.838               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.098               0.000 altera_reserved_tck  " "   48.098               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595278118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.659 " "Worst-case removal slack is 0.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 sopc_clk  " "    0.659               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.673               0.000 altera_reserved_tck  " "    0.673               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595278128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.920 " "Worst-case minimum pulse width slack is 8.920" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.920               0.000 sopc_clk  " "    8.920               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.859               0.000 altera_reserved_tck  " "   48.859               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595278131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595278131 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.325 ns " "Worst Case Available Settling Time: 18.325 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595278161 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278161 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.858 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.858" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278208 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.858  " "Path #1: Setup slack is 9.858 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.196      7.196  R        clock network delay " "     7.196      7.196  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.196      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "     7.196      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.196      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q " "     7.196      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.535      1.339 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa " "     8.535      1.339 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.056      0.521 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout " "     9.056      0.521 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.402      1.346 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad " "    10.402      1.346 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.879      0.477 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout " "    10.879      0.477 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.140      0.261 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad " "    11.140      0.261 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.617      0.477 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout " "    11.617      0.477 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.527      1.910 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac " "    13.527      1.910 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.870      0.343 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout " "    13.870      0.343 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.747      0.877 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf " "    14.747      0.877 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.835      0.088 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout " "    14.835      0.088 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.693      0.858 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa " "    15.693      0.858 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.210      0.517 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout " "    16.210      0.517 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.477      0.267 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf " "    16.477      0.267 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.563      0.086 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout " "    16.563      0.086 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.563      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d " "    16.563      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.805      0.242 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "    16.805      0.242 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.090      6.090  R        clock network delay " "    26.090      6.090  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.763      0.673           clock pessimism removed " "    26.763      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.663     -0.100           clock uncertainty " "    26.663     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.663      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "    26.663      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.805 " "Data Arrival Time  :    16.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.663 " "Data Required Time :    26.663" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.858  " "Slack              :     9.858 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278208 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278208 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278214 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278214 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278214 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.139 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.139" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278258 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.139  " "Path #1: Hold slack is 0.139 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.078      6.078  R        clock network delay " "     6.078      6.078  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.078      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "     6.078      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.078      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     6.078      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.226      1.148 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     7.226      1.148 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.942      0.716 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.942      0.716 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.476      8.476  R        clock network delay " "     8.476      8.476  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.803     -0.673           clock pessimism removed " "     7.803     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.803      0.000           clock uncertainty " "     7.803      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.803      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     7.803      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.942 " "Data Arrival Time  :     7.942" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.803 " "Data Required Time :     7.803" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.139  " "Slack              :     0.139 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278258 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278258 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.278" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.278  " "Path #1: Hold slack is 0.278 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.140      2.140  R        clock network delay " "     2.140      2.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.140      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     2.140      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.140      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q " "     2.140      0.000 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.483      0.343 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf " "     2.483      0.343 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.531      0.048 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout " "     2.531      0.048 FF  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.531      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d " "     2.531      0.000 FF    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.589      0.058 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     2.589      0.058 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.455      2.455  R        clock network delay " "     2.455      2.455  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311     -0.144           clock pessimism removed " "     2.311     -0.144           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000           clock uncertainty " "     2.311      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.311      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     2.311      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.589 " "Data Arrival Time  :     2.589" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.311 " "Data Required Time :     2.311" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.278  " "Slack              :     0.278 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278264 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.838 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.838" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.838  " "Path #1: Recovery slack is 14.838 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      7.237  R        clock network delay " "     7.237      7.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.237      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.237      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.162      4.925 FF    IC  inst\|sdram\|oe~_Duplicate_11\|aload " "    12.162      4.925 FF    IC  inst\|sdram\|oe~_Duplicate_11\|aload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.001      0.839 FR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11 " "    13.001      0.839 FR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.266      7.266  R        clock network delay " "    27.266      7.266  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.939      0.673           clock pessimism removed " "    27.939      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.839     -0.100           clock uncertainty " "    27.839     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.839      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11 " "    27.839      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_11" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    13.001 " "Data Arrival Time  :    13.001" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.839 " "Data Required Time :    27.839" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.838  " "Slack              :    14.838 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.098 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.098" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.098  " "Path #1: Recovery slack is 48.098 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.200      2.200  R        clock network delay " "     2.200      2.200  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.200      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.200      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.200      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.200      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.666      1.466 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     3.666      1.466 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.455 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "     4.121      0.455 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.489      2.489  F        clock network delay " "    52.489      2.489  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.040           clock pessimism removed " "    52.529      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.219     -0.310           clock uncertainty " "    52.219     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.219      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "    52.219      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.121 " "Data Arrival Time  :     4.121" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.219 " "Data Required Time :    52.219" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.098  " "Slack              :    48.098 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.659 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.659" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.659  " "Path #1: Removal slack is 0.659 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.125      6.125  R        clock network delay " "     6.125      6.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.125      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     6.125      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.125      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     6.125      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.851      1.726 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     7.851      1.726 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.146      0.295 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     8.146      0.295 RF  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.160      8.160  R        clock network delay " "     8.160      8.160  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.487     -0.673           clock pessimism removed " "     7.487     -0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.487      0.000           clock uncertainty " "     7.487      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.487      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     7.487      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.146 " "Data Arrival Time  :     8.146" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.487 " "Data Required Time :     7.487" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.659  " "Slack              :     0.659 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278310 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.673 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.673" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278321 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.673  " "Path #1: Removal slack is 0.673 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.924      1.924  R        clock network delay " "     1.924      1.924  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.924      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     1.924      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.924      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     1.924      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      0.596 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     2.520      0.596 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.917      0.397 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.917      0.397 FF  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.284      2.284  R        clock network delay " "     2.284      2.284  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244     -0.040           clock pessimism removed " "     2.244     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.000           clock uncertainty " "     2.244      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.244      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     2.244      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.917 " "Data Arrival Time  :     2.917" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.244 " "Data Required Time :     2.244" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.673  " "Slack              :     0.673 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595278321 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595278321 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1644595278323 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1644595278592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1644595285825 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595286167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595286167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595286167 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595286167 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1644595286167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286274 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1644595286275 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.617 " "Worst-case setup slack is 13.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.617               0.000 sopc_clk  " "   13.617               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595286341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 altera_reserved_tck  " "    0.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 sopc_clk  " "    0.178               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595286410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.232 " "Worst-case recovery slack is 16.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.232               0.000 sopc_clk  " "   16.232               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.059               0.000 altera_reserved_tck  " "   49.059               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595286431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.340 " "Worst-case removal slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 sopc_clk  " "    0.477               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595286451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.496 " "Worst-case minimum pulse width slack is 8.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.496               0.000 sopc_clk  " "    8.496               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.772               0.000 altera_reserved_tck  " "   48.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595286456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595286456 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.984 ns " "Worst Case Available Settling Time: 18.984 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595286518 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.617 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.617" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.617  " "Path #1: Setup slack is 13.617 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      3.947  R        clock network delay " "     3.947      3.947  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "     3.947      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q " "     3.947      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.884      0.937 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa " "     4.884      0.937 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.105      0.221 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout " "     5.105      0.221 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.104      0.999 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad " "     6.104      0.999 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.304      0.200 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout " "     6.304      0.200 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.482      0.178 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad " "     6.482      0.178 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.682      0.200 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout " "     6.682      0.200 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.092      1.410 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac " "     8.092      1.410 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.242      0.150 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout " "     8.242      0.150 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.821      0.579 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf " "     8.821      0.579 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.862      0.041 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout " "     8.862      0.041 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.430      0.568 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa " "     9.430      0.568 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.648      0.218 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout " "     9.648      0.218 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.839      0.191 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf " "     9.839      0.191 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.878      0.039 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout " "     9.878      0.039 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.878      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d " "     9.878      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.009      0.131 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "    10.009      0.131 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.329      3.329  R        clock network delay " "    23.329      3.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.726      0.397           clock pessimism removed " "    23.726      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.626     -0.100           clock uncertainty " "    23.626     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.626      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "    23.626      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.009 " "Data Arrival Time  :    10.009" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.626 " "Data Required Time :    23.626" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.617  " "Slack              :    13.617 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.126  " "Path #1: Hold slack is 0.126 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.087      1.087  R        clock network delay " "     1.087      1.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.087      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     1.087      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.087      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q " "     1.087      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.306      0.219 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf " "     1.306      0.219 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.331      0.025 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout " "     1.331      0.025 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.331      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d " "     1.331      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.356      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     1.356      0.025 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.310      1.310  R        clock network delay " "     1.310      1.310  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230     -0.080           clock pessimism removed " "     1.230     -0.080           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.000           clock uncertainty " "     1.230      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     1.230      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.356 " "Data Arrival Time  :     1.356" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.230 " "Data Required Time :     1.230" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.126  " "Slack              :     0.126 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.178 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.178" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.178  " "Path #1: Hold slack is 0.178 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      3.324  R        clock network delay " "     3.324      3.324  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\] " "     3.324      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000 FF  CELL  inst\|cpu\|cpu\|ic_fill_ap_cnt\[1\]\|q " "     3.324      0.000 FF  CELL  inst\|cpu\|cpu\|ic_fill_ap_cnt\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000 FF    IC  inst\|cpu\|cpu\|ic_fill_ap_cnt_nxt\[1\]~2\|datae " "     3.324      0.000 FF    IC  inst\|cpu\|cpu\|ic_fill_ap_cnt_nxt\[1\]~2\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.513      0.189 FF  CELL  inst\|cpu\|cpu\|ic_fill_ap_cnt_nxt\[1\]~2\|combout " "     3.513      0.189 FF  CELL  inst\|cpu\|cpu\|ic_fill_ap_cnt_nxt\[1\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.513      0.000 FF    IC  inst\|cpu\|cpu\|ic_fill_ap_cnt\[1\]\|d " "     3.513      0.000 FF    IC  inst\|cpu\|cpu\|ic_fill_ap_cnt\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.539      0.026 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\] " "     3.539      0.026 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.948      3.948  R        clock network delay " "     3.948      3.948  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.361     -0.587           clock pessimism removed " "     3.361     -0.587           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.361      0.000           clock uncertainty " "     3.361      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.361      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\] " "     3.361      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|ic_fill_ap_cnt\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.539 " "Data Arrival Time  :     3.539" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.361 " "Data Required Time :     3.361" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.178  " "Slack              :     0.178 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.232 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.232" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286678 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286678 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286678 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.232  " "Path #1: Recovery slack is 16.232 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.969      3.969  R        clock network delay " "     3.969      3.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.969      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.969      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.969      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.969      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.157      3.188 FF    IC  inst\|cpu\|cpu\|E_src2_reg\[24\]\|clrn " "     7.157      3.188 FF    IC  inst\|cpu\|cpu\|E_src2_reg\[24\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.390      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\] " "     7.390      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.325      3.325  R        clock network delay " "    23.325      3.325  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.722      0.397           clock pessimism removed " "    23.722      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.622     -0.100           clock uncertainty " "    23.622     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.622      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\] " "    23.622      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.390 " "Data Arrival Time  :     7.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.622 " "Data Required Time :    23.622" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.232  " "Slack              :    16.232 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286680 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.059 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.059" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.059  " "Path #1: Recovery slack is 49.059 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "     1.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.142      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.142      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.223      1.081 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     2.223      1.081 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.452      0.229 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.452      0.229 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.803      1.803  F        clock network delay " "    51.803      1.803  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.821      0.018           clock pessimism removed " "    51.821      0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.511     -0.310           clock uncertainty " "    51.511     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.511      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.511      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.452 " "Data Arrival Time  :     2.452" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.511 " "Data Required Time :    51.511" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.059  " "Slack              :    49.059 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286684 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286684 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.340 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.340" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286687 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286687 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286687 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.340  " "Path #1: Removal slack is 0.340 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.943  R        clock network delay " "     0.943      0.943  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     0.943      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     0.943      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.313      0.370 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.313      0.370 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.547      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.547      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.225      1.225  R        clock network delay " "     1.225      1.225  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207     -0.018           clock pessimism removed " "     1.207     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000           clock uncertainty " "     1.207      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.207      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.207      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.547 " "Data Arrival Time  :     1.547" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.207 " "Data Required Time :     1.207" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.340  " "Slack              :     0.340 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286688 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286688 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.477 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.477" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286701 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.477  " "Path #1: Removal slack is 0.477 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\] " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      3.348  R        clock network delay " "     3.348      3.348  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.348      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.348      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.348      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.880      0.532 RR    IC  inst\|jtag_uart\|the_first_nios2_system_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0 " "     3.880      0.532 RR    IC  inst\|jtag_uart\|the_first_nios2_system_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.015      0.135 RR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\] " "     4.015      0.135 RR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      4.118  R        clock network delay " "     4.118      4.118  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538     -0.580           clock pessimism removed " "     3.538     -0.580           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538      0.000           clock uncertainty " "     3.538      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\] " "     3.538      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.015 " "Data Arrival Time  :     4.015" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.538 " "Data Required Time :     3.538" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.477  " "Slack              :     0.477 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595286701 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595286701 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1644595286703 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595287205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595287205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595287205 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1644595287205 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1644595287205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287288 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1644595287289 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.248 " "Worst-case setup slack is 14.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.248               0.000 sopc_clk  " "   14.248               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595287339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 altera_reserved_tck  " "    0.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 sopc_clk  " "    0.131               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595287385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.701 " "Worst-case recovery slack is 16.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.701               0.000 sopc_clk  " "   16.701               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.279               0.000 altera_reserved_tck  " "   49.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595287414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.301 " "Worst-case removal slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 altera_reserved_tck  " "    0.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 sopc_clk  " "    0.397               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595287426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.449 " "Worst-case minimum pulse width slack is 8.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.449               0.000 sopc_clk  " "    8.449               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.760               0.000 altera_reserved_tck  " "   48.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1644595287428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1644595287428 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.444" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.059 ns " "Worst Case Available Settling Time: 19.059 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1644595287461 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287461 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.248 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.248" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287507 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287507 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.248  " "Path #1: Setup slack is 14.248 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.823      3.823  R        clock network delay " "     3.823      3.823  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.823      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\] " "     3.823      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|M_mem_baddr\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.823      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q " "     3.823      0.000 FF  CELL  inst\|cpu\|cpu\|M_mem_baddr\[11\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.636      0.813 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa " "     4.636      0.813 FF    IC  inst\|cpu\|cpu\|M_refetch~5\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.857      0.221 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout " "     4.857      0.221 FF  CELL  inst\|cpu\|cpu\|M_refetch~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.723      0.866 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad " "     5.723      0.866 FF    IC  inst\|cpu\|cpu\|M_refetch~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.924      0.201 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout " "     5.924      0.201 FF  CELL  inst\|cpu\|cpu\|M_refetch~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.081      0.157 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad " "     6.081      0.157 FF    IC  inst\|cpu\|cpu\|M_refetch~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.282      0.201 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout " "     6.282      0.201 FF  CELL  inst\|cpu\|cpu\|M_refetch~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.502      1.220 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac " "     7.502      1.220 FF    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.652      0.150 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout " "     7.652      0.150 FR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.165      0.513 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf " "     8.165      0.513 RR    IC  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.208      0.043 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout " "     8.208      0.043 RR  CELL  inst\|cpu\|cpu\|the_nios2_rtl\|M_valid~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.708      0.500 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa " "     8.708      0.500 RR    IC  inst\|cpu\|cpu\|d_read_nxt~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.925      0.217 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout " "     8.925      0.217 RF  CELL  inst\|cpu\|cpu\|d_read_nxt~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.091      0.166 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf " "     9.091      0.166 FF    IC  inst\|cpu\|cpu\|d_read_nxt~2\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.131      0.040 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout " "     9.131      0.040 FR  CELL  inst\|cpu\|cpu\|d_read_nxt~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.131      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d " "     9.131      0.000 RR    IC  inst\|cpu\|cpu\|d_read\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.258      0.127 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "     9.258      0.127 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.237      3.237  R        clock network delay " "    23.237      3.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.606      0.369           clock pessimism removed " "    23.606      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.506     -0.100           clock uncertainty " "    23.506     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.506      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read " "    23.506      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|d_read" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.258 " "Data Arrival Time  :     9.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.506 " "Data Required Time :    23.506" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.248  " "Slack              :    14.248 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.097 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.097" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.097  " "Path #1: Hold slack is 0.097 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.989      0.989  R        clock network delay " "     0.989      0.989  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.989      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     0.989      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.989      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q " "     0.989      0.000 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.177      0.188 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf " "     1.177      0.188 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.027 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout " "     1.204      0.027 RR  CELL  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr~56\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.204      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d " "     1.204      0.000 RR    IC  inst\|cpu\|cpu\|the_first_nios2_system_cpu_cpu_nios2_oci\|the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.227      0.023 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     1.227      0.023 RR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.201      1.201  R        clock network delay " "     1.201      1.201  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.130     -0.071           clock pessimism removed " "     1.130     -0.071           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.130      0.000           clock uncertainty " "     1.130      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.130      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\] " "     1.130      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\|sr\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.227 " "Data Arrival Time  :     1.227" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.130 " "Data Required Time :     1.130" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.097  " "Slack              :     0.097 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287529 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.131 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.131" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.131  " "Path #1: Hold slack is 0.131 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      3.233  R        clock network delay " "     3.233      3.233  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000 " "     3.233      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.000010000" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.233      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q " "     3.233      0.000 RR  CELL  inst\|sdram\|m_state.000010000\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.686 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload " "     3.919      0.686 RR    IC  inst\|sdram\|oe~_Duplicate_5\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.264      0.345 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.264      0.345 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.502      4.502  R        clock network delay " "     4.502      4.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133     -0.369           clock pessimism removed " "     4.133     -0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.000           clock uncertainty " "     4.133      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.133      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5 " "     4.133      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|oe~_Duplicate_5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.264 " "Data Arrival Time  :     4.264" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.133 " "Data Required Time :     4.133" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.131  " "Slack              :     0.131 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287580 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287580 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.701 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.701" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287621 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287621 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287621 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.701  " "Path #1: Recovery slack is 16.701 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.842      3.842  R        clock network delay " "     3.842      3.842  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.842      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.842      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.842      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.842      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.584      2.742 FF    IC  inst\|cpu\|cpu\|E_src2_reg\[24\]\|clrn " "     6.584      2.742 FF    IC  inst\|cpu\|cpu\|E_src2_reg\[24\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.802      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\] " "     6.802      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.234      3.234  R        clock network delay " "    23.234      3.234  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.603      0.369           clock pessimism removed " "    23.603      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.503     -0.100           clock uncertainty " "    23.503     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.503      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\] " "    23.503      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|E_src2_reg\[24\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.802 " "Data Arrival Time  :     6.802" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.503 " "Data Required Time :    23.503" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.701  " "Slack              :    16.701 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287622 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287622 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.279 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.279" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.279  " "Path #1: Recovery slack is 49.279 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.043      1.043  R        clock network delay " "     1.043      1.043  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.043      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.043      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.043      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.043      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.977      0.934 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn " "     1.977      0.934 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.191      0.214 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "     2.191      0.214 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.763      1.763  F        clock network delay " "    51.763      1.763  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.780      0.017           clock pessimism removed " "    51.780      0.017           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.470     -0.310           clock uncertainty " "    51.470     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.470      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate " "    51.470      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|jupdate" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.191 " "Data Arrival Time  :     2.191" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.470 " "Data Required Time :    51.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.279  " "Slack              :    49.279 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287628 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287628 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.301 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.301" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287634 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287634 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287634 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.301  " "Path #1: Removal slack is 0.301 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "To Node      : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.852      0.852  R        clock network delay " "     0.852      0.852  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.852      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "     0.852      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.852      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q " "     0.852      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      0.326 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn " "     1.178      0.326 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.400      0.222 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.400      0.222 RR  CELL  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.117      1.117  R        clock network delay " "     1.117      1.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.099     -0.018           clock pessimism removed " "     1.099     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.099      0.000           clock uncertainty " "     1.099      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.099      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg " "     1.099      0.000      uTh  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_dr_scan_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.400 " "Data Arrival Time  :     1.400" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.099 " "Data Required Time :     1.099" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.301  " "Slack              :     0.301 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287635 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287635 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.397 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287649 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287649 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287649 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.397  " "Path #1: Removal slack is 0.397 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      3.253  R        clock network delay " "     3.253      3.253  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.253      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.253      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.253      0.000 RR  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.725      0.472 RR    IC  inst\|jtag_uart\|the_first_nios2_system_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0 " "     3.725      0.472 RR    IC  inst\|jtag_uart\|the_first_nios2_system_jtag_uart_scfifo_w\|wfifo\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.857      0.132 RR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\] " "     3.857      0.132 RR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.012      4.012  R        clock network delay " "     4.012      4.012  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460     -0.552           clock pessimism removed " "     3.460     -0.552           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.000           clock uncertainty " "     3.460      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.460      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\] " "     3.460      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.857 " "Data Arrival Time  :     3.857" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.460 " "Data Required Time :     3.460" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.397  " "Slack              :     0.397 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1644595287650 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1644595287650 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644595289457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1644595289458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644595289547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 11 16:01:29 2022 " "Processing ended: Fri Feb 11 16:01:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644595289547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644595289547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644595289547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1644595289547 ""}
