{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688218042519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688218042519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 01 21:27:22 2023 " "Processing started: Sat Jul 01 21:27:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688218042519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688218042519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_prj -c cpu_prj " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_prj -c cpu_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688218042519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1688218042766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/sim/tb_riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/sim/tb_riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_riscv_top " "Found entity 1: tb_riscv_top" {  } { { "../sim/tb_riscv_top.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/sim/tb_riscv_top.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/utils/delay_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/utils/delay_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_buffer " "Found entity 1: delay_buffer" {  } { { "../rtl/utils/delay_buffer.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/utils/delay_buffer.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv_soc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv_soc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_SOC_TOP " "Found entity 1: RISCV_SOC_TOP" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/riscv.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "../rtl/top/RISCV.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/rf_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/rf_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF_UNIT " "Found entity 1: RF_UNIT" {  } { { "../rtl/top/RF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RF_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/if_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/if_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_UNIT " "Found entity 1: IF_UNIT" {  } { { "../rtl/top/IF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/id_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/id_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_UNIT " "Found entity 1: ID_UNIT" {  } { { "../rtl/top/ID_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/ex_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/top/ex_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_UNIT " "Found entity 1: EX_UNIT" {  } { { "../rtl/top/EX_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/perips/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../rtl/perips/ram.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/ram.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../rtl/core/pc.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/pc.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../rtl/core/if_id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/if_id.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cu " "Found entity 1: cu" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/desktop/fpga/tinyriscv_cpu/cpu_prj/fpga/rtl/core/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../rtl/core/alu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/alu.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218042853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218042853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_SOC_TOP " "Elaborating entity \"RISCV_SOC_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688218042921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV RISCV:u_RISCV " "Elaborating entity \"RISCV\" for hierarchy \"RISCV:u_RISCV\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_RISCV" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_UNIT RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT " "Elaborating entity \"IF_UNIT\" for hierarchy \"RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_IF_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|pc:u_pc " "Elaborating entity \"pc\" for hierarchy \"RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|pc:u_pc\"" {  } { { "../rtl/top/IF_UNIT.v" "u_pc" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|if_id:u_if_id " "Elaborating entity \"if_id\" for hierarchy \"RISCV:u_RISCV\|IF_UNIT:INST_IF_UNIT\|if_id:u_if_id\"" {  } { { "../rtl/top/IF_UNIT.v" "u_if_id" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/IF_UNIT.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_UNIT RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT " "Elaborating entity \"ID_UNIT\" for hierarchy \"RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_ID_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id " "Elaborating entity \"id\" for hierarchy \"RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\"" {  } { { "../rtl/top/ID_UNIT.v" "u_id" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042937 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(89) " "Verilog HDL Case Statement warning at id.v(89): incomplete case statement has no default case item" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 89 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "id.v(117) " "Verilog HDL Case Statement warning at id.v(117): incomplete case statement has no default case item" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 117 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_rd_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg1_rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_rd_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg2_rd_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wr_addr_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"reg_wr_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_o id.v(65) " "Verilog HDL Always Construct warning at id.v(65): inferring latch(es) for variable \"imm_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[0\] id.v(65) " "Inferred latch for \"imm_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[1\] id.v(65) " "Inferred latch for \"imm_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[2\] id.v(65) " "Inferred latch for \"imm_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[3\] id.v(65) " "Inferred latch for \"imm_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[4\] id.v(65) " "Inferred latch for \"imm_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[5\] id.v(65) " "Inferred latch for \"imm_o\[5\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[6\] id.v(65) " "Inferred latch for \"imm_o\[6\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[7\] id.v(65) " "Inferred latch for \"imm_o\[7\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[8\] id.v(65) " "Inferred latch for \"imm_o\[8\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[9\] id.v(65) " "Inferred latch for \"imm_o\[9\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[10\] id.v(65) " "Inferred latch for \"imm_o\[10\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[11\] id.v(65) " "Inferred latch for \"imm_o\[11\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[12\] id.v(65) " "Inferred latch for \"imm_o\[12\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[13\] id.v(65) " "Inferred latch for \"imm_o\[13\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[14\] id.v(65) " "Inferred latch for \"imm_o\[14\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[15\] id.v(65) " "Inferred latch for \"imm_o\[15\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[16\] id.v(65) " "Inferred latch for \"imm_o\[16\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[17\] id.v(65) " "Inferred latch for \"imm_o\[17\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[18\] id.v(65) " "Inferred latch for \"imm_o\[18\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[19\] id.v(65) " "Inferred latch for \"imm_o\[19\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[20\] id.v(65) " "Inferred latch for \"imm_o\[20\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[21\] id.v(65) " "Inferred latch for \"imm_o\[21\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[22\] id.v(65) " "Inferred latch for \"imm_o\[22\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042938 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[23\] id.v(65) " "Inferred latch for \"imm_o\[23\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[24\] id.v(65) " "Inferred latch for \"imm_o\[24\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[25\] id.v(65) " "Inferred latch for \"imm_o\[25\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[26\] id.v(65) " "Inferred latch for \"imm_o\[26\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[27\] id.v(65) " "Inferred latch for \"imm_o\[27\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[28\] id.v(65) " "Inferred latch for \"imm_o\[28\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[29\] id.v(65) " "Inferred latch for \"imm_o\[29\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[30\] id.v(65) " "Inferred latch for \"imm_o\[30\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_o\[31\] id.v(65) " "Inferred latch for \"imm_o\[31\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[0\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[1\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[2\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[3\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wr_addr_o\[4\] id.v(65) " "Inferred latch for \"reg_wr_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[0\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[1\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[2\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[3\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_rd_addr_o\[4\] id.v(65) " "Inferred latch for \"reg2_rd_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[0\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[0\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[1\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[1\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[2\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[2\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[3\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[3\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_rd_addr_o\[4\] id.v(65) " "Inferred latch for \"reg1_rd_addr_o\[4\]\" at id.v(65)" {  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042939 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id:u_id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex " "Elaborating entity \"id_ex\" for hierarchy \"RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\"" {  } { { "../rtl/top/ID_UNIT.v" "u_id_ex" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/ID_UNIT.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id_ex.v(54) " "Verilog HDL assignment warning at id_ex.v(54): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688218042942 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 id_ex.v(62) " "Verilog HDL assignment warning at id_ex.v(62): truncated value with size 32 to match size of target (5)" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688218042942 "|RISCV_SOC_TOP|RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_UNIT RISCV:u_RISCV\|RF_UNIT:INST_RF_UNIT " "Elaborating entity \"RF_UNIT\" for hierarchy \"RISCV:u_RISCV\|RF_UNIT:INST_RF_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_RF_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_UNIT RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT " "Elaborating entity \"EX_UNIT\" for hierarchy \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\"" {  } { { "../rtl/top/RISCV.v" "INST_EX_UNIT" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cu RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu " "Elaborating entity \"cu\" for hierarchy \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\"" {  } { { "../rtl/top/EX_UNIT.v" "u_cu" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042958 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(120) " "Verilog HDL Case Statement warning at cu.v(120): incomplete case statement has no default case item" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688218042959 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cu.v(209) " "Verilog HDL Case Statement warning at cu.v(209): incomplete case statement has no default case item" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 209 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1688218042959 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op_code cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"alu_op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042959 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"jump_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042959 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hold_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"hold_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042959 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_imm_flag cu.v(65) " "Verilog HDL Always Construct warning at cu.v(65): inferring latch(es) for variable \"pc_imm_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042959 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_imm_flag cu.v(65) " "Inferred latch for \"pc_imm_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042959 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hold_flag cu.v(65) " "Inferred latch for \"hold_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042960 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_flag cu.v(65) " "Inferred latch for \"jump_flag\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042960 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[0\] cu.v(65) " "Inferred latch for \"alu_op_code\[0\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042960 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[1\] cu.v(65) " "Inferred latch for \"alu_op_code\[1\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042960 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[2\] cu.v(65) " "Inferred latch for \"alu_op_code\[2\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042960 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op_code\[3\] cu.v(65) " "Inferred latch for \"alu_op_code\[3\]\" at cu.v(65)" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042960 "|RISCV_SOC_TOP|RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|cu:u_cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|alu:u_alu " "Elaborating entity \"alu\" for hierarchy \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|alu:u_alu\"" {  } { { "../rtl/top/EX_UNIT.v" "u_alu" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/EX_UNIT.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:u_rom " "Elaborating entity \"rom\" for hierarchy \"rom:u_rom\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_rom" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042965 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 4095 rom.v(41) " "Verilog HDL warning at rom.v(41): number of words (64) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../rtl/perips/rom.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/rom.v" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1688218042966 "|RISCV_SOC_TOP|rom:u_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u_ram " "Elaborating entity \"ram\" for hierarchy \"ram:u_ram\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_ram" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart\"" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "u_uart" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218042988 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_wr_addr_o uart.v(149) " "Verilog HDL Always Construct warning at uart.v(149): inferring latch(es) for variable \"rom_wr_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 149 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1688218042993 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "uart_tx uart.v(31) " "Output port \"uart_tx\" at uart.v(31) has no driver" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1688218042995 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_wr_addr_o\[0\] uart.v(149) " "Inferred latch for \"rom_wr_addr_o\[0\]\" at uart.v(149)" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042997 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_wr_addr_o\[1\] uart.v(149) " "Inferred latch for \"rom_wr_addr_o\[1\]\" at uart.v(149)" {  } { { "../rtl/perips/uart.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1688218042997 "|RISCV_SOC_TOP|uart:u_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_buffer uart:u_uart\|delay_buffer:u_delay_buffer " "Elaborating entity \"delay_buffer\" for hierarchy \"uart:u_uart\|delay_buffer:u_delay_buffer\"" {  } { { "../rtl/perips/uart.v" "u_delay_buffer" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/perips/uart.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218043012 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "rom:u_rom\|_rom_rtl_0 " "Inferred RAM node \"rom:u_rom\|_rom_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1688218044066 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom:u_rom\|_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom:u_rom\|_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_prj.ram0_rom_1d582.hdl.mif " "Parameter INIT_FILE set to db/cpu_prj.ram0_rom_1d582.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1688218049629 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1688218049629 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1688218049629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:u_rom\|altsyncram:_rom_rtl_0 " "Elaborated megafunction instantiation \"rom:u_rom\|altsyncram:_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:u_rom\|altsyncram:_rom_rtl_0 " "Instantiated megafunction \"rom:u_rom\|altsyncram:_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_prj.ram0_rom_1d582.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_prj.ram0_rom_1d582.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218049693 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688218049693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_olg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_olg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_olg1 " "Found entity 1: altsyncram_olg1" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688218049732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688218049732 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|jump_flag RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag " "Duplicate LATCH primitive \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|jump_flag\" merged with LATCH primitive \"RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag\"" {  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 44 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688218051264 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1688218051264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[2\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051266 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[3\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[3\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051266 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[1\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051266 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[0\] " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|alu_op_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051266 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg2_rd_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|hold_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[6\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 46 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[5\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a25 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 837 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[6\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 869 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[7\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 901 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[8\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a28 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 933 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[9\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a29 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 965 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[10\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 997 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[11\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a5 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 197 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[12\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051267 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[13\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[14\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[15\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[16\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[17\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[18\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[19\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[20\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[21\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[22\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[23\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[24\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[25\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[26\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[27\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051268 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051268 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[28\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[29\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[30\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 101 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[31\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a31 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 1029 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg1_rd_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a4 " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|altsyncram:_rom_rtl_0\|altsyncram_olg1:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_olg1.tdf" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/quartus_prj/db/altsyncram_olg1.tdf" 165 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|imm_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[0\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051269 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051269 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[1\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051270 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[2\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051270 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[3\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051270 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[4\] " "Latch RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id:u_id\|reg_wr_addr_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom:u_rom\|_rom_rtl_0_bypass\[0\] " "Ports D and ENA on the latch are fed by the same signal rom:u_rom\|_rom_rtl_0_bypass\[0\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051270 ""}  } { { "../rtl/core/id.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051270 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|pc_imm_flag " "Latch RISCV:u_RISCV\|EX_UNIT:INST_EX_UNIT\|cu:u_cu\|pc_imm_flag has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\] " "Ports D and ENA on the latch are fed by the same signal RISCV:u_RISCV\|ID_UNIT:INST_ID_UNIT\|id_ex:u_id_ex\|ins_o\[14\]" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1688218051270 ""}  } { { "../rtl/core/cu.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/cu.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1688218051270 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/core/id_ex.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/core/id_ex.v" 57 -1 0 } } { "../rtl/top/RF_UNIT.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RF_UNIT.v" 83 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1688218051301 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1688218051301 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "uart_tx GND " "Pin \"uart_tx\" is stuck at GND" {  } { { "../rtl/top/RISCV_SOC_TOP.v" "" { Text "D:/Users/Desktop/FPGA/tinyriscv_cpu/cpu_prj/FPGA/rtl/top/RISCV_SOC_TOP.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1688218055974 "|RISCV_SOC_TOP|uart_tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1688218055974 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1688218056333 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1688218060240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688218060632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688218060632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11176 " "Implemented 11176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688218061010 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688218061010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11136 " "Implemented 11136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688218061010 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688218061010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688218061010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688218061032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 01 21:27:41 2023 " "Processing ended: Sat Jul 01 21:27:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688218061032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688218061032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688218061032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688218061032 ""}
