# Reading E:/Altera/modelsim_ase/tcl/vsim/pref.tcl 
# do Debug_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Altera\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/SCProcController.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SCProcController
# 
# Top level modules:
# 	SCProcController
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/RF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RF
# 
# Top level modules:
# 	RF
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/pcALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pcALU
# 
# Top level modules:
# 	pcALU
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/mux4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/mux2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/DataMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/branchALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module branchALU
# 
# Top level modules:
# 	branchALU
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/InstMemory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module InstMemory
# 
# Top level modules:
# 	InstMemory
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/Register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/Project2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Project2
# 
# Top level modules:
# 	Project2
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/SevenSeg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SevenSeg
# 
# Top level modules:
# 	SevenSeg
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/SignExtension.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SignExtension
# 
# Top level modules:
# 	SignExtension
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/PLL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/ConditionShifter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ConditionalShifter
# 
# Top level modules:
# 	ConditionalShifter
# 
# vlog -vlog01compat -work work +incdir+E:/Project2-1.1/Project2-1.0 {E:/Project2-1.1/Project2-1.0/muxTestBench.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module muxTestBench
# 
# Top level modules:
# 	muxTestBench
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  muxTestBench
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps muxTestBench 
# Loading work.muxTestBench
# Loading work.mux4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : E:/Project2-1.1/Project2-1.0/muxTestBench.v(38)
#    Time: 300 ns  Iteration: 0  Instance: /muxTestBench
# 1
# Break in Module muxTestBench at E:/Project2-1.1/Project2-1.0/muxTestBench.v line 38
# Simulation Breakpoint: 1
# Break in Module muxTestBench at E:/Project2-1.1/Project2-1.0/muxTestBench.v line 38
# MACRO ./Debug_run_msim_rtl_verilog.do PAUSED at line 31
