verilog work ../../../../../../../rtl/verilog/code/pkg/accelerator_arithmetic_pkg.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/scalar/accelerator_scalar_integer_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/scalar/accelerator_scalar_integer_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/scalar/accelerator_scalar_integer_divider.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/vector/accelerator_vector_integer_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/vector/accelerator_vector_integer_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/vector/accelerator_vector_integer_divider.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/matrix/accelerator_matrix_integer_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/matrix/accelerator_matrix_integer_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/matrix/accelerator_matrix_integer_divider.sv

verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/tensor/accelerator_tensor_integer_adder.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/tensor/accelerator_tensor_integer_multiplier.sv
verilog work ../../../../../../../rtl/verilog/code/arithmetic/integer/tensor/accelerator_tensor_integer_divider.sv

verilog work ../../../../../../../bench/verilog/code/procedures/design/arithmetic/integer/accelerator_integer_pkg.sv
verilog work ../../../../../../../bench/verilog/code/procedures/design/arithmetic/integer/accelerator_integer_stimulus.sv
verilog work ../../../../../../../bench/verilog/code/procedures/design/arithmetic/integer/accelerator_integer_testbench.sv
