Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 30 21:31:53 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (195)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: clkDiv/output_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (195)
--------------------------------------------------
 There are 195 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.171        0.000                      0                  166        0.109        0.000                      0                  166        4.500        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.171        0.000                      0                  166        0.109        0.000                      0                  166        4.500        0.000                       0                    86  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.888ns (43.530%)  route 2.449ns (56.470%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.971     9.424    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y40         FDSE                                         r  clkDiv/count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.443    14.784    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y40         FDSE                                         r  clkDiv/count_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDSE (Setup_fdse_C_S)       -0.429    14.595    clkDiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.888ns (43.530%)  route 2.449ns (56.470%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.971     9.424    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  clkDiv/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.443    14.784    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clkDiv/count_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    clkDiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.888ns (43.530%)  route 2.449ns (56.470%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.971     9.424    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  clkDiv/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.443    14.784    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clkDiv/count_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    clkDiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.337ns  (logic 1.888ns (43.530%)  route 2.449ns (56.470%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.971     9.424    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y40         FDRE                                         r  clkDiv/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.443    14.784    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  clkDiv/count_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X36Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    clkDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.171    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.888ns (44.991%)  route 2.308ns (55.009%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.830     9.283    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    clkDiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.888ns (44.991%)  route 2.308ns (55.009%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.830     9.283    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    clkDiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.888ns (44.991%)  route 2.308ns (55.009%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.830     9.283    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    clkDiv/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 1.888ns (44.991%)  route 2.308ns (55.009%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.830     9.283    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  clkDiv/count_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    clkDiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.888ns (45.263%)  route 2.283ns (54.737%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.805     9.257    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  clkDiv/count_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.446    14.787    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clkDiv/count_reg[32]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clkDiv/count_reg[32]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 1.888ns (46.667%)  route 2.158ns (53.333%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.565     5.086    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clkDiv/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clkDiv/count_reg[19]/Q
                         net (fo=3, routed)           1.014     6.556    clkDiv/count_reg[19]
    SLICE_X37Y45         LUT4 (Prop_lut4_I3_O)        0.124     6.680 r  clkDiv/output0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.680    clkDiv/output0_carry_i_7_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.230 r  clkDiv/output0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.230    clkDiv/output0_carry_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.344 r  clkDiv/output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.344    clkDiv/output0_carry__0_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.615 f  clkDiv/output0_carry__1/CO[0]
                         net (fo=2, routed)           0.464     8.079    clkDiv/output0_carry__1_n_3
    SLICE_X38Y45         LUT6 (Prop_lut6_I4_O)        0.373     8.452 r  clkDiv/count[0]_i_1/O
                         net (fo=33, routed)          0.680     9.132    clkDiv/count[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  clkDiv/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.444    14.785    clkDiv/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  clkDiv/count_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    clkDiv/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  5.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.373ns (72.950%)  route 0.138ns (27.050%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.958 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.958    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_7
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.386ns (73.620%)  route 0.138ns (26.380%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.971 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.971    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_5
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.409ns (74.729%)  route 0.138ns (25.271%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.994 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.994    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_6
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[9]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.411ns (74.821%)  route 0.138ns (25.179%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.996 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.996    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_4
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.413ns (74.912%)  route 0.138ns (25.088%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.945    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.998 r  kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.998    kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1_n_7
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.426ns (75.490%)  route 0.138ns (24.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.945    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.011 r  kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.011    kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1_n_5
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clkDiv/output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[1].pwm/pwm_inst/pwm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.209ns (38.981%)  route 0.327ns (61.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.563     1.446    clkDiv/clk_IBUF_BUFG
    SLICE_X38Y45         FDRE                                         r  clkDiv/output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clkDiv/output_reg/Q
                         net (fo=5, routed)           0.327     1.937    kittcars[1].pwm/pwm_inst/internal_clk
    SLICE_X39Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.982 r  kittcars[1].pwm/pwm_inst/pwm_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.982    kittcars[1].pwm/pwm_inst/pwm_reg_i_1__1_n_0
    SLICE_X39Y50         FDRE                                         r  kittcars[1].pwm/pwm_inst/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.830     1.958    kittcars[1].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  kittcars[1].pwm/pwm_inst/pwm_reg_reg/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.091     1.805    kittcars[1].pwm/pwm_inst/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.449ns (76.450%)  route 0.138ns (23.550%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.945    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.034 r  kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.034    kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1_n_6
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.451ns (76.530%)  route 0.138ns (23.470%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  kittcars[2].pwm/pwm_inst/count_reg[6]/Q
                         net (fo=3, routed)           0.138     1.749    kittcars[2].pwm/pwm_inst/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.905 r  kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.905    kittcars[2].pwm/pwm_inst/count_reg[4]_i_1__1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.945 r  kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.945    kittcars[2].pwm/pwm_inst/count_reg[8]_i_1__1_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.036 r  kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.036    kittcars[2].pwm/pwm_inst/count_reg[12]_i_1__1_n_4
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.832     1.959    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  kittcars[2].pwm/pwm_inst/count_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y51         FDRE (Hold_fdre_C_D)         0.134     1.849    kittcars[2].pwm/pwm_inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 kittcars[2].pwm/pwm_inst/pwm_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kittcars[2].pwm/pwm_inst/pwm_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.564     1.447    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  kittcars[2].pwm/pwm_inst/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  kittcars[2].pwm/pwm_inst/pwm_reg_reg/Q
                         net (fo=2, routed)           0.168     1.756    kittcars[2].pwm/pwm_inst/pwm_reg_reg_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  kittcars[2].pwm/pwm_inst/pwm_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    kittcars[2].pwm/pwm_inst/pwm_reg_i_1__0_n_0
    SLICE_X43Y48         FDRE                                         r  kittcars[2].pwm/pwm_inst/pwm_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.834     1.961    kittcars[2].pwm/pwm_inst/clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  kittcars[2].pwm/pwm_inst/pwm_reg_reg/C
                         clock pessimism             -0.514     1.447    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     1.538    kittcars[2].pwm/pwm_inst/pwm_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   clkDiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clkDiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y42   clkDiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clkDiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clkDiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   clkDiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clkDiv/count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clkDiv/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   clkDiv/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clkDiv/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clkDiv/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   clkDiv/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clkDiv/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clkDiv/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clkDiv/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDiv/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDiv/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDiv/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   clkDiv/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   kittcars[1].pwm/pwm_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   kittcars[1].pwm/pwm_inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   kittcars[1].pwm/pwm_inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   kittcars[1].pwm/pwm_inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   kittcars[1].pwm/pwm_inst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   kittcars[1].pwm/pwm_inst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y53   kittcars[1].pwm/pwm_inst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   kittcars[1].pwm/pwm_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y50   kittcars[1].pwm/pwm_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y51   kittcars[1].pwm/pwm_inst/count_reg[5]/C



