transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Reg_8.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/HexDriver.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/test_memory.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/synchronizers.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/SLC3_2.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/Mem2IO.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/ISDU.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/reg_16.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_4.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/MUX_2.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/BUSMUX.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/memory_contents.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/datapath.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/slc3.sv}
vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/Lab5provided_sp2021/slc3_testtop.sv}

vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5 {C:/intelFPGA_lite/18.1/Documents/ECE385/lab_5/testbench_lc3.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_lc3

add wave *
view structure
view signals
run 1000 ns
