{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536844386398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536844386398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 15:13:06 2018 " "Processing started: Thu Sep 13 15:13:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536844386398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536844386398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536844386398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536844386719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_package " "Found design unit 1: cpu_package" {  } { { "cpu_package.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/cpu_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387142 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_package-body " "Found design unit 2: cpu_package-body" {  } { { "cpu_package.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/cpu_package.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/register_file.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387147 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-rtl " "Found design unit 1: multiplexer-rtl" {  } { { "multiplexer.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387150 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file_tb-behavior " "Found design unit 1: register_file_tb-behavior" {  } { { "register_file_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/register_file_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387154 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/register_file_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_buffer-rtl " "Found design unit 1: data_buffer-rtl" {  } { { "data_buffer.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/data_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387158 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_buffer " "Found entity 1: data_buffer" {  } { { "data_buffer.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/data_buffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_buffer_tb-behavior " "Found design unit 1: data_buffer_tb-behavior" {  } { { "data_buffer_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/data_buffer_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_buffer_tb " "Found entity 1: data_buffer_tb" {  } { { "data_buffer_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/data_buffer_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer_tb-behavior " "Found design unit 1: multiplexer_tb-behavior" {  } { { "multiplexer_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/multiplexer_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer_tb " "Found entity 1: multiplexer_tb" {  } { { "multiplexer_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/multiplexer_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-rtl " "Found design unit 1: rom-rtl" {  } { { "rom.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rom.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_tb-rtl " "Found design unit 1: rom_tb-rtl" {  } { { "rom_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rom_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_tb " "Found entity 1: rom_tb" {  } { { "rom_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rom_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_memory-rtl " "Found design unit 1: rw_memory-rtl" {  } { { "rw_memory.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rw_memory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387177 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_memory " "Found entity 1: rw_memory" {  } { { "rw_memory.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rw_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_memory_tb-behavior " "Found design unit 1: rw_memory_tb-behavior" {  } { { "rw_memory_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rw_memory_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387177 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_memory_tb " "Found entity 1: rw_memory_tb" {  } { { "rw_memory_tb.vhd" "" { Text "C:/Users/Markus Brislöv/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/rw_memory_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536844387177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536844387177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "register_file " "Elaborating entity \"register_file\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536844387224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536844387411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 13 15:13:07 2018 " "Processing ended: Thu Sep 13 15:13:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536844387411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536844387411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536844387411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536844387411 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus II Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536844388048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536844388516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536844388516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 13 15:13:08 2018 " "Processing started: Thu Sep 13 15:13:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536844388516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536844388516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab3 Lab3 " "Command: quartus_sh -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Lab3 Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536844388516 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Lab3 Lab3 " "Quartus(args): --rtl_sim Lab3 Lab3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1536844388516 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1536844389613 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Quartus II" 0 0 1536844389719 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1536844389719 ""}
{ "Warning" "0" "" "Warning: File Lab3_run_msim_rtl_vhdl.do already exists - backing up current file as Lab3_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Lab3_run_msim_rtl_vhdl.do already exists - backing up current file as Lab3_run_msim_rtl_vhdl.do.bak11" 0 0 "Quartus II" 0 0 1536844389906 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Markus BrislÃ¶v/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/simulation/modelsim/Lab3_run_msim_rtl_vhdl.do" {  } { { "C:/Users/Markus BrislÃ¶v/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/simulation/modelsim/Lab3_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/Markus BrislÃ¶v/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/simulation/modelsim/Lab3_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Markus BrislÃ¶v/Documents/IL1331 - VHDL Design/VHDL-Design/Lab3/simulation/modelsim/Lab3_run_msim_rtl_vhdl.do" 0 0 "Quartus II" 0 0 1536844389922 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1536844389937 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1536844390597 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus II Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536844413597 ""}
