m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maker/intelFPGA/20.1/modelsim_ase/bin
<<<<<<< HEAD
Z1 tCvgOpt 0
Z2 !s110 1756682783
Z3 =======
Z4 o-work work -sv
R1
R0
<<<<<<< HEAD
Z5 !s108 1756684263.000000
R3
Z6 OV;L;2020.1;71
R0
<<<<<<< HEAD
Z7 dC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1
Z8 w1756681773
R3
Z9 !s110 1756682452
R8
<<<<<<< HEAD
R1
R2
R0
<<<<<<< HEAD
R5
R3
R6
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv
!i122 32
Z10 L0 1 30
R5
r1
!s85 0
31
Z11 !s108 1756682452.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/tb_long_mult_8.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z12 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z14 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
Z15 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv|
!i113 1
R1
R2
R3
R6
r1
!s85 0
31
Z16 !s108 1756689285.000000
R14
R15
!i113 1
R4
R1
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
Z17 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv
Z18 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv
!i122 246
Z19 L0 1 34
R5
r1
!s85 0
31
R4
Z20 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv|
Z21 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R1
R2
R3
R4
R1
R0
<<<<<<< HEAD
R5
R3
R6
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
R7
Z22 w1756686493
Z23 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
Z24 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv
!i122 234
Z25 L0 27 63
R5
r1
!s85 0
31
R16
Z26 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
Z27 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/multi_digit_display.sv|
!i113 1
R1
R2
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z28 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
Z29 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z30 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
Z31 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv|
!i113 1
R1
R2
R3
R6
r1
!s85 0
31
Z32 !s108 1756682783.000000
R30
R31
!i113 1
R4
R1
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z33 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
Z34 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv|
!i113 1
R1
R2
R3
R6
r1
!s85 0
31
R32
R33
R34
!i113 1
R4
R1
R0
<<<<<<< HEAD
R7
R8
R3
R9
R8
<<<<<<< HEAD
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
Z35 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv
!i122 30
R6
R5
r1
!s85 0
31
R11
Z36 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
Z37 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_8.sv|
!i113 1
R1
R2
R3
R11
R35
!i122 30
Z38 L0 3 21
R6
r1
!s85 0
31
R11
R36
R37
!i113 1
R4
R1
R0
<<<<<<< HEAD
R5
r1
!s85 0
31
R4
Z39 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv|
Z40 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv|
!i113 1
R1
R2
R0
<<<<<<< HEAD
Z41 I9eNBISKmIMH]XSY0^Ui9F0
Z42 VDg1SIo80bB@j0V0VzS_@n1
S1
Z43 d/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1
Z44 w1756682505
Z45 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv
Z46 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv
!i122 243
R38
R6
r1
!s85 0
31
!s108 1756689286.000000
Z47 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv|
Z48 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8.sv|
!i113 1
R4
R1
<<<<<<< HEAD
!s110 1756689286
R3
Z49 !s110 1756684263
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R16
Z50 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
Z51 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z52 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
Z53 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_seven_segment_decoder.sv
!i122 237
Z54 L0 18 50
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z55 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R49
!i10b 1
Z56 !s100 IPHL9=[iYDM4`A217Gm]j2
Z57 !s11b Dg1SIo80bB@j0V0VzS_@n1
I5kL1o;fbel6C]2f7C<Qg83
R42
S1
R7
w1756684236
8C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
FC:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv
!i122 72
Z58 L0 11 58
R6
r1
!s85 0
31
R5
!s107 C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/kyeen/Documents/ELEC4720/modelsim_projects/Assignment_1/tb_logic.sv|
!i113 1
R4
R1
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R16
Z59 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
Z60 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z61 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
Z62 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/tb_multi_digit_display.sv
!i122 236
Z63 L0 21 31
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z64 !s100 HFcjQ1e?RPH@BmXAAfMTX1
R57
Z65 IH]c;hIT6?U_9HWYH4OfZi3
R42
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 Z=ckRYd1;AGV2N8W12@8Z1
R57
Iz0Yo[dfWGE98[Q3X0J_`L1
R42
S1
R9
w1756682421
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z66 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
Z67 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_multi_segment_multiplication.sv
!i122 241
Z68 L0 22 31
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z69 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
Z70 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/tb_mult_4.sv
!i122 240
Z71 L0 13 33
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
r1
!s85 0
31
R16
Z72 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
Z73 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv|
!i113 1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z74 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
Z75 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q1_Seven_Segment_Decoder/seven_segment_decoder.sv
!i122 235
Z76 L0 29 56
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z77 !s100 `JXbamhLIcN<JEZYYVMXV1
R57
Z78 IG]mO:f5o3OmiMZ]C3>I=;3
R42
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
Z79 !s100 LfT1GQmNzNH[C>8fF^YkJ3
R57
Z80 I`JfQ1b[eIGmJfSA?E[GLc1
R42
S1
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z81 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
Z82 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/multi_segment_multiplication.sv
!i122 239
Z83 L0 26 44
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
Z84 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
Z85 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/mult_4.sv
!i122 238
Z86 L0 18 9
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 Il6fba4bkJJIcG<eNRBQk0
R57
I8U01ciOf`22@=KO8EgEW?3
R42
S1
R9
w1756682256
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
R0
>>>>>>> 21e568c34316a76856402ae07153051fb25a932b
!i10b 1
!s100 KiQeoPdF?9]AJg[6AjzAZ0
R57
R0
valu
R55
Z87 !s110 1756802441
!i10b 1
!s100 kJT17gSjR@bTYOg9?7[XC2
R57
IgR:C8=bVYiG?5=4k]S7_?3
R42
S1
R43
w1756801536
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv
!i122 430
L0 1 53
R6
r1
!s85 0
31
Z88 !s108 1756802440.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/alu.sv|
!i113 1
R4
R1
valu_tb
R55
!s110 1756800449
!i10b 1
!s100 7R9AmR]<R[4BjomRkm;<V3
R57
IoE>BMe:mRBE=29c`S3BlB2
R42
S1
R43
w1756800432
Z89 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv
Z90 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv
!i122 379
Z91 L0 3 46
R6
r1
!s85 0
31
!s108 1756800449.000000
Z92 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv|
Z93 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/tb_alu.sv|
!i113 1
R4
R1
vinstruction_classifier
R55
Z94 !s110 1756802440
!i10b 1
!s100 VbJXL;bJfB_Tlm;E8cYZZ3
R57
IUW[fh0U2QQB@WQ[cUDO1z2
R42
S1
R43
w1756798728
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv
!i122 428
R10
R6
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/instruction_classifier.sv|
!i113 1
R4
R1
vlogic_unit
R55
R94
!i10b 1
!s100 Vi[T5VG;ond>ZG>LmI4eD2
R57
I^b1[1BFQ<k:^hQCb]HdUd3
R42
S1
R43
Z95 w1756690629
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv
!i122 425
L0 20 29
R6
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/logic.sv|
!i113 1
R4
R1
vlong_mult_8
R55
Z96 !s110 1756802439
!i10b 1
!s100 ja1^03g]4n^8XAQgzJe`L3
R57
R41
R42
S1
R43
R44
R45
R46
!i122 420
R38
R6
r1
!s85 0
31
Z97 !s108 1756802439.000000
R47
R48
!i113 1
R4
R1
vlong_mult_8_display
R55
R96
!i10b 1
!s100 oUggze?RamAoVca?9<>j<2
R57
Io8^`884`e_m=R8P_U0lcG3
R42
S1
R43
w1756689198
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv
!i122 421
L0 2 24
R6
r1
!s85 0
31
R97
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/long_mult_8_display.sv|
!i113 1
R4
R1
vmult4
R55
R96
!i10b 1
!s100 oaIcJoLlfcU[gY]^ELzdD3
R57
I2i;`GcS1KoN>GVKkZbEaY1
R42
S1
R43
w1756682308
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q2_4Bit_Multiplier/long_mult_4.sv
!i122 419
L0 2 17
R6
r1
!s85 0
31
R97
R39
R40
!i113 1
R4
R1
vmult8
R55
R9
R0
vmult8
R55
R9
R3
R6
r1
!s85 0
31
R32
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/long_mult_4.sv|
!i113 1
R4
R1
R0
vmult_4
R55
Z98 !s110 1756802438
!i10b 1
!s100 fbhGeINELHBGHNjQzGU:_2
R57
ID`l:HDf0N1g8gG6=z>7ok3
R42
S1
R43
R8
R84
R85
!i122 415
R86
R6
r1
!s85 0
31
Z99 !s108 1756802438.000000
R33
R34
!i113 1
R4
R1
vmult_4_display
R55
R98
!i10b 1
!s100 DHlj@i?lj`c7Q?Ae6>U5_3
R57
IVOX8ZS10M;17]eOk`OW;d3
R42
S1
R43
R8
R81
R82
!i122 416
R83
R6
r1
!s85 0
31
R99
R30
R31
!i113 1
R4
R1
vmult_8
R55
R96
!i10b 1
!s100 g`^R4f4d7aa;DfhQfl4Z42
R57
I2a>NNBDkoUX^jJeI>?oVb2
R42
S1
R43
w1755483780
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8.sv
!i122 422
L0 1 7
R6
r1
!s85 0
31
R97
R28
R29
!i113 1
R4
R1
vmult_8_display
R55
R94
!i10b 1
!s100 h9J@=O=le;NX6DlOKNf_62
R57
IDkiG`j3T4XPh1Y^KQ`e6I2
R42
S1
R43
w1756691715
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv
!i122 427
L0 1 24
R6
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/mult_8_display.sv|
!i113 1
R4
R1
vmulti_digit_display
R55
Z100 !s110 1756798731
!i10b 1
R79
R57
R80
R42
S1
R43
R22
R23
R24
!i122 359
R25
R6
r1
!s85 0
31
Z101 !s108 1756798731.000000
R26
R27
!i113 1
R4
R1
vmulti_digit_display
R55
!s110 1756802437
!i10b 1
R79
R57
R80
R42
S1
R43
R22
R23
R24
!i122 411
R25
R6
r1
!s85 0
31
Z102 !s108 1756802437.000000
R26
R27
!i113 1
R4
R1
vseven_segment_decoder
R55
R98
!i10b 1
R77
R57
R78
R42
S1
R43
R8
R74
R75
!i122 412
R76
R6
r1
!s85 0
31
R102
R72
R73
!i113 1
R4
R1
vseven_segment_decoder
R55
R100
!i10b 1
R77
R57
R78
R42
S1
R43
R8
R74
R75
!i122 360
R76
R6
r1
!s85 0
31
R101
R72
R73
!i113 1
R4
R1
vtb_alu
R55
R87
!i10b 1
!s100 fjEGG>FPmO:QJnVbS14d=0
R57
IO^[<IACD3[3lL=12YAIbd3
R42
S1
R43
w1756800579
R89
R90
!i122 431
R91
R6
r1
!s85 0
31
!s108 1756802441.000000
R92
R93
!i113 1
R4
R1
vtb_instr_classifier
R55
!s110 1756694992
!i10b 1
!s100 icFIhOYMJmB9hCa;ScKH>1
R57
ISPCkoJMIHG6:2N6egSf1S0
R42
S1
R43
w1756694789
Z103 8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv
Z104 F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv
!i122 302
Z105 L0 1 19
R6
r1
!s85 0
31
!s108 1756694992.000000
Z106 !s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv|
Z107 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q6_Instruction_Classifier/tb_instruction_classifier.sv|
!i113 1
R4
R1
vtb_instruction_classifier
R55
R94
!i10b 1
!s100 :[z`V6;6>H74Ckkj]SHGM1
R57
I02`U1DoK<X<@iJNLno=c?0
R42
S1
R43
w1756695040
R103
R104
!i122 429
R105
R6
r1
!s85 0
31
R88
R106
R107
!i113 1
R4
R1
vtb_long_mult_8
R55
R96
!i10b 1
!s100 ;B:4Kb3zAnWa1>KmVTM^V2
R57
IbTZWME^<hZemY_<ggE1_51
R42
S1
R43
w1756682775
R17
R18
!i122 423
R19
R6
r1
!s85 0
31
R97
R20
R21
!i113 1
R4
R1
vtb_long_mult_8_display
R55
R94
!i10b 1
!s100 4Uh_?lzDMdX>edHiS2B9g2
R57
IlQZ>O;;RaSY;f;nNL:DSk3
R42
S1
R43
w1756688242
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv
!i122 424
R19
R6
r1
!s85 0
31
R97
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q3_8Bit_Multiplier/tb_long_mult_8_display.sv|
!i113 1
R4
R1
vtb_mult4
R55
R98
!i10b 1
!s100 CHJcLWa?h8Y9g30U_mkh@0
R57
I_J`HeI=CP39`jg8F@HIa53
R42
S1
R43
R8
R69
R70
!i122 417
R71
R6
r1
!s85 0
31
R99
R14
R15
!i113 1
R4
R1
vtb_mult4_display
R55
R96
!i10b 1
!s100 dg9LReBe>[]A126dnEG@i0
R57
IOQJ3;?mieOz::T4TbSHfh2
R42
S1
R43
R8
R66
R67
!i122 418
R68
R6
r1
!s85 0
31
R99
R12
R13
!i113 1
R4
R1
vtb_mult8
R55
R9
R0
vtb_mult8
R55
R9
R3
R6
r1
!s85 0
31
R16
R12
R13
!i113 1
R4
R1
R0
vtb_multi_digit_display
R55
Z108 !s110 1756798732
!i10b 1
R64
R57
R65
R42
S1
R43
R8
R61
R62
!i122 361
R63
R6
r1
!s85 0
31
R101
R59
R60
!i113 1
R4
R1
vtb_multi_digit_display
R55
R98
!i10b 1
R64
R57
R65
R42
S1
R43
R8
R61
R62
!i122 413
R63
R6
r1
!s85 0
31
R99
R59
R60
!i113 1
R4
R1
vtb_q4_logic
R55
R94
!i10b 1
R56
R57
IFlIK@4oU_:Ji>Fn=IY7P;0
R42
S1
R43
R95
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv
!i122 426
R58
R6
r1
!s85 0
31
R88
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q4_Logic_Unit/tb_logic.sv|
!i113 1
R4
R1
vtb_seven_segment_decoder
R55
R98
!i10b 1
Z109 !s100 5GVBf99<MUPSFXhAMM4gC3
R57
Z110 I=Y>Mjak<Wo43]VZNba5DP1
R42
S1
R43
R8
R52
R53
!i122 414
R54
R6
r1
!s85 0
31
R99
R50
R51
!i113 1
R4
R1
vtb_seven_segment_decoder
R55
R108
!i10b 1
R109
R57
R110
R42
S1
R43
R8
R52
R53
!i122 362
R54
R6
r1
!s85 0
31
!s108 1756798732.000000
R50
R51
!i113 1
R4
R1
vtop_alu_fpga
R55
!s110 1756803802
!i10b 1
!s100 O[QB3UabU=W65dV@Lb4f;0
R57
I48eDZ;>RgDVE7Y<b33kRS0
R42
S1
R43
w1756803419
8/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv
F/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv
!i122 434
L0 1 31
R6
r1
!s85 0
31
!s108 1756803802.000000
!s107 /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/Assignment_1/Q9_Arithmetic_Logic_Unit/top_alu_fpga.sv|
!i113 1
R4
R1
