#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x558b31d6b530 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x558b31d6f7d0 .scope module, "layer1" "layer1" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "load_weights";
    .port_info 4 /INPUT 16 "weight_11";
    .port_info 5 /INPUT 16 "weight_12";
    .port_info 6 /INPUT 16 "weight_21";
    .port_info 7 /INPUT 16 "weight_22";
    .port_info 8 /INPUT 16 "in_bias_21";
    .port_info 9 /INPUT 16 "in_bias_22";
    .port_info 10 /INPUT 16 "leak_factor";
    .port_info 11 /INPUT 1 "valid_data_in";
    .port_info 12 /INPUT 16 "acc_data_nn_in1";
    .port_info 13 /INPUT 1 "acc_valid_data_nn_in1";
    .port_info 14 /INPUT 16 "acc_data_nn_in2";
    .port_info 15 /INPUT 1 "acc_valid_data_nn_in2";
o0x7f1478ec10a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31db91c0_0 .net/s "acc_data_nn_in1", 15 0, o0x7f1478ec10a8;  0 drivers
o0x7f1478ec14c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31db92a0_0 .net/s "acc_data_nn_in2", 15 0, o0x7f1478ec14c8;  0 drivers
o0x7f1478ec1168 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b31db9370_0 .net "acc_valid_data_nn_in1", 0 0, o0x7f1478ec1168;  0 drivers
o0x7f1478ec1588 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b31db9470_0 .net "acc_valid_data_nn_in2", 0 0, o0x7f1478ec1588;  0 drivers
v0x558b31db9540_0 .net "acc_valid_out_1", 0 0, v0x558b31d90420_0;  1 drivers
v0x558b31db95e0_0 .net "acc_valid_out_2", 0 0, v0x558b31d91790_0;  1 drivers
v0x558b31db9680_0 .net "bias_valid_out_21", 0 0, v0x558b31d91f40_0;  1 drivers
v0x558b31db9720_0 .net "bias_valid_out_22", 0 0, v0x558b31d92930_0;  1 drivers
o0x7f1478ec11f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b31db9810_0 .net "clk", 0 0, o0x7f1478ec11f8;  0 drivers
o0x7f1478ec17c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31db9940_0 .net/s "in_bias_21", 15 0, o0x7f1478ec17c8;  0 drivers
o0x7f1478ec1a08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31db99e0_0 .net/s "in_bias_22", 15 0, o0x7f1478ec1a08;  0 drivers
v0x558b31db9a80_0 .net/s "input_11", 15 0, v0x558b31d78f50_0;  1 drivers
v0x558b31db9bb0_0 .net/s "input_21", 15 0, v0x558b31d91380_0;  1 drivers
o0x7f1478ec1e88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31db9ce0_0 .net/s "leak_factor", 15 0, o0x7f1478ec1e88;  0 drivers
o0x7f1478ec2f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b31db9e10_0 .net "load_weights", 0 0, o0x7f1478ec2f08;  0 drivers
v0x558b31db9eb0_0 .net/s "lr_data_out1", 15 0, v0x558b31d95800_0;  1 drivers
v0x558b31db9f50_0 .net/s "lr_data_out2", 15 0, v0x558b31d98600_0;  1 drivers
v0x558b31dba100_0 .net "lr_valid_out_21", 0 0, v0x558b31d95620_0;  1 drivers
v0x558b31dba1a0_0 .net "lr_valid_out_22", 0 0, v0x558b31d98420_0;  1 drivers
v0x558b31dba240_0 .net/s "out_21_bias", 15 0, v0x558b31d92230_0;  1 drivers
v0x558b31dba300_0 .net/s "out_22_bias", 15 0, v0x558b31d92ba0_0;  1 drivers
o0x7f1478ec1258 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b31dba3c0_0 .net "rst", 0 0, o0x7f1478ec1258;  0 drivers
o0x7f1478ec1198 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b31dba460_0 .net "start", 0 0, o0x7f1478ec1198;  0 drivers
v0x558b31dba500_0 .net/s "sys_data_out_21", 15 0, v0x558b31dafa20_0;  1 drivers
v0x558b31dba5a0_0 .net/s "sys_data_out_22", 15 0, v0x558b31db75d0_0;  1 drivers
o0x7f1478ec5848 .functor BUFZ 1, C4<z>; HiZ drive
v0x558b31dba660_0 .net "valid_data_in", 0 0, o0x7f1478ec5848;  0 drivers
v0x558b31dba720_0 .net "valid_out_21", 0 0, L_0x558b31dcaf70;  1 drivers
v0x558b31dba810_0 .net "valid_out_22", 0 0, L_0x558b31dcb070;  1 drivers
o0x7f1478ec2f98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31dba900_0 .net/s "weight_11", 15 0, o0x7f1478ec2f98;  0 drivers
o0x7f1478ec3bc8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31dbaa10_0 .net/s "weight_12", 15 0, o0x7f1478ec3bc8;  0 drivers
o0x7f1478ec47c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31dbab20_0 .net/s "weight_21", 15 0, o0x7f1478ec47c8;  0 drivers
o0x7f1478ec5398 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558b31dbac30_0 .net/s "weight_22", 15 0, o0x7f1478ec5398;  0 drivers
S_0x558b31d524f0 .scope module, "acc_1" "accumulator" 3 57, 4 1 0, S_0x558b31d6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "acc_valid_in";
    .port_info 3 /INPUT 1 "acc_valid_data_in";
    .port_info 4 /INPUT 16 "acc_data_nn_in";
    .port_info 5 /INPUT 1 "acc_valid_data_nn_in";
    .port_info 6 /INPUT 16 "acc_data_in";
    .port_info 7 /OUTPUT 1 "acc_valid_out";
    .port_info 8 /OUTPUT 16 "acc_data_out";
P_0x558b31ceab70 .param/l "ACC_WIDTH" 0 4 2, +C4<00000000000000000000000000000001>;
v0x558b31d83c00_0 .net/s "acc_data_in", 15 0, v0x558b31d95800_0;  alias, 1 drivers
v0x558b31d7e6a0_0 .net/s "acc_data_nn_in", 15 0, o0x7f1478ec10a8;  alias, 0 drivers
v0x558b31d78f50_0 .var/s "acc_data_out", 15 0;
v0x558b31d780f0 .array/s "acc_mem_reg", 0 0, 15 0;
v0x558b31d43c00_0 .net "acc_valid_data_in", 0 0, v0x558b31d95620_0;  alias, 1 drivers
v0x558b31d902a0_0 .net "acc_valid_data_nn_in", 0 0, o0x7f1478ec1168;  alias, 0 drivers
v0x558b31d90360_0 .net "acc_valid_in", 0 0, o0x7f1478ec1198;  alias, 0 drivers
v0x558b31d90420_0 .var "acc_valid_out", 0 0;
v0x558b31d904e0_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31d905a0_0 .var "counter", 7 0;
v0x558b31d90680_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
E_0x558b31cf2810 .event posedge, v0x558b31d904e0_0;
S_0x558b31d56790 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x558b31d524f0;
 .timescale -9 -12;
v0x558b31d5e240_0 .var/2s "i", 31 0;
S_0x558b31d8fef0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 30, 4 30 0, S_0x558b31d524f0;
 .timescale -9 -12;
v0x558b31d58d50_0 .var/2s "i", 31 0;
S_0x558b31d90860 .scope module, "acc_2" "accumulator" 3 72, 4 1 0, S_0x558b31d6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "acc_valid_in";
    .port_info 3 /INPUT 1 "acc_valid_data_in";
    .port_info 4 /INPUT 16 "acc_data_nn_in";
    .port_info 5 /INPUT 1 "acc_valid_data_nn_in";
    .port_info 6 /INPUT 16 "acc_data_in";
    .port_info 7 /OUTPUT 1 "acc_valid_out";
    .port_info 8 /OUTPUT 16 "acc_data_out";
P_0x558b31d90a10 .param/l "ACC_WIDTH" 0 4 2, +C4<00000000000000000000000000000001>;
v0x558b31d911a0_0 .net/s "acc_data_in", 15 0, v0x558b31d98600_0;  alias, 1 drivers
v0x558b31d912a0_0 .net/s "acc_data_nn_in", 15 0, o0x7f1478ec14c8;  alias, 0 drivers
v0x558b31d91380_0 .var/s "acc_data_out", 15 0;
v0x558b31d91440 .array/s "acc_mem_reg", 0 0, 15 0;
v0x558b31d91520_0 .net "acc_valid_data_in", 0 0, v0x558b31d98420_0;  alias, 1 drivers
v0x558b31d91630_0 .net "acc_valid_data_nn_in", 0 0, o0x7f1478ec1588;  alias, 0 drivers
v0x558b31d916f0_0 .net "acc_valid_in", 0 0, v0x558b31d90420_0;  alias, 1 drivers
v0x558b31d91790_0 .var "acc_valid_out", 0 0;
v0x558b31d91830_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31d918d0_0 .var "counter", 7 0;
v0x558b31d91990_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
S_0x558b31d90be0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 25, 4 25 0, S_0x558b31d90860;
 .timescale -9 -12;
v0x558b31d90dc0_0 .var/2s "i", 31 0;
S_0x558b31d90ec0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 30, 4 30 0, S_0x558b31d90860;
 .timescale -9 -12;
v0x558b31d910c0_0 .var/2s "i", 31 0;
S_0x558b31d91b30 .scope module, "bias_21" "bias" 3 104, 5 4 0, S_0x558b31d6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bias_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "bias_in";
    .port_info 5 /OUTPUT 16 "output_out";
    .port_info 6 /OUTPUT 1 "bias_valid_out";
v0x558b31d91da0_0 .net/s "bias_in", 15 0, o0x7f1478ec17c8;  alias, 0 drivers
v0x558b31d91e80_0 .net "bias_valid_in", 0 0, L_0x558b31dcaf70;  alias, 1 drivers
v0x558b31d91f40_0 .var "bias_valid_out", 0 0;
v0x558b31d92010_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31d92100_0 .net/s "input_in", 15 0, v0x558b31dafa20_0;  alias, 1 drivers
v0x558b31d92230_0 .var/s "output_out", 15 0;
v0x558b31d92310_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
S_0x558b31d924e0 .scope module, "bias_22" "bias" 3 115, 5 4 0, S_0x558b31d6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "bias_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "bias_in";
    .port_info 5 /OUTPUT 16 "output_out";
    .port_info 6 /OUTPUT 1 "bias_valid_out";
v0x558b31d92770_0 .net/s "bias_in", 15 0, o0x7f1478ec1a08;  alias, 0 drivers
v0x558b31d92870_0 .net "bias_valid_in", 0 0, L_0x558b31dcb070;  alias, 1 drivers
v0x558b31d92930_0 .var "bias_valid_out", 0 0;
v0x558b31d929d0_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31d92a70_0 .net/s "input_in", 15 0, v0x558b31db75d0_0;  alias, 1 drivers
v0x558b31d92ba0_0 .var/s "output_out", 15 0;
v0x558b31d92c80_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
S_0x558b31d92e00 .scope module, "leaky_relu_21" "leaky_relu" 3 126, 6 4 0, S_0x558b31d6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "leak_factor";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x558b31d95330_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31d953f0_0 .net/s "input_in", 15 0, v0x558b31d92230_0;  alias, 1 drivers
v0x558b31d954b0_0 .net/s "leak_factor", 15 0, o0x7f1478ec1e88;  alias, 0 drivers
v0x558b31d95550_0 .net "lr_valid_in", 0 0, v0x558b31d91f40_0;  alias, 1 drivers
v0x558b31d95620_0 .var "lr_valid_out", 0 0;
v0x558b31d95710_0 .net/s "mul_out", 15 0, L_0x558b31dcd9c0;  1 drivers
v0x558b31d95800_0 .var/s "out", 15 0;
v0x558b31d958a0_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
S_0x558b31d930e0 .scope module, "mul_inst" "fxp_mul" 6 15, 7 278 0, S_0x558b31d92e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31d932e0 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x558b31d93320 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x558b31d93360 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x558b31d933a0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x558b31d933e0 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x558b31d93420 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x558b31d93460 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x558b31d934a0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x558b31d934e0 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x558b31d94cc0_0 .net/s *"_ivl_0", 31 0, L_0x558b31dcd650;  1 drivers
v0x558b31d94da0_0 .net/s *"_ivl_2", 31 0, L_0x558b31dcd7b0;  1 drivers
v0x558b31d94e80_0 .net "ina", 15 0, v0x558b31d92230_0;  alias, 1 drivers
v0x558b31d94f50_0 .net "inb", 15 0, o0x7f1478ec1e88;  alias, 0 drivers
v0x558b31d95010_0 .net "out", 15 0, L_0x558b31dcd9c0;  alias, 1 drivers
v0x558b31d95120_0 .net "overflow", 0 0, v0x558b31d94b80_0;  1 drivers
v0x558b31d951f0_0 .net/s "res", 31 0, L_0x558b31dcd880;  1 drivers
L_0x558b31dcd650 .extend/s 32, v0x558b31d92230_0;
L_0x558b31dcd7b0 .extend/s 32, o0x7f1478ec1e88;
L_0x558b31dcd880 .arith/mult 32, L_0x558b31dcd650, L_0x558b31dcd7b0;
S_0x558b31d93920 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x558b31d930e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31d93b20 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31d93b60 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x558b31d93ba0 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x558b31d93be0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31d93c20 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31d945c0_0 .net "in", 31 0, L_0x558b31dcd880;  alias, 1 drivers
v0x558b31d946c0_0 .var "ini", 15 0;
v0x558b31d947a0_0 .var "inr", 23 0;
v0x558b31d94890_0 .net "out", 15 0, L_0x558b31dcd9c0;  alias, 1 drivers
v0x558b31d94970_0 .var "outf", 7 0;
v0x558b31d94aa0_0 .var "outi", 7 0;
v0x558b31d94b80_0 .var "overflow", 0 0;
L_0x558b31dcd9c0 .concat [ 8 8 0 0], v0x558b31d94970_0, v0x558b31d94aa0_0;
S_0x558b31d93f60 .scope generate, "genblk1" "genblk1" 7 41, 7 41 0, S_0x558b31d93920;
 .timescale -9 -12;
S_0x558b31d94160 .scope generate, "genblk1" "genblk1" 7 44, 7 44 0, S_0x558b31d93f60;
 .timescale -9 -12;
E_0x558b31d833f0 .event anyedge, v0x558b31d945c0_0, v0x558b31d947a0_0;
S_0x558b31d943a0 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31d93920;
 .timescale -9 -12;
E_0x558b31d843e0 .event anyedge, v0x558b31d947a0_0, v0x558b31d946c0_0;
S_0x558b31d95ab0 .scope module, "leaky_relu_22" "leaky_relu" 3 137, 6 4 0, S_0x558b31d6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_valid_in";
    .port_info 3 /INPUT 16 "input_in";
    .port_info 4 /INPUT 16 "leak_factor";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /OUTPUT 1 "lr_valid_out";
v0x558b31d98110_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31d981d0_0 .net/s "input_in", 15 0, v0x558b31d92ba0_0;  alias, 1 drivers
v0x558b31d982e0_0 .net/s "leak_factor", 15 0, o0x7f1478ec1e88;  alias, 0 drivers
v0x558b31d98380_0 .net "lr_valid_in", 0 0, v0x558b31d92930_0;  alias, 1 drivers
v0x558b31d98420_0 .var "lr_valid_out", 0 0;
v0x558b31d98510_0 .net/s "mul_out", 15 0, L_0x558b31dcdda0;  1 drivers
v0x558b31d98600_0 .var/s "out", 15 0;
v0x558b31d986a0_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
S_0x558b31d95cf0 .scope module, "mul_inst" "fxp_mul" 6 15, 7 278 0, S_0x558b31d95ab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31d95ef0 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x558b31d95f30 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x558b31d95f70 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x558b31d95fb0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x558b31d95ff0 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x558b31d96030 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x558b31d96070 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x558b31d960b0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x558b31d960f0 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x558b31d97aa0_0 .net/s *"_ivl_0", 31 0, L_0x558b31dcda60;  1 drivers
v0x558b31d97b80_0 .net/s *"_ivl_2", 31 0, L_0x558b31dcdb90;  1 drivers
v0x558b31d97c60_0 .net "ina", 15 0, v0x558b31d92ba0_0;  alias, 1 drivers
v0x558b31d97d30_0 .net "inb", 15 0, o0x7f1478ec1e88;  alias, 0 drivers
v0x558b31d97e20_0 .net "out", 15 0, L_0x558b31dcdda0;  alias, 1 drivers
v0x558b31d97f30_0 .net "overflow", 0 0, v0x558b31d97960_0;  1 drivers
v0x558b31d97fd0_0 .net/s "res", 31 0, L_0x558b31dcdc60;  1 drivers
L_0x558b31dcda60 .extend/s 32, v0x558b31d92ba0_0;
L_0x558b31dcdb90 .extend/s 32, o0x7f1478ec1e88;
L_0x558b31dcdc60 .arith/mult 32, L_0x558b31dcda60, L_0x558b31dcdb90;
S_0x558b31d96680 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x558b31d95cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31d96880 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31d968c0 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x558b31d96900 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x558b31d96940 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31d96980 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31d973a0_0 .net "in", 31 0, L_0x558b31dcdc60;  alias, 1 drivers
v0x558b31d974a0_0 .var "ini", 15 0;
v0x558b31d97580_0 .var "inr", 23 0;
v0x558b31d97670_0 .net "out", 15 0, L_0x558b31dcdda0;  alias, 1 drivers
v0x558b31d97750_0 .var "outf", 7 0;
v0x558b31d97880_0 .var "outi", 7 0;
v0x558b31d97960_0 .var "overflow", 0 0;
L_0x558b31dcdda0 .concat [ 8 8 0 0], v0x558b31d97750_0, v0x558b31d97880_0;
S_0x558b31d96cc0 .scope generate, "genblk1" "genblk1" 7 41, 7 41 0, S_0x558b31d96680;
 .timescale -9 -12;
S_0x558b31d96ec0 .scope generate, "genblk1" "genblk1" 7 44, 7 44 0, S_0x558b31d96cc0;
 .timescale -9 -12;
E_0x558b31d970c0 .event anyedge, v0x558b31d973a0_0, v0x558b31d97580_0;
S_0x558b31d97140 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31d96680;
 .timescale -9 -12;
E_0x558b31d97340 .event anyedge, v0x558b31d97580_0, v0x558b31d974a0_0;
S_0x558b31d98840 .scope module, "systolic_inst" "systolic" 3 84, 8 6 0, S_0x558b31d6f7d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "load_weights";
    .port_info 4 /INPUT 16 "input_11";
    .port_info 5 /INPUT 16 "input_21";
    .port_info 6 /INPUT 16 "weight_11";
    .port_info 7 /INPUT 16 "weight_12";
    .port_info 8 /INPUT 16 "weight_21";
    .port_info 9 /INPUT 16 "weight_22";
    .port_info 10 /OUTPUT 16 "out_21";
    .port_info 11 /OUTPUT 16 "out_22";
    .port_info 12 /OUTPUT 1 "valid_out_21";
    .port_info 13 /OUTPUT 1 "valid_out_22";
L_0x558b31dcaf70 .functor BUFZ 1, v0x558b31daf8a0_0, C4<0>, C4<0>, C4<0>;
L_0x558b31dcb070 .functor BUFZ 1, v0x558b31db7470_0, C4<0>, C4<0>, C4<0>;
v0x558b31db7bb0_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31db7c70_0 .net "input_11", 15 0, v0x558b31d78f50_0;  alias, 1 drivers
v0x558b31db7d30_0 .net "input_11_out", 15 0, v0x558b31d9fce0_0;  1 drivers
v0x558b31db7e00_0 .net "input_21", 15 0, v0x558b31d91380_0;  alias, 1 drivers
v0x558b31db7ec0_0 .net "input_21_out", 15 0, v0x558b31daf540_0;  1 drivers
v0x558b31db7f80_0 .net "load_weights", 0 0, o0x7f1478ec2f08;  alias, 0 drivers
v0x558b31db80b0_0 .net "out_21", 15 0, v0x558b31dafa20_0;  alias, 1 drivers
v0x558b31db8170_0 .net "out_22", 15 0, v0x558b31db75d0_0;  alias, 1 drivers
v0x558b31db8280_0 .net "pe_valid_out_11", 0 0, v0x558b31da0010_0;  1 drivers
v0x558b31db83b0_0 .net "pe_valid_out_12", 0 0, v0x558b31da7b20_0;  1 drivers
v0x558b31db8450_0 .net "pe_valid_out_21", 0 0, v0x558b31daf8a0_0;  1 drivers
v0x558b31db84f0_0 .net "pe_valid_out_22", 0 0, v0x558b31db7470_0;  1 drivers
v0x558b31db8590_0 .net "psum_11", 15 0, v0x558b31da01e0_0;  1 drivers
v0x558b31db86c0_0 .net "psum_12", 15 0, v0x558b31da7c80_0;  1 drivers
v0x558b31db87f0_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
v0x558b31db8890_0 .net "start", 0 0, v0x558b31d90420_0;  alias, 1 drivers
v0x558b31db8930_0 .net "valid_out_21", 0 0, L_0x558b31dcaf70;  alias, 1 drivers
v0x558b31db8ae0_0 .net "valid_out_22", 0 0, L_0x558b31dcb070;  alias, 1 drivers
v0x558b31db8b80_0 .net "weight_11", 15 0, o0x7f1478ec2f98;  alias, 0 drivers
v0x558b31db8c50_0 .net "weight_12", 15 0, o0x7f1478ec3bc8;  alias, 0 drivers
v0x558b31db8d20_0 .net "weight_21", 15 0, o0x7f1478ec47c8;  alias, 0 drivers
v0x558b31db8df0_0 .net "weight_22", 15 0, o0x7f1478ec5398;  alias, 0 drivers
L_0x7f1478e78018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558b31db8ec0_0 .net "zero_wire_inputs", 15 0, L_0x7f1478e78018;  1 drivers
L_0x7f1478e78060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
RS_0x7f1478ec3b38 .resolv tri, v0x558b31da7830_0, v0x558b31db71a0_0, L_0x7f1478e78060;
v0x558b31db8f60_0 .net8 "zero_wire_outputs", 15 0, RS_0x7f1478ec3b38;  3 drivers
S_0x558b31d98b80 .scope module, "pe11" "pe" 8 51, 9 4 0, S_0x558b31d98840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x558b31d98d80 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x558b31d9fb10_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31d9fbd0_0 .net/s "input_in", 15 0, v0x558b31d78f50_0;  alias, 1 drivers
v0x558b31d9fce0_0 .var/s "input_out", 15 0;
v0x558b31d9fda0_0 .net "load_weight", 0 0, o0x7f1478ec2f08;  alias, 0 drivers
v0x558b31d9fe60_0 .net/s "mult_out", 15 0, L_0x558b31dcb470;  1 drivers
v0x558b31d9ff70_0 .net "pe_valid_in", 0 0, v0x558b31d90420_0;  alias, 1 drivers
v0x558b31da0010_0 .var "pe_valid_out", 0 0;
v0x558b31da00d0_0 .net/s "psum_in", 15 0, L_0x7f1478e78018;  alias, 1 drivers
v0x558b31da01e0_0 .var/s "psum_out", 15 0;
v0x558b31da0350_0 .net/s "psum_reg", 15 0, L_0x558b31dcba30;  1 drivers
v0x558b31da0410_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
v0x558b31da04b0_0 .net/s "weight", 15 0, o0x7f1478ec2f98;  alias, 0 drivers
v0x558b31da0590_0 .var/s "weight_reg", 15 0;
E_0x558b31cf4790 .event posedge, v0x558b31d90680_0, v0x558b31d904e0_0;
S_0x558b31d98f90 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x558b31d98b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31d99190 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x558b31d991d0 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x558b31d99210 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x558b31d99250 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x558b31d99290 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x558b31d992d0 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x558b31d99310 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x558b31d99350 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x558b31d99390 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x558b31d993d0 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x558b31d99410 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x558b31d9cfa0_0 .net/s *"_ivl_0", 16 0, L_0x558b31dcb510;  1 drivers
v0x558b31d9d080_0 .net/s *"_ivl_2", 16 0, L_0x558b31dcb600;  1 drivers
v0x558b31d9d160_0 .net "ina", 15 0, L_0x558b31dcb470;  alias, 1 drivers
v0x558b31d9d230_0 .net "inaz", 15 0, L_0x558b31dcb8f0;  1 drivers
v0x558b31d9d300_0 .net "inb", 15 0, L_0x7f1478e78018;  alias, 1 drivers
v0x558b31d9d3f0_0 .net "inbz", 15 0, L_0x558b31dcb990;  1 drivers
v0x558b31d9d4c0_0 .net "out", 15 0, L_0x558b31dcba30;  alias, 1 drivers
v0x558b31d9d590_0 .net "overflow", 0 0, v0x558b31d9ce60_0;  1 drivers
v0x558b31d9d660_0 .net/s "res", 16 0, L_0x558b31dcb6f0;  1 drivers
L_0x558b31dcb510 .extend/s 17, L_0x558b31dcb8f0;
L_0x558b31dcb600 .extend/s 17, L_0x558b31dcb990;
L_0x558b31dcb6f0 .arith/sum 17, L_0x558b31dcb510, L_0x558b31dcb600;
S_0x558b31d99a10 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x558b31d98f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31d99c10 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31d99c50 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31d99c90 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31d99cd0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31d99d10 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31d9a530_0 .net "in", 15 0, L_0x558b31dcb470;  alias, 1 drivers
v0x558b31d9a630_0 .var "ini", 7 0;
v0x558b31d9a710_0 .var "inr", 15 0;
v0x558b31d9a800_0 .net "out", 15 0, L_0x558b31dcb8f0;  alias, 1 drivers
v0x558b31d9a8e0_0 .var "outf", 7 0;
v0x558b31d9aa10_0 .var "outi", 7 0;
v0x558b31d9aaf0_0 .var "overflow", 0 0;
L_0x558b31dcb8f0 .concat [ 8 8 0 0], v0x558b31d9a8e0_0, v0x558b31d9aa10_0;
S_0x558b31d9a050 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31d99a10;
 .timescale -9 -12;
E_0x558b31d9a250 .event anyedge, v0x558b31d9a530_0;
S_0x558b31d9a2d0 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31d99a10;
 .timescale -9 -12;
E_0x558b31d9a4d0 .event anyedge, v0x558b31d9a710_0, v0x558b31d9a630_0;
S_0x558b31d9ac30 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x558b31d98f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31d9ae10 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31d9ae50 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31d9ae90 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31d9aed0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31d9af10 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31d9b6e0_0 .net "in", 15 0, L_0x7f1478e78018;  alias, 1 drivers
v0x558b31d9b7e0_0 .var "ini", 7 0;
v0x558b31d9b8c0_0 .var "inr", 15 0;
v0x558b31d9b9b0_0 .net "out", 15 0, L_0x558b31dcb990;  alias, 1 drivers
v0x558b31d9ba90_0 .var "outf", 7 0;
v0x558b31d9bbc0_0 .var "outi", 7 0;
v0x558b31d9bca0_0 .var "overflow", 0 0;
L_0x558b31dcb990 .concat [ 8 8 0 0], v0x558b31d9ba90_0, v0x558b31d9bbc0_0;
S_0x558b31d9b200 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31d9ac30;
 .timescale -9 -12;
E_0x558b31d9b400 .event anyedge, v0x558b31d9b6e0_0;
S_0x558b31d9b480 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31d9ac30;
 .timescale -9 -12;
E_0x558b31d9b680 .event anyedge, v0x558b31d9b8c0_0, v0x558b31d9b7e0_0;
S_0x558b31d9bde0 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x558b31d98f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31d9bfc0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31d9c000 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31d9c040 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x558b31d9c080 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31d9c0c0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31d9c8a0_0 .net "in", 16 0, L_0x558b31dcb6f0;  alias, 1 drivers
v0x558b31d9c9a0_0 .var "ini", 8 0;
v0x558b31d9ca80_0 .var "inr", 16 0;
v0x558b31d9cb70_0 .net "out", 15 0, L_0x558b31dcba30;  alias, 1 drivers
v0x558b31d9cc50_0 .var "outf", 7 0;
v0x558b31d9cd80_0 .var "outi", 7 0;
v0x558b31d9ce60_0 .var "overflow", 0 0;
L_0x558b31dcba30 .concat [ 8 8 0 0], v0x558b31d9cc50_0, v0x558b31d9cd80_0;
S_0x558b31d9c3e0 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31d9bde0;
 .timescale -9 -12;
E_0x558b31d9c5c0 .event anyedge, v0x558b31d9c8a0_0;
S_0x558b31d9c640 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31d9bde0;
 .timescale -9 -12;
E_0x558b31d9c840 .event anyedge, v0x558b31d9ca80_0, v0x558b31d9c9a0_0;
S_0x558b31d9d7a0 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x558b31d98b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31d9d950 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x558b31d9d990 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x558b31d9d9d0 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x558b31d9da10 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x558b31d9da50 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x558b31d9da90 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x558b31d9dad0 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x558b31d9db10 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x558b31d9db50 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x558b31d9f4e0_0 .net/s *"_ivl_0", 31 0, L_0x558b31dcb150;  1 drivers
v0x558b31d9f5c0_0 .net/s *"_ivl_2", 31 0, L_0x558b31dcb1f0;  1 drivers
v0x558b31d9f6a0_0 .net "ina", 15 0, v0x558b31d78f50_0;  alias, 1 drivers
v0x558b31d9f740_0 .net "inb", 15 0, v0x558b31da0590_0;  1 drivers
v0x558b31d9f800_0 .net "out", 15 0, L_0x558b31dcb470;  alias, 1 drivers
v0x558b31d9f910_0 .net "overflow", 0 0, v0x558b31d9f3a0_0;  1 drivers
v0x558b31d9f9b0_0 .net/s "res", 31 0, L_0x558b31dcb2e0;  1 drivers
L_0x558b31dcb150 .extend/s 32, v0x558b31d78f50_0;
L_0x558b31dcb1f0 .extend/s 32, v0x558b31da0590_0;
L_0x558b31dcb2e0 .arith/mult 32, L_0x558b31dcb150, L_0x558b31dcb1f0;
S_0x558b31d9e0b0 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x558b31d9d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31d9e290 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31d9e2d0 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x558b31d9e310 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x558b31d9e350 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31d9e390 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31d9edb0_0 .net "in", 31 0, L_0x558b31dcb2e0;  alias, 1 drivers
v0x558b31d9eeb0_0 .var "ini", 15 0;
v0x558b31d9ef90_0 .var "inr", 23 0;
v0x558b31d9f080_0 .net "out", 15 0, L_0x558b31dcb470;  alias, 1 drivers
v0x558b31d9f190_0 .var "outf", 7 0;
v0x558b31d9f2c0_0 .var "outi", 7 0;
v0x558b31d9f3a0_0 .var "overflow", 0 0;
L_0x558b31dcb470 .concat [ 8 8 0 0], v0x558b31d9f190_0, v0x558b31d9f2c0_0;
S_0x558b31d9e6d0 .scope generate, "genblk1" "genblk1" 7 41, 7 41 0, S_0x558b31d9e0b0;
 .timescale -9 -12;
S_0x558b31d9e8d0 .scope generate, "genblk1" "genblk1" 7 44, 7 44 0, S_0x558b31d9e6d0;
 .timescale -9 -12;
E_0x558b31d9ead0 .event anyedge, v0x558b31d9edb0_0, v0x558b31d9ef90_0;
S_0x558b31d9eb50 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31d9e0b0;
 .timescale -9 -12;
E_0x558b31d9ed50 .event anyedge, v0x558b31d9ef90_0, v0x558b31d9eeb0_0;
S_0x558b31da07d0 .scope module, "pe12" "pe" 8 66, 9 4 0, S_0x558b31d98840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x558b31da09d0 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x558b31da7660_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31da7720_0 .net/s "input_in", 15 0, v0x558b31d9fce0_0;  alias, 1 drivers
v0x558b31da7830_0 .var/s "input_out", 15 0;
v0x558b31da78f0_0 .net "load_weight", 0 0, o0x7f1478ec2f08;  alias, 0 drivers
v0x558b31da7990_0 .net/s "mult_out", 15 0, L_0x558b31dcbda0;  1 drivers
v0x558b31da7a80_0 .net "pe_valid_in", 0 0, v0x558b31da0010_0;  alias, 1 drivers
v0x558b31da7b20_0 .var "pe_valid_out", 0 0;
v0x558b31da7bc0_0 .net/s "psum_in", 15 0, L_0x7f1478e78018;  alias, 1 drivers
v0x558b31da7c80_0 .var/s "psum_out", 15 0;
v0x558b31da7df0_0 .net/s "psum_reg", 15 0, L_0x558b31dcc2f0;  1 drivers
v0x558b31da7eb0_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
v0x558b31da7f50_0 .net/s "weight", 15 0, o0x7f1478ec3bc8;  alias, 0 drivers
v0x558b31da8030_0 .var/s "weight_reg", 15 0;
S_0x558b31da0c00 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x558b31da07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31da0de0 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x558b31da0e20 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x558b31da0e60 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x558b31da0ea0 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x558b31da0ee0 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x558b31da0f20 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x558b31da0f60 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x558b31da0fa0 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x558b31da0fe0 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x558b31da1020 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x558b31da1060 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x558b31da4ac0_0 .net/s *"_ivl_0", 16 0, L_0x558b31dcbe40;  1 drivers
v0x558b31da4ba0_0 .net/s *"_ivl_2", 16 0, L_0x558b31dcbf30;  1 drivers
v0x558b31da4c80_0 .net "ina", 15 0, L_0x558b31dcbda0;  alias, 1 drivers
v0x558b31da4d50_0 .net "inaz", 15 0, L_0x558b31dcc1b0;  1 drivers
v0x558b31da4e20_0 .net "inb", 15 0, L_0x7f1478e78018;  alias, 1 drivers
v0x558b31da4f10_0 .net "inbz", 15 0, L_0x558b31dcc250;  1 drivers
v0x558b31da4fd0_0 .net "out", 15 0, L_0x558b31dcc2f0;  alias, 1 drivers
v0x558b31da50a0_0 .net "overflow", 0 0, v0x558b31da4980_0;  1 drivers
v0x558b31da5170_0 .net/s "res", 16 0, L_0x558b31dcc020;  1 drivers
L_0x558b31dcbe40 .extend/s 17, L_0x558b31dcc1b0;
L_0x558b31dcbf30 .extend/s 17, L_0x558b31dcc250;
L_0x558b31dcc020 .arith/sum 17, L_0x558b31dcbe40, L_0x558b31dcbf30;
S_0x558b31da15d0 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x558b31da0c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31da17d0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31da1810 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31da1850 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31da1890 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31da18d0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31da20f0_0 .net "in", 15 0, L_0x558b31dcbda0;  alias, 1 drivers
v0x558b31da21f0_0 .var "ini", 7 0;
v0x558b31da22d0_0 .var "inr", 15 0;
v0x558b31da23c0_0 .net "out", 15 0, L_0x558b31dcc1b0;  alias, 1 drivers
v0x558b31da24a0_0 .var "outf", 7 0;
v0x558b31da25d0_0 .var "outi", 7 0;
v0x558b31da26b0_0 .var "overflow", 0 0;
L_0x558b31dcc1b0 .concat [ 8 8 0 0], v0x558b31da24a0_0, v0x558b31da25d0_0;
S_0x558b31da1c10 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31da15d0;
 .timescale -9 -12;
E_0x558b31da1e10 .event anyedge, v0x558b31da20f0_0;
S_0x558b31da1e90 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31da15d0;
 .timescale -9 -12;
E_0x558b31da2090 .event anyedge, v0x558b31da22d0_0, v0x558b31da21f0_0;
S_0x558b31da27f0 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x558b31da0c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31da29d0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31da2a10 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31da2a50 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31da2a90 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31da2ad0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31da3220_0 .net "in", 15 0, L_0x7f1478e78018;  alias, 1 drivers
v0x558b31da3300_0 .var "ini", 7 0;
v0x558b31da33e0_0 .var "inr", 15 0;
v0x558b31da34d0_0 .net "out", 15 0, L_0x558b31dcc250;  alias, 1 drivers
v0x558b31da35b0_0 .var "outf", 7 0;
v0x558b31da36e0_0 .var "outi", 7 0;
v0x558b31da37c0_0 .var "overflow", 0 0;
L_0x558b31dcc250 .concat [ 8 8 0 0], v0x558b31da35b0_0, v0x558b31da36e0_0;
S_0x558b31da2dc0 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31da27f0;
 .timescale -9 -12;
S_0x558b31da2fc0 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31da27f0;
 .timescale -9 -12;
E_0x558b31da31c0 .event anyedge, v0x558b31da33e0_0, v0x558b31da3300_0;
S_0x558b31da3900 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x558b31da0c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31da3ae0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31da3b20 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31da3b60 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x558b31da3ba0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31da3be0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31da43c0_0 .net "in", 16 0, L_0x558b31dcc020;  alias, 1 drivers
v0x558b31da44c0_0 .var "ini", 8 0;
v0x558b31da45a0_0 .var "inr", 16 0;
v0x558b31da4690_0 .net "out", 15 0, L_0x558b31dcc2f0;  alias, 1 drivers
v0x558b31da4770_0 .var "outf", 7 0;
v0x558b31da48a0_0 .var "outi", 7 0;
v0x558b31da4980_0 .var "overflow", 0 0;
L_0x558b31dcc2f0 .concat [ 8 8 0 0], v0x558b31da4770_0, v0x558b31da48a0_0;
S_0x558b31da3f00 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31da3900;
 .timescale -9 -12;
E_0x558b31da40e0 .event anyedge, v0x558b31da43c0_0;
S_0x558b31da4160 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31da3900;
 .timescale -9 -12;
E_0x558b31da4360 .event anyedge, v0x558b31da45a0_0, v0x558b31da44c0_0;
S_0x558b31da5340 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x558b31da07d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31da54f0 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x558b31da5530 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x558b31da5570 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x558b31da55b0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x558b31da55f0 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x558b31da5630 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x558b31da5670 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x558b31da56b0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x558b31da56f0 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x558b31da7030_0 .net/s *"_ivl_0", 31 0, L_0x558b31dcbad0;  1 drivers
v0x558b31da7110_0 .net/s *"_ivl_2", 31 0, L_0x558b31dcbb70;  1 drivers
v0x558b31da71f0_0 .net "ina", 15 0, v0x558b31d9fce0_0;  alias, 1 drivers
v0x558b31da7290_0 .net "inb", 15 0, v0x558b31da8030_0;  1 drivers
v0x558b31da7350_0 .net "out", 15 0, L_0x558b31dcbda0;  alias, 1 drivers
v0x558b31da7460_0 .net "overflow", 0 0, v0x558b31da6ef0_0;  1 drivers
v0x558b31da7500_0 .net/s "res", 31 0, L_0x558b31dcbc10;  1 drivers
L_0x558b31dcbad0 .extend/s 32, v0x558b31d9fce0_0;
L_0x558b31dcbb70 .extend/s 32, v0x558b31da8030_0;
L_0x558b31dcbc10 .arith/mult 32, L_0x558b31dcbad0, L_0x558b31dcbb70;
S_0x558b31da5c50 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x558b31da5340;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31da5de0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31da5e20 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x558b31da5e60 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x558b31da5ea0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31da5ee0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31da6900_0 .net "in", 31 0, L_0x558b31dcbc10;  alias, 1 drivers
v0x558b31da6a00_0 .var "ini", 15 0;
v0x558b31da6ae0_0 .var "inr", 23 0;
v0x558b31da6bd0_0 .net "out", 15 0, L_0x558b31dcbda0;  alias, 1 drivers
v0x558b31da6ce0_0 .var "outf", 7 0;
v0x558b31da6e10_0 .var "outi", 7 0;
v0x558b31da6ef0_0 .var "overflow", 0 0;
L_0x558b31dcbda0 .concat [ 8 8 0 0], v0x558b31da6ce0_0, v0x558b31da6e10_0;
S_0x558b31da6220 .scope generate, "genblk1" "genblk1" 7 41, 7 41 0, S_0x558b31da5c50;
 .timescale -9 -12;
S_0x558b31da6420 .scope generate, "genblk1" "genblk1" 7 44, 7 44 0, S_0x558b31da6220;
 .timescale -9 -12;
E_0x558b31da6620 .event anyedge, v0x558b31da6900_0, v0x558b31da6ae0_0;
S_0x558b31da66a0 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31da5c50;
 .timescale -9 -12;
E_0x558b31da68a0 .event anyedge, v0x558b31da6ae0_0, v0x558b31da6a00_0;
S_0x558b31da8270 .scope module, "pe21" "pe" 8 82, 9 4 0, S_0x558b31d98840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x558b31da8430 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x558b31daf260_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31daf430_0 .net/s "input_in", 15 0, v0x558b31d91380_0;  alias, 1 drivers
v0x558b31daf540_0 .var/s "input_out", 15 0;
v0x558b31daf600_0 .net "load_weight", 0 0, o0x7f1478ec2f08;  alias, 0 drivers
v0x558b31daf6f0_0 .net/s "mult_out", 15 0, L_0x558b31dcc6b0;  1 drivers
v0x558b31daf800_0 .net "pe_valid_in", 0 0, v0x558b31da0010_0;  alias, 1 drivers
v0x558b31daf8a0_0 .var "pe_valid_out", 0 0;
v0x558b31daf960_0 .net/s "psum_in", 15 0, v0x558b31da01e0_0;  alias, 1 drivers
v0x558b31dafa20_0 .var/s "psum_out", 15 0;
v0x558b31dafae0_0 .net/s "psum_reg", 15 0, L_0x558b31dccc00;  1 drivers
v0x558b31dafb80_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
v0x558b31dafd30_0 .net/s "weight", 15 0, o0x7f1478ec47c8;  alias, 0 drivers
v0x558b31dafe10_0 .var/s "weight_reg", 15 0;
S_0x558b31da8690 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x558b31da8270;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31da8870 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x558b31da88b0 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x558b31da88f0 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x558b31da8930 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x558b31da8970 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x558b31da89b0 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x558b31da89f0 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x558b31da8a30 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x558b31da8a70 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x558b31da8ab0 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x558b31da8af0 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x558b31dac670_0 .net/s *"_ivl_0", 16 0, L_0x558b31dcc750;  1 drivers
v0x558b31dac750_0 .net/s *"_ivl_2", 16 0, L_0x558b31dcc840;  1 drivers
v0x558b31dac830_0 .net "ina", 15 0, L_0x558b31dcc6b0;  alias, 1 drivers
v0x558b31dac900_0 .net "inaz", 15 0, L_0x558b31dccac0;  1 drivers
v0x558b31dac9d0_0 .net "inb", 15 0, v0x558b31da01e0_0;  alias, 1 drivers
v0x558b31dacb10_0 .net "inbz", 15 0, L_0x558b31dccb60;  1 drivers
v0x558b31dacbd0_0 .net "out", 15 0, L_0x558b31dccc00;  alias, 1 drivers
v0x558b31dacc70_0 .net "overflow", 0 0, v0x558b31dac530_0;  1 drivers
v0x558b31dacd40_0 .net/s "res", 16 0, L_0x558b31dcc930;  1 drivers
L_0x558b31dcc750 .extend/s 17, L_0x558b31dccac0;
L_0x558b31dcc840 .extend/s 17, L_0x558b31dccb60;
L_0x558b31dcc930 .arith/sum 17, L_0x558b31dcc750, L_0x558b31dcc840;
S_0x558b31da90f0 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x558b31da8690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31da92f0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31da9330 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31da9370 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31da93b0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31da93f0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31da9c10_0 .net "in", 15 0, L_0x558b31dcc6b0;  alias, 1 drivers
v0x558b31da9d10_0 .var "ini", 7 0;
v0x558b31da9df0_0 .var "inr", 15 0;
v0x558b31da9ee0_0 .net "out", 15 0, L_0x558b31dccac0;  alias, 1 drivers
v0x558b31da9fc0_0 .var "outf", 7 0;
v0x558b31daa0f0_0 .var "outi", 7 0;
v0x558b31daa1d0_0 .var "overflow", 0 0;
L_0x558b31dccac0 .concat [ 8 8 0 0], v0x558b31da9fc0_0, v0x558b31daa0f0_0;
S_0x558b31da9730 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31da90f0;
 .timescale -9 -12;
E_0x558b31da9930 .event anyedge, v0x558b31da9c10_0;
S_0x558b31da99b0 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31da90f0;
 .timescale -9 -12;
E_0x558b31da9bb0 .event anyedge, v0x558b31da9df0_0, v0x558b31da9d10_0;
S_0x558b31daa310 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x558b31da8690;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31daa4f0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31daa530 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31daa570 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31daa5b0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31daa5f0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31daadc0_0 .net "in", 15 0, v0x558b31da01e0_0;  alias, 1 drivers
v0x558b31daaed0_0 .var "ini", 7 0;
v0x558b31daaf90_0 .var "inr", 15 0;
v0x558b31dab080_0 .net "out", 15 0, L_0x558b31dccb60;  alias, 1 drivers
v0x558b31dab160_0 .var "outf", 7 0;
v0x558b31dab290_0 .var "outi", 7 0;
v0x558b31dab370_0 .var "overflow", 0 0;
L_0x558b31dccb60 .concat [ 8 8 0 0], v0x558b31dab160_0, v0x558b31dab290_0;
S_0x558b31daa8e0 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31daa310;
 .timescale -9 -12;
E_0x558b31daaae0 .event anyedge, v0x558b31da01e0_0;
S_0x558b31daab60 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31daa310;
 .timescale -9 -12;
E_0x558b31daad60 .event anyedge, v0x558b31daaf90_0, v0x558b31daaed0_0;
S_0x558b31dab4b0 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x558b31da8690;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31dab690 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31dab6d0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31dab710 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x558b31dab750 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31dab790 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31dabf70_0 .net "in", 16 0, L_0x558b31dcc930;  alias, 1 drivers
v0x558b31dac070_0 .var "ini", 8 0;
v0x558b31dac150_0 .var "inr", 16 0;
v0x558b31dac240_0 .net "out", 15 0, L_0x558b31dccc00;  alias, 1 drivers
v0x558b31dac320_0 .var "outf", 7 0;
v0x558b31dac450_0 .var "outi", 7 0;
v0x558b31dac530_0 .var "overflow", 0 0;
L_0x558b31dccc00 .concat [ 8 8 0 0], v0x558b31dac320_0, v0x558b31dac450_0;
S_0x558b31dabab0 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31dab4b0;
 .timescale -9 -12;
E_0x558b31dabc90 .event anyedge, v0x558b31dabf70_0;
S_0x558b31dabd10 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31dab4b0;
 .timescale -9 -12;
E_0x558b31dabf10 .event anyedge, v0x558b31dac150_0, v0x558b31dac070_0;
S_0x558b31dace80 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x558b31da8270;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31dad030 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x558b31dad070 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x558b31dad0b0 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x558b31dad0f0 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x558b31dad130 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x558b31dad170 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x558b31dad1b0 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x558b31dad1f0 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x558b31dad230 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x558b31daec30_0 .net/s *"_ivl_0", 31 0, L_0x558b31dcc390;  1 drivers
v0x558b31daed10_0 .net/s *"_ivl_2", 31 0, L_0x558b31dcc430;  1 drivers
v0x558b31daedf0_0 .net "ina", 15 0, v0x558b31d91380_0;  alias, 1 drivers
v0x558b31daee90_0 .net "inb", 15 0, v0x558b31dafe10_0;  1 drivers
v0x558b31daef50_0 .net "out", 15 0, L_0x558b31dcc6b0;  alias, 1 drivers
v0x558b31daf060_0 .net "overflow", 0 0, v0x558b31daeaf0_0;  1 drivers
v0x558b31daf100_0 .net/s "res", 31 0, L_0x558b31dcc520;  1 drivers
L_0x558b31dcc390 .extend/s 32, v0x558b31d91380_0;
L_0x558b31dcc430 .extend/s 32, v0x558b31dafe10_0;
L_0x558b31dcc520 .arith/mult 32, L_0x558b31dcc390, L_0x558b31dcc430;
S_0x558b31dad800 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x558b31dace80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31dad9e0 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31dada20 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x558b31dada60 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x558b31dadaa0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31dadae0 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31dae500_0 .net "in", 31 0, L_0x558b31dcc520;  alias, 1 drivers
v0x558b31dae600_0 .var "ini", 15 0;
v0x558b31dae6e0_0 .var "inr", 23 0;
v0x558b31dae7d0_0 .net "out", 15 0, L_0x558b31dcc6b0;  alias, 1 drivers
v0x558b31dae8e0_0 .var "outf", 7 0;
v0x558b31daea10_0 .var "outi", 7 0;
v0x558b31daeaf0_0 .var "overflow", 0 0;
L_0x558b31dcc6b0 .concat [ 8 8 0 0], v0x558b31dae8e0_0, v0x558b31daea10_0;
S_0x558b31dade20 .scope generate, "genblk1" "genblk1" 7 41, 7 41 0, S_0x558b31dad800;
 .timescale -9 -12;
S_0x558b31dae020 .scope generate, "genblk1" "genblk1" 7 44, 7 44 0, S_0x558b31dade20;
 .timescale -9 -12;
E_0x558b31dae220 .event anyedge, v0x558b31dae500_0, v0x558b31dae6e0_0;
S_0x558b31dae2a0 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31dad800;
 .timescale -9 -12;
E_0x558b31dae4a0 .event anyedge, v0x558b31dae6e0_0, v0x558b31dae600_0;
S_0x558b31db0050 .scope module, "pe22" "pe" 8 98, 9 4 0, S_0x558b31d98840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "pe_valid_in";
    .port_info 3 /OUTPUT 1 "pe_valid_out";
    .port_info 4 /INPUT 1 "load_weight";
    .port_info 5 /INPUT 16 "input_in";
    .port_info 6 /INPUT 16 "psum_in";
    .port_info 7 /INPUT 16 "weight";
    .port_info 8 /OUTPUT 16 "input_out";
    .port_info 9 /OUTPUT 16 "psum_out";
P_0x558b31db0230 .param/l "DATA_WIDTH" 0 9 5, +C4<00000000000000000000000000010000>;
v0x558b31db6fd0_0 .net "clk", 0 0, o0x7f1478ec11f8;  alias, 0 drivers
v0x558b31db7090_0 .net/s "input_in", 15 0, v0x558b31daf540_0;  alias, 1 drivers
v0x558b31db71a0_0 .var/s "input_out", 15 0;
v0x558b31db7240_0 .net "load_weight", 0 0, o0x7f1478ec2f08;  alias, 0 drivers
v0x558b31db72e0_0 .net/s "mult_out", 15 0, L_0x558b31dcd030;  1 drivers
v0x558b31db73d0_0 .net "pe_valid_in", 0 0, v0x558b31da7b20_0;  alias, 1 drivers
v0x558b31db7470_0 .var "pe_valid_out", 0 0;
v0x558b31db7510_0 .net/s "psum_in", 15 0, v0x558b31da7c80_0;  alias, 1 drivers
v0x558b31db75d0_0 .var/s "psum_out", 15 0;
v0x558b31db7750_0 .net/s "psum_reg", 15 0, L_0x558b31dcd580;  1 drivers
v0x558b31db77f0_0 .net "rst", 0 0, o0x7f1478ec1258;  alias, 0 drivers
v0x558b31db7890_0 .net/s "weight", 15 0, o0x7f1478ec5398;  alias, 0 drivers
v0x558b31db7970_0 .var/s "weight_reg", 15 0;
S_0x558b31db03d0 .scope module, "adder" "fxp_add" 9 37, 7 110 0, S_0x558b31db0050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31db05d0 .param/l "ROUND" 0 7 117, +C4<00000000000000000000000000000001>;
P_0x558b31db0610 .param/l "WIF" 1 7 126, +C4<00000000000000000000000000001000>;
P_0x558b31db0650 .param/l "WIFA" 0 7 112, +C4<00000000000000000000000000001000>;
P_0x558b31db0690 .param/l "WIFB" 0 7 114, +C4<00000000000000000000000000001000>;
P_0x558b31db06d0 .param/l "WII" 1 7 125, +C4<00000000000000000000000000001000>;
P_0x558b31db0710 .param/l "WIIA" 0 7 111, +C4<00000000000000000000000000001000>;
P_0x558b31db0750 .param/l "WIIB" 0 7 113, +C4<00000000000000000000000000001000>;
P_0x558b31db0790 .param/l "WOF" 0 7 116, +C4<00000000000000000000000000001000>;
P_0x558b31db07d0 .param/l "WOI" 0 7 115, +C4<00000000000000000000000000001000>;
P_0x558b31db0810 .param/l "WRF" 1 7 128, +C4<00000000000000000000000000001000>;
P_0x558b31db0850 .param/l "WRI" 1 7 127, +C4<000000000000000000000000000001001>;
v0x558b31db43e0_0 .net/s *"_ivl_0", 16 0, L_0x558b31dcd0d0;  1 drivers
v0x558b31db44c0_0 .net/s *"_ivl_2", 16 0, L_0x558b31dcd1c0;  1 drivers
v0x558b31db45a0_0 .net "ina", 15 0, L_0x558b31dcd030;  alias, 1 drivers
v0x558b31db4670_0 .net "inaz", 15 0, L_0x558b31dcd440;  1 drivers
v0x558b31db4740_0 .net "inb", 15 0, v0x558b31da7c80_0;  alias, 1 drivers
v0x558b31db4880_0 .net "inbz", 15 0, L_0x558b31dcd4e0;  1 drivers
v0x558b31db4940_0 .net "out", 15 0, L_0x558b31dcd580;  alias, 1 drivers
v0x558b31db49e0_0 .net "overflow", 0 0, v0x558b31db42a0_0;  1 drivers
v0x558b31db4ab0_0 .net/s "res", 16 0, L_0x558b31dcd2b0;  1 drivers
L_0x558b31dcd0d0 .extend/s 17, L_0x558b31dcd440;
L_0x558b31dcd1c0 .extend/s 17, L_0x558b31dcd4e0;
L_0x558b31dcd2b0 .arith/sum 17, L_0x558b31dcd0d0, L_0x558b31dcd1c0;
S_0x558b31db0e60 .scope module, "ina_zoom" "fxp_zoom" 7 140, 7 22 0, S_0x558b31db03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31db1060 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31db10a0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31db10e0 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31db1120 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31db1160 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31db1980_0 .net "in", 15 0, L_0x558b31dcd030;  alias, 1 drivers
v0x558b31db1a80_0 .var "ini", 7 0;
v0x558b31db1b60_0 .var "inr", 15 0;
v0x558b31db1c50_0 .net "out", 15 0, L_0x558b31dcd440;  alias, 1 drivers
v0x558b31db1d30_0 .var "outf", 7 0;
v0x558b31db1e60_0 .var "outi", 7 0;
v0x558b31db1f40_0 .var "overflow", 0 0;
L_0x558b31dcd440 .concat [ 8 8 0 0], v0x558b31db1d30_0, v0x558b31db1e60_0;
S_0x558b31db14a0 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31db0e60;
 .timescale -9 -12;
E_0x558b31db16a0 .event anyedge, v0x558b31db1980_0;
S_0x558b31db1720 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31db0e60;
 .timescale -9 -12;
E_0x558b31db1920 .event anyedge, v0x558b31db1b60_0, v0x558b31db1a80_0;
S_0x558b31db2080 .scope module, "inb_zoom" "fxp_zoom" 7 152, 7 22 0, S_0x558b31db03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31db2260 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000000>;
P_0x558b31db22a0 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31db22e0 .param/l "WII" 0 7 23, +C4<00000000000000000000000000001000>;
P_0x558b31db2320 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31db2360 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31db2b30_0 .net "in", 15 0, v0x558b31da7c80_0;  alias, 1 drivers
v0x558b31db2c40_0 .var "ini", 7 0;
v0x558b31db2d00_0 .var "inr", 15 0;
v0x558b31db2df0_0 .net "out", 15 0, L_0x558b31dcd4e0;  alias, 1 drivers
v0x558b31db2ed0_0 .var "outf", 7 0;
v0x558b31db3000_0 .var "outi", 7 0;
v0x558b31db30e0_0 .var "overflow", 0 0;
L_0x558b31dcd4e0 .concat [ 8 8 0 0], v0x558b31db2ed0_0, v0x558b31db3000_0;
S_0x558b31db2650 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31db2080;
 .timescale -9 -12;
E_0x558b31db2850 .event anyedge, v0x558b31da7c80_0;
S_0x558b31db28d0 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31db2080;
 .timescale -9 -12;
E_0x558b31db2ad0 .event anyedge, v0x558b31db2d00_0, v0x558b31db2c40_0;
S_0x558b31db3220 .scope module, "res_zoom" "fxp_zoom" 7 164, 7 22 0, S_0x558b31db03d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31db3400 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31db3440 .param/l "WIF" 0 7 24, +C4<00000000000000000000000000001000>;
P_0x558b31db3480 .param/l "WII" 0 7 23, +C4<000000000000000000000000000001001>;
P_0x558b31db34c0 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31db3500 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31db3ce0_0 .net "in", 16 0, L_0x558b31dcd2b0;  alias, 1 drivers
v0x558b31db3de0_0 .var "ini", 8 0;
v0x558b31db3ec0_0 .var "inr", 16 0;
v0x558b31db3fb0_0 .net "out", 15 0, L_0x558b31dcd580;  alias, 1 drivers
v0x558b31db4090_0 .var "outf", 7 0;
v0x558b31db41c0_0 .var "outi", 7 0;
v0x558b31db42a0_0 .var "overflow", 0 0;
L_0x558b31dcd580 .concat [ 8 8 0 0], v0x558b31db4090_0, v0x558b31db41c0_0;
S_0x558b31db3820 .scope generate, "genblk1" "genblk1" 7 55, 7 55 0, S_0x558b31db3220;
 .timescale -9 -12;
E_0x558b31db3a00 .event anyedge, v0x558b31db3ce0_0;
S_0x558b31db3a80 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31db3220;
 .timescale -9 -12;
E_0x558b31db3c80 .event anyedge, v0x558b31db3ec0_0, v0x558b31db3de0_0;
S_0x558b31db4bf0 .scope module, "mult" "fxp_mul" 9 30, 7 278 0, S_0x558b31db0050;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "ina";
    .port_info 1 /INPUT 16 "inb";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /OUTPUT 1 "overflow";
P_0x558b31db4da0 .param/l "ROUND" 0 7 285, +C4<00000000000000000000000000000001>;
P_0x558b31db4de0 .param/l "WIFA" 0 7 280, +C4<00000000000000000000000000001000>;
P_0x558b31db4e20 .param/l "WIFB" 0 7 282, +C4<00000000000000000000000000001000>;
P_0x558b31db4e60 .param/l "WIIA" 0 7 279, +C4<00000000000000000000000000001000>;
P_0x558b31db4ea0 .param/l "WIIB" 0 7 281, +C4<00000000000000000000000000001000>;
P_0x558b31db4ee0 .param/l "WOF" 0 7 284, +C4<00000000000000000000000000001000>;
P_0x558b31db4f20 .param/l "WOI" 0 7 283, +C4<00000000000000000000000000001000>;
P_0x558b31db4f60 .param/l "WRF" 1 7 294, +C4<000000000000000000000000000010000>;
P_0x558b31db4fa0 .param/l "WRI" 1 7 293, +C4<000000000000000000000000000010000>;
v0x558b31db69a0_0 .net/s *"_ivl_0", 31 0, L_0x558b31dccca0;  1 drivers
v0x558b31db6a80_0 .net/s *"_ivl_2", 31 0, L_0x558b31dccdd0;  1 drivers
v0x558b31db6b60_0 .net "ina", 15 0, v0x558b31daf540_0;  alias, 1 drivers
v0x558b31db6c00_0 .net "inb", 15 0, v0x558b31db7970_0;  1 drivers
v0x558b31db6cc0_0 .net "out", 15 0, L_0x558b31dcd030;  alias, 1 drivers
v0x558b31db6dd0_0 .net "overflow", 0 0, v0x558b31db6860_0;  1 drivers
v0x558b31db6e70_0 .net/s "res", 31 0, L_0x558b31dccea0;  1 drivers
L_0x558b31dccca0 .extend/s 32, v0x558b31daf540_0;
L_0x558b31dccdd0 .extend/s 32, v0x558b31db7970_0;
L_0x558b31dccea0 .arith/mult 32, L_0x558b31dccca0, L_0x558b31dccdd0;
S_0x558b31db5570 .scope module, "res_zoom" "fxp_zoom" 7 304, 7 22 0, S_0x558b31db4bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /OUTPUT 1 "overflow";
P_0x558b31db5750 .param/l "ROUND" 0 7 27, +C4<00000000000000000000000000000001>;
P_0x558b31db5790 .param/l "WIF" 0 7 24, +C4<000000000000000000000000000010000>;
P_0x558b31db57d0 .param/l "WII" 0 7 23, +C4<000000000000000000000000000010000>;
P_0x558b31db5810 .param/l "WOF" 0 7 26, +C4<00000000000000000000000000001000>;
P_0x558b31db5850 .param/l "WOI" 0 7 25, +C4<00000000000000000000000000001000>;
v0x558b31db6270_0 .net "in", 31 0, L_0x558b31dccea0;  alias, 1 drivers
v0x558b31db6370_0 .var "ini", 15 0;
v0x558b31db6450_0 .var "inr", 23 0;
v0x558b31db6540_0 .net "out", 15 0, L_0x558b31dcd030;  alias, 1 drivers
v0x558b31db6650_0 .var "outf", 7 0;
v0x558b31db6780_0 .var "outi", 7 0;
v0x558b31db6860_0 .var "overflow", 0 0;
L_0x558b31dcd030 .concat [ 8 8 0 0], v0x558b31db6650_0, v0x558b31db6780_0;
S_0x558b31db5b90 .scope generate, "genblk1" "genblk1" 7 41, 7 41 0, S_0x558b31db5570;
 .timescale -9 -12;
S_0x558b31db5d90 .scope generate, "genblk1" "genblk1" 7 44, 7 44 0, S_0x558b31db5b90;
 .timescale -9 -12;
E_0x558b31db5f90 .event anyedge, v0x558b31db6270_0, v0x558b31db6450_0;
S_0x558b31db6010 .scope generate, "genblk2" "genblk2" 7 65, 7 65 0, S_0x558b31db5570;
 .timescale -9 -12;
E_0x558b31db6210 .event anyedge, v0x558b31db6450_0, v0x558b31db6370_0;
S_0x558b31d62f70 .scope module, "dump" "dump" 10 1;
 .timescale -9 -12;
    .scope S_0x558b31d524f0;
T_0 ;
    %wait E_0x558b31cf2810;
    %fork t_1, S_0x558b31d56790;
    %jmp t_0;
    .scope S_0x558b31d56790;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b31d5e240_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558b31d5e240_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_call/w 4 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x558b31d780f0, v0x558b31d5e240_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558b31d5e240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x558b31d5e240_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x558b31d524f0;
t_0 %join;
    %load/vec4 v0x558b31d90680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %fork t_3, S_0x558b31d8fef0;
    %jmp t_2;
    .scope S_0x558b31d8fef0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b31d58d50_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x558b31d58d50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x558b31d58d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b31d780f0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558b31d58d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x558b31d58d50_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .scope S_0x558b31d524f0;
t_2 %join;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d78f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d90420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b31d905a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x558b31d902a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x558b31d7e6a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b31d780f0, 0, 4;
    %load/vec4 v0x558b31d905a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558b31d905a0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x558b31d43c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x558b31d83c00_0;
    %ix/getv 3, v0x558b31d905a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b31d780f0, 0, 4;
    %load/vec4 v0x558b31d905a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558b31d905a0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x558b31d90360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x558b31d905a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31d90420_0, 0;
    %load/vec4 v0x558b31d905a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x558b31d905a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x558b31d905a0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x558b31d780f0, 4;
    %assign/vec4 v0x558b31d78f50_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d90420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d78f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b31d905a0_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x558b31d90360_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.16, 9;
    %load/vec4 v0x558b31d905a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d90420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d78f50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b31d905a0_0, 0;
T_0.14 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558b31d90860;
T_1 ;
    %wait E_0x558b31cf2810;
    %fork t_5, S_0x558b31d90be0;
    %jmp t_4;
    .scope S_0x558b31d90be0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b31d90dc0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x558b31d90dc0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_call/w 4 26 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x558b31d91440, v0x558b31d90dc0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558b31d90dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x558b31d90dc0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0x558b31d90860;
t_4 %join;
    %load/vec4 v0x558b31d91990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %fork t_7, S_0x558b31d90ec0;
    %jmp t_6;
    .scope S_0x558b31d90ec0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558b31d910c0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0x558b31d910c0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x558b31d910c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b31d91440, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x558b31d910c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x558b31d910c0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %end;
    .scope S_0x558b31d90860;
t_6 %join;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d91380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d91790_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b31d918d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x558b31d91630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x558b31d912a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b31d91440, 0, 4;
    %load/vec4 v0x558b31d918d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558b31d918d0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x558b31d91520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x558b31d911a0_0;
    %ix/getv 3, v0x558b31d918d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558b31d91440, 0, 4;
    %load/vec4 v0x558b31d918d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x558b31d918d0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x558b31d916f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x558b31d918d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.12, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31d91790_0, 0;
    %load/vec4 v0x558b31d918d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x558b31d918d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x558b31d918d0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x558b31d91440, 4;
    %assign/vec4 v0x558b31d91380_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d91790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d91380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b31d918d0_0, 0;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x558b31d916f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.16, 9;
    %load/vec4 v0x558b31d918d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d91790_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d91380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x558b31d918d0_0, 0;
T_1.14 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558b31d9e8d0;
T_2 ;
    %wait E_0x558b31d9ead0;
    %load/vec4 v0x558b31d9edb0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x558b31d9ef90_0, 0, 24;
    %load/vec4 v0x558b31d9edb0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x558b31d9ef90_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x558b31d9ef90_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x558b31d9ef90_0;
    %addi 1, 0, 24;
    %store/vec4 v0x558b31d9ef90_0, 0, 24;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558b31d9eb50;
T_3 ;
    %wait E_0x558b31d9ed50;
    %load/vec4 v0x558b31d9ef90_0;
    %split/vec4 8;
    %store/vec4 v0x558b31d9f190_0, 0, 8;
    %store/vec4 v0x558b31d9eeb0_0, 0, 16;
    %load/vec4 v0x558b31d9eeb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x558b31d9eeb0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d9f3a0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d9f2c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d9f2c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d9f190_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558b31d9eeb0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x558b31d9eeb0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d9f3a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9f2c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d9f2c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9f190_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9f3a0_0, 0, 1;
    %load/vec4 v0x558b31d9eeb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31d9f2c0_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558b31d9e0b0;
T_4 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x558b31d9ef90_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31d9eeb0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9f2c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9f190_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x558b31d9e0b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9f3a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x558b31d9a050;
T_6 ;
    %wait E_0x558b31d9a250;
    %load/vec4 v0x558b31d9a530_0;
    %store/vec4 v0x558b31d9a710_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558b31d9a2d0;
T_7 ;
    %wait E_0x558b31d9a4d0;
    %load/vec4 v0x558b31d9a710_0;
    %split/vec4 8;
    %store/vec4 v0x558b31d9a8e0_0, 0, 8;
    %store/vec4 v0x558b31d9a630_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9aaf0_0, 0, 1;
    %load/vec4 v0x558b31d9a630_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x558b31d9aa10_0, 0, 8;
    %load/vec4 v0x558b31d9a630_0;
    %store/vec4 v0x558b31d9aa10_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x558b31d99a10;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31d9a710_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9a630_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9aa10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9a8e0_0, 0, 8;
    %end;
    .thread T_8, $init;
    .scope S_0x558b31d99a10;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9aaf0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x558b31d9b200;
T_10 ;
    %wait E_0x558b31d9b400;
    %load/vec4 v0x558b31d9b6e0_0;
    %store/vec4 v0x558b31d9b8c0_0, 0, 16;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x558b31d9b480;
T_11 ;
    %wait E_0x558b31d9b680;
    %load/vec4 v0x558b31d9b8c0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31d9ba90_0, 0, 8;
    %store/vec4 v0x558b31d9b7e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9bca0_0, 0, 1;
    %load/vec4 v0x558b31d9b7e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v0x558b31d9bbc0_0, 0, 8;
    %load/vec4 v0x558b31d9b7e0_0;
    %store/vec4 v0x558b31d9bbc0_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x558b31d9ac30;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31d9b8c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9b7e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9bbc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9ba90_0, 0, 8;
    %end;
    .thread T_12, $init;
    .scope S_0x558b31d9ac30;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9bca0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x558b31d9c3e0;
T_14 ;
    %wait E_0x558b31d9c5c0;
    %load/vec4 v0x558b31d9c8a0_0;
    %store/vec4 v0x558b31d9ca80_0, 0, 17;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x558b31d9c640;
T_15 ;
    %wait E_0x558b31d9c840;
    %load/vec4 v0x558b31d9ca80_0;
    %split/vec4 8;
    %store/vec4 v0x558b31d9cc50_0, 0, 8;
    %store/vec4 v0x558b31d9c9a0_0, 0, 9;
    %load/vec4 v0x558b31d9c9a0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x558b31d9c9a0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d9ce60_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d9cd80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d9cd80_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d9cc50_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x558b31d9c9a0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x558b31d9c9a0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d9ce60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9cd80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d9cd80_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9cc50_0, 0, 8;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9ce60_0, 0, 1;
    %load/vec4 v0x558b31d9c9a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31d9cd80_0, 0, 8;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x558b31d9bde0;
T_16 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558b31d9ca80_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x558b31d9c9a0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9cd80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d9cc50_0, 0, 8;
    %end;
    .thread T_16, $init;
    .scope S_0x558b31d9bde0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d9ce60_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x558b31d98b80;
T_18 ;
    %wait E_0x558b31cf4790;
    %load/vec4 v0x558b31da0410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d9fce0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31da01e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31da0590_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x558b31d9fda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x558b31da04b0_0;
    %assign/vec4 v0x558b31da0590_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x558b31d9ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x558b31d9fbd0_0;
    %assign/vec4 v0x558b31d9fce0_0, 0;
    %load/vec4 v0x558b31da0350_0;
    %assign/vec4 v0x558b31da01e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31da0010_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x558b31d9ff70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31da0010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31da01e0_0, 0;
T_18.6 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x558b31da6420;
T_19 ;
    %wait E_0x558b31da6620;
    %load/vec4 v0x558b31da6900_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x558b31da6ae0_0, 0, 24;
    %load/vec4 v0x558b31da6900_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x558b31da6ae0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x558b31da6ae0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x558b31da6ae0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x558b31da6ae0_0, 0, 24;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x558b31da66a0;
T_20 ;
    %wait E_0x558b31da68a0;
    %load/vec4 v0x558b31da6ae0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31da6ce0_0, 0, 8;
    %store/vec4 v0x558b31da6a00_0, 0, 16;
    %load/vec4 v0x558b31da6a00_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x558b31da6a00_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31da6ef0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31da6e10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31da6e10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31da6ce0_0, 0, 8;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x558b31da6a00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x558b31da6a00_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31da6ef0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da6e10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31da6e10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da6ce0_0, 0, 8;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da6ef0_0, 0, 1;
    %load/vec4 v0x558b31da6a00_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31da6e10_0, 0, 8;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x558b31da5c50;
T_21 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x558b31da6ae0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31da6a00_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da6e10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da6ce0_0, 0, 8;
    %end;
    .thread T_21, $init;
    .scope S_0x558b31da5c50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da6ef0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x558b31da1c10;
T_23 ;
    %wait E_0x558b31da1e10;
    %load/vec4 v0x558b31da20f0_0;
    %store/vec4 v0x558b31da22d0_0, 0, 16;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x558b31da1e90;
T_24 ;
    %wait E_0x558b31da2090;
    %load/vec4 v0x558b31da22d0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31da24a0_0, 0, 8;
    %store/vec4 v0x558b31da21f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da26b0_0, 0, 1;
    %load/vec4 v0x558b31da21f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x558b31da25d0_0, 0, 8;
    %load/vec4 v0x558b31da21f0_0;
    %store/vec4 v0x558b31da25d0_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x558b31da15d0;
T_25 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31da22d0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da21f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da25d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da24a0_0, 0, 8;
    %end;
    .thread T_25, $init;
    .scope S_0x558b31da15d0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da26b0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x558b31da2dc0;
T_27 ;
    %wait E_0x558b31d9b400;
    %load/vec4 v0x558b31da3220_0;
    %store/vec4 v0x558b31da33e0_0, 0, 16;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x558b31da2fc0;
T_28 ;
    %wait E_0x558b31da31c0;
    %load/vec4 v0x558b31da33e0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31da35b0_0, 0, 8;
    %store/vec4 v0x558b31da3300_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da37c0_0, 0, 1;
    %load/vec4 v0x558b31da3300_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_28.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v0x558b31da36e0_0, 0, 8;
    %load/vec4 v0x558b31da3300_0;
    %store/vec4 v0x558b31da36e0_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x558b31da27f0;
T_29 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31da33e0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da3300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da36e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da35b0_0, 0, 8;
    %end;
    .thread T_29, $init;
    .scope S_0x558b31da27f0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da37c0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x558b31da3f00;
T_31 ;
    %wait E_0x558b31da40e0;
    %load/vec4 v0x558b31da43c0_0;
    %store/vec4 v0x558b31da45a0_0, 0, 17;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x558b31da4160;
T_32 ;
    %wait E_0x558b31da4360;
    %load/vec4 v0x558b31da45a0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31da4770_0, 0, 8;
    %store/vec4 v0x558b31da44c0_0, 0, 9;
    %load/vec4 v0x558b31da44c0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x558b31da44c0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31da4980_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31da48a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31da48a0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31da4770_0, 0, 8;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x558b31da44c0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x558b31da44c0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31da4980_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da48a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31da48a0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da4770_0, 0, 8;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da4980_0, 0, 1;
    %load/vec4 v0x558b31da44c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31da48a0_0, 0, 8;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x558b31da3900;
T_33 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558b31da45a0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x558b31da44c0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da48a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da4770_0, 0, 8;
    %end;
    .thread T_33, $init;
    .scope S_0x558b31da3900;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31da4980_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x558b31da07d0;
T_35 ;
    %wait E_0x558b31cf4790;
    %load/vec4 v0x558b31da7eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31da7830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31da7c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31da8030_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x558b31da78f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x558b31da7f50_0;
    %assign/vec4 v0x558b31da8030_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x558b31da7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %load/vec4 v0x558b31da7720_0;
    %assign/vec4 v0x558b31da7830_0, 0;
    %load/vec4 v0x558b31da7df0_0;
    %assign/vec4 v0x558b31da7c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31da7b20_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x558b31da7a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31da7b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31da7c80_0, 0;
T_35.6 ;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x558b31dae020;
T_36 ;
    %wait E_0x558b31dae220;
    %load/vec4 v0x558b31dae500_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x558b31dae6e0_0, 0, 24;
    %load/vec4 v0x558b31dae500_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x558b31dae6e0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x558b31dae6e0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x558b31dae6e0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x558b31dae6e0_0, 0, 24;
T_36.0 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x558b31dae2a0;
T_37 ;
    %wait E_0x558b31dae4a0;
    %load/vec4 v0x558b31dae6e0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31dae8e0_0, 0, 8;
    %store/vec4 v0x558b31dae600_0, 0, 16;
    %load/vec4 v0x558b31dae600_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x558b31dae600_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31daeaf0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31daea10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31daea10_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31dae8e0_0, 0, 8;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x558b31dae600_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x558b31dae600_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31daeaf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31daea10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31daea10_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dae8e0_0, 0, 8;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31daeaf0_0, 0, 1;
    %load/vec4 v0x558b31dae600_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31daea10_0, 0, 8;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x558b31dad800;
T_38 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x558b31dae6e0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31dae600_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31daea10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dae8e0_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_0x558b31dad800;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31daeaf0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x558b31da9730;
T_40 ;
    %wait E_0x558b31da9930;
    %load/vec4 v0x558b31da9c10_0;
    %store/vec4 v0x558b31da9df0_0, 0, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x558b31da99b0;
T_41 ;
    %wait E_0x558b31da9bb0;
    %load/vec4 v0x558b31da9df0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31da9fc0_0, 0, 8;
    %store/vec4 v0x558b31da9d10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31daa1d0_0, 0, 1;
    %load/vec4 v0x558b31da9d10_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_41.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_41.1, 8;
T_41.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_41.1, 8;
 ; End of false expr.
    %blend;
T_41.1;
    %store/vec4 v0x558b31daa0f0_0, 0, 8;
    %load/vec4 v0x558b31da9d10_0;
    %store/vec4 v0x558b31daa0f0_0, 0, 8;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x558b31da90f0;
T_42 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31da9df0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da9d10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31daa0f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31da9fc0_0, 0, 8;
    %end;
    .thread T_42, $init;
    .scope S_0x558b31da90f0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31daa1d0_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x558b31daa8e0;
T_44 ;
    %wait E_0x558b31daaae0;
    %load/vec4 v0x558b31daadc0_0;
    %store/vec4 v0x558b31daaf90_0, 0, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x558b31daab60;
T_45 ;
    %wait E_0x558b31daad60;
    %load/vec4 v0x558b31daaf90_0;
    %split/vec4 8;
    %store/vec4 v0x558b31dab160_0, 0, 8;
    %store/vec4 v0x558b31daaed0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31dab370_0, 0, 1;
    %load/vec4 v0x558b31daaed0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_45.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_45.1, 8;
T_45.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_45.1, 8;
 ; End of false expr.
    %blend;
T_45.1;
    %store/vec4 v0x558b31dab290_0, 0, 8;
    %load/vec4 v0x558b31daaed0_0;
    %store/vec4 v0x558b31dab290_0, 0, 8;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x558b31daa310;
T_46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31daaf90_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31daaed0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dab290_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dab160_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_0x558b31daa310;
T_47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31dab370_0, 0, 1;
    %end;
    .thread T_47;
    .scope S_0x558b31dabab0;
T_48 ;
    %wait E_0x558b31dabc90;
    %load/vec4 v0x558b31dabf70_0;
    %store/vec4 v0x558b31dac150_0, 0, 17;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x558b31dabd10;
T_49 ;
    %wait E_0x558b31dabf10;
    %load/vec4 v0x558b31dac150_0;
    %split/vec4 8;
    %store/vec4 v0x558b31dac320_0, 0, 8;
    %store/vec4 v0x558b31dac070_0, 0, 9;
    %load/vec4 v0x558b31dac070_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x558b31dac070_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31dac530_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31dac450_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31dac450_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31dac320_0, 0, 8;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x558b31dac070_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x558b31dac070_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31dac530_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dac450_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31dac450_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dac320_0, 0, 8;
    %jmp T_49.3;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31dac530_0, 0, 1;
    %load/vec4 v0x558b31dac070_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31dac450_0, 0, 8;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x558b31dab4b0;
T_50 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558b31dac150_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x558b31dac070_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dac450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31dac320_0, 0, 8;
    %end;
    .thread T_50, $init;
    .scope S_0x558b31dab4b0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31dac530_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x558b31da8270;
T_52 ;
    %wait E_0x558b31cf4790;
    %load/vec4 v0x558b31dafb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31daf540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31dafa20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31dafe10_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x558b31daf600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x558b31dafd30_0;
    %assign/vec4 v0x558b31dafe10_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x558b31daf800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0x558b31daf430_0;
    %assign/vec4 v0x558b31daf540_0, 0;
    %load/vec4 v0x558b31dafae0_0;
    %assign/vec4 v0x558b31dafa20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31daf8a0_0, 0;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0x558b31daf800_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31daf8a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31dafa20_0, 0;
T_52.6 ;
T_52.5 ;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x558b31db5d90;
T_53 ;
    %wait E_0x558b31db5f90;
    %load/vec4 v0x558b31db6270_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x558b31db6450_0, 0, 24;
    %load/vec4 v0x558b31db6270_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x558b31db6450_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x558b31db6450_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x558b31db6450_0;
    %addi 1, 0, 24;
    %store/vec4 v0x558b31db6450_0, 0, 24;
T_53.0 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x558b31db6010;
T_54 ;
    %wait E_0x558b31db6210;
    %load/vec4 v0x558b31db6450_0;
    %split/vec4 8;
    %store/vec4 v0x558b31db6650_0, 0, 8;
    %store/vec4 v0x558b31db6370_0, 0, 16;
    %load/vec4 v0x558b31db6370_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x558b31db6370_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31db6860_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31db6780_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31db6780_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31db6650_0, 0, 8;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x558b31db6370_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x558b31db6370_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31db6860_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db6780_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31db6780_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db6650_0, 0, 8;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db6860_0, 0, 1;
    %load/vec4 v0x558b31db6370_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31db6780_0, 0, 8;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x558b31db5570;
T_55 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x558b31db6450_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31db6370_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db6780_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db6650_0, 0, 8;
    %end;
    .thread T_55, $init;
    .scope S_0x558b31db5570;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db6860_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x558b31db14a0;
T_57 ;
    %wait E_0x558b31db16a0;
    %load/vec4 v0x558b31db1980_0;
    %store/vec4 v0x558b31db1b60_0, 0, 16;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x558b31db1720;
T_58 ;
    %wait E_0x558b31db1920;
    %load/vec4 v0x558b31db1b60_0;
    %split/vec4 8;
    %store/vec4 v0x558b31db1d30_0, 0, 8;
    %store/vec4 v0x558b31db1a80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db1f40_0, 0, 1;
    %load/vec4 v0x558b31db1a80_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_58.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_58.1, 8;
T_58.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_58.1, 8;
 ; End of false expr.
    %blend;
T_58.1;
    %store/vec4 v0x558b31db1e60_0, 0, 8;
    %load/vec4 v0x558b31db1a80_0;
    %store/vec4 v0x558b31db1e60_0, 0, 8;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x558b31db0e60;
T_59 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31db1b60_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db1a80_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db1e60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db1d30_0, 0, 8;
    %end;
    .thread T_59, $init;
    .scope S_0x558b31db0e60;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db1f40_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x558b31db2650;
T_61 ;
    %wait E_0x558b31db2850;
    %load/vec4 v0x558b31db2b30_0;
    %store/vec4 v0x558b31db2d00_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x558b31db28d0;
T_62 ;
    %wait E_0x558b31db2ad0;
    %load/vec4 v0x558b31db2d00_0;
    %split/vec4 8;
    %store/vec4 v0x558b31db2ed0_0, 0, 8;
    %store/vec4 v0x558b31db2c40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db30e0_0, 0, 1;
    %load/vec4 v0x558b31db2c40_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0 T_62.0, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_62.1, 8;
T_62.0 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_62.1, 8;
 ; End of false expr.
    %blend;
T_62.1;
    %store/vec4 v0x558b31db3000_0, 0, 8;
    %load/vec4 v0x558b31db2c40_0;
    %store/vec4 v0x558b31db3000_0, 0, 8;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x558b31db2080;
T_63 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31db2d00_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db2c40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db3000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db2ed0_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_0x558b31db2080;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db30e0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x558b31db3820;
T_65 ;
    %wait E_0x558b31db3a00;
    %load/vec4 v0x558b31db3ce0_0;
    %store/vec4 v0x558b31db3ec0_0, 0, 17;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x558b31db3a80;
T_66 ;
    %wait E_0x558b31db3c80;
    %load/vec4 v0x558b31db3ec0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31db4090_0, 0, 8;
    %store/vec4 v0x558b31db3de0_0, 0, 9;
    %load/vec4 v0x558b31db3de0_0;
    %parti/s 1, 8, 5;
    %inv;
    %load/vec4 v0x558b31db3de0_0;
    %parti/s 1, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31db42a0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31db41c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31db41c0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31db4090_0, 0, 8;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x558b31db3de0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x558b31db3de0_0;
    %parti/s 1, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31db42a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db41c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31db41c0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db4090_0, 0, 8;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db42a0_0, 0, 1;
    %load/vec4 v0x558b31db3de0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31db41c0_0, 0, 8;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x558b31db3220;
T_67 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x558b31db3ec0_0, 0, 17;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x558b31db3de0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db41c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31db4090_0, 0, 8;
    %end;
    .thread T_67, $init;
    .scope S_0x558b31db3220;
T_68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31db42a0_0, 0, 1;
    %end;
    .thread T_68;
    .scope S_0x558b31db0050;
T_69 ;
    %wait E_0x558b31cf4790;
    %load/vec4 v0x558b31db77f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31db71a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31db75d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31db7970_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x558b31db7240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x558b31db7890_0;
    %assign/vec4 v0x558b31db7970_0, 0;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x558b31db73d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x558b31db7090_0;
    %assign/vec4 v0x558b31db71a0_0, 0;
    %load/vec4 v0x558b31db7750_0;
    %assign/vec4 v0x558b31db75d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31db7470_0, 0;
    %jmp T_69.5;
T_69.4 ;
    %load/vec4 v0x558b31db73d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31db7470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31db75d0_0, 0;
T_69.6 ;
T_69.5 ;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x558b31d91b30;
T_70 ;
    %wait E_0x558b31cf2810;
    %load/vec4 v0x558b31d92310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d92230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d91f40_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x558b31d91e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x558b31d92100_0;
    %load/vec4 v0x558b31d91da0_0;
    %add;
    %assign/vec4 v0x558b31d92230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31d91f40_0, 0;
    %jmp T_70.3;
T_70.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d91f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d92230_0, 0;
T_70.3 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x558b31d924e0;
T_71 ;
    %wait E_0x558b31cf2810;
    %load/vec4 v0x558b31d92c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d92ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d92930_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x558b31d92870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x558b31d92a70_0;
    %load/vec4 v0x558b31d92770_0;
    %add;
    %assign/vec4 v0x558b31d92ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31d92930_0, 0;
    %jmp T_71.3;
T_71.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d92930_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d92ba0_0, 0;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x558b31d94160;
T_72 ;
    %wait E_0x558b31d833f0;
    %load/vec4 v0x558b31d945c0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x558b31d947a0_0, 0, 24;
    %load/vec4 v0x558b31d945c0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x558b31d947a0_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x558b31d947a0_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x558b31d947a0_0;
    %addi 1, 0, 24;
    %store/vec4 v0x558b31d947a0_0, 0, 24;
T_72.0 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x558b31d943a0;
T_73 ;
    %wait E_0x558b31d843e0;
    %load/vec4 v0x558b31d947a0_0;
    %split/vec4 8;
    %store/vec4 v0x558b31d94970_0, 0, 8;
    %store/vec4 v0x558b31d946c0_0, 0, 16;
    %load/vec4 v0x558b31d946c0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x558b31d946c0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d94b80_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d94aa0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d94aa0_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d94970_0, 0, 8;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x558b31d946c0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x558b31d946c0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d94b80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d94aa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d94aa0_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d94970_0, 0, 8;
    %jmp T_73.3;
T_73.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d94b80_0, 0, 1;
    %load/vec4 v0x558b31d946c0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31d94aa0_0, 0, 8;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x558b31d93920;
T_74 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x558b31d947a0_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31d946c0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d94aa0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d94970_0, 0, 8;
    %end;
    .thread T_74, $init;
    .scope S_0x558b31d93920;
T_75 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d94b80_0, 0, 1;
    %end;
    .thread T_75;
    .scope S_0x558b31d92e00;
T_76 ;
    %wait E_0x558b31cf2810;
    %load/vec4 v0x558b31d958a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d95800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d95620_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x558b31d95550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_76.4, 9;
    %load/vec4 v0x558b31d95620_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_76.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x558b31d953f0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_76.5, 5;
    %load/vec4 v0x558b31d953f0_0;
    %assign/vec4 v0x558b31d95800_0, 0;
    %jmp T_76.6;
T_76.5 ;
    %load/vec4 v0x558b31d95710_0;
    %assign/vec4 v0x558b31d95800_0, 0;
T_76.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31d95620_0, 0;
    %jmp T_76.3;
T_76.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d95620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d95800_0, 0;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x558b31d96ec0;
T_77 ;
    %wait E_0x558b31d970c0;
    %load/vec4 v0x558b31d973a0_0;
    %parti/s 24, 8, 5;
    %store/vec4 v0x558b31d97580_0, 0, 24;
    %load/vec4 v0x558b31d973a0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x558b31d97580_0;
    %parti/s 1, 23, 6;
    %inv;
    %load/vec4 v0x558b31d97580_0;
    %parti/s 23, 0, 2;
    %and/r;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x558b31d97580_0;
    %addi 1, 0, 24;
    %store/vec4 v0x558b31d97580_0, 0, 24;
T_77.0 ;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x558b31d97140;
T_78 ;
    %wait E_0x558b31d97340;
    %load/vec4 v0x558b31d97580_0;
    %split/vec4 8;
    %store/vec4 v0x558b31d97750_0, 0, 8;
    %store/vec4 v0x558b31d974a0_0, 0, 16;
    %load/vec4 v0x558b31d974a0_0;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x558b31d974a0_0;
    %parti/s 8, 7, 4;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d97960_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d97880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d97880_0, 4, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x558b31d97750_0, 0, 8;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x558b31d974a0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x558b31d974a0_0;
    %parti/s 8, 7, 4;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558b31d97960_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d97880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x558b31d97880_0, 4, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d97750_0, 0, 8;
    %jmp T_78.3;
T_78.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d97960_0, 0, 1;
    %load/vec4 v0x558b31d974a0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x558b31d97880_0, 0, 8;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x558b31d96680;
T_79 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x558b31d97580_0, 0, 24;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558b31d974a0_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d97880_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x558b31d97750_0, 0, 8;
    %end;
    .thread T_79, $init;
    .scope S_0x558b31d96680;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558b31d97960_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x558b31d95ab0;
T_81 ;
    %wait E_0x558b31cf2810;
    %load/vec4 v0x558b31d986a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d98600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d98420_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x558b31d98380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.4, 9;
    %load/vec4 v0x558b31d98420_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_81.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x558b31d981d0_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_81.5, 5;
    %load/vec4 v0x558b31d981d0_0;
    %assign/vec4 v0x558b31d98600_0, 0;
    %jmp T_81.6;
T_81.5 ;
    %load/vec4 v0x558b31d98510_0;
    %assign/vec4 v0x558b31d98600_0, 0;
T_81.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558b31d98420_0, 0;
    %jmp T_81.3;
T_81.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x558b31d98420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558b31d98600_0, 0;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x558b31d62f70;
T_82 ;
    %vpi_call/w 10 3 "$dumpfile", "waveforms/layer1.vcd" {0 0 0};
    %vpi_call/w 10 4 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558b31d6f7d0 {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "src/layer1.sv";
    "src/accumulator.sv";
    "src/bias.sv";
    "src/leaky_relu.sv";
    "src/fixedpoint.sv";
    "src/systolic.sv";
    "src/pe.sv";
    "test/dump_layer1.sv";
