#ifndef _PAL_VECTORS_H
#define _PAL_VECTORS_H
/* AUTO GENERATED - DO NOT MODIFY */

#define NOC_TRACEALARM 217
#define SDIO_INT 68
#define EXI3 140
#define EXI4 141
#define EXI5 142
#define EXI6 143
#define EXI7 144
#define EXI13 130
#define EXI14 133
#define EXI15 134
#define USIF1_INT 56
#define USIF2_INT 136
#define SDMMC_INT 67
#define DIF_RX_XREQ_INT 95
#define DIF_RX_BREQ_INT 96
#define DIF_TX_XREQ_INT 97
#define DIF_ERR_INT 98
#define DCC_CMD_INT 99
#define DCC_FRAME_INT 100
#define I2C3_INT 71
#define I2C2_INT 60
#define EMMC_INT 241
#define I2C1_INT 59
#define STM_INT0 123
#define STM_INT1 124
#define GPU_INT 223
#define VID_HINT_ENC 224
#define VID_HINT_DEC 225
#define RESET_CORE0 37
#define CIF_ISP_INT 218
#define CIF_JPEG_ERR_INT 219
#define CIF_JPEG_STAT_INT 220
#define CIF_MI_INT 221
#define CIF_MIPI_INT 222
#define RESET_CORE1 38
#define CORE0_C6_ENTRY_INT 39
#define CORE0_C6_EXIT_INT 40
#define CORE1_C6_ENTRY_INT 41
#define USB_INT 70
#define EXI0 137
#define EXI1 138
#define EXI2 139
#define EXI8 238
#define EXI9 239
#define EXI10 247
#define EXI11 248
#define EXI12 129
#define USB_HS_RESUME 131
#define SDMMC_DETECT 74
#define SDIO_DAT3 75
#define SDIO_DAT1 76
#define CORE1_C6_EXIT_INT 42
#define USIF4 58
#define CC2_T0INT 64
#define CC2_T1INT 65
#define CC2_CCINT0_7 66
#define KPD_INT 242
#define CC1_T0INT 61
#define USIF1_WK 82
#define CC1_T1INT 62
#define I2C4 72
#define CC1_CCINT0_7 63
#define I2C5 73
#define GC_EVENT 86
#define IRXDSP0 117
#define IRXDSP1 118
#define IRXDSP2 119
#define IRXDSP3 120
#define USB_VBUSDETECT 132
#define I2C1_WK 135
#define I2C2_WK 167
#define I2C3_WK 240
#define I2C4_WK 46
#define I2C5_WK 148
#define USIF4_WK 251
#define USIF3_WK 77
#define SPCU_INT0 168
#define SPCU_INT1 169
#define SPCU_INT2 170
#define SPCU_INT3 249
#define LINE_PROF0 173
#define LINE_PROF1 174
#define LINE_PROF2 175
#define LINE_PROF3 50
#define LINE_PROF4 51
#define LINE_PROF5 52
#define DMA1_ERR_INT 47
#define DMA1_CH0_7_INT 48
#define AUDIODSP_INT0 101
#define AUDIODSP_INT1 102
#define AUDIODSP_INT2 103
#define AUDIODSP_INT3 104
#define DMA2_CH1 187
#define U2USPC 149
#define AUDIODSP_INT6 115
#define NOC_ERR_APS_L1 212
#define NOC_ERR_APS_L2 213
#define NOC_STATALARM 216
#define _3G2USPC 150
#define AUDIODSP_INT7 116
#define OCT_INT 176
#define NSEC2 34
#define SEC_CEU1_EOP_IRQ 181
#define NSEC_CEU1_EOP_IRQ 177
#define NSEC_CEU1_RX_IRQ 178
#define NSEC_CEU1_TX_IRQ 179
#define NSEC_CEU1_GLOBAL_IRQ 180
#define SEC_CEU1_RX_IRQ 182
#define SEC_CEU1_TX_IRQ 183
#define SEC_CEU1_GLOBAL_IRQ 184
#define ZSP_CFG_RD 190
#define ZSP_CFG_WR 191
#define LC_RES 192
#define LC_RES2 234
#define SEC_INT 128
#define MC_CONTROLLER_INT 210
#define MC_INT 211
#define PROF_ENV_INT 172
#define DMA2_CH0_INT 186
#define DMA2_ERR_INT 185
#define _2GDSP_INT0 105
#define _2GDSP_INT1 106
#define _2GDSP_INT2 107
#define _2GDSP_INT3 108
#define _2GDSP_INT4 109
#define _2GDSP_INT5 110
#define _2GDSP_INT6 111
#define _2GDSP_INT7 112
#define GSI_GP2_INT 89
#define GSI_GP3_INT 90
#define GSI_GP4_INT 91
#define GSI_TLINT 94
#define GUC_ERR_INT 83
#define GUC_INT0 84
#define GUC_INT1 85
#define SWDT_INT0 125
#define SWDT_INT1 126
#define SWDT_INT2 127
#define USIF2_WK 45
#define U2H 147
#define LC_SP_CHG_RESP 193
#define MACPHY_TILE0 194
#define MACPHY_TILE1 195
#define MACPHY_TILE2 196
#define WDT0 145
#define GT0_INT0 151
#define GT0_INT1 152
#define GT0_INT2 153
#define GT0_INT3 154
#define GT0_INT4 155
#define GT0_INT5 156
#define GT0_INT6 157
#define GT0_INT7 158
#define GT1_INT0 159
#define GT1_INT1 160
#define GT1_INT2 161
#define GT1_INT3 162
#define GT1_INT4 163
#define GT1_INT5 164
#define GT1_INT6 165
#define GT1_INT7 166
#define CGU_INT 171
#define MACPHY_TILE3 197
#define MACPHY_TILE4 198
#define CC0_CCINT0_7 255
#define COMMTX 35
#define COMMRX 36
#define IC_INT0 226
#define IC_INT1 227
#define IC_INT2 228
#define IC_INT3 229
#define PDB_DONE_HOST 230
#define PDB_ERR 231
#define LTE_TOP0 206
#define LTE_TOP1 207
#define LTE_HOST_WK 208
#define LTE_CRASH_DETECT 254
#define LTE_CU 209
#define NOC_ERR_APS_MAC 214
#define NOC_ERR_APS_USPC 215
#define DRF_RXSTAT2G 200
#define MACPHY_TILE5 199
#define G3FP 173
#define MACPHY_TILE6 237
#define U2H1 188
#define DRF_ERR2G 205
#define DRF_LPINT2G 201
#define U2H2 189
#define DRF_RXSTAT2G_AUX 203
#define DRF_ERR2G_AUX 205
#define DAP_WK 69
#define USIF7_INT 250
#define RESET_CORE2 43
#define RESET_CORE3 44
#define CORE2_C6_ENTRY 243
#define CORE2_C6_EXIT 244
#define CORE3_C6_ENTRY 245
#define CORE3_C6_EXIT 246
#define _3GCU_HWUP_PREW 53
#define TDIP_HWUP_PREW 54
#define LTE_HWUP_PREW 55
#define DMA2_INT 49
#define USIF3_INT 57
#define GSI_GP0_INT 87
#define GSI_T_INT2 93
#define USIM1_IN_INT 79
#define USIM2_IN_INT 236
#define RTC_INT 121
#define CC0_T0INT 252
#define CC0_T1INT 253
#define RTC_INT1 122
#define AUDIODSP_INT4 114
#define AUDIODSP_INT5 115
#define USIM1_ERR_INT 78
#define USIM2_ERR_INT 235
#define GSI_T_INT1 92
#define GSI_GP1_INT 88
#define DRF_LPINT2G_AUX 204
#define USIM1_FIFO_INT 81
#define USIM1_OK_INT 80
#define USIM2_FIFO_INT 233
#define USIM2_OK_INT 232
#define OCP_DATA_ABORT 33
#define VM_ID_VIOLATION 32

#endif /* _PAL_VECTORS_H */
