****************************************
Report : constraint
        -all_violators
Design : riscv_core
Version: O-2018.06-SP1
Date   : Tue Mar  5 10:23:35 2024
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: slow
   Scenario: func_slow
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   id_stage_i/n20              57.08          89.62         -32.54  (VIOLATED) 
     PIN : id_stage_i/U1581/X    57.08        89.62         -32.54  (VIOLATED) 

   id_stage_i/n18              57.08          83.45         -26.37  (VIOLATED) 
     PIN : id_stage_i/U1579/X    57.08        83.45         -26.37  (VIOLATED) 

   id_stage_i/n17              57.08          76.38         -19.30  (VIOLATED) 
     PIN : id_stage_i/U1575/X    57.08        76.38         -19.30  (VIOLATED) 

   id_stage_i/n21              57.08          73.88         -16.80  (VIOLATED) 
     PIN : id_stage_i/U1577/X    57.08        73.88         -16.80  (VIOLATED) 

   id_stage_i/n22              57.08          72.45         -15.37  (VIOLATED) 
     PIN : id_stage_i/U1583/X    57.08        72.45         -15.37  (VIOLATED) 

   id_stage_i/n19              57.08          68.69         -11.61  (VIOLATED) 
     PIN : id_stage_i/U1573/X    57.08        68.69         -11.61  (VIOLATED) 

   id_stage_i/n527             57.08          68.57         -11.49  (VIOLATED) 
     PIN : id_stage_i/U1794/X    57.08        68.57         -11.49  (VIOLATED) 

   if_stage_i/n196             57.08          67.56         -10.48  (VIOLATED) 
     PIN : if_stage_i/U323/X    57.08         67.56         -10.48  (VIOLATED) 

   ex_stage_i/mult_i/short_imm[4]     9.97    14.76          -4.79  (VIOLATED) 
     PIN : ex_stage_i/mult_i/U43/X     9.97    14.76         -4.79  (VIOLATED) 

   data_be_o[3]                29.25          32.36          -3.11  (VIOLATED) 
     PIN : load_store_unit_i/U406/X    29.25    32.36        -3.11  (VIOLATED) 

   if_stage_i/prefetch_32_prefetch_buffer_i/fifo_clear     9.97    11.37    -1.41 (VIOLATED)
     PIN : if_stage_i/prefetch_32_prefetch_buffer_i/U229/X     9.97    11.37    -1.41 (VIOLATED)

   id_stage_i/mult_signed_mode[0]     9.97    10.23          -0.26  (VIOLATED) 
     PIN : id_stage_i/decoder_i/U445/X     9.97    10.23     -0.26  (VIOLATED) 

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 12


   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 12
1
