

================================================================
== Vitis HLS Report for 'sobel_core'
================================================================
* Date:           Sat Aug  9 01:32:03 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        sobel_0805
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.977 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    221|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     100|    235|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_158_p2     |         +|   0|  0|  13|          10|          10|
    |add_ln40_fu_289_p2     |         +|   0|  0|  15|           8|           8|
    |gx_fu_168_p2           |         +|   0|  0|  12|          11|          11|
    |gy_fu_218_p2           |         +|   0|  0|  12|          11|          11|
    |gy_r_fu_174_p2         |         +|   0|  0|  14|           9|           9|
    |mag_fu_273_p2          |         +|   0|  0|  12|          12|          12|
    |ax_fu_224_p2           |         -|   0|  0|  12|           1|          11|
    |ay_fu_243_p2           |         -|   0|  0|  12|           1|          11|
    |gx_l_fu_90_p2          |         -|   0|  0|  14|           9|           9|
    |gx_r_fu_138_p2         |         -|   0|  0|  14|           9|           9|
    |gy_l_fu_184_p2         |         -|   0|  0|  10|          10|          10|
    |sub_ln23_fu_108_p2     |         -|   0|  0|  14|           9|           9|
    |sub_ln27_fu_148_p2     |         -|   0|  0|  14|           9|           9|
    |sub_ln31_fu_190_p2     |         -|   0|  0|  10|          10|          10|
    |icmp_ln40_fu_295_p2    |      icmp|   0|  0|  13|           4|           1|
    |ax_1_fu_229_p3         |    select|   0|  0|  11|           1|          11|
    |ay_1_fu_249_p3         |    select|   0|  0|  11|           1|          11|
    |select_ln40_fu_300_p3  |    select|   0|  0|   8|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 221|         126|         164|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|    8|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    8|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln40_reg_333   |   8|   0|    8|          0|
    |ap_ce_reg          |   1|   0|    1|          0|
    |ap_return_int_reg  |   8|   0|    8|          0|
    |b1_val_int_reg     |   8|   0|    8|          0|
    |b2_val_int_reg     |   8|   0|    8|          0|
    |gx_reg_312         |  11|   0|   11|          0|
    |m0_val_int_reg     |   8|   0|    8|          0|
    |m2_val_int_reg     |   8|   0|    8|          0|
    |sub_ln27_reg_307   |   9|   0|    9|          0|
    |sub_ln31_reg_318   |  10|   0|   10|          0|
    |t1_val_int_reg     |   8|   0|    8|          0|
    |t2_val_int_reg     |   8|   0|    8|          0|
    |tmp_6_reg_323      |   1|   0|    1|          0|
    |tmp_8_reg_328      |   4|   0|    4|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 100|   0|  100|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    sobel_core|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    sobel_core|  return value|
|ap_return  |  out|    8|  ap_ctrl_hs|    sobel_core|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    sobel_core|  return value|
|t2_val     |   in|    8|     ap_none|        t2_val|        scalar|
|t1_val     |   in|    8|     ap_none|        t1_val|        scalar|
|m2_val     |   in|    8|     ap_none|        m2_val|        scalar|
|m0_val     |   in|    8|     ap_none|        m0_val|        scalar|
|b2_val     |   in|    8|     ap_none|        b2_val|        scalar|
|b1_val     |   in|    8|     ap_none|        b1_val|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

