Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mux4
Version: J-2014.09-SP4
Date   : Thu Mar 10 23:51:46 2016
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.27
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                105
  Buf/Inv Cell Count:               5
  Buf Cell Count:                   4
  Inv Cell Count:                   1
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       105
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      248.298692
  Noncombinational Area:     0.000000
  Buf/Inv Area:             11.436480
  Total Buffer Area:            10.17
  Total Inverter Area:           1.27
  Macro/Black Box Area:      0.000000
  Net Area:                 83.809389
  -----------------------------------
  Cell Area:               248.298692
  Design Area:             332.108081


  Design Rules
  -----------------------------------
  Total Number of Nets:           235
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.28
  Logic Optimization:                  0.11
  Mapping Optimization:                0.65
  -----------------------------------------
  Overall Compile Time:                6.71
  Overall Compile Wall Clock Time:     8.97

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
