$date
	Thu Nov 14 14:39:34 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_tst $end
$var wire 1 ! lt $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module DUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( f1 $end
$var wire 1 ) f2 $end
$var wire 4 * x [3:0] $end
$var reg 1 # eq $end
$var reg 1 " gt $end
$var reg 1 ! lt $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 *
0)
1(
b1100 '
b1100 &
b1100 %
b1100 $
0#
0"
1!
$end
#10
0(
b111 *
0!
1#
b100 $
b100 &
#20
b0 *
1!
0#
b1010 %
b1010 '
b101 $
b101 &
#30
1)
b1000 *
b1000 %
b1000 '
b1111 $
b1111 &
#40
0)
1(
b1111 *
1"
0!
b1100 %
b1100 '
b1100 $
b1100 &
#50
0(
b11 *
0"
1#
b0 $
b0 &
#60
