/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   pinetime.dts.pre.tmp
 *
 * Directories with bindings:
 *   /root/work/pinetime/cmake/../dts/bindings, $ZEPHYR_BASE/dts/bindings
 *
 * Nodes in dependency order (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /buttons
 *   3   /soc
 *   4   /soc/gpio@50000000
 *   5   /buttons/button_0
 *   6   /chosen
 *   7   /cpus
 *   8   /cpus/cpu@0
 *   9   /leds
 *   10  /leds/led_0
 *   11  /leds/led_1
 *   12  /leds/led_2
 *   13  /soc/interrupt-controller@e000e100
 *   14  /soc/adc@40007000
 *   15  /soc/clock@40000000
 *   16  /soc/flash-controller@4001e000
 *   17  /soc/flash-controller@4001e000/flash@0
 *   18  /soc/flash-controller@4001e000/flash@0/partitions
 *   19  /soc/flash-controller@4001e000/flash@0/partitions/partition@0
 *   20  /soc/flash-controller@4001e000/flash@0/partitions/partition@3e000
 *   21  /soc/flash-controller@4001e000/flash@0/partitions/partition@70000
 *   22  /soc/flash-controller@4001e000/flash@0/partitions/partition@7a000
 *   23  /soc/flash-controller@4001e000/flash@0/partitions/partition@c000
 *   24  /soc/gpiote@40006000
 *   25  /soc/i2c@40003000
 *   26  /soc/i2c@40004000
 *   27  /soc/i2c@40004000/bma421@18
 *   28  /soc/i2c@40004000/cst816s@15
 *   29  /soc/i2c@40004000/hrs3300@44
 *   30  /soc/memory@20000000
 *   31  /soc/pwm@4001c000
 *   32  /soc/pwm@40021000
 *   33  /soc/pwm@40022000
 *   34  /soc/qdec@40012000
 *   35  /soc/rtc@4000b000
 *   36  /soc/rtc@40011000
 *   37  /soc/rtc@40024000
 *   38  /soc/spi@40003000
 *   39  /soc/spi@40003000/mx25r6435f@1
 *   40  /soc/spi@40003000/st7789v@0
 *   41  /soc/spi@40004000
 *   42  /soc/spi@40023000
 *   43  /soc/temp@4000c000
 *   44  /soc/timer@40008000
 *   45  /soc/timer@40009000
 *   46  /soc/timer@4000a000
 *   47  /soc/timer@4001a000
 *   48  /soc/timer@4001b000
 *   49  /soc/timer@e000e010
 *   50  /soc/uart@40002000
 *   51  /soc/watchdog@40010000
 *   52  /sw-pwm
 */

/*
 * Devicetree node:
 *   /soc/interrupt-controller@e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * Dependency Ordinal: 13
 *
 * Requires:
 *   3   /soc
 *
 * Supports:
 *   14  /soc/adc@40007000
 *   15  /soc/clock@40000000
 *   24  /soc/gpiote@40006000
 *   25  /soc/i2c@40003000
 *   26  /soc/i2c@40004000
 *   31  /soc/pwm@4001c000
 *   32  /soc/pwm@40021000
 *   33  /soc/pwm@40022000
 *   34  /soc/qdec@40012000
 *   35  /soc/rtc@4000b000
 *   36  /soc/rtc@40011000
 *   37  /soc/rtc@40024000
 *   38  /soc/spi@40003000
 *   41  /soc/spi@40004000
 *   42  /soc/spi@40023000
 *   43  /soc/temp@4000c000
 *   44  /soc/timer@40008000
 *   45  /soc/timer@40009000
 *   46  /soc/timer@4000a000
 *   47  /soc/timer@4001a000
 *   48  /soc/timer@4001b000
 *   50  /soc/uart@40002000
 *   51  /soc/watchdog@40010000
 *
 * Description:
 *   ARMv7-M NVIC (Nested Vectored Interrupt Controller)
 */
#define DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS       0xe000e100
#define DT_INST_0_ARM_V7M_NVIC_BASE_ADDRESS         DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS
#define DT_ARM_V7M_NVIC_E000E100_SIZE               3072
#define DT_INST_0_ARM_V7M_NVIC_SIZE                 DT_ARM_V7M_NVIC_E000E100_SIZE
/* number of bits of IRQ priorities */
#define DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS 3
#define DT_INST_0_ARM_V7M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
#define DT_INST_0_ARM_V7M_NVIC                      1

/*
 * Devicetree node:
 *   /soc/flash-controller@4001e000
 *
 * Binding (compatible = nordic,nrf52-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/nordic,nrf52-flash-controller.yaml
 *
 * Dependency Ordinal: 16
 *
 * Requires:
 *   3   /soc
 *
 * Supports:
 *   17  /soc/flash-controller@4001e000/flash@0
 *
 * Description:
 *   Nordic NVMC (Non-Volatile Memory Controller)
 */
#define DT_NORDIC_NRF52_FLASH_CONTROLLER_4001E000_BASE_ADDRESS 0x4001e000
#define DT_INST_0_NORDIC_NRF52_FLASH_CONTROLLER_BASE_ADDRESS DT_NORDIC_NRF52_FLASH_CONTROLLER_4001E000_BASE_ADDRESS
#define DT_NORDIC_NRF52_FLASH_CONTROLLER_4001E000_SIZE 4096
#define DT_INST_0_NORDIC_NRF52_FLASH_CONTROLLER_SIZE DT_NORDIC_NRF52_FLASH_CONTROLLER_4001E000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF52_FLASH_CONTROLLER_4001E000_LABEL "NRF_FLASH_DRV_NAME"
#define DT_INST_0_NORDIC_NRF52_FLASH_CONTROLLER_LABEL DT_NORDIC_NRF52_FLASH_CONTROLLER_4001E000_LABEL
#define DT_INST_0_NORDIC_NRF52_FLASH_CONTROLLER     1

/*
 * Devicetree node:
 *   /soc/flash-controller@4001e000/flash@0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * Dependency Ordinal: 17
 *
 * Requires:
 *   16  /soc/flash-controller@4001e000
 *
 * Supports:
 *   18  /soc/flash-controller@4001e000/flash@0/partitions
 *
 * Description:
 *   Flash node
 */
#define DT_SOC_NV_FLASH_0_BASE_ADDRESS              0x0
#define DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS         DT_SOC_NV_FLASH_0_BASE_ADDRESS
#define DT_SOC_NV_FLASH_0_SIZE                      524288
#define DT_INST_0_SOC_NV_FLASH_SIZE                 DT_SOC_NV_FLASH_0_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_SOC_NV_FLASH_0_LABEL                     "NRF_FLASH"
#define DT_INST_0_SOC_NV_FLASH_LABEL                DT_SOC_NV_FLASH_0_LABEL
/* address alignment required by flash erase operations */
#define DT_SOC_NV_FLASH_0_ERASE_BLOCK_SIZE          4096
#define DT_INST_0_SOC_NV_FLASH_ERASE_BLOCK_SIZE     DT_SOC_NV_FLASH_0_ERASE_BLOCK_SIZE
/* address alignment required by flash write operations */
#define DT_SOC_NV_FLASH_0_WRITE_BLOCK_SIZE          4
#define DT_INST_0_SOC_NV_FLASH_WRITE_BLOCK_SIZE     DT_SOC_NV_FLASH_0_WRITE_BLOCK_SIZE
#define DT_INST_0_SOC_NV_FLASH                      1

/*
 * Devicetree node:
 *   /soc/memory@20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * Dependency Ordinal: 30
 *
 * Requires:
 *   3   /soc
 *
 * Description:
 *   Generic on-chip SRAM description
 */
#define DT_MMIO_SRAM_20000000_BASE_ADDRESS          0x20000000
#define DT_INST_0_MMIO_SRAM_BASE_ADDRESS            DT_MMIO_SRAM_20000000_BASE_ADDRESS
#define DT_MMIO_SRAM_20000000_SIZE                  65536
#define DT_INST_0_MMIO_SRAM_SIZE                    DT_MMIO_SRAM_20000000_SIZE
#define DT_INST_0_MMIO_SRAM                         1

/*
 * Devicetree node:
 *   /soc/clock@40000000
 *
 * Binding (compatible = nordic,nrf-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/nordic,nrf-clock.yaml
 *
 * Dependency Ordinal: 15
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF clock control node
 */
#define DT_NORDIC_NRF_CLOCK_40000000_BASE_ADDRESS   0x40000000
#define DT_INST_0_NORDIC_NRF_CLOCK_BASE_ADDRESS     DT_NORDIC_NRF_CLOCK_40000000_BASE_ADDRESS
#define DT_NORDIC_NRF_CLOCK_40000000_SIZE           4096
#define DT_INST_0_NORDIC_NRF_CLOCK_SIZE             DT_NORDIC_NRF_CLOCK_40000000_SIZE
#define DT_NORDIC_NRF_CLOCK_40000000_IRQ_0          0
#define DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0            DT_NORDIC_NRF_CLOCK_40000000_IRQ_0
#define DT_NORDIC_NRF_CLOCK_40000000_IRQ_0_PRIORITY 1
#define DT_INST_0_NORDIC_NRF_CLOCK_IRQ_0_PRIORITY   DT_NORDIC_NRF_CLOCK_40000000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_CLOCK_40000000_LABEL          "CLOCK"
#define DT_INST_0_NORDIC_NRF_CLOCK_LABEL            DT_NORDIC_NRF_CLOCK_40000000_LABEL
#define DT_INST_0_NORDIC_NRF_CLOCK                  1

/*
 * Devicetree node:
 *   /soc/gpiote@40006000
 *
 * Binding (compatible = nordic,nrf-gpiote):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpiote.yaml
 *
 * Dependency Ordinal: 24
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   NRF5 GPIOTE node
 */
#define DT_NORDIC_NRF_GPIOTE_40006000_BASE_ADDRESS  0x40006000
#define DT_ALIAS_GPIOTE_0_BASE_ADDRESS              DT_NORDIC_NRF_GPIOTE_40006000_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_BASE_ADDRESS  DT_NORDIC_NRF_GPIOTE_40006000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_GPIOTE_BASE_ADDRESS    DT_NORDIC_NRF_GPIOTE_40006000_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIOTE_40006000_SIZE          4096
#define DT_ALIAS_GPIOTE_0_SIZE                      DT_NORDIC_NRF_GPIOTE_40006000_SIZE
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_SIZE          DT_NORDIC_NRF_GPIOTE_40006000_SIZE
#define DT_INST_0_NORDIC_NRF_GPIOTE_SIZE            DT_NORDIC_NRF_GPIOTE_40006000_SIZE
#define DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0         6
#define DT_ALIAS_GPIOTE_0_IRQ_0                     DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0         DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0
#define DT_INST_0_NORDIC_NRF_GPIOTE_IRQ_0           DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0
#define DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0_PRIORITY 5
#define DT_ALIAS_GPIOTE_0_IRQ_0_PRIORITY            DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_IRQ_0_PRIORITY DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_GPIOTE_IRQ_0_PRIORITY  DT_NORDIC_NRF_GPIOTE_40006000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_GPIOTE_40006000_LABEL         "GPIOTE_0"
#define DT_ALIAS_GPIOTE_0_LABEL                     DT_NORDIC_NRF_GPIOTE_40006000_LABEL
#define DT_NORDIC_NRF_GPIOTE_GPIOTE_0_LABEL         DT_NORDIC_NRF_GPIOTE_40006000_LABEL
#define DT_INST_0_NORDIC_NRF_GPIOTE_LABEL           DT_NORDIC_NRF_GPIOTE_40006000_LABEL
#define DT_INST_0_NORDIC_NRF_GPIOTE                 1

/*
 * Devicetree node:
 *   /soc/gpio@50000000
 *
 * Binding (compatible = nordic,nrf-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/nordic,nrf-gpio.yaml
 *
 * Dependency Ordinal: 4
 *
 * Requires:
 *   3   /soc
 *
 * Supports:
 *   5   /buttons/button_0
 *   10  /leds/led_0
 *   11  /leds/led_1
 *   12  /leds/led_2
 *   27  /soc/i2c@40004000/bma421@18
 *   28  /soc/i2c@40004000/cst816s@15
 *   38  /soc/spi@40003000
 *   40  /soc/spi@40003000/st7789v@0
 *
 * Description:
 *   NRF5 GPIO node
 */
#define DT_NORDIC_NRF_GPIO_50000000_BASE_ADDRESS    0x50000000
#define DT_ALIAS_GPIO_0_BASE_ADDRESS                DT_NORDIC_NRF_GPIO_50000000_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIO_GPIO_0_BASE_ADDRESS      DT_NORDIC_NRF_GPIO_50000000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_GPIO_BASE_ADDRESS      DT_NORDIC_NRF_GPIO_50000000_BASE_ADDRESS
#define DT_NORDIC_NRF_GPIO_50000000_SIZE            4096
#define DT_ALIAS_GPIO_0_SIZE                        DT_NORDIC_NRF_GPIO_50000000_SIZE
#define DT_NORDIC_NRF_GPIO_GPIO_0_SIZE              DT_NORDIC_NRF_GPIO_50000000_SIZE
#define DT_INST_0_NORDIC_NRF_GPIO_SIZE              DT_NORDIC_NRF_GPIO_50000000_SIZE
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_GPIO_50000000_LABEL           "GPIO_0"
#define DT_ALIAS_GPIO_0_LABEL                       DT_NORDIC_NRF_GPIO_50000000_LABEL
#define DT_NORDIC_NRF_GPIO_GPIO_0_LABEL             DT_NORDIC_NRF_GPIO_50000000_LABEL
#define DT_INST_0_NORDIC_NRF_GPIO_LABEL             DT_NORDIC_NRF_GPIO_50000000_LABEL
#define DT_INST_0_NORDIC_NRF_GPIO                   1

/*
 * Devicetree node:
 *   /soc/i2c@40004000
 *
 * Binding (compatible = nordic,nrf-twi):
 *   $ZEPHYR_BASE/dts/bindings/i2c/nordic,nrf-twi.yaml
 *
 * Dependency Ordinal: 26
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Supports:
 *   27  /soc/i2c@40004000/bma421@18
 *   28  /soc/i2c@40004000/cst816s@15
 *   29  /soc/i2c@40004000/hrs3300@44
 *
 * Description:
 *   Nordic nRF family TWI (TWI master)
 */
#define DT_NORDIC_NRF_TWI_40004000_BASE_ADDRESS     0x40004000
#define DT_ALIAS_I2C_1_BASE_ADDRESS                 DT_NORDIC_NRF_TWI_40004000_BASE_ADDRESS
#define DT_NORDIC_NRF_TWI_I2C_1_BASE_ADDRESS        DT_NORDIC_NRF_TWI_40004000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_TWI_BASE_ADDRESS       DT_NORDIC_NRF_TWI_40004000_BASE_ADDRESS
#define DT_NORDIC_NRF_TWI_40004000_SIZE             4096
#define DT_ALIAS_I2C_1_SIZE                         DT_NORDIC_NRF_TWI_40004000_SIZE
#define DT_NORDIC_NRF_TWI_I2C_1_SIZE                DT_NORDIC_NRF_TWI_40004000_SIZE
#define DT_INST_0_NORDIC_NRF_TWI_SIZE               DT_NORDIC_NRF_TWI_40004000_SIZE
#define DT_NORDIC_NRF_TWI_40004000_IRQ_0            4
#define DT_ALIAS_I2C_1_IRQ_0                        DT_NORDIC_NRF_TWI_40004000_IRQ_0
#define DT_NORDIC_NRF_TWI_I2C_1_IRQ_0               DT_NORDIC_NRF_TWI_40004000_IRQ_0
#define DT_INST_0_NORDIC_NRF_TWI_IRQ_0              DT_NORDIC_NRF_TWI_40004000_IRQ_0
#define DT_NORDIC_NRF_TWI_40004000_IRQ_0_PRIORITY   1
#define DT_ALIAS_I2C_1_IRQ_0_PRIORITY               DT_NORDIC_NRF_TWI_40004000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TWI_I2C_1_IRQ_0_PRIORITY      DT_NORDIC_NRF_TWI_40004000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_TWI_IRQ_0_PRIORITY     DT_NORDIC_NRF_TWI_40004000_IRQ_0_PRIORITY
/* SDA pin */
#define DT_NORDIC_NRF_TWI_40004000_SDA_PIN          6
#define DT_ALIAS_I2C_1_SDA_PIN                      DT_NORDIC_NRF_TWI_40004000_SDA_PIN
#define DT_NORDIC_NRF_TWI_I2C_1_SDA_PIN             DT_NORDIC_NRF_TWI_40004000_SDA_PIN
#define DT_INST_0_NORDIC_NRF_TWI_SDA_PIN            DT_NORDIC_NRF_TWI_40004000_SDA_PIN
/* SCL pin */
#define DT_NORDIC_NRF_TWI_40004000_SCL_PIN          7
#define DT_ALIAS_I2C_1_SCL_PIN                      DT_NORDIC_NRF_TWI_40004000_SCL_PIN
#define DT_NORDIC_NRF_TWI_I2C_1_SCL_PIN             DT_NORDIC_NRF_TWI_40004000_SCL_PIN
#define DT_INST_0_NORDIC_NRF_TWI_SCL_PIN            DT_NORDIC_NRF_TWI_40004000_SCL_PIN
/* Initial clock frequency in Hz */
#define DT_NORDIC_NRF_TWI_40004000_CLOCK_FREQUENCY  100000
#define DT_ALIAS_I2C_1_CLOCK_FREQUENCY              DT_NORDIC_NRF_TWI_40004000_CLOCK_FREQUENCY
#define DT_NORDIC_NRF_TWI_I2C_1_CLOCK_FREQUENCY     DT_NORDIC_NRF_TWI_40004000_CLOCK_FREQUENCY
#define DT_INST_0_NORDIC_NRF_TWI_CLOCK_FREQUENCY    DT_NORDIC_NRF_TWI_40004000_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TWI_40004000_LABEL            "I2C_1"
#define DT_ALIAS_I2C_1_LABEL                        DT_NORDIC_NRF_TWI_40004000_LABEL
#define DT_NORDIC_NRF_TWI_I2C_1_LABEL               DT_NORDIC_NRF_TWI_40004000_LABEL
#define DT_INST_0_NORDIC_NRF_TWI_LABEL              DT_NORDIC_NRF_TWI_40004000_LABEL
#define DT_INST_0_NORDIC_NRF_TWI                    1

/*
 * Devicetree node:
 *   /soc/i2c@40004000/bma421@18
 *
 * Binding (compatible = bosch,bma421):
 *   /root/work/pinetime/cmake/../dts/bindings/sensor/bosch,bma421-i2c.yaml
 *
 * Dependency Ordinal: 27
 *
 * Requires:
 *   4   /soc/gpio@50000000
 *   26  /soc/i2c@40004000
 *
 * Description:
 *   This is a representation of the BME280 Integrated environmental sensor
 */
#define DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_BASE_ADDRESS 0x18
#define DT_INST_0_BOSCH_BMA421_BASE_ADDRESS         DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_BASE_ADDRESS
#define DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS_CONTROLLER "GPIO_0"
#define DT_INST_0_BOSCH_BMA421_INT1_GPIOS_CONTROLLER DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS_CONTROLLER
#define DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS_PIN 8
#define DT_INST_0_BOSCH_BMA421_INT1_GPIOS_PIN       DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS_PIN
#define DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS_FLAGS 0
#define DT_INST_0_BOSCH_BMA421_INT1_GPIOS_FLAGS     DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS_FLAGS
#define DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS {"GPIO_0", 8, 0}
#define DT_INST_0_BOSCH_BMA421_INT1_GPIOS           DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_INT1_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_LABEL "BMA421"
#define DT_INST_0_BOSCH_BMA421_LABEL                DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_LABEL
#define DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_BUS_NAME "I2C_1"
#define DT_INST_0_BOSCH_BMA421_BUS_NAME             DT_NORDIC_NRF_TWI_40004000_BOSCH_BMA421_18_BUS_NAME
#define DT_BOSCH_BMA421_BUS_I2C                     1
#define DT_INST_0_BOSCH_BMA421                      1

/*
 * Devicetree node:
 *   /soc/i2c@40004000/hrs3300@44
 *
 * Binding (compatible = hx,hrs3300):
 *   /root/work/pinetime/cmake/../dts/bindings/sensor/hx,hrs3300.yaml
 *
 * Dependency Ordinal: 29
 *
 * Requires:
 *   26  /soc/i2c@40004000
 *
 * Description:
 *   This is a representation of the HRS3300 heart rate sensor
 */
#define DT_NORDIC_NRF_TWI_40004000_HX_HRS3300_44_BASE_ADDRESS 0x44
#define DT_INST_0_HX_HRS3300_BASE_ADDRESS           DT_NORDIC_NRF_TWI_40004000_HX_HRS3300_44_BASE_ADDRESS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TWI_40004000_HX_HRS3300_44_LABEL "HRS3300"
#define DT_INST_0_HX_HRS3300_LABEL                  DT_NORDIC_NRF_TWI_40004000_HX_HRS3300_44_LABEL
#define DT_NORDIC_NRF_TWI_40004000_HX_HRS3300_44_BUS_NAME "I2C_1"
#define DT_INST_0_HX_HRS3300_BUS_NAME               DT_NORDIC_NRF_TWI_40004000_HX_HRS3300_44_BUS_NAME
#define DT_HX_HRS3300_BUS_I2C                       1
#define DT_INST_0_HX_HRS3300                        1

/*
 * Devicetree node:
 *   /soc/i2c@40004000/cst816s@15
 *
 * Binding (compatible = hynitron,cst816s):
 *   $ZEPHYR_BASE/dts/bindings/sensor/hynitron,cst816s.yaml
 *
 * Dependency Ordinal: 28
 *
 * Requires:
 *   4   /soc/gpio@50000000
 *   26  /soc/i2c@40004000
 *
 * Description:
 *   This is a representation of the Hynitron,CST816S touchscreen sensor
 */
#define DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_BASE_ADDRESS 0x15
#define DT_INST_0_HYNITRON_CST816S_BASE_ADDRESS     DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_BASE_ADDRESS
#define DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS_CONTROLLER "GPIO_0"
#define DT_INST_0_HYNITRON_CST816S_INT1_GPIOS_CONTROLLER DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS_CONTROLLER
#define DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS_PIN 28
#define DT_INST_0_HYNITRON_CST816S_INT1_GPIOS_PIN   DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS_PIN
#define DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS_FLAGS 0
#define DT_INST_0_HYNITRON_CST816S_INT1_GPIOS_FLAGS DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS_FLAGS
#define DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS {"GPIO_0", 28, 0}
#define DT_INST_0_HYNITRON_CST816S_INT1_GPIOS       DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_INT1_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_LABEL "CST816S"
#define DT_INST_0_HYNITRON_CST816S_LABEL            DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_LABEL
#define DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_BUS_NAME "I2C_1"
#define DT_INST_0_HYNITRON_CST816S_BUS_NAME         DT_NORDIC_NRF_TWI_40004000_HYNITRON_CST816S_15_BUS_NAME
#define DT_HYNITRON_CST816S_BUS_I2C                 1
#define DT_INST_0_HYNITRON_CST816S                  1

/*
 * Devicetree node:
 *   /soc/spi@40003000
 *
 * Binding (compatible = nordic,nrf-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/nordic,nrf-spi.yaml
 *
 * Dependency Ordinal: 38
 *
 * Requires:
 *   3   /soc
 *   4   /soc/gpio@50000000
 *   13  /soc/interrupt-controller@e000e100
 *
 * Supports:
 *   39  /soc/spi@40003000/mx25r6435f@1
 *   40  /soc/spi@40003000/st7789v@0
 *
 * Description:
 *   Nordic nRF family SPI (SPI master)
 */
#define DT_NORDIC_NRF_SPI_40003000_BASE_ADDRESS     0x40003000
#define DT_ALIAS_SPI_0_BASE_ADDRESS                 DT_NORDIC_NRF_SPI_40003000_BASE_ADDRESS
#define DT_NORDIC_NRF_SPI_SPI_0_BASE_ADDRESS        DT_NORDIC_NRF_SPI_40003000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_SPI_BASE_ADDRESS       DT_NORDIC_NRF_SPI_40003000_BASE_ADDRESS
#define DT_NORDIC_NRF_SPI_40003000_SIZE             4096
#define DT_ALIAS_SPI_0_SIZE                         DT_NORDIC_NRF_SPI_40003000_SIZE
#define DT_NORDIC_NRF_SPI_SPI_0_SIZE                DT_NORDIC_NRF_SPI_40003000_SIZE
#define DT_INST_0_NORDIC_NRF_SPI_SIZE               DT_NORDIC_NRF_SPI_40003000_SIZE
#define DT_NORDIC_NRF_SPI_40003000_IRQ_0            3
#define DT_ALIAS_SPI_0_IRQ_0                        DT_NORDIC_NRF_SPI_40003000_IRQ_0
#define DT_NORDIC_NRF_SPI_SPI_0_IRQ_0               DT_NORDIC_NRF_SPI_40003000_IRQ_0
#define DT_INST_0_NORDIC_NRF_SPI_IRQ_0              DT_NORDIC_NRF_SPI_40003000_IRQ_0
#define DT_NORDIC_NRF_SPI_40003000_IRQ_0_PRIORITY   1
#define DT_ALIAS_SPI_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_SPI_40003000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_SPI_SPI_0_IRQ_0_PRIORITY      DT_NORDIC_NRF_SPI_40003000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_SPI_IRQ_0_PRIORITY     DT_NORDIC_NRF_SPI_40003000_IRQ_0_PRIORITY
/* Enable pull-up on MISO line */
#define DT_NORDIC_NRF_SPI_40003000_MISO_PULL_UP     0
#define DT_ALIAS_SPI_0_MISO_PULL_UP                 DT_NORDIC_NRF_SPI_40003000_MISO_PULL_UP
#define DT_NORDIC_NRF_SPI_SPI_0_MISO_PULL_UP        DT_NORDIC_NRF_SPI_40003000_MISO_PULL_UP
#define DT_INST_0_NORDIC_NRF_SPI_MISO_PULL_UP       DT_NORDIC_NRF_SPI_40003000_MISO_PULL_UP
/* Enable pull-down on MISO line */
#define DT_NORDIC_NRF_SPI_40003000_MISO_PULL_DOWN   0
#define DT_ALIAS_SPI_0_MISO_PULL_DOWN               DT_NORDIC_NRF_SPI_40003000_MISO_PULL_DOWN
#define DT_NORDIC_NRF_SPI_SPI_0_MISO_PULL_DOWN      DT_NORDIC_NRF_SPI_40003000_MISO_PULL_DOWN
#define DT_INST_0_NORDIC_NRF_SPI_MISO_PULL_DOWN     DT_NORDIC_NRF_SPI_40003000_MISO_PULL_DOWN
/* SCK pin */
#define DT_NORDIC_NRF_SPI_40003000_SCK_PIN          2
#define DT_ALIAS_SPI_0_SCK_PIN                      DT_NORDIC_NRF_SPI_40003000_SCK_PIN
#define DT_NORDIC_NRF_SPI_SPI_0_SCK_PIN             DT_NORDIC_NRF_SPI_40003000_SCK_PIN
#define DT_INST_0_NORDIC_NRF_SPI_SCK_PIN            DT_NORDIC_NRF_SPI_40003000_SCK_PIN
/* MOSI pin */
#define DT_NORDIC_NRF_SPI_40003000_MOSI_PIN         3
#define DT_ALIAS_SPI_0_MOSI_PIN                     DT_NORDIC_NRF_SPI_40003000_MOSI_PIN
#define DT_NORDIC_NRF_SPI_SPI_0_MOSI_PIN            DT_NORDIC_NRF_SPI_40003000_MOSI_PIN
#define DT_INST_0_NORDIC_NRF_SPI_MOSI_PIN           DT_NORDIC_NRF_SPI_40003000_MOSI_PIN
/* MISO pin */
#define DT_NORDIC_NRF_SPI_40003000_MISO_PIN         4
#define DT_ALIAS_SPI_0_MISO_PIN                     DT_NORDIC_NRF_SPI_40003000_MISO_PIN
#define DT_NORDIC_NRF_SPI_SPI_0_MISO_PIN            DT_NORDIC_NRF_SPI_40003000_MISO_PIN
#define DT_INST_0_NORDIC_NRF_SPI_MISO_PIN           DT_NORDIC_NRF_SPI_40003000_MISO_PIN
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_SPI_40003000_LABEL            "SPI_0"
#define DT_ALIAS_SPI_0_LABEL                        DT_NORDIC_NRF_SPI_40003000_LABEL
#define DT_NORDIC_NRF_SPI_SPI_0_LABEL               DT_NORDIC_NRF_SPI_40003000_LABEL
#define DT_INST_0_NORDIC_NRF_SPI_LABEL              DT_NORDIC_NRF_SPI_40003000_LABEL
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_0 "GPIO_0"
#define DT_ALIAS_SPI_0_CS_GPIOS_CONTROLLER_0        DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_0
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_CONTROLLER_0 DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_0
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_CONTROLLER_0 DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_0
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_0   25
#define DT_ALIAS_SPI_0_CS_GPIOS_PIN_0               DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_0
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_PIN_0      DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_0
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_PIN_0     DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_0
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_0 0
#define DT_ALIAS_SPI_0_CS_GPIOS_FLAGS_0             DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_0
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_FLAGS_0    DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_0
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_FLAGS_0   DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_0
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_0       {"GPIO_0", 25, 0}
#define DT_ALIAS_SPI_0_CS_GPIOS_0                   DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_0
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_0          DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_0
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_0         DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_0
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_1 "GPIO_0"
#define DT_ALIAS_SPI_0_CS_GPIOS_CONTROLLER_1        DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_1
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_CONTROLLER_1 DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_1
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_CONTROLLER_1 DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_CONTROLLER_1
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_1   5
#define DT_ALIAS_SPI_0_CS_GPIOS_PIN_1               DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_1
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_PIN_1      DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_1
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_PIN_1     DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_PIN_1
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_1 0
#define DT_ALIAS_SPI_0_CS_GPIOS_FLAGS_1             DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_1
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_FLAGS_1    DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_1
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_FLAGS_1   DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_FLAGS_1
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_1       {"GPIO_0", 5, 0}
#define DT_ALIAS_SPI_0_CS_GPIOS_1                   DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_1
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_1          DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_1
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_1         DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_1
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_COUNT   2
#define DT_ALIAS_SPI_0_CS_GPIOS_COUNT               DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_COUNT
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS_COUNT      DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_COUNT
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS_COUNT     DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_COUNT
#define DT_NORDIC_NRF_SPI_40003000_CS_GPIOS         {DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_0, DT_NORDIC_NRF_SPI_40003000_CS_GPIOS_1}
#define DT_ALIAS_SPI_0_CS_GPIOS                     DT_NORDIC_NRF_SPI_40003000_CS_GPIOS
#define DT_NORDIC_NRF_SPI_SPI_0_CS_GPIOS            DT_NORDIC_NRF_SPI_40003000_CS_GPIOS
#define DT_INST_0_NORDIC_NRF_SPI_CS_GPIOS           DT_NORDIC_NRF_SPI_40003000_CS_GPIOS
#define DT_INST_0_NORDIC_NRF_SPI                    1

/*
 * Devicetree node:
 *   /soc/spi@40003000/st7789v@0
 *
 * Binding (compatible = sitronix,st7789v):
 *   $ZEPHYR_BASE/dts/bindings/display/sitronix,st7789v.yaml
 *
 * Dependency Ordinal: 40
 *
 * Requires:
 *   4   /soc/gpio@50000000
 *   38  /soc/spi@40003000
 *
 * Description:
 *   ST7789V 320x240 display controller
 */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_BASE_ADDRESS 0x0
#define DT_INST_0_SITRONIX_ST7789V_BASE_ADDRESS     DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_BASE_ADDRESS
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS_CONTROLLER "GPIO_0"
#define DT_INST_0_SITRONIX_ST7789V_RESET_GPIOS_CONTROLLER DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS_CONTROLLER
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS_PIN 26
#define DT_INST_0_SITRONIX_ST7789V_RESET_GPIOS_PIN  DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS_PIN
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS_FLAGS 0
#define DT_INST_0_SITRONIX_ST7789V_RESET_GPIOS_FLAGS DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS_FLAGS
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS {"GPIO_0", 26, 0}
#define DT_INST_0_SITRONIX_ST7789V_RESET_GPIOS      DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RESET_GPIOS
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS_CONTROLLER "GPIO_0"
#define DT_INST_0_SITRONIX_ST7789V_CMD_DATA_GPIOS_CONTROLLER DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS_CONTROLLER
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS_PIN 18
#define DT_INST_0_SITRONIX_ST7789V_CMD_DATA_GPIOS_PIN DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS_PIN
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS_FLAGS 0
#define DT_INST_0_SITRONIX_ST7789V_CMD_DATA_GPIOS_FLAGS DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS_FLAGS
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS {"GPIO_0", 18, 0}
#define DT_INST_0_SITRONIX_ST7789V_CMD_DATA_GPIOS   DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD_DATA_GPIOS
/* Height in pixels of the panel driven by the controller */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_HEIGHT 240
#define DT_INST_0_SITRONIX_ST7789V_HEIGHT           DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_HEIGHT
/* Width in pixels of the panel driven by the controller */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_WIDTH 240
#define DT_INST_0_SITRONIX_ST7789V_WIDTH            DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_WIDTH
/* The column offset in pixels of the LCD to the controller memory */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_X_OFFSET 0
#define DT_INST_0_SITRONIX_ST7789V_X_OFFSET         DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_X_OFFSET
/* The row offset in pixels of the LCD to the controller memory */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_Y_OFFSET 0
#define DT_INST_0_SITRONIX_ST7789V_Y_OFFSET         DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_Y_OFFSET
/* VCOM Setting */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_VCOM 25
#define DT_INST_0_SITRONIX_ST7789V_VCOM             DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_VCOM
/* Gate Control */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_GCTRL 53
#define DT_INST_0_SITRONIX_ST7789V_GCTRL            DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_GCTRL
/* VRH Setting */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_VRHS 18
#define DT_INST_0_SITRONIX_ST7789V_VRHS             DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_VRHS
/* VDV Setting */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_VDVS 32
#define DT_INST_0_SITRONIX_ST7789V_VDVS             DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_VDVS
/* Memory Data Access Control */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_MDAC 0
#define DT_INST_0_SITRONIX_ST7789V_MDAC             DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_MDAC
/* LCM Setting */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_LCM 44
#define DT_INST_0_SITRONIX_ST7789V_LCM              DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_LCM
/* Interface Pixel Format */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_COLMOD 5
#define DT_INST_0_SITRONIX_ST7789V_COLMOD           DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_COLMOD
/* Gamma Setting */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_GAMMA 1
#define DT_INST_0_SITRONIX_ST7789V_GAMMA            DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_GAMMA
/* Porch Setting */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_PORCH_PARAM {0x0c, 0x0c, 0x00, 0x33, 0x33}
#define DT_INST_0_SITRONIX_ST7789V_PORCH_PARAM      DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_PORCH_PARAM
/* Command 2 Enable Parameter */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD2EN_PARAM {0x5a, 0x69, 0x02, 0x01}
#define DT_INST_0_SITRONIX_ST7789V_CMD2EN_PARAM     DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CMD2EN_PARAM
/* Power Control 1 Parameter */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_PWCTRL1_PARAM {0xa4, 0xa1}
#define DT_INST_0_SITRONIX_ST7789V_PWCTRL1_PARAM    DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_PWCTRL1_PARAM
/* Positive Voltage Gamma Control Parameter */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_PVGAM_PARAM {0xd0, 0x04, 0x0d, 0x11, 0x13, 0x2b, 0x3f, 0x54, 0x4c, 0x18, 0x0d, 0x0b, 0x1f, 0x23}
#define DT_INST_0_SITRONIX_ST7789V_PVGAM_PARAM      DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_PVGAM_PARAM
/* Negative Voltage Gamma Control Parameter */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_NVGAM_PARAM {0xd0, 0x04, 0x0c, 0x11, 0x13, 0x2c, 0x3f, 0x44, 0x51, 0x2f, 0x1f, 0x1f, 0x20, 0x23}
#define DT_INST_0_SITRONIX_ST7789V_NVGAM_PARAM      DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_NVGAM_PARAM
/* RAM Control Parameter */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RAM_PARAM {0x00, 0xf0}
#define DT_INST_0_SITRONIX_ST7789V_RAM_PARAM        DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RAM_PARAM
/* RGB Interface Control Parameter */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RGB_PARAM {0xcd, 0x08, 0x14}
#define DT_INST_0_SITRONIX_ST7789V_RGB_PARAM        DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_RGB_PARAM
/* Maximum clock frequency of device's SPI interface in Hz */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_SPI_MAX_FREQUENCY 8000000
#define DT_INST_0_SITRONIX_ST7789V_SPI_MAX_FREQUENCY DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_SPI_MAX_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_LABEL "DISPLAY"
#define DT_INST_0_SITRONIX_ST7789V_LABEL            DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_LABEL
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS_CONTROLLER "GPIO_0"
#define DT_INST_0_SITRONIX_ST7789V_CS_GPIOS_CONTROLLER DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS_CONTROLLER
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS_PIN 25
#define DT_INST_0_SITRONIX_ST7789V_CS_GPIOS_PIN     DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS_PIN
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS_FLAGS 0
#define DT_INST_0_SITRONIX_ST7789V_CS_GPIOS_FLAGS   DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS_FLAGS
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS {"GPIO_0", 25, 0}
#define DT_INST_0_SITRONIX_ST7789V_CS_GPIOS         DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_CS_GPIOS
#define DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_BUS_NAME "SPI_0"
#define DT_INST_0_SITRONIX_ST7789V_BUS_NAME         DT_NORDIC_NRF_SPI_40003000_SITRONIX_ST7789V_0_BUS_NAME
#define DT_SITRONIX_ST7789V_BUS_SPI                 1
#define DT_INST_0_SITRONIX_ST7789V                  1

/*
 * Devicetree node:
 *   /soc/spi@40003000/mx25r6435f@1
 *
 * Binding (compatible = jedec,spi-nor):
 *   $ZEPHYR_BASE/dts/bindings/mtd/jedec,spi-nor.yaml
 *
 * Dependency Ordinal: 39
 *
 * Requires:
 *   38  /soc/spi@40003000
 *
 * Description:
 *   Properties supporting Zephyr spi-nor flash driver (over the Zephyr SPI
 *   API) control of serial flash memories using the standard M25P80-based
 *   command set.
 */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_BASE_ADDRESS 0x1
#define DT_INST_0_JEDEC_SPI_NOR_BASE_ADDRESS        DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_BASE_ADDRESS
/* Maximum clock frequency of device's SPI interface in Hz */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_SPI_MAX_FREQUENCY 1000000
#define DT_INST_0_JEDEC_SPI_NOR_SPI_MAX_FREQUENCY   DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_SPI_MAX_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_LABEL "MX25R64"
#define DT_INST_0_JEDEC_SPI_NOR_LABEL               DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_LABEL
/* JEDEC ID as manufacturer ID, memory type, memory density */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_JEDEC_ID {0x0b, 0x40, 0x16}
#define DT_INST_0_JEDEC_SPI_NOR_JEDEC_ID            DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_JEDEC_ID
/* Indicates the device supports the BE32K (0xD8) command */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_HAS_BE32K 1
#define DT_INST_0_JEDEC_SPI_NOR_HAS_BE32K           DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_HAS_BE32K
/*
 * Indicates the device requires the ULBPR (0x98) command.
 *
 * Some flash chips such as the Microchip SST26VF series have a block
 * protection register that initializes to write-protected.  Use this
 * property to indicate that the BPR must be unlocked before write
 * operations can proceed.
 */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_REQUIRES_ULBPR 0
#define DT_INST_0_JEDEC_SPI_NOR_REQUIRES_ULBPR      DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_REQUIRES_ULBPR
/*
 * Indicates the device supports the DPD (0xB9) command.
 *
 * Use this property to indicate the flash chip supports the Deep
 * Power-Down mode that is entered by command 0xB9 to reduce power
 * consumption below normal standby levels.  Use of this property
 * implies that the RDPD (0xAB) Release from Deep Power Down command
 * is also supported.  (On some chips this command functions as Read
 * Electronic Signature; see t-enter-dpd).
 */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_HAS_DPD 0
#define DT_INST_0_JEDEC_SPI_NOR_HAS_DPD             DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_HAS_DPD
/* flash capacity in bits */
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_SIZE 67108864
#define DT_INST_0_JEDEC_SPI_NOR_SIZE                DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_SIZE
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS_CONTROLLER "GPIO_0"
#define DT_INST_0_JEDEC_SPI_NOR_CS_GPIOS_CONTROLLER DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS_CONTROLLER
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS_PIN 5
#define DT_INST_0_JEDEC_SPI_NOR_CS_GPIOS_PIN        DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS_PIN
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS_FLAGS 0
#define DT_INST_0_JEDEC_SPI_NOR_CS_GPIOS_FLAGS      DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS_FLAGS
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS {"GPIO_0", 5, 0}
#define DT_INST_0_JEDEC_SPI_NOR_CS_GPIOS            DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_CS_GPIOS
#define DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_BUS_NAME "SPI_0"
#define DT_INST_0_JEDEC_SPI_NOR_BUS_NAME            DT_NORDIC_NRF_SPI_40003000_JEDEC_SPI_NOR_1_BUS_NAME
#define DT_JEDEC_SPI_NOR_BUS_SPI                    1
#define DT_INST_0_JEDEC_SPI_NOR                     1

/*
 * Devicetree node:
 *   /soc/rtc@4000b000
 *
 * Binding (compatible = nordic,nrf-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nordic,nrf-rtc.yaml
 *
 * Dependency Ordinal: 35
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF RTC (Real-Time Counter)
 */
#define DT_NORDIC_NRF_RTC_4000B000_BASE_ADDRESS     0x4000b000
#define DT_ALIAS_RTC_0_BASE_ADDRESS                 DT_NORDIC_NRF_RTC_4000B000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_RTC_0_BASE_ADDRESS        DT_NORDIC_NRF_RTC_4000B000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_RTC_BASE_ADDRESS       DT_NORDIC_NRF_RTC_4000B000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_4000B000_SIZE             4096
#define DT_ALIAS_RTC_0_SIZE                         DT_NORDIC_NRF_RTC_4000B000_SIZE
#define DT_NORDIC_NRF_RTC_RTC_0_SIZE                DT_NORDIC_NRF_RTC_4000B000_SIZE
#define DT_INST_0_NORDIC_NRF_RTC_SIZE               DT_NORDIC_NRF_RTC_4000B000_SIZE
#define DT_NORDIC_NRF_RTC_4000B000_IRQ_0            11
#define DT_ALIAS_RTC_0_IRQ_0                        DT_NORDIC_NRF_RTC_4000B000_IRQ_0
#define DT_NORDIC_NRF_RTC_RTC_0_IRQ_0               DT_NORDIC_NRF_RTC_4000B000_IRQ_0
#define DT_INST_0_NORDIC_NRF_RTC_IRQ_0              DT_NORDIC_NRF_RTC_4000B000_IRQ_0
#define DT_NORDIC_NRF_RTC_4000B000_IRQ_0_PRIORITY   1
#define DT_ALIAS_RTC_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_RTC_4000B000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_RTC_RTC_0_IRQ_0_PRIORITY      DT_NORDIC_NRF_RTC_4000B000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_RTC_IRQ_0_PRIORITY     DT_NORDIC_NRF_RTC_4000B000_IRQ_0_PRIORITY
/* Enable wrapping with PPI */
#define DT_NORDIC_NRF_RTC_4000B000_PPI_WRAP         0
#define DT_ALIAS_RTC_0_PPI_WRAP                     DT_NORDIC_NRF_RTC_4000B000_PPI_WRAP
#define DT_NORDIC_NRF_RTC_RTC_0_PPI_WRAP            DT_NORDIC_NRF_RTC_4000B000_PPI_WRAP
#define DT_INST_0_NORDIC_NRF_RTC_PPI_WRAP           DT_NORDIC_NRF_RTC_4000B000_PPI_WRAP
/* Enable fixed top value */
#define DT_NORDIC_NRF_RTC_4000B000_FIXED_TOP        0
#define DT_ALIAS_RTC_0_FIXED_TOP                    DT_NORDIC_NRF_RTC_4000B000_FIXED_TOP
#define DT_NORDIC_NRF_RTC_RTC_0_FIXED_TOP           DT_NORDIC_NRF_RTC_4000B000_FIXED_TOP
#define DT_INST_0_NORDIC_NRF_RTC_FIXED_TOP          DT_NORDIC_NRF_RTC_4000B000_FIXED_TOP
/* Clock frequency information for RTC operation */
#define DT_NORDIC_NRF_RTC_4000B000_CLOCK_FREQUENCY  32768
#define DT_ALIAS_RTC_0_CLOCK_FREQUENCY              DT_NORDIC_NRF_RTC_4000B000_CLOCK_FREQUENCY
#define DT_NORDIC_NRF_RTC_RTC_0_CLOCK_FREQUENCY     DT_NORDIC_NRF_RTC_4000B000_CLOCK_FREQUENCY
#define DT_INST_0_NORDIC_NRF_RTC_CLOCK_FREQUENCY    DT_NORDIC_NRF_RTC_4000B000_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_RTC_4000B000_LABEL            "RTC_0"
#define DT_ALIAS_RTC_0_LABEL                        DT_NORDIC_NRF_RTC_4000B000_LABEL
#define DT_NORDIC_NRF_RTC_RTC_0_LABEL               DT_NORDIC_NRF_RTC_4000B000_LABEL
#define DT_INST_0_NORDIC_NRF_RTC_LABEL              DT_NORDIC_NRF_RTC_4000B000_LABEL
/* RTC frequency equals clock-frequency divided by the prescaler value */
#define DT_NORDIC_NRF_RTC_4000B000_PRESCALER        1
#define DT_ALIAS_RTC_0_PRESCALER                    DT_NORDIC_NRF_RTC_4000B000_PRESCALER
#define DT_NORDIC_NRF_RTC_RTC_0_PRESCALER           DT_NORDIC_NRF_RTC_4000B000_PRESCALER
#define DT_INST_0_NORDIC_NRF_RTC_PRESCALER          DT_NORDIC_NRF_RTC_4000B000_PRESCALER
#define DT_INST_0_NORDIC_NRF_RTC                    1

/*
 * Devicetree node:
 *   /soc/rtc@40011000
 *
 * Binding (compatible = nordic,nrf-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nordic,nrf-rtc.yaml
 *
 * Dependency Ordinal: 36
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF RTC (Real-Time Counter)
 */
#define DT_NORDIC_NRF_RTC_40011000_BASE_ADDRESS     0x40011000
#define DT_ALIAS_RTC_1_BASE_ADDRESS                 DT_NORDIC_NRF_RTC_40011000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_RTC_1_BASE_ADDRESS        DT_NORDIC_NRF_RTC_40011000_BASE_ADDRESS
#define DT_INST_1_NORDIC_NRF_RTC_BASE_ADDRESS       DT_NORDIC_NRF_RTC_40011000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_40011000_SIZE             4096
#define DT_ALIAS_RTC_1_SIZE                         DT_NORDIC_NRF_RTC_40011000_SIZE
#define DT_NORDIC_NRF_RTC_RTC_1_SIZE                DT_NORDIC_NRF_RTC_40011000_SIZE
#define DT_INST_1_NORDIC_NRF_RTC_SIZE               DT_NORDIC_NRF_RTC_40011000_SIZE
#define DT_NORDIC_NRF_RTC_40011000_IRQ_0            17
#define DT_ALIAS_RTC_1_IRQ_0                        DT_NORDIC_NRF_RTC_40011000_IRQ_0
#define DT_NORDIC_NRF_RTC_RTC_1_IRQ_0               DT_NORDIC_NRF_RTC_40011000_IRQ_0
#define DT_INST_1_NORDIC_NRF_RTC_IRQ_0              DT_NORDIC_NRF_RTC_40011000_IRQ_0
#define DT_NORDIC_NRF_RTC_40011000_IRQ_0_PRIORITY   1
#define DT_ALIAS_RTC_1_IRQ_0_PRIORITY               DT_NORDIC_NRF_RTC_40011000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_RTC_RTC_1_IRQ_0_PRIORITY      DT_NORDIC_NRF_RTC_40011000_IRQ_0_PRIORITY
#define DT_INST_1_NORDIC_NRF_RTC_IRQ_0_PRIORITY     DT_NORDIC_NRF_RTC_40011000_IRQ_0_PRIORITY
/* Enable wrapping with PPI */
#define DT_NORDIC_NRF_RTC_40011000_PPI_WRAP         0
#define DT_ALIAS_RTC_1_PPI_WRAP                     DT_NORDIC_NRF_RTC_40011000_PPI_WRAP
#define DT_NORDIC_NRF_RTC_RTC_1_PPI_WRAP            DT_NORDIC_NRF_RTC_40011000_PPI_WRAP
#define DT_INST_1_NORDIC_NRF_RTC_PPI_WRAP           DT_NORDIC_NRF_RTC_40011000_PPI_WRAP
/* Enable fixed top value */
#define DT_NORDIC_NRF_RTC_40011000_FIXED_TOP        0
#define DT_ALIAS_RTC_1_FIXED_TOP                    DT_NORDIC_NRF_RTC_40011000_FIXED_TOP
#define DT_NORDIC_NRF_RTC_RTC_1_FIXED_TOP           DT_NORDIC_NRF_RTC_40011000_FIXED_TOP
#define DT_INST_1_NORDIC_NRF_RTC_FIXED_TOP          DT_NORDIC_NRF_RTC_40011000_FIXED_TOP
/* Clock frequency information for RTC operation */
#define DT_NORDIC_NRF_RTC_40011000_CLOCK_FREQUENCY  32768
#define DT_ALIAS_RTC_1_CLOCK_FREQUENCY              DT_NORDIC_NRF_RTC_40011000_CLOCK_FREQUENCY
#define DT_NORDIC_NRF_RTC_RTC_1_CLOCK_FREQUENCY     DT_NORDIC_NRF_RTC_40011000_CLOCK_FREQUENCY
#define DT_INST_1_NORDIC_NRF_RTC_CLOCK_FREQUENCY    DT_NORDIC_NRF_RTC_40011000_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_RTC_40011000_LABEL            "RTC_1"
#define DT_ALIAS_RTC_1_LABEL                        DT_NORDIC_NRF_RTC_40011000_LABEL
#define DT_NORDIC_NRF_RTC_RTC_1_LABEL               DT_NORDIC_NRF_RTC_40011000_LABEL
#define DT_INST_1_NORDIC_NRF_RTC_LABEL              DT_NORDIC_NRF_RTC_40011000_LABEL
/* RTC frequency equals clock-frequency divided by the prescaler value */
#define DT_NORDIC_NRF_RTC_40011000_PRESCALER        1
#define DT_ALIAS_RTC_1_PRESCALER                    DT_NORDIC_NRF_RTC_40011000_PRESCALER
#define DT_NORDIC_NRF_RTC_RTC_1_PRESCALER           DT_NORDIC_NRF_RTC_40011000_PRESCALER
#define DT_INST_1_NORDIC_NRF_RTC_PRESCALER          DT_NORDIC_NRF_RTC_40011000_PRESCALER
#define DT_INST_1_NORDIC_NRF_RTC                    1

/*
 * Devicetree node:
 *   /soc/rtc@40024000
 *
 * Binding (compatible = nordic,nrf-rtc):
 *   $ZEPHYR_BASE/dts/bindings/rtc/nordic,nrf-rtc.yaml
 *
 * Dependency Ordinal: 37
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF RTC (Real-Time Counter)
 */
#define DT_NORDIC_NRF_RTC_40024000_BASE_ADDRESS     0x40024000
#define DT_ALIAS_RTC_2_BASE_ADDRESS                 DT_NORDIC_NRF_RTC_40024000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_RTC_2_BASE_ADDRESS        DT_NORDIC_NRF_RTC_40024000_BASE_ADDRESS
#define DT_INST_2_NORDIC_NRF_RTC_BASE_ADDRESS       DT_NORDIC_NRF_RTC_40024000_BASE_ADDRESS
#define DT_NORDIC_NRF_RTC_40024000_SIZE             4096
#define DT_ALIAS_RTC_2_SIZE                         DT_NORDIC_NRF_RTC_40024000_SIZE
#define DT_NORDIC_NRF_RTC_RTC_2_SIZE                DT_NORDIC_NRF_RTC_40024000_SIZE
#define DT_INST_2_NORDIC_NRF_RTC_SIZE               DT_NORDIC_NRF_RTC_40024000_SIZE
#define DT_NORDIC_NRF_RTC_40024000_IRQ_0            36
#define DT_ALIAS_RTC_2_IRQ_0                        DT_NORDIC_NRF_RTC_40024000_IRQ_0
#define DT_NORDIC_NRF_RTC_RTC_2_IRQ_0               DT_NORDIC_NRF_RTC_40024000_IRQ_0
#define DT_INST_2_NORDIC_NRF_RTC_IRQ_0              DT_NORDIC_NRF_RTC_40024000_IRQ_0
#define DT_NORDIC_NRF_RTC_40024000_IRQ_0_PRIORITY   1
#define DT_ALIAS_RTC_2_IRQ_0_PRIORITY               DT_NORDIC_NRF_RTC_40024000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_RTC_RTC_2_IRQ_0_PRIORITY      DT_NORDIC_NRF_RTC_40024000_IRQ_0_PRIORITY
#define DT_INST_2_NORDIC_NRF_RTC_IRQ_0_PRIORITY     DT_NORDIC_NRF_RTC_40024000_IRQ_0_PRIORITY
/* Enable wrapping with PPI */
#define DT_NORDIC_NRF_RTC_40024000_PPI_WRAP         0
#define DT_ALIAS_RTC_2_PPI_WRAP                     DT_NORDIC_NRF_RTC_40024000_PPI_WRAP
#define DT_NORDIC_NRF_RTC_RTC_2_PPI_WRAP            DT_NORDIC_NRF_RTC_40024000_PPI_WRAP
#define DT_INST_2_NORDIC_NRF_RTC_PPI_WRAP           DT_NORDIC_NRF_RTC_40024000_PPI_WRAP
/* Enable fixed top value */
#define DT_NORDIC_NRF_RTC_40024000_FIXED_TOP        0
#define DT_ALIAS_RTC_2_FIXED_TOP                    DT_NORDIC_NRF_RTC_40024000_FIXED_TOP
#define DT_NORDIC_NRF_RTC_RTC_2_FIXED_TOP           DT_NORDIC_NRF_RTC_40024000_FIXED_TOP
#define DT_INST_2_NORDIC_NRF_RTC_FIXED_TOP          DT_NORDIC_NRF_RTC_40024000_FIXED_TOP
/* Clock frequency information for RTC operation */
#define DT_NORDIC_NRF_RTC_40024000_CLOCK_FREQUENCY  32768
#define DT_ALIAS_RTC_2_CLOCK_FREQUENCY              DT_NORDIC_NRF_RTC_40024000_CLOCK_FREQUENCY
#define DT_NORDIC_NRF_RTC_RTC_2_CLOCK_FREQUENCY     DT_NORDIC_NRF_RTC_40024000_CLOCK_FREQUENCY
#define DT_INST_2_NORDIC_NRF_RTC_CLOCK_FREQUENCY    DT_NORDIC_NRF_RTC_40024000_CLOCK_FREQUENCY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_RTC_40024000_LABEL            "RTC_2"
#define DT_ALIAS_RTC_2_LABEL                        DT_NORDIC_NRF_RTC_40024000_LABEL
#define DT_NORDIC_NRF_RTC_RTC_2_LABEL               DT_NORDIC_NRF_RTC_40024000_LABEL
#define DT_INST_2_NORDIC_NRF_RTC_LABEL              DT_NORDIC_NRF_RTC_40024000_LABEL
/* RTC frequency equals clock-frequency divided by the prescaler value */
#define DT_NORDIC_NRF_RTC_40024000_PRESCALER        1
#define DT_ALIAS_RTC_2_PRESCALER                    DT_NORDIC_NRF_RTC_40024000_PRESCALER
#define DT_NORDIC_NRF_RTC_RTC_2_PRESCALER           DT_NORDIC_NRF_RTC_40024000_PRESCALER
#define DT_INST_2_NORDIC_NRF_RTC_PRESCALER          DT_NORDIC_NRF_RTC_40024000_PRESCALER
#define DT_INST_2_NORDIC_NRF_RTC                    1

/*
 * Devicetree node:
 *   /soc/timer@40008000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 44
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_40008000_BASE_ADDRESS   0x40008000
#define DT_ALIAS_TIMER_0_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_40008000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_0_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_40008000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_40008000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_40008000_SIZE           4096
#define DT_ALIAS_TIMER_0_SIZE                       DT_NORDIC_NRF_TIMER_40008000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_0_SIZE            DT_NORDIC_NRF_TIMER_40008000_SIZE
#define DT_INST_0_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_40008000_SIZE
#define DT_NORDIC_NRF_TIMER_40008000_IRQ_0          8
#define DT_ALIAS_TIMER_0_IRQ_0                      DT_NORDIC_NRF_TIMER_40008000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_0_IRQ_0           DT_NORDIC_NRF_TIMER_40008000_IRQ_0
#define DT_INST_0_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_40008000_IRQ_0
#define DT_NORDIC_NRF_TIMER_40008000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_0_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_40008000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_0_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_40008000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_40008000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TIMER_40008000_LABEL          "TIMER_0"
#define DT_ALIAS_TIMER_0_LABEL                      DT_NORDIC_NRF_TIMER_40008000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_0_LABEL           DT_NORDIC_NRF_TIMER_40008000_LABEL
#define DT_INST_0_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_40008000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_40008000_PRESCALER      0
#define DT_ALIAS_TIMER_0_PRESCALER                  DT_NORDIC_NRF_TIMER_40008000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_0_PRESCALER       DT_NORDIC_NRF_TIMER_40008000_PRESCALER
#define DT_INST_0_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_40008000_PRESCALER
#define DT_INST_0_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/timer@40009000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 45
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_40009000_BASE_ADDRESS   0x40009000
#define DT_ALIAS_TIMER_1_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_40009000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_1_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_40009000_BASE_ADDRESS
#define DT_INST_1_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_40009000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_40009000_SIZE           4096
#define DT_ALIAS_TIMER_1_SIZE                       DT_NORDIC_NRF_TIMER_40009000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_1_SIZE            DT_NORDIC_NRF_TIMER_40009000_SIZE
#define DT_INST_1_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_40009000_SIZE
#define DT_NORDIC_NRF_TIMER_40009000_IRQ_0          9
#define DT_ALIAS_TIMER_1_IRQ_0                      DT_NORDIC_NRF_TIMER_40009000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_1_IRQ_0           DT_NORDIC_NRF_TIMER_40009000_IRQ_0
#define DT_INST_1_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_40009000_IRQ_0
#define DT_NORDIC_NRF_TIMER_40009000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_1_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_40009000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_1_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_40009000_IRQ_0_PRIORITY
#define DT_INST_1_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_40009000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TIMER_40009000_LABEL          "TIMER_1"
#define DT_ALIAS_TIMER_1_LABEL                      DT_NORDIC_NRF_TIMER_40009000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_1_LABEL           DT_NORDIC_NRF_TIMER_40009000_LABEL
#define DT_INST_1_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_40009000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_40009000_PRESCALER      0
#define DT_ALIAS_TIMER_1_PRESCALER                  DT_NORDIC_NRF_TIMER_40009000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_1_PRESCALER       DT_NORDIC_NRF_TIMER_40009000_PRESCALER
#define DT_INST_1_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_40009000_PRESCALER
#define DT_INST_1_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/timer@4000a000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 46
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_4000A000_BASE_ADDRESS   0x4000a000
#define DT_ALIAS_TIMER_2_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_4000A000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_2_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_4000A000_BASE_ADDRESS
#define DT_INST_2_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_4000A000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_4000A000_SIZE           4096
#define DT_ALIAS_TIMER_2_SIZE                       DT_NORDIC_NRF_TIMER_4000A000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_2_SIZE            DT_NORDIC_NRF_TIMER_4000A000_SIZE
#define DT_INST_2_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_4000A000_SIZE
#define DT_NORDIC_NRF_TIMER_4000A000_IRQ_0          10
#define DT_ALIAS_TIMER_2_IRQ_0                      DT_NORDIC_NRF_TIMER_4000A000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_2_IRQ_0           DT_NORDIC_NRF_TIMER_4000A000_IRQ_0
#define DT_INST_2_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_4000A000_IRQ_0
#define DT_NORDIC_NRF_TIMER_4000A000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_2_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_4000A000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_2_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_4000A000_IRQ_0_PRIORITY
#define DT_INST_2_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_4000A000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TIMER_4000A000_LABEL          "TIMER_2"
#define DT_ALIAS_TIMER_2_LABEL                      DT_NORDIC_NRF_TIMER_4000A000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_2_LABEL           DT_NORDIC_NRF_TIMER_4000A000_LABEL
#define DT_INST_2_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_4000A000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_4000A000_PRESCALER      0
#define DT_ALIAS_TIMER_2_PRESCALER                  DT_NORDIC_NRF_TIMER_4000A000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_2_PRESCALER       DT_NORDIC_NRF_TIMER_4000A000_PRESCALER
#define DT_INST_2_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_4000A000_PRESCALER
#define DT_INST_2_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/timer@4001a000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 47
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_4001A000_BASE_ADDRESS   0x4001a000
#define DT_ALIAS_TIMER_3_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_4001A000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_3_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_4001A000_BASE_ADDRESS
#define DT_INST_3_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_4001A000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_4001A000_SIZE           4096
#define DT_ALIAS_TIMER_3_SIZE                       DT_NORDIC_NRF_TIMER_4001A000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_3_SIZE            DT_NORDIC_NRF_TIMER_4001A000_SIZE
#define DT_INST_3_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_4001A000_SIZE
#define DT_NORDIC_NRF_TIMER_4001A000_IRQ_0          26
#define DT_ALIAS_TIMER_3_IRQ_0                      DT_NORDIC_NRF_TIMER_4001A000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_3_IRQ_0           DT_NORDIC_NRF_TIMER_4001A000_IRQ_0
#define DT_INST_3_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_4001A000_IRQ_0
#define DT_NORDIC_NRF_TIMER_4001A000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_3_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_4001A000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_3_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_4001A000_IRQ_0_PRIORITY
#define DT_INST_3_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_4001A000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TIMER_4001A000_LABEL          "TIMER_3"
#define DT_ALIAS_TIMER_3_LABEL                      DT_NORDIC_NRF_TIMER_4001A000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_3_LABEL           DT_NORDIC_NRF_TIMER_4001A000_LABEL
#define DT_INST_3_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_4001A000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_4001A000_PRESCALER      0
#define DT_ALIAS_TIMER_3_PRESCALER                  DT_NORDIC_NRF_TIMER_4001A000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_3_PRESCALER       DT_NORDIC_NRF_TIMER_4001A000_PRESCALER
#define DT_INST_3_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_4001A000_PRESCALER
#define DT_INST_3_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/timer@4001b000
 *
 * Binding (compatible = nordic,nrf-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/nordic,nrf-timer.yaml
 *
 * Dependency Ordinal: 48
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF timer node
 */
#define DT_NORDIC_NRF_TIMER_4001B000_BASE_ADDRESS   0x4001b000
#define DT_ALIAS_TIMER_4_BASE_ADDRESS               DT_NORDIC_NRF_TIMER_4001B000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_TIMER_4_BASE_ADDRESS    DT_NORDIC_NRF_TIMER_4001B000_BASE_ADDRESS
#define DT_INST_4_NORDIC_NRF_TIMER_BASE_ADDRESS     DT_NORDIC_NRF_TIMER_4001B000_BASE_ADDRESS
#define DT_NORDIC_NRF_TIMER_4001B000_SIZE           4096
#define DT_ALIAS_TIMER_4_SIZE                       DT_NORDIC_NRF_TIMER_4001B000_SIZE
#define DT_NORDIC_NRF_TIMER_TIMER_4_SIZE            DT_NORDIC_NRF_TIMER_4001B000_SIZE
#define DT_INST_4_NORDIC_NRF_TIMER_SIZE             DT_NORDIC_NRF_TIMER_4001B000_SIZE
#define DT_NORDIC_NRF_TIMER_4001B000_IRQ_0          27
#define DT_ALIAS_TIMER_4_IRQ_0                      DT_NORDIC_NRF_TIMER_4001B000_IRQ_0
#define DT_NORDIC_NRF_TIMER_TIMER_4_IRQ_0           DT_NORDIC_NRF_TIMER_4001B000_IRQ_0
#define DT_INST_4_NORDIC_NRF_TIMER_IRQ_0            DT_NORDIC_NRF_TIMER_4001B000_IRQ_0
#define DT_NORDIC_NRF_TIMER_4001B000_IRQ_0_PRIORITY 1
#define DT_ALIAS_TIMER_4_IRQ_0_PRIORITY             DT_NORDIC_NRF_TIMER_4001B000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_TIMER_TIMER_4_IRQ_0_PRIORITY  DT_NORDIC_NRF_TIMER_4001B000_IRQ_0_PRIORITY
#define DT_INST_4_NORDIC_NRF_TIMER_IRQ_0_PRIORITY   DT_NORDIC_NRF_TIMER_4001B000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TIMER_4001B000_LABEL          "TIMER_4"
#define DT_ALIAS_TIMER_4_LABEL                      DT_NORDIC_NRF_TIMER_4001B000_LABEL
#define DT_NORDIC_NRF_TIMER_TIMER_4_LABEL           DT_NORDIC_NRF_TIMER_4001B000_LABEL
#define DT_INST_4_NORDIC_NRF_TIMER_LABEL            DT_NORDIC_NRF_TIMER_4001B000_LABEL
/* Prescaler value determines frequency (16MHz/2^prescaler) */
#define DT_NORDIC_NRF_TIMER_4001B000_PRESCALER      0
#define DT_ALIAS_TIMER_4_PRESCALER                  DT_NORDIC_NRF_TIMER_4001B000_PRESCALER
#define DT_NORDIC_NRF_TIMER_TIMER_4_PRESCALER       DT_NORDIC_NRF_TIMER_4001B000_PRESCALER
#define DT_INST_4_NORDIC_NRF_TIMER_PRESCALER        DT_NORDIC_NRF_TIMER_4001B000_PRESCALER
#define DT_INST_4_NORDIC_NRF_TIMER                  1

/*
 * Devicetree node:
 *   /soc/temp@4000c000
 *
 * Binding (compatible = nordic,nrf-temp):
 *   $ZEPHYR_BASE/dts/bindings/sensor/nordic,nrf-temp.yaml
 *
 * Dependency Ordinal: 43
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic nRF family TEMP node
 */
#define DT_NORDIC_NRF_TEMP_4000C000_BASE_ADDRESS    0x4000c000
#define DT_INST_0_NORDIC_NRF_TEMP_BASE_ADDRESS      DT_NORDIC_NRF_TEMP_4000C000_BASE_ADDRESS
#define DT_NORDIC_NRF_TEMP_4000C000_SIZE            4096
#define DT_INST_0_NORDIC_NRF_TEMP_SIZE              DT_NORDIC_NRF_TEMP_4000C000_SIZE
#define DT_NORDIC_NRF_TEMP_4000C000_IRQ_0           12
#define DT_INST_0_NORDIC_NRF_TEMP_IRQ_0             DT_NORDIC_NRF_TEMP_4000C000_IRQ_0
#define DT_NORDIC_NRF_TEMP_4000C000_IRQ_0_PRIORITY  1
#define DT_INST_0_NORDIC_NRF_TEMP_IRQ_0_PRIORITY    DT_NORDIC_NRF_TEMP_4000C000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_TEMP_4000C000_LABEL           "TEMP_0"
#define DT_INST_0_NORDIC_NRF_TEMP_LABEL             DT_NORDIC_NRF_TEMP_4000C000_LABEL
#define DT_INST_0_NORDIC_NRF_TEMP                   1

/*
 * Devicetree node:
 *   /soc/watchdog@40010000
 *
 * Binding (compatible = nordic,nrf-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/nordic,nrf-watchdog.yaml
 *
 * Dependency Ordinal: 51
 *
 * Requires:
 *   3   /soc
 *   13  /soc/interrupt-controller@e000e100
 *
 * Description:
 *   Nordic Semiconductor nRF watchdog
 */
#define DT_NORDIC_NRF_WATCHDOG_40010000_BASE_ADDRESS 0x40010000
#define DT_ALIAS_WDT_0_BASE_ADDRESS                 DT_NORDIC_NRF_WATCHDOG_40010000_BASE_ADDRESS
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_BASE_ADDRESS   DT_NORDIC_NRF_WATCHDOG_40010000_BASE_ADDRESS
#define DT_INST_0_NORDIC_NRF_WATCHDOG_BASE_ADDRESS  DT_NORDIC_NRF_WATCHDOG_40010000_BASE_ADDRESS
#define DT_NORDIC_NRF_WATCHDOG_40010000_SIZE        4096
#define DT_ALIAS_WDT_0_SIZE                         DT_NORDIC_NRF_WATCHDOG_40010000_SIZE
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_SIZE           DT_NORDIC_NRF_WATCHDOG_40010000_SIZE
#define DT_INST_0_NORDIC_NRF_WATCHDOG_SIZE          DT_NORDIC_NRF_WATCHDOG_40010000_SIZE
#define DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0       16
#define DT_ALIAS_WDT_0_IRQ_0                        DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_IRQ_0          DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0
#define DT_INST_0_NORDIC_NRF_WATCHDOG_IRQ_0         DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0
#define DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0_PRIORITY 1
#define DT_ALIAS_WDT_0_IRQ_0_PRIORITY               DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0_PRIORITY
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_IRQ_0_PRIORITY DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0_PRIORITY
#define DT_INST_0_NORDIC_NRF_WATCHDOG_IRQ_0_PRIORITY DT_NORDIC_NRF_WATCHDOG_40010000_IRQ_0_PRIORITY
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_NORDIC_NRF_WATCHDOG_40010000_LABEL       "WDT"
#define DT_ALIAS_WDT_0_LABEL                        DT_NORDIC_NRF_WATCHDOG_40010000_LABEL
#define DT_NORDIC_NRF_WATCHDOG_WDT_0_LABEL          DT_NORDIC_NRF_WATCHDOG_40010000_LABEL
#define DT_INST_0_NORDIC_NRF_WATCHDOG_LABEL         DT_NORDIC_NRF_WATCHDOG_40010000_LABEL
#define DT_INST_0_NORDIC_NRF_WATCHDOG               1

/*
 * Devicetree node:
 *   /cpus/cpu@0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * Dependency Ordinal: 8
 *
 * Requires:
 *   7   /cpus
 *
 * Description:
 *   ARM Cortex-M4F CPU
 */
#define DT_ARM_CORTEX_M4F_0_BASE_ADDRESS            0x0
#define DT_INST_0_ARM_CORTEX_M4F_BASE_ADDRESS       DT_ARM_CORTEX_M4F_0_BASE_ADDRESS
#define DT_INST_0_ARM_CORTEX_M4F                    1

/*
 * Devicetree node:
 *   /leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 9
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   10  /leds/led_0
 *   11  /leds/led_1
 *   12  /leds/led_2
 *
 * Description:
 *   GPIO LEDs parent node
 */
#define DT_INST_0_GPIO_LEDS                         1

/*
 * Devicetree node:
 *   /leds/led_0
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 10
 *
 * Requires:
 *   9   /leds
 *   4   /soc/gpio@50000000
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED0_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_ALIAS_LED0_GREEN_GPIOS_CONTROLLER        DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED0_GREEN_GPIOS_CONTROLLER    DT_GPIO_LEDS_LED_0_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_0_GPIOS_PIN                14
#define DT_ALIAS_LED0_GPIOS_PIN                     DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_GPIO_LEDS_LED0_GPIOS_PIN                 DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_ALIAS_LED0_GREEN_GPIOS_PIN               DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_GPIO_LEDS_LED0_GREEN_GPIOS_PIN           DT_GPIO_LEDS_LED_0_GPIOS_PIN
#define DT_GPIO_LEDS_LED_0_GPIOS_FLAGS              0
#define DT_ALIAS_LED0_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED0_GPIOS_FLAGS               DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_ALIAS_LED0_GREEN_GPIOS_FLAGS             DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED0_GREEN_GPIOS_FLAGS         DT_GPIO_LEDS_LED_0_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_0_GPIOS                    {"GPIO_0", 14, 0}
#define DT_ALIAS_LED0_GPIOS                         DT_GPIO_LEDS_LED_0_GPIOS
#define DT_GPIO_LEDS_LED0_GPIOS                     DT_GPIO_LEDS_LED_0_GPIOS
#define DT_ALIAS_LED0_GREEN_GPIOS                   DT_GPIO_LEDS_LED_0_GPIOS
#define DT_GPIO_LEDS_LED0_GREEN_GPIOS               DT_GPIO_LEDS_LED_0_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_GPIO_LEDS_LED_0_LABEL                    "Background LED 0"
#define DT_ALIAS_LED0_LABEL                         DT_GPIO_LEDS_LED_0_LABEL
#define DT_GPIO_LEDS_LED0_LABEL                     DT_GPIO_LEDS_LED_0_LABEL
#define DT_ALIAS_LED0_GREEN_LABEL                   DT_GPIO_LEDS_LED_0_LABEL
#define DT_GPIO_LEDS_LED0_GREEN_LABEL               DT_GPIO_LEDS_LED_0_LABEL

/*
 * Devicetree node:
 *   /leds/led_1
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 11
 *
 * Requires:
 *   9   /leds
 *   4   /soc/gpio@50000000
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED1_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED1_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_ALIAS_LED1_RED_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED1_RED_GPIOS_CONTROLLER      DT_GPIO_LEDS_LED_1_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_1_GPIOS_PIN                22
#define DT_ALIAS_LED1_GPIOS_PIN                     DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_GPIO_LEDS_LED1_GPIOS_PIN                 DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_ALIAS_LED1_RED_GPIOS_PIN                 DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_GPIO_LEDS_LED1_RED_GPIOS_PIN             DT_GPIO_LEDS_LED_1_GPIOS_PIN
#define DT_GPIO_LEDS_LED_1_GPIOS_FLAGS              0
#define DT_ALIAS_LED1_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED1_GPIOS_FLAGS               DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_ALIAS_LED1_RED_GPIOS_FLAGS               DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED1_RED_GPIOS_FLAGS           DT_GPIO_LEDS_LED_1_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_1_GPIOS                    {"GPIO_0", 22, 0}
#define DT_ALIAS_LED1_GPIOS                         DT_GPIO_LEDS_LED_1_GPIOS
#define DT_GPIO_LEDS_LED1_GPIOS                     DT_GPIO_LEDS_LED_1_GPIOS
#define DT_ALIAS_LED1_RED_GPIOS                     DT_GPIO_LEDS_LED_1_GPIOS
#define DT_GPIO_LEDS_LED1_RED_GPIOS                 DT_GPIO_LEDS_LED_1_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_GPIO_LEDS_LED_1_LABEL                    "Background LED 1"
#define DT_ALIAS_LED1_LABEL                         DT_GPIO_LEDS_LED_1_LABEL
#define DT_GPIO_LEDS_LED1_LABEL                     DT_GPIO_LEDS_LED_1_LABEL
#define DT_ALIAS_LED1_RED_LABEL                     DT_GPIO_LEDS_LED_1_LABEL
#define DT_GPIO_LEDS_LED1_RED_LABEL                 DT_GPIO_LEDS_LED_1_LABEL

/*
 * Devicetree node:
 *   /leds/led_2
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
 *
 * Dependency Ordinal: 12
 *
 * Requires:
 *   9   /leds
 *   4   /soc/gpio@50000000
 *
 * Description:
 *   GPIO LED child node
 */
#define DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER         "GPIO_0"
#define DT_ALIAS_LED2_GPIOS_CONTROLLER              DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED2_GPIOS_CONTROLLER          DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_ALIAS_LED2_BLUE_GPIOS_CONTROLLER         DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED2_BLUE_GPIOS_CONTROLLER     DT_GPIO_LEDS_LED_2_GPIOS_CONTROLLER
#define DT_GPIO_LEDS_LED_2_GPIOS_PIN                23
#define DT_ALIAS_LED2_GPIOS_PIN                     DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED2_GPIOS_PIN                 DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_ALIAS_LED2_BLUE_GPIOS_PIN                DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED2_BLUE_GPIOS_PIN            DT_GPIO_LEDS_LED_2_GPIOS_PIN
#define DT_GPIO_LEDS_LED_2_GPIOS_FLAGS              0
#define DT_ALIAS_LED2_GPIOS_FLAGS                   DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED2_GPIOS_FLAGS               DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_ALIAS_LED2_BLUE_GPIOS_FLAGS              DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED2_BLUE_GPIOS_FLAGS          DT_GPIO_LEDS_LED_2_GPIOS_FLAGS
#define DT_GPIO_LEDS_LED_2_GPIOS                    {"GPIO_0", 23, 0}
#define DT_ALIAS_LED2_GPIOS                         DT_GPIO_LEDS_LED_2_GPIOS
#define DT_GPIO_LEDS_LED2_GPIOS                     DT_GPIO_LEDS_LED_2_GPIOS
#define DT_ALIAS_LED2_BLUE_GPIOS                    DT_GPIO_LEDS_LED_2_GPIOS
#define DT_GPIO_LEDS_LED2_BLUE_GPIOS                DT_GPIO_LEDS_LED_2_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_GPIO_LEDS_LED_2_LABEL                    "Background LED 1"
#define DT_ALIAS_LED2_LABEL                         DT_GPIO_LEDS_LED_2_LABEL
#define DT_GPIO_LEDS_LED2_LABEL                     DT_GPIO_LEDS_LED_2_LABEL
#define DT_ALIAS_LED2_BLUE_LABEL                    DT_GPIO_LEDS_LED_2_LABEL
#define DT_GPIO_LEDS_LED2_BLUE_LABEL                DT_GPIO_LEDS_LED_2_LABEL

/*
 * Devicetree node:
 *   /buttons
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 2
 *
 * Requires:
 *   0   /
 *
 * Supports:
 *   5   /buttons/button_0
 *
 * Description:
 *   GPIO KEYS parent node
 */
#define DT_INST_0_GPIO_KEYS                         1

/*
 * Devicetree node:
 *   /buttons/button_0
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
 *
 * Dependency Ordinal: 5
 *
 * Requires:
 *   2   /buttons
 *   4   /soc/gpio@50000000
 *
 * Description:
 *   GPIO KEYS child node
 */
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER      "GPIO_0"
#define DT_ALIAS_SW0_GPIOS_CONTROLLER               DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_SW0_GPIOS_CONTROLLER           DT_GPIO_KEYS_BUTTON_0_GPIOS_CONTROLLER
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN             13
#define DT_ALIAS_SW0_GPIOS_PIN                      DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN
#define DT_GPIO_KEYS_SW0_GPIOS_PIN                  DT_GPIO_KEYS_BUTTON_0_GPIOS_PIN
#define DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS           0
#define DT_ALIAS_SW0_GPIOS_FLAGS                    DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS
#define DT_GPIO_KEYS_SW0_GPIOS_FLAGS                DT_GPIO_KEYS_BUTTON_0_GPIOS_FLAGS
#define DT_GPIO_KEYS_BUTTON_0_GPIOS                 {"GPIO_0", 13, 0}
#define DT_ALIAS_SW0_GPIOS                          DT_GPIO_KEYS_BUTTON_0_GPIOS
#define DT_GPIO_KEYS_SW0_GPIOS                      DT_GPIO_KEYS_BUTTON_0_GPIOS
/* Human readable string describing the device (used by Zephyr for API name) */
#define DT_GPIO_KEYS_BUTTON_0_LABEL                 "Push button switch 0"
#define DT_ALIAS_SW0_LABEL                          DT_GPIO_KEYS_BUTTON_0_LABEL
#define DT_GPIO_KEYS_SW0_LABEL                      DT_GPIO_KEYS_BUTTON_0_LABEL

/* Active compatibles (mentioned in DTS + binding found) */
#define DT_COMPAT_ARM_CORTEX_M4F                    1
#define DT_COMPAT_ARM_V7M_NVIC                      1
#define DT_COMPAT_BOSCH_BMA421                      1
#define DT_COMPAT_GPIO_KEYS                         1
#define DT_COMPAT_GPIO_LEDS                         1
#define DT_COMPAT_HX_HRS3300                        1
#define DT_COMPAT_HYNITRON_CST816S                  1
#define DT_COMPAT_JEDEC_SPI_NOR                     1
#define DT_COMPAT_MMIO_SRAM                         1
#define DT_COMPAT_NORDIC_NRF_CLOCK                  1
#define DT_COMPAT_NORDIC_NRF_GPIO                   1
#define DT_COMPAT_NORDIC_NRF_GPIOTE                 1
#define DT_COMPAT_NORDIC_NRF_RTC                    1
#define DT_COMPAT_NORDIC_NRF_SPI                    1
#define DT_COMPAT_NORDIC_NRF_TEMP                   1
#define DT_COMPAT_NORDIC_NRF_TIMER                  1
#define DT_COMPAT_NORDIC_NRF_TWI                    1
#define DT_COMPAT_NORDIC_NRF_WATCHDOG               1
#define DT_COMPAT_NORDIC_NRF52_FLASH_CONTROLLER     1
#define DT_COMPAT_SITRONIX_ST7789V                  1
#define DT_COMPAT_SOC_NV_FLASH                      1

/* /chosen/zephyr,flash (/soc/flash-controller@4001e000/flash@0) */
#define DT_FLASH_BASE_ADDRESS                       0x0
#define DT_FLASH_SIZE                               512
#define DT_FLASH_ERASE_BLOCK_SIZE                   4096
#define DT_FLASH_WRITE_BLOCK_SIZE                   4

/* /chosen/zephyr,code-partition (/soc/flash-controller@4001e000/flash@0/partitions/partition@c000) */
#define DT_CODE_PARTITION_OFFSET                    49152
#define DT_CODE_PARTITION_SIZE                      204800

/* Flash partition at /soc/flash-controller@4001e000/flash@0/partitions/partition@0 */
#define DT_FLASH_AREA_MCUBOOT_ID                    0
#define DT_FLASH_AREA_MCUBOOT_READ_ONLY             0
#define DT_FLASH_AREA_MCUBOOT_OFFSET_0              0
#define DT_FLASH_AREA_MCUBOOT_OFFSET                DT_FLASH_AREA_MCUBOOT_OFFSET_0
#define DT_FLASH_AREA_MCUBOOT_SIZE_0                49152
#define DT_FLASH_AREA_MCUBOOT_SIZE                  DT_FLASH_AREA_MCUBOOT_SIZE_0
#define DT_FLASH_AREA_MCUBOOT_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_0_ID                          0
#define DT_FLASH_AREA_0_READ_ONLY                   0
#define DT_FLASH_AREA_0_OFFSET_0                    0
#define DT_FLASH_AREA_0_OFFSET                      DT_FLASH_AREA_0_OFFSET_0
#define DT_FLASH_AREA_0_SIZE_0                      49152
#define DT_FLASH_AREA_0_SIZE                        DT_FLASH_AREA_0_SIZE_0
#define DT_FLASH_AREA_0_DEV                         "NRF_FLASH_DRV_NAME"

/* Flash partition at /soc/flash-controller@4001e000/flash@0/partitions/partition@c000 */
#define DT_FLASH_AREA_IMAGE_0_ID                    1
#define DT_FLASH_AREA_IMAGE_0_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_0_OFFSET_0              49152
#define DT_FLASH_AREA_IMAGE_0_OFFSET                DT_FLASH_AREA_IMAGE_0_OFFSET_0
#define DT_FLASH_AREA_IMAGE_0_SIZE_0                204800
#define DT_FLASH_AREA_IMAGE_0_SIZE                  DT_FLASH_AREA_IMAGE_0_SIZE_0
#define DT_FLASH_AREA_IMAGE_0_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_1_ID                          1
#define DT_FLASH_AREA_1_READ_ONLY                   0
#define DT_FLASH_AREA_1_OFFSET_0                    49152
#define DT_FLASH_AREA_1_OFFSET                      DT_FLASH_AREA_1_OFFSET_0
#define DT_FLASH_AREA_1_SIZE_0                      204800
#define DT_FLASH_AREA_1_SIZE                        DT_FLASH_AREA_1_SIZE_0
#define DT_FLASH_AREA_1_DEV                         "NRF_FLASH_DRV_NAME"

/* Flash partition at /soc/flash-controller@4001e000/flash@0/partitions/partition@3e000 */
#define DT_FLASH_AREA_IMAGE_1_ID                    2
#define DT_FLASH_AREA_IMAGE_1_READ_ONLY             0
#define DT_FLASH_AREA_IMAGE_1_OFFSET_0              253952
#define DT_FLASH_AREA_IMAGE_1_OFFSET                DT_FLASH_AREA_IMAGE_1_OFFSET_0
#define DT_FLASH_AREA_IMAGE_1_SIZE_0                204800
#define DT_FLASH_AREA_IMAGE_1_SIZE                  DT_FLASH_AREA_IMAGE_1_SIZE_0
#define DT_FLASH_AREA_IMAGE_1_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_2_ID                          2
#define DT_FLASH_AREA_2_READ_ONLY                   0
#define DT_FLASH_AREA_2_OFFSET_0                    253952
#define DT_FLASH_AREA_2_OFFSET                      DT_FLASH_AREA_2_OFFSET_0
#define DT_FLASH_AREA_2_SIZE_0                      204800
#define DT_FLASH_AREA_2_SIZE                        DT_FLASH_AREA_2_SIZE_0
#define DT_FLASH_AREA_2_DEV                         "NRF_FLASH_DRV_NAME"

/* Flash partition at /soc/flash-controller@4001e000/flash@0/partitions/partition@70000 */
#define DT_FLASH_AREA_IMAGE_SCRATCH_ID              3
#define DT_FLASH_AREA_IMAGE_SCRATCH_READ_ONLY       0
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0        458752
#define DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET          DT_FLASH_AREA_IMAGE_SCRATCH_OFFSET_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0          40960
#define DT_FLASH_AREA_IMAGE_SCRATCH_SIZE            DT_FLASH_AREA_IMAGE_SCRATCH_SIZE_0
#define DT_FLASH_AREA_IMAGE_SCRATCH_DEV             "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_3_ID                          3
#define DT_FLASH_AREA_3_READ_ONLY                   0
#define DT_FLASH_AREA_3_OFFSET_0                    458752
#define DT_FLASH_AREA_3_OFFSET                      DT_FLASH_AREA_3_OFFSET_0
#define DT_FLASH_AREA_3_SIZE_0                      40960
#define DT_FLASH_AREA_3_SIZE                        DT_FLASH_AREA_3_SIZE_0
#define DT_FLASH_AREA_3_DEV                         "NRF_FLASH_DRV_NAME"

/* Flash partition at /soc/flash-controller@4001e000/flash@0/partitions/partition@7a000 */
#define DT_FLASH_AREA_STORAGE_ID                    4
#define DT_FLASH_AREA_STORAGE_READ_ONLY             0
#define DT_FLASH_AREA_STORAGE_OFFSET_0              499712
#define DT_FLASH_AREA_STORAGE_OFFSET                DT_FLASH_AREA_STORAGE_OFFSET_0
#define DT_FLASH_AREA_STORAGE_SIZE_0                24576
#define DT_FLASH_AREA_STORAGE_SIZE                  DT_FLASH_AREA_STORAGE_SIZE_0
#define DT_FLASH_AREA_STORAGE_DEV                   "NRF_FLASH_DRV_NAME"
#define DT_FLASH_AREA_4_ID                          4
#define DT_FLASH_AREA_4_READ_ONLY                   0
#define DT_FLASH_AREA_4_OFFSET_0                    499712
#define DT_FLASH_AREA_4_OFFSET                      DT_FLASH_AREA_4_OFFSET_0
#define DT_FLASH_AREA_4_SIZE_0                      24576
#define DT_FLASH_AREA_4_SIZE                        DT_FLASH_AREA_4_SIZE_0
#define DT_FLASH_AREA_4_DEV                         "NRF_FLASH_DRV_NAME"

/* Number of flash partitions */
#define DT_FLASH_AREA_NUM                           5
