$date
   Sun Mar  9 13:54:48 2025
$end

$version
  2024.2.0
  $dumpfile ("alu_waveform.vcd") 
$end

$timescale
  1ps
$end

$scope module alu_tb $end
$var reg 16 ! in1 [15:0] $end
$var reg 16 " in2 [15:0] $end
$var reg 3 # operations [2:0] $end
$var reg 1 $ sel $end
$var wire 16 % out [15:0] $end
$var wire 1 & sign $end
$var wire 1 ' zero $end
$var wire 1 ( carry $end
$scope module uut $end
$var wire 16 ) in1 [15:0] $end
$var wire 16 * in2 [15:0] $end
$var wire 3 + operations [2:0] $end
$var wire 1 , sel $end
$var reg 16 - out [15:0] $end
$var reg 1 . sign $end
$var reg 1 / zero $end
$var reg 1 0 carry $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
b1010101010101010 !
b1100110011001100 "
b11 #
x$
b1000100010001000 %
1&
0'
x(
b1010101010101010 )
b1100110011001100 *
b11 +
x,
b1000100010001000 -
1.
0/
x0
$end

#10000
b100 #
b1110111011101110 %
b100 +
b1110111011101110 -

#20000
b101 #
b110011001100110 %
0&
b101 +
b110011001100110 -
0.

#30000
b100 !
b10 "
b110 #
0$
b10000 %
b100 )
b10 *
b110 +
0,
b10000 -

#40000
b10 !
b100 "
1$
b10 )
b100 *
1,

#50000
b10000 !
b10 "
b111 #
0$
b100 %
b10000 )
b10 *
b111 +
0,
b100 -
