Source Block: hdl/library/axi_dmac/data_mover.v@197:209@HdlStmAssign
// If we want to support zero delay between transfers we have to assert
// req_ready on the same cycle on which the last load happens.
// In case early tlast happens accept the new descriptor only when the rewind
// request got accepted.
assign last_load = m_axi_valid && last_eot && eot;
assign req_ready = (last_load && ~early_tlast) ||
                   (~active && ~transfer_abort_s) ||
                   (transfer_abort_s && rewind_req_ready);

always @(posedge clk) begin
  if (req_ready) begin
    last_eot <= req_last_burst_length == 'h0;
    last_non_eot <= 1'b0;

Diff Content:
- 203                    (~active && ~transfer_abort_s) ||
+ 203                    ((~active && ~transfer_abort_s) && pending_burst) ||

Clone Blocks:
