Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed May  7 15:56:48 2025
| Host         : DESKTOP-5RUADSS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Data_Mem_timing_summary_routed.rpt -pb Data_Mem_timing_summary_routed.pb -rpx Data_Mem_timing_summary_routed.rpx -warn_on_violation
| Design       : Data_Mem
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (70)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (70)
-------------------------------
 There are 70 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  122          inf        0.000                      0                  122           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           122 Endpoints
Min Delay           122 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.597ns (62.932%)  route 2.708ns (37.068%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[22]
                         net (fo=1, routed)           2.708     4.788    temp_0_q_b_OBUF[22]
    B22                  OBUF (Prop_obuf_I_O)         2.517     7.304 r  temp_0_q_b_OBUF[22]_inst/O
                         net (fo=0)                   0.000     7.304    temp_0_q_b[22]
    B22                                                               r  temp_0_q_b[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 4.622ns (64.416%)  route 2.553ns (35.584%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[20]
                         net (fo=1, routed)           2.553     4.633    temp_0_q_b_OBUF[20]
    B25                  OBUF (Prop_obuf_I_O)         2.542     7.175 r  temp_0_q_b_OBUF[20]_inst/O
                         net (fo=0)                   0.000     7.175    temp_0_q_b[20]
    B25                                                               r  temp_0_q_b[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.047ns  (logic 4.615ns (65.492%)  route 2.432ns (34.508%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[18]
                         net (fo=1, routed)           2.432     4.512    temp_0_q_b_OBUF[18]
    A23                  OBUF (Prop_obuf_I_O)         2.535     7.047 r  temp_0_q_b_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.047    temp_0_q_b[18]
    A23                                                               r  temp_0_q_b[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.038ns  (logic 4.607ns (65.448%)  route 2.432ns (34.552%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[21]
                         net (fo=1, routed)           2.432     4.512    temp_0_q_b_OBUF[21]
    A22                  OBUF (Prop_obuf_I_O)         2.527     7.038 r  temp_0_q_b_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.038    temp_0_q_b[21]
    A22                                                               r  temp_0_q_b[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.998ns  (logic 4.620ns (66.013%)  route 2.378ns (33.987%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[15]
                         net (fo=1, routed)           2.378     4.458    temp_0_q_b_OBUF[15]
    C26                  OBUF (Prop_obuf_I_O)         2.540     6.998 r  temp_0_q_b_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.998    temp_0_q_b[15]
    C26                                                               r  temp_0_q_b[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.614ns (65.987%)  route 2.378ns (34.013%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[12]
                         net (fo=1, routed)           2.378     4.458    temp_0_q_b_OBUF[12]
    D21                  OBUF (Prop_obuf_I_O)         2.534     6.993 r  temp_0_q_b_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.993    temp_0_q_b[12]
    D21                                                               r  temp_0_q_b[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.606ns (66.335%)  route 2.338ns (33.665%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[10]
                         net (fo=1, routed)           2.338     4.418    temp_0_q_b_OBUF[10]
    B20                  OBUF (Prop_obuf_I_O)         2.526     6.944 r  temp_0_q_b_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.944    temp_0_q_b[10]
    B20                                                               r  temp_0_q_b[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.939ns  (logic 4.601ns (66.312%)  route 2.338ns (33.688%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[13]
                         net (fo=1, routed)           2.338     4.418    temp_0_q_b_OBUF[13]
    C24                  OBUF (Prop_obuf_I_O)         2.521     6.939 r  temp_0_q_b_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.939    temp_0_q_b[13]
    C24                                                               r  temp_0_q_b[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.925ns  (logic 4.622ns (66.738%)  route 2.304ns (33.262%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[19]
                         net (fo=1, routed)           2.304     4.384    temp_0_q_b_OBUF[19]
    B26                  OBUF (Prop_obuf_I_O)         2.542     6.925 r  temp_0_q_b_OBUF[19]_inst/O
                         net (fo=0)                   0.000     6.925    temp_0_q_b[19]
    B26                                                               r  temp_0_q_b[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            temp_0_q_b[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 4.619ns (66.722%)  route 2.304ns (33.278%))
  Logic Levels:           2  (OBUF=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1                     0.000     0.000 r  temp_0/ram_reg/CLKARDCLK
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.080     2.080 r  temp_0/ram_reg/DOADO[16]
                         net (fo=1, routed)           2.304     4.384    temp_0_q_b_OBUF[16]
    D26                  OBUF (Prop_obuf_I_O)         2.539     6.923 r  temp_0_q_b_OBUF[16]_inst/O
                         net (fo=0)                   0.000     6.923    temp_0_q_b[16]
    D26                                                               r  temp_0_q_b[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 temp_0_data_b[9]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.128ns (26.055%)  route 0.364ns (73.945%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H24                                               0.000     0.000 r  temp_0_data_b[9] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[9]
    H24                  IBUF (Prop_ibuf_I_O)         0.128     0.128 r  temp_0_data_b_IBUF[9]_inst/O
                         net (fo=1, routed)           0.364     0.493    temp_0/DIADI[9]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[11]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.133ns (24.340%)  route 0.415ns (75.660%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  temp_0_data_b[11] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[11]
    G21                  IBUF (Prop_ibuf_I_O)         0.133     0.133 r  temp_0_data_b_IBUF[11]_inst/O
                         net (fo=1, routed)           0.415     0.548    temp_0/DIADI[11]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[6]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.132ns (23.924%)  route 0.420ns (76.076%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J24                                               0.000     0.000 r  temp_0_data_b[6] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[6]
    J24                  IBUF (Prop_ibuf_I_O)         0.132     0.132 r  temp_0_data_b_IBUF[6]_inst/O
                         net (fo=1, routed)           0.420     0.552    temp_0/DIADI[6]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[8]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.146ns (25.982%)  route 0.415ns (74.018%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  temp_0_data_b[8] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[8]
    J21                  IBUF (Prop_ibuf_I_O)         0.146     0.146 r  temp_0_data_b_IBUF[8]_inst/O
                         net (fo=1, routed)           0.415     0.560    temp_0/DIADI[8]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[10]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.133ns (23.243%)  route 0.440ns (76.757%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H23                                               0.000     0.000 r  temp_0_data_b[10] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[10]
    H23                  IBUF (Prop_ibuf_I_O)         0.133     0.133 r  temp_0_data_b_IBUF[10]_inst/O
                         net (fo=1, routed)           0.440     0.574    temp_0/DIADI[10]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[3]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.139ns (24.100%)  route 0.438ns (75.900%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  temp_0_data_b[3] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[3]
    K22                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  temp_0_data_b_IBUF[3]_inst/O
                         net (fo=1, routed)           0.438     0.577    temp_0/DIADI[3]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[1]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.589ns  (logic 0.130ns (21.980%)  route 0.460ns (78.020%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  temp_0_data_b[1] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[1]
    J23                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  temp_0_data_b_IBUF[1]_inst/O
                         net (fo=1, routed)           0.460     0.589    temp_0/DIADI[1]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[4]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.138ns (23.271%)  route 0.454ns (76.729%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  temp_0_data_b[4] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[4]
    L22                  IBUF (Prop_ibuf_I_O)         0.138     0.138 r  temp_0_data_b_IBUF[4]_inst/O
                         net (fo=1, routed)           0.454     0.592    temp_0/DIADI[4]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[7]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.148ns (24.506%)  route 0.454ns (75.494%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  temp_0_data_b[7] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[7]
    H22                  IBUF (Prop_ibuf_I_O)         0.148     0.148 r  temp_0_data_b_IBUF[7]_inst/O
                         net (fo=1, routed)           0.454     0.602    temp_0/DIADI[7]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_0_data_b[5]
                            (input port)
  Destination:            temp_0/ram_reg/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.130ns (21.349%)  route 0.479ns (78.651%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  temp_0_data_b[5] (IN)
                         net (fo=0)                   0.000     0.000    temp_0_data_b[5]
    J25                  IBUF (Prop_ibuf_I_O)         0.130     0.130 r  temp_0_data_b_IBUF[5]_inst/O
                         net (fo=1, routed)           0.479     0.609    temp_0/DIADI[5]
    RAMB36_X0Y11         RAMB36E1                                     r  temp_0/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------





