
9-Suspending_a_task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d98  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08004f38  08004f38  00014f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004fac  08004fac  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  08004fac  08004fac  00014fac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004fb4  08004fb4  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004fb4  08004fb4  00014fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004fb8  08004fb8  00014fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08004fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004bec  20000060  0800501c  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004c4c  0800501c  00024c4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000171dd  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000318e  00000000  00000000  000372b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a8  00000000  00000000  0003a440  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f4e  00000000  00000000  0003b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000034ab  00000000  00000000  0003c736  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001575f  00000000  00000000  0003fbe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009774e  00000000  00000000  00055340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005604  00000000  00000000  000eca90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a0  00000000  00000000  000f2094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004f20 	.word	0x08004f20

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08004f20 	.word	0x08004f20

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b970 	b.w	80004d8 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	460f      	mov	r7, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4694      	mov	ip, r2
 8000224:	d965      	bls.n	80002f2 <__udivmoddi4+0xe2>
 8000226:	fab2 f382 	clz	r3, r2
 800022a:	b143      	cbz	r3, 800023e <__udivmoddi4+0x2e>
 800022c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000230:	f1c3 0220 	rsb	r2, r3, #32
 8000234:	409f      	lsls	r7, r3
 8000236:	fa20 f202 	lsr.w	r2, r0, r2
 800023a:	4317      	orrs	r7, r2
 800023c:	409c      	lsls	r4, r3
 800023e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000242:	fa1f f58c 	uxth.w	r5, ip
 8000246:	fbb7 f1fe 	udiv	r1, r7, lr
 800024a:	0c22      	lsrs	r2, r4, #16
 800024c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000250:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000254:	fb01 f005 	mul.w	r0, r1, r5
 8000258:	4290      	cmp	r0, r2
 800025a:	d90a      	bls.n	8000272 <__udivmoddi4+0x62>
 800025c:	eb1c 0202 	adds.w	r2, ip, r2
 8000260:	f101 37ff 	add.w	r7, r1, #4294967295
 8000264:	f080 811c 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000268:	4290      	cmp	r0, r2
 800026a:	f240 8119 	bls.w	80004a0 <__udivmoddi4+0x290>
 800026e:	3902      	subs	r1, #2
 8000270:	4462      	add	r2, ip
 8000272:	1a12      	subs	r2, r2, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000282:	fb00 f505 	mul.w	r5, r0, r5
 8000286:	42a5      	cmp	r5, r4
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x90>
 800028a:	eb1c 0404 	adds.w	r4, ip, r4
 800028e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000292:	f080 8107 	bcs.w	80004a4 <__udivmoddi4+0x294>
 8000296:	42a5      	cmp	r5, r4
 8000298:	f240 8104 	bls.w	80004a4 <__udivmoddi4+0x294>
 800029c:	4464      	add	r4, ip
 800029e:	3802      	subs	r0, #2
 80002a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a4:	1b64      	subs	r4, r4, r5
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11e      	cbz	r6, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40dc      	lsrs	r4, r3
 80002ac:	2300      	movs	r3, #0
 80002ae:	e9c6 4300 	strd	r4, r3, [r6]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0xbc>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ed 	beq.w	800049a <__udivmoddi4+0x28a>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e9c6 0500 	strd	r0, r5, [r6]
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	d149      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d4:	42ab      	cmp	r3, r5
 80002d6:	d302      	bcc.n	80002de <__udivmoddi4+0xce>
 80002d8:	4282      	cmp	r2, r0
 80002da:	f200 80f8 	bhi.w	80004ce <__udivmoddi4+0x2be>
 80002de:	1a84      	subs	r4, r0, r2
 80002e0:	eb65 0203 	sbc.w	r2, r5, r3
 80002e4:	2001      	movs	r0, #1
 80002e6:	4617      	mov	r7, r2
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d0e2      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	e9c6 4700 	strd	r4, r7, [r6]
 80002f0:	e7df      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002f2:	b902      	cbnz	r2, 80002f6 <__udivmoddi4+0xe6>
 80002f4:	deff      	udf	#255	; 0xff
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x210>
 8000300:	1a8a      	subs	r2, r1, r2
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2101      	movs	r1, #1
 800030c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000310:	fb07 2015 	mls	r0, r7, r5, r2
 8000314:	0c22      	lsrs	r2, r4, #16
 8000316:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800031a:	fb0e f005 	mul.w	r0, lr, r5
 800031e:	4290      	cmp	r0, r2
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x124>
 8000322:	eb1c 0202 	adds.w	r2, ip, r2
 8000326:	f105 38ff 	add.w	r8, r5, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4290      	cmp	r0, r2
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 8000332:	4645      	mov	r5, r8
 8000334:	1a12      	subs	r2, r2, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb2 f0f7 	udiv	r0, r2, r7
 800033c:	fb07 2210 	mls	r2, r7, r0, r2
 8000340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x14e>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2c2>
 800035c:	4610      	mov	r0, r2
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000366:	e79f      	b.n	80002a8 <__udivmoddi4+0x98>
 8000368:	f1c1 0720 	rsb	r7, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa05 f401 	lsl.w	r4, r5, r1
 800037a:	fa20 f307 	lsr.w	r3, r0, r7
 800037e:	40fd      	lsrs	r5, r7
 8000380:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fbb5 f8f9 	udiv	r8, r5, r9
 800038a:	fa1f fe8c 	uxth.w	lr, ip
 800038e:	fb09 5518 	mls	r5, r9, r8, r5
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000398:	fb08 f50e 	mul.w	r5, r8, lr
 800039c:	42a5      	cmp	r5, r4
 800039e:	fa02 f201 	lsl.w	r2, r2, r1
 80003a2:	fa00 f001 	lsl.w	r0, r0, r1
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	42a5      	cmp	r5, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4464      	add	r4, ip
 80003c0:	1b64      	subs	r4, r4, r5
 80003c2:	b29d      	uxth	r5, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	4464      	add	r4, ip
 80003ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003ee:	fba3 9502 	umull	r9, r5, r3, r2
 80003f2:	eba4 040e 	sub.w	r4, r4, lr
 80003f6:	42ac      	cmp	r4, r5
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46ae      	mov	lr, r5
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x29c>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x298>
 8000400:	b156      	cbz	r6, 8000418 <__udivmoddi4+0x208>
 8000402:	ebb0 0208 	subs.w	r2, r0, r8
 8000406:	eb64 040e 	sbc.w	r4, r4, lr
 800040a:	fa04 f707 	lsl.w	r7, r4, r7
 800040e:	40ca      	lsrs	r2, r1
 8000410:	40cc      	lsrs	r4, r1
 8000412:	4317      	orrs	r7, r2
 8000414:	e9c6 7400 	strd	r7, r4, [r6]
 8000418:	4618      	mov	r0, r3
 800041a:	2100      	movs	r1, #0
 800041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000420:	f1c3 0120 	rsb	r1, r3, #32
 8000424:	fa02 fc03 	lsl.w	ip, r2, r3
 8000428:	fa20 f201 	lsr.w	r2, r0, r1
 800042c:	fa25 f101 	lsr.w	r1, r5, r1
 8000430:	409d      	lsls	r5, r3
 8000432:	432a      	orrs	r2, r5
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000440:	fb07 1510 	mls	r5, r7, r0, r1
 8000444:	0c11      	lsrs	r1, r2, #16
 8000446:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800044a:	fb00 f50e 	mul.w	r5, r0, lr
 800044e:	428d      	cmp	r5, r1
 8000450:	fa04 f403 	lsl.w	r4, r4, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x258>
 8000456:	eb1c 0101 	adds.w	r1, ip, r1
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	428d      	cmp	r5, r1
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000464:	3802      	subs	r0, #2
 8000466:	4461      	add	r1, ip
 8000468:	1b49      	subs	r1, r1, r5
 800046a:	b292      	uxth	r2, r2
 800046c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000470:	fb07 1115 	mls	r1, r7, r5, r1
 8000474:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000478:	fb05 f10e 	mul.w	r1, r5, lr
 800047c:	4291      	cmp	r1, r2
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x282>
 8000480:	eb1c 0202 	adds.w	r2, ip, r2
 8000484:	f105 38ff 	add.w	r8, r5, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	4291      	cmp	r1, r2
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048e:	3d02      	subs	r5, #2
 8000490:	4462      	add	r2, ip
 8000492:	1a52      	subs	r2, r2, r1
 8000494:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0xfc>
 800049a:	4631      	mov	r1, r6
 800049c:	4630      	mov	r0, r6
 800049e:	e708      	b.n	80002b2 <__udivmoddi4+0xa2>
 80004a0:	4639      	mov	r1, r7
 80004a2:	e6e6      	b.n	8000272 <__udivmoddi4+0x62>
 80004a4:	4610      	mov	r0, r2
 80004a6:	e6fb      	b.n	80002a0 <__udivmoddi4+0x90>
 80004a8:	4548      	cmp	r0, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004b4:	3b01      	subs	r3, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b8:	4645      	mov	r5, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x282>
 80004bc:	462b      	mov	r3, r5
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1da>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x258>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3d02      	subs	r5, #2
 80004ca:	4462      	add	r2, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x124>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e70a      	b.n	80002e8 <__udivmoddi4+0xd8>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x14e>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:
TaskHandle_t red_Handle,green_Handle,yellow_Handle;		//Task Handle

uint32_t yellow_priority;

int main(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af02      	add	r7, sp, #8
  HAL_Init();	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 80004e2:	f000 faab 	bl	8000a3c <HAL_Init>
  SystemClock_Config(); 	/* Configure the system clock */
 80004e6:	f000 f891 	bl	800060c <SystemClock_Config>
  MX_GPIO_Init();	/* Initialize all configured peripherals */
 80004ea:	f000 f925 	bl	8000738 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80004ee:	f000 f8f9 	bl	80006e4 <MX_USART2_UART_Init>

  xTaskCreate(vRedLEDControllerTask,			//Task1 creation
 80004f2:	4b10      	ldr	r3, [pc, #64]	; (8000534 <main+0x58>)
 80004f4:	9301      	str	r3, [sp, #4]
 80004f6:	2301      	movs	r3, #1
 80004f8:	9300      	str	r3, [sp, #0]
 80004fa:	2300      	movs	r3, #0
 80004fc:	2264      	movs	r2, #100	; 0x64
 80004fe:	490e      	ldr	r1, [pc, #56]	; (8000538 <main+0x5c>)
 8000500:	480e      	ldr	r0, [pc, #56]	; (800053c <main+0x60>)
 8000502:	f002 fd90 	bl	8003026 <xTaskCreate>
		  100,
		  NULL,
		  1,
		  &red_Handle);

  xTaskCreate(vGreenLEDControllerTask,			//Task2 creation
 8000506:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <main+0x64>)
 8000508:	9301      	str	r3, [sp, #4]
 800050a:	2301      	movs	r3, #1
 800050c:	9300      	str	r3, [sp, #0]
 800050e:	2300      	movs	r3, #0
 8000510:	2264      	movs	r2, #100	; 0x64
 8000512:	490c      	ldr	r1, [pc, #48]	; (8000544 <main+0x68>)
 8000514:	480c      	ldr	r0, [pc, #48]	; (8000548 <main+0x6c>)
 8000516:	f002 fd86 	bl	8003026 <xTaskCreate>
		  100,
		  NULL,
		  1,
		  &green_Handle);

  xTaskCreate(vYellowLEDControllerTask,			//Task3 creation
 800051a:	4b0c      	ldr	r3, [pc, #48]	; (800054c <main+0x70>)
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	2301      	movs	r3, #1
 8000520:	9300      	str	r3, [sp, #0]
 8000522:	2300      	movs	r3, #0
 8000524:	2264      	movs	r2, #100	; 0x64
 8000526:	490a      	ldr	r1, [pc, #40]	; (8000550 <main+0x74>)
 8000528:	480a      	ldr	r0, [pc, #40]	; (8000554 <main+0x78>)
 800052a:	f002 fd7c 	bl	8003026 <xTaskCreate>
		  100,
		  NULL,
		  1,
		  &yellow_Handle);

  vTaskStartScheduler();
 800052e:	f002 ff4b 	bl	80033c8 <vTaskStartScheduler>

  while (1)
 8000532:	e7fe      	b.n	8000532 <main+0x56>
 8000534:	200000cc 	.word	0x200000cc
 8000538:	08004f38 	.word	0x08004f38
 800053c:	08000559 	.word	0x08000559
 8000540:	200000d0 	.word	0x200000d0
 8000544:	08004f4c 	.word	0x08004f4c
 8000548:	08000589 	.word	0x08000589
 800054c:	200000d4 	.word	0x200000d4
 8000550:	08004f64 	.word	0x08004f64
 8000554:	080005dd 	.word	0x080005dd

08000558 <vRedLEDControllerTask>:
  }

}

void vRedLEDControllerTask(void *pvParameters)		//Task1 Function
{
 8000558:	b480      	push	{r7}
 800055a:	b085      	sub	sp, #20
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	int i;
	while(1)
	{
		RedTaskProfiler++;
 8000560:	4b07      	ldr	r3, [pc, #28]	; (8000580 <vRedLEDControllerTask+0x28>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	3301      	adds	r3, #1
 8000566:	4a06      	ldr	r2, [pc, #24]	; (8000580 <vRedLEDControllerTask+0x28>)
 8000568:	6013      	str	r3, [r2, #0]
		for(i=0;i<100000;i++){}
 800056a:	2300      	movs	r3, #0
 800056c:	60fb      	str	r3, [r7, #12]
 800056e:	e002      	b.n	8000576 <vRedLEDControllerTask+0x1e>
 8000570:	68fb      	ldr	r3, [r7, #12]
 8000572:	3301      	adds	r3, #1
 8000574:	60fb      	str	r3, [r7, #12]
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	4a02      	ldr	r2, [pc, #8]	; (8000584 <vRedLEDControllerTask+0x2c>)
 800057a:	4293      	cmp	r3, r2
 800057c:	ddf8      	ble.n	8000570 <vRedLEDControllerTask+0x18>
		RedTaskProfiler++;
 800057e:	e7ef      	b.n	8000560 <vRedLEDControllerTask+0x8>
 8000580:	200000c0 	.word	0x200000c0
 8000584:	0001869f 	.word	0x0001869f

08000588 <vGreenLEDControllerTask>:
}

uint32_t suspend_monitor;		//Counter variable for suspending the task

void vGreenLEDControllerTask(void *pvParameters)		//Task2 Function
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
	int i;
	while(1)
	{
		GreenTaskProfiler++;
 8000590:	4b0e      	ldr	r3, [pc, #56]	; (80005cc <vGreenLEDControllerTask+0x44>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	3301      	adds	r3, #1
 8000596:	4a0d      	ldr	r2, [pc, #52]	; (80005cc <vGreenLEDControllerTask+0x44>)
 8000598:	6013      	str	r3, [r2, #0]
		for(i=0;i<100000;i++){}
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	e002      	b.n	80005a6 <vGreenLEDControllerTask+0x1e>
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	3301      	adds	r3, #1
 80005a4:	60fb      	str	r3, [r7, #12]
 80005a6:	68fb      	ldr	r3, [r7, #12]
 80005a8:	4a09      	ldr	r2, [pc, #36]	; (80005d0 <vGreenLEDControllerTask+0x48>)
 80005aa:	4293      	cmp	r3, r2
 80005ac:	ddf8      	ble.n	80005a0 <vGreenLEDControllerTask+0x18>

		suspend_monitor++;
 80005ae:	4b09      	ldr	r3, [pc, #36]	; (80005d4 <vGreenLEDControllerTask+0x4c>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	3301      	adds	r3, #1
 80005b4:	4a07      	ldr	r2, [pc, #28]	; (80005d4 <vGreenLEDControllerTask+0x4c>)
 80005b6:	6013      	str	r3, [r2, #0]

		if(suspend_monitor>=50)
 80005b8:	4b06      	ldr	r3, [pc, #24]	; (80005d4 <vGreenLEDControllerTask+0x4c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b31      	cmp	r3, #49	; 0x31
 80005be:	d9e7      	bls.n	8000590 <vGreenLEDControllerTask+0x8>
		{
			vTaskSuspend(red_Handle);			//Suspending the Task1
 80005c0:	4b05      	ldr	r3, [pc, #20]	; (80005d8 <vGreenLEDControllerTask+0x50>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f002 fe89 	bl	80032dc <vTaskSuspend>
		GreenTaskProfiler++;
 80005ca:	e7e1      	b.n	8000590 <vGreenLEDControllerTask+0x8>
 80005cc:	200000c4 	.word	0x200000c4
 80005d0:	0001869f 	.word	0x0001869f
 80005d4:	200000d8 	.word	0x200000d8
 80005d8:	200000cc 	.word	0x200000cc

080005dc <vYellowLEDControllerTask>:
	}

}

void vYellowLEDControllerTask(void *pvParameters)		//Task3 Function
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	int i;
	while(1)
	{
		YellowTaskProfiler++;
 80005e4:	4b07      	ldr	r3, [pc, #28]	; (8000604 <vYellowLEDControllerTask+0x28>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	3301      	adds	r3, #1
 80005ea:	4a06      	ldr	r2, [pc, #24]	; (8000604 <vYellowLEDControllerTask+0x28>)
 80005ec:	6013      	str	r3, [r2, #0]
		for(i=0;i<100000;i++){}
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	e002      	b.n	80005fa <vYellowLEDControllerTask+0x1e>
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	3301      	adds	r3, #1
 80005f8:	60fb      	str	r3, [r7, #12]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	4a02      	ldr	r2, [pc, #8]	; (8000608 <vYellowLEDControllerTask+0x2c>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	ddf8      	ble.n	80005f4 <vYellowLEDControllerTask+0x18>
		YellowTaskProfiler++;
 8000602:	e7ef      	b.n	80005e4 <vYellowLEDControllerTask+0x8>
 8000604:	200000c8 	.word	0x200000c8
 8000608:	0001869f 	.word	0x0001869f

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b094      	sub	sp, #80	; 0x50
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0320 	add.w	r3, r7, #32
 8000616:	2230      	movs	r2, #48	; 0x30
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f004 fb96 	bl	8004d4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 030c 	add.w	r3, r7, #12
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000630:	2300      	movs	r3, #0
 8000632:	60bb      	str	r3, [r7, #8]
 8000634:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemClock_Config+0xd0>)
 8000636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000638:	4a28      	ldr	r2, [pc, #160]	; (80006dc <SystemClock_Config+0xd0>)
 800063a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800063e:	6413      	str	r3, [r2, #64]	; 0x40
 8000640:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemClock_Config+0xd0>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000644:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000648:	60bb      	str	r3, [r7, #8]
 800064a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800064c:	2300      	movs	r3, #0
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemClock_Config+0xd4>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000658:	4a21      	ldr	r2, [pc, #132]	; (80006e0 <SystemClock_Config+0xd4>)
 800065a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	4b1f      	ldr	r3, [pc, #124]	; (80006e0 <SystemClock_Config+0xd4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800066c:	2302      	movs	r3, #2
 800066e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000670:	2301      	movs	r3, #1
 8000672:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000674:	2310      	movs	r3, #16
 8000676:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000678:	2302      	movs	r3, #2
 800067a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000680:	2310      	movs	r3, #16
 8000682:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000684:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000688:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800068a:	2304      	movs	r3, #4
 800068c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800068e:	2307      	movs	r3, #7
 8000690:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000692:	f107 0320 	add.w	r3, r7, #32
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fc78 	bl	8000f8c <HAL_RCC_OscConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006a2:	f000 f883 	bl	80007ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a6:	230f      	movs	r3, #15
 80006a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006aa:	2302      	movs	r3, #2
 80006ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b8:	2300      	movs	r3, #0
 80006ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006bc:	f107 030c 	add.w	r3, r7, #12
 80006c0:	2102      	movs	r1, #2
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 feda 	bl	800147c <HAL_RCC_ClockConfig>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006ce:	f000 f86d 	bl	80007ac <Error_Handler>
  }
}
 80006d2:	bf00      	nop
 80006d4:	3750      	adds	r7, #80	; 0x50
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40007000 	.word	0x40007000

080006e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e8:	4b11      	ldr	r3, [pc, #68]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006ea:	4a12      	ldr	r2, [pc, #72]	; (8000734 <MX_USART2_UART_Init+0x50>)
 80006ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ee:	4b10      	ldr	r3, [pc, #64]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f6:	4b0e      	ldr	r3, [pc, #56]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000702:	4b0b      	ldr	r3, [pc, #44]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000708:	4b09      	ldr	r3, [pc, #36]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 800070a:	220c      	movs	r2, #12
 800070c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070e:	4b08      	ldr	r3, [pc, #32]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 8000710:	2200      	movs	r2, #0
 8000712:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000714:	4b06      	ldr	r3, [pc, #24]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071a:	4805      	ldr	r0, [pc, #20]	; (8000730 <MX_USART2_UART_Init+0x4c>)
 800071c:	f001 fb80 	bl	8001e20 <HAL_UART_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000726:	f000 f841 	bl	80007ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800072a:	bf00      	nop
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	2000007c 	.word	0x2000007c
 8000734:	40004400 	.word	0x40004400

08000738 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	4b10      	ldr	r3, [pc, #64]	; (8000784 <MX_GPIO_Init+0x4c>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a0f      	ldr	r2, [pc, #60]	; (8000784 <MX_GPIO_Init+0x4c>)
 8000748:	f043 0304 	orr.w	r3, r3, #4
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b0d      	ldr	r3, [pc, #52]	; (8000784 <MX_GPIO_Init+0x4c>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0304 	and.w	r3, r3, #4
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	4b09      	ldr	r3, [pc, #36]	; (8000784 <MX_GPIO_Init+0x4c>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a08      	ldr	r2, [pc, #32]	; (8000784 <MX_GPIO_Init+0x4c>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <MX_GPIO_Init+0x4c>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000776:	bf00      	nop
 8000778:	370c      	adds	r7, #12
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40023800 	.word	0x40023800

08000788 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a04      	ldr	r2, [pc, #16]	; (80007a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d101      	bne.n	800079e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800079a:	f000 f971 	bl	8000a80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40010000 	.word	0x40010000

080007ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b0:	b672      	cpsid	i
}
 80007b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <Error_Handler+0x8>
	...

080007b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b082      	sub	sp, #8
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b12      	ldr	r3, [pc, #72]	; (800080c <HAL_MspInit+0x54>)
 80007c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007c6:	4a11      	ldr	r2, [pc, #68]	; (800080c <HAL_MspInit+0x54>)
 80007c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007cc:	6453      	str	r3, [r2, #68]	; 0x44
 80007ce:	4b0f      	ldr	r3, [pc, #60]	; (800080c <HAL_MspInit+0x54>)
 80007d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	4b0b      	ldr	r3, [pc, #44]	; (800080c <HAL_MspInit+0x54>)
 80007e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e2:	4a0a      	ldr	r2, [pc, #40]	; (800080c <HAL_MspInit+0x54>)
 80007e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e8:	6413      	str	r3, [r2, #64]	; 0x40
 80007ea:	4b08      	ldr	r3, [pc, #32]	; (800080c <HAL_MspInit+0x54>)
 80007ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007f6:	2200      	movs	r2, #0
 80007f8:	210f      	movs	r1, #15
 80007fa:	f06f 0001 	mvn.w	r0, #1
 80007fe:	f000 fa17 	bl	8000c30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b08a      	sub	sp, #40	; 0x28
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000818:	f107 0314 	add.w	r3, r7, #20
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a19      	ldr	r2, [pc, #100]	; (8000894 <HAL_UART_MspInit+0x84>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d12b      	bne.n	800088a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
 8000836:	4b18      	ldr	r3, [pc, #96]	; (8000898 <HAL_UART_MspInit+0x88>)
 8000838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083a:	4a17      	ldr	r2, [pc, #92]	; (8000898 <HAL_UART_MspInit+0x88>)
 800083c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000840:	6413      	str	r3, [r2, #64]	; 0x40
 8000842:	4b15      	ldr	r3, [pc, #84]	; (8000898 <HAL_UART_MspInit+0x88>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084a:	613b      	str	r3, [r7, #16]
 800084c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	60fb      	str	r3, [r7, #12]
 8000852:	4b11      	ldr	r3, [pc, #68]	; (8000898 <HAL_UART_MspInit+0x88>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a10      	ldr	r2, [pc, #64]	; (8000898 <HAL_UART_MspInit+0x88>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <HAL_UART_MspInit+0x88>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800086a:	230c      	movs	r3, #12
 800086c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000876:	2303      	movs	r3, #3
 8000878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800087a:	2307      	movs	r3, #7
 800087c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	4619      	mov	r1, r3
 8000884:	4805      	ldr	r0, [pc, #20]	; (800089c <HAL_UART_MspInit+0x8c>)
 8000886:	f000 f9fd 	bl	8000c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800088a:	bf00      	nop
 800088c:	3728      	adds	r7, #40	; 0x28
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40004400 	.word	0x40004400
 8000898:	40023800 	.word	0x40023800
 800089c:	40020000 	.word	0x40020000

080008a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08c      	sub	sp, #48	; 0x30
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008a8:	2300      	movs	r3, #0
 80008aa:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008ac:	2300      	movs	r3, #0
 80008ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008b0:	2300      	movs	r3, #0
 80008b2:	60bb      	str	r3, [r7, #8]
 80008b4:	4b2e      	ldr	r3, [pc, #184]	; (8000970 <HAL_InitTick+0xd0>)
 80008b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b8:	4a2d      	ldr	r2, [pc, #180]	; (8000970 <HAL_InitTick+0xd0>)
 80008ba:	f043 0301 	orr.w	r3, r3, #1
 80008be:	6453      	str	r3, [r2, #68]	; 0x44
 80008c0:	4b2b      	ldr	r3, [pc, #172]	; (8000970 <HAL_InitTick+0xd0>)
 80008c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c4:	f003 0301 	and.w	r3, r3, #1
 80008c8:	60bb      	str	r3, [r7, #8]
 80008ca:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008cc:	f107 020c 	add.w	r2, r7, #12
 80008d0:	f107 0310 	add.w	r3, r7, #16
 80008d4:	4611      	mov	r1, r2
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 fff0 	bl	80018bc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008dc:	f000 ffda 	bl	8001894 <HAL_RCC_GetPCLK2Freq>
 80008e0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008e4:	4a23      	ldr	r2, [pc, #140]	; (8000974 <HAL_InitTick+0xd4>)
 80008e6:	fba2 2303 	umull	r2, r3, r2, r3
 80008ea:	0c9b      	lsrs	r3, r3, #18
 80008ec:	3b01      	subs	r3, #1
 80008ee:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008f0:	4b21      	ldr	r3, [pc, #132]	; (8000978 <HAL_InitTick+0xd8>)
 80008f2:	4a22      	ldr	r2, [pc, #136]	; (800097c <HAL_InitTick+0xdc>)
 80008f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008f6:	4b20      	ldr	r3, [pc, #128]	; (8000978 <HAL_InitTick+0xd8>)
 80008f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008fc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008fe:	4a1e      	ldr	r2, [pc, #120]	; (8000978 <HAL_InitTick+0xd8>)
 8000900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000902:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000904:	4b1c      	ldr	r3, [pc, #112]	; (8000978 <HAL_InitTick+0xd8>)
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800090a:	4b1b      	ldr	r3, [pc, #108]	; (8000978 <HAL_InitTick+0xd8>)
 800090c:	2200      	movs	r2, #0
 800090e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000910:	4b19      	ldr	r3, [pc, #100]	; (8000978 <HAL_InitTick+0xd8>)
 8000912:	2200      	movs	r2, #0
 8000914:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000916:	4818      	ldr	r0, [pc, #96]	; (8000978 <HAL_InitTick+0xd8>)
 8000918:	f001 f802 	bl	8001920 <HAL_TIM_Base_Init>
 800091c:	4603      	mov	r3, r0
 800091e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000922:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000926:	2b00      	cmp	r3, #0
 8000928:	d11b      	bne.n	8000962 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800092a:	4813      	ldr	r0, [pc, #76]	; (8000978 <HAL_InitTick+0xd8>)
 800092c:	f001 f852 	bl	80019d4 <HAL_TIM_Base_Start_IT>
 8000930:	4603      	mov	r3, r0
 8000932:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000936:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800093a:	2b00      	cmp	r3, #0
 800093c:	d111      	bne.n	8000962 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800093e:	2019      	movs	r0, #25
 8000940:	f000 f992 	bl	8000c68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	2b0f      	cmp	r3, #15
 8000948:	d808      	bhi.n	800095c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800094a:	2200      	movs	r2, #0
 800094c:	6879      	ldr	r1, [r7, #4]
 800094e:	2019      	movs	r0, #25
 8000950:	f000 f96e 	bl	8000c30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000954:	4a0a      	ldr	r2, [pc, #40]	; (8000980 <HAL_InitTick+0xe0>)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	6013      	str	r3, [r2, #0]
 800095a:	e002      	b.n	8000962 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800095c:	2301      	movs	r3, #1
 800095e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000962:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000966:	4618      	mov	r0, r3
 8000968:	3730      	adds	r7, #48	; 0x30
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
 800096e:	bf00      	nop
 8000970:	40023800 	.word	0x40023800
 8000974:	431bde83 	.word	0x431bde83
 8000978:	200000dc 	.word	0x200000dc
 800097c:	40010000 	.word	0x40010000
 8000980:	20000004 	.word	0x20000004

08000984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000988:	e7fe      	b.n	8000988 <NMI_Handler+0x4>

0800098a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800098a:	b480      	push	{r7}
 800098c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800098e:	e7fe      	b.n	800098e <HardFault_Handler+0x4>

08000990 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000994:	e7fe      	b.n	8000994 <MemManage_Handler+0x4>

08000996 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000996:	b480      	push	{r7}
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800099a:	e7fe      	b.n	800099a <BusFault_Handler+0x4>

0800099c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <UsageFault_Handler+0x4>

080009a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009b4:	4802      	ldr	r0, [pc, #8]	; (80009c0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80009b6:	f001 f86f 	bl	8001a98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200000dc 	.word	0x200000dc

080009c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <SystemInit+0x20>)
 80009ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009ce:	4a05      	ldr	r2, [pc, #20]	; (80009e4 <SystemInit+0x20>)
 80009d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	e000ed00 	.word	0xe000ed00

080009e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80009e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009ec:	480d      	ldr	r0, [pc, #52]	; (8000a24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009ee:	490e      	ldr	r1, [pc, #56]	; (8000a28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009f0:	4a0e      	ldr	r2, [pc, #56]	; (8000a2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f4:	e002      	b.n	80009fc <LoopCopyDataInit>

080009f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009fa:	3304      	adds	r3, #4

080009fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a00:	d3f9      	bcc.n	80009f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a02:	4a0b      	ldr	r2, [pc, #44]	; (8000a30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a04:	4c0b      	ldr	r4, [pc, #44]	; (8000a34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a08:	e001      	b.n	8000a0e <LoopFillZerobss>

08000a0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a0c:	3204      	adds	r2, #4

08000a0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a10:	d3fb      	bcc.n	8000a0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a12:	f7ff ffd7 	bl	80009c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a16:	f004 f9f7 	bl	8004e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a1a:	f7ff fd5f 	bl	80004dc <main>
  bx  lr    
 8000a1e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a20:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000a24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a28:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000a2c:	08004fbc 	.word	0x08004fbc
  ldr r2, =_sbss
 8000a30:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000a34:	20004c4c 	.word	0x20004c4c

08000a38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a38:	e7fe      	b.n	8000a38 <ADC_IRQHandler>
	...

08000a3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a40:	4b0e      	ldr	r3, [pc, #56]	; (8000a7c <HAL_Init+0x40>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a0d      	ldr	r2, [pc, #52]	; (8000a7c <HAL_Init+0x40>)
 8000a46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a4c:	4b0b      	ldr	r3, [pc, #44]	; (8000a7c <HAL_Init+0x40>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a0a      	ldr	r2, [pc, #40]	; (8000a7c <HAL_Init+0x40>)
 8000a52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a58:	4b08      	ldr	r3, [pc, #32]	; (8000a7c <HAL_Init+0x40>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a07      	ldr	r2, [pc, #28]	; (8000a7c <HAL_Init+0x40>)
 8000a5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a64:	2003      	movs	r0, #3
 8000a66:	f000 f8d8 	bl	8000c1a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a6a:	200f      	movs	r0, #15
 8000a6c:	f7ff ff18 	bl	80008a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a70:	f7ff fea2 	bl	80007b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a74:	2300      	movs	r3, #0
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023c00 	.word	0x40023c00

08000a80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <HAL_IncTick+0x20>)
 8000a86:	781b      	ldrb	r3, [r3, #0]
 8000a88:	461a      	mov	r2, r3
 8000a8a:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <HAL_IncTick+0x24>)
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	4413      	add	r3, r2
 8000a90:	4a04      	ldr	r2, [pc, #16]	; (8000aa4 <HAL_IncTick+0x24>)
 8000a92:	6013      	str	r3, [r2, #0]
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	20000008 	.word	0x20000008
 8000aa4:	20000124 	.word	0x20000124

08000aa8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  return uwTick;
 8000aac:	4b03      	ldr	r3, [pc, #12]	; (8000abc <HAL_GetTick+0x14>)
 8000aae:	681b      	ldr	r3, [r3, #0]
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000124 	.word	0x20000124

08000ac0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	f003 0307 	and.w	r3, r3, #7
 8000ace:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ad0:	4b0c      	ldr	r3, [pc, #48]	; (8000b04 <__NVIC_SetPriorityGrouping+0x44>)
 8000ad2:	68db      	ldr	r3, [r3, #12]
 8000ad4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ad6:	68ba      	ldr	r2, [r7, #8]
 8000ad8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000adc:	4013      	ands	r3, r2
 8000ade:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ae4:	68bb      	ldr	r3, [r7, #8]
 8000ae6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ae8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000aec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000af0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000af2:	4a04      	ldr	r2, [pc, #16]	; (8000b04 <__NVIC_SetPriorityGrouping+0x44>)
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	60d3      	str	r3, [r2, #12]
}
 8000af8:	bf00      	nop
 8000afa:	3714      	adds	r7, #20
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	e000ed00 	.word	0xe000ed00

08000b08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b0c:	4b04      	ldr	r3, [pc, #16]	; (8000b20 <__NVIC_GetPriorityGrouping+0x18>)
 8000b0e:	68db      	ldr	r3, [r3, #12]
 8000b10:	0a1b      	lsrs	r3, r3, #8
 8000b12:	f003 0307 	and.w	r3, r3, #7
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1e:	4770      	bx	lr
 8000b20:	e000ed00 	.word	0xe000ed00

08000b24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b24:	b480      	push	{r7}
 8000b26:	b083      	sub	sp, #12
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	db0b      	blt.n	8000b4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b36:	79fb      	ldrb	r3, [r7, #7]
 8000b38:	f003 021f 	and.w	r2, r3, #31
 8000b3c:	4907      	ldr	r1, [pc, #28]	; (8000b5c <__NVIC_EnableIRQ+0x38>)
 8000b3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b42:	095b      	lsrs	r3, r3, #5
 8000b44:	2001      	movs	r0, #1
 8000b46:	fa00 f202 	lsl.w	r2, r0, r2
 8000b4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	e000e100 	.word	0xe000e100

08000b60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	4603      	mov	r3, r0
 8000b68:	6039      	str	r1, [r7, #0]
 8000b6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	db0a      	blt.n	8000b8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b74:	683b      	ldr	r3, [r7, #0]
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	490c      	ldr	r1, [pc, #48]	; (8000bac <__NVIC_SetPriority+0x4c>)
 8000b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7e:	0112      	lsls	r2, r2, #4
 8000b80:	b2d2      	uxtb	r2, r2
 8000b82:	440b      	add	r3, r1
 8000b84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b88:	e00a      	b.n	8000ba0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	b2da      	uxtb	r2, r3
 8000b8e:	4908      	ldr	r1, [pc, #32]	; (8000bb0 <__NVIC_SetPriority+0x50>)
 8000b90:	79fb      	ldrb	r3, [r7, #7]
 8000b92:	f003 030f 	and.w	r3, r3, #15
 8000b96:	3b04      	subs	r3, #4
 8000b98:	0112      	lsls	r2, r2, #4
 8000b9a:	b2d2      	uxtb	r2, r2
 8000b9c:	440b      	add	r3, r1
 8000b9e:	761a      	strb	r2, [r3, #24]
}
 8000ba0:	bf00      	nop
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000e100 	.word	0xe000e100
 8000bb0:	e000ed00 	.word	0xe000ed00

08000bb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b089      	sub	sp, #36	; 0x24
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bc8:	69fb      	ldr	r3, [r7, #28]
 8000bca:	f1c3 0307 	rsb	r3, r3, #7
 8000bce:	2b04      	cmp	r3, #4
 8000bd0:	bf28      	it	cs
 8000bd2:	2304      	movcs	r3, #4
 8000bd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bd6:	69fb      	ldr	r3, [r7, #28]
 8000bd8:	3304      	adds	r3, #4
 8000bda:	2b06      	cmp	r3, #6
 8000bdc:	d902      	bls.n	8000be4 <NVIC_EncodePriority+0x30>
 8000bde:	69fb      	ldr	r3, [r7, #28]
 8000be0:	3b03      	subs	r3, #3
 8000be2:	e000      	b.n	8000be6 <NVIC_EncodePriority+0x32>
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be8:	f04f 32ff 	mov.w	r2, #4294967295
 8000bec:	69bb      	ldr	r3, [r7, #24]
 8000bee:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf2:	43da      	mvns	r2, r3
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	401a      	ands	r2, r3
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bfc:	f04f 31ff 	mov.w	r1, #4294967295
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	fa01 f303 	lsl.w	r3, r1, r3
 8000c06:	43d9      	mvns	r1, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c0c:	4313      	orrs	r3, r2
         );
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3724      	adds	r7, #36	; 0x24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c1a:	b580      	push	{r7, lr}
 8000c1c:	b082      	sub	sp, #8
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c22:	6878      	ldr	r0, [r7, #4]
 8000c24:	f7ff ff4c 	bl	8000ac0 <__NVIC_SetPriorityGrouping>
}
 8000c28:	bf00      	nop
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b086      	sub	sp, #24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
 8000c3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c42:	f7ff ff61 	bl	8000b08 <__NVIC_GetPriorityGrouping>
 8000c46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c48:	687a      	ldr	r2, [r7, #4]
 8000c4a:	68b9      	ldr	r1, [r7, #8]
 8000c4c:	6978      	ldr	r0, [r7, #20]
 8000c4e:	f7ff ffb1 	bl	8000bb4 <NVIC_EncodePriority>
 8000c52:	4602      	mov	r2, r0
 8000c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c58:	4611      	mov	r1, r2
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff ff80 	bl	8000b60 <__NVIC_SetPriority>
}
 8000c60:	bf00      	nop
 8000c62:	3718      	adds	r7, #24
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c76:	4618      	mov	r0, r3
 8000c78:	f7ff ff54 	bl	8000b24 <__NVIC_EnableIRQ>
}
 8000c7c:	bf00      	nop
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}

08000c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b089      	sub	sp, #36	; 0x24
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000c96:	2300      	movs	r3, #0
 8000c98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61fb      	str	r3, [r7, #28]
 8000c9e:	e159      	b.n	8000f54 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	697a      	ldr	r2, [r7, #20]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000cb4:	693a      	ldr	r2, [r7, #16]
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	f040 8148 	bne.w	8000f4e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	685b      	ldr	r3, [r3, #4]
 8000cc2:	f003 0303 	and.w	r3, r3, #3
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d005      	beq.n	8000cd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d130      	bne.n	8000d38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	689b      	ldr	r3, [r3, #8]
 8000cda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cdc:	69fb      	ldr	r3, [r7, #28]
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	2203      	movs	r2, #3
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	4013      	ands	r3, r2
 8000cec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	68da      	ldr	r2, [r3, #12]
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfa:	69ba      	ldr	r2, [r7, #24]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	69ba      	ldr	r2, [r7, #24]
 8000d04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	43db      	mvns	r3, r3
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	4013      	ands	r3, r2
 8000d1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	091b      	lsrs	r3, r3, #4
 8000d22:	f003 0201 	and.w	r2, r3, #1
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	69ba      	ldr	r2, [r7, #24]
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	69ba      	ldr	r2, [r7, #24]
 8000d36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	f003 0303 	and.w	r3, r3, #3
 8000d40:	2b03      	cmp	r3, #3
 8000d42:	d017      	beq.n	8000d74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	2203      	movs	r2, #3
 8000d50:	fa02 f303 	lsl.w	r3, r2, r3
 8000d54:	43db      	mvns	r3, r3
 8000d56:	69ba      	ldr	r2, [r7, #24]
 8000d58:	4013      	ands	r3, r2
 8000d5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	689a      	ldr	r2, [r3, #8]
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	fa02 f303 	lsl.w	r3, r2, r3
 8000d68:	69ba      	ldr	r2, [r7, #24]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	69ba      	ldr	r2, [r7, #24]
 8000d72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	f003 0303 	and.w	r3, r3, #3
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d123      	bne.n	8000dc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	08da      	lsrs	r2, r3, #3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	3208      	adds	r2, #8
 8000d88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	f003 0307 	and.w	r3, r3, #7
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	220f      	movs	r2, #15
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	43db      	mvns	r3, r3
 8000d9e:	69ba      	ldr	r2, [r7, #24]
 8000da0:	4013      	ands	r3, r2
 8000da2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	691a      	ldr	r2, [r3, #16]
 8000da8:	69fb      	ldr	r3, [r7, #28]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	009b      	lsls	r3, r3, #2
 8000db0:	fa02 f303 	lsl.w	r3, r2, r3
 8000db4:	69ba      	ldr	r2, [r7, #24]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000dba:	69fb      	ldr	r3, [r7, #28]
 8000dbc:	08da      	lsrs	r2, r3, #3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	3208      	adds	r2, #8
 8000dc2:	69b9      	ldr	r1, [r7, #24]
 8000dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	2203      	movs	r2, #3
 8000dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	69ba      	ldr	r2, [r7, #24]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f003 0203 	and.w	r2, r3, #3
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	fa02 f303 	lsl.w	r3, r2, r3
 8000df0:	69ba      	ldr	r2, [r7, #24]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	f000 80a2 	beq.w	8000f4e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	4b57      	ldr	r3, [pc, #348]	; (8000f6c <HAL_GPIO_Init+0x2e8>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e12:	4a56      	ldr	r2, [pc, #344]	; (8000f6c <HAL_GPIO_Init+0x2e8>)
 8000e14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e18:	6453      	str	r3, [r2, #68]	; 0x44
 8000e1a:	4b54      	ldr	r3, [pc, #336]	; (8000f6c <HAL_GPIO_Init+0x2e8>)
 8000e1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e26:	4a52      	ldr	r2, [pc, #328]	; (8000f70 <HAL_GPIO_Init+0x2ec>)
 8000e28:	69fb      	ldr	r3, [r7, #28]
 8000e2a:	089b      	lsrs	r3, r3, #2
 8000e2c:	3302      	adds	r3, #2
 8000e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	f003 0303 	and.w	r3, r3, #3
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	220f      	movs	r2, #15
 8000e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e42:	43db      	mvns	r3, r3
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	4013      	ands	r3, r2
 8000e48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a49      	ldr	r2, [pc, #292]	; (8000f74 <HAL_GPIO_Init+0x2f0>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d019      	beq.n	8000e86 <HAL_GPIO_Init+0x202>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	4a48      	ldr	r2, [pc, #288]	; (8000f78 <HAL_GPIO_Init+0x2f4>)
 8000e56:	4293      	cmp	r3, r2
 8000e58:	d013      	beq.n	8000e82 <HAL_GPIO_Init+0x1fe>
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	4a47      	ldr	r2, [pc, #284]	; (8000f7c <HAL_GPIO_Init+0x2f8>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d00d      	beq.n	8000e7e <HAL_GPIO_Init+0x1fa>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	4a46      	ldr	r2, [pc, #280]	; (8000f80 <HAL_GPIO_Init+0x2fc>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d007      	beq.n	8000e7a <HAL_GPIO_Init+0x1f6>
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	4a45      	ldr	r2, [pc, #276]	; (8000f84 <HAL_GPIO_Init+0x300>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d101      	bne.n	8000e76 <HAL_GPIO_Init+0x1f2>
 8000e72:	2304      	movs	r3, #4
 8000e74:	e008      	b.n	8000e88 <HAL_GPIO_Init+0x204>
 8000e76:	2307      	movs	r3, #7
 8000e78:	e006      	b.n	8000e88 <HAL_GPIO_Init+0x204>
 8000e7a:	2303      	movs	r3, #3
 8000e7c:	e004      	b.n	8000e88 <HAL_GPIO_Init+0x204>
 8000e7e:	2302      	movs	r3, #2
 8000e80:	e002      	b.n	8000e88 <HAL_GPIO_Init+0x204>
 8000e82:	2301      	movs	r3, #1
 8000e84:	e000      	b.n	8000e88 <HAL_GPIO_Init+0x204>
 8000e86:	2300      	movs	r3, #0
 8000e88:	69fa      	ldr	r2, [r7, #28]
 8000e8a:	f002 0203 	and.w	r2, r2, #3
 8000e8e:	0092      	lsls	r2, r2, #2
 8000e90:	4093      	lsls	r3, r2
 8000e92:	69ba      	ldr	r2, [r7, #24]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e98:	4935      	ldr	r1, [pc, #212]	; (8000f70 <HAL_GPIO_Init+0x2ec>)
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	089b      	lsrs	r3, r3, #2
 8000e9e:	3302      	adds	r3, #2
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ea6:	4b38      	ldr	r3, [pc, #224]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	43db      	mvns	r3, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d003      	beq.n	8000eca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000ec2:	69ba      	ldr	r2, [r7, #24]
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000eca:	4a2f      	ldr	r2, [pc, #188]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000ecc:	69bb      	ldr	r3, [r7, #24]
 8000ece:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ed0:	4b2d      	ldr	r3, [pc, #180]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ed6:	693b      	ldr	r3, [r7, #16]
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d003      	beq.n	8000ef4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ef4:	4a24      	ldr	r2, [pc, #144]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000efa:	4b23      	ldr	r3, [pc, #140]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f00:	693b      	ldr	r3, [r7, #16]
 8000f02:	43db      	mvns	r3, r3
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	4013      	ands	r3, r2
 8000f08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	685b      	ldr	r3, [r3, #4]
 8000f0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d003      	beq.n	8000f1e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000f16:	69ba      	ldr	r2, [r7, #24]
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f1e:	4a1a      	ldr	r2, [pc, #104]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f24:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	43db      	mvns	r3, r3
 8000f2e:	69ba      	ldr	r2, [r7, #24]
 8000f30:	4013      	ands	r3, r2
 8000f32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d003      	beq.n	8000f48 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f48:	4a0f      	ldr	r2, [pc, #60]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000f4a:	69bb      	ldr	r3, [r7, #24]
 8000f4c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f4e:	69fb      	ldr	r3, [r7, #28]
 8000f50:	3301      	adds	r3, #1
 8000f52:	61fb      	str	r3, [r7, #28]
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	2b0f      	cmp	r3, #15
 8000f58:	f67f aea2 	bls.w	8000ca0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f5c:	bf00      	nop
 8000f5e:	bf00      	nop
 8000f60:	3724      	adds	r7, #36	; 0x24
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40013800 	.word	0x40013800
 8000f74:	40020000 	.word	0x40020000
 8000f78:	40020400 	.word	0x40020400
 8000f7c:	40020800 	.word	0x40020800
 8000f80:	40020c00 	.word	0x40020c00
 8000f84:	40021000 	.word	0x40021000
 8000f88:	40013c00 	.word	0x40013c00

08000f8c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b086      	sub	sp, #24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d101      	bne.n	8000f9e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e267      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d075      	beq.n	8001096 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000faa:	4b88      	ldr	r3, [pc, #544]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	f003 030c 	and.w	r3, r3, #12
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	d00c      	beq.n	8000fd0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fb6:	4b85      	ldr	r3, [pc, #532]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000fbe:	2b08      	cmp	r3, #8
 8000fc0:	d112      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fc2:	4b82      	ldr	r3, [pc, #520]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000fca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000fce:	d10b      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fd0:	4b7e      	ldr	r3, [pc, #504]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d05b      	beq.n	8001094 <HAL_RCC_OscConfig+0x108>
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d157      	bne.n	8001094 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e242      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ff0:	d106      	bne.n	8001000 <HAL_RCC_OscConfig+0x74>
 8000ff2:	4b76      	ldr	r3, [pc, #472]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a75      	ldr	r2, [pc, #468]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8000ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ffc:	6013      	str	r3, [r2, #0]
 8000ffe:	e01d      	b.n	800103c <HAL_RCC_OscConfig+0xb0>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001008:	d10c      	bne.n	8001024 <HAL_RCC_OscConfig+0x98>
 800100a:	4b70      	ldr	r3, [pc, #448]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a6f      	ldr	r2, [pc, #444]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001014:	6013      	str	r3, [r2, #0]
 8001016:	4b6d      	ldr	r3, [pc, #436]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a6c      	ldr	r2, [pc, #432]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 800101c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001020:	6013      	str	r3, [r2, #0]
 8001022:	e00b      	b.n	800103c <HAL_RCC_OscConfig+0xb0>
 8001024:	4b69      	ldr	r3, [pc, #420]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a68      	ldr	r2, [pc, #416]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 800102a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800102e:	6013      	str	r3, [r2, #0]
 8001030:	4b66      	ldr	r3, [pc, #408]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a65      	ldr	r2, [pc, #404]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001036:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800103a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d013      	beq.n	800106c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001044:	f7ff fd30 	bl	8000aa8 <HAL_GetTick>
 8001048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800104c:	f7ff fd2c 	bl	8000aa8 <HAL_GetTick>
 8001050:	4602      	mov	r2, r0
 8001052:	693b      	ldr	r3, [r7, #16]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b64      	cmp	r3, #100	; 0x64
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e207      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800105e:	4b5b      	ldr	r3, [pc, #364]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d0f0      	beq.n	800104c <HAL_RCC_OscConfig+0xc0>
 800106a:	e014      	b.n	8001096 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106c:	f7ff fd1c 	bl	8000aa8 <HAL_GetTick>
 8001070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001072:	e008      	b.n	8001086 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001074:	f7ff fd18 	bl	8000aa8 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	2b64      	cmp	r3, #100	; 0x64
 8001080:	d901      	bls.n	8001086 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001082:	2303      	movs	r3, #3
 8001084:	e1f3      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001086:	4b51      	ldr	r3, [pc, #324]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d1f0      	bne.n	8001074 <HAL_RCC_OscConfig+0xe8>
 8001092:	e000      	b.n	8001096 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001094:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f003 0302 	and.w	r3, r3, #2
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d063      	beq.n	800116a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010a2:	4b4a      	ldr	r3, [pc, #296]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 80010a4:	689b      	ldr	r3, [r3, #8]
 80010a6:	f003 030c 	and.w	r3, r3, #12
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d00b      	beq.n	80010c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010ae:	4b47      	ldr	r3, [pc, #284]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80010b6:	2b08      	cmp	r3, #8
 80010b8:	d11c      	bne.n	80010f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80010ba:	4b44      	ldr	r3, [pc, #272]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d116      	bne.n	80010f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010c6:	4b41      	ldr	r3, [pc, #260]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 0302 	and.w	r3, r3, #2
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d005      	beq.n	80010de <HAL_RCC_OscConfig+0x152>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	68db      	ldr	r3, [r3, #12]
 80010d6:	2b01      	cmp	r3, #1
 80010d8:	d001      	beq.n	80010de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e1c7      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010de:	4b3b      	ldr	r3, [pc, #236]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	691b      	ldr	r3, [r3, #16]
 80010ea:	00db      	lsls	r3, r3, #3
 80010ec:	4937      	ldr	r1, [pc, #220]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 80010ee:	4313      	orrs	r3, r2
 80010f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010f2:	e03a      	b.n	800116a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d020      	beq.n	800113e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80010fc:	4b34      	ldr	r3, [pc, #208]	; (80011d0 <HAL_RCC_OscConfig+0x244>)
 80010fe:	2201      	movs	r2, #1
 8001100:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001102:	f7ff fcd1 	bl	8000aa8 <HAL_GetTick>
 8001106:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001108:	e008      	b.n	800111c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800110a:	f7ff fccd 	bl	8000aa8 <HAL_GetTick>
 800110e:	4602      	mov	r2, r0
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	2b02      	cmp	r3, #2
 8001116:	d901      	bls.n	800111c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001118:	2303      	movs	r3, #3
 800111a:	e1a8      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800111c:	4b2b      	ldr	r3, [pc, #172]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	f003 0302 	and.w	r3, r3, #2
 8001124:	2b00      	cmp	r3, #0
 8001126:	d0f0      	beq.n	800110a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001128:	4b28      	ldr	r3, [pc, #160]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	00db      	lsls	r3, r3, #3
 8001136:	4925      	ldr	r1, [pc, #148]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001138:	4313      	orrs	r3, r2
 800113a:	600b      	str	r3, [r1, #0]
 800113c:	e015      	b.n	800116a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800113e:	4b24      	ldr	r3, [pc, #144]	; (80011d0 <HAL_RCC_OscConfig+0x244>)
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001144:	f7ff fcb0 	bl	8000aa8 <HAL_GetTick>
 8001148:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800114a:	e008      	b.n	800115e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800114c:	f7ff fcac 	bl	8000aa8 <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b02      	cmp	r3, #2
 8001158:	d901      	bls.n	800115e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e187      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800115e:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1f0      	bne.n	800114c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0308 	and.w	r3, r3, #8
 8001172:	2b00      	cmp	r3, #0
 8001174:	d036      	beq.n	80011e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d016      	beq.n	80011ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800117e:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <HAL_RCC_OscConfig+0x248>)
 8001180:	2201      	movs	r2, #1
 8001182:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001184:	f7ff fc90 	bl	8000aa8 <HAL_GetTick>
 8001188:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800118a:	e008      	b.n	800119e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800118c:	f7ff fc8c 	bl	8000aa8 <HAL_GetTick>
 8001190:	4602      	mov	r2, r0
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d901      	bls.n	800119e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800119a:	2303      	movs	r3, #3
 800119c:	e167      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800119e:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <HAL_RCC_OscConfig+0x240>)
 80011a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d0f0      	beq.n	800118c <HAL_RCC_OscConfig+0x200>
 80011aa:	e01b      	b.n	80011e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <HAL_RCC_OscConfig+0x248>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011b2:	f7ff fc79 	bl	8000aa8 <HAL_GetTick>
 80011b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b8:	e00e      	b.n	80011d8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011ba:	f7ff fc75 	bl	8000aa8 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d907      	bls.n	80011d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e150      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
 80011cc:	40023800 	.word	0x40023800
 80011d0:	42470000 	.word	0x42470000
 80011d4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011d8:	4b88      	ldr	r3, [pc, #544]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 80011da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80011dc:	f003 0302 	and.w	r3, r3, #2
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d1ea      	bne.n	80011ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 0304 	and.w	r3, r3, #4
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f000 8097 	beq.w	8001320 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80011f2:	2300      	movs	r3, #0
 80011f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011f6:	4b81      	ldr	r3, [pc, #516]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 80011f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10f      	bne.n	8001222 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60bb      	str	r3, [r7, #8]
 8001206:	4b7d      	ldr	r3, [pc, #500]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800120a:	4a7c      	ldr	r2, [pc, #496]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800120c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001210:	6413      	str	r3, [r2, #64]	; 0x40
 8001212:	4b7a      	ldr	r3, [pc, #488]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001216:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800121e:	2301      	movs	r3, #1
 8001220:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001222:	4b77      	ldr	r3, [pc, #476]	; (8001400 <HAL_RCC_OscConfig+0x474>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800122a:	2b00      	cmp	r3, #0
 800122c:	d118      	bne.n	8001260 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800122e:	4b74      	ldr	r3, [pc, #464]	; (8001400 <HAL_RCC_OscConfig+0x474>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a73      	ldr	r2, [pc, #460]	; (8001400 <HAL_RCC_OscConfig+0x474>)
 8001234:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001238:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800123a:	f7ff fc35 	bl	8000aa8 <HAL_GetTick>
 800123e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001240:	e008      	b.n	8001254 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001242:	f7ff fc31 	bl	8000aa8 <HAL_GetTick>
 8001246:	4602      	mov	r2, r0
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	2b02      	cmp	r3, #2
 800124e:	d901      	bls.n	8001254 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001250:	2303      	movs	r3, #3
 8001252:	e10c      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001254:	4b6a      	ldr	r3, [pc, #424]	; (8001400 <HAL_RCC_OscConfig+0x474>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800125c:	2b00      	cmp	r3, #0
 800125e:	d0f0      	beq.n	8001242 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	2b01      	cmp	r3, #1
 8001266:	d106      	bne.n	8001276 <HAL_RCC_OscConfig+0x2ea>
 8001268:	4b64      	ldr	r3, [pc, #400]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800126a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800126c:	4a63      	ldr	r2, [pc, #396]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6713      	str	r3, [r2, #112]	; 0x70
 8001274:	e01c      	b.n	80012b0 <HAL_RCC_OscConfig+0x324>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	2b05      	cmp	r3, #5
 800127c:	d10c      	bne.n	8001298 <HAL_RCC_OscConfig+0x30c>
 800127e:	4b5f      	ldr	r3, [pc, #380]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001280:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001282:	4a5e      	ldr	r2, [pc, #376]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001284:	f043 0304 	orr.w	r3, r3, #4
 8001288:	6713      	str	r3, [r2, #112]	; 0x70
 800128a:	4b5c      	ldr	r3, [pc, #368]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800128c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800128e:	4a5b      	ldr	r2, [pc, #364]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001290:	f043 0301 	orr.w	r3, r3, #1
 8001294:	6713      	str	r3, [r2, #112]	; 0x70
 8001296:	e00b      	b.n	80012b0 <HAL_RCC_OscConfig+0x324>
 8001298:	4b58      	ldr	r3, [pc, #352]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800129a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800129c:	4a57      	ldr	r2, [pc, #348]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800129e:	f023 0301 	bic.w	r3, r3, #1
 80012a2:	6713      	str	r3, [r2, #112]	; 0x70
 80012a4:	4b55      	ldr	r3, [pc, #340]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 80012a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012a8:	4a54      	ldr	r2, [pc, #336]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 80012aa:	f023 0304 	bic.w	r3, r3, #4
 80012ae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d015      	beq.n	80012e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012b8:	f7ff fbf6 	bl	8000aa8 <HAL_GetTick>
 80012bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012be:	e00a      	b.n	80012d6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012c0:	f7ff fbf2 	bl	8000aa8 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e0cb      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80012d6:	4b49      	ldr	r3, [pc, #292]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 80012d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80012da:	f003 0302 	and.w	r3, r3, #2
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d0ee      	beq.n	80012c0 <HAL_RCC_OscConfig+0x334>
 80012e2:	e014      	b.n	800130e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e4:	f7ff fbe0 	bl	8000aa8 <HAL_GetTick>
 80012e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012ea:	e00a      	b.n	8001302 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012ec:	f7ff fbdc 	bl	8000aa8 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e0b5      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001302:	4b3e      	ldr	r3, [pc, #248]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001304:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b00      	cmp	r3, #0
 800130c:	d1ee      	bne.n	80012ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800130e:	7dfb      	ldrb	r3, [r7, #23]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d105      	bne.n	8001320 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001314:	4b39      	ldr	r3, [pc, #228]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001318:	4a38      	ldr	r2, [pc, #224]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800131a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800131e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	699b      	ldr	r3, [r3, #24]
 8001324:	2b00      	cmp	r3, #0
 8001326:	f000 80a1 	beq.w	800146c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800132a:	4b34      	ldr	r3, [pc, #208]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 800132c:	689b      	ldr	r3, [r3, #8]
 800132e:	f003 030c 	and.w	r3, r3, #12
 8001332:	2b08      	cmp	r3, #8
 8001334:	d05c      	beq.n	80013f0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	2b02      	cmp	r3, #2
 800133c:	d141      	bne.n	80013c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800133e:	4b31      	ldr	r3, [pc, #196]	; (8001404 <HAL_RCC_OscConfig+0x478>)
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff fbb0 	bl	8000aa8 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800134c:	f7ff fbac 	bl	8000aa8 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e087      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800135e:	4b27      	ldr	r3, [pc, #156]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f0      	bne.n	800134c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	69da      	ldr	r2, [r3, #28]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	431a      	orrs	r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001378:	019b      	lsls	r3, r3, #6
 800137a:	431a      	orrs	r2, r3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001380:	085b      	lsrs	r3, r3, #1
 8001382:	3b01      	subs	r3, #1
 8001384:	041b      	lsls	r3, r3, #16
 8001386:	431a      	orrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800138c:	061b      	lsls	r3, r3, #24
 800138e:	491b      	ldr	r1, [pc, #108]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 8001390:	4313      	orrs	r3, r2
 8001392:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001394:	4b1b      	ldr	r3, [pc, #108]	; (8001404 <HAL_RCC_OscConfig+0x478>)
 8001396:	2201      	movs	r2, #1
 8001398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139a:	f7ff fb85 	bl	8000aa8 <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013a2:	f7ff fb81 	bl	8000aa8 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e05c      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013b4:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f0      	beq.n	80013a2 <HAL_RCC_OscConfig+0x416>
 80013c0:	e054      	b.n	800146c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013c2:	4b10      	ldr	r3, [pc, #64]	; (8001404 <HAL_RCC_OscConfig+0x478>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013c8:	f7ff fb6e 	bl	8000aa8 <HAL_GetTick>
 80013cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013ce:	e008      	b.n	80013e2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d0:	f7ff fb6a 	bl	8000aa8 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d901      	bls.n	80013e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80013de:	2303      	movs	r3, #3
 80013e0:	e045      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80013e2:	4b06      	ldr	r3, [pc, #24]	; (80013fc <HAL_RCC_OscConfig+0x470>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d1f0      	bne.n	80013d0 <HAL_RCC_OscConfig+0x444>
 80013ee:	e03d      	b.n	800146c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d107      	bne.n	8001408 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e038      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
 80013fc:	40023800 	.word	0x40023800
 8001400:	40007000 	.word	0x40007000
 8001404:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001408:	4b1b      	ldr	r3, [pc, #108]	; (8001478 <HAL_RCC_OscConfig+0x4ec>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	699b      	ldr	r3, [r3, #24]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d028      	beq.n	8001468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001420:	429a      	cmp	r2, r3
 8001422:	d121      	bne.n	8001468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800142e:	429a      	cmp	r2, r3
 8001430:	d11a      	bne.n	8001468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001432:	68fa      	ldr	r2, [r7, #12]
 8001434:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001438:	4013      	ands	r3, r2
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800143e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001440:	4293      	cmp	r3, r2
 8001442:	d111      	bne.n	8001468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800144e:	085b      	lsrs	r3, r3, #1
 8001450:	3b01      	subs	r3, #1
 8001452:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001454:	429a      	cmp	r2, r3
 8001456:	d107      	bne.n	8001468 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001462:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001464:	429a      	cmp	r2, r3
 8001466:	d001      	beq.n	800146c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	4618      	mov	r0, r3
 8001470:	3718      	adds	r7, #24
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	40023800 	.word	0x40023800

0800147c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b084      	sub	sp, #16
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d101      	bne.n	8001490 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e0cc      	b.n	800162a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001490:	4b68      	ldr	r3, [pc, #416]	; (8001634 <HAL_RCC_ClockConfig+0x1b8>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	429a      	cmp	r2, r3
 800149c:	d90c      	bls.n	80014b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800149e:	4b65      	ldr	r3, [pc, #404]	; (8001634 <HAL_RCC_ClockConfig+0x1b8>)
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	b2d2      	uxtb	r2, r2
 80014a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014a6:	4b63      	ldr	r3, [pc, #396]	; (8001634 <HAL_RCC_ClockConfig+0x1b8>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	429a      	cmp	r2, r3
 80014b2:	d001      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e0b8      	b.n	800162a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d020      	beq.n	8001506 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0304 	and.w	r3, r3, #4
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d005      	beq.n	80014dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014d0:	4b59      	ldr	r3, [pc, #356]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	4a58      	ldr	r2, [pc, #352]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80014d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80014da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	f003 0308 	and.w	r3, r3, #8
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d005      	beq.n	80014f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014e8:	4b53      	ldr	r3, [pc, #332]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	4a52      	ldr	r2, [pc, #328]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80014ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014f4:	4b50      	ldr	r3, [pc, #320]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	494d      	ldr	r1, [pc, #308]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 8001502:	4313      	orrs	r3, r2
 8001504:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d044      	beq.n	800159c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	2b01      	cmp	r3, #1
 8001518:	d107      	bne.n	800152a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800151a:	4b47      	ldr	r3, [pc, #284]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001522:	2b00      	cmp	r3, #0
 8001524:	d119      	bne.n	800155a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001526:	2301      	movs	r3, #1
 8001528:	e07f      	b.n	800162a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d003      	beq.n	800153a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001536:	2b03      	cmp	r3, #3
 8001538:	d107      	bne.n	800154a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800153a:	4b3f      	ldr	r3, [pc, #252]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d109      	bne.n	800155a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e06f      	b.n	800162a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800154a:	4b3b      	ldr	r3, [pc, #236]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0302 	and.w	r3, r3, #2
 8001552:	2b00      	cmp	r3, #0
 8001554:	d101      	bne.n	800155a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e067      	b.n	800162a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800155a:	4b37      	ldr	r3, [pc, #220]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	f023 0203 	bic.w	r2, r3, #3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	4934      	ldr	r1, [pc, #208]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 8001568:	4313      	orrs	r3, r2
 800156a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800156c:	f7ff fa9c 	bl	8000aa8 <HAL_GetTick>
 8001570:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001572:	e00a      	b.n	800158a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001574:	f7ff fa98 	bl	8000aa8 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001582:	4293      	cmp	r3, r2
 8001584:	d901      	bls.n	800158a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e04f      	b.n	800162a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800158a:	4b2b      	ldr	r3, [pc, #172]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 020c 	and.w	r2, r3, #12
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	429a      	cmp	r2, r3
 800159a:	d1eb      	bne.n	8001574 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800159c:	4b25      	ldr	r3, [pc, #148]	; (8001634 <HAL_RCC_ClockConfig+0x1b8>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f003 0307 	and.w	r3, r3, #7
 80015a4:	683a      	ldr	r2, [r7, #0]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d20c      	bcs.n	80015c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015aa:	4b22      	ldr	r3, [pc, #136]	; (8001634 <HAL_RCC_ClockConfig+0x1b8>)
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	b2d2      	uxtb	r2, r2
 80015b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015b2:	4b20      	ldr	r3, [pc, #128]	; (8001634 <HAL_RCC_ClockConfig+0x1b8>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	683a      	ldr	r2, [r7, #0]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d001      	beq.n	80015c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80015c0:	2301      	movs	r3, #1
 80015c2:	e032      	b.n	800162a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f003 0304 	and.w	r3, r3, #4
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d008      	beq.n	80015e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015d0:	4b19      	ldr	r3, [pc, #100]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	4916      	ldr	r1, [pc, #88]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80015de:	4313      	orrs	r3, r2
 80015e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0308 	and.w	r3, r3, #8
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d009      	beq.n	8001602 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015ee:	4b12      	ldr	r3, [pc, #72]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	490e      	ldr	r1, [pc, #56]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 80015fe:	4313      	orrs	r3, r2
 8001600:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001602:	f000 f821 	bl	8001648 <HAL_RCC_GetSysClockFreq>
 8001606:	4602      	mov	r2, r0
 8001608:	4b0b      	ldr	r3, [pc, #44]	; (8001638 <HAL_RCC_ClockConfig+0x1bc>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	091b      	lsrs	r3, r3, #4
 800160e:	f003 030f 	and.w	r3, r3, #15
 8001612:	490a      	ldr	r1, [pc, #40]	; (800163c <HAL_RCC_ClockConfig+0x1c0>)
 8001614:	5ccb      	ldrb	r3, [r1, r3]
 8001616:	fa22 f303 	lsr.w	r3, r2, r3
 800161a:	4a09      	ldr	r2, [pc, #36]	; (8001640 <HAL_RCC_ClockConfig+0x1c4>)
 800161c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800161e:	4b09      	ldr	r3, [pc, #36]	; (8001644 <HAL_RCC_ClockConfig+0x1c8>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff f93c 	bl	80008a0 <HAL_InitTick>

  return HAL_OK;
 8001628:	2300      	movs	r3, #0
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40023c00 	.word	0x40023c00
 8001638:	40023800 	.word	0x40023800
 800163c:	08004f94 	.word	0x08004f94
 8001640:	20000000 	.word	0x20000000
 8001644:	20000004 	.word	0x20000004

08001648 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001648:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800164c:	b094      	sub	sp, #80	; 0x50
 800164e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001650:	2300      	movs	r3, #0
 8001652:	647b      	str	r3, [r7, #68]	; 0x44
 8001654:	2300      	movs	r3, #0
 8001656:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001658:	2300      	movs	r3, #0
 800165a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800165c:	2300      	movs	r3, #0
 800165e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001660:	4b79      	ldr	r3, [pc, #484]	; (8001848 <HAL_RCC_GetSysClockFreq+0x200>)
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f003 030c 	and.w	r3, r3, #12
 8001668:	2b08      	cmp	r3, #8
 800166a:	d00d      	beq.n	8001688 <HAL_RCC_GetSysClockFreq+0x40>
 800166c:	2b08      	cmp	r3, #8
 800166e:	f200 80e1 	bhi.w	8001834 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001672:	2b00      	cmp	r3, #0
 8001674:	d002      	beq.n	800167c <HAL_RCC_GetSysClockFreq+0x34>
 8001676:	2b04      	cmp	r3, #4
 8001678:	d003      	beq.n	8001682 <HAL_RCC_GetSysClockFreq+0x3a>
 800167a:	e0db      	b.n	8001834 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800167c:	4b73      	ldr	r3, [pc, #460]	; (800184c <HAL_RCC_GetSysClockFreq+0x204>)
 800167e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001680:	e0db      	b.n	800183a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001682:	4b73      	ldr	r3, [pc, #460]	; (8001850 <HAL_RCC_GetSysClockFreq+0x208>)
 8001684:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001686:	e0d8      	b.n	800183a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001688:	4b6f      	ldr	r3, [pc, #444]	; (8001848 <HAL_RCC_GetSysClockFreq+0x200>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001690:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001692:	4b6d      	ldr	r3, [pc, #436]	; (8001848 <HAL_RCC_GetSysClockFreq+0x200>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d063      	beq.n	8001766 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800169e:	4b6a      	ldr	r3, [pc, #424]	; (8001848 <HAL_RCC_GetSysClockFreq+0x200>)
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	099b      	lsrs	r3, r3, #6
 80016a4:	2200      	movs	r2, #0
 80016a6:	63bb      	str	r3, [r7, #56]	; 0x38
 80016a8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80016aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016b0:	633b      	str	r3, [r7, #48]	; 0x30
 80016b2:	2300      	movs	r3, #0
 80016b4:	637b      	str	r3, [r7, #52]	; 0x34
 80016b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80016ba:	4622      	mov	r2, r4
 80016bc:	462b      	mov	r3, r5
 80016be:	f04f 0000 	mov.w	r0, #0
 80016c2:	f04f 0100 	mov.w	r1, #0
 80016c6:	0159      	lsls	r1, r3, #5
 80016c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016cc:	0150      	lsls	r0, r2, #5
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4621      	mov	r1, r4
 80016d4:	1a51      	subs	r1, r2, r1
 80016d6:	6139      	str	r1, [r7, #16]
 80016d8:	4629      	mov	r1, r5
 80016da:	eb63 0301 	sbc.w	r3, r3, r1
 80016de:	617b      	str	r3, [r7, #20]
 80016e0:	f04f 0200 	mov.w	r2, #0
 80016e4:	f04f 0300 	mov.w	r3, #0
 80016e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80016ec:	4659      	mov	r1, fp
 80016ee:	018b      	lsls	r3, r1, #6
 80016f0:	4651      	mov	r1, sl
 80016f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80016f6:	4651      	mov	r1, sl
 80016f8:	018a      	lsls	r2, r1, #6
 80016fa:	4651      	mov	r1, sl
 80016fc:	ebb2 0801 	subs.w	r8, r2, r1
 8001700:	4659      	mov	r1, fp
 8001702:	eb63 0901 	sbc.w	r9, r3, r1
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	f04f 0300 	mov.w	r3, #0
 800170e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001712:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001716:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800171a:	4690      	mov	r8, r2
 800171c:	4699      	mov	r9, r3
 800171e:	4623      	mov	r3, r4
 8001720:	eb18 0303 	adds.w	r3, r8, r3
 8001724:	60bb      	str	r3, [r7, #8]
 8001726:	462b      	mov	r3, r5
 8001728:	eb49 0303 	adc.w	r3, r9, r3
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	f04f 0200 	mov.w	r2, #0
 8001732:	f04f 0300 	mov.w	r3, #0
 8001736:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800173a:	4629      	mov	r1, r5
 800173c:	024b      	lsls	r3, r1, #9
 800173e:	4621      	mov	r1, r4
 8001740:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001744:	4621      	mov	r1, r4
 8001746:	024a      	lsls	r2, r1, #9
 8001748:	4610      	mov	r0, r2
 800174a:	4619      	mov	r1, r3
 800174c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800174e:	2200      	movs	r2, #0
 8001750:	62bb      	str	r3, [r7, #40]	; 0x28
 8001752:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001754:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001758:	f7fe fd42 	bl	80001e0 <__aeabi_uldivmod>
 800175c:	4602      	mov	r2, r0
 800175e:	460b      	mov	r3, r1
 8001760:	4613      	mov	r3, r2
 8001762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001764:	e058      	b.n	8001818 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001766:	4b38      	ldr	r3, [pc, #224]	; (8001848 <HAL_RCC_GetSysClockFreq+0x200>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	099b      	lsrs	r3, r3, #6
 800176c:	2200      	movs	r2, #0
 800176e:	4618      	mov	r0, r3
 8001770:	4611      	mov	r1, r2
 8001772:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001776:	623b      	str	r3, [r7, #32]
 8001778:	2300      	movs	r3, #0
 800177a:	627b      	str	r3, [r7, #36]	; 0x24
 800177c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001780:	4642      	mov	r2, r8
 8001782:	464b      	mov	r3, r9
 8001784:	f04f 0000 	mov.w	r0, #0
 8001788:	f04f 0100 	mov.w	r1, #0
 800178c:	0159      	lsls	r1, r3, #5
 800178e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001792:	0150      	lsls	r0, r2, #5
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4641      	mov	r1, r8
 800179a:	ebb2 0a01 	subs.w	sl, r2, r1
 800179e:	4649      	mov	r1, r9
 80017a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80017b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80017b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80017b8:	ebb2 040a 	subs.w	r4, r2, sl
 80017bc:	eb63 050b 	sbc.w	r5, r3, fp
 80017c0:	f04f 0200 	mov.w	r2, #0
 80017c4:	f04f 0300 	mov.w	r3, #0
 80017c8:	00eb      	lsls	r3, r5, #3
 80017ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80017ce:	00e2      	lsls	r2, r4, #3
 80017d0:	4614      	mov	r4, r2
 80017d2:	461d      	mov	r5, r3
 80017d4:	4643      	mov	r3, r8
 80017d6:	18e3      	adds	r3, r4, r3
 80017d8:	603b      	str	r3, [r7, #0]
 80017da:	464b      	mov	r3, r9
 80017dc:	eb45 0303 	adc.w	r3, r5, r3
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80017ee:	4629      	mov	r1, r5
 80017f0:	028b      	lsls	r3, r1, #10
 80017f2:	4621      	mov	r1, r4
 80017f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017f8:	4621      	mov	r1, r4
 80017fa:	028a      	lsls	r2, r1, #10
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001802:	2200      	movs	r2, #0
 8001804:	61bb      	str	r3, [r7, #24]
 8001806:	61fa      	str	r2, [r7, #28]
 8001808:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800180c:	f7fe fce8 	bl	80001e0 <__aeabi_uldivmod>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4613      	mov	r3, r2
 8001816:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001818:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <HAL_RCC_GetSysClockFreq+0x200>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	0c1b      	lsrs	r3, r3, #16
 800181e:	f003 0303 	and.w	r3, r3, #3
 8001822:	3301      	adds	r3, #1
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001828:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800182a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800182c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001830:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001832:	e002      	b.n	800183a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001834:	4b05      	ldr	r3, [pc, #20]	; (800184c <HAL_RCC_GetSysClockFreq+0x204>)
 8001836:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001838:	bf00      	nop
    }
  }
  return sysclockfreq;
 800183a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800183c:	4618      	mov	r0, r3
 800183e:	3750      	adds	r7, #80	; 0x50
 8001840:	46bd      	mov	sp, r7
 8001842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800
 800184c:	00f42400 	.word	0x00f42400
 8001850:	007a1200 	.word	0x007a1200

08001854 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001858:	4b03      	ldr	r3, [pc, #12]	; (8001868 <HAL_RCC_GetHCLKFreq+0x14>)
 800185a:	681b      	ldr	r3, [r3, #0]
}
 800185c:	4618      	mov	r0, r3
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	20000000 	.word	0x20000000

0800186c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001870:	f7ff fff0 	bl	8001854 <HAL_RCC_GetHCLKFreq>
 8001874:	4602      	mov	r2, r0
 8001876:	4b05      	ldr	r3, [pc, #20]	; (800188c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001878:	689b      	ldr	r3, [r3, #8]
 800187a:	0a9b      	lsrs	r3, r3, #10
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	4903      	ldr	r1, [pc, #12]	; (8001890 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001882:	5ccb      	ldrb	r3, [r1, r3]
 8001884:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001888:	4618      	mov	r0, r3
 800188a:	bd80      	pop	{r7, pc}
 800188c:	40023800 	.word	0x40023800
 8001890:	08004fa4 	.word	0x08004fa4

08001894 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001898:	f7ff ffdc 	bl	8001854 <HAL_RCC_GetHCLKFreq>
 800189c:	4602      	mov	r2, r0
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80018a0:	689b      	ldr	r3, [r3, #8]
 80018a2:	0b5b      	lsrs	r3, r3, #13
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	4903      	ldr	r1, [pc, #12]	; (80018b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018aa:	5ccb      	ldrb	r3, [r1, r3]
 80018ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40023800 	.word	0x40023800
 80018b8:	08004fa4 	.word	0x08004fa4

080018bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	220f      	movs	r2, #15
 80018ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80018cc:	4b12      	ldr	r3, [pc, #72]	; (8001918 <HAL_RCC_GetClockConfig+0x5c>)
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f003 0203 	and.w	r2, r3, #3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80018d8:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <HAL_RCC_GetClockConfig+0x5c>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <HAL_RCC_GetClockConfig+0x5c>)
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80018f0:	4b09      	ldr	r3, [pc, #36]	; (8001918 <HAL_RCC_GetClockConfig+0x5c>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	08db      	lsrs	r3, r3, #3
 80018f6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80018fe:	4b07      	ldr	r3, [pc, #28]	; (800191c <HAL_RCC_GetClockConfig+0x60>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0207 	and.w	r2, r3, #7
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	601a      	str	r2, [r3, #0]
}
 800190a:	bf00      	nop
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40023800 	.word	0x40023800
 800191c:	40023c00 	.word	0x40023c00

08001920 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d101      	bne.n	8001932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e041      	b.n	80019b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d106      	bne.n	800194c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	2200      	movs	r2, #0
 8001942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f000 f839 	bl	80019be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2202      	movs	r2, #2
 8001950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3304      	adds	r3, #4
 800195c:	4619      	mov	r1, r3
 800195e:	4610      	mov	r0, r2
 8001960:	f000 f9ca 	bl	8001cf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2201      	movs	r2, #1
 8001968:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2201      	movs	r2, #1
 8001970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2201      	movs	r2, #1
 8001990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2201      	movs	r2, #1
 8001998:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2201      	movs	r2, #1
 80019b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80019be:	b480      	push	{r7}
 80019c0:	b083      	sub	sp, #12
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80019c6:	bf00      	nop
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr
	...

080019d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019e2:	b2db      	uxtb	r3, r3
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d001      	beq.n	80019ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e044      	b.n	8001a76 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2202      	movs	r2, #2
 80019f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	68da      	ldr	r2, [r3, #12]
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f042 0201 	orr.w	r2, r2, #1
 8001a02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a1e      	ldr	r2, [pc, #120]	; (8001a84 <HAL_TIM_Base_Start_IT+0xb0>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d018      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x6c>
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a16:	d013      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x6c>
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a1a      	ldr	r2, [pc, #104]	; (8001a88 <HAL_TIM_Base_Start_IT+0xb4>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d00e      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x6c>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4a19      	ldr	r2, [pc, #100]	; (8001a8c <HAL_TIM_Base_Start_IT+0xb8>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d009      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x6c>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4a17      	ldr	r2, [pc, #92]	; (8001a90 <HAL_TIM_Base_Start_IT+0xbc>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d004      	beq.n	8001a40 <HAL_TIM_Base_Start_IT+0x6c>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a16      	ldr	r2, [pc, #88]	; (8001a94 <HAL_TIM_Base_Start_IT+0xc0>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d111      	bne.n	8001a64 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	f003 0307 	and.w	r3, r3, #7
 8001a4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2b06      	cmp	r3, #6
 8001a50:	d010      	beq.n	8001a74 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f042 0201 	orr.w	r2, r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001a62:	e007      	b.n	8001a74 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f042 0201 	orr.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3714      	adds	r7, #20
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr
 8001a82:	bf00      	nop
 8001a84:	40010000 	.word	0x40010000
 8001a88:	40000400 	.word	0x40000400
 8001a8c:	40000800 	.word	0x40000800
 8001a90:	40000c00 	.word	0x40000c00
 8001a94:	40014000 	.word	0x40014000

08001a98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d122      	bne.n	8001af4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d11b      	bne.n	8001af4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f06f 0202 	mvn.w	r2, #2
 8001ac4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d003      	beq.n	8001ae2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f000 f8ee 	bl	8001cbc <HAL_TIM_IC_CaptureCallback>
 8001ae0:	e005      	b.n	8001aee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 f8e0 	bl	8001ca8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ae8:	6878      	ldr	r0, [r7, #4]
 8001aea:	f000 f8f1 	bl	8001cd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2200      	movs	r2, #0
 8001af2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	691b      	ldr	r3, [r3, #16]
 8001afa:	f003 0304 	and.w	r3, r3, #4
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	d122      	bne.n	8001b48 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	f003 0304 	and.w	r3, r3, #4
 8001b0c:	2b04      	cmp	r3, #4
 8001b0e:	d11b      	bne.n	8001b48 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f06f 0204 	mvn.w	r2, #4
 8001b18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d003      	beq.n	8001b36 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 f8c4 	bl	8001cbc <HAL_TIM_IC_CaptureCallback>
 8001b34:	e005      	b.n	8001b42 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b36:	6878      	ldr	r0, [r7, #4]
 8001b38:	f000 f8b6 	bl	8001ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f8c7 	bl	8001cd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	2b08      	cmp	r3, #8
 8001b54:	d122      	bne.n	8001b9c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	2b08      	cmp	r3, #8
 8001b62:	d11b      	bne.n	8001b9c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f06f 0208 	mvn.w	r2, #8
 8001b6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2204      	movs	r2, #4
 8001b72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 f89a 	bl	8001cbc <HAL_TIM_IC_CaptureCallback>
 8001b88:	e005      	b.n	8001b96 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f000 f88c 	bl	8001ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b90:	6878      	ldr	r0, [r7, #4]
 8001b92:	f000 f89d 	bl	8001cd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	691b      	ldr	r3, [r3, #16]
 8001ba2:	f003 0310 	and.w	r3, r3, #16
 8001ba6:	2b10      	cmp	r3, #16
 8001ba8:	d122      	bne.n	8001bf0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	f003 0310 	and.w	r3, r3, #16
 8001bb4:	2b10      	cmp	r3, #16
 8001bb6:	d11b      	bne.n	8001bf0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f06f 0210 	mvn.w	r2, #16
 8001bc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2208      	movs	r2, #8
 8001bc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	69db      	ldr	r3, [r3, #28]
 8001bce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 f870 	bl	8001cbc <HAL_TIM_IC_CaptureCallback>
 8001bdc:	e005      	b.n	8001bea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bde:	6878      	ldr	r0, [r7, #4]
 8001be0:	f000 f862 	bl	8001ca8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 f873 	bl	8001cd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2200      	movs	r2, #0
 8001bee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	691b      	ldr	r3, [r3, #16]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d10e      	bne.n	8001c1c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	f003 0301 	and.w	r3, r3, #1
 8001c08:	2b01      	cmp	r3, #1
 8001c0a:	d107      	bne.n	8001c1c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f06f 0201 	mvn.w	r2, #1
 8001c14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7fe fdb6 	bl	8000788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	691b      	ldr	r3, [r3, #16]
 8001c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c26:	2b80      	cmp	r3, #128	; 0x80
 8001c28:	d10e      	bne.n	8001c48 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c34:	2b80      	cmp	r3, #128	; 0x80
 8001c36:	d107      	bne.n	8001c48 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f000 f8e2 	bl	8001e0c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c52:	2b40      	cmp	r3, #64	; 0x40
 8001c54:	d10e      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c60:	2b40      	cmp	r3, #64	; 0x40
 8001c62:	d107      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f838 	bl	8001ce4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	f003 0320 	and.w	r3, r3, #32
 8001c7e:	2b20      	cmp	r3, #32
 8001c80:	d10e      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	f003 0320 	and.w	r3, r3, #32
 8001c8c:	2b20      	cmp	r3, #32
 8001c8e:	d107      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f06f 0220 	mvn.w	r2, #32
 8001c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f8ac 	bl	8001df8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ca0:	bf00      	nop
 8001ca2:	3708      	adds	r7, #8
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}

08001ca8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001cb0:	bf00      	nop
 8001cb2:	370c      	adds	r7, #12
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b083      	sub	sp, #12
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr

08001cd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001cd8:	bf00      	nop
 8001cda:	370c      	adds	r7, #12
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr

08001ce4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001cec:	bf00      	nop
 8001cee:	370c      	adds	r7, #12
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	4a34      	ldr	r2, [pc, #208]	; (8001ddc <TIM_Base_SetConfig+0xe4>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d00f      	beq.n	8001d30 <TIM_Base_SetConfig+0x38>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d16:	d00b      	beq.n	8001d30 <TIM_Base_SetConfig+0x38>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a31      	ldr	r2, [pc, #196]	; (8001de0 <TIM_Base_SetConfig+0xe8>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d007      	beq.n	8001d30 <TIM_Base_SetConfig+0x38>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a30      	ldr	r2, [pc, #192]	; (8001de4 <TIM_Base_SetConfig+0xec>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d003      	beq.n	8001d30 <TIM_Base_SetConfig+0x38>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a2f      	ldr	r2, [pc, #188]	; (8001de8 <TIM_Base_SetConfig+0xf0>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d108      	bne.n	8001d42 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	68fa      	ldr	r2, [r7, #12]
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4a25      	ldr	r2, [pc, #148]	; (8001ddc <TIM_Base_SetConfig+0xe4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d01b      	beq.n	8001d82 <TIM_Base_SetConfig+0x8a>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d50:	d017      	beq.n	8001d82 <TIM_Base_SetConfig+0x8a>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a22      	ldr	r2, [pc, #136]	; (8001de0 <TIM_Base_SetConfig+0xe8>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d013      	beq.n	8001d82 <TIM_Base_SetConfig+0x8a>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a21      	ldr	r2, [pc, #132]	; (8001de4 <TIM_Base_SetConfig+0xec>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d00f      	beq.n	8001d82 <TIM_Base_SetConfig+0x8a>
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a20      	ldr	r2, [pc, #128]	; (8001de8 <TIM_Base_SetConfig+0xf0>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d00b      	beq.n	8001d82 <TIM_Base_SetConfig+0x8a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	4a1f      	ldr	r2, [pc, #124]	; (8001dec <TIM_Base_SetConfig+0xf4>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d007      	beq.n	8001d82 <TIM_Base_SetConfig+0x8a>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4a1e      	ldr	r2, [pc, #120]	; (8001df0 <TIM_Base_SetConfig+0xf8>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d003      	beq.n	8001d82 <TIM_Base_SetConfig+0x8a>
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4a1d      	ldr	r2, [pc, #116]	; (8001df4 <TIM_Base_SetConfig+0xfc>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d108      	bne.n	8001d94 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	68db      	ldr	r3, [r3, #12]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	695b      	ldr	r3, [r3, #20]
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68fa      	ldr	r2, [r7, #12]
 8001da6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	689a      	ldr	r2, [r3, #8]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a08      	ldr	r2, [pc, #32]	; (8001ddc <TIM_Base_SetConfig+0xe4>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d103      	bne.n	8001dc8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	615a      	str	r2, [r3, #20]
}
 8001dce:	bf00      	nop
 8001dd0:	3714      	adds	r7, #20
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr
 8001dda:	bf00      	nop
 8001ddc:	40010000 	.word	0x40010000
 8001de0:	40000400 	.word	0x40000400
 8001de4:	40000800 	.word	0x40000800
 8001de8:	40000c00 	.word	0x40000c00
 8001dec:	40014000 	.word	0x40014000
 8001df0:	40014400 	.word	0x40014400
 8001df4:	40014800 	.word	0x40014800

08001df8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d101      	bne.n	8001e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e03f      	b.n	8001eb2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d106      	bne.n	8001e4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7fe fce2 	bl	8000810 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2224      	movs	r2, #36	; 0x24
 8001e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f000 f829 	bl	8001ebc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	691a      	ldr	r2, [r3, #16]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	695a      	ldr	r2, [r3, #20]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68da      	ldr	r2, [r3, #12]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2220      	movs	r2, #32
 8001ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2220      	movs	r2, #32
 8001eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
	...

08001ebc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ebc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ec0:	b0c0      	sub	sp, #256	; 0x100
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ed8:	68d9      	ldr	r1, [r3, #12]
 8001eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	ea40 0301 	orr.w	r3, r0, r1
 8001ee4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001eea:	689a      	ldr	r2, [r3, #8]
 8001eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	431a      	orrs	r2, r3
 8001ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef8:	695b      	ldr	r3, [r3, #20]
 8001efa:	431a      	orrs	r2, r3
 8001efc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f00:	69db      	ldr	r3, [r3, #28]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001f14:	f021 010c 	bic.w	r1, r1, #12
 8001f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001f22:	430b      	orrs	r3, r1
 8001f24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	695b      	ldr	r3, [r3, #20]
 8001f2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f36:	6999      	ldr	r1, [r3, #24]
 8001f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	ea40 0301 	orr.w	r3, r0, r1
 8001f42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	4b8f      	ldr	r3, [pc, #572]	; (8002188 <UART_SetConfig+0x2cc>)
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d005      	beq.n	8001f5c <UART_SetConfig+0xa0>
 8001f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	4b8d      	ldr	r3, [pc, #564]	; (800218c <UART_SetConfig+0x2d0>)
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d104      	bne.n	8001f66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001f5c:	f7ff fc9a 	bl	8001894 <HAL_RCC_GetPCLK2Freq>
 8001f60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001f64:	e003      	b.n	8001f6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001f66:	f7ff fc81 	bl	800186c <HAL_RCC_GetPCLK1Freq>
 8001f6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f78:	f040 810c 	bne.w	8002194 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f80:	2200      	movs	r2, #0
 8001f82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001f86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001f8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001f8e:	4622      	mov	r2, r4
 8001f90:	462b      	mov	r3, r5
 8001f92:	1891      	adds	r1, r2, r2
 8001f94:	65b9      	str	r1, [r7, #88]	; 0x58
 8001f96:	415b      	adcs	r3, r3
 8001f98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001f9e:	4621      	mov	r1, r4
 8001fa0:	eb12 0801 	adds.w	r8, r2, r1
 8001fa4:	4629      	mov	r1, r5
 8001fa6:	eb43 0901 	adc.w	r9, r3, r1
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	f04f 0300 	mov.w	r3, #0
 8001fb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001fba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001fbe:	4690      	mov	r8, r2
 8001fc0:	4699      	mov	r9, r3
 8001fc2:	4623      	mov	r3, r4
 8001fc4:	eb18 0303 	adds.w	r3, r8, r3
 8001fc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001fcc:	462b      	mov	r3, r5
 8001fce:	eb49 0303 	adc.w	r3, r9, r3
 8001fd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001fe2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001fe6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001fea:	460b      	mov	r3, r1
 8001fec:	18db      	adds	r3, r3, r3
 8001fee:	653b      	str	r3, [r7, #80]	; 0x50
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	eb42 0303 	adc.w	r3, r2, r3
 8001ff6:	657b      	str	r3, [r7, #84]	; 0x54
 8001ff8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001ffc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002000:	f7fe f8ee 	bl	80001e0 <__aeabi_uldivmod>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4b61      	ldr	r3, [pc, #388]	; (8002190 <UART_SetConfig+0x2d4>)
 800200a:	fba3 2302 	umull	r2, r3, r3, r2
 800200e:	095b      	lsrs	r3, r3, #5
 8002010:	011c      	lsls	r4, r3, #4
 8002012:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002016:	2200      	movs	r2, #0
 8002018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800201c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002020:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002024:	4642      	mov	r2, r8
 8002026:	464b      	mov	r3, r9
 8002028:	1891      	adds	r1, r2, r2
 800202a:	64b9      	str	r1, [r7, #72]	; 0x48
 800202c:	415b      	adcs	r3, r3
 800202e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002030:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002034:	4641      	mov	r1, r8
 8002036:	eb12 0a01 	adds.w	sl, r2, r1
 800203a:	4649      	mov	r1, r9
 800203c:	eb43 0b01 	adc.w	fp, r3, r1
 8002040:	f04f 0200 	mov.w	r2, #0
 8002044:	f04f 0300 	mov.w	r3, #0
 8002048:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800204c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002050:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002054:	4692      	mov	sl, r2
 8002056:	469b      	mov	fp, r3
 8002058:	4643      	mov	r3, r8
 800205a:	eb1a 0303 	adds.w	r3, sl, r3
 800205e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002062:	464b      	mov	r3, r9
 8002064:	eb4b 0303 	adc.w	r3, fp, r3
 8002068:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800206c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002078:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800207c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002080:	460b      	mov	r3, r1
 8002082:	18db      	adds	r3, r3, r3
 8002084:	643b      	str	r3, [r7, #64]	; 0x40
 8002086:	4613      	mov	r3, r2
 8002088:	eb42 0303 	adc.w	r3, r2, r3
 800208c:	647b      	str	r3, [r7, #68]	; 0x44
 800208e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002092:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002096:	f7fe f8a3 	bl	80001e0 <__aeabi_uldivmod>
 800209a:	4602      	mov	r2, r0
 800209c:	460b      	mov	r3, r1
 800209e:	4611      	mov	r1, r2
 80020a0:	4b3b      	ldr	r3, [pc, #236]	; (8002190 <UART_SetConfig+0x2d4>)
 80020a2:	fba3 2301 	umull	r2, r3, r3, r1
 80020a6:	095b      	lsrs	r3, r3, #5
 80020a8:	2264      	movs	r2, #100	; 0x64
 80020aa:	fb02 f303 	mul.w	r3, r2, r3
 80020ae:	1acb      	subs	r3, r1, r3
 80020b0:	00db      	lsls	r3, r3, #3
 80020b2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80020b6:	4b36      	ldr	r3, [pc, #216]	; (8002190 <UART_SetConfig+0x2d4>)
 80020b8:	fba3 2302 	umull	r2, r3, r3, r2
 80020bc:	095b      	lsrs	r3, r3, #5
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80020c4:	441c      	add	r4, r3
 80020c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020ca:	2200      	movs	r2, #0
 80020cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80020d0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80020d4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80020d8:	4642      	mov	r2, r8
 80020da:	464b      	mov	r3, r9
 80020dc:	1891      	adds	r1, r2, r2
 80020de:	63b9      	str	r1, [r7, #56]	; 0x38
 80020e0:	415b      	adcs	r3, r3
 80020e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80020e8:	4641      	mov	r1, r8
 80020ea:	1851      	adds	r1, r2, r1
 80020ec:	6339      	str	r1, [r7, #48]	; 0x30
 80020ee:	4649      	mov	r1, r9
 80020f0:	414b      	adcs	r3, r1
 80020f2:	637b      	str	r3, [r7, #52]	; 0x34
 80020f4:	f04f 0200 	mov.w	r2, #0
 80020f8:	f04f 0300 	mov.w	r3, #0
 80020fc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002100:	4659      	mov	r1, fp
 8002102:	00cb      	lsls	r3, r1, #3
 8002104:	4651      	mov	r1, sl
 8002106:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800210a:	4651      	mov	r1, sl
 800210c:	00ca      	lsls	r2, r1, #3
 800210e:	4610      	mov	r0, r2
 8002110:	4619      	mov	r1, r3
 8002112:	4603      	mov	r3, r0
 8002114:	4642      	mov	r2, r8
 8002116:	189b      	adds	r3, r3, r2
 8002118:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800211c:	464b      	mov	r3, r9
 800211e:	460a      	mov	r2, r1
 8002120:	eb42 0303 	adc.w	r3, r2, r3
 8002124:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2200      	movs	r2, #0
 8002130:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002134:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002138:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800213c:	460b      	mov	r3, r1
 800213e:	18db      	adds	r3, r3, r3
 8002140:	62bb      	str	r3, [r7, #40]	; 0x28
 8002142:	4613      	mov	r3, r2
 8002144:	eb42 0303 	adc.w	r3, r2, r3
 8002148:	62fb      	str	r3, [r7, #44]	; 0x2c
 800214a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800214e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002152:	f7fe f845 	bl	80001e0 <__aeabi_uldivmod>
 8002156:	4602      	mov	r2, r0
 8002158:	460b      	mov	r3, r1
 800215a:	4b0d      	ldr	r3, [pc, #52]	; (8002190 <UART_SetConfig+0x2d4>)
 800215c:	fba3 1302 	umull	r1, r3, r3, r2
 8002160:	095b      	lsrs	r3, r3, #5
 8002162:	2164      	movs	r1, #100	; 0x64
 8002164:	fb01 f303 	mul.w	r3, r1, r3
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	3332      	adds	r3, #50	; 0x32
 800216e:	4a08      	ldr	r2, [pc, #32]	; (8002190 <UART_SetConfig+0x2d4>)
 8002170:	fba2 2303 	umull	r2, r3, r2, r3
 8002174:	095b      	lsrs	r3, r3, #5
 8002176:	f003 0207 	and.w	r2, r3, #7
 800217a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4422      	add	r2, r4
 8002182:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002184:	e106      	b.n	8002394 <UART_SetConfig+0x4d8>
 8002186:	bf00      	nop
 8002188:	40011000 	.word	0x40011000
 800218c:	40011400 	.word	0x40011400
 8002190:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002194:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002198:	2200      	movs	r2, #0
 800219a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800219e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80021a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80021a6:	4642      	mov	r2, r8
 80021a8:	464b      	mov	r3, r9
 80021aa:	1891      	adds	r1, r2, r2
 80021ac:	6239      	str	r1, [r7, #32]
 80021ae:	415b      	adcs	r3, r3
 80021b0:	627b      	str	r3, [r7, #36]	; 0x24
 80021b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80021b6:	4641      	mov	r1, r8
 80021b8:	1854      	adds	r4, r2, r1
 80021ba:	4649      	mov	r1, r9
 80021bc:	eb43 0501 	adc.w	r5, r3, r1
 80021c0:	f04f 0200 	mov.w	r2, #0
 80021c4:	f04f 0300 	mov.w	r3, #0
 80021c8:	00eb      	lsls	r3, r5, #3
 80021ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80021ce:	00e2      	lsls	r2, r4, #3
 80021d0:	4614      	mov	r4, r2
 80021d2:	461d      	mov	r5, r3
 80021d4:	4643      	mov	r3, r8
 80021d6:	18e3      	adds	r3, r4, r3
 80021d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80021dc:	464b      	mov	r3, r9
 80021de:	eb45 0303 	adc.w	r3, r5, r3
 80021e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80021e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80021f2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80021f6:	f04f 0200 	mov.w	r2, #0
 80021fa:	f04f 0300 	mov.w	r3, #0
 80021fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002202:	4629      	mov	r1, r5
 8002204:	008b      	lsls	r3, r1, #2
 8002206:	4621      	mov	r1, r4
 8002208:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800220c:	4621      	mov	r1, r4
 800220e:	008a      	lsls	r2, r1, #2
 8002210:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002214:	f7fd ffe4 	bl	80001e0 <__aeabi_uldivmod>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4b60      	ldr	r3, [pc, #384]	; (80023a0 <UART_SetConfig+0x4e4>)
 800221e:	fba3 2302 	umull	r2, r3, r3, r2
 8002222:	095b      	lsrs	r3, r3, #5
 8002224:	011c      	lsls	r4, r3, #4
 8002226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800222a:	2200      	movs	r2, #0
 800222c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002230:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002234:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002238:	4642      	mov	r2, r8
 800223a:	464b      	mov	r3, r9
 800223c:	1891      	adds	r1, r2, r2
 800223e:	61b9      	str	r1, [r7, #24]
 8002240:	415b      	adcs	r3, r3
 8002242:	61fb      	str	r3, [r7, #28]
 8002244:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002248:	4641      	mov	r1, r8
 800224a:	1851      	adds	r1, r2, r1
 800224c:	6139      	str	r1, [r7, #16]
 800224e:	4649      	mov	r1, r9
 8002250:	414b      	adcs	r3, r1
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	f04f 0200 	mov.w	r2, #0
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002260:	4659      	mov	r1, fp
 8002262:	00cb      	lsls	r3, r1, #3
 8002264:	4651      	mov	r1, sl
 8002266:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800226a:	4651      	mov	r1, sl
 800226c:	00ca      	lsls	r2, r1, #3
 800226e:	4610      	mov	r0, r2
 8002270:	4619      	mov	r1, r3
 8002272:	4603      	mov	r3, r0
 8002274:	4642      	mov	r2, r8
 8002276:	189b      	adds	r3, r3, r2
 8002278:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800227c:	464b      	mov	r3, r9
 800227e:	460a      	mov	r2, r1
 8002280:	eb42 0303 	adc.w	r3, r2, r3
 8002284:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2200      	movs	r2, #0
 8002290:	67bb      	str	r3, [r7, #120]	; 0x78
 8002292:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002294:	f04f 0200 	mov.w	r2, #0
 8002298:	f04f 0300 	mov.w	r3, #0
 800229c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80022a0:	4649      	mov	r1, r9
 80022a2:	008b      	lsls	r3, r1, #2
 80022a4:	4641      	mov	r1, r8
 80022a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022aa:	4641      	mov	r1, r8
 80022ac:	008a      	lsls	r2, r1, #2
 80022ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80022b2:	f7fd ff95 	bl	80001e0 <__aeabi_uldivmod>
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4611      	mov	r1, r2
 80022bc:	4b38      	ldr	r3, [pc, #224]	; (80023a0 <UART_SetConfig+0x4e4>)
 80022be:	fba3 2301 	umull	r2, r3, r3, r1
 80022c2:	095b      	lsrs	r3, r3, #5
 80022c4:	2264      	movs	r2, #100	; 0x64
 80022c6:	fb02 f303 	mul.w	r3, r2, r3
 80022ca:	1acb      	subs	r3, r1, r3
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	3332      	adds	r3, #50	; 0x32
 80022d0:	4a33      	ldr	r2, [pc, #204]	; (80023a0 <UART_SetConfig+0x4e4>)
 80022d2:	fba2 2303 	umull	r2, r3, r2, r3
 80022d6:	095b      	lsrs	r3, r3, #5
 80022d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022dc:	441c      	add	r4, r3
 80022de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022e2:	2200      	movs	r2, #0
 80022e4:	673b      	str	r3, [r7, #112]	; 0x70
 80022e6:	677a      	str	r2, [r7, #116]	; 0x74
 80022e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80022ec:	4642      	mov	r2, r8
 80022ee:	464b      	mov	r3, r9
 80022f0:	1891      	adds	r1, r2, r2
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	415b      	adcs	r3, r3
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80022fc:	4641      	mov	r1, r8
 80022fe:	1851      	adds	r1, r2, r1
 8002300:	6039      	str	r1, [r7, #0]
 8002302:	4649      	mov	r1, r9
 8002304:	414b      	adcs	r3, r1
 8002306:	607b      	str	r3, [r7, #4]
 8002308:	f04f 0200 	mov.w	r2, #0
 800230c:	f04f 0300 	mov.w	r3, #0
 8002310:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002314:	4659      	mov	r1, fp
 8002316:	00cb      	lsls	r3, r1, #3
 8002318:	4651      	mov	r1, sl
 800231a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800231e:	4651      	mov	r1, sl
 8002320:	00ca      	lsls	r2, r1, #3
 8002322:	4610      	mov	r0, r2
 8002324:	4619      	mov	r1, r3
 8002326:	4603      	mov	r3, r0
 8002328:	4642      	mov	r2, r8
 800232a:	189b      	adds	r3, r3, r2
 800232c:	66bb      	str	r3, [r7, #104]	; 0x68
 800232e:	464b      	mov	r3, r9
 8002330:	460a      	mov	r2, r1
 8002332:	eb42 0303 	adc.w	r3, r2, r3
 8002336:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	663b      	str	r3, [r7, #96]	; 0x60
 8002342:	667a      	str	r2, [r7, #100]	; 0x64
 8002344:	f04f 0200 	mov.w	r2, #0
 8002348:	f04f 0300 	mov.w	r3, #0
 800234c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002350:	4649      	mov	r1, r9
 8002352:	008b      	lsls	r3, r1, #2
 8002354:	4641      	mov	r1, r8
 8002356:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800235a:	4641      	mov	r1, r8
 800235c:	008a      	lsls	r2, r1, #2
 800235e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002362:	f7fd ff3d 	bl	80001e0 <__aeabi_uldivmod>
 8002366:	4602      	mov	r2, r0
 8002368:	460b      	mov	r3, r1
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <UART_SetConfig+0x4e4>)
 800236c:	fba3 1302 	umull	r1, r3, r3, r2
 8002370:	095b      	lsrs	r3, r3, #5
 8002372:	2164      	movs	r1, #100	; 0x64
 8002374:	fb01 f303 	mul.w	r3, r1, r3
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	011b      	lsls	r3, r3, #4
 800237c:	3332      	adds	r3, #50	; 0x32
 800237e:	4a08      	ldr	r2, [pc, #32]	; (80023a0 <UART_SetConfig+0x4e4>)
 8002380:	fba2 2303 	umull	r2, r3, r2, r3
 8002384:	095b      	lsrs	r3, r3, #5
 8002386:	f003 020f 	and.w	r2, r3, #15
 800238a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4422      	add	r2, r4
 8002392:	609a      	str	r2, [r3, #8]
}
 8002394:	bf00      	nop
 8002396:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800239a:	46bd      	mov	sp, r7
 800239c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80023a0:	51eb851f 	.word	0x51eb851f

080023a4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80023a8:	4b05      	ldr	r3, [pc, #20]	; (80023c0 <SysTick_Handler+0x1c>)
 80023aa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80023ac:	f001 fc68 	bl	8003c80 <xTaskGetSchedulerState>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d001      	beq.n	80023ba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80023b6:	f002 fa4f 	bl	8004858 <xPortSysTickHandler>
  }
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	e000e010 	.word	0xe000e010

080023c4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	60f8      	str	r0, [r7, #12]
 80023cc:	60b9      	str	r1, [r7, #8]
 80023ce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4a07      	ldr	r2, [pc, #28]	; (80023f0 <vApplicationGetIdleTaskMemory+0x2c>)
 80023d4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	4a06      	ldr	r2, [pc, #24]	; (80023f4 <vApplicationGetIdleTaskMemory+0x30>)
 80023da:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2280      	movs	r2, #128	; 0x80
 80023e0:	601a      	str	r2, [r3, #0]
}
 80023e2:	bf00      	nop
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	20000128 	.word	0x20000128
 80023f4:	200001d0 	.word	0x200001d0

080023f8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4a07      	ldr	r2, [pc, #28]	; (8002424 <vApplicationGetTimerTaskMemory+0x2c>)
 8002408:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	4a06      	ldr	r2, [pc, #24]	; (8002428 <vApplicationGetTimerTaskMemory+0x30>)
 800240e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002416:	601a      	str	r2, [r3, #0]
}
 8002418:	bf00      	nop
 800241a:	3714      	adds	r7, #20
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr
 8002424:	200003d0 	.word	0x200003d0
 8002428:	20000478 	.word	0x20000478

0800242c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f103 0208 	add.w	r2, r3, #8
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	f04f 32ff 	mov.w	r2, #4294967295
 8002444:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f103 0208 	add.w	r2, r3, #8
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f103 0208 	add.w	r2, r3, #8
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2200      	movs	r2, #0
 800245e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002486:	b480      	push	{r7}
 8002488:	b085      	sub	sp, #20
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	68fa      	ldr	r2, [r7, #12]
 800249a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	683a      	ldr	r2, [r7, #0]
 80024aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	683a      	ldr	r2, [r7, #0]
 80024b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	1c5a      	adds	r2, r3, #1
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	601a      	str	r2, [r3, #0]
}
 80024c2:	bf00      	nop
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80024ce:	b480      	push	{r7}
 80024d0:	b085      	sub	sp, #20
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
 80024d6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e4:	d103      	bne.n	80024ee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	691b      	ldr	r3, [r3, #16]
 80024ea:	60fb      	str	r3, [r7, #12]
 80024ec:	e00c      	b.n	8002508 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	3308      	adds	r3, #8
 80024f2:	60fb      	str	r3, [r7, #12]
 80024f4:	e002      	b.n	80024fc <vListInsert+0x2e>
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68ba      	ldr	r2, [r7, #8]
 8002504:	429a      	cmp	r2, r3
 8002506:	d2f6      	bcs.n	80024f6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	685a      	ldr	r2, [r3, #4]
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	601a      	str	r2, [r3, #0]
}
 8002534:	bf00      	nop
 8002536:	3714      	adds	r7, #20
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6892      	ldr	r2, [r2, #8]
 8002556:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6852      	ldr	r2, [r2, #4]
 8002560:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	429a      	cmp	r2, r3
 800256a:	d103      	bne.n	8002574 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	1e5a      	subs	r2, r3, #1
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d10a      	bne.n	80025be <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80025a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ac:	f383 8811 	msr	BASEPRI, r3
 80025b0:	f3bf 8f6f 	isb	sy
 80025b4:	f3bf 8f4f 	dsb	sy
 80025b8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80025ba:	bf00      	nop
 80025bc:	e7fe      	b.n	80025bc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80025be:	f002 f8b9 	bl	8004734 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ca:	68f9      	ldr	r1, [r7, #12]
 80025cc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025ce:	fb01 f303 	mul.w	r3, r1, r3
 80025d2:	441a      	add	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2200      	movs	r2, #0
 80025dc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80025ee:	3b01      	subs	r3, #1
 80025f0:	68f9      	ldr	r1, [r7, #12]
 80025f2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80025f4:	fb01 f303 	mul.w	r3, r1, r3
 80025f8:	441a      	add	r2, r3
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	22ff      	movs	r2, #255	; 0xff
 8002602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	22ff      	movs	r2, #255	; 0xff
 800260a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d114      	bne.n	800263e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d01a      	beq.n	8002652 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	3310      	adds	r3, #16
 8002620:	4618      	mov	r0, r3
 8002622:	f001 f96b 	bl	80038fc <xTaskRemoveFromEventList>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d012      	beq.n	8002652 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800262c:	4b0c      	ldr	r3, [pc, #48]	; (8002660 <xQueueGenericReset+0xcc>)
 800262e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002632:	601a      	str	r2, [r3, #0]
 8002634:	f3bf 8f4f 	dsb	sy
 8002638:	f3bf 8f6f 	isb	sy
 800263c:	e009      	b.n	8002652 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	3310      	adds	r3, #16
 8002642:	4618      	mov	r0, r3
 8002644:	f7ff fef2 	bl	800242c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	3324      	adds	r3, #36	; 0x24
 800264c:	4618      	mov	r0, r3
 800264e:	f7ff feed 	bl	800242c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002652:	f002 f89f 	bl	8004794 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002656:	2301      	movs	r3, #1
}
 8002658:	4618      	mov	r0, r3
 800265a:	3710      	adds	r7, #16
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	e000ed04 	.word	0xe000ed04

08002664 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002664:	b580      	push	{r7, lr}
 8002666:	b08e      	sub	sp, #56	; 0x38
 8002668:	af02      	add	r7, sp, #8
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
 8002670:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10a      	bne.n	800268e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800267c:	f383 8811 	msr	BASEPRI, r3
 8002680:	f3bf 8f6f 	isb	sy
 8002684:	f3bf 8f4f 	dsb	sy
 8002688:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800268a:	bf00      	nop
 800268c:	e7fe      	b.n	800268c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d10a      	bne.n	80026aa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002698:	f383 8811 	msr	BASEPRI, r3
 800269c:	f3bf 8f6f 	isb	sy
 80026a0:	f3bf 8f4f 	dsb	sy
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
}
 80026a6:	bf00      	nop
 80026a8:	e7fe      	b.n	80026a8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d002      	beq.n	80026b6 <xQueueGenericCreateStatic+0x52>
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <xQueueGenericCreateStatic+0x56>
 80026b6:	2301      	movs	r3, #1
 80026b8:	e000      	b.n	80026bc <xQueueGenericCreateStatic+0x58>
 80026ba:	2300      	movs	r3, #0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d10a      	bne.n	80026d6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80026c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026c4:	f383 8811 	msr	BASEPRI, r3
 80026c8:	f3bf 8f6f 	isb	sy
 80026cc:	f3bf 8f4f 	dsb	sy
 80026d0:	623b      	str	r3, [r7, #32]
}
 80026d2:	bf00      	nop
 80026d4:	e7fe      	b.n	80026d4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d102      	bne.n	80026e2 <xQueueGenericCreateStatic+0x7e>
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <xQueueGenericCreateStatic+0x82>
 80026e2:	2301      	movs	r3, #1
 80026e4:	e000      	b.n	80026e8 <xQueueGenericCreateStatic+0x84>
 80026e6:	2300      	movs	r3, #0
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d10a      	bne.n	8002702 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80026ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026f0:	f383 8811 	msr	BASEPRI, r3
 80026f4:	f3bf 8f6f 	isb	sy
 80026f8:	f3bf 8f4f 	dsb	sy
 80026fc:	61fb      	str	r3, [r7, #28]
}
 80026fe:	bf00      	nop
 8002700:	e7fe      	b.n	8002700 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002702:	2350      	movs	r3, #80	; 0x50
 8002704:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	2b50      	cmp	r3, #80	; 0x50
 800270a:	d00a      	beq.n	8002722 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800270c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002710:	f383 8811 	msr	BASEPRI, r3
 8002714:	f3bf 8f6f 	isb	sy
 8002718:	f3bf 8f4f 	dsb	sy
 800271c:	61bb      	str	r3, [r7, #24]
}
 800271e:	bf00      	nop
 8002720:	e7fe      	b.n	8002720 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002722:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00d      	beq.n	800274a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800272e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002730:	2201      	movs	r2, #1
 8002732:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002736:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800273a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	4613      	mov	r3, r2
 8002740:	687a      	ldr	r2, [r7, #4]
 8002742:	68b9      	ldr	r1, [r7, #8]
 8002744:	68f8      	ldr	r0, [r7, #12]
 8002746:	f000 f805 	bl	8002754 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800274a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800274c:	4618      	mov	r0, r3
 800274e:	3730      	adds	r7, #48	; 0x30
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
 8002760:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d103      	bne.n	8002770 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002768:	69bb      	ldr	r3, [r7, #24]
 800276a:	69ba      	ldr	r2, [r7, #24]
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	e002      	b.n	8002776 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002776:	69bb      	ldr	r3, [r7, #24]
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	68ba      	ldr	r2, [r7, #8]
 8002780:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002782:	2101      	movs	r1, #1
 8002784:	69b8      	ldr	r0, [r7, #24]
 8002786:	f7ff ff05 	bl	8002594 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	78fa      	ldrb	r2, [r7, #3]
 800278e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002792:	bf00      	nop
 8002794:	3710      	adds	r7, #16
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
	...

0800279c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08e      	sub	sp, #56	; 0x38
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	607a      	str	r2, [r7, #4]
 80027a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80027aa:	2300      	movs	r3, #0
 80027ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80027b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10a      	bne.n	80027ce <xQueueGenericSend+0x32>
	__asm volatile
 80027b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027bc:	f383 8811 	msr	BASEPRI, r3
 80027c0:	f3bf 8f6f 	isb	sy
 80027c4:	f3bf 8f4f 	dsb	sy
 80027c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80027ca:	bf00      	nop
 80027cc:	e7fe      	b.n	80027cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d103      	bne.n	80027dc <xQueueGenericSend+0x40>
 80027d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d101      	bne.n	80027e0 <xQueueGenericSend+0x44>
 80027dc:	2301      	movs	r3, #1
 80027de:	e000      	b.n	80027e2 <xQueueGenericSend+0x46>
 80027e0:	2300      	movs	r3, #0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10a      	bne.n	80027fc <xQueueGenericSend+0x60>
	__asm volatile
 80027e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ea:	f383 8811 	msr	BASEPRI, r3
 80027ee:	f3bf 8f6f 	isb	sy
 80027f2:	f3bf 8f4f 	dsb	sy
 80027f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80027f8:	bf00      	nop
 80027fa:	e7fe      	b.n	80027fa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d103      	bne.n	800280a <xQueueGenericSend+0x6e>
 8002802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002806:	2b01      	cmp	r3, #1
 8002808:	d101      	bne.n	800280e <xQueueGenericSend+0x72>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <xQueueGenericSend+0x74>
 800280e:	2300      	movs	r3, #0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10a      	bne.n	800282a <xQueueGenericSend+0x8e>
	__asm volatile
 8002814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002818:	f383 8811 	msr	BASEPRI, r3
 800281c:	f3bf 8f6f 	isb	sy
 8002820:	f3bf 8f4f 	dsb	sy
 8002824:	623b      	str	r3, [r7, #32]
}
 8002826:	bf00      	nop
 8002828:	e7fe      	b.n	8002828 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800282a:	f001 fa29 	bl	8003c80 <xTaskGetSchedulerState>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d102      	bne.n	800283a <xQueueGenericSend+0x9e>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d101      	bne.n	800283e <xQueueGenericSend+0xa2>
 800283a:	2301      	movs	r3, #1
 800283c:	e000      	b.n	8002840 <xQueueGenericSend+0xa4>
 800283e:	2300      	movs	r3, #0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d10a      	bne.n	800285a <xQueueGenericSend+0xbe>
	__asm volatile
 8002844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002848:	f383 8811 	msr	BASEPRI, r3
 800284c:	f3bf 8f6f 	isb	sy
 8002850:	f3bf 8f4f 	dsb	sy
 8002854:	61fb      	str	r3, [r7, #28]
}
 8002856:	bf00      	nop
 8002858:	e7fe      	b.n	8002858 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800285a:	f001 ff6b 	bl	8004734 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800285e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002860:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002866:	429a      	cmp	r2, r3
 8002868:	d302      	bcc.n	8002870 <xQueueGenericSend+0xd4>
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	2b02      	cmp	r3, #2
 800286e:	d129      	bne.n	80028c4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	68b9      	ldr	r1, [r7, #8]
 8002874:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002876:	f000 fa0b 	bl	8002c90 <prvCopyDataToQueue>
 800287a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800287c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800287e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002880:	2b00      	cmp	r3, #0
 8002882:	d010      	beq.n	80028a6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002884:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002886:	3324      	adds	r3, #36	; 0x24
 8002888:	4618      	mov	r0, r3
 800288a:	f001 f837 	bl	80038fc <xTaskRemoveFromEventList>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d013      	beq.n	80028bc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002894:	4b3f      	ldr	r3, [pc, #252]	; (8002994 <xQueueGenericSend+0x1f8>)
 8002896:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	f3bf 8f4f 	dsb	sy
 80028a0:	f3bf 8f6f 	isb	sy
 80028a4:	e00a      	b.n	80028bc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80028a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d007      	beq.n	80028bc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80028ac:	4b39      	ldr	r3, [pc, #228]	; (8002994 <xQueueGenericSend+0x1f8>)
 80028ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	f3bf 8f4f 	dsb	sy
 80028b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80028bc:	f001 ff6a 	bl	8004794 <vPortExitCritical>
				return pdPASS;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e063      	b.n	800298c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d103      	bne.n	80028d2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80028ca:	f001 ff63 	bl	8004794 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	e05c      	b.n	800298c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80028d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d106      	bne.n	80028e6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80028d8:	f107 0314 	add.w	r3, r7, #20
 80028dc:	4618      	mov	r0, r3
 80028de:	f001 f871 	bl	80039c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80028e2:	2301      	movs	r3, #1
 80028e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80028e6:	f001 ff55 	bl	8004794 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80028ea:	f000 fddd 	bl	80034a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80028ee:	f001 ff21 	bl	8004734 <vPortEnterCritical>
 80028f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80028f8:	b25b      	sxtb	r3, r3
 80028fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fe:	d103      	bne.n	8002908 <xQueueGenericSend+0x16c>
 8002900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800290a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800290e:	b25b      	sxtb	r3, r3
 8002910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002914:	d103      	bne.n	800291e <xQueueGenericSend+0x182>
 8002916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800291e:	f001 ff39 	bl	8004794 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002922:	1d3a      	adds	r2, r7, #4
 8002924:	f107 0314 	add.w	r3, r7, #20
 8002928:	4611      	mov	r1, r2
 800292a:	4618      	mov	r0, r3
 800292c:	f001 f860 	bl	80039f0 <xTaskCheckForTimeOut>
 8002930:	4603      	mov	r3, r0
 8002932:	2b00      	cmp	r3, #0
 8002934:	d124      	bne.n	8002980 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002936:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002938:	f000 faa2 	bl	8002e80 <prvIsQueueFull>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d018      	beq.n	8002974 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002944:	3310      	adds	r3, #16
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	4611      	mov	r1, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f000 ff86 	bl	800385c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002950:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002952:	f000 fa2d 	bl	8002db0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002956:	f000 fdb5 	bl	80034c4 <xTaskResumeAll>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	f47f af7c 	bne.w	800285a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8002962:	4b0c      	ldr	r3, [pc, #48]	; (8002994 <xQueueGenericSend+0x1f8>)
 8002964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	f3bf 8f4f 	dsb	sy
 800296e:	f3bf 8f6f 	isb	sy
 8002972:	e772      	b.n	800285a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002974:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002976:	f000 fa1b 	bl	8002db0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800297a:	f000 fda3 	bl	80034c4 <xTaskResumeAll>
 800297e:	e76c      	b.n	800285a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002980:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002982:	f000 fa15 	bl	8002db0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002986:	f000 fd9d 	bl	80034c4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800298a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800298c:	4618      	mov	r0, r3
 800298e:	3738      	adds	r7, #56	; 0x38
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	e000ed04 	.word	0xe000ed04

08002998 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b090      	sub	sp, #64	; 0x40
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
 80029a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80029aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d10a      	bne.n	80029c6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80029b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029b4:	f383 8811 	msr	BASEPRI, r3
 80029b8:	f3bf 8f6f 	isb	sy
 80029bc:	f3bf 8f4f 	dsb	sy
 80029c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80029c2:	bf00      	nop
 80029c4:	e7fe      	b.n	80029c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d103      	bne.n	80029d4 <xQueueGenericSendFromISR+0x3c>
 80029cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d101      	bne.n	80029d8 <xQueueGenericSendFromISR+0x40>
 80029d4:	2301      	movs	r3, #1
 80029d6:	e000      	b.n	80029da <xQueueGenericSendFromISR+0x42>
 80029d8:	2300      	movs	r3, #0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d10a      	bne.n	80029f4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80029de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029e2:	f383 8811 	msr	BASEPRI, r3
 80029e6:	f3bf 8f6f 	isb	sy
 80029ea:	f3bf 8f4f 	dsb	sy
 80029ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80029f0:	bf00      	nop
 80029f2:	e7fe      	b.n	80029f2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d103      	bne.n	8002a02 <xQueueGenericSendFromISR+0x6a>
 80029fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d101      	bne.n	8002a06 <xQueueGenericSendFromISR+0x6e>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <xQueueGenericSendFromISR+0x70>
 8002a06:	2300      	movs	r3, #0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10a      	bne.n	8002a22 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8002a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a10:	f383 8811 	msr	BASEPRI, r3
 8002a14:	f3bf 8f6f 	isb	sy
 8002a18:	f3bf 8f4f 	dsb	sy
 8002a1c:	623b      	str	r3, [r7, #32]
}
 8002a1e:	bf00      	nop
 8002a20:	e7fe      	b.n	8002a20 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002a22:	f001 ff69 	bl	80048f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002a26:	f3ef 8211 	mrs	r2, BASEPRI
 8002a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a2e:	f383 8811 	msr	BASEPRI, r3
 8002a32:	f3bf 8f6f 	isb	sy
 8002a36:	f3bf 8f4f 	dsb	sy
 8002a3a:	61fa      	str	r2, [r7, #28]
 8002a3c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002a3e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002a40:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002a46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d302      	bcc.n	8002a54 <xQueueGenericSendFromISR+0xbc>
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d12f      	bne.n	8002ab4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002a5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a62:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a64:	683a      	ldr	r2, [r7, #0]
 8002a66:	68b9      	ldr	r1, [r7, #8]
 8002a68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002a6a:	f000 f911 	bl	8002c90 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002a6e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8002a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a76:	d112      	bne.n	8002a9e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d016      	beq.n	8002aae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a82:	3324      	adds	r3, #36	; 0x24
 8002a84:	4618      	mov	r0, r3
 8002a86:	f000 ff39 	bl	80038fc <xTaskRemoveFromEventList>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00e      	beq.n	8002aae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00b      	beq.n	8002aae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	e007      	b.n	8002aae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002a9e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002aa2:	3301      	adds	r3, #1
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	b25a      	sxtb	r2, r3
 8002aa8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002aaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8002ab2:	e001      	b.n	8002ab8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002aba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002ac2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002ac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3740      	adds	r7, #64	; 0x40
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}
	...

08002ad0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b08c      	sub	sp, #48	; 0x30
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002adc:	2300      	movs	r3, #0
 8002ade:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d10a      	bne.n	8002b00 <xQueueReceive+0x30>
	__asm volatile
 8002aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002aee:	f383 8811 	msr	BASEPRI, r3
 8002af2:	f3bf 8f6f 	isb	sy
 8002af6:	f3bf 8f4f 	dsb	sy
 8002afa:	623b      	str	r3, [r7, #32]
}
 8002afc:	bf00      	nop
 8002afe:	e7fe      	b.n	8002afe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d103      	bne.n	8002b0e <xQueueReceive+0x3e>
 8002b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <xQueueReceive+0x42>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <xQueueReceive+0x44>
 8002b12:	2300      	movs	r3, #0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10a      	bne.n	8002b2e <xQueueReceive+0x5e>
	__asm volatile
 8002b18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b1c:	f383 8811 	msr	BASEPRI, r3
 8002b20:	f3bf 8f6f 	isb	sy
 8002b24:	f3bf 8f4f 	dsb	sy
 8002b28:	61fb      	str	r3, [r7, #28]
}
 8002b2a:	bf00      	nop
 8002b2c:	e7fe      	b.n	8002b2c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b2e:	f001 f8a7 	bl	8003c80 <xTaskGetSchedulerState>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d102      	bne.n	8002b3e <xQueueReceive+0x6e>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <xQueueReceive+0x72>
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e000      	b.n	8002b44 <xQueueReceive+0x74>
 8002b42:	2300      	movs	r3, #0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10a      	bne.n	8002b5e <xQueueReceive+0x8e>
	__asm volatile
 8002b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b4c:	f383 8811 	msr	BASEPRI, r3
 8002b50:	f3bf 8f6f 	isb	sy
 8002b54:	f3bf 8f4f 	dsb	sy
 8002b58:	61bb      	str	r3, [r7, #24]
}
 8002b5a:	bf00      	nop
 8002b5c:	e7fe      	b.n	8002b5c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b5e:	f001 fde9 	bl	8004734 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b66:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d01f      	beq.n	8002bae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002b6e:	68b9      	ldr	r1, [r7, #8]
 8002b70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002b72:	f000 f8f7 	bl	8002d64 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b78:	1e5a      	subs	r2, r3, #1
 8002b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b7c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d00f      	beq.n	8002ba6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b88:	3310      	adds	r3, #16
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f000 feb6 	bl	80038fc <xTaskRemoveFromEventList>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d007      	beq.n	8002ba6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002b96:	4b3d      	ldr	r3, [pc, #244]	; (8002c8c <xQueueReceive+0x1bc>)
 8002b98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	f3bf 8f4f 	dsb	sy
 8002ba2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002ba6:	f001 fdf5 	bl	8004794 <vPortExitCritical>
				return pdPASS;
 8002baa:	2301      	movs	r3, #1
 8002bac:	e069      	b.n	8002c82 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d103      	bne.n	8002bbc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002bb4:	f001 fdee 	bl	8004794 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	e062      	b.n	8002c82 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d106      	bne.n	8002bd0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002bc2:	f107 0310 	add.w	r3, r7, #16
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f000 fefc 	bl	80039c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002bd0:	f001 fde0 	bl	8004794 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002bd4:	f000 fc68 	bl	80034a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002bd8:	f001 fdac 	bl	8004734 <vPortEnterCritical>
 8002bdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bde:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002be2:	b25b      	sxtb	r3, r3
 8002be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be8:	d103      	bne.n	8002bf2 <xQueueReceive+0x122>
 8002bea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002bf8:	b25b      	sxtb	r3, r3
 8002bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bfe:	d103      	bne.n	8002c08 <xQueueReceive+0x138>
 8002c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002c08:	f001 fdc4 	bl	8004794 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002c0c:	1d3a      	adds	r2, r7, #4
 8002c0e:	f107 0310 	add.w	r3, r7, #16
 8002c12:	4611      	mov	r1, r2
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 feeb 	bl	80039f0 <xTaskCheckForTimeOut>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d123      	bne.n	8002c68 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c22:	f000 f917 	bl	8002e54 <prvIsQueueEmpty>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d017      	beq.n	8002c5c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2e:	3324      	adds	r3, #36	; 0x24
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	4611      	mov	r1, r2
 8002c34:	4618      	mov	r0, r3
 8002c36:	f000 fe11 	bl	800385c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002c3a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c3c:	f000 f8b8 	bl	8002db0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002c40:	f000 fc40 	bl	80034c4 <xTaskResumeAll>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d189      	bne.n	8002b5e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8002c4a:	4b10      	ldr	r3, [pc, #64]	; (8002c8c <xQueueReceive+0x1bc>)
 8002c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	f3bf 8f4f 	dsb	sy
 8002c56:	f3bf 8f6f 	isb	sy
 8002c5a:	e780      	b.n	8002b5e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002c5c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c5e:	f000 f8a7 	bl	8002db0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c62:	f000 fc2f 	bl	80034c4 <xTaskResumeAll>
 8002c66:	e77a      	b.n	8002b5e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002c68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c6a:	f000 f8a1 	bl	8002db0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c6e:	f000 fc29 	bl	80034c4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002c72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c74:	f000 f8ee 	bl	8002e54 <prvIsQueueEmpty>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f43f af6f 	beq.w	8002b5e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002c80:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3730      	adds	r7, #48	; 0x30
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	e000ed04 	.word	0xe000ed04

08002c90 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	60f8      	str	r0, [r7, #12]
 8002c98:	60b9      	str	r1, [r7, #8]
 8002c9a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10d      	bne.n	8002cca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d14d      	bne.n	8002d52 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f000 fffe 	bl	8003cbc <xTaskPriorityDisinherit>
 8002cc0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	609a      	str	r2, [r3, #8]
 8002cc8:	e043      	b.n	8002d52 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d119      	bne.n	8002d04 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6858      	ldr	r0, [r3, #4]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd8:	461a      	mov	r2, r3
 8002cda:	68b9      	ldr	r1, [r7, #8]
 8002cdc:	f002 f8ba 	bl	8004e54 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce8:	441a      	add	r2, r3
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d32b      	bcc.n	8002d52 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	605a      	str	r2, [r3, #4]
 8002d02:	e026      	b.n	8002d52 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	68d8      	ldr	r0, [r3, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	68b9      	ldr	r1, [r7, #8]
 8002d10:	f002 f8a0 	bl	8004e54 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	68da      	ldr	r2, [r3, #12]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d1c:	425b      	negs	r3, r3
 8002d1e:	441a      	add	r2, r3
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	68da      	ldr	r2, [r3, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d207      	bcs.n	8002d40 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	689a      	ldr	r2, [r3, #8]
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	425b      	negs	r3, r3
 8002d3a:	441a      	add	r2, r3
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d105      	bne.n	8002d52 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d002      	beq.n	8002d52 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1c5a      	adds	r2, r3, #1
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002d5a:	697b      	ldr	r3, [r7, #20]
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3718      	adds	r7, #24
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d018      	beq.n	8002da8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7e:	441a      	add	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d303      	bcc.n	8002d98 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681a      	ldr	r2, [r3, #0]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68d9      	ldr	r1, [r3, #12]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da0:	461a      	mov	r2, r3
 8002da2:	6838      	ldr	r0, [r7, #0]
 8002da4:	f002 f856 	bl	8004e54 <memcpy>
	}
}
 8002da8:	bf00      	nop
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002db8:	f001 fcbc 	bl	8004734 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dc2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002dc4:	e011      	b.n	8002dea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d012      	beq.n	8002df4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	3324      	adds	r3, #36	; 0x24
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f000 fd92 	bl	80038fc <xTaskRemoveFromEventList>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002dde:	f000 fe69 	bl	8003ab4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	3b01      	subs	r3, #1
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	dce9      	bgt.n	8002dc6 <prvUnlockQueue+0x16>
 8002df2:	e000      	b.n	8002df6 <prvUnlockQueue+0x46>
					break;
 8002df4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	22ff      	movs	r2, #255	; 0xff
 8002dfa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002dfe:	f001 fcc9 	bl	8004794 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002e02:	f001 fc97 	bl	8004734 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002e0c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e0e:	e011      	b.n	8002e34 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d012      	beq.n	8002e3e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	3310      	adds	r3, #16
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f000 fd6d 	bl	80038fc <xTaskRemoveFromEventList>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8002e28:	f000 fe44 	bl	8003ab4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002e2c:	7bbb      	ldrb	r3, [r7, #14]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002e34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	dce9      	bgt.n	8002e10 <prvUnlockQueue+0x60>
 8002e3c:	e000      	b.n	8002e40 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002e3e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	22ff      	movs	r2, #255	; 0xff
 8002e44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002e48:	f001 fca4 	bl	8004794 <vPortExitCritical>
}
 8002e4c:	bf00      	nop
 8002e4e:	3710      	adds	r7, #16
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002e5c:	f001 fc6a 	bl	8004734 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d102      	bne.n	8002e6e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	e001      	b.n	8002e72 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002e72:	f001 fc8f 	bl	8004794 <vPortExitCritical>

	return xReturn;
 8002e76:	68fb      	ldr	r3, [r7, #12]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3710      	adds	r7, #16
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002e88:	f001 fc54 	bl	8004734 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d102      	bne.n	8002e9e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	60fb      	str	r3, [r7, #12]
 8002e9c:	e001      	b.n	8002ea2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002ea2:	f001 fc77 	bl	8004794 <vPortExitCritical>

	return xReturn;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002eba:	2300      	movs	r3, #0
 8002ebc:	60fb      	str	r3, [r7, #12]
 8002ebe:	e014      	b.n	8002eea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002ec0:	4a0f      	ldr	r2, [pc, #60]	; (8002f00 <vQueueAddToRegistry+0x50>)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10b      	bne.n	8002ee4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002ecc:	490c      	ldr	r1, [pc, #48]	; (8002f00 <vQueueAddToRegistry+0x50>)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	683a      	ldr	r2, [r7, #0]
 8002ed2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	; (8002f00 <vQueueAddToRegistry+0x50>)
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	4413      	add	r3, r2
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002ee2:	e006      	b.n	8002ef2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2b07      	cmp	r3, #7
 8002eee:	d9e7      	bls.n	8002ec0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002ef0:	bf00      	nop
 8002ef2:	bf00      	nop
 8002ef4:	3714      	adds	r7, #20
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	20000878 	.word	0x20000878

08002f04 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002f14:	f001 fc0e 	bl	8004734 <vPortEnterCritical>
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f1e:	b25b      	sxtb	r3, r3
 8002f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f24:	d103      	bne.n	8002f2e <vQueueWaitForMessageRestricted+0x2a>
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f34:	b25b      	sxtb	r3, r3
 8002f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f3a:	d103      	bne.n	8002f44 <vQueueWaitForMessageRestricted+0x40>
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f44:	f001 fc26 	bl	8004794 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d106      	bne.n	8002f5e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	3324      	adds	r3, #36	; 0x24
 8002f54:	687a      	ldr	r2, [r7, #4]
 8002f56:	68b9      	ldr	r1, [r7, #8]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f000 fca3 	bl	80038a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002f5e:	6978      	ldr	r0, [r7, #20]
 8002f60:	f7ff ff26 	bl	8002db0 <prvUnlockQueue>
	}
 8002f64:	bf00      	nop
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08e      	sub	sp, #56	; 0x38
 8002f70:	af04      	add	r7, sp, #16
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
 8002f78:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002f7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d10a      	bne.n	8002f96 <xTaskCreateStatic+0x2a>
	__asm volatile
 8002f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f84:	f383 8811 	msr	BASEPRI, r3
 8002f88:	f3bf 8f6f 	isb	sy
 8002f8c:	f3bf 8f4f 	dsb	sy
 8002f90:	623b      	str	r3, [r7, #32]
}
 8002f92:	bf00      	nop
 8002f94:	e7fe      	b.n	8002f94 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d10a      	bne.n	8002fb2 <xTaskCreateStatic+0x46>
	__asm volatile
 8002f9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fa0:	f383 8811 	msr	BASEPRI, r3
 8002fa4:	f3bf 8f6f 	isb	sy
 8002fa8:	f3bf 8f4f 	dsb	sy
 8002fac:	61fb      	str	r3, [r7, #28]
}
 8002fae:	bf00      	nop
 8002fb0:	e7fe      	b.n	8002fb0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002fb2:	23a8      	movs	r3, #168	; 0xa8
 8002fb4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	2ba8      	cmp	r3, #168	; 0xa8
 8002fba:	d00a      	beq.n	8002fd2 <xTaskCreateStatic+0x66>
	__asm volatile
 8002fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	61bb      	str	r3, [r7, #24]
}
 8002fce:	bf00      	nop
 8002fd0:	e7fe      	b.n	8002fd0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002fd2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d01e      	beq.n	8003018 <xTaskCreateStatic+0xac>
 8002fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d01b      	beq.n	8003018 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002fe0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fe2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fe8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fec:	2202      	movs	r2, #2
 8002fee:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	9303      	str	r3, [sp, #12]
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	9302      	str	r3, [sp, #8]
 8002ffa:	f107 0314 	add.w	r3, r7, #20
 8002ffe:	9301      	str	r3, [sp, #4]
 8003000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003002:	9300      	str	r3, [sp, #0]
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	68b9      	ldr	r1, [r7, #8]
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f850 	bl	80030b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003010:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003012:	f000 f8f3 	bl	80031fc <prvAddNewTaskToReadyList>
 8003016:	e001      	b.n	800301c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800301c:	697b      	ldr	r3, [r7, #20]
	}
 800301e:	4618      	mov	r0, r3
 8003020:	3728      	adds	r7, #40	; 0x28
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}

08003026 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003026:	b580      	push	{r7, lr}
 8003028:	b08c      	sub	sp, #48	; 0x30
 800302a:	af04      	add	r7, sp, #16
 800302c:	60f8      	str	r0, [r7, #12]
 800302e:	60b9      	str	r1, [r7, #8]
 8003030:	603b      	str	r3, [r7, #0]
 8003032:	4613      	mov	r3, r2
 8003034:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003036:	88fb      	ldrh	r3, [r7, #6]
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4618      	mov	r0, r3
 800303c:	f001 fc9c 	bl	8004978 <pvPortMalloc>
 8003040:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d00e      	beq.n	8003066 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003048:	20a8      	movs	r0, #168	; 0xa8
 800304a:	f001 fc95 	bl	8004978 <pvPortMalloc>
 800304e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d003      	beq.n	800305e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	631a      	str	r2, [r3, #48]	; 0x30
 800305c:	e005      	b.n	800306a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800305e:	6978      	ldr	r0, [r7, #20]
 8003060:	f001 fd56 	bl	8004b10 <vPortFree>
 8003064:	e001      	b.n	800306a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003066:	2300      	movs	r3, #0
 8003068:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d017      	beq.n	80030a0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003078:	88fa      	ldrh	r2, [r7, #6]
 800307a:	2300      	movs	r3, #0
 800307c:	9303      	str	r3, [sp, #12]
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	9302      	str	r3, [sp, #8]
 8003082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003084:	9301      	str	r3, [sp, #4]
 8003086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003088:	9300      	str	r3, [sp, #0]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	68b9      	ldr	r1, [r7, #8]
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f000 f80e 	bl	80030b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003094:	69f8      	ldr	r0, [r7, #28]
 8003096:	f000 f8b1 	bl	80031fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800309a:	2301      	movs	r3, #1
 800309c:	61bb      	str	r3, [r7, #24]
 800309e:	e002      	b.n	80030a6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80030a0:	f04f 33ff 	mov.w	r3, #4294967295
 80030a4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80030a6:	69bb      	ldr	r3, [r7, #24]
	}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3720      	adds	r7, #32
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b088      	sub	sp, #32
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	607a      	str	r2, [r7, #4]
 80030bc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80030be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	461a      	mov	r2, r3
 80030c8:	21a5      	movs	r1, #165	; 0xa5
 80030ca:	f001 fe3f 	bl	8004d4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80030ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80030d8:	3b01      	subs	r3, #1
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	f023 0307 	bic.w	r3, r3, #7
 80030e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	f003 0307 	and.w	r3, r3, #7
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00a      	beq.n	8003108 <prvInitialiseNewTask+0x58>
	__asm volatile
 80030f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f6:	f383 8811 	msr	BASEPRI, r3
 80030fa:	f3bf 8f6f 	isb	sy
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	617b      	str	r3, [r7, #20]
}
 8003104:	bf00      	nop
 8003106:	e7fe      	b.n	8003106 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d01f      	beq.n	800314e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800310e:	2300      	movs	r3, #0
 8003110:	61fb      	str	r3, [r7, #28]
 8003112:	e012      	b.n	800313a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003114:	68ba      	ldr	r2, [r7, #8]
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	4413      	add	r3, r2
 800311a:	7819      	ldrb	r1, [r3, #0]
 800311c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800311e:	69fb      	ldr	r3, [r7, #28]
 8003120:	4413      	add	r3, r2
 8003122:	3334      	adds	r3, #52	; 0x34
 8003124:	460a      	mov	r2, r1
 8003126:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	4413      	add	r3, r2
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d006      	beq.n	8003142 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	3301      	adds	r3, #1
 8003138:	61fb      	str	r3, [r7, #28]
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	2b0f      	cmp	r3, #15
 800313e:	d9e9      	bls.n	8003114 <prvInitialiseNewTask+0x64>
 8003140:	e000      	b.n	8003144 <prvInitialiseNewTask+0x94>
			{
				break;
 8003142:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003144:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800314c:	e003      	b.n	8003156 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800314e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003156:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003158:	2b37      	cmp	r3, #55	; 0x37
 800315a:	d901      	bls.n	8003160 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800315c:	2337      	movs	r3, #55	; 0x37
 800315e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003162:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003164:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003168:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800316a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800316c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800316e:	2200      	movs	r2, #0
 8003170:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003174:	3304      	adds	r3, #4
 8003176:	4618      	mov	r0, r3
 8003178:	f7ff f978 	bl	800246c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800317c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800317e:	3318      	adds	r3, #24
 8003180:	4618      	mov	r0, r3
 8003182:	f7ff f973 	bl	800246c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800318a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800318c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800318e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003194:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800319a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800319c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800319e:	2200      	movs	r2, #0
 80031a0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80031a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80031ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ae:	3354      	adds	r3, #84	; 0x54
 80031b0:	224c      	movs	r2, #76	; 0x4c
 80031b2:	2100      	movs	r1, #0
 80031b4:	4618      	mov	r0, r3
 80031b6:	f001 fdc9 	bl	8004d4c <memset>
 80031ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031bc:	4a0c      	ldr	r2, [pc, #48]	; (80031f0 <prvInitialiseNewTask+0x140>)
 80031be:	659a      	str	r2, [r3, #88]	; 0x58
 80031c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c2:	4a0c      	ldr	r2, [pc, #48]	; (80031f4 <prvInitialiseNewTask+0x144>)
 80031c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80031c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c8:	4a0b      	ldr	r2, [pc, #44]	; (80031f8 <prvInitialiseNewTask+0x148>)
 80031ca:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	68f9      	ldr	r1, [r7, #12]
 80031d0:	69b8      	ldr	r0, [r7, #24]
 80031d2:	f001 f983 	bl	80044dc <pxPortInitialiseStack>
 80031d6:	4602      	mov	r2, r0
 80031d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031da:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80031dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d002      	beq.n	80031e8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80031e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80031e6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80031e8:	bf00      	nop
 80031ea:	3720      	adds	r7, #32
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	20004b0c 	.word	0x20004b0c
 80031f4:	20004b74 	.word	0x20004b74
 80031f8:	20004bdc 	.word	0x20004bdc

080031fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003204:	f001 fa96 	bl	8004734 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003208:	4b2d      	ldr	r3, [pc, #180]	; (80032c0 <prvAddNewTaskToReadyList+0xc4>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	3301      	adds	r3, #1
 800320e:	4a2c      	ldr	r2, [pc, #176]	; (80032c0 <prvAddNewTaskToReadyList+0xc4>)
 8003210:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003212:	4b2c      	ldr	r3, [pc, #176]	; (80032c4 <prvAddNewTaskToReadyList+0xc8>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d109      	bne.n	800322e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800321a:	4a2a      	ldr	r2, [pc, #168]	; (80032c4 <prvAddNewTaskToReadyList+0xc8>)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003220:	4b27      	ldr	r3, [pc, #156]	; (80032c0 <prvAddNewTaskToReadyList+0xc4>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d110      	bne.n	800324a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003228:	f000 fc68 	bl	8003afc <prvInitialiseTaskLists>
 800322c:	e00d      	b.n	800324a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800322e:	4b26      	ldr	r3, [pc, #152]	; (80032c8 <prvAddNewTaskToReadyList+0xcc>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d109      	bne.n	800324a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003236:	4b23      	ldr	r3, [pc, #140]	; (80032c4 <prvAddNewTaskToReadyList+0xc8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	429a      	cmp	r2, r3
 8003242:	d802      	bhi.n	800324a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003244:	4a1f      	ldr	r2, [pc, #124]	; (80032c4 <prvAddNewTaskToReadyList+0xc8>)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800324a:	4b20      	ldr	r3, [pc, #128]	; (80032cc <prvAddNewTaskToReadyList+0xd0>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	3301      	adds	r3, #1
 8003250:	4a1e      	ldr	r2, [pc, #120]	; (80032cc <prvAddNewTaskToReadyList+0xd0>)
 8003252:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003254:	4b1d      	ldr	r3, [pc, #116]	; (80032cc <prvAddNewTaskToReadyList+0xd0>)
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003260:	4b1b      	ldr	r3, [pc, #108]	; (80032d0 <prvAddNewTaskToReadyList+0xd4>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	429a      	cmp	r2, r3
 8003266:	d903      	bls.n	8003270 <prvAddNewTaskToReadyList+0x74>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800326c:	4a18      	ldr	r2, [pc, #96]	; (80032d0 <prvAddNewTaskToReadyList+0xd4>)
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003274:	4613      	mov	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	4413      	add	r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4a15      	ldr	r2, [pc, #84]	; (80032d4 <prvAddNewTaskToReadyList+0xd8>)
 800327e:	441a      	add	r2, r3
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3304      	adds	r3, #4
 8003284:	4619      	mov	r1, r3
 8003286:	4610      	mov	r0, r2
 8003288:	f7ff f8fd 	bl	8002486 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800328c:	f001 fa82 	bl	8004794 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003290:	4b0d      	ldr	r3, [pc, #52]	; (80032c8 <prvAddNewTaskToReadyList+0xcc>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00e      	beq.n	80032b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <prvAddNewTaskToReadyList+0xc8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d207      	bcs.n	80032b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80032a6:	4b0c      	ldr	r3, [pc, #48]	; (80032d8 <prvAddNewTaskToReadyList+0xdc>)
 80032a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	f3bf 8f4f 	dsb	sy
 80032b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80032b6:	bf00      	nop
 80032b8:	3708      	adds	r7, #8
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20000d8c 	.word	0x20000d8c
 80032c4:	200008b8 	.word	0x200008b8
 80032c8:	20000d98 	.word	0x20000d98
 80032cc:	20000da8 	.word	0x20000da8
 80032d0:	20000d94 	.word	0x20000d94
 80032d4:	200008bc 	.word	0x200008bc
 80032d8:	e000ed04 	.word	0xe000ed04

080032dc <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80032e4:	f001 fa26 	bl	8004734 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d102      	bne.n	80032f4 <vTaskSuspend+0x18>
 80032ee:	4b30      	ldr	r3, [pc, #192]	; (80033b0 <vTaskSuspend+0xd4>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	e000      	b.n	80032f6 <vTaskSuspend+0x1a>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	3304      	adds	r3, #4
 80032fc:	4618      	mov	r0, r3
 80032fe:	f7ff f91f 	bl	8002540 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003306:	2b00      	cmp	r3, #0
 8003308:	d004      	beq.n	8003314 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	3318      	adds	r3, #24
 800330e:	4618      	mov	r0, r3
 8003310:	f7ff f916 	bl	8002540 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	3304      	adds	r3, #4
 8003318:	4619      	mov	r1, r3
 800331a:	4826      	ldr	r0, [pc, #152]	; (80033b4 <vTaskSuspend+0xd8>)
 800331c:	f7ff f8b3 	bl	8002486 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 8003326:	b2db      	uxtb	r3, r3
 8003328:	2b01      	cmp	r3, #1
 800332a:	d103      	bne.n	8003334 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8003334:	f001 fa2e 	bl	8004794 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8003338:	4b1f      	ldr	r3, [pc, #124]	; (80033b8 <vTaskSuspend+0xdc>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d005      	beq.n	800334c <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8003340:	f001 f9f8 	bl	8004734 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8003344:	f000 fc7c 	bl	8003c40 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8003348:	f001 fa24 	bl	8004794 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800334c:	4b18      	ldr	r3, [pc, #96]	; (80033b0 <vTaskSuspend+0xd4>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68fa      	ldr	r2, [r7, #12]
 8003352:	429a      	cmp	r2, r3
 8003354:	d127      	bne.n	80033a6 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 8003356:	4b18      	ldr	r3, [pc, #96]	; (80033b8 <vTaskSuspend+0xdc>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d017      	beq.n	800338e <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800335e:	4b17      	ldr	r3, [pc, #92]	; (80033bc <vTaskSuspend+0xe0>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00a      	beq.n	800337c <vTaskSuspend+0xa0>
	__asm volatile
 8003366:	f04f 0350 	mov.w	r3, #80	; 0x50
 800336a:	f383 8811 	msr	BASEPRI, r3
 800336e:	f3bf 8f6f 	isb	sy
 8003372:	f3bf 8f4f 	dsb	sy
 8003376:	60bb      	str	r3, [r7, #8]
}
 8003378:	bf00      	nop
 800337a:	e7fe      	b.n	800337a <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800337c:	4b10      	ldr	r3, [pc, #64]	; (80033c0 <vTaskSuspend+0xe4>)
 800337e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	f3bf 8f4f 	dsb	sy
 8003388:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800338c:	e00b      	b.n	80033a6 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800338e:	4b09      	ldr	r3, [pc, #36]	; (80033b4 <vTaskSuspend+0xd8>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	4b0c      	ldr	r3, [pc, #48]	; (80033c4 <vTaskSuspend+0xe8>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d103      	bne.n	80033a2 <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800339a:	4b05      	ldr	r3, [pc, #20]	; (80033b0 <vTaskSuspend+0xd4>)
 800339c:	2200      	movs	r2, #0
 800339e:	601a      	str	r2, [r3, #0]
	}
 80033a0:	e001      	b.n	80033a6 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 80033a2:	f000 f9f7 	bl	8003794 <vTaskSwitchContext>
	}
 80033a6:	bf00      	nop
 80033a8:	3710      	adds	r7, #16
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	200008b8 	.word	0x200008b8
 80033b4:	20000d78 	.word	0x20000d78
 80033b8:	20000d98 	.word	0x20000d98
 80033bc:	20000db4 	.word	0x20000db4
 80033c0:	e000ed04 	.word	0xe000ed04
 80033c4:	20000d8c 	.word	0x20000d8c

080033c8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08a      	sub	sp, #40	; 0x28
 80033cc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80033ce:	2300      	movs	r3, #0
 80033d0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80033d2:	2300      	movs	r3, #0
 80033d4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80033d6:	463a      	mov	r2, r7
 80033d8:	1d39      	adds	r1, r7, #4
 80033da:	f107 0308 	add.w	r3, r7, #8
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fe fff0 	bl	80023c4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80033e4:	6839      	ldr	r1, [r7, #0]
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	9202      	str	r2, [sp, #8]
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	2300      	movs	r3, #0
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	2300      	movs	r3, #0
 80033f4:	460a      	mov	r2, r1
 80033f6:	4924      	ldr	r1, [pc, #144]	; (8003488 <vTaskStartScheduler+0xc0>)
 80033f8:	4824      	ldr	r0, [pc, #144]	; (800348c <vTaskStartScheduler+0xc4>)
 80033fa:	f7ff fdb7 	bl	8002f6c <xTaskCreateStatic>
 80033fe:	4603      	mov	r3, r0
 8003400:	4a23      	ldr	r2, [pc, #140]	; (8003490 <vTaskStartScheduler+0xc8>)
 8003402:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003404:	4b22      	ldr	r3, [pc, #136]	; (8003490 <vTaskStartScheduler+0xc8>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d002      	beq.n	8003412 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800340c:	2301      	movs	r3, #1
 800340e:	617b      	str	r3, [r7, #20]
 8003410:	e001      	b.n	8003416 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d102      	bne.n	8003422 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800341c:	f000 fd10 	bl	8003e40 <xTimerCreateTimerTask>
 8003420:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d11b      	bne.n	8003460 <vTaskStartScheduler+0x98>
	__asm volatile
 8003428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800342c:	f383 8811 	msr	BASEPRI, r3
 8003430:	f3bf 8f6f 	isb	sy
 8003434:	f3bf 8f4f 	dsb	sy
 8003438:	613b      	str	r3, [r7, #16]
}
 800343a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800343c:	4b15      	ldr	r3, [pc, #84]	; (8003494 <vTaskStartScheduler+0xcc>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	3354      	adds	r3, #84	; 0x54
 8003442:	4a15      	ldr	r2, [pc, #84]	; (8003498 <vTaskStartScheduler+0xd0>)
 8003444:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003446:	4b15      	ldr	r3, [pc, #84]	; (800349c <vTaskStartScheduler+0xd4>)
 8003448:	f04f 32ff 	mov.w	r2, #4294967295
 800344c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800344e:	4b14      	ldr	r3, [pc, #80]	; (80034a0 <vTaskStartScheduler+0xd8>)
 8003450:	2201      	movs	r2, #1
 8003452:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003454:	4b13      	ldr	r3, [pc, #76]	; (80034a4 <vTaskStartScheduler+0xdc>)
 8003456:	2200      	movs	r2, #0
 8003458:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800345a:	f001 f8c9 	bl	80045f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800345e:	e00e      	b.n	800347e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003466:	d10a      	bne.n	800347e <vTaskStartScheduler+0xb6>
	__asm volatile
 8003468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800346c:	f383 8811 	msr	BASEPRI, r3
 8003470:	f3bf 8f6f 	isb	sy
 8003474:	f3bf 8f4f 	dsb	sy
 8003478:	60fb      	str	r3, [r7, #12]
}
 800347a:	bf00      	nop
 800347c:	e7fe      	b.n	800347c <vTaskStartScheduler+0xb4>
}
 800347e:	bf00      	nop
 8003480:	3718      	adds	r7, #24
 8003482:	46bd      	mov	sp, r7
 8003484:	bd80      	pop	{r7, pc}
 8003486:	bf00      	nop
 8003488:	08004f7c 	.word	0x08004f7c
 800348c:	08003acd 	.word	0x08003acd
 8003490:	20000db0 	.word	0x20000db0
 8003494:	200008b8 	.word	0x200008b8
 8003498:	2000005c 	.word	0x2000005c
 800349c:	20000dac 	.word	0x20000dac
 80034a0:	20000d98 	.word	0x20000d98
 80034a4:	20000d90 	.word	0x20000d90

080034a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80034ac:	4b04      	ldr	r3, [pc, #16]	; (80034c0 <vTaskSuspendAll+0x18>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	3301      	adds	r3, #1
 80034b2:	4a03      	ldr	r2, [pc, #12]	; (80034c0 <vTaskSuspendAll+0x18>)
 80034b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80034b6:	bf00      	nop
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr
 80034c0:	20000db4 	.word	0x20000db4

080034c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80034ce:	2300      	movs	r3, #0
 80034d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80034d2:	4b42      	ldr	r3, [pc, #264]	; (80035dc <xTaskResumeAll+0x118>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d10a      	bne.n	80034f0 <xTaskResumeAll+0x2c>
	__asm volatile
 80034da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034de:	f383 8811 	msr	BASEPRI, r3
 80034e2:	f3bf 8f6f 	isb	sy
 80034e6:	f3bf 8f4f 	dsb	sy
 80034ea:	603b      	str	r3, [r7, #0]
}
 80034ec:	bf00      	nop
 80034ee:	e7fe      	b.n	80034ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80034f0:	f001 f920 	bl	8004734 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80034f4:	4b39      	ldr	r3, [pc, #228]	; (80035dc <xTaskResumeAll+0x118>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	3b01      	subs	r3, #1
 80034fa:	4a38      	ldr	r2, [pc, #224]	; (80035dc <xTaskResumeAll+0x118>)
 80034fc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034fe:	4b37      	ldr	r3, [pc, #220]	; (80035dc <xTaskResumeAll+0x118>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d162      	bne.n	80035cc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003506:	4b36      	ldr	r3, [pc, #216]	; (80035e0 <xTaskResumeAll+0x11c>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d05e      	beq.n	80035cc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800350e:	e02f      	b.n	8003570 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003510:	4b34      	ldr	r3, [pc, #208]	; (80035e4 <xTaskResumeAll+0x120>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	3318      	adds	r3, #24
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff f80f 	bl	8002540 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	3304      	adds	r3, #4
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff f80a 	bl	8002540 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003530:	4b2d      	ldr	r3, [pc, #180]	; (80035e8 <xTaskResumeAll+0x124>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	429a      	cmp	r2, r3
 8003536:	d903      	bls.n	8003540 <xTaskResumeAll+0x7c>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353c:	4a2a      	ldr	r2, [pc, #168]	; (80035e8 <xTaskResumeAll+0x124>)
 800353e:	6013      	str	r3, [r2, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003544:	4613      	mov	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	4a27      	ldr	r2, [pc, #156]	; (80035ec <xTaskResumeAll+0x128>)
 800354e:	441a      	add	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	3304      	adds	r3, #4
 8003554:	4619      	mov	r1, r3
 8003556:	4610      	mov	r0, r2
 8003558:	f7fe ff95 	bl	8002486 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003560:	4b23      	ldr	r3, [pc, #140]	; (80035f0 <xTaskResumeAll+0x12c>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003566:	429a      	cmp	r2, r3
 8003568:	d302      	bcc.n	8003570 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800356a:	4b22      	ldr	r3, [pc, #136]	; (80035f4 <xTaskResumeAll+0x130>)
 800356c:	2201      	movs	r2, #1
 800356e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003570:	4b1c      	ldr	r3, [pc, #112]	; (80035e4 <xTaskResumeAll+0x120>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d1cb      	bne.n	8003510 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800357e:	f000 fb5f 	bl	8003c40 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003582:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <xTaskResumeAll+0x134>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d010      	beq.n	80035b0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800358e:	f000 f847 	bl	8003620 <xTaskIncrementTick>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	d002      	beq.n	800359e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003598:	4b16      	ldr	r3, [pc, #88]	; (80035f4 <xTaskResumeAll+0x130>)
 800359a:	2201      	movs	r2, #1
 800359c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	3b01      	subs	r3, #1
 80035a2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d1f1      	bne.n	800358e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80035aa:	4b13      	ldr	r3, [pc, #76]	; (80035f8 <xTaskResumeAll+0x134>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80035b0:	4b10      	ldr	r3, [pc, #64]	; (80035f4 <xTaskResumeAll+0x130>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d009      	beq.n	80035cc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80035b8:	2301      	movs	r3, #1
 80035ba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80035bc:	4b0f      	ldr	r3, [pc, #60]	; (80035fc <xTaskResumeAll+0x138>)
 80035be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035c2:	601a      	str	r2, [r3, #0]
 80035c4:	f3bf 8f4f 	dsb	sy
 80035c8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80035cc:	f001 f8e2 	bl	8004794 <vPortExitCritical>

	return xAlreadyYielded;
 80035d0:	68bb      	ldr	r3, [r7, #8]
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3710      	adds	r7, #16
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	20000db4 	.word	0x20000db4
 80035e0:	20000d8c 	.word	0x20000d8c
 80035e4:	20000d4c 	.word	0x20000d4c
 80035e8:	20000d94 	.word	0x20000d94
 80035ec:	200008bc 	.word	0x200008bc
 80035f0:	200008b8 	.word	0x200008b8
 80035f4:	20000da0 	.word	0x20000da0
 80035f8:	20000d9c 	.word	0x20000d9c
 80035fc:	e000ed04 	.word	0xe000ed04

08003600 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003606:	4b05      	ldr	r3, [pc, #20]	; (800361c <xTaskGetTickCount+0x1c>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800360c:	687b      	ldr	r3, [r7, #4]
}
 800360e:	4618      	mov	r0, r3
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	20000d90 	.word	0x20000d90

08003620 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b086      	sub	sp, #24
 8003624:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003626:	2300      	movs	r3, #0
 8003628:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800362a:	4b4f      	ldr	r3, [pc, #316]	; (8003768 <xTaskIncrementTick+0x148>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2b00      	cmp	r3, #0
 8003630:	f040 808f 	bne.w	8003752 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003634:	4b4d      	ldr	r3, [pc, #308]	; (800376c <xTaskIncrementTick+0x14c>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	3301      	adds	r3, #1
 800363a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800363c:	4a4b      	ldr	r2, [pc, #300]	; (800376c <xTaskIncrementTick+0x14c>)
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d120      	bne.n	800368a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003648:	4b49      	ldr	r3, [pc, #292]	; (8003770 <xTaskIncrementTick+0x150>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d00a      	beq.n	8003668 <xTaskIncrementTick+0x48>
	__asm volatile
 8003652:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003656:	f383 8811 	msr	BASEPRI, r3
 800365a:	f3bf 8f6f 	isb	sy
 800365e:	f3bf 8f4f 	dsb	sy
 8003662:	603b      	str	r3, [r7, #0]
}
 8003664:	bf00      	nop
 8003666:	e7fe      	b.n	8003666 <xTaskIncrementTick+0x46>
 8003668:	4b41      	ldr	r3, [pc, #260]	; (8003770 <xTaskIncrementTick+0x150>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	60fb      	str	r3, [r7, #12]
 800366e:	4b41      	ldr	r3, [pc, #260]	; (8003774 <xTaskIncrementTick+0x154>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a3f      	ldr	r2, [pc, #252]	; (8003770 <xTaskIncrementTick+0x150>)
 8003674:	6013      	str	r3, [r2, #0]
 8003676:	4a3f      	ldr	r2, [pc, #252]	; (8003774 <xTaskIncrementTick+0x154>)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	4b3e      	ldr	r3, [pc, #248]	; (8003778 <xTaskIncrementTick+0x158>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	3301      	adds	r3, #1
 8003682:	4a3d      	ldr	r2, [pc, #244]	; (8003778 <xTaskIncrementTick+0x158>)
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	f000 fadb 	bl	8003c40 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800368a:	4b3c      	ldr	r3, [pc, #240]	; (800377c <xTaskIncrementTick+0x15c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	429a      	cmp	r2, r3
 8003692:	d349      	bcc.n	8003728 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003694:	4b36      	ldr	r3, [pc, #216]	; (8003770 <xTaskIncrementTick+0x150>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d104      	bne.n	80036a8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800369e:	4b37      	ldr	r3, [pc, #220]	; (800377c <xTaskIncrementTick+0x15c>)
 80036a0:	f04f 32ff 	mov.w	r2, #4294967295
 80036a4:	601a      	str	r2, [r3, #0]
					break;
 80036a6:	e03f      	b.n	8003728 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036a8:	4b31      	ldr	r3, [pc, #196]	; (8003770 <xTaskIncrementTick+0x150>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80036b8:	693a      	ldr	r2, [r7, #16]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d203      	bcs.n	80036c8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80036c0:	4a2e      	ldr	r2, [pc, #184]	; (800377c <xTaskIncrementTick+0x15c>)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80036c6:	e02f      	b.n	8003728 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036c8:	68bb      	ldr	r3, [r7, #8]
 80036ca:	3304      	adds	r3, #4
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7fe ff37 	bl	8002540 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	3318      	adds	r3, #24
 80036de:	4618      	mov	r0, r3
 80036e0:	f7fe ff2e 	bl	8002540 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80036e4:	68bb      	ldr	r3, [r7, #8]
 80036e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036e8:	4b25      	ldr	r3, [pc, #148]	; (8003780 <xTaskIncrementTick+0x160>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d903      	bls.n	80036f8 <xTaskIncrementTick+0xd8>
 80036f0:	68bb      	ldr	r3, [r7, #8]
 80036f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f4:	4a22      	ldr	r2, [pc, #136]	; (8003780 <xTaskIncrementTick+0x160>)
 80036f6:	6013      	str	r3, [r2, #0]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036fc:	4613      	mov	r3, r2
 80036fe:	009b      	lsls	r3, r3, #2
 8003700:	4413      	add	r3, r2
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	4a1f      	ldr	r2, [pc, #124]	; (8003784 <xTaskIncrementTick+0x164>)
 8003706:	441a      	add	r2, r3
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	3304      	adds	r3, #4
 800370c:	4619      	mov	r1, r3
 800370e:	4610      	mov	r0, r2
 8003710:	f7fe feb9 	bl	8002486 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003718:	4b1b      	ldr	r3, [pc, #108]	; (8003788 <xTaskIncrementTick+0x168>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800371e:	429a      	cmp	r2, r3
 8003720:	d3b8      	bcc.n	8003694 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003722:	2301      	movs	r3, #1
 8003724:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003726:	e7b5      	b.n	8003694 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003728:	4b17      	ldr	r3, [pc, #92]	; (8003788 <xTaskIncrementTick+0x168>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372e:	4915      	ldr	r1, [pc, #84]	; (8003784 <xTaskIncrementTick+0x164>)
 8003730:	4613      	mov	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	4413      	add	r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	440b      	add	r3, r1
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d901      	bls.n	8003744 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003740:	2301      	movs	r3, #1
 8003742:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003744:	4b11      	ldr	r3, [pc, #68]	; (800378c <xTaskIncrementTick+0x16c>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d007      	beq.n	800375c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800374c:	2301      	movs	r3, #1
 800374e:	617b      	str	r3, [r7, #20]
 8003750:	e004      	b.n	800375c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003752:	4b0f      	ldr	r3, [pc, #60]	; (8003790 <xTaskIncrementTick+0x170>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	3301      	adds	r3, #1
 8003758:	4a0d      	ldr	r2, [pc, #52]	; (8003790 <xTaskIncrementTick+0x170>)
 800375a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800375c:	697b      	ldr	r3, [r7, #20]
}
 800375e:	4618      	mov	r0, r3
 8003760:	3718      	adds	r7, #24
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	20000db4 	.word	0x20000db4
 800376c:	20000d90 	.word	0x20000d90
 8003770:	20000d44 	.word	0x20000d44
 8003774:	20000d48 	.word	0x20000d48
 8003778:	20000da4 	.word	0x20000da4
 800377c:	20000dac 	.word	0x20000dac
 8003780:	20000d94 	.word	0x20000d94
 8003784:	200008bc 	.word	0x200008bc
 8003788:	200008b8 	.word	0x200008b8
 800378c:	20000da0 	.word	0x20000da0
 8003790:	20000d9c 	.word	0x20000d9c

08003794 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800379a:	4b2a      	ldr	r3, [pc, #168]	; (8003844 <vTaskSwitchContext+0xb0>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d003      	beq.n	80037aa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80037a2:	4b29      	ldr	r3, [pc, #164]	; (8003848 <vTaskSwitchContext+0xb4>)
 80037a4:	2201      	movs	r2, #1
 80037a6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80037a8:	e046      	b.n	8003838 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80037aa:	4b27      	ldr	r3, [pc, #156]	; (8003848 <vTaskSwitchContext+0xb4>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037b0:	4b26      	ldr	r3, [pc, #152]	; (800384c <vTaskSwitchContext+0xb8>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	e010      	b.n	80037da <vTaskSwitchContext+0x46>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d10a      	bne.n	80037d4 <vTaskSwitchContext+0x40>
	__asm volatile
 80037be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037c2:	f383 8811 	msr	BASEPRI, r3
 80037c6:	f3bf 8f6f 	isb	sy
 80037ca:	f3bf 8f4f 	dsb	sy
 80037ce:	607b      	str	r3, [r7, #4]
}
 80037d0:	bf00      	nop
 80037d2:	e7fe      	b.n	80037d2 <vTaskSwitchContext+0x3e>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	491d      	ldr	r1, [pc, #116]	; (8003850 <vTaskSwitchContext+0xbc>)
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	4613      	mov	r3, r2
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4413      	add	r3, r2
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	440b      	add	r3, r1
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0e4      	beq.n	80037b8 <vTaskSwitchContext+0x24>
 80037ee:	68fa      	ldr	r2, [r7, #12]
 80037f0:	4613      	mov	r3, r2
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	4413      	add	r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	4a15      	ldr	r2, [pc, #84]	; (8003850 <vTaskSwitchContext+0xbc>)
 80037fa:	4413      	add	r3, r2
 80037fc:	60bb      	str	r3, [r7, #8]
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	685a      	ldr	r2, [r3, #4]
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	605a      	str	r2, [r3, #4]
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	685a      	ldr	r2, [r3, #4]
 800380c:	68bb      	ldr	r3, [r7, #8]
 800380e:	3308      	adds	r3, #8
 8003810:	429a      	cmp	r2, r3
 8003812:	d104      	bne.n	800381e <vTaskSwitchContext+0x8a>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	685a      	ldr	r2, [r3, #4]
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	605a      	str	r2, [r3, #4]
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	4a0b      	ldr	r2, [pc, #44]	; (8003854 <vTaskSwitchContext+0xc0>)
 8003826:	6013      	str	r3, [r2, #0]
 8003828:	4a08      	ldr	r2, [pc, #32]	; (800384c <vTaskSwitchContext+0xb8>)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800382e:	4b09      	ldr	r3, [pc, #36]	; (8003854 <vTaskSwitchContext+0xc0>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	3354      	adds	r3, #84	; 0x54
 8003834:	4a08      	ldr	r2, [pc, #32]	; (8003858 <vTaskSwitchContext+0xc4>)
 8003836:	6013      	str	r3, [r2, #0]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	20000db4 	.word	0x20000db4
 8003848:	20000da0 	.word	0x20000da0
 800384c:	20000d94 	.word	0x20000d94
 8003850:	200008bc 	.word	0x200008bc
 8003854:	200008b8 	.word	0x200008b8
 8003858:	2000005c 	.word	0x2000005c

0800385c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10a      	bne.n	8003882 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800386c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003870:	f383 8811 	msr	BASEPRI, r3
 8003874:	f3bf 8f6f 	isb	sy
 8003878:	f3bf 8f4f 	dsb	sy
 800387c:	60fb      	str	r3, [r7, #12]
}
 800387e:	bf00      	nop
 8003880:	e7fe      	b.n	8003880 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003882:	4b07      	ldr	r3, [pc, #28]	; (80038a0 <vTaskPlaceOnEventList+0x44>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	3318      	adds	r3, #24
 8003888:	4619      	mov	r1, r3
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7fe fe1f 	bl	80024ce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003890:	2101      	movs	r1, #1
 8003892:	6838      	ldr	r0, [r7, #0]
 8003894:	f000 fa80 	bl	8003d98 <prvAddCurrentTaskToDelayedList>
}
 8003898:	bf00      	nop
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	200008b8 	.word	0x200008b8

080038a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d10a      	bne.n	80038cc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80038b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ba:	f383 8811 	msr	BASEPRI, r3
 80038be:	f3bf 8f6f 	isb	sy
 80038c2:	f3bf 8f4f 	dsb	sy
 80038c6:	617b      	str	r3, [r7, #20]
}
 80038c8:	bf00      	nop
 80038ca:	e7fe      	b.n	80038ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80038cc:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <vTaskPlaceOnEventListRestricted+0x54>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	3318      	adds	r3, #24
 80038d2:	4619      	mov	r1, r3
 80038d4:	68f8      	ldr	r0, [r7, #12]
 80038d6:	f7fe fdd6 	bl	8002486 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d002      	beq.n	80038e6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80038e0:	f04f 33ff 	mov.w	r3, #4294967295
 80038e4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	68b8      	ldr	r0, [r7, #8]
 80038ea:	f000 fa55 	bl	8003d98 <prvAddCurrentTaskToDelayedList>
	}
 80038ee:	bf00      	nop
 80038f0:	3718      	adds	r7, #24
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	200008b8 	.word	0x200008b8

080038fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b086      	sub	sp, #24
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d10a      	bne.n	8003928 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003916:	f383 8811 	msr	BASEPRI, r3
 800391a:	f3bf 8f6f 	isb	sy
 800391e:	f3bf 8f4f 	dsb	sy
 8003922:	60fb      	str	r3, [r7, #12]
}
 8003924:	bf00      	nop
 8003926:	e7fe      	b.n	8003926 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	3318      	adds	r3, #24
 800392c:	4618      	mov	r0, r3
 800392e:	f7fe fe07 	bl	8002540 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003932:	4b1e      	ldr	r3, [pc, #120]	; (80039ac <xTaskRemoveFromEventList+0xb0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d11d      	bne.n	8003976 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	3304      	adds	r3, #4
 800393e:	4618      	mov	r0, r3
 8003940:	f7fe fdfe 	bl	8002540 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003948:	4b19      	ldr	r3, [pc, #100]	; (80039b0 <xTaskRemoveFromEventList+0xb4>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	429a      	cmp	r2, r3
 800394e:	d903      	bls.n	8003958 <xTaskRemoveFromEventList+0x5c>
 8003950:	693b      	ldr	r3, [r7, #16]
 8003952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003954:	4a16      	ldr	r2, [pc, #88]	; (80039b0 <xTaskRemoveFromEventList+0xb4>)
 8003956:	6013      	str	r3, [r2, #0]
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800395c:	4613      	mov	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	009b      	lsls	r3, r3, #2
 8003964:	4a13      	ldr	r2, [pc, #76]	; (80039b4 <xTaskRemoveFromEventList+0xb8>)
 8003966:	441a      	add	r2, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	3304      	adds	r3, #4
 800396c:	4619      	mov	r1, r3
 800396e:	4610      	mov	r0, r2
 8003970:	f7fe fd89 	bl	8002486 <vListInsertEnd>
 8003974:	e005      	b.n	8003982 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	3318      	adds	r3, #24
 800397a:	4619      	mov	r1, r3
 800397c:	480e      	ldr	r0, [pc, #56]	; (80039b8 <xTaskRemoveFromEventList+0xbc>)
 800397e:	f7fe fd82 	bl	8002486 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003986:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <xTaskRemoveFromEventList+0xc0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398c:	429a      	cmp	r2, r3
 800398e:	d905      	bls.n	800399c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003990:	2301      	movs	r3, #1
 8003992:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003994:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <xTaskRemoveFromEventList+0xc4>)
 8003996:	2201      	movs	r2, #1
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	e001      	b.n	80039a0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800399c:	2300      	movs	r3, #0
 800399e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80039a0:	697b      	ldr	r3, [r7, #20]
}
 80039a2:	4618      	mov	r0, r3
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	20000db4 	.word	0x20000db4
 80039b0:	20000d94 	.word	0x20000d94
 80039b4:	200008bc 	.word	0x200008bc
 80039b8:	20000d4c 	.word	0x20000d4c
 80039bc:	200008b8 	.word	0x200008b8
 80039c0:	20000da0 	.word	0x20000da0

080039c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80039cc:	4b06      	ldr	r3, [pc, #24]	; (80039e8 <vTaskInternalSetTimeOutState+0x24>)
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80039d4:	4b05      	ldr	r3, [pc, #20]	; (80039ec <vTaskInternalSetTimeOutState+0x28>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	605a      	str	r2, [r3, #4]
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	20000da4 	.word	0x20000da4
 80039ec:	20000d90 	.word	0x20000d90

080039f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b088      	sub	sp, #32
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d10a      	bne.n	8003a16 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a04:	f383 8811 	msr	BASEPRI, r3
 8003a08:	f3bf 8f6f 	isb	sy
 8003a0c:	f3bf 8f4f 	dsb	sy
 8003a10:	613b      	str	r3, [r7, #16]
}
 8003a12:	bf00      	nop
 8003a14:	e7fe      	b.n	8003a14 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10a      	bne.n	8003a32 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a20:	f383 8811 	msr	BASEPRI, r3
 8003a24:	f3bf 8f6f 	isb	sy
 8003a28:	f3bf 8f4f 	dsb	sy
 8003a2c:	60fb      	str	r3, [r7, #12]
}
 8003a2e:	bf00      	nop
 8003a30:	e7fe      	b.n	8003a30 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003a32:	f000 fe7f 	bl	8004734 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003a36:	4b1d      	ldr	r3, [pc, #116]	; (8003aac <xTaskCheckForTimeOut+0xbc>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	69ba      	ldr	r2, [r7, #24]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a4e:	d102      	bne.n	8003a56 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003a50:	2300      	movs	r3, #0
 8003a52:	61fb      	str	r3, [r7, #28]
 8003a54:	e023      	b.n	8003a9e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	4b15      	ldr	r3, [pc, #84]	; (8003ab0 <xTaskCheckForTimeOut+0xc0>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d007      	beq.n	8003a72 <xTaskCheckForTimeOut+0x82>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	69ba      	ldr	r2, [r7, #24]
 8003a68:	429a      	cmp	r2, r3
 8003a6a:	d302      	bcc.n	8003a72 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	61fb      	str	r3, [r7, #28]
 8003a70:	e015      	b.n	8003a9e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d20b      	bcs.n	8003a94 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	1ad2      	subs	r2, r2, r3
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f7ff ff9b 	bl	80039c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	61fb      	str	r3, [r7, #28]
 8003a92:	e004      	b.n	8003a9e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	2200      	movs	r2, #0
 8003a98:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003a9e:	f000 fe79 	bl	8004794 <vPortExitCritical>

	return xReturn;
 8003aa2:	69fb      	ldr	r3, [r7, #28]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3720      	adds	r7, #32
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	20000d90 	.word	0x20000d90
 8003ab0:	20000da4 	.word	0x20000da4

08003ab4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003ab8:	4b03      	ldr	r3, [pc, #12]	; (8003ac8 <vTaskMissedYield+0x14>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	601a      	str	r2, [r3, #0]
}
 8003abe:	bf00      	nop
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr
 8003ac8:	20000da0 	.word	0x20000da0

08003acc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b082      	sub	sp, #8
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003ad4:	f000 f852 	bl	8003b7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003ad8:	4b06      	ldr	r3, [pc, #24]	; (8003af4 <prvIdleTask+0x28>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d9f9      	bls.n	8003ad4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003ae0:	4b05      	ldr	r3, [pc, #20]	; (8003af8 <prvIdleTask+0x2c>)
 8003ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	f3bf 8f4f 	dsb	sy
 8003aec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003af0:	e7f0      	b.n	8003ad4 <prvIdleTask+0x8>
 8003af2:	bf00      	nop
 8003af4:	200008bc 	.word	0x200008bc
 8003af8:	e000ed04 	.word	0xe000ed04

08003afc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b02:	2300      	movs	r3, #0
 8003b04:	607b      	str	r3, [r7, #4]
 8003b06:	e00c      	b.n	8003b22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4a12      	ldr	r2, [pc, #72]	; (8003b5c <prvInitialiseTaskLists+0x60>)
 8003b14:	4413      	add	r3, r2
 8003b16:	4618      	mov	r0, r3
 8003b18:	f7fe fc88 	bl	800242c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	607b      	str	r3, [r7, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b37      	cmp	r3, #55	; 0x37
 8003b26:	d9ef      	bls.n	8003b08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003b28:	480d      	ldr	r0, [pc, #52]	; (8003b60 <prvInitialiseTaskLists+0x64>)
 8003b2a:	f7fe fc7f 	bl	800242c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003b2e:	480d      	ldr	r0, [pc, #52]	; (8003b64 <prvInitialiseTaskLists+0x68>)
 8003b30:	f7fe fc7c 	bl	800242c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003b34:	480c      	ldr	r0, [pc, #48]	; (8003b68 <prvInitialiseTaskLists+0x6c>)
 8003b36:	f7fe fc79 	bl	800242c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003b3a:	480c      	ldr	r0, [pc, #48]	; (8003b6c <prvInitialiseTaskLists+0x70>)
 8003b3c:	f7fe fc76 	bl	800242c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003b40:	480b      	ldr	r0, [pc, #44]	; (8003b70 <prvInitialiseTaskLists+0x74>)
 8003b42:	f7fe fc73 	bl	800242c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003b46:	4b0b      	ldr	r3, [pc, #44]	; (8003b74 <prvInitialiseTaskLists+0x78>)
 8003b48:	4a05      	ldr	r2, [pc, #20]	; (8003b60 <prvInitialiseTaskLists+0x64>)
 8003b4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003b4c:	4b0a      	ldr	r3, [pc, #40]	; (8003b78 <prvInitialiseTaskLists+0x7c>)
 8003b4e:	4a05      	ldr	r2, [pc, #20]	; (8003b64 <prvInitialiseTaskLists+0x68>)
 8003b50:	601a      	str	r2, [r3, #0]
}
 8003b52:	bf00      	nop
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
 8003b5a:	bf00      	nop
 8003b5c:	200008bc 	.word	0x200008bc
 8003b60:	20000d1c 	.word	0x20000d1c
 8003b64:	20000d30 	.word	0x20000d30
 8003b68:	20000d4c 	.word	0x20000d4c
 8003b6c:	20000d60 	.word	0x20000d60
 8003b70:	20000d78 	.word	0x20000d78
 8003b74:	20000d44 	.word	0x20000d44
 8003b78:	20000d48 	.word	0x20000d48

08003b7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b082      	sub	sp, #8
 8003b80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003b82:	e019      	b.n	8003bb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003b84:	f000 fdd6 	bl	8004734 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b88:	4b10      	ldr	r3, [pc, #64]	; (8003bcc <prvCheckTasksWaitingTermination+0x50>)
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	3304      	adds	r3, #4
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fe fcd3 	bl	8002540 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <prvCheckTasksWaitingTermination+0x54>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	4a0b      	ldr	r2, [pc, #44]	; (8003bd0 <prvCheckTasksWaitingTermination+0x54>)
 8003ba2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003ba4:	4b0b      	ldr	r3, [pc, #44]	; (8003bd4 <prvCheckTasksWaitingTermination+0x58>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	4a0a      	ldr	r2, [pc, #40]	; (8003bd4 <prvCheckTasksWaitingTermination+0x58>)
 8003bac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003bae:	f000 fdf1 	bl	8004794 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 f810 	bl	8003bd8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003bb8:	4b06      	ldr	r3, [pc, #24]	; (8003bd4 <prvCheckTasksWaitingTermination+0x58>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d1e1      	bne.n	8003b84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003bc0:	bf00      	nop
 8003bc2:	bf00      	nop
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	20000d60 	.word	0x20000d60
 8003bd0:	20000d8c 	.word	0x20000d8c
 8003bd4:	20000d74 	.word	0x20000d74

08003bd8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b084      	sub	sp, #16
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3354      	adds	r3, #84	; 0x54
 8003be4:	4618      	mov	r0, r3
 8003be6:	f001 f8b9 	bl	8004d5c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d108      	bne.n	8003c06 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	f000 ff89 	bl	8004b10 <vPortFree>
				vPortFree( pxTCB );
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 ff86 	bl	8004b10 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003c04:	e018      	b.n	8003c38 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d103      	bne.n	8003c18 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 ff7d 	bl	8004b10 <vPortFree>
	}
 8003c16:	e00f      	b.n	8003c38 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d00a      	beq.n	8003c38 <prvDeleteTCB+0x60>
	__asm volatile
 8003c22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c26:	f383 8811 	msr	BASEPRI, r3
 8003c2a:	f3bf 8f6f 	isb	sy
 8003c2e:	f3bf 8f4f 	dsb	sy
 8003c32:	60fb      	str	r3, [r7, #12]
}
 8003c34:	bf00      	nop
 8003c36:	e7fe      	b.n	8003c36 <prvDeleteTCB+0x5e>
	}
 8003c38:	bf00      	nop
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c46:	4b0c      	ldr	r3, [pc, #48]	; (8003c78 <prvResetNextTaskUnblockTime+0x38>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d104      	bne.n	8003c5a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003c50:	4b0a      	ldr	r3, [pc, #40]	; (8003c7c <prvResetNextTaskUnblockTime+0x3c>)
 8003c52:	f04f 32ff 	mov.w	r2, #4294967295
 8003c56:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003c58:	e008      	b.n	8003c6c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c5a:	4b07      	ldr	r3, [pc, #28]	; (8003c78 <prvResetNextTaskUnblockTime+0x38>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68db      	ldr	r3, [r3, #12]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	4a04      	ldr	r2, [pc, #16]	; (8003c7c <prvResetNextTaskUnblockTime+0x3c>)
 8003c6a:	6013      	str	r3, [r2, #0]
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr
 8003c78:	20000d44 	.word	0x20000d44
 8003c7c:	20000dac 	.word	0x20000dac

08003c80 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003c86:	4b0b      	ldr	r3, [pc, #44]	; (8003cb4 <xTaskGetSchedulerState+0x34>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d102      	bne.n	8003c94 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	607b      	str	r3, [r7, #4]
 8003c92:	e008      	b.n	8003ca6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c94:	4b08      	ldr	r3, [pc, #32]	; (8003cb8 <xTaskGetSchedulerState+0x38>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d102      	bne.n	8003ca2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003c9c:	2302      	movs	r3, #2
 8003c9e:	607b      	str	r3, [r7, #4]
 8003ca0:	e001      	b.n	8003ca6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003ca6:	687b      	ldr	r3, [r7, #4]
	}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	20000d98 	.word	0x20000d98
 8003cb8:	20000db4 	.word	0x20000db4

08003cbc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d056      	beq.n	8003d80 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003cd2:	4b2e      	ldr	r3, [pc, #184]	; (8003d8c <xTaskPriorityDisinherit+0xd0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	693a      	ldr	r2, [r7, #16]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d00a      	beq.n	8003cf2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8003cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ce0:	f383 8811 	msr	BASEPRI, r3
 8003ce4:	f3bf 8f6f 	isb	sy
 8003ce8:	f3bf 8f4f 	dsb	sy
 8003cec:	60fb      	str	r3, [r7, #12]
}
 8003cee:	bf00      	nop
 8003cf0:	e7fe      	b.n	8003cf0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d10a      	bne.n	8003d10 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8003cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfe:	f383 8811 	msr	BASEPRI, r3
 8003d02:	f3bf 8f6f 	isb	sy
 8003d06:	f3bf 8f4f 	dsb	sy
 8003d0a:	60bb      	str	r3, [r7, #8]
}
 8003d0c:	bf00      	nop
 8003d0e:	e7fe      	b.n	8003d0e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d14:	1e5a      	subs	r2, r3, #1
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d22:	429a      	cmp	r2, r3
 8003d24:	d02c      	beq.n	8003d80 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d128      	bne.n	8003d80 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003d2e:	693b      	ldr	r3, [r7, #16]
 8003d30:	3304      	adds	r3, #4
 8003d32:	4618      	mov	r0, r3
 8003d34:	f7fe fc04 	bl	8002540 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d40:	693b      	ldr	r3, [r7, #16]
 8003d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d44:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d50:	4b0f      	ldr	r3, [pc, #60]	; (8003d90 <xTaskPriorityDisinherit+0xd4>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d903      	bls.n	8003d60 <xTaskPriorityDisinherit+0xa4>
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5c:	4a0c      	ldr	r2, [pc, #48]	; (8003d90 <xTaskPriorityDisinherit+0xd4>)
 8003d5e:	6013      	str	r3, [r2, #0]
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d64:	4613      	mov	r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	4413      	add	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4a09      	ldr	r2, [pc, #36]	; (8003d94 <xTaskPriorityDisinherit+0xd8>)
 8003d6e:	441a      	add	r2, r3
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	3304      	adds	r3, #4
 8003d74:	4619      	mov	r1, r3
 8003d76:	4610      	mov	r0, r2
 8003d78:	f7fe fb85 	bl	8002486 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003d80:	697b      	ldr	r3, [r7, #20]
	}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3718      	adds	r7, #24
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	200008b8 	.word	0x200008b8
 8003d90:	20000d94 	.word	0x20000d94
 8003d94:	200008bc 	.word	0x200008bc

08003d98 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003da2:	4b21      	ldr	r3, [pc, #132]	; (8003e28 <prvAddCurrentTaskToDelayedList+0x90>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003da8:	4b20      	ldr	r3, [pc, #128]	; (8003e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3304      	adds	r3, #4
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fe fbc6 	bl	8002540 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dba:	d10a      	bne.n	8003dd2 <prvAddCurrentTaskToDelayedList+0x3a>
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d007      	beq.n	8003dd2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dc2:	4b1a      	ldr	r3, [pc, #104]	; (8003e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	4619      	mov	r1, r3
 8003dca:	4819      	ldr	r0, [pc, #100]	; (8003e30 <prvAddCurrentTaskToDelayedList+0x98>)
 8003dcc:	f7fe fb5b 	bl	8002486 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003dd0:	e026      	b.n	8003e20 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003dda:	4b14      	ldr	r3, [pc, #80]	; (8003e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	68ba      	ldr	r2, [r7, #8]
 8003de0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003de2:	68ba      	ldr	r2, [r7, #8]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	429a      	cmp	r2, r3
 8003de8:	d209      	bcs.n	8003dfe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dea:	4b12      	ldr	r3, [pc, #72]	; (8003e34 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	4b0f      	ldr	r3, [pc, #60]	; (8003e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	3304      	adds	r3, #4
 8003df4:	4619      	mov	r1, r3
 8003df6:	4610      	mov	r0, r2
 8003df8:	f7fe fb69 	bl	80024ce <vListInsert>
}
 8003dfc:	e010      	b.n	8003e20 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003dfe:	4b0e      	ldr	r3, [pc, #56]	; (8003e38 <prvAddCurrentTaskToDelayedList+0xa0>)
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <prvAddCurrentTaskToDelayedList+0x94>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	3304      	adds	r3, #4
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4610      	mov	r0, r2
 8003e0c:	f7fe fb5f 	bl	80024ce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003e10:	4b0a      	ldr	r3, [pc, #40]	; (8003e3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d202      	bcs.n	8003e20 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003e1a:	4a08      	ldr	r2, [pc, #32]	; (8003e3c <prvAddCurrentTaskToDelayedList+0xa4>)
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	6013      	str	r3, [r2, #0]
}
 8003e20:	bf00      	nop
 8003e22:	3710      	adds	r7, #16
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}
 8003e28:	20000d90 	.word	0x20000d90
 8003e2c:	200008b8 	.word	0x200008b8
 8003e30:	20000d78 	.word	0x20000d78
 8003e34:	20000d48 	.word	0x20000d48
 8003e38:	20000d44 	.word	0x20000d44
 8003e3c:	20000dac 	.word	0x20000dac

08003e40 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b08a      	sub	sp, #40	; 0x28
 8003e44:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8003e4a:	f000 fb07 	bl	800445c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8003e4e:	4b1c      	ldr	r3, [pc, #112]	; (8003ec0 <xTimerCreateTimerTask+0x80>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d021      	beq.n	8003e9a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003e56:	2300      	movs	r3, #0
 8003e58:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003e5e:	1d3a      	adds	r2, r7, #4
 8003e60:	f107 0108 	add.w	r1, r7, #8
 8003e64:	f107 030c 	add.w	r3, r7, #12
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe fac5 	bl	80023f8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	68fa      	ldr	r2, [r7, #12]
 8003e74:	9202      	str	r2, [sp, #8]
 8003e76:	9301      	str	r3, [sp, #4]
 8003e78:	2302      	movs	r3, #2
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	460a      	mov	r2, r1
 8003e80:	4910      	ldr	r1, [pc, #64]	; (8003ec4 <xTimerCreateTimerTask+0x84>)
 8003e82:	4811      	ldr	r0, [pc, #68]	; (8003ec8 <xTimerCreateTimerTask+0x88>)
 8003e84:	f7ff f872 	bl	8002f6c <xTaskCreateStatic>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	4a10      	ldr	r2, [pc, #64]	; (8003ecc <xTimerCreateTimerTask+0x8c>)
 8003e8c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8003e8e:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <xTimerCreateTimerTask+0x8c>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d001      	beq.n	8003e9a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003e96:	2301      	movs	r3, #1
 8003e98:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d10a      	bne.n	8003eb6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8003ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	613b      	str	r3, [r7, #16]
}
 8003eb2:	bf00      	nop
 8003eb4:	e7fe      	b.n	8003eb4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8003eb6:	697b      	ldr	r3, [r7, #20]
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3718      	adds	r7, #24
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	20000de8 	.word	0x20000de8
 8003ec4:	08004f84 	.word	0x08004f84
 8003ec8:	08004005 	.word	0x08004005
 8003ecc:	20000dec 	.word	0x20000dec

08003ed0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b08a      	sub	sp, #40	; 0x28
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
 8003edc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d10a      	bne.n	8003efe <xTimerGenericCommand+0x2e>
	__asm volatile
 8003ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eec:	f383 8811 	msr	BASEPRI, r3
 8003ef0:	f3bf 8f6f 	isb	sy
 8003ef4:	f3bf 8f4f 	dsb	sy
 8003ef8:	623b      	str	r3, [r7, #32]
}
 8003efa:	bf00      	nop
 8003efc:	e7fe      	b.n	8003efc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003efe:	4b1a      	ldr	r3, [pc, #104]	; (8003f68 <xTimerGenericCommand+0x98>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d02a      	beq.n	8003f5c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2b05      	cmp	r3, #5
 8003f16:	dc18      	bgt.n	8003f4a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003f18:	f7ff feb2 	bl	8003c80 <xTaskGetSchedulerState>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d109      	bne.n	8003f36 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003f22:	4b11      	ldr	r3, [pc, #68]	; (8003f68 <xTimerGenericCommand+0x98>)
 8003f24:	6818      	ldr	r0, [r3, #0]
 8003f26:	f107 0110 	add.w	r1, r7, #16
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f2e:	f7fe fc35 	bl	800279c <xQueueGenericSend>
 8003f32:	6278      	str	r0, [r7, #36]	; 0x24
 8003f34:	e012      	b.n	8003f5c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003f36:	4b0c      	ldr	r3, [pc, #48]	; (8003f68 <xTimerGenericCommand+0x98>)
 8003f38:	6818      	ldr	r0, [r3, #0]
 8003f3a:	f107 0110 	add.w	r1, r7, #16
 8003f3e:	2300      	movs	r3, #0
 8003f40:	2200      	movs	r2, #0
 8003f42:	f7fe fc2b 	bl	800279c <xQueueGenericSend>
 8003f46:	6278      	str	r0, [r7, #36]	; 0x24
 8003f48:	e008      	b.n	8003f5c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003f4a:	4b07      	ldr	r3, [pc, #28]	; (8003f68 <xTimerGenericCommand+0x98>)
 8003f4c:	6818      	ldr	r0, [r3, #0]
 8003f4e:	f107 0110 	add.w	r1, r7, #16
 8003f52:	2300      	movs	r3, #0
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	f7fe fd1f 	bl	8002998 <xQueueGenericSendFromISR>
 8003f5a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3728      	adds	r7, #40	; 0x28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	20000de8 	.word	0x20000de8

08003f6c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b088      	sub	sp, #32
 8003f70:	af02      	add	r7, sp, #8
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f76:	4b22      	ldr	r3, [pc, #136]	; (8004000 <prvProcessExpiredTimer+0x94>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	3304      	adds	r3, #4
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7fe fadb 	bl	8002540 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f90:	f003 0304 	and.w	r3, r3, #4
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d022      	beq.n	8003fde <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	699a      	ldr	r2, [r3, #24]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	18d1      	adds	r1, r2, r3
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	6978      	ldr	r0, [r7, #20]
 8003fa6:	f000 f8d1 	bl	800414c <prvInsertTimerInActiveList>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01f      	beq.n	8003ff0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	2100      	movs	r1, #0
 8003fba:	6978      	ldr	r0, [r7, #20]
 8003fbc:	f7ff ff88 	bl	8003ed0 <xTimerGenericCommand>
 8003fc0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d113      	bne.n	8003ff0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8003fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fcc:	f383 8811 	msr	BASEPRI, r3
 8003fd0:	f3bf 8f6f 	isb	sy
 8003fd4:	f3bf 8f4f 	dsb	sy
 8003fd8:	60fb      	str	r3, [r7, #12]
}
 8003fda:	bf00      	nop
 8003fdc:	e7fe      	b.n	8003fdc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fe4:	f023 0301 	bic.w	r3, r3, #1
 8003fe8:	b2da      	uxtb	r2, r3
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	6a1b      	ldr	r3, [r3, #32]
 8003ff4:	6978      	ldr	r0, [r7, #20]
 8003ff6:	4798      	blx	r3
}
 8003ff8:	bf00      	nop
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}
 8004000:	20000de0 	.word	0x20000de0

08004004 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b084      	sub	sp, #16
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800400c:	f107 0308 	add.w	r3, r7, #8
 8004010:	4618      	mov	r0, r3
 8004012:	f000 f857 	bl	80040c4 <prvGetNextExpireTime>
 8004016:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	4619      	mov	r1, r3
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f803 	bl	8004028 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004022:	f000 f8d5 	bl	80041d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004026:	e7f1      	b.n	800400c <prvTimerTask+0x8>

08004028 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004032:	f7ff fa39 	bl	80034a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004036:	f107 0308 	add.w	r3, r7, #8
 800403a:	4618      	mov	r0, r3
 800403c:	f000 f866 	bl	800410c <prvSampleTimeNow>
 8004040:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d130      	bne.n	80040aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d10a      	bne.n	8004064 <prvProcessTimerOrBlockTask+0x3c>
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	429a      	cmp	r2, r3
 8004054:	d806      	bhi.n	8004064 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004056:	f7ff fa35 	bl	80034c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800405a:	68f9      	ldr	r1, [r7, #12]
 800405c:	6878      	ldr	r0, [r7, #4]
 800405e:	f7ff ff85 	bl	8003f6c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004062:	e024      	b.n	80040ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d008      	beq.n	800407c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800406a:	4b13      	ldr	r3, [pc, #76]	; (80040b8 <prvProcessTimerOrBlockTask+0x90>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d101      	bne.n	8004078 <prvProcessTimerOrBlockTask+0x50>
 8004074:	2301      	movs	r3, #1
 8004076:	e000      	b.n	800407a <prvProcessTimerOrBlockTask+0x52>
 8004078:	2300      	movs	r3, #0
 800407a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800407c:	4b0f      	ldr	r3, [pc, #60]	; (80040bc <prvProcessTimerOrBlockTask+0x94>)
 800407e:	6818      	ldr	r0, [r3, #0]
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	683a      	ldr	r2, [r7, #0]
 8004088:	4619      	mov	r1, r3
 800408a:	f7fe ff3b 	bl	8002f04 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800408e:	f7ff fa19 	bl	80034c4 <xTaskResumeAll>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10a      	bne.n	80040ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004098:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <prvProcessTimerOrBlockTask+0x98>)
 800409a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800409e:	601a      	str	r2, [r3, #0]
 80040a0:	f3bf 8f4f 	dsb	sy
 80040a4:	f3bf 8f6f 	isb	sy
}
 80040a8:	e001      	b.n	80040ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80040aa:	f7ff fa0b 	bl	80034c4 <xTaskResumeAll>
}
 80040ae:	bf00      	nop
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	20000de4 	.word	0x20000de4
 80040bc:	20000de8 	.word	0x20000de8
 80040c0:	e000ed04 	.word	0xe000ed04

080040c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80040cc:	4b0e      	ldr	r3, [pc, #56]	; (8004108 <prvGetNextExpireTime+0x44>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <prvGetNextExpireTime+0x16>
 80040d6:	2201      	movs	r2, #1
 80040d8:	e000      	b.n	80040dc <prvGetNextExpireTime+0x18>
 80040da:	2200      	movs	r2, #0
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d105      	bne.n	80040f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80040e8:	4b07      	ldr	r3, [pc, #28]	; (8004108 <prvGetNextExpireTime+0x44>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	e001      	b.n	80040f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80040f8:	68fb      	ldr	r3, [r7, #12]
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3714      	adds	r7, #20
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	20000de0 	.word	0x20000de0

0800410c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b084      	sub	sp, #16
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004114:	f7ff fa74 	bl	8003600 <xTaskGetTickCount>
 8004118:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800411a:	4b0b      	ldr	r3, [pc, #44]	; (8004148 <prvSampleTimeNow+0x3c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	429a      	cmp	r2, r3
 8004122:	d205      	bcs.n	8004130 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004124:	f000 f936 	bl	8004394 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2201      	movs	r2, #1
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	e002      	b.n	8004136 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004136:	4a04      	ldr	r2, [pc, #16]	; (8004148 <prvSampleTimeNow+0x3c>)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800413c:	68fb      	ldr	r3, [r7, #12]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	20000df0 	.word	0x20000df0

0800414c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800415a:	2300      	movs	r3, #0
 800415c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	429a      	cmp	r2, r3
 8004170:	d812      	bhi.n	8004198 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004172:	687a      	ldr	r2, [r7, #4]
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	1ad2      	subs	r2, r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	429a      	cmp	r2, r3
 800417e:	d302      	bcc.n	8004186 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004180:	2301      	movs	r3, #1
 8004182:	617b      	str	r3, [r7, #20]
 8004184:	e01b      	b.n	80041be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004186:	4b10      	ldr	r3, [pc, #64]	; (80041c8 <prvInsertTimerInActiveList+0x7c>)
 8004188:	681a      	ldr	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	3304      	adds	r3, #4
 800418e:	4619      	mov	r1, r3
 8004190:	4610      	mov	r0, r2
 8004192:	f7fe f99c 	bl	80024ce <vListInsert>
 8004196:	e012      	b.n	80041be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	429a      	cmp	r2, r3
 800419e:	d206      	bcs.n	80041ae <prvInsertTimerInActiveList+0x62>
 80041a0:	68ba      	ldr	r2, [r7, #8]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d302      	bcc.n	80041ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80041a8:	2301      	movs	r3, #1
 80041aa:	617b      	str	r3, [r7, #20]
 80041ac:	e007      	b.n	80041be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80041ae:	4b07      	ldr	r3, [pc, #28]	; (80041cc <prvInsertTimerInActiveList+0x80>)
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	3304      	adds	r3, #4
 80041b6:	4619      	mov	r1, r3
 80041b8:	4610      	mov	r0, r2
 80041ba:	f7fe f988 	bl	80024ce <vListInsert>
		}
	}

	return xProcessTimerNow;
 80041be:	697b      	ldr	r3, [r7, #20]
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3718      	adds	r7, #24
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20000de4 	.word	0x20000de4
 80041cc:	20000de0 	.word	0x20000de0

080041d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08e      	sub	sp, #56	; 0x38
 80041d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80041d6:	e0ca      	b.n	800436e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	da18      	bge.n	8004210 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80041de:	1d3b      	adds	r3, r7, #4
 80041e0:	3304      	adds	r3, #4
 80041e2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80041e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10a      	bne.n	8004200 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80041ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ee:	f383 8811 	msr	BASEPRI, r3
 80041f2:	f3bf 8f6f 	isb	sy
 80041f6:	f3bf 8f4f 	dsb	sy
 80041fa:	61fb      	str	r3, [r7, #28]
}
 80041fc:	bf00      	nop
 80041fe:	e7fe      	b.n	80041fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004200:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004206:	6850      	ldr	r0, [r2, #4]
 8004208:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800420a:	6892      	ldr	r2, [r2, #8]
 800420c:	4611      	mov	r1, r2
 800420e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2b00      	cmp	r3, #0
 8004214:	f2c0 80ab 	blt.w	800436e <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800421c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d004      	beq.n	800422e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004226:	3304      	adds	r3, #4
 8004228:	4618      	mov	r0, r3
 800422a:	f7fe f989 	bl	8002540 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800422e:	463b      	mov	r3, r7
 8004230:	4618      	mov	r0, r3
 8004232:	f7ff ff6b 	bl	800410c <prvSampleTimeNow>
 8004236:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b09      	cmp	r3, #9
 800423c:	f200 8096 	bhi.w	800436c <prvProcessReceivedCommands+0x19c>
 8004240:	a201      	add	r2, pc, #4	; (adr r2, 8004248 <prvProcessReceivedCommands+0x78>)
 8004242:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004246:	bf00      	nop
 8004248:	08004271 	.word	0x08004271
 800424c:	08004271 	.word	0x08004271
 8004250:	08004271 	.word	0x08004271
 8004254:	080042e5 	.word	0x080042e5
 8004258:	080042f9 	.word	0x080042f9
 800425c:	08004343 	.word	0x08004343
 8004260:	08004271 	.word	0x08004271
 8004264:	08004271 	.word	0x08004271
 8004268:	080042e5 	.word	0x080042e5
 800426c:	080042f9 	.word	0x080042f9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004272:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004276:	f043 0301 	orr.w	r3, r3, #1
 800427a:	b2da      	uxtb	r2, r3
 800427c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800427e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	18d1      	adds	r1, r2, r3
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800428e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004290:	f7ff ff5c 	bl	800414c <prvInsertTimerInActiveList>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d069      	beq.n	800436e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800429a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80042a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d05e      	beq.n	800436e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b4:	699b      	ldr	r3, [r3, #24]
 80042b6:	441a      	add	r2, r3
 80042b8:	2300      	movs	r3, #0
 80042ba:	9300      	str	r3, [sp, #0]
 80042bc:	2300      	movs	r3, #0
 80042be:	2100      	movs	r1, #0
 80042c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042c2:	f7ff fe05 	bl	8003ed0 <xTimerGenericCommand>
 80042c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80042c8:	6a3b      	ldr	r3, [r7, #32]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d14f      	bne.n	800436e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80042ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d2:	f383 8811 	msr	BASEPRI, r3
 80042d6:	f3bf 8f6f 	isb	sy
 80042da:	f3bf 8f4f 	dsb	sy
 80042de:	61bb      	str	r3, [r7, #24]
}
 80042e0:	bf00      	nop
 80042e2:	e7fe      	b.n	80042e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80042e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042ea:	f023 0301 	bic.w	r3, r3, #1
 80042ee:	b2da      	uxtb	r2, r3
 80042f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80042f6:	e03a      	b.n	800436e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80042f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80042fe:	f043 0301 	orr.w	r3, r3, #1
 8004302:	b2da      	uxtb	r2, r3
 8004304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004306:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800430e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10a      	bne.n	800432e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800431c:	f383 8811 	msr	BASEPRI, r3
 8004320:	f3bf 8f6f 	isb	sy
 8004324:	f3bf 8f4f 	dsb	sy
 8004328:	617b      	str	r3, [r7, #20]
}
 800432a:	bf00      	nop
 800432c:	e7fe      	b.n	800432c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800432e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004330:	699a      	ldr	r2, [r3, #24]
 8004332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004334:	18d1      	adds	r1, r2, r3
 8004336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800433a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800433c:	f7ff ff06 	bl	800414c <prvInsertTimerInActiveList>
					break;
 8004340:	e015      	b.n	800436e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004344:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d103      	bne.n	8004358 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004350:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004352:	f000 fbdd 	bl	8004b10 <vPortFree>
 8004356:	e00a      	b.n	800436e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800435e:	f023 0301 	bic.w	r3, r3, #1
 8004362:	b2da      	uxtb	r2, r3
 8004364:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004366:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800436a:	e000      	b.n	800436e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800436c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800436e:	4b08      	ldr	r3, [pc, #32]	; (8004390 <prvProcessReceivedCommands+0x1c0>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	1d39      	adds	r1, r7, #4
 8004374:	2200      	movs	r2, #0
 8004376:	4618      	mov	r0, r3
 8004378:	f7fe fbaa 	bl	8002ad0 <xQueueReceive>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	f47f af2a 	bne.w	80041d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004384:	bf00      	nop
 8004386:	bf00      	nop
 8004388:	3730      	adds	r7, #48	; 0x30
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}
 800438e:	bf00      	nop
 8004390:	20000de8 	.word	0x20000de8

08004394 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b088      	sub	sp, #32
 8004398:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800439a:	e048      	b.n	800442e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800439c:	4b2d      	ldr	r3, [pc, #180]	; (8004454 <prvSwitchTimerLists+0xc0>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043a6:	4b2b      	ldr	r3, [pc, #172]	; (8004454 <prvSwitchTimerLists+0xc0>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	3304      	adds	r3, #4
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7fe f8c3 	bl	8002540 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	6a1b      	ldr	r3, [r3, #32]
 80043be:	68f8      	ldr	r0, [r7, #12]
 80043c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80043c8:	f003 0304 	and.w	r3, r3, #4
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d02e      	beq.n	800442e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	699b      	ldr	r3, [r3, #24]
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	4413      	add	r3, r2
 80043d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	429a      	cmp	r2, r3
 80043e0:	d90e      	bls.n	8004400 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	68ba      	ldr	r2, [r7, #8]
 80043e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80043ee:	4b19      	ldr	r3, [pc, #100]	; (8004454 <prvSwitchTimerLists+0xc0>)
 80043f0:	681a      	ldr	r2, [r3, #0]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	3304      	adds	r3, #4
 80043f6:	4619      	mov	r1, r3
 80043f8:	4610      	mov	r0, r2
 80043fa:	f7fe f868 	bl	80024ce <vListInsert>
 80043fe:	e016      	b.n	800442e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004400:	2300      	movs	r3, #0
 8004402:	9300      	str	r3, [sp, #0]
 8004404:	2300      	movs	r3, #0
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	2100      	movs	r1, #0
 800440a:	68f8      	ldr	r0, [r7, #12]
 800440c:	f7ff fd60 	bl	8003ed0 <xTimerGenericCommand>
 8004410:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d10a      	bne.n	800442e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004418:	f04f 0350 	mov.w	r3, #80	; 0x50
 800441c:	f383 8811 	msr	BASEPRI, r3
 8004420:	f3bf 8f6f 	isb	sy
 8004424:	f3bf 8f4f 	dsb	sy
 8004428:	603b      	str	r3, [r7, #0]
}
 800442a:	bf00      	nop
 800442c:	e7fe      	b.n	800442c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800442e:	4b09      	ldr	r3, [pc, #36]	; (8004454 <prvSwitchTimerLists+0xc0>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1b1      	bne.n	800439c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004438:	4b06      	ldr	r3, [pc, #24]	; (8004454 <prvSwitchTimerLists+0xc0>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800443e:	4b06      	ldr	r3, [pc, #24]	; (8004458 <prvSwitchTimerLists+0xc4>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a04      	ldr	r2, [pc, #16]	; (8004454 <prvSwitchTimerLists+0xc0>)
 8004444:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004446:	4a04      	ldr	r2, [pc, #16]	; (8004458 <prvSwitchTimerLists+0xc4>)
 8004448:	697b      	ldr	r3, [r7, #20]
 800444a:	6013      	str	r3, [r2, #0]
}
 800444c:	bf00      	nop
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	20000de0 	.word	0x20000de0
 8004458:	20000de4 	.word	0x20000de4

0800445c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b082      	sub	sp, #8
 8004460:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004462:	f000 f967 	bl	8004734 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004466:	4b15      	ldr	r3, [pc, #84]	; (80044bc <prvCheckForValidListAndQueue+0x60>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d120      	bne.n	80044b0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800446e:	4814      	ldr	r0, [pc, #80]	; (80044c0 <prvCheckForValidListAndQueue+0x64>)
 8004470:	f7fd ffdc 	bl	800242c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004474:	4813      	ldr	r0, [pc, #76]	; (80044c4 <prvCheckForValidListAndQueue+0x68>)
 8004476:	f7fd ffd9 	bl	800242c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800447a:	4b13      	ldr	r3, [pc, #76]	; (80044c8 <prvCheckForValidListAndQueue+0x6c>)
 800447c:	4a10      	ldr	r2, [pc, #64]	; (80044c0 <prvCheckForValidListAndQueue+0x64>)
 800447e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004480:	4b12      	ldr	r3, [pc, #72]	; (80044cc <prvCheckForValidListAndQueue+0x70>)
 8004482:	4a10      	ldr	r2, [pc, #64]	; (80044c4 <prvCheckForValidListAndQueue+0x68>)
 8004484:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004486:	2300      	movs	r3, #0
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	4b11      	ldr	r3, [pc, #68]	; (80044d0 <prvCheckForValidListAndQueue+0x74>)
 800448c:	4a11      	ldr	r2, [pc, #68]	; (80044d4 <prvCheckForValidListAndQueue+0x78>)
 800448e:	2110      	movs	r1, #16
 8004490:	200a      	movs	r0, #10
 8004492:	f7fe f8e7 	bl	8002664 <xQueueGenericCreateStatic>
 8004496:	4603      	mov	r3, r0
 8004498:	4a08      	ldr	r2, [pc, #32]	; (80044bc <prvCheckForValidListAndQueue+0x60>)
 800449a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800449c:	4b07      	ldr	r3, [pc, #28]	; (80044bc <prvCheckForValidListAndQueue+0x60>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d005      	beq.n	80044b0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80044a4:	4b05      	ldr	r3, [pc, #20]	; (80044bc <prvCheckForValidListAndQueue+0x60>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	490b      	ldr	r1, [pc, #44]	; (80044d8 <prvCheckForValidListAndQueue+0x7c>)
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fd00 	bl	8002eb0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80044b0:	f000 f970 	bl	8004794 <vPortExitCritical>
}
 80044b4:	bf00      	nop
 80044b6:	46bd      	mov	sp, r7
 80044b8:	bd80      	pop	{r7, pc}
 80044ba:	bf00      	nop
 80044bc:	20000de8 	.word	0x20000de8
 80044c0:	20000db8 	.word	0x20000db8
 80044c4:	20000dcc 	.word	0x20000dcc
 80044c8:	20000de0 	.word	0x20000de0
 80044cc:	20000de4 	.word	0x20000de4
 80044d0:	20000e94 	.word	0x20000e94
 80044d4:	20000df4 	.word	0x20000df4
 80044d8:	08004f8c 	.word	0x08004f8c

080044dc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80044dc:	b480      	push	{r7}
 80044de:	b085      	sub	sp, #20
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	3b04      	subs	r3, #4
 80044ec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80044f4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	3b04      	subs	r3, #4
 80044fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	f023 0201 	bic.w	r2, r3, #1
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	3b04      	subs	r3, #4
 800450a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800450c:	4a0c      	ldr	r2, [pc, #48]	; (8004540 <pxPortInitialiseStack+0x64>)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	3b14      	subs	r3, #20
 8004516:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	3b04      	subs	r3, #4
 8004522:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f06f 0202 	mvn.w	r2, #2
 800452a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	3b20      	subs	r3, #32
 8004530:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004532:	68fb      	ldr	r3, [r7, #12]
}
 8004534:	4618      	mov	r0, r3
 8004536:	3714      	adds	r7, #20
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr
 8004540:	08004545 	.word	0x08004545

08004544 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800454a:	2300      	movs	r3, #0
 800454c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800454e:	4b12      	ldr	r3, [pc, #72]	; (8004598 <prvTaskExitError+0x54>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004556:	d00a      	beq.n	800456e <prvTaskExitError+0x2a>
	__asm volatile
 8004558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800455c:	f383 8811 	msr	BASEPRI, r3
 8004560:	f3bf 8f6f 	isb	sy
 8004564:	f3bf 8f4f 	dsb	sy
 8004568:	60fb      	str	r3, [r7, #12]
}
 800456a:	bf00      	nop
 800456c:	e7fe      	b.n	800456c <prvTaskExitError+0x28>
	__asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	60bb      	str	r3, [r7, #8]
}
 8004580:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004582:	bf00      	nop
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d0fc      	beq.n	8004584 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800458a:	bf00      	nop
 800458c:	bf00      	nop
 800458e:	3714      	adds	r7, #20
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr
 8004598:	2000000c 	.word	0x2000000c
 800459c:	00000000 	.word	0x00000000

080045a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80045a0:	4b07      	ldr	r3, [pc, #28]	; (80045c0 <pxCurrentTCBConst2>)
 80045a2:	6819      	ldr	r1, [r3, #0]
 80045a4:	6808      	ldr	r0, [r1, #0]
 80045a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045aa:	f380 8809 	msr	PSP, r0
 80045ae:	f3bf 8f6f 	isb	sy
 80045b2:	f04f 0000 	mov.w	r0, #0
 80045b6:	f380 8811 	msr	BASEPRI, r0
 80045ba:	4770      	bx	lr
 80045bc:	f3af 8000 	nop.w

080045c0 <pxCurrentTCBConst2>:
 80045c0:	200008b8 	.word	0x200008b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop

080045c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80045c8:	4808      	ldr	r0, [pc, #32]	; (80045ec <prvPortStartFirstTask+0x24>)
 80045ca:	6800      	ldr	r0, [r0, #0]
 80045cc:	6800      	ldr	r0, [r0, #0]
 80045ce:	f380 8808 	msr	MSP, r0
 80045d2:	f04f 0000 	mov.w	r0, #0
 80045d6:	f380 8814 	msr	CONTROL, r0
 80045da:	b662      	cpsie	i
 80045dc:	b661      	cpsie	f
 80045de:	f3bf 8f4f 	dsb	sy
 80045e2:	f3bf 8f6f 	isb	sy
 80045e6:	df00      	svc	0
 80045e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80045ea:	bf00      	nop
 80045ec:	e000ed08 	.word	0xe000ed08

080045f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b086      	sub	sp, #24
 80045f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80045f6:	4b46      	ldr	r3, [pc, #280]	; (8004710 <xPortStartScheduler+0x120>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a46      	ldr	r2, [pc, #280]	; (8004714 <xPortStartScheduler+0x124>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d10a      	bne.n	8004616 <xPortStartScheduler+0x26>
	__asm volatile
 8004600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004604:	f383 8811 	msr	BASEPRI, r3
 8004608:	f3bf 8f6f 	isb	sy
 800460c:	f3bf 8f4f 	dsb	sy
 8004610:	613b      	str	r3, [r7, #16]
}
 8004612:	bf00      	nop
 8004614:	e7fe      	b.n	8004614 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004616:	4b3e      	ldr	r3, [pc, #248]	; (8004710 <xPortStartScheduler+0x120>)
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a3f      	ldr	r2, [pc, #252]	; (8004718 <xPortStartScheduler+0x128>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d10a      	bne.n	8004636 <xPortStartScheduler+0x46>
	__asm volatile
 8004620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004624:	f383 8811 	msr	BASEPRI, r3
 8004628:	f3bf 8f6f 	isb	sy
 800462c:	f3bf 8f4f 	dsb	sy
 8004630:	60fb      	str	r3, [r7, #12]
}
 8004632:	bf00      	nop
 8004634:	e7fe      	b.n	8004634 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004636:	4b39      	ldr	r3, [pc, #228]	; (800471c <xPortStartScheduler+0x12c>)
 8004638:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	b2db      	uxtb	r3, r3
 8004640:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004642:	697b      	ldr	r3, [r7, #20]
 8004644:	22ff      	movs	r2, #255	; 0xff
 8004646:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004648:	697b      	ldr	r3, [r7, #20]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	b2db      	uxtb	r3, r3
 800464e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004650:	78fb      	ldrb	r3, [r7, #3]
 8004652:	b2db      	uxtb	r3, r3
 8004654:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004658:	b2da      	uxtb	r2, r3
 800465a:	4b31      	ldr	r3, [pc, #196]	; (8004720 <xPortStartScheduler+0x130>)
 800465c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800465e:	4b31      	ldr	r3, [pc, #196]	; (8004724 <xPortStartScheduler+0x134>)
 8004660:	2207      	movs	r2, #7
 8004662:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004664:	e009      	b.n	800467a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004666:	4b2f      	ldr	r3, [pc, #188]	; (8004724 <xPortStartScheduler+0x134>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	3b01      	subs	r3, #1
 800466c:	4a2d      	ldr	r2, [pc, #180]	; (8004724 <xPortStartScheduler+0x134>)
 800466e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004670:	78fb      	ldrb	r3, [r7, #3]
 8004672:	b2db      	uxtb	r3, r3
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	b2db      	uxtb	r3, r3
 8004678:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800467a:	78fb      	ldrb	r3, [r7, #3]
 800467c:	b2db      	uxtb	r3, r3
 800467e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004682:	2b80      	cmp	r3, #128	; 0x80
 8004684:	d0ef      	beq.n	8004666 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004686:	4b27      	ldr	r3, [pc, #156]	; (8004724 <xPortStartScheduler+0x134>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f1c3 0307 	rsb	r3, r3, #7
 800468e:	2b04      	cmp	r3, #4
 8004690:	d00a      	beq.n	80046a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	60bb      	str	r3, [r7, #8]
}
 80046a4:	bf00      	nop
 80046a6:	e7fe      	b.n	80046a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80046a8:	4b1e      	ldr	r3, [pc, #120]	; (8004724 <xPortStartScheduler+0x134>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	021b      	lsls	r3, r3, #8
 80046ae:	4a1d      	ldr	r2, [pc, #116]	; (8004724 <xPortStartScheduler+0x134>)
 80046b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80046b2:	4b1c      	ldr	r3, [pc, #112]	; (8004724 <xPortStartScheduler+0x134>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80046ba:	4a1a      	ldr	r2, [pc, #104]	; (8004724 <xPortStartScheduler+0x134>)
 80046bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	b2da      	uxtb	r2, r3
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80046c6:	4b18      	ldr	r3, [pc, #96]	; (8004728 <xPortStartScheduler+0x138>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a17      	ldr	r2, [pc, #92]	; (8004728 <xPortStartScheduler+0x138>)
 80046cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80046d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80046d2:	4b15      	ldr	r3, [pc, #84]	; (8004728 <xPortStartScheduler+0x138>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a14      	ldr	r2, [pc, #80]	; (8004728 <xPortStartScheduler+0x138>)
 80046d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80046dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80046de:	f000 f8dd 	bl	800489c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80046e2:	4b12      	ldr	r3, [pc, #72]	; (800472c <xPortStartScheduler+0x13c>)
 80046e4:	2200      	movs	r2, #0
 80046e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80046e8:	f000 f8fc 	bl	80048e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80046ec:	4b10      	ldr	r3, [pc, #64]	; (8004730 <xPortStartScheduler+0x140>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a0f      	ldr	r2, [pc, #60]	; (8004730 <xPortStartScheduler+0x140>)
 80046f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80046f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80046f8:	f7ff ff66 	bl	80045c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80046fc:	f7ff f84a 	bl	8003794 <vTaskSwitchContext>
	prvTaskExitError();
 8004700:	f7ff ff20 	bl	8004544 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004704:	2300      	movs	r3, #0
}
 8004706:	4618      	mov	r0, r3
 8004708:	3718      	adds	r7, #24
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	e000ed00 	.word	0xe000ed00
 8004714:	410fc271 	.word	0x410fc271
 8004718:	410fc270 	.word	0x410fc270
 800471c:	e000e400 	.word	0xe000e400
 8004720:	20000ee4 	.word	0x20000ee4
 8004724:	20000ee8 	.word	0x20000ee8
 8004728:	e000ed20 	.word	0xe000ed20
 800472c:	2000000c 	.word	0x2000000c
 8004730:	e000ef34 	.word	0xe000ef34

08004734 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004734:	b480      	push	{r7}
 8004736:	b083      	sub	sp, #12
 8004738:	af00      	add	r7, sp, #0
	__asm volatile
 800473a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800473e:	f383 8811 	msr	BASEPRI, r3
 8004742:	f3bf 8f6f 	isb	sy
 8004746:	f3bf 8f4f 	dsb	sy
 800474a:	607b      	str	r3, [r7, #4]
}
 800474c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800474e:	4b0f      	ldr	r3, [pc, #60]	; (800478c <vPortEnterCritical+0x58>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	3301      	adds	r3, #1
 8004754:	4a0d      	ldr	r2, [pc, #52]	; (800478c <vPortEnterCritical+0x58>)
 8004756:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004758:	4b0c      	ldr	r3, [pc, #48]	; (800478c <vPortEnterCritical+0x58>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2b01      	cmp	r3, #1
 800475e:	d10f      	bne.n	8004780 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004760:	4b0b      	ldr	r3, [pc, #44]	; (8004790 <vPortEnterCritical+0x5c>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00a      	beq.n	8004780 <vPortEnterCritical+0x4c>
	__asm volatile
 800476a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	603b      	str	r3, [r7, #0]
}
 800477c:	bf00      	nop
 800477e:	e7fe      	b.n	800477e <vPortEnterCritical+0x4a>
	}
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	2000000c 	.word	0x2000000c
 8004790:	e000ed04 	.word	0xe000ed04

08004794 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800479a:	4b12      	ldr	r3, [pc, #72]	; (80047e4 <vPortExitCritical+0x50>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10a      	bne.n	80047b8 <vPortExitCritical+0x24>
	__asm volatile
 80047a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a6:	f383 8811 	msr	BASEPRI, r3
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	607b      	str	r3, [r7, #4]
}
 80047b4:	bf00      	nop
 80047b6:	e7fe      	b.n	80047b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80047b8:	4b0a      	ldr	r3, [pc, #40]	; (80047e4 <vPortExitCritical+0x50>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	3b01      	subs	r3, #1
 80047be:	4a09      	ldr	r2, [pc, #36]	; (80047e4 <vPortExitCritical+0x50>)
 80047c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80047c2:	4b08      	ldr	r3, [pc, #32]	; (80047e4 <vPortExitCritical+0x50>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d105      	bne.n	80047d6 <vPortExitCritical+0x42>
 80047ca:	2300      	movs	r3, #0
 80047cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	f383 8811 	msr	BASEPRI, r3
}
 80047d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80047d6:	bf00      	nop
 80047d8:	370c      	adds	r7, #12
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
 80047e2:	bf00      	nop
 80047e4:	2000000c 	.word	0x2000000c
	...

080047f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80047f0:	f3ef 8009 	mrs	r0, PSP
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	4b15      	ldr	r3, [pc, #84]	; (8004850 <pxCurrentTCBConst>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	f01e 0f10 	tst.w	lr, #16
 8004800:	bf08      	it	eq
 8004802:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004806:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800480a:	6010      	str	r0, [r2, #0]
 800480c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004810:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004814:	f380 8811 	msr	BASEPRI, r0
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	f3bf 8f6f 	isb	sy
 8004820:	f7fe ffb8 	bl	8003794 <vTaskSwitchContext>
 8004824:	f04f 0000 	mov.w	r0, #0
 8004828:	f380 8811 	msr	BASEPRI, r0
 800482c:	bc09      	pop	{r0, r3}
 800482e:	6819      	ldr	r1, [r3, #0]
 8004830:	6808      	ldr	r0, [r1, #0]
 8004832:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004836:	f01e 0f10 	tst.w	lr, #16
 800483a:	bf08      	it	eq
 800483c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004840:	f380 8809 	msr	PSP, r0
 8004844:	f3bf 8f6f 	isb	sy
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	f3af 8000 	nop.w

08004850 <pxCurrentTCBConst>:
 8004850:	200008b8 	.word	0x200008b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004854:	bf00      	nop
 8004856:	bf00      	nop

08004858 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b082      	sub	sp, #8
 800485c:	af00      	add	r7, sp, #0
	__asm volatile
 800485e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004862:	f383 8811 	msr	BASEPRI, r3
 8004866:	f3bf 8f6f 	isb	sy
 800486a:	f3bf 8f4f 	dsb	sy
 800486e:	607b      	str	r3, [r7, #4]
}
 8004870:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004872:	f7fe fed5 	bl	8003620 <xTaskIncrementTick>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	d003      	beq.n	8004884 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800487c:	4b06      	ldr	r3, [pc, #24]	; (8004898 <xPortSysTickHandler+0x40>)
 800487e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	2300      	movs	r3, #0
 8004886:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	f383 8811 	msr	BASEPRI, r3
}
 800488e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004890:	bf00      	nop
 8004892:	3708      	adds	r7, #8
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	e000ed04 	.word	0xe000ed04

0800489c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800489c:	b480      	push	{r7}
 800489e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80048a0:	4b0b      	ldr	r3, [pc, #44]	; (80048d0 <vPortSetupTimerInterrupt+0x34>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80048a6:	4b0b      	ldr	r3, [pc, #44]	; (80048d4 <vPortSetupTimerInterrupt+0x38>)
 80048a8:	2200      	movs	r2, #0
 80048aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80048ac:	4b0a      	ldr	r3, [pc, #40]	; (80048d8 <vPortSetupTimerInterrupt+0x3c>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	4a0a      	ldr	r2, [pc, #40]	; (80048dc <vPortSetupTimerInterrupt+0x40>)
 80048b2:	fba2 2303 	umull	r2, r3, r2, r3
 80048b6:	099b      	lsrs	r3, r3, #6
 80048b8:	4a09      	ldr	r2, [pc, #36]	; (80048e0 <vPortSetupTimerInterrupt+0x44>)
 80048ba:	3b01      	subs	r3, #1
 80048bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80048be:	4b04      	ldr	r3, [pc, #16]	; (80048d0 <vPortSetupTimerInterrupt+0x34>)
 80048c0:	2207      	movs	r2, #7
 80048c2:	601a      	str	r2, [r3, #0]
}
 80048c4:	bf00      	nop
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	e000e010 	.word	0xe000e010
 80048d4:	e000e018 	.word	0xe000e018
 80048d8:	20000000 	.word	0x20000000
 80048dc:	10624dd3 	.word	0x10624dd3
 80048e0:	e000e014 	.word	0xe000e014

080048e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80048e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80048f4 <vPortEnableVFP+0x10>
 80048e8:	6801      	ldr	r1, [r0, #0]
 80048ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80048ee:	6001      	str	r1, [r0, #0]
 80048f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80048f2:	bf00      	nop
 80048f4:	e000ed88 	.word	0xe000ed88

080048f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80048f8:	b480      	push	{r7}
 80048fa:	b085      	sub	sp, #20
 80048fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80048fe:	f3ef 8305 	mrs	r3, IPSR
 8004902:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b0f      	cmp	r3, #15
 8004908:	d914      	bls.n	8004934 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800490a:	4a17      	ldr	r2, [pc, #92]	; (8004968 <vPortValidateInterruptPriority+0x70>)
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	781b      	ldrb	r3, [r3, #0]
 8004912:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004914:	4b15      	ldr	r3, [pc, #84]	; (800496c <vPortValidateInterruptPriority+0x74>)
 8004916:	781b      	ldrb	r3, [r3, #0]
 8004918:	7afa      	ldrb	r2, [r7, #11]
 800491a:	429a      	cmp	r2, r3
 800491c:	d20a      	bcs.n	8004934 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800491e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004922:	f383 8811 	msr	BASEPRI, r3
 8004926:	f3bf 8f6f 	isb	sy
 800492a:	f3bf 8f4f 	dsb	sy
 800492e:	607b      	str	r3, [r7, #4]
}
 8004930:	bf00      	nop
 8004932:	e7fe      	b.n	8004932 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004934:	4b0e      	ldr	r3, [pc, #56]	; (8004970 <vPortValidateInterruptPriority+0x78>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800493c:	4b0d      	ldr	r3, [pc, #52]	; (8004974 <vPortValidateInterruptPriority+0x7c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	429a      	cmp	r2, r3
 8004942:	d90a      	bls.n	800495a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004948:	f383 8811 	msr	BASEPRI, r3
 800494c:	f3bf 8f6f 	isb	sy
 8004950:	f3bf 8f4f 	dsb	sy
 8004954:	603b      	str	r3, [r7, #0]
}
 8004956:	bf00      	nop
 8004958:	e7fe      	b.n	8004958 <vPortValidateInterruptPriority+0x60>
	}
 800495a:	bf00      	nop
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	e000e3f0 	.word	0xe000e3f0
 800496c:	20000ee4 	.word	0x20000ee4
 8004970:	e000ed0c 	.word	0xe000ed0c
 8004974:	20000ee8 	.word	0x20000ee8

08004978 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08a      	sub	sp, #40	; 0x28
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004980:	2300      	movs	r3, #0
 8004982:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004984:	f7fe fd90 	bl	80034a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004988:	4b5b      	ldr	r3, [pc, #364]	; (8004af8 <pvPortMalloc+0x180>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d101      	bne.n	8004994 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004990:	f000 f920 	bl	8004bd4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004994:	4b59      	ldr	r3, [pc, #356]	; (8004afc <pvPortMalloc+0x184>)
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4013      	ands	r3, r2
 800499c:	2b00      	cmp	r3, #0
 800499e:	f040 8093 	bne.w	8004ac8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d01d      	beq.n	80049e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80049a8:	2208      	movs	r2, #8
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4413      	add	r3, r2
 80049ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d014      	beq.n	80049e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f023 0307 	bic.w	r3, r3, #7
 80049c0:	3308      	adds	r3, #8
 80049c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f003 0307 	and.w	r3, r3, #7
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <pvPortMalloc+0x6c>
	__asm volatile
 80049ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d2:	f383 8811 	msr	BASEPRI, r3
 80049d6:	f3bf 8f6f 	isb	sy
 80049da:	f3bf 8f4f 	dsb	sy
 80049de:	617b      	str	r3, [r7, #20]
}
 80049e0:	bf00      	nop
 80049e2:	e7fe      	b.n	80049e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d06e      	beq.n	8004ac8 <pvPortMalloc+0x150>
 80049ea:	4b45      	ldr	r3, [pc, #276]	; (8004b00 <pvPortMalloc+0x188>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d869      	bhi.n	8004ac8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80049f4:	4b43      	ldr	r3, [pc, #268]	; (8004b04 <pvPortMalloc+0x18c>)
 80049f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80049f8:	4b42      	ldr	r3, [pc, #264]	; (8004b04 <pvPortMalloc+0x18c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80049fe:	e004      	b.n	8004a0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d903      	bls.n	8004a1c <pvPortMalloc+0xa4>
 8004a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d1f1      	bne.n	8004a00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004a1c:	4b36      	ldr	r3, [pc, #216]	; (8004af8 <pvPortMalloc+0x180>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d050      	beq.n	8004ac8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004a26:	6a3b      	ldr	r3, [r7, #32]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2208      	movs	r2, #8
 8004a2c:	4413      	add	r3, r2
 8004a2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	6a3b      	ldr	r3, [r7, #32]
 8004a36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	1ad2      	subs	r2, r2, r3
 8004a40:	2308      	movs	r3, #8
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d91f      	bls.n	8004a88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	f003 0307 	and.w	r3, r3, #7
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d00a      	beq.n	8004a70 <pvPortMalloc+0xf8>
	__asm volatile
 8004a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5e:	f383 8811 	msr	BASEPRI, r3
 8004a62:	f3bf 8f6f 	isb	sy
 8004a66:	f3bf 8f4f 	dsb	sy
 8004a6a:	613b      	str	r3, [r7, #16]
}
 8004a6c:	bf00      	nop
 8004a6e:	e7fe      	b.n	8004a6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	1ad2      	subs	r2, r2, r3
 8004a78:	69bb      	ldr	r3, [r7, #24]
 8004a7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004a82:	69b8      	ldr	r0, [r7, #24]
 8004a84:	f000 f908 	bl	8004c98 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004a88:	4b1d      	ldr	r3, [pc, #116]	; (8004b00 <pvPortMalloc+0x188>)
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	4a1b      	ldr	r2, [pc, #108]	; (8004b00 <pvPortMalloc+0x188>)
 8004a94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004a96:	4b1a      	ldr	r3, [pc, #104]	; (8004b00 <pvPortMalloc+0x188>)
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	4b1b      	ldr	r3, [pc, #108]	; (8004b08 <pvPortMalloc+0x190>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d203      	bcs.n	8004aaa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004aa2:	4b17      	ldr	r3, [pc, #92]	; (8004b00 <pvPortMalloc+0x188>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a18      	ldr	r2, [pc, #96]	; (8004b08 <pvPortMalloc+0x190>)
 8004aa8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	4b13      	ldr	r3, [pc, #76]	; (8004afc <pvPortMalloc+0x184>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	431a      	orrs	r2, r3
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aba:	2200      	movs	r2, #0
 8004abc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004abe:	4b13      	ldr	r3, [pc, #76]	; (8004b0c <pvPortMalloc+0x194>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	4a11      	ldr	r2, [pc, #68]	; (8004b0c <pvPortMalloc+0x194>)
 8004ac6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004ac8:	f7fe fcfc 	bl	80034c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	f003 0307 	and.w	r3, r3, #7
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00a      	beq.n	8004aec <pvPortMalloc+0x174>
	__asm volatile
 8004ad6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ada:	f383 8811 	msr	BASEPRI, r3
 8004ade:	f3bf 8f6f 	isb	sy
 8004ae2:	f3bf 8f4f 	dsb	sy
 8004ae6:	60fb      	str	r3, [r7, #12]
}
 8004ae8:	bf00      	nop
 8004aea:	e7fe      	b.n	8004aea <pvPortMalloc+0x172>
	return pvReturn;
 8004aec:	69fb      	ldr	r3, [r7, #28]
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3728      	adds	r7, #40	; 0x28
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	20004af4 	.word	0x20004af4
 8004afc:	20004b08 	.word	0x20004b08
 8004b00:	20004af8 	.word	0x20004af8
 8004b04:	20004aec 	.word	0x20004aec
 8004b08:	20004afc 	.word	0x20004afc
 8004b0c:	20004b00 	.word	0x20004b00

08004b10 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d04d      	beq.n	8004bbe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004b22:	2308      	movs	r3, #8
 8004b24:	425b      	negs	r3, r3
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	4413      	add	r3, r2
 8004b2a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	4b24      	ldr	r3, [pc, #144]	; (8004bc8 <vPortFree+0xb8>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4013      	ands	r3, r2
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d10a      	bne.n	8004b54 <vPortFree+0x44>
	__asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	60fb      	str	r3, [r7, #12]
}
 8004b50:	bf00      	nop
 8004b52:	e7fe      	b.n	8004b52 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00a      	beq.n	8004b72 <vPortFree+0x62>
	__asm volatile
 8004b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b60:	f383 8811 	msr	BASEPRI, r3
 8004b64:	f3bf 8f6f 	isb	sy
 8004b68:	f3bf 8f4f 	dsb	sy
 8004b6c:	60bb      	str	r3, [r7, #8]
}
 8004b6e:	bf00      	nop
 8004b70:	e7fe      	b.n	8004b70 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	685a      	ldr	r2, [r3, #4]
 8004b76:	4b14      	ldr	r3, [pc, #80]	; (8004bc8 <vPortFree+0xb8>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4013      	ands	r3, r2
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d01e      	beq.n	8004bbe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004b80:	693b      	ldr	r3, [r7, #16]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d11a      	bne.n	8004bbe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	685a      	ldr	r2, [r3, #4]
 8004b8c:	4b0e      	ldr	r3, [pc, #56]	; (8004bc8 <vPortFree+0xb8>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	43db      	mvns	r3, r3
 8004b92:	401a      	ands	r2, r3
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004b98:	f7fe fc86 	bl	80034a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	4b0a      	ldr	r3, [pc, #40]	; (8004bcc <vPortFree+0xbc>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	4a09      	ldr	r2, [pc, #36]	; (8004bcc <vPortFree+0xbc>)
 8004ba8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004baa:	6938      	ldr	r0, [r7, #16]
 8004bac:	f000 f874 	bl	8004c98 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004bb0:	4b07      	ldr	r3, [pc, #28]	; (8004bd0 <vPortFree+0xc0>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	3301      	adds	r3, #1
 8004bb6:	4a06      	ldr	r2, [pc, #24]	; (8004bd0 <vPortFree+0xc0>)
 8004bb8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004bba:	f7fe fc83 	bl	80034c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004bbe:	bf00      	nop
 8004bc0:	3718      	adds	r7, #24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}
 8004bc6:	bf00      	nop
 8004bc8:	20004b08 	.word	0x20004b08
 8004bcc:	20004af8 	.word	0x20004af8
 8004bd0:	20004b04 	.word	0x20004b04

08004bd4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b085      	sub	sp, #20
 8004bd8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004bda:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004bde:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004be0:	4b27      	ldr	r3, [pc, #156]	; (8004c80 <prvHeapInit+0xac>)
 8004be2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00c      	beq.n	8004c08 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	3307      	adds	r3, #7
 8004bf2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f023 0307 	bic.w	r3, r3, #7
 8004bfa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004bfc:	68ba      	ldr	r2, [r7, #8]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	4a1f      	ldr	r2, [pc, #124]	; (8004c80 <prvHeapInit+0xac>)
 8004c04:	4413      	add	r3, r2
 8004c06:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004c0c:	4a1d      	ldr	r2, [pc, #116]	; (8004c84 <prvHeapInit+0xb0>)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004c12:	4b1c      	ldr	r3, [pc, #112]	; (8004c84 <prvHeapInit+0xb0>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004c20:	2208      	movs	r2, #8
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	1a9b      	subs	r3, r3, r2
 8004c26:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0307 	bic.w	r3, r3, #7
 8004c2e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4a15      	ldr	r2, [pc, #84]	; (8004c88 <prvHeapInit+0xb4>)
 8004c34:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004c36:	4b14      	ldr	r3, [pc, #80]	; (8004c88 <prvHeapInit+0xb4>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004c3e:	4b12      	ldr	r3, [pc, #72]	; (8004c88 <prvHeapInit+0xb4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2200      	movs	r2, #0
 8004c44:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	1ad2      	subs	r2, r2, r3
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004c54:	4b0c      	ldr	r3, [pc, #48]	; (8004c88 <prvHeapInit+0xb4>)
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	4a0a      	ldr	r2, [pc, #40]	; (8004c8c <prvHeapInit+0xb8>)
 8004c62:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	4a09      	ldr	r2, [pc, #36]	; (8004c90 <prvHeapInit+0xbc>)
 8004c6a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004c6c:	4b09      	ldr	r3, [pc, #36]	; (8004c94 <prvHeapInit+0xc0>)
 8004c6e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004c72:	601a      	str	r2, [r3, #0]
}
 8004c74:	bf00      	nop
 8004c76:	3714      	adds	r7, #20
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	20000eec 	.word	0x20000eec
 8004c84:	20004aec 	.word	0x20004aec
 8004c88:	20004af4 	.word	0x20004af4
 8004c8c:	20004afc 	.word	0x20004afc
 8004c90:	20004af8 	.word	0x20004af8
 8004c94:	20004b08 	.word	0x20004b08

08004c98 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b085      	sub	sp, #20
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004ca0:	4b28      	ldr	r3, [pc, #160]	; (8004d44 <prvInsertBlockIntoFreeList+0xac>)
 8004ca2:	60fb      	str	r3, [r7, #12]
 8004ca4:	e002      	b.n	8004cac <prvInsertBlockIntoFreeList+0x14>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	60fb      	str	r3, [r7, #12]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d8f7      	bhi.n	8004ca6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d108      	bne.n	8004cda <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	441a      	add	r2, r3
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	68ba      	ldr	r2, [r7, #8]
 8004ce4:	441a      	add	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d118      	bne.n	8004d20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	4b15      	ldr	r3, [pc, #84]	; (8004d48 <prvInsertBlockIntoFreeList+0xb0>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d00d      	beq.n	8004d16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685a      	ldr	r2, [r3, #4]
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	685b      	ldr	r3, [r3, #4]
 8004d04:	441a      	add	r2, r3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	681a      	ldr	r2, [r3, #0]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	601a      	str	r2, [r3, #0]
 8004d14:	e008      	b.n	8004d28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004d16:	4b0c      	ldr	r3, [pc, #48]	; (8004d48 <prvInsertBlockIntoFreeList+0xb0>)
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	601a      	str	r2, [r3, #0]
 8004d1e:	e003      	b.n	8004d28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d002      	beq.n	8004d36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004d36:	bf00      	nop
 8004d38:	3714      	adds	r7, #20
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	20004aec 	.word	0x20004aec
 8004d48:	20004af4 	.word	0x20004af4

08004d4c <memset>:
 8004d4c:	4402      	add	r2, r0
 8004d4e:	4603      	mov	r3, r0
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d100      	bne.n	8004d56 <memset+0xa>
 8004d54:	4770      	bx	lr
 8004d56:	f803 1b01 	strb.w	r1, [r3], #1
 8004d5a:	e7f9      	b.n	8004d50 <memset+0x4>

08004d5c <_reclaim_reent>:
 8004d5c:	4b29      	ldr	r3, [pc, #164]	; (8004e04 <_reclaim_reent+0xa8>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4283      	cmp	r3, r0
 8004d62:	b570      	push	{r4, r5, r6, lr}
 8004d64:	4604      	mov	r4, r0
 8004d66:	d04b      	beq.n	8004e00 <_reclaim_reent+0xa4>
 8004d68:	69c3      	ldr	r3, [r0, #28]
 8004d6a:	b143      	cbz	r3, 8004d7e <_reclaim_reent+0x22>
 8004d6c:	68db      	ldr	r3, [r3, #12]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d144      	bne.n	8004dfc <_reclaim_reent+0xa0>
 8004d72:	69e3      	ldr	r3, [r4, #28]
 8004d74:	6819      	ldr	r1, [r3, #0]
 8004d76:	b111      	cbz	r1, 8004d7e <_reclaim_reent+0x22>
 8004d78:	4620      	mov	r0, r4
 8004d7a:	f000 f879 	bl	8004e70 <_free_r>
 8004d7e:	6961      	ldr	r1, [r4, #20]
 8004d80:	b111      	cbz	r1, 8004d88 <_reclaim_reent+0x2c>
 8004d82:	4620      	mov	r0, r4
 8004d84:	f000 f874 	bl	8004e70 <_free_r>
 8004d88:	69e1      	ldr	r1, [r4, #28]
 8004d8a:	b111      	cbz	r1, 8004d92 <_reclaim_reent+0x36>
 8004d8c:	4620      	mov	r0, r4
 8004d8e:	f000 f86f 	bl	8004e70 <_free_r>
 8004d92:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004d94:	b111      	cbz	r1, 8004d9c <_reclaim_reent+0x40>
 8004d96:	4620      	mov	r0, r4
 8004d98:	f000 f86a 	bl	8004e70 <_free_r>
 8004d9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d9e:	b111      	cbz	r1, 8004da6 <_reclaim_reent+0x4a>
 8004da0:	4620      	mov	r0, r4
 8004da2:	f000 f865 	bl	8004e70 <_free_r>
 8004da6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004da8:	b111      	cbz	r1, 8004db0 <_reclaim_reent+0x54>
 8004daa:	4620      	mov	r0, r4
 8004dac:	f000 f860 	bl	8004e70 <_free_r>
 8004db0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004db2:	b111      	cbz	r1, 8004dba <_reclaim_reent+0x5e>
 8004db4:	4620      	mov	r0, r4
 8004db6:	f000 f85b 	bl	8004e70 <_free_r>
 8004dba:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004dbc:	b111      	cbz	r1, 8004dc4 <_reclaim_reent+0x68>
 8004dbe:	4620      	mov	r0, r4
 8004dc0:	f000 f856 	bl	8004e70 <_free_r>
 8004dc4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004dc6:	b111      	cbz	r1, 8004dce <_reclaim_reent+0x72>
 8004dc8:	4620      	mov	r0, r4
 8004dca:	f000 f851 	bl	8004e70 <_free_r>
 8004dce:	6a23      	ldr	r3, [r4, #32]
 8004dd0:	b1b3      	cbz	r3, 8004e00 <_reclaim_reent+0xa4>
 8004dd2:	4620      	mov	r0, r4
 8004dd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004dd8:	4718      	bx	r3
 8004dda:	5949      	ldr	r1, [r1, r5]
 8004ddc:	b941      	cbnz	r1, 8004df0 <_reclaim_reent+0x94>
 8004dde:	3504      	adds	r5, #4
 8004de0:	69e3      	ldr	r3, [r4, #28]
 8004de2:	2d80      	cmp	r5, #128	; 0x80
 8004de4:	68d9      	ldr	r1, [r3, #12]
 8004de6:	d1f8      	bne.n	8004dda <_reclaim_reent+0x7e>
 8004de8:	4620      	mov	r0, r4
 8004dea:	f000 f841 	bl	8004e70 <_free_r>
 8004dee:	e7c0      	b.n	8004d72 <_reclaim_reent+0x16>
 8004df0:	680e      	ldr	r6, [r1, #0]
 8004df2:	4620      	mov	r0, r4
 8004df4:	f000 f83c 	bl	8004e70 <_free_r>
 8004df8:	4631      	mov	r1, r6
 8004dfa:	e7ef      	b.n	8004ddc <_reclaim_reent+0x80>
 8004dfc:	2500      	movs	r5, #0
 8004dfe:	e7ef      	b.n	8004de0 <_reclaim_reent+0x84>
 8004e00:	bd70      	pop	{r4, r5, r6, pc}
 8004e02:	bf00      	nop
 8004e04:	2000005c 	.word	0x2000005c

08004e08 <__libc_init_array>:
 8004e08:	b570      	push	{r4, r5, r6, lr}
 8004e0a:	4d0d      	ldr	r5, [pc, #52]	; (8004e40 <__libc_init_array+0x38>)
 8004e0c:	4c0d      	ldr	r4, [pc, #52]	; (8004e44 <__libc_init_array+0x3c>)
 8004e0e:	1b64      	subs	r4, r4, r5
 8004e10:	10a4      	asrs	r4, r4, #2
 8004e12:	2600      	movs	r6, #0
 8004e14:	42a6      	cmp	r6, r4
 8004e16:	d109      	bne.n	8004e2c <__libc_init_array+0x24>
 8004e18:	4d0b      	ldr	r5, [pc, #44]	; (8004e48 <__libc_init_array+0x40>)
 8004e1a:	4c0c      	ldr	r4, [pc, #48]	; (8004e4c <__libc_init_array+0x44>)
 8004e1c:	f000 f880 	bl	8004f20 <_init>
 8004e20:	1b64      	subs	r4, r4, r5
 8004e22:	10a4      	asrs	r4, r4, #2
 8004e24:	2600      	movs	r6, #0
 8004e26:	42a6      	cmp	r6, r4
 8004e28:	d105      	bne.n	8004e36 <__libc_init_array+0x2e>
 8004e2a:	bd70      	pop	{r4, r5, r6, pc}
 8004e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e30:	4798      	blx	r3
 8004e32:	3601      	adds	r6, #1
 8004e34:	e7ee      	b.n	8004e14 <__libc_init_array+0xc>
 8004e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e3a:	4798      	blx	r3
 8004e3c:	3601      	adds	r6, #1
 8004e3e:	e7f2      	b.n	8004e26 <__libc_init_array+0x1e>
 8004e40:	08004fb4 	.word	0x08004fb4
 8004e44:	08004fb4 	.word	0x08004fb4
 8004e48:	08004fb4 	.word	0x08004fb4
 8004e4c:	08004fb8 	.word	0x08004fb8

08004e50 <__retarget_lock_acquire_recursive>:
 8004e50:	4770      	bx	lr

08004e52 <__retarget_lock_release_recursive>:
 8004e52:	4770      	bx	lr

08004e54 <memcpy>:
 8004e54:	440a      	add	r2, r1
 8004e56:	4291      	cmp	r1, r2
 8004e58:	f100 33ff 	add.w	r3, r0, #4294967295
 8004e5c:	d100      	bne.n	8004e60 <memcpy+0xc>
 8004e5e:	4770      	bx	lr
 8004e60:	b510      	push	{r4, lr}
 8004e62:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004e66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004e6a:	4291      	cmp	r1, r2
 8004e6c:	d1f9      	bne.n	8004e62 <memcpy+0xe>
 8004e6e:	bd10      	pop	{r4, pc}

08004e70 <_free_r>:
 8004e70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004e72:	2900      	cmp	r1, #0
 8004e74:	d044      	beq.n	8004f00 <_free_r+0x90>
 8004e76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e7a:	9001      	str	r0, [sp, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f1a1 0404 	sub.w	r4, r1, #4
 8004e82:	bfb8      	it	lt
 8004e84:	18e4      	addlt	r4, r4, r3
 8004e86:	f000 f83f 	bl	8004f08 <__malloc_lock>
 8004e8a:	4a1e      	ldr	r2, [pc, #120]	; (8004f04 <_free_r+0x94>)
 8004e8c:	9801      	ldr	r0, [sp, #4]
 8004e8e:	6813      	ldr	r3, [r2, #0]
 8004e90:	b933      	cbnz	r3, 8004ea0 <_free_r+0x30>
 8004e92:	6063      	str	r3, [r4, #4]
 8004e94:	6014      	str	r4, [r2, #0]
 8004e96:	b003      	add	sp, #12
 8004e98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004e9c:	f000 b83a 	b.w	8004f14 <__malloc_unlock>
 8004ea0:	42a3      	cmp	r3, r4
 8004ea2:	d908      	bls.n	8004eb6 <_free_r+0x46>
 8004ea4:	6825      	ldr	r5, [r4, #0]
 8004ea6:	1961      	adds	r1, r4, r5
 8004ea8:	428b      	cmp	r3, r1
 8004eaa:	bf01      	itttt	eq
 8004eac:	6819      	ldreq	r1, [r3, #0]
 8004eae:	685b      	ldreq	r3, [r3, #4]
 8004eb0:	1949      	addeq	r1, r1, r5
 8004eb2:	6021      	streq	r1, [r4, #0]
 8004eb4:	e7ed      	b.n	8004e92 <_free_r+0x22>
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	b10b      	cbz	r3, 8004ec0 <_free_r+0x50>
 8004ebc:	42a3      	cmp	r3, r4
 8004ebe:	d9fa      	bls.n	8004eb6 <_free_r+0x46>
 8004ec0:	6811      	ldr	r1, [r2, #0]
 8004ec2:	1855      	adds	r5, r2, r1
 8004ec4:	42a5      	cmp	r5, r4
 8004ec6:	d10b      	bne.n	8004ee0 <_free_r+0x70>
 8004ec8:	6824      	ldr	r4, [r4, #0]
 8004eca:	4421      	add	r1, r4
 8004ecc:	1854      	adds	r4, r2, r1
 8004ece:	42a3      	cmp	r3, r4
 8004ed0:	6011      	str	r1, [r2, #0]
 8004ed2:	d1e0      	bne.n	8004e96 <_free_r+0x26>
 8004ed4:	681c      	ldr	r4, [r3, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	6053      	str	r3, [r2, #4]
 8004eda:	440c      	add	r4, r1
 8004edc:	6014      	str	r4, [r2, #0]
 8004ede:	e7da      	b.n	8004e96 <_free_r+0x26>
 8004ee0:	d902      	bls.n	8004ee8 <_free_r+0x78>
 8004ee2:	230c      	movs	r3, #12
 8004ee4:	6003      	str	r3, [r0, #0]
 8004ee6:	e7d6      	b.n	8004e96 <_free_r+0x26>
 8004ee8:	6825      	ldr	r5, [r4, #0]
 8004eea:	1961      	adds	r1, r4, r5
 8004eec:	428b      	cmp	r3, r1
 8004eee:	bf04      	itt	eq
 8004ef0:	6819      	ldreq	r1, [r3, #0]
 8004ef2:	685b      	ldreq	r3, [r3, #4]
 8004ef4:	6063      	str	r3, [r4, #4]
 8004ef6:	bf04      	itt	eq
 8004ef8:	1949      	addeq	r1, r1, r5
 8004efa:	6021      	streq	r1, [r4, #0]
 8004efc:	6054      	str	r4, [r2, #4]
 8004efe:	e7ca      	b.n	8004e96 <_free_r+0x26>
 8004f00:	b003      	add	sp, #12
 8004f02:	bd30      	pop	{r4, r5, pc}
 8004f04:	20004c48 	.word	0x20004c48

08004f08 <__malloc_lock>:
 8004f08:	4801      	ldr	r0, [pc, #4]	; (8004f10 <__malloc_lock+0x8>)
 8004f0a:	f7ff bfa1 	b.w	8004e50 <__retarget_lock_acquire_recursive>
 8004f0e:	bf00      	nop
 8004f10:	20004c44 	.word	0x20004c44

08004f14 <__malloc_unlock>:
 8004f14:	4801      	ldr	r0, [pc, #4]	; (8004f1c <__malloc_unlock+0x8>)
 8004f16:	f7ff bf9c 	b.w	8004e52 <__retarget_lock_release_recursive>
 8004f1a:	bf00      	nop
 8004f1c:	20004c44 	.word	0x20004c44

08004f20 <_init>:
 8004f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f22:	bf00      	nop
 8004f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f26:	bc08      	pop	{r3}
 8004f28:	469e      	mov	lr, r3
 8004f2a:	4770      	bx	lr

08004f2c <_fini>:
 8004f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f2e:	bf00      	nop
 8004f30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f32:	bc08      	pop	{r3}
 8004f34:	469e      	mov	lr, r3
 8004f36:	4770      	bx	lr
