

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Sun Nov 20 17:08:46 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemv-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2126|     2126|  21.260 us|  21.260 us|  2126|  2126|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_132_1_fu_58                   |compute_Pipeline_VITIS_LOOP_132_1                   |       67|       67|   0.670 us|   0.670 us|    67|    67|       no|
        |grp_compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3_fu_68  |compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3  |     2055|     2055|  20.550 us|  20.550 us|  2055|  2055|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    10|     606|     665|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     241|    -|
|Register         |        -|     -|      39|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    10|     645|     906|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_132_1_fu_58                   |compute_Pipeline_VITIS_LOOP_132_1                   |        0|   0|   34|   80|    0|
    |grp_compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3_fu_68  |compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3  |        0|   8|  508|  551|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U60                             |hmul_16ns_16ns_16_2_max_dsp_1                       |        0|   2|   64|   34|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                    |        0|  10|  606|  665|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  31|          6|    1|          6|
    |grp_fu_106_ce          |  14|          3|    1|          3|
    |grp_fu_106_p0          |  14|          3|   16|         48|
    |grp_fu_106_p1          |  14|          3|   16|         48|
    |reg_file_7_0_address0  |  14|          3|   11|         33|
    |reg_file_7_0_address1  |  14|          3|   11|         33|
    |reg_file_7_0_ce0       |  14|          3|    1|          3|
    |reg_file_7_0_ce1       |  14|          3|    1|          3|
    |reg_file_7_0_d0        |  14|          3|   16|         48|
    |reg_file_7_0_we0       |  14|          3|    1|          3|
    |reg_file_7_1_address0  |  14|          3|   11|         33|
    |reg_file_7_1_address1  |  14|          3|   11|         33|
    |reg_file_7_1_ce0       |  14|          3|    1|          3|
    |reg_file_7_1_ce1       |  14|          3|    1|          3|
    |reg_file_7_1_d0        |  14|          3|   16|         48|
    |reg_file_7_1_we0       |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 241|         51|  116|        351|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   5|   0|    5|          0|
    |grp_compute_Pipeline_VITIS_LOOP_132_1_fu_58_ap_start_reg                   |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3_fu_68_ap_start_reg  |   1|   0|    1|          0|
    |reg_file_0_0_load_reg_101                                                  |  16|   0|   16|          0|
    |reg_file_1_0_load_reg_91                                                   |  16|   0|   16|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  39|   0|   39|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_1_0_address0  |  out|   11|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_ce0       |  out|    1|   ap_memory|  reg_file_1_0|         array|
|reg_file_1_0_q0        |   in|   16|   ap_memory|  reg_file_1_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_address1  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce1       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q1        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_address1  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce1       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q1        |   in|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_q1        |   in|   16|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_1_address0  |  out|   11|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_q1        |   in|   16|   ap_memory|  reg_file_7_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 0"   --->   Operation 6 'getelementptr' 'reg_file_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr"   --->   Operation 7 'load' 'reg_file_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 8 [1/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr"   --->   Operation 8 'load' 'reg_file_1_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_132_1, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_1_0_load"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_132_1, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_1_0_load"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0"   --->   Operation 11 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 12 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 13 [1/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr"   --->   Operation 13 'load' 'reg_file_0_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3, i16 %reg_file_6_0, i16 %reg_file_6_1, i16 %reg_file_0_0_load, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3, i16 %reg_file_6_0, i16 %reg_file_6_1, i16 %reg_file_0_0_load, i16 %reg_file_7_1, i16 %reg_file_7_0, i16 %reg_file_2_1, i16 %reg_file_2_0"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln145 = ret" [gemv-max-throughput/src/correlation.cpp:145]   --->   Operation 24 'ret' 'ret_ln145' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_6_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_6_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ reg_file_7_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_7_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reg_file_1_0_addr (getelementptr) [ 001000]
reg_file_1_0_load (load         ) [ 000100]
call_ln0          (call         ) [ 000000]
reg_file_0_0_addr (getelementptr) [ 000010]
reg_file_0_0_load (load         ) [ 000001]
specmemcore_ln0   (specmemcore  ) [ 000000]
specmemcore_ln0   (specmemcore  ) [ 000000]
specmemcore_ln0   (specmemcore  ) [ 000000]
specmemcore_ln0   (specmemcore  ) [ 000000]
specmemcore_ln0   (specmemcore  ) [ 000000]
specmemcore_ln0   (specmemcore  ) [ 000000]
specmemcore_ln0   (specmemcore  ) [ 000000]
specmemcore_ln0   (specmemcore  ) [ 000000]
call_ln0          (call         ) [ 000000]
ret_ln145         (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_1_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="reg_file_6_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="reg_file_6_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="reg_file_7_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="reg_file_7_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_132_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="reg_file_1_0_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="16" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_1_0_addr/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_access_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="11" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="41" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="42" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_1_0_load/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="reg_file_0_0_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_0_0_addr/3 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="11" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_0_0_load/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_132_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="0" index="3" bw="16" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="0" index="3" bw="16" slack="0"/>
<pin id="73" dir="0" index="4" bw="16" slack="0"/>
<pin id="74" dir="0" index="5" bw="16" slack="0"/>
<pin id="75" dir="0" index="6" bw="16" slack="0"/>
<pin id="76" dir="0" index="7" bw="16" slack="0"/>
<pin id="77" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="reg_file_1_0_addr_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="1"/>
<pin id="88" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_addr "/>
</bind>
</comp>

<comp id="91" class="1005" name="reg_file_1_0_load_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="1"/>
<pin id="93" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_1_0_load "/>
</bind>
</comp>

<comp id="96" class="1005" name="reg_file_0_0_addr_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="1"/>
<pin id="98" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_addr "/>
</bind>
</comp>

<comp id="101" class="1005" name="reg_file_0_0_load_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="1"/>
<pin id="103" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_0_0_load "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul/2 tmp_1_mid2/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="16" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="16" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="43"><net_src comp="30" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="44" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="67"><net_src comp="38" pin="3"/><net_sink comp="58" pin=3"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="52" pin="3"/><net_sink comp="68" pin=3"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="83"><net_src comp="12" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="68" pin=6"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="68" pin=7"/></net>

<net id="89"><net_src comp="30" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="38" pin=0"/></net>

<net id="94"><net_src comp="38" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="99"><net_src comp="44" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="104"><net_src comp="52" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="68" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_7_0 | {2 3 4 5 }
	Port: reg_file_7_1 | {2 3 4 5 }
 - Input state : 
	Port: compute : reg_file_0_0 | {3 4 }
	Port: compute : reg_file_1_0 | {1 2 }
	Port: compute : reg_file_2_0 | {4 5 }
	Port: compute : reg_file_2_1 | {4 5 }
	Port: compute : reg_file_6_0 | {4 5 }
	Port: compute : reg_file_6_1 | {4 5 }
	Port: compute : reg_file_7_0 | {2 3 4 5 }
	Port: compute : reg_file_7_1 | {2 3 4 5 }
  - Chain level:
	State 1
		reg_file_1_0_load : 1
	State 2
		call_ln0 : 1
	State 3
		reg_file_0_0_load : 1
	State 4
		call_ln0 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   call   |          grp_compute_Pipeline_VITIS_LOOP_132_1_fu_58         |    2    |  1.281  |   127   |    94   |
|          | grp_compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3_fu_68 |    10   |  6.405  |   675   |   595   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   hmul   |                          grp_fu_106                          |    2    |    0    |    64   |    34   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |    14   |  7.686  |   866   |   723   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| reg_file_0_0_addr_reg_96|   11   |
|reg_file_0_0_load_reg_101|   16   |
| reg_file_1_0_addr_reg_86|   11   |
| reg_file_1_0_load_reg_91|   16   |
+-------------------------+--------+
|          Total          |   54   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_access_fu_38                       |  p0  |   2  |  11  |   22   ||    9    |
|                       grp_access_fu_52                       |  p0  |   2  |  11  |   22   ||    9    |
|          grp_compute_Pipeline_VITIS_LOOP_132_1_fu_58         |  p3  |   2  |  16  |   32   ||    9    |
| grp_compute_Pipeline_VITIS_LOOP_136_2_VITIS_LOOP_138_3_fu_68 |  p3  |   2  |  16  |   32   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   108  ||  1.708  ||    36   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    7   |   866  |   723  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   54   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    9   |   920  |   759  |
+-----------+--------+--------+--------+--------+
