// Seed: 3225432049
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
  ;
endmodule
module module_1 #(
    parameter id_1  = 32'd20,
    parameter id_13 = 32'd46,
    parameter id_9  = 32'd13
) (
    output wor id_0,
    input tri _id_1,
    input tri id_2,
    input wand id_3,
    output supply0 id_4,
    output tri id_5,
    input wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    output wor _id_9,
    input wand id_10,
    input wire id_11,
    input wire id_12
    , id_20,
    input supply1 _id_13,
    input tri0 id_14,
    output wire id_15,
    input tri id_16,
    input supply1 id_17,
    output wor id_18
);
  assign id_4 = id_6;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  wire id_21;
  logic [id_9 : 1 'b0 <  id_9  #  (  .  id_13  (  id_1  )  )] id_22 = id_22 - id_14;
endmodule
