
ectoskeleton.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c144  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000106c  0801c418  0801c418  0001d418  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801d484  0801d484  0001e484  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801d48c  0801d48c  0001e48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801d490  0801d490  0001e490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000020c  24000000  0801d494  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000f508  2400020c  0801d6a0  0001f20c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400f714  0801d6a0  0001f714  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001f20c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003f6d4  00000000  00000000  0001f23a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00008191  00000000  00000000  0005e90e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002d00  00000000  00000000  00066aa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000022d6  00000000  00000000  000697a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000403ed  00000000  00000000  0006ba76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003fe18  00000000  00000000  000abe63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001851ae  00000000  00000000  000ebc7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00270e29  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000d158  00000000  00000000  00270e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000051  00000000  00000000  0027dfc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	2400020c 	.word	0x2400020c
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801c3fc 	.word	0x0801c3fc

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000210 	.word	0x24000210
 800030c:	0801c3fc 	.word	0x0801c3fc

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b96a 	b.w	80006ac <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	460c      	mov	r4, r1
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d14e      	bne.n	800049a <__udivmoddi4+0xaa>
 80003fc:	4694      	mov	ip, r2
 80003fe:	458c      	cmp	ip, r1
 8000400:	4686      	mov	lr, r0
 8000402:	fab2 f282 	clz	r2, r2
 8000406:	d962      	bls.n	80004ce <__udivmoddi4+0xde>
 8000408:	b14a      	cbz	r2, 800041e <__udivmoddi4+0x2e>
 800040a:	f1c2 0320 	rsb	r3, r2, #32
 800040e:	4091      	lsls	r1, r2
 8000410:	fa20 f303 	lsr.w	r3, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	4319      	orrs	r1, r3
 800041a:	fa00 fe02 	lsl.w	lr, r0, r2
 800041e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000422:	fa1f f68c 	uxth.w	r6, ip
 8000426:	fbb1 f4f7 	udiv	r4, r1, r7
 800042a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800042e:	fb07 1114 	mls	r1, r7, r4, r1
 8000432:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000436:	fb04 f106 	mul.w	r1, r4, r6
 800043a:	4299      	cmp	r1, r3
 800043c:	d90a      	bls.n	8000454 <__udivmoddi4+0x64>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f104 30ff 	add.w	r0, r4, #4294967295
 8000446:	f080 8112 	bcs.w	800066e <__udivmoddi4+0x27e>
 800044a:	4299      	cmp	r1, r3
 800044c:	f240 810f 	bls.w	800066e <__udivmoddi4+0x27e>
 8000450:	3c02      	subs	r4, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a59      	subs	r1, r3, r1
 8000456:	fa1f f38e 	uxth.w	r3, lr
 800045a:	fbb1 f0f7 	udiv	r0, r1, r7
 800045e:	fb07 1110 	mls	r1, r7, r0, r1
 8000462:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000466:	fb00 f606 	mul.w	r6, r0, r6
 800046a:	429e      	cmp	r6, r3
 800046c:	d90a      	bls.n	8000484 <__udivmoddi4+0x94>
 800046e:	eb1c 0303 	adds.w	r3, ip, r3
 8000472:	f100 31ff 	add.w	r1, r0, #4294967295
 8000476:	f080 80fc 	bcs.w	8000672 <__udivmoddi4+0x282>
 800047a:	429e      	cmp	r6, r3
 800047c:	f240 80f9 	bls.w	8000672 <__udivmoddi4+0x282>
 8000480:	4463      	add	r3, ip
 8000482:	3802      	subs	r0, #2
 8000484:	1b9b      	subs	r3, r3, r6
 8000486:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800048a:	2100      	movs	r1, #0
 800048c:	b11d      	cbz	r5, 8000496 <__udivmoddi4+0xa6>
 800048e:	40d3      	lsrs	r3, r2
 8000490:	2200      	movs	r2, #0
 8000492:	e9c5 3200 	strd	r3, r2, [r5]
 8000496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049a:	428b      	cmp	r3, r1
 800049c:	d905      	bls.n	80004aa <__udivmoddi4+0xba>
 800049e:	b10d      	cbz	r5, 80004a4 <__udivmoddi4+0xb4>
 80004a0:	e9c5 0100 	strd	r0, r1, [r5]
 80004a4:	2100      	movs	r1, #0
 80004a6:	4608      	mov	r0, r1
 80004a8:	e7f5      	b.n	8000496 <__udivmoddi4+0xa6>
 80004aa:	fab3 f183 	clz	r1, r3
 80004ae:	2900      	cmp	r1, #0
 80004b0:	d146      	bne.n	8000540 <__udivmoddi4+0x150>
 80004b2:	42a3      	cmp	r3, r4
 80004b4:	d302      	bcc.n	80004bc <__udivmoddi4+0xcc>
 80004b6:	4290      	cmp	r0, r2
 80004b8:	f0c0 80f0 	bcc.w	800069c <__udivmoddi4+0x2ac>
 80004bc:	1a86      	subs	r6, r0, r2
 80004be:	eb64 0303 	sbc.w	r3, r4, r3
 80004c2:	2001      	movs	r0, #1
 80004c4:	2d00      	cmp	r5, #0
 80004c6:	d0e6      	beq.n	8000496 <__udivmoddi4+0xa6>
 80004c8:	e9c5 6300 	strd	r6, r3, [r5]
 80004cc:	e7e3      	b.n	8000496 <__udivmoddi4+0xa6>
 80004ce:	2a00      	cmp	r2, #0
 80004d0:	f040 8090 	bne.w	80005f4 <__udivmoddi4+0x204>
 80004d4:	eba1 040c 	sub.w	r4, r1, ip
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa1f f78c 	uxth.w	r7, ip
 80004e0:	2101      	movs	r1, #1
 80004e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004ea:	fb08 4416 	mls	r4, r8, r6, r4
 80004ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004f2:	fb07 f006 	mul.w	r0, r7, r6
 80004f6:	4298      	cmp	r0, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x11c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000502:	d202      	bcs.n	800050a <__udivmoddi4+0x11a>
 8000504:	4298      	cmp	r0, r3
 8000506:	f200 80cd 	bhi.w	80006a4 <__udivmoddi4+0x2b4>
 800050a:	4626      	mov	r6, r4
 800050c:	1a1c      	subs	r4, r3, r0
 800050e:	fa1f f38e 	uxth.w	r3, lr
 8000512:	fbb4 f0f8 	udiv	r0, r4, r8
 8000516:	fb08 4410 	mls	r4, r8, r0, r4
 800051a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800051e:	fb00 f707 	mul.w	r7, r0, r7
 8000522:	429f      	cmp	r7, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x148>
 8000526:	eb1c 0303 	adds.w	r3, ip, r3
 800052a:	f100 34ff 	add.w	r4, r0, #4294967295
 800052e:	d202      	bcs.n	8000536 <__udivmoddi4+0x146>
 8000530:	429f      	cmp	r7, r3
 8000532:	f200 80b0 	bhi.w	8000696 <__udivmoddi4+0x2a6>
 8000536:	4620      	mov	r0, r4
 8000538:	1bdb      	subs	r3, r3, r7
 800053a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800053e:	e7a5      	b.n	800048c <__udivmoddi4+0x9c>
 8000540:	f1c1 0620 	rsb	r6, r1, #32
 8000544:	408b      	lsls	r3, r1
 8000546:	fa22 f706 	lsr.w	r7, r2, r6
 800054a:	431f      	orrs	r7, r3
 800054c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000550:	fa04 f301 	lsl.w	r3, r4, r1
 8000554:	ea43 030c 	orr.w	r3, r3, ip
 8000558:	40f4      	lsrs	r4, r6
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	0c38      	lsrs	r0, r7, #16
 8000560:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000564:	fbb4 fef0 	udiv	lr, r4, r0
 8000568:	fa1f fc87 	uxth.w	ip, r7
 800056c:	fb00 441e 	mls	r4, r0, lr, r4
 8000570:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000574:	fb0e f90c 	mul.w	r9, lr, ip
 8000578:	45a1      	cmp	r9, r4
 800057a:	fa02 f201 	lsl.w	r2, r2, r1
 800057e:	d90a      	bls.n	8000596 <__udivmoddi4+0x1a6>
 8000580:	193c      	adds	r4, r7, r4
 8000582:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000586:	f080 8084 	bcs.w	8000692 <__udivmoddi4+0x2a2>
 800058a:	45a1      	cmp	r9, r4
 800058c:	f240 8081 	bls.w	8000692 <__udivmoddi4+0x2a2>
 8000590:	f1ae 0e02 	sub.w	lr, lr, #2
 8000594:	443c      	add	r4, r7
 8000596:	eba4 0409 	sub.w	r4, r4, r9
 800059a:	fa1f f983 	uxth.w	r9, r3
 800059e:	fbb4 f3f0 	udiv	r3, r4, r0
 80005a2:	fb00 4413 	mls	r4, r0, r3, r4
 80005a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80005aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80005ae:	45a4      	cmp	ip, r4
 80005b0:	d907      	bls.n	80005c2 <__udivmoddi4+0x1d2>
 80005b2:	193c      	adds	r4, r7, r4
 80005b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80005b8:	d267      	bcs.n	800068a <__udivmoddi4+0x29a>
 80005ba:	45a4      	cmp	ip, r4
 80005bc:	d965      	bls.n	800068a <__udivmoddi4+0x29a>
 80005be:	3b02      	subs	r3, #2
 80005c0:	443c      	add	r4, r7
 80005c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80005c6:	fba0 9302 	umull	r9, r3, r0, r2
 80005ca:	eba4 040c 	sub.w	r4, r4, ip
 80005ce:	429c      	cmp	r4, r3
 80005d0:	46ce      	mov	lr, r9
 80005d2:	469c      	mov	ip, r3
 80005d4:	d351      	bcc.n	800067a <__udivmoddi4+0x28a>
 80005d6:	d04e      	beq.n	8000676 <__udivmoddi4+0x286>
 80005d8:	b155      	cbz	r5, 80005f0 <__udivmoddi4+0x200>
 80005da:	ebb8 030e 	subs.w	r3, r8, lr
 80005de:	eb64 040c 	sbc.w	r4, r4, ip
 80005e2:	fa04 f606 	lsl.w	r6, r4, r6
 80005e6:	40cb      	lsrs	r3, r1
 80005e8:	431e      	orrs	r6, r3
 80005ea:	40cc      	lsrs	r4, r1
 80005ec:	e9c5 6400 	strd	r6, r4, [r5]
 80005f0:	2100      	movs	r1, #0
 80005f2:	e750      	b.n	8000496 <__udivmoddi4+0xa6>
 80005f4:	f1c2 0320 	rsb	r3, r2, #32
 80005f8:	fa20 f103 	lsr.w	r1, r0, r3
 80005fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000600:	fa24 f303 	lsr.w	r3, r4, r3
 8000604:	4094      	lsls	r4, r2
 8000606:	430c      	orrs	r4, r1
 8000608:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800060c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000610:	fa1f f78c 	uxth.w	r7, ip
 8000614:	fbb3 f0f8 	udiv	r0, r3, r8
 8000618:	fb08 3110 	mls	r1, r8, r0, r3
 800061c:	0c23      	lsrs	r3, r4, #16
 800061e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000622:	fb00 f107 	mul.w	r1, r0, r7
 8000626:	4299      	cmp	r1, r3
 8000628:	d908      	bls.n	800063c <__udivmoddi4+0x24c>
 800062a:	eb1c 0303 	adds.w	r3, ip, r3
 800062e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000632:	d22c      	bcs.n	800068e <__udivmoddi4+0x29e>
 8000634:	4299      	cmp	r1, r3
 8000636:	d92a      	bls.n	800068e <__udivmoddi4+0x29e>
 8000638:	3802      	subs	r0, #2
 800063a:	4463      	add	r3, ip
 800063c:	1a5b      	subs	r3, r3, r1
 800063e:	b2a4      	uxth	r4, r4
 8000640:	fbb3 f1f8 	udiv	r1, r3, r8
 8000644:	fb08 3311 	mls	r3, r8, r1, r3
 8000648:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800064c:	fb01 f307 	mul.w	r3, r1, r7
 8000650:	42a3      	cmp	r3, r4
 8000652:	d908      	bls.n	8000666 <__udivmoddi4+0x276>
 8000654:	eb1c 0404 	adds.w	r4, ip, r4
 8000658:	f101 36ff 	add.w	r6, r1, #4294967295
 800065c:	d213      	bcs.n	8000686 <__udivmoddi4+0x296>
 800065e:	42a3      	cmp	r3, r4
 8000660:	d911      	bls.n	8000686 <__udivmoddi4+0x296>
 8000662:	3902      	subs	r1, #2
 8000664:	4464      	add	r4, ip
 8000666:	1ae4      	subs	r4, r4, r3
 8000668:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800066c:	e739      	b.n	80004e2 <__udivmoddi4+0xf2>
 800066e:	4604      	mov	r4, r0
 8000670:	e6f0      	b.n	8000454 <__udivmoddi4+0x64>
 8000672:	4608      	mov	r0, r1
 8000674:	e706      	b.n	8000484 <__udivmoddi4+0x94>
 8000676:	45c8      	cmp	r8, r9
 8000678:	d2ae      	bcs.n	80005d8 <__udivmoddi4+0x1e8>
 800067a:	ebb9 0e02 	subs.w	lr, r9, r2
 800067e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000682:	3801      	subs	r0, #1
 8000684:	e7a8      	b.n	80005d8 <__udivmoddi4+0x1e8>
 8000686:	4631      	mov	r1, r6
 8000688:	e7ed      	b.n	8000666 <__udivmoddi4+0x276>
 800068a:	4603      	mov	r3, r0
 800068c:	e799      	b.n	80005c2 <__udivmoddi4+0x1d2>
 800068e:	4630      	mov	r0, r6
 8000690:	e7d4      	b.n	800063c <__udivmoddi4+0x24c>
 8000692:	46d6      	mov	lr, sl
 8000694:	e77f      	b.n	8000596 <__udivmoddi4+0x1a6>
 8000696:	4463      	add	r3, ip
 8000698:	3802      	subs	r0, #2
 800069a:	e74d      	b.n	8000538 <__udivmoddi4+0x148>
 800069c:	4606      	mov	r6, r0
 800069e:	4623      	mov	r3, r4
 80006a0:	4608      	mov	r0, r1
 80006a2:	e70f      	b.n	80004c4 <__udivmoddi4+0xd4>
 80006a4:	3e02      	subs	r6, #2
 80006a6:	4463      	add	r3, ip
 80006a8:	e730      	b.n	800050c <__udivmoddi4+0x11c>
 80006aa:	bf00      	nop

080006ac <__aeabi_idiv0>:
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop

080006b0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b08c      	sub	sp, #48	@ 0x30
 80006b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006ba:	2200      	movs	r2, #0
 80006bc:	601a      	str	r2, [r3, #0]
 80006be:	605a      	str	r2, [r3, #4]
 80006c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006c2:	463b      	mov	r3, r7
 80006c4:	2224      	movs	r2, #36	@ 0x24
 80006c6:	2100      	movs	r1, #0
 80006c8:	4618      	mov	r0, r3
 80006ca:	f019 f9f1 	bl	8019ab0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ce:	4b34      	ldr	r3, [pc, #208]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006d0:	4a34      	ldr	r2, [pc, #208]	@ (80007a4 <MX_ADC1_Init+0xf4>)
 80006d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006d4:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80006da:	4b31      	ldr	r3, [pc, #196]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006e0:	4b2f      	ldr	r3, [pc, #188]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006e6:	4b2e      	ldr	r3, [pc, #184]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006e8:	2204      	movs	r2, #4
 80006ea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006ec:	4b2c      	ldr	r3, [pc, #176]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006f2:	4b2b      	ldr	r3, [pc, #172]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80006f8:	4b29      	ldr	r3, [pc, #164]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80006fe:	4b28      	ldr	r3, [pc, #160]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000700:	2201      	movs	r2, #1
 8000702:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 8000706:	4b26      	ldr	r3, [pc, #152]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000708:	2201      	movs	r2, #1
 800070a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800070c:	4b24      	ldr	r3, [pc, #144]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800070e:	2200      	movs	r2, #0
 8000710:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000712:	4b23      	ldr	r3, [pc, #140]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000714:	2200      	movs	r2, #0
 8000716:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000718:	4b21      	ldr	r3, [pc, #132]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800071a:	2203      	movs	r2, #3
 800071c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800071e:	4b20      	ldr	r3, [pc, #128]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000720:	2200      	movs	r2, #0
 8000722:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000724:	4b1e      	ldr	r3, [pc, #120]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000726:	2200      	movs	r2, #0
 8000728:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 800072a:	4b1d      	ldr	r3, [pc, #116]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800072c:	2200      	movs	r2, #0
 800072e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000732:	4b1b      	ldr	r3, [pc, #108]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000734:	2201      	movs	r2, #1
 8000736:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000738:	4819      	ldr	r0, [pc, #100]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 800073a:	f002 feb9 	bl	80034b0 <HAL_ADC_Init>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000744:	f000 fee0 	bl	8001508 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000748:	2300      	movs	r3, #0
 800074a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800074c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000750:	4619      	mov	r1, r3
 8000752:	4813      	ldr	r0, [pc, #76]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000754:	f004 f8b4 	bl	80048c0 <HAL_ADCEx_MultiModeConfigChannel>
 8000758:	4603      	mov	r3, r0
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800075e:	f000 fed3 	bl	8001508 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000762:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <MX_ADC1_Init+0xf8>)
 8000764:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000766:	2306      	movs	r3, #6
 8000768:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800076e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000772:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000774:	2304      	movs	r3, #4
 8000776:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000778:	2300      	movs	r3, #0
 800077a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 800077c:	2300      	movs	r3, #0
 800077e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000782:	463b      	mov	r3, r7
 8000784:	4619      	mov	r1, r3
 8000786:	4806      	ldr	r0, [pc, #24]	@ (80007a0 <MX_ADC1_Init+0xf0>)
 8000788:	f003 f994 	bl	8003ab4 <HAL_ADC_ConfigChannel>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000792:	f000 feb9 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	3730      	adds	r7, #48	@ 0x30
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	24000228 	.word	0x24000228
 80007a4:	40022000 	.word	0x40022000
 80007a8:	43210000 	.word	0x43210000

080007ac <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b0b8      	sub	sp, #224	@ 0xe0
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
 80007bc:	605a      	str	r2, [r3, #4]
 80007be:	609a      	str	r2, [r3, #8]
 80007c0:	60da      	str	r2, [r3, #12]
 80007c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007c4:	f107 0310 	add.w	r3, r7, #16
 80007c8:	22b8      	movs	r2, #184	@ 0xb8
 80007ca:	2100      	movs	r1, #0
 80007cc:	4618      	mov	r0, r3
 80007ce:	f019 f96f 	bl	8019ab0 <memset>
  if(adcHandle->Instance==ADC1)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4a43      	ldr	r2, [pc, #268]	@ (80008e4 <HAL_ADC_MspInit+0x138>)
 80007d8:	4293      	cmp	r3, r2
 80007da:	d17e      	bne.n	80008da <HAL_ADC_MspInit+0x12e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007dc:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007e0:	f04f 0300 	mov.w	r3, #0
 80007e4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2M = 3;
 80007e8:	2303      	movs	r3, #3
 80007ea:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2N = 15;
 80007ec:	230f      	movs	r3, #15
 80007ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80007f0:	2302      	movs	r3, #2
 80007f2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80007f4:	2302      	movs	r3, #2
 80007f6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80007f8:	2302      	movs	r3, #2
 80007fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80007fc:	23c0      	movs	r3, #192	@ 0xc0
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000800:	2300      	movs	r3, #0
 8000802:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000808:	2300      	movs	r3, #0
 800080a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	4618      	mov	r0, r3
 8000814:	f009 fd92 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <HAL_ADC_MspInit+0x76>
    {
      Error_Handler();
 800081e:	f000 fe73 	bl	8001508 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000822:	4b31      	ldr	r3, [pc, #196]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000824:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000828:	4a2f      	ldr	r2, [pc, #188]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 800082a:	f043 0320 	orr.w	r3, r3, #32
 800082e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000832:	4b2d      	ldr	r3, [pc, #180]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000834:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000838:	f003 0320 	and.w	r3, r3, #32
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000840:	4b29      	ldr	r3, [pc, #164]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000846:	4a28      	ldr	r2, [pc, #160]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000850:	4b25      	ldr	r3, [pc, #148]	@ (80008e8 <HAL_ADC_MspInit+0x13c>)
 8000852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800085e:	2301      	movs	r3, #1
 8000860:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000864:	2303      	movs	r3, #3
 8000866:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000874:	4619      	mov	r1, r3
 8000876:	481d      	ldr	r0, [pc, #116]	@ (80008ec <HAL_ADC_MspInit+0x140>)
 8000878:	f008 fa64 	bl	8008d44 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 800087c:	4b1c      	ldr	r3, [pc, #112]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 800087e:	4a1d      	ldr	r2, [pc, #116]	@ (80008f4 <HAL_ADC_MspInit+0x148>)
 8000880:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000882:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 8000884:	2209      	movs	r2, #9
 8000886:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000888:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 8000890:	2200      	movs	r2, #0
 8000892:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000894:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 8000896:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800089a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800089c:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 800089e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80008a2:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80008a4:	4b12      	ldr	r3, [pc, #72]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80008aa:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80008ac:	4b10      	ldr	r3, [pc, #64]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80008b2:	4b0f      	ldr	r3, [pc, #60]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80008b8:	4b0d      	ldr	r3, [pc, #52]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80008be:	480c      	ldr	r0, [pc, #48]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008c0:	f004 f9c0 	bl	8004c44 <HAL_DMA_Init>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_ADC_MspInit+0x122>
    {
      Error_Handler();
 80008ca:	f000 fe1d 	bl	8001508 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a07      	ldr	r2, [pc, #28]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008d2:	659a      	str	r2, [r3, #88]	@ 0x58
 80008d4:	4a06      	ldr	r2, [pc, #24]	@ (80008f0 <HAL_ADC_MspInit+0x144>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80008da:	bf00      	nop
 80008dc:	37e0      	adds	r7, #224	@ 0xe0
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40022000 	.word	0x40022000
 80008e8:	58024400 	.word	0x58024400
 80008ec:	58020000 	.word	0x58020000
 80008f0:	24000298 	.word	0x24000298
 80008f4:	40020088 	.word	0x40020088

080008f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008fe:	4b19      	ldr	r3, [pc, #100]	@ (8000964 <MX_DMA_Init+0x6c>)
 8000900:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000904:	4a17      	ldr	r2, [pc, #92]	@ (8000964 <MX_DMA_Init+0x6c>)
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800090e:	4b15      	ldr	r3, [pc, #84]	@ (8000964 <MX_DMA_Init+0x6c>)
 8000910:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	607b      	str	r3, [r7, #4]
 800091a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 800091c:	2200      	movs	r2, #0
 800091e:	2105      	movs	r1, #5
 8000920:	200b      	movs	r0, #11
 8000922:	f004 f967 	bl	8004bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000926:	200b      	movs	r0, #11
 8000928:	f004 f97e 	bl	8004c28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 800092c:	2200      	movs	r2, #0
 800092e:	2105      	movs	r1, #5
 8000930:	200c      	movs	r0, #12
 8000932:	f004 f95f 	bl	8004bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000936:	200c      	movs	r0, #12
 8000938:	f004 f976 	bl	8004c28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 800093c:	2200      	movs	r2, #0
 800093e:	2105      	movs	r1, #5
 8000940:	200d      	movs	r0, #13
 8000942:	f004 f957 	bl	8004bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000946:	200d      	movs	r0, #13
 8000948:	f004 f96e 	bl	8004c28 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2105      	movs	r1, #5
 8000950:	2010      	movs	r0, #16
 8000952:	f004 f94f 	bl	8004bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000956:	2010      	movs	r0, #16
 8000958:	f004 f966 	bl	8004c28 <HAL_NVIC_EnableIRQ>

}
 800095c:	bf00      	nop
 800095e:	3708      	adds	r7, #8
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	58024400 	.word	0x58024400

08000968 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800096c:	4b2e      	ldr	r3, [pc, #184]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800096e:	4a2f      	ldr	r2, [pc, #188]	@ (8000a2c <MX_FDCAN1_Init+0xc4>)
 8000970:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000972:	4b2d      	ldr	r3, [pc, #180]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000974:	2200      	movs	r2, #0
 8000976:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000978:	4b2b      	ldr	r3, [pc, #172]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800097a:	2200      	movs	r2, #0
 800097c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800097e:	4b2a      	ldr	r3, [pc, #168]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000980:	2201      	movs	r2, #1
 8000982:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000984:	4b28      	ldr	r3, [pc, #160]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000986:	2200      	movs	r2, #0
 8000988:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800098a:	4b27      	ldr	r3, [pc, #156]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800098c:	2201      	movs	r2, #1
 800098e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000990:	4b25      	ldr	r3, [pc, #148]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000992:	2201      	movs	r2, #1
 8000994:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 20;
 8000996:	4b24      	ldr	r3, [pc, #144]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000998:	2214      	movs	r2, #20
 800099a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 59;
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 800099e:	223b      	movs	r2, #59	@ 0x3b
 80009a0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 20;
 80009a2:	4b21      	ldr	r3, [pc, #132]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009a4:	2214      	movs	r2, #20
 80009a6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80009a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 2;
 80009ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009b0:	2202      	movs	r2, #2
 80009b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 80009b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009b6:	220d      	movs	r2, #13
 80009b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 80009ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009bc:	2202      	movs	r2, #2
 80009be:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009c0:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 4;
 80009c6:	4b18      	ldr	r3, [pc, #96]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009c8:	2204      	movs	r2, #4
 80009ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 4;
 80009cc:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009ce:	2204      	movs	r2, #4
 80009d0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 8;
 80009d2:	4b15      	ldr	r3, [pc, #84]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009d4:	2208      	movs	r2, #8
 80009d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80009d8:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009da:	2204      	movs	r2, #4
 80009dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 8;
 80009de:	4b12      	ldr	r3, [pc, #72]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009e0:	2208      	movs	r2, #8
 80009e2:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009e4:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009e6:	2204      	movs	r2, #4
 80009e8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 2;
 80009ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009ec:	2202      	movs	r2, #2
 80009ee:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80009f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009f2:	2204      	movs	r2, #4
 80009f4:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 8;
 80009f6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009f8:	2208      	movs	r2, #8
 80009fa:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 8;
 80009fc:	4b0a      	ldr	r3, [pc, #40]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 80009fe:	2208      	movs	r2, #8
 8000a00:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 8;
 8000a02:	4b09      	ldr	r3, [pc, #36]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a04:	2208      	movs	r2, #8
 8000a06:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000a08:	4b07      	ldr	r3, [pc, #28]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000a0e:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a10:	2204      	movs	r2, #4
 8000a12:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_FDCAN1_Init+0xc0>)
 8000a16:	f006 ff4d 	bl	80078b4 <HAL_FDCAN_Init>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000a20:	f000 fd72 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	24000310 	.word	0x24000310
 8000a2c:	4000a000 	.word	0x4000a000

08000a30 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b0b8      	sub	sp, #224	@ 0xe0
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	22b8      	movs	r2, #184	@ 0xb8
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f019 f82d 	bl	8019ab0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a2e      	ldr	r2, [pc, #184]	@ (8000b14 <HAL_FDCAN_MspInit+0xe4>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d155      	bne.n	8000b0c <HAL_FDCAN_MspInit+0xdc>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000a60:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000a6c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a70:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a72:	f107 0310 	add.w	r3, r7, #16
 8000a76:	4618      	mov	r0, r3
 8000a78:	f009 fc60 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8000a82:	f000 fd41 	bl	8001508 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000a86:	4b24      	ldr	r3, [pc, #144]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000a88:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a8c:	4a22      	ldr	r2, [pc, #136]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000a8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a92:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000a96:	4b20      	ldr	r3, [pc, #128]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000a98:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000a9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000aa0:	60fb      	str	r3, [r7, #12]
 8000aa2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aaa:	4a1b      	ldr	r2, [pc, #108]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000aac:	f043 0308 	orr.w	r3, r3, #8
 8000ab0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab4:	4b18      	ldr	r3, [pc, #96]	@ (8000b18 <HAL_FDCAN_MspInit+0xe8>)
 8000ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aba:	f003 0308 	and.w	r3, r3, #8
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac8:	2302      	movs	r3, #2
 8000aca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ad4:	2303      	movs	r3, #3
 8000ad6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000ada:	2309      	movs	r3, #9
 8000adc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ae0:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000ae4:	4619      	mov	r1, r3
 8000ae6:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <HAL_FDCAN_MspInit+0xec>)
 8000ae8:	f008 f92c 	bl	8008d44 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000aec:	2200      	movs	r2, #0
 8000aee:	2105      	movs	r1, #5
 8000af0:	2013      	movs	r0, #19
 8000af2:	f004 f87f 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8000af6:	2013      	movs	r0, #19
 8000af8:	f004 f896 	bl	8004c28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2105      	movs	r1, #5
 8000b00:	2015      	movs	r0, #21
 8000b02:	f004 f877 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8000b06:	2015      	movs	r0, #21
 8000b08:	f004 f88e 	bl	8004c28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000b0c:	bf00      	nop
 8000b0e:	37e0      	adds	r7, #224	@ 0xe0
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	4000a000 	.word	0x4000a000
 8000b18:	58024400 	.word	0x58024400
 8000b1c:	58020c00 	.word	0x58020c00

08000b20 <ADC_battery>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
uint32_t adc_buffer = 0;
uint8_t ADC_battery(uint32_t adc) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]

	HAL_ADC_Start_DMA(&hadc1, &adc_buffer, 1);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	493f      	ldr	r1, [pc, #252]	@ (8000c28 <ADC_battery+0x108>)
 8000b2c:	483f      	ldr	r0, [pc, #252]	@ (8000c2c <ADC_battery+0x10c>)
 8000b2e:	f002 fec7 	bl	80038c0 <HAL_ADC_Start_DMA>

	const double min_voltage = 2.02f;
 8000b32:	a32f      	add	r3, pc, #188	@ (adr r3, 8000bf0 <ADC_battery+0xd0>)
 8000b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b38:	e9c7 2304 	strd	r2, r3, [r7, #16]
    // 1. 将 ADC 值转换为电压（假设 ADC 满量程对应 3.3V）
	double voltage = (double)adc_buffer * 3.3f / 65535.0f / min_voltage * 22.2 - 0.35;
 8000b3c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c28 <ADC_battery+0x108>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	ee07 3a90 	vmov	s15, r3
 8000b44:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000b48:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 8000bf8 <ADC_battery+0xd8>
 8000b4c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b50:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 8000c00 <ADC_battery+0xe0>
 8000b54:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8000b58:	ed97 6b04 	vldr	d6, [r7, #16]
 8000b5c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000b60:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 8000c08 <ADC_battery+0xe8>
 8000b64:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b68:	ed9f 6b29 	vldr	d6, [pc, #164]	@ 8000c10 <ADC_battery+0xf0>
 8000b6c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8000b70:	ed87 7b02 	vstr	d7, [r7, #8]

	printf("voltage:%f\r\n", voltage);
 8000b74:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000b78:	482d      	ldr	r0, [pc, #180]	@ (8000c30 <ADC_battery+0x110>)
 8000b7a:	f018 fdb7 	bl	80196ec <iprintf>

    // 2. 定义电池电压有效范围

    // 3. 计算百分比（限制在 0~100%）
    double percentage = (voltage-20) / (25.2-20) * 100.0f;
 8000b7e:	ed97 7b02 	vldr	d7, [r7, #8]
 8000b82:	eeb3 6b04 	vmov.f64	d6, #52	@ 0x41a00000  20.0
 8000b86:	ee37 6b46 	vsub.f64	d6, d7, d6
 8000b8a:	ed9f 5b23 	vldr	d5, [pc, #140]	@ 8000c18 <ADC_battery+0xf8>
 8000b8e:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000b92:	ed9f 6b23 	vldr	d6, [pc, #140]	@ 8000c20 <ADC_battery+0x100>
 8000b96:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000b9a:	ed87 7b06 	vstr	d7, [r7, #24]
    if (percentage < 0.0f) percentage = 0.0f;
 8000b9e:	ed97 7b06 	vldr	d7, [r7, #24]
 8000ba2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000baa:	d505      	bpl.n	8000bb8 <ADC_battery+0x98>
 8000bac:	f04f 0200 	mov.w	r2, #0
 8000bb0:	f04f 0300 	mov.w	r3, #0
 8000bb4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if (percentage > 100.0f) percentage = 100.0f;
 8000bb8:	ed97 7b06 	vldr	d7, [r7, #24]
 8000bbc:	ed9f 6b18 	vldr	d6, [pc, #96]	@ 8000c20 <ADC_battery+0x100>
 8000bc0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8000bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bc8:	dd04      	ble.n	8000bd4 <ADC_battery+0xb4>
 8000bca:	f04f 0200 	mov.w	r2, #0
 8000bce:	4b19      	ldr	r3, [pc, #100]	@ (8000c34 <ADC_battery+0x114>)
 8000bd0:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // 4. 转换为整数百分比
    return percentage;
 8000bd4:	ed97 7b06 	vldr	d7, [r7, #24]
 8000bd8:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000bdc:	edc7 7a00 	vstr	s15, [r7]
 8000be0:	783b      	ldrb	r3, [r7, #0]
 8000be2:	b2db      	uxtb	r3, r3
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3720      	adds	r7, #32
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	f3af 8000 	nop.w
 8000bf0:	c0000000 	.word	0xc0000000
 8000bf4:	400028f5 	.word	0x400028f5
 8000bf8:	60000000 	.word	0x60000000
 8000bfc:	400a6666 	.word	0x400a6666
 8000c00:	00000000 	.word	0x00000000
 8000c04:	40efffe0 	.word	0x40efffe0
 8000c08:	33333333 	.word	0x33333333
 8000c0c:	40363333 	.word	0x40363333
 8000c10:	66666666 	.word	0x66666666
 8000c14:	3fd66666 	.word	0x3fd66666
 8000c18:	cccccccc 	.word	0xcccccccc
 8000c1c:	4014cccc 	.word	0x4014cccc
 8000c20:	00000000 	.word	0x00000000
 8000c24:	40590000 	.word	0x40590000
 8000c28:	240003c4 	.word	0x240003c4
 8000c2c:	24000228 	.word	0x24000228
 8000c30:	0801c44c 	.word	0x0801c44c
 8000c34:	40590000 	.word	0x40590000

08000c38 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c3c:	4a14      	ldr	r2, [pc, #80]	@ (8000c90 <MX_FREERTOS_Init+0x58>)
 8000c3e:	2100      	movs	r1, #0
 8000c40:	4814      	ldr	r0, [pc, #80]	@ (8000c94 <MX_FREERTOS_Init+0x5c>)
 8000c42:	f014 fb89 	bl	8015358 <osThreadNew>
 8000c46:	4603      	mov	r3, r0
 8000c48:	4a13      	ldr	r2, [pc, #76]	@ (8000c98 <MX_FREERTOS_Init+0x60>)
 8000c4a:	6013      	str	r3, [r2, #0]

  /* creation of LCDTask */
  LCDTaskHandle = osThreadNew(StartLedTask, NULL, &LCDTask_attributes);
 8000c4c:	4a13      	ldr	r2, [pc, #76]	@ (8000c9c <MX_FREERTOS_Init+0x64>)
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4813      	ldr	r0, [pc, #76]	@ (8000ca0 <MX_FREERTOS_Init+0x68>)
 8000c52:	f014 fb81 	bl	8015358 <osThreadNew>
 8000c56:	4603      	mov	r3, r0
 8000c58:	4a12      	ldr	r2, [pc, #72]	@ (8000ca4 <MX_FREERTOS_Init+0x6c>)
 8000c5a:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(StartMotorTask, NULL, &MotorTask_attributes);
 8000c5c:	4a12      	ldr	r2, [pc, #72]	@ (8000ca8 <MX_FREERTOS_Init+0x70>)
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4812      	ldr	r0, [pc, #72]	@ (8000cac <MX_FREERTOS_Init+0x74>)
 8000c62:	f014 fb79 	bl	8015358 <osThreadNew>
 8000c66:	4603      	mov	r3, r0
 8000c68:	4a11      	ldr	r2, [pc, #68]	@ (8000cb0 <MX_FREERTOS_Init+0x78>)
 8000c6a:	6013      	str	r3, [r2, #0]

  /* creation of IMUTask */
  IMUTaskHandle = osThreadNew(StartIMUTask, NULL, &IMUTask_attributes);
 8000c6c:	4a11      	ldr	r2, [pc, #68]	@ (8000cb4 <MX_FREERTOS_Init+0x7c>)
 8000c6e:	2100      	movs	r1, #0
 8000c70:	4811      	ldr	r0, [pc, #68]	@ (8000cb8 <MX_FREERTOS_Init+0x80>)
 8000c72:	f014 fb71 	bl	8015358 <osThreadNew>
 8000c76:	4603      	mov	r3, r0
 8000c78:	4a10      	ldr	r2, [pc, #64]	@ (8000cbc <MX_FREERTOS_Init+0x84>)
 8000c7a:	6013      	str	r3, [r2, #0]

  /* creation of S485Task */
  S485TaskHandle = osThreadNew(StartS485Task, NULL, &S485Task_attributes);
 8000c7c:	4a10      	ldr	r2, [pc, #64]	@ (8000cc0 <MX_FREERTOS_Init+0x88>)
 8000c7e:	2100      	movs	r1, #0
 8000c80:	4810      	ldr	r0, [pc, #64]	@ (8000cc4 <MX_FREERTOS_Init+0x8c>)
 8000c82:	f014 fb69 	bl	8015358 <osThreadNew>
 8000c86:	4603      	mov	r3, r0
 8000c88:	4a0f      	ldr	r2, [pc, #60]	@ (8000cc8 <MX_FREERTOS_Init+0x90>)
 8000c8a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c8c:	bf00      	nop
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	0801cfec 	.word	0x0801cfec
 8000c94:	08000ccd 	.word	0x08000ccd
 8000c98:	240003b0 	.word	0x240003b0
 8000c9c:	0801d010 	.word	0x0801d010
 8000ca0:	08000cdd 	.word	0x08000cdd
 8000ca4:	240003b4 	.word	0x240003b4
 8000ca8:	0801d034 	.word	0x0801d034
 8000cac:	08000d85 	.word	0x08000d85
 8000cb0:	240003b8 	.word	0x240003b8
 8000cb4:	0801d058 	.word	0x0801d058
 8000cb8:	08000d9d 	.word	0x08000d9d
 8000cbc:	240003bc 	.word	0x240003bc
 8000cc0:	0801d07c 	.word	0x0801d07c
 8000cc4:	08000e31 	.word	0x08000e31
 8000cc8:	240003c0 	.word	0x240003c0

08000ccc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000cd4:	2001      	movs	r0, #1
 8000cd6:	f014 fbd1 	bl	801547c <osDelay>
 8000cda:	e7fb      	b.n	8000cd4 <StartDefaultTask+0x8>

08000cdc <StartLedTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedTask */
void StartLedTask(void *argument)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b088      	sub	sp, #32
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedTask */
  printf("StartLEDTask\r\n");
 8000ce4:	4822      	ldr	r0, [pc, #136]	@ (8000d70 <StartLedTask+0x94>)
 8000ce6:	f018 fd69 	bl	80197bc <puts>
//  Set_LED(0,255,255,255);
//  Set_Brightness(1);
//  WS2812_Send();
  Color_TypeDef temp;

  temp.R = 0x00;
 8000cea:	2300      	movs	r3, #0
 8000cec:	777b      	strb	r3, [r7, #29]
  temp.G = 0xff;
 8000cee:	23ff      	movs	r3, #255	@ 0xff
 8000cf0:	773b      	strb	r3, [r7, #28]
  temp.B = 0x00;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	77bb      	strb	r3, [r7, #30]
  WS2812B_FillColor(0,1,&temp);
 8000cf6:	f107 031c 	add.w	r3, r7, #28
 8000cfa:	461a      	mov	r2, r3
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f014 fa68 	bl	80151d4 <WS2812B_FillColor>
  WS2812B_RefreshPixel();
 8000d04:	f014 fa32 	bl	801516c <WS2812B_RefreshPixel>
  osDelay(1000);
 8000d08:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d0c:	f014 fbb6 	bl	801547c <osDelay>


  /* Infinite loop */
  for(;;)
  {
	temp.R = (temp.R + 0x0f);
 8000d10:	7f7b      	ldrb	r3, [r7, #29]
 8000d12:	330f      	adds	r3, #15
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	777b      	strb	r3, [r7, #29]
	temp.G = (0x00 + 0x00);
 8000d18:	2300      	movs	r3, #0
 8000d1a:	773b      	strb	r3, [r7, #28]
	temp.B = (0x00 + 0x00);
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	77bb      	strb	r3, [r7, #30]
	WS2812B_FillColor(0,1,&temp);
 8000d20:	f107 031c 	add.w	r3, r7, #28
 8000d24:	461a      	mov	r2, r3
 8000d26:	2101      	movs	r1, #1
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f014 fa53 	bl	80151d4 <WS2812B_FillColor>
	WS2812B_RefreshPixel();
 8000d2e:	f014 fa1d 	bl	801516c <WS2812B_RefreshPixel>

	uint8_t battery = ADC_battery(adc_buffer);
 8000d32:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <StartLedTask+0x98>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4618      	mov	r0, r3
 8000d38:	f7ff fef2 	bl	8000b20 <ADC_battery>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	77fb      	strb	r3, [r7, #31]
    char battery_data[16];
    // 格式化为 BA100 格式 (BA + 电量百分比)
    snprintf(battery_data, sizeof(battery_data), "%d", battery);
 8000d40:	7ffb      	ldrb	r3, [r7, #31]
 8000d42:	f107 000c 	add.w	r0, r7, #12
 8000d46:	4a0c      	ldr	r2, [pc, #48]	@ (8000d78 <StartLedTask+0x9c>)
 8000d48:	2110      	movs	r1, #16
 8000d4a:	f018 fd3f 	bl	80197cc <sniprintf>
    // 使用 UART6_SendData 发送电量百分比数据
    UART6_SendData("BA", battery_data);
 8000d4e:	f107 030c 	add.w	r3, r7, #12
 8000d52:	4619      	mov	r1, r3
 8000d54:	4809      	ldr	r0, [pc, #36]	@ (8000d7c <StartLedTask+0xa0>)
 8000d56:	f011 fbe9 	bl	801252c <UART6_SendData>
	printf("battery: %d%%\r\n", battery);
 8000d5a:	7ffb      	ldrb	r3, [r7, #31]
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4808      	ldr	r0, [pc, #32]	@ (8000d80 <StartLedTask+0xa4>)
 8000d60:	f018 fcc4 	bl	80196ec <iprintf>
    osDelay(5000);
 8000d64:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000d68:	f014 fb88 	bl	801547c <osDelay>
  {
 8000d6c:	bf00      	nop
 8000d6e:	e7cf      	b.n	8000d10 <StartLedTask+0x34>
 8000d70:	0801c45c 	.word	0x0801c45c
 8000d74:	240003c4 	.word	0x240003c4
 8000d78:	0801c46c 	.word	0x0801c46c
 8000d7c:	0801c470 	.word	0x0801c470
 8000d80:	0801c474 	.word	0x0801c474

08000d84 <StartMotorTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorTask */
void StartMotorTask(void *argument)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorTask */
  can_bsp_init();
 8000d8c:	f013 f990 	bl	80140b0 <can_bsp_init>
	//motorStartQueue = osMessageQueueNew(10, sizeof(uint32_t), NULL);
	//motorStopQueue  = osMessageQueueNew(10, sizeof(uint32_t), NULL);
	//motorZeroQueue  = osMessageQueueNew(10, sizeof(uint32_t), NULL);
  //motorModelQueue = osMessageQueueNew(10, sizeof(uint32_t), NULL);

  motor_control_init();
 8000d90:	f010 ff26 	bl	8011be0 <motor_control_init>
  /* Infinite loop */
  for(;;)
  {
	motor_control_task();
 8000d94:	f011 fb2e 	bl	80123f4 <motor_control_task>
 8000d98:	e7fc      	b.n	8000d94 <StartMotorTask+0x10>
	...

08000d9c <StartIMUTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartIMUTask */
void StartIMUTask(void *argument)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08a      	sub	sp, #40	@ 0x28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartIMUTask */
  printf("StartIMUTask\r\n");
 8000da4:	481e      	ldr	r0, [pc, #120]	@ (8000e20 <StartIMUTask+0x84>)
 8000da6:	f018 fd09 	bl	80197bc <puts>

  float gyro[3], accel[3], temp;

  while(BMI088_init())
 8000daa:	e005      	b.n	8000db8 <StartIMUTask+0x1c>
  {
	  printf("BMI088_init\r\n");
 8000dac:	481d      	ldr	r0, [pc, #116]	@ (8000e24 <StartIMUTask+0x88>)
 8000dae:	f018 fd05 	bl	80197bc <puts>
	  osDelay(100);
 8000db2:	2064      	movs	r0, #100	@ 0x64
 8000db4:	f014 fb62 	bl	801547c <osDelay>
  while(BMI088_init())
 8000db8:	f012 fa7c 	bl	80132b4 <BMI088_init>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d1f4      	bne.n	8000dac <StartIMUTask+0x10>
  }
  g_device_status.bmi088_pcb_devicestatus = true;
 8000dc2:	4b19      	ldr	r3, [pc, #100]	@ (8000e28 <StartIMUTask+0x8c>)
 8000dc4:	2201      	movs	r2, #1
 8000dc6:	f883 2206 	strb.w	r2, [r3, #518]	@ 0x206

  /* Infinite loop */
  for(;;)
  {

	BMI088_read(gyro, accel, &temp);
 8000dca:	f107 020c 	add.w	r2, r7, #12
 8000dce:	f107 0110 	add.w	r1, r7, #16
 8000dd2:	f107 031c 	add.w	r3, r7, #28
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f012 fbe0 	bl	801359c <BMI088_read>

	g_system_state.bmi088_imu_data.acc.x = accel[0];
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	4a13      	ldr	r2, [pc, #76]	@ (8000e2c <StartIMUTask+0x90>)
 8000de0:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
	g_system_state.bmi088_imu_data.acc.x = accel[1];
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	4a11      	ldr	r2, [pc, #68]	@ (8000e2c <StartIMUTask+0x90>)
 8000de8:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114
	g_system_state.bmi088_imu_data.acc.x = accel[2];
 8000dec:	69bb      	ldr	r3, [r7, #24]
 8000dee:	4a0f      	ldr	r2, [pc, #60]	@ (8000e2c <StartIMUTask+0x90>)
 8000df0:	f8c2 3114 	str.w	r3, [r2, #276]	@ 0x114

	g_system_state.bmi088_imu_data.gyro.x = gyro[0];
 8000df4:	69fb      	ldr	r3, [r7, #28]
 8000df6:	4a0d      	ldr	r2, [pc, #52]	@ (8000e2c <StartIMUTask+0x90>)
 8000df8:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
	g_system_state.bmi088_imu_data.gyro.x = gyro[1];
 8000dfc:	6a3b      	ldr	r3, [r7, #32]
 8000dfe:	4a0b      	ldr	r2, [pc, #44]	@ (8000e2c <StartIMUTask+0x90>)
 8000e00:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
	g_system_state.bmi088_imu_data.gyro.x = gyro[2];
 8000e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e06:	4a09      	ldr	r2, [pc, #36]	@ (8000e2c <StartIMUTask+0x90>)
 8000e08:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

	g_system_state.bmi088_imu_data.dataReady = true;
 8000e0c:	4b07      	ldr	r3, [pc, #28]	@ (8000e2c <StartIMUTask+0x90>)
 8000e0e:	2201      	movs	r2, #1
 8000e10:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
//				   accel[0], accel[1], accel[2],
//				   temp);
    // 通过串口发送数据
    // HAL_UART_Transmit(&huart1, tx_buffer, len, 0xFFFF);

    osDelay(10);
 8000e14:	200a      	movs	r0, #10
 8000e16:	f014 fb31 	bl	801547c <osDelay>
	BMI088_read(gyro, accel, &temp);
 8000e1a:	bf00      	nop
 8000e1c:	e7d5      	b.n	8000dca <StartIMUTask+0x2e>
 8000e1e:	bf00      	nop
 8000e20:	0801c484 	.word	0x0801c484
 8000e24:	0801c494 	.word	0x0801c494
 8000e28:	24001aa0 	.word	0x24001aa0
 8000e2c:	24001dac 	.word	0x24001dac

08000e30 <StartS485Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartS485Task */
void StartS485Task(void *argument)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartS485Task */
	osDelay(5000);
 8000e38:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000e3c:	f014 fb1e 	bl	801547c <osDelay>
    if (!RS485_InitializeSensors()) {
 8000e40:	f013 f8e4 	bl	801400c <RS485_InitializeSensors>
 8000e44:	4603      	mov	r3, r0
 8000e46:	f083 0301 	eor.w	r3, r3, #1
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d003      	beq.n	8000e58 <StartS485Task+0x28>
        printf("RS485 sensors initialization failed\r\n");
 8000e50:	481b      	ldr	r0, [pc, #108]	@ (8000ec0 <StartS485Task+0x90>)
 8000e52:	f018 fcb3 	bl	80197bc <puts>
 8000e56:	e002      	b.n	8000e5e <StartS485Task+0x2e>
    } else {
        printf("RS485 sensors initialized successfully\r\n");
 8000e58:	481a      	ldr	r0, [pc, #104]	@ (8000ec4 <StartS485Task+0x94>)
 8000e5a:	f018 fcaf 	bl	80197bc <puts>

    // 任务主循环
    for (;;) {
    	 //printf("RS485 For cir\r\n");
        // 监控设备状态
        if (!rs485_sensor_1.initialized || !rs485_sensor_2.initialized) {
 8000e5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec8 <StartS485Task+0x98>)
 8000e60:	7a5b      	ldrb	r3, [r3, #9]
 8000e62:	f083 0301 	eor.w	r3, r3, #1
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d106      	bne.n	8000e7a <StartS485Task+0x4a>
 8000e6c:	4b17      	ldr	r3, [pc, #92]	@ (8000ecc <StartS485Task+0x9c>)
 8000e6e:	7a5b      	ldrb	r3, [r3, #9]
 8000e70:	f083 0301 	eor.w	r3, r3, #1
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d01c      	beq.n	8000eb4 <StartS485Task+0x84>
            // 如果设备未初始化，尝试重新初始化
            RS485_QueryStatus(&rs485_sensor_1);
 8000e7a:	4813      	ldr	r0, [pc, #76]	@ (8000ec8 <StartS485Task+0x98>)
 8000e7c:	f013 f88a 	bl	8013f94 <RS485_QueryStatus>
            osDelay(100);
 8000e80:	2064      	movs	r0, #100	@ 0x64
 8000e82:	f014 fafb 	bl	801547c <osDelay>
            RS485_QueryStatus(&rs485_sensor_2);
 8000e86:	4811      	ldr	r0, [pc, #68]	@ (8000ecc <StartS485Task+0x9c>)
 8000e88:	f013 f884 	bl	8013f94 <RS485_QueryStatus>
            printf("RS485 sensors re-initialized ing\r\n");
 8000e8c:	4810      	ldr	r0, [pc, #64]	@ (8000ed0 <StartS485Task+0xa0>)
 8000e8e:	f018 fc95 	bl	80197bc <puts>

            // 检查是否所有设备都已初始化
            if (rs485_sensor_1.initialized && rs485_sensor_2.initialized) {
 8000e92:	4b0d      	ldr	r3, [pc, #52]	@ (8000ec8 <StartS485Task+0x98>)
 8000e94:	7a5b      	ldrb	r3, [r3, #9]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d00c      	beq.n	8000eb4 <StartS485Task+0x84>
 8000e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ecc <StartS485Task+0x9c>)
 8000e9c:	7a5b      	ldrb	r3, [r3, #9]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d008      	beq.n	8000eb4 <StartS485Task+0x84>
                printf("RS485 sensors re-initialized successfully\r\n");
 8000ea2:	480c      	ldr	r0, [pc, #48]	@ (8000ed4 <StartS485Task+0xa4>)
 8000ea4:	f018 fc8a 	bl	80197bc <puts>

                // 启动100Hz数据采集定时器
                osTimerStart(rs485DataTimerId, 10); // 10ms = 100Hz
 8000ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed8 <StartS485Task+0xa8>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	210a      	movs	r1, #10
 8000eae:	4618      	mov	r0, r3
 8000eb0:	f014 fb90 	bl	80155d4 <osTimerStart>
            }
        }

        // 延时1秒
        osDelay(1000);
 8000eb4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000eb8:	f014 fae0 	bl	801547c <osDelay>
        if (!rs485_sensor_1.initialized || !rs485_sensor_2.initialized) {
 8000ebc:	e7cf      	b.n	8000e5e <StartS485Task+0x2e>
 8000ebe:	bf00      	nop
 8000ec0:	0801c4a4 	.word	0x0801c4a4
 8000ec4:	0801c4cc 	.word	0x0801c4cc
 8000ec8:	24002050 	.word	0x24002050
 8000ecc:	2400205c 	.word	0x2400205c
 8000ed0:	0801c4f4 	.word	0x0801c4f4
 8000ed4:	0801c518 	.word	0x0801c518
 8000ed8:	24002068 	.word	0x24002068

08000edc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08c      	sub	sp, #48	@ 0x30
 8000ee0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee2:	f107 031c 	add.w	r3, r7, #28
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
 8000eee:	60da      	str	r2, [r3, #12]
 8000ef0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef2:	4b68      	ldr	r3, [pc, #416]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000ef4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef8:	4a66      	ldr	r2, [pc, #408]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000efa:	f043 0310 	orr.w	r3, r3, #16
 8000efe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f02:	4b64      	ldr	r3, [pc, #400]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	f003 0310 	and.w	r3, r3, #16
 8000f0c:	61bb      	str	r3, [r7, #24]
 8000f0e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f10:	4b60      	ldr	r3, [pc, #384]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f16:	4a5f      	ldr	r2, [pc, #380]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f20:	4b5c      	ldr	r3, [pc, #368]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f2a:	617b      	str	r3, [r7, #20]
 8000f2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2e:	4b59      	ldr	r3, [pc, #356]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f34:	4a57      	ldr	r2, [pc, #348]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f36:	f043 0304 	orr.w	r3, r3, #4
 8000f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f3e:	4b55      	ldr	r3, [pc, #340]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	f003 0304 	and.w	r3, r3, #4
 8000f48:	613b      	str	r3, [r7, #16]
 8000f4a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4c:	4b51      	ldr	r3, [pc, #324]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f52:	4a50      	ldr	r2, [pc, #320]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f5c:	4b4d      	ldr	r3, [pc, #308]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f6a:	4b4a      	ldr	r3, [pc, #296]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f70:	4a48      	ldr	r2, [pc, #288]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f72:	f043 0302 	orr.w	r3, r3, #2
 8000f76:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f7a:	4b46      	ldr	r3, [pc, #280]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f80:	f003 0302 	and.w	r3, r3, #2
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f88:	4b42      	ldr	r3, [pc, #264]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8e:	4a41      	ldr	r2, [pc, #260]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f90:	f043 0308 	orr.w	r3, r3, #8
 8000f94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f98:	4b3e      	ldr	r3, [pc, #248]	@ (8001094 <MX_GPIO_Init+0x1b8>)
 8000f9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9e:	f003 0308 	and.w	r3, r3, #8
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ACC_CS_Pin|GYRO_CS_Pin, GPIO_PIN_SET);
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2109      	movs	r1, #9
 8000faa:	483b      	ldr	r0, [pc, #236]	@ (8001098 <MX_GPIO_Init+0x1bc>)
 8000fac:	f008 f872 	bl	8009094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fb6:	4839      	ldr	r0, [pc, #228]	@ (800109c <MX_GPIO_Init+0x1c0>)
 8000fb8:	f008 f86c 	bl	8009094 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Pin|CAN1_EN_Pin|CAN2_EN_Pin|OET3V3_EN_Pin, GPIO_PIN_RESET);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f248 018c 	movw	r1, #32908	@ 0x808c
 8000fc2:	4837      	ldr	r0, [pc, #220]	@ (80010a0 <MX_GPIO_Init+0x1c4>)
 8000fc4:	f008 f866 	bl	8009094 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ACC_CS_Pin GYRO_CS_Pin */
  GPIO_InitStruct.Pin = ACC_CS_Pin|GYRO_CS_Pin;
 8000fc8:	2309      	movs	r3, #9
 8000fca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fd8:	f107 031c 	add.w	r3, r7, #28
 8000fdc:	4619      	mov	r1, r3
 8000fde:	482e      	ldr	r0, [pc, #184]	@ (8001098 <MX_GPIO_Init+0x1bc>)
 8000fe0:	f007 feb0 	bl	8008d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACC_INT_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = ACC_INT_Pin|GYRO_INT_Pin;
 8000fe4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000fe8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ff4:	f107 031c 	add.w	r3, r7, #28
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4828      	ldr	r0, [pc, #160]	@ (800109c <MX_GPIO_Init+0x1c0>)
 8000ffc:	f007 fea2 	bl	8008d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001000:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	2301      	movs	r3, #1
 8001008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2300      	movs	r3, #0
 8001010:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001012:	f107 031c 	add.w	r3, r7, #28
 8001016:	4619      	mov	r1, r3
 8001018:	4820      	ldr	r0, [pc, #128]	@ (800109c <MX_GPIO_Init+0x1c0>)
 800101a:	f007 fe93 	bl	8008d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 800101e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001024:	2300      	movs	r3, #0
 8001026:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001028:	2300      	movs	r3, #0
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800102c:	f107 031c 	add.w	r3, r7, #28
 8001030:	4619      	mov	r1, r3
 8001032:	481c      	ldr	r0, [pc, #112]	@ (80010a4 <MX_GPIO_Init+0x1c8>)
 8001034:	f007 fe86 	bl	8008d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY4_Pin KEY3_Pin KEY2_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY4_Pin|KEY3_Pin|KEY2_Pin|KEY1_Pin;
 8001038:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800103c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800103e:	2300      	movs	r3, #0
 8001040:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001046:	f107 031c 	add.w	r3, r7, #28
 800104a:	4619      	mov	r1, r3
 800104c:	4814      	ldr	r0, [pc, #80]	@ (80010a0 <MX_GPIO_Init+0x1c4>)
 800104e:	f007 fe79 	bl	8008d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin CAN1_EN_Pin CAN2_EN_Pin OET3V3_EN_Pin */
  GPIO_InitStruct.Pin = LED_Pin|CAN1_EN_Pin|CAN2_EN_Pin|OET3V3_EN_Pin;
 8001052:	f248 038c 	movw	r3, #32908	@ 0x808c
 8001056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001058:	2301      	movs	r3, #1
 800105a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001060:	2300      	movs	r3, #0
 8001062:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001064:	f107 031c 	add.w	r3, r7, #28
 8001068:	4619      	mov	r1, r3
 800106a:	480d      	ldr	r0, [pc, #52]	@ (80010a0 <MX_GPIO_Init+0x1c4>)
 800106c:	f007 fe6a 	bl	8008d44 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8001070:	2100      	movs	r1, #0
 8001072:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8001076:	f001 feff 	bl	8002e78 <HAL_SYSCFG_AnalogSwitchConfig>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2105      	movs	r1, #5
 800107e:	2028      	movs	r0, #40	@ 0x28
 8001080:	f003 fdb8 	bl	8004bf4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001084:	2028      	movs	r0, #40	@ 0x28
 8001086:	f003 fdcf 	bl	8004c28 <HAL_NVIC_EnableIRQ>

}
 800108a:	bf00      	nop
 800108c:	3730      	adds	r7, #48	@ 0x30
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	58024400 	.word	0x58024400
 8001098:	58020800 	.word	0x58020800
 800109c:	58021000 	.word	0x58021000
 80010a0:	58020c00 	.word	0x58020c00
 80010a4:	58020400 	.word	0x58020400

080010a8 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010ac:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <MX_I2C1_Init+0x74>)
 80010ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001120 <MX_I2C1_Init+0x78>)
 80010b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80010b2:	4b1a      	ldr	r3, [pc, #104]	@ (800111c <MX_I2C1_Init+0x74>)
 80010b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001124 <MX_I2C1_Init+0x7c>)
 80010b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80010b8:	4b18      	ldr	r3, [pc, #96]	@ (800111c <MX_I2C1_Init+0x74>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010be:	4b17      	ldr	r3, [pc, #92]	@ (800111c <MX_I2C1_Init+0x74>)
 80010c0:	2201      	movs	r2, #1
 80010c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010c4:	4b15      	ldr	r3, [pc, #84]	@ (800111c <MX_I2C1_Init+0x74>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80010ca:	4b14      	ldr	r3, [pc, #80]	@ (800111c <MX_I2C1_Init+0x74>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010d0:	4b12      	ldr	r3, [pc, #72]	@ (800111c <MX_I2C1_Init+0x74>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010d6:	4b11      	ldr	r3, [pc, #68]	@ (800111c <MX_I2C1_Init+0x74>)
 80010d8:	2200      	movs	r2, #0
 80010da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <MX_I2C1_Init+0x74>)
 80010de:	2200      	movs	r2, #0
 80010e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010e2:	480e      	ldr	r0, [pc, #56]	@ (800111c <MX_I2C1_Init+0x74>)
 80010e4:	f008 f814 	bl	8009110 <HAL_I2C_Init>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d001      	beq.n	80010f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80010ee:	f000 fa0b 	bl	8001508 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80010f2:	2100      	movs	r1, #0
 80010f4:	4809      	ldr	r0, [pc, #36]	@ (800111c <MX_I2C1_Init+0x74>)
 80010f6:	f008 f8a7 	bl	8009248 <HAL_I2CEx_ConfigAnalogFilter>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001100:	f000 fa02 	bl	8001508 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001104:	2100      	movs	r1, #0
 8001106:	4805      	ldr	r0, [pc, #20]	@ (800111c <MX_I2C1_Init+0x74>)
 8001108:	f008 f8e9 	bl	80092de <HAL_I2CEx_ConfigDigitalFilter>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001112:	f000 f9f9 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001116:	bf00      	nop
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	240003c8 	.word	0x240003c8
 8001120:	40005400 	.word	0x40005400
 8001124:	307075b1 	.word	0x307075b1

08001128 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800112c:	4b1b      	ldr	r3, [pc, #108]	@ (800119c <MX_I2C2_Init+0x74>)
 800112e:	4a1c      	ldr	r2, [pc, #112]	@ (80011a0 <MX_I2C2_Init+0x78>)
 8001130:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8001132:	4b1a      	ldr	r3, [pc, #104]	@ (800119c <MX_I2C2_Init+0x74>)
 8001134:	4a1b      	ldr	r2, [pc, #108]	@ (80011a4 <MX_I2C2_Init+0x7c>)
 8001136:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001138:	4b18      	ldr	r3, [pc, #96]	@ (800119c <MX_I2C2_Init+0x74>)
 800113a:	2200      	movs	r2, #0
 800113c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800113e:	4b17      	ldr	r3, [pc, #92]	@ (800119c <MX_I2C2_Init+0x74>)
 8001140:	2201      	movs	r2, #1
 8001142:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001144:	4b15      	ldr	r3, [pc, #84]	@ (800119c <MX_I2C2_Init+0x74>)
 8001146:	2200      	movs	r2, #0
 8001148:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800114a:	4b14      	ldr	r3, [pc, #80]	@ (800119c <MX_I2C2_Init+0x74>)
 800114c:	2200      	movs	r2, #0
 800114e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001150:	4b12      	ldr	r3, [pc, #72]	@ (800119c <MX_I2C2_Init+0x74>)
 8001152:	2200      	movs	r2, #0
 8001154:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001156:	4b11      	ldr	r3, [pc, #68]	@ (800119c <MX_I2C2_Init+0x74>)
 8001158:	2200      	movs	r2, #0
 800115a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800115c:	4b0f      	ldr	r3, [pc, #60]	@ (800119c <MX_I2C2_Init+0x74>)
 800115e:	2200      	movs	r2, #0
 8001160:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001162:	480e      	ldr	r0, [pc, #56]	@ (800119c <MX_I2C2_Init+0x74>)
 8001164:	f007 ffd4 	bl	8009110 <HAL_I2C_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800116e:	f000 f9cb 	bl	8001508 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001172:	2100      	movs	r1, #0
 8001174:	4809      	ldr	r0, [pc, #36]	@ (800119c <MX_I2C2_Init+0x74>)
 8001176:	f008 f867 	bl	8009248 <HAL_I2CEx_ConfigAnalogFilter>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001180:	f000 f9c2 	bl	8001508 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001184:	2100      	movs	r1, #0
 8001186:	4805      	ldr	r0, [pc, #20]	@ (800119c <MX_I2C2_Init+0x74>)
 8001188:	f008 f8a9 	bl	80092de <HAL_I2CEx_ConfigDigitalFilter>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001192:	f000 f9b9 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	2400041c 	.word	0x2400041c
 80011a0:	40005800 	.word	0x40005800
 80011a4:	307075b1 	.word	0x307075b1

080011a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b0ba      	sub	sp, #232	@ 0xe8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80011c0:	f107 0318 	add.w	r3, r7, #24
 80011c4:	22b8      	movs	r2, #184	@ 0xb8
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f018 fc71 	bl	8019ab0 <memset>
  if(i2cHandle->Instance==I2C1)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a4d      	ldr	r2, [pc, #308]	@ (8001308 <HAL_I2C_MspInit+0x160>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d146      	bne.n	8001266 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011d8:	f04f 0208 	mov.w	r2, #8
 80011dc:	f04f 0300 	mov.w	r3, #0
 80011e0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80011ea:	f107 0318 	add.w	r3, r7, #24
 80011ee:	4618      	mov	r0, r3
 80011f0:	f009 f8a4 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80011fa:	f000 f985 	bl	8001508 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fe:	4b43      	ldr	r3, [pc, #268]	@ (800130c <HAL_I2C_MspInit+0x164>)
 8001200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001204:	4a41      	ldr	r2, [pc, #260]	@ (800130c <HAL_I2C_MspInit+0x164>)
 8001206:	f043 0302 	orr.w	r3, r3, #2
 800120a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120e:	4b3f      	ldr	r3, [pc, #252]	@ (800130c <HAL_I2C_MspInit+0x164>)
 8001210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001214:	f003 0302 	and.w	r3, r3, #2
 8001218:	617b      	str	r3, [r7, #20]
 800121a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800121c:	23c0      	movs	r3, #192	@ 0xc0
 800121e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001222:	2312      	movs	r3, #18
 8001224:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2300      	movs	r3, #0
 8001230:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001234:	2304      	movs	r3, #4
 8001236:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800123e:	4619      	mov	r1, r3
 8001240:	4833      	ldr	r0, [pc, #204]	@ (8001310 <HAL_I2C_MspInit+0x168>)
 8001242:	f007 fd7f 	bl	8008d44 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001246:	4b31      	ldr	r3, [pc, #196]	@ (800130c <HAL_I2C_MspInit+0x164>)
 8001248:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800124c:	4a2f      	ldr	r2, [pc, #188]	@ (800130c <HAL_I2C_MspInit+0x164>)
 800124e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001252:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001256:	4b2d      	ldr	r3, [pc, #180]	@ (800130c <HAL_I2C_MspInit+0x164>)
 8001258:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800125c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001260:	613b      	str	r3, [r7, #16]
 8001262:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001264:	e04b      	b.n	80012fe <HAL_I2C_MspInit+0x156>
  else if(i2cHandle->Instance==I2C2)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a2a      	ldr	r2, [pc, #168]	@ (8001314 <HAL_I2C_MspInit+0x16c>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d146      	bne.n	80012fe <HAL_I2C_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001270:	f04f 0208 	mov.w	r2, #8
 8001274:	f04f 0300 	mov.w	r3, #0
 8001278:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 800127c:	2300      	movs	r3, #0
 800127e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001282:	f107 0318 	add.w	r3, r7, #24
 8001286:	4618      	mov	r0, r3
 8001288:	f009 f858 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <HAL_I2C_MspInit+0xee>
      Error_Handler();
 8001292:	f000 f939 	bl	8001508 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	4b1d      	ldr	r3, [pc, #116]	@ (800130c <HAL_I2C_MspInit+0x164>)
 8001298:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800129c:	4a1b      	ldr	r2, [pc, #108]	@ (800130c <HAL_I2C_MspInit+0x164>)
 800129e:	f043 0302 	orr.w	r3, r3, #2
 80012a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012a6:	4b19      	ldr	r3, [pc, #100]	@ (800130c <HAL_I2C_MspInit+0x164>)
 80012a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80012b4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80012b8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012bc:	2312      	movs	r3, #18
 80012be:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c2:	2300      	movs	r3, #0
 80012c4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80012ce:	2304      	movs	r3, #4
 80012d0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012d4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80012d8:	4619      	mov	r1, r3
 80012da:	480d      	ldr	r0, [pc, #52]	@ (8001310 <HAL_I2C_MspInit+0x168>)
 80012dc:	f007 fd32 	bl	8008d44 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80012e0:	4b0a      	ldr	r3, [pc, #40]	@ (800130c <HAL_I2C_MspInit+0x164>)
 80012e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012e6:	4a09      	ldr	r2, [pc, #36]	@ (800130c <HAL_I2C_MspInit+0x164>)
 80012e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80012ec:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <HAL_I2C_MspInit+0x164>)
 80012f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80012f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
}
 80012fe:	bf00      	nop
 8001300:	37e8      	adds	r7, #232	@ 0xe8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40005400 	.word	0x40005400
 800130c:	58024400 	.word	0x58024400
 8001310:	58020400 	.word	0x58020400
 8001314:	40005800 	.word	0x40005800

08001318 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8001320:	1d39      	adds	r1, r7, #4
 8001322:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001326:	2201      	movs	r2, #1
 8001328:	4803      	ldr	r0, [pc, #12]	@ (8001338 <__io_putchar+0x20>)
 800132a:	f00d fe07 	bl	800ef3c <HAL_UART_Transmit>
	return ch;
 800132e:	687b      	ldr	r3, [r7, #4]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3708      	adds	r7, #8
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	24000794 	.word	0x24000794

0800133c <__io_getchar>:
GETCHAR_PROTOTYPE
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b084      	sub	sp, #16
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
	uint8_t ch = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Receive(&huart1,(uint8_t *)&ch, 1, 0xFFFF);
 8001348:	f107 010f 	add.w	r1, r7, #15
 800134c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001350:	2201      	movs	r2, #1
 8001352:	480a      	ldr	r0, [pc, #40]	@ (800137c <__io_getchar+0x40>)
 8001354:	f00d fe80 	bl	800f058 <HAL_UART_Receive>
	if (ch == '\r')
 8001358:	7bfb      	ldrb	r3, [r7, #15]
 800135a:	2b0d      	cmp	r3, #13
 800135c:	d104      	bne.n	8001368 <__io_getchar+0x2c>
	{
		__io_putchar('\r');
 800135e:	200d      	movs	r0, #13
 8001360:	f7ff ffda 	bl	8001318 <__io_putchar>
		ch = '\n';
 8001364:	230a      	movs	r3, #10
 8001366:	73fb      	strb	r3, [r7, #15]
	}
	return __io_putchar(ch);
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff ffd4 	bl	8001318 <__io_putchar>
 8001370:	4603      	mov	r3, r0
}
 8001372:	4618      	mov	r0, r3
 8001374:	3710      	adds	r7, #16
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	24000794 	.word	0x24000794

08001380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001384:	f001 fcf8 	bl	8002d78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001388:	f000 f83e 	bl	8001408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800138c:	f7ff fda6 	bl	8000edc <MX_GPIO_Init>
  MX_DMA_Init();
 8001390:	f7ff fab2 	bl	80008f8 <MX_DMA_Init>
  MX_FDCAN1_Init();
 8001394:	f7ff fae8 	bl	8000968 <MX_FDCAN1_Init>
  MX_I2C1_Init();
 8001398:	f7ff fe86 	bl	80010a8 <MX_I2C1_Init>
  MX_I2C2_Init();
 800139c:	f7ff fec4 	bl	8001128 <MX_I2C2_Init>
  MX_TIM12_Init();
 80013a0:	f000 fd76 	bl	8001e90 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80013a4:	f000 fee8 	bl	8002178 <MX_USART1_UART_Init>
  MX_USART10_UART_Init();
 80013a8:	f001 f81e 	bl	80023e8 <MX_USART10_UART_Init>
  MX_USART2_UART_Init();
 80013ac:	f000 ff30 	bl	8002210 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80013b0:	f000 ff7e 	bl	80022b0 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80013b4:	f000 ffcc 	bl	8002350 <MX_USART6_UART_Init>
  MX_SPI2_Init();
 80013b8:	f000 f8ac 	bl	8001514 <MX_SPI2_Init>
  MX_TIM3_Init();
 80013bc:	f000 fc96 	bl	8001cec <MX_TIM3_Init>
  MX_ADC1_Init();
 80013c0:	f7ff f976 	bl	80006b0 <MX_ADC1_Init>
  MX_TIM4_Init();
 80013c4:	f000 fcec 	bl	8001da0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  UART6_StartReceive();
 80013c8:	f011 f900 	bl	80125cc <UART6_StartReceive>
  HAL_Delay(1000);
 80013cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013d0:	f001 fd2e 	bl	8002e30 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOD, OET3V3_EN_Pin, 1);
 80013d4:	2201      	movs	r2, #1
 80013d6:	2180      	movs	r1, #128	@ 0x80
 80013d8:	4809      	ldr	r0, [pc, #36]	@ (8001400 <main+0x80>)
 80013da:	f007 fe5b 	bl	8009094 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 80013de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013e2:	f001 fd25 	bl	8002e30 <HAL_Delay>

  //  HAL_UART_Receive_IT(&huart1, &ble_rxData, 1);
  HAL_TIM_PWM_Stop_DMA(&htim4,TIM_CHANNEL_3);
 80013e6:	2108      	movs	r1, #8
 80013e8:	4806      	ldr	r0, [pc, #24]	@ (8001404 <main+0x84>)
 80013ea:	f00c fc23 	bl	800dc34 <HAL_TIM_PWM_Stop_DMA>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80013ee:	f013 ff69 	bl	80152c4 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80013f2:	f7ff fc21 	bl	8000c38 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80013f6:	f013 ff89 	bl	801530c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013fa:	bf00      	nop
 80013fc:	e7fd      	b.n	80013fa <main+0x7a>
 80013fe:	bf00      	nop
 8001400:	58020c00 	.word	0x58020c00
 8001404:	24000684 	.word	0x24000684

08001408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b09c      	sub	sp, #112	@ 0x70
 800140c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001412:	224c      	movs	r2, #76	@ 0x4c
 8001414:	2100      	movs	r1, #0
 8001416:	4618      	mov	r0, r3
 8001418:	f018 fb4a 	bl	8019ab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	2220      	movs	r2, #32
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f018 fb44 	bl	8019ab0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001428:	2002      	movs	r0, #2
 800142a:	f007 ffa5 	bl	8009378 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800142e:	2300      	movs	r3, #0
 8001430:	603b      	str	r3, [r7, #0]
 8001432:	4b2b      	ldr	r3, [pc, #172]	@ (80014e0 <SystemClock_Config+0xd8>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	4a2a      	ldr	r2, [pc, #168]	@ (80014e0 <SystemClock_Config+0xd8>)
 8001438:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800143c:	6193      	str	r3, [r2, #24]
 800143e:	4b28      	ldr	r3, [pc, #160]	@ (80014e0 <SystemClock_Config+0xd8>)
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001446:	603b      	str	r3, [r7, #0]
 8001448:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800144a:	bf00      	nop
 800144c:	4b24      	ldr	r3, [pc, #144]	@ (80014e0 <SystemClock_Config+0xd8>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001454:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001458:	d1f8      	bne.n	800144c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800145a:	2301      	movs	r3, #1
 800145c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800145e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001462:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001464:	2302      	movs	r3, #2
 8001466:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001468:	2302      	movs	r3, #2
 800146a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800146c:	2304      	movs	r3, #4
 800146e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 48;
 8001470:	2330      	movs	r3, #48	@ 0x30
 8001472:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001474:	2301      	movs	r3, #1
 8001476:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001478:	2306      	movs	r3, #6
 800147a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800147c:	2302      	movs	r3, #2
 800147e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001480:	230c      	movs	r3, #12
 8001482:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001484:	2300      	movs	r3, #0
 8001486:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800148c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001490:	4618      	mov	r0, r3
 8001492:	f007 ffab 	bl	80093ec <HAL_RCC_OscConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800149c:	f000 f834 	bl	8001508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a0:	233f      	movs	r3, #63	@ 0x3f
 80014a2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014a4:	2303      	movs	r3, #3
 80014a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80014ac:	2308      	movs	r3, #8
 80014ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80014b0:	2340      	movs	r3, #64	@ 0x40
 80014b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80014b4:	2340      	movs	r3, #64	@ 0x40
 80014b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80014b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014bc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80014be:	2340      	movs	r3, #64	@ 0x40
 80014c0:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014c2:	1d3b      	adds	r3, r7, #4
 80014c4:	2103      	movs	r1, #3
 80014c6:	4618      	mov	r0, r3
 80014c8:	f008 fb6a 	bl	8009ba0 <HAL_RCC_ClockConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80014d2:	f000 f819 	bl	8001508 <Error_Handler>
  }
}
 80014d6:	bf00      	nop
 80014d8:	3770      	adds	r7, #112	@ 0x70
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	58024800 	.word	0x58024800

080014e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d101      	bne.n	80014fa <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80014f6:	f001 fc7b 	bl	8002df0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	40010000 	.word	0x40010000

08001508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <Error_Handler+0x8>

08001514 <MX_SPI2_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8001518:	4b28      	ldr	r3, [pc, #160]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800151a:	4a29      	ldr	r2, [pc, #164]	@ (80015c0 <MX_SPI2_Init+0xac>)
 800151c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800151e:	4b27      	ldr	r3, [pc, #156]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001520:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001524:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001526:	4b25      	ldr	r3, [pc, #148]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800152c:	4b23      	ldr	r3, [pc, #140]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800152e:	2207      	movs	r2, #7
 8001530:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001532:	4b22      	ldr	r3, [pc, #136]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001534:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001538:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800153a:	4b20      	ldr	r3, [pc, #128]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800153c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001540:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001542:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001544:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001548:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800154a:	4b1c      	ldr	r3, [pc, #112]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800154c:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8001550:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001552:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001554:	2200      	movs	r2, #0
 8001556:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001558:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800155a:	2200      	movs	r2, #0
 800155c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800155e:	4b17      	ldr	r3, [pc, #92]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001560:	2200      	movs	r2, #0
 8001562:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001564:	4b15      	ldr	r3, [pc, #84]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001566:	2200      	movs	r2, #0
 8001568:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800156a:	4b14      	ldr	r3, [pc, #80]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800156c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001570:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001572:	4b12      	ldr	r3, [pc, #72]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001574:	2200      	movs	r2, #0
 8001576:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001578:	4b10      	ldr	r3, [pc, #64]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800157a:	2200      	movs	r2, #0
 800157c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800157e:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001580:	2200      	movs	r2, #0
 8001582:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001584:	4b0d      	ldr	r3, [pc, #52]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001586:	2200      	movs	r2, #0
 8001588:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800158a:	4b0c      	ldr	r3, [pc, #48]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800158c:	2200      	movs	r2, #0
 800158e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001590:	4b0a      	ldr	r3, [pc, #40]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001592:	2200      	movs	r2, #0
 8001594:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001596:	4b09      	ldr	r3, [pc, #36]	@ (80015bc <MX_SPI2_Init+0xa8>)
 8001598:	2200      	movs	r2, #0
 800159a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800159c:	4b07      	ldr	r3, [pc, #28]	@ (80015bc <MX_SPI2_Init+0xa8>)
 800159e:	2200      	movs	r2, #0
 80015a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <MX_SPI2_Init+0xa8>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80015a8:	4804      	ldr	r0, [pc, #16]	@ (80015bc <MX_SPI2_Init+0xa8>)
 80015aa:	f00b faad 	bl	800cb08 <HAL_SPI_Init>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 80015b4:	f7ff ffa8 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	24000470 	.word	0x24000470
 80015c0:	40003800 	.word	0x40003800

080015c4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b0ba      	sub	sp, #232	@ 0xe8
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015cc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015dc:	f107 0318 	add.w	r3, r7, #24
 80015e0:	22b8      	movs	r2, #184	@ 0xb8
 80015e2:	2100      	movs	r1, #0
 80015e4:	4618      	mov	r0, r3
 80015e6:	f018 fa63 	bl	8019ab0 <memset>
  if(spiHandle->Instance==SPI2)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a6b      	ldr	r2, [pc, #428]	@ (800179c <HAL_SPI_MspInit+0x1d8>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	f040 80ce 	bne.w	8001792 <HAL_SPI_MspInit+0x1ce>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80015f6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80015fa:	f04f 0300 	mov.w	r3, #0
 80015fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001602:	2300      	movs	r3, #0
 8001604:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001606:	f107 0318 	add.w	r3, r7, #24
 800160a:	4618      	mov	r0, r3
 800160c:	f008 fe96 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001616:	f7ff ff77 	bl	8001508 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800161a:	4b61      	ldr	r3, [pc, #388]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 800161c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001620:	4a5f      	ldr	r2, [pc, #380]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 8001622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001626:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800162a:	4b5d      	ldr	r3, [pc, #372]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 800162c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001630:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001634:	617b      	str	r3, [r7, #20]
 8001636:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001638:	4b59      	ldr	r3, [pc, #356]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 800163a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800163e:	4a58      	ldr	r2, [pc, #352]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 8001640:	f043 0304 	orr.w	r3, r3, #4
 8001644:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001648:	4b55      	ldr	r3, [pc, #340]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 800164a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001656:	4b52      	ldr	r3, [pc, #328]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 8001658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800165c:	4a50      	ldr	r2, [pc, #320]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 800165e:	f043 0302 	orr.w	r3, r3, #2
 8001662:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001666:	4b4e      	ldr	r3, [pc, #312]	@ (80017a0 <HAL_SPI_MspInit+0x1dc>)
 8001668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800166c:	f003 0302 	and.w	r3, r3, #2
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2_C     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001674:	2306      	movs	r3, #6
 8001676:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800167a:	2302      	movs	r3, #2
 800167c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001686:	2303      	movs	r3, #3
 8001688:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800168c:	2305      	movs	r3, #5
 800168e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001692:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001696:	4619      	mov	r1, r3
 8001698:	4842      	ldr	r0, [pc, #264]	@ (80017a4 <HAL_SPI_MspInit+0x1e0>)
 800169a:	f007 fb53 	bl	8008d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800169e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b2:	2303      	movs	r3, #3
 80016b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80016b8:	2305      	movs	r3, #5
 80016ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016be:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016c2:	4619      	mov	r1, r3
 80016c4:	4838      	ldr	r0, [pc, #224]	@ (80017a8 <HAL_SPI_MspInit+0x1e4>)
 80016c6:	f007 fb3d 	bl	8008d44 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream1;
 80016ca:	4b38      	ldr	r3, [pc, #224]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016cc:	4a38      	ldr	r2, [pc, #224]	@ (80017b0 <HAL_SPI_MspInit+0x1ec>)
 80016ce:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 80016d0:	4b36      	ldr	r3, [pc, #216]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016d2:	2227      	movs	r2, #39	@ 0x27
 80016d4:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016d6:	4b35      	ldr	r3, [pc, #212]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80016dc:	4b33      	ldr	r3, [pc, #204]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80016e2:	4b32      	ldr	r3, [pc, #200]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016e4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016e8:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80016ea:	4b30      	ldr	r3, [pc, #192]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016f0:	4b2e      	ldr	r3, [pc, #184]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80016f6:	4b2d      	ldr	r3, [pc, #180]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80016fc:	4b2b      	ldr	r3, [pc, #172]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 80016fe:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001702:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001704:	4b29      	ldr	r3, [pc, #164]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 8001706:	2200      	movs	r2, #0
 8001708:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800170a:	4828      	ldr	r0, [pc, #160]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 800170c:	f003 fa9a 	bl	8004c44 <HAL_DMA_Init>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <HAL_SPI_MspInit+0x156>
    {
      Error_Handler();
 8001716:	f7ff fef7 	bl	8001508 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4a23      	ldr	r2, [pc, #140]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 800171e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001720:	4a22      	ldr	r2, [pc, #136]	@ (80017ac <HAL_SPI_MspInit+0x1e8>)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream2;
 8001726:	4b23      	ldr	r3, [pc, #140]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 8001728:	4a23      	ldr	r2, [pc, #140]	@ (80017b8 <HAL_SPI_MspInit+0x1f4>)
 800172a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800172c:	4b21      	ldr	r3, [pc, #132]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 800172e:	2228      	movs	r2, #40	@ 0x28
 8001730:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001732:	4b20      	ldr	r3, [pc, #128]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 8001734:	2240      	movs	r2, #64	@ 0x40
 8001736:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001738:	4b1e      	ldr	r3, [pc, #120]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800173e:	4b1d      	ldr	r3, [pc, #116]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 8001740:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001744:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001746:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 8001748:	2200      	movs	r2, #0
 800174a:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800174c:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 800174e:	2200      	movs	r2, #0
 8001750:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001752:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 8001754:	2200      	movs	r2, #0
 8001756:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001758:	4b16      	ldr	r3, [pc, #88]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 800175a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800175e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001760:	4b14      	ldr	r3, [pc, #80]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 8001762:	2200      	movs	r2, #0
 8001764:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001766:	4813      	ldr	r0, [pc, #76]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 8001768:	f003 fa6c 	bl	8004c44 <HAL_DMA_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <HAL_SPI_MspInit+0x1b2>
    {
      Error_Handler();
 8001772:	f7ff fec9 	bl	8001508 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a0e      	ldr	r2, [pc, #56]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 800177a:	679a      	str	r2, [r3, #120]	@ 0x78
 800177c:	4a0d      	ldr	r2, [pc, #52]	@ (80017b4 <HAL_SPI_MspInit+0x1f0>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	2105      	movs	r1, #5
 8001786:	2024      	movs	r0, #36	@ 0x24
 8001788:	f003 fa34 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800178c:	2024      	movs	r0, #36	@ 0x24
 800178e:	f003 fa4b 	bl	8004c28 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8001792:	bf00      	nop
 8001794:	37e8      	adds	r7, #232	@ 0xe8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40003800 	.word	0x40003800
 80017a0:	58024400 	.word	0x58024400
 80017a4:	58020800 	.word	0x58020800
 80017a8:	58020400 	.word	0x58020400
 80017ac:	240004f8 	.word	0x240004f8
 80017b0:	40020028 	.word	0x40020028
 80017b4:	24000570 	.word	0x24000570
 80017b8:	40020040 	.word	0x40020040

080017bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017c2:	4b0c      	ldr	r3, [pc, #48]	@ (80017f4 <HAL_MspInit+0x38>)
 80017c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017c8:	4a0a      	ldr	r2, [pc, #40]	@ (80017f4 <HAL_MspInit+0x38>)
 80017ca:	f043 0302 	orr.w	r3, r3, #2
 80017ce:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017d2:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_MspInit+0x38>)
 80017d4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017d8:	f003 0302 	and.w	r3, r3, #2
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	210f      	movs	r1, #15
 80017e4:	f06f 0001 	mvn.w	r0, #1
 80017e8:	f003 fa04 	bl	8004bf4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ec:	bf00      	nop
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	58024400 	.word	0x58024400

080017f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08e      	sub	sp, #56	@ 0x38
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2b0f      	cmp	r3, #15
 8001804:	d844      	bhi.n	8001890 <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001806:	2200      	movs	r2, #0
 8001808:	6879      	ldr	r1, [r7, #4]
 800180a:	2019      	movs	r0, #25
 800180c:	f003 f9f2 	bl	8004bf4 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001810:	2019      	movs	r0, #25
 8001812:	f003 fa09 	bl	8004c28 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001816:	4a24      	ldr	r2, [pc, #144]	@ (80018a8 <HAL_InitTick+0xb0>)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800181c:	4b23      	ldr	r3, [pc, #140]	@ (80018ac <HAL_InitTick+0xb4>)
 800181e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001822:	4a22      	ldr	r2, [pc, #136]	@ (80018ac <HAL_InitTick+0xb4>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800182c:	4b1f      	ldr	r3, [pc, #124]	@ (80018ac <HAL_InitTick+0xb4>)
 800182e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800183a:	f107 020c 	add.w	r2, r7, #12
 800183e:	f107 0310 	add.w	r3, r7, #16
 8001842:	4611      	mov	r1, r2
 8001844:	4618      	mov	r0, r3
 8001846:	f008 fd37 	bl	800a2b8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800184a:	f008 fd1f 	bl	800a28c <HAL_RCC_GetPCLK2Freq>
 800184e:	4603      	mov	r3, r0
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001854:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001856:	4a16      	ldr	r2, [pc, #88]	@ (80018b0 <HAL_InitTick+0xb8>)
 8001858:	fba2 2303 	umull	r2, r3, r2, r3
 800185c:	0c9b      	lsrs	r3, r3, #18
 800185e:	3b01      	subs	r3, #1
 8001860:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001862:	4b14      	ldr	r3, [pc, #80]	@ (80018b4 <HAL_InitTick+0xbc>)
 8001864:	4a14      	ldr	r2, [pc, #80]	@ (80018b8 <HAL_InitTick+0xc0>)
 8001866:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001868:	4b12      	ldr	r3, [pc, #72]	@ (80018b4 <HAL_InitTick+0xbc>)
 800186a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800186e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001870:	4a10      	ldr	r2, [pc, #64]	@ (80018b4 <HAL_InitTick+0xbc>)
 8001872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001874:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001876:	4b0f      	ldr	r3, [pc, #60]	@ (80018b4 <HAL_InitTick+0xbc>)
 8001878:	2200      	movs	r2, #0
 800187a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800187c:	4b0d      	ldr	r3, [pc, #52]	@ (80018b4 <HAL_InitTick+0xbc>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001882:	480c      	ldr	r0, [pc, #48]	@ (80018b4 <HAL_InitTick+0xbc>)
 8001884:	f00c f8a1 	bl	800d9ca <HAL_TIM_Base_Init>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d107      	bne.n	800189e <HAL_InitTick+0xa6>
 800188e:	e001      	b.n	8001894 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 8001890:	2301      	movs	r3, #1
 8001892:	e005      	b.n	80018a0 <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001894:	4807      	ldr	r0, [pc, #28]	@ (80018b4 <HAL_InitTick+0xbc>)
 8001896:	f00c f8ef 	bl	800da78 <HAL_TIM_Base_Start_IT>
 800189a:	4603      	mov	r3, r0
 800189c:	e000      	b.n	80018a0 <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3738      	adds	r7, #56	@ 0x38
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	24000008 	.word	0x24000008
 80018ac:	58024400 	.word	0x58024400
 80018b0:	431bde83 	.word	0x431bde83
 80018b4:	240005e8 	.word	0x240005e8
 80018b8:	40010000 	.word	0x40010000

080018bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018c0:	bf00      	nop
 80018c2:	e7fd      	b.n	80018c0 <NMI_Handler+0x4>

080018c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018c8:	bf00      	nop
 80018ca:	e7fd      	b.n	80018c8 <HardFault_Handler+0x4>

080018cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018d0:	bf00      	nop
 80018d2:	e7fd      	b.n	80018d0 <MemManage_Handler+0x4>

080018d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018d4:	b480      	push	{r7}
 80018d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018d8:	bf00      	nop
 80018da:	e7fd      	b.n	80018d8 <BusFault_Handler+0x4>

080018dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e0:	bf00      	nop
 80018e2:	e7fd      	b.n	80018e0 <UsageFault_Handler+0x4>

080018e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018e8:	bf00      	nop
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80018f8:	4802      	ldr	r0, [pc, #8]	@ (8001904 <DMA1_Stream0_IRQHandler+0x10>)
 80018fa:	f004 fcc9 	bl	8006290 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	2400071c 	.word	0x2400071c

08001908 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800190c:	4802      	ldr	r0, [pc, #8]	@ (8001918 <DMA1_Stream1_IRQHandler+0x10>)
 800190e:	f004 fcbf 	bl	8006290 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	240004f8 	.word	0x240004f8

0800191c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001920:	4802      	ldr	r0, [pc, #8]	@ (800192c <DMA1_Stream2_IRQHandler+0x10>)
 8001922:	f004 fcb5 	bl	8006290 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	24000570 	.word	0x24000570

08001930 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001934:	4802      	ldr	r0, [pc, #8]	@ (8001940 <DMA1_Stream5_IRQHandler+0x10>)
 8001936:	f004 fcab 	bl	8006290 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	24000298 	.word	0x24000298

08001944 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001948:	4802      	ldr	r0, [pc, #8]	@ (8001954 <FDCAN1_IT0_IRQHandler+0x10>)
 800194a:	f006 fcff 	bl	800834c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	24000310 	.word	0x24000310

08001958 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800195c:	4802      	ldr	r0, [pc, #8]	@ (8001968 <FDCAN1_IT1_IRQHandler+0x10>)
 800195e:	f006 fcf5 	bl	800834c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	24000310 	.word	0x24000310

0800196c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001970:	4802      	ldr	r0, [pc, #8]	@ (800197c <TIM1_UP_IRQHandler+0x10>)
 8001972:	f00c fa57 	bl	800de24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	240005e8 	.word	0x240005e8

08001980 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001984:	4802      	ldr	r0, [pc, #8]	@ (8001990 <SPI2_IRQHandler+0x10>)
 8001986:	f00b fd1d 	bl	800d3c4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	24000470 	.word	0x24000470

08001994 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001998:	4802      	ldr	r0, [pc, #8]	@ (80019a4 <USART1_IRQHandler+0x10>)
 800199a:	f00d fc71 	bl	800f280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800199e:	bf00      	nop
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	24000794 	.word	0x24000794

080019a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019ac:	4802      	ldr	r0, [pc, #8]	@ (80019b8 <USART2_IRQHandler+0x10>)
 80019ae:	f00d fc67 	bl	800f280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019b2:	bf00      	nop
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	24000828 	.word	0x24000828

080019bc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80019c0:	4802      	ldr	r0, [pc, #8]	@ (80019cc <USART3_IRQHandler+0x10>)
 80019c2:	f00d fc5d 	bl	800f280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	240008bc 	.word	0x240008bc

080019d0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT_Pin);
 80019d4:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80019d8:	f007 fb75 	bl	80090c6 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GYRO_INT_Pin);
 80019dc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80019e0:	f007 fb71 	bl	80090c6 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80019ec:	4802      	ldr	r0, [pc, #8]	@ (80019f8 <USART6_IRQHandler+0x10>)
 80019ee:	f00d fc47 	bl	800f280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	24000950 	.word	0x24000950

080019fc <USART10_IRQHandler>:

/**
  * @brief This function handles USART10 global interrupt.
  */
void USART10_IRQHandler(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART10_IRQn 0 */

  /* USER CODE END USART10_IRQn 0 */
  HAL_UART_IRQHandler(&huart10);
 8001a00:	4802      	ldr	r0, [pc, #8]	@ (8001a0c <USART10_IRQHandler+0x10>)
 8001a02:	f00d fc3d 	bl	800f280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART10_IRQn 1 */

  /* USER CODE END USART10_IRQn 1 */
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	240009e4 	.word	0x240009e4

08001a10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  return 1;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr

08001a20 <_kill>:

int _kill(int pid, int sig)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a2a:	f018 f911 	bl	8019c50 <__errno>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2216      	movs	r2, #22
 8001a32:	601a      	str	r2, [r3, #0]
  return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_exit>:

void _exit (int status)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ffe7 	bl	8001a20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a52:	bf00      	nop
 8001a54:	e7fd      	b.n	8001a52 <_exit+0x12>

08001a56 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a56:	b580      	push	{r7, lr}
 8001a58:	b086      	sub	sp, #24
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	60f8      	str	r0, [r7, #12]
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a62:	2300      	movs	r3, #0
 8001a64:	617b      	str	r3, [r7, #20]
 8001a66:	e00a      	b.n	8001a7e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a68:	f7ff fc68 	bl	800133c <__io_getchar>
 8001a6c:	4601      	mov	r1, r0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	1c5a      	adds	r2, r3, #1
 8001a72:	60ba      	str	r2, [r7, #8]
 8001a74:	b2ca      	uxtb	r2, r1
 8001a76:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	dbf0      	blt.n	8001a68 <_read+0x12>
  }

  return len;
 8001a86:	687b      	ldr	r3, [r7, #4]
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3718      	adds	r7, #24
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b086      	sub	sp, #24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]
 8001aa0:	e009      	b.n	8001ab6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	1c5a      	adds	r2, r3, #1
 8001aa6:	60ba      	str	r2, [r7, #8]
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fc34 	bl	8001318 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	697a      	ldr	r2, [r7, #20]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	dbf1      	blt.n	8001aa2 <_write+0x12>
  }
  return len;
 8001abe:	687b      	ldr	r3, [r7, #4]
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_close>:

int _close(int file)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001af0:	605a      	str	r2, [r3, #4]
  return 0;
 8001af2:	2300      	movs	r3, #0
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	370c      	adds	r7, #12
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <_isatty>:

int _isatty(int file)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b16:	b480      	push	{r7}
 8001b18:	b085      	sub	sp, #20
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	60f8      	str	r0, [r7, #12]
 8001b1e:	60b9      	str	r1, [r7, #8]
 8001b20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b22:	2300      	movs	r3, #0
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr

08001b30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b38:	4a14      	ldr	r2, [pc, #80]	@ (8001b8c <_sbrk+0x5c>)
 8001b3a:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <_sbrk+0x60>)
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b44:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <_sbrk+0x64>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d102      	bne.n	8001b52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b4c:	4b11      	ldr	r3, [pc, #68]	@ (8001b94 <_sbrk+0x64>)
 8001b4e:	4a12      	ldr	r2, [pc, #72]	@ (8001b98 <_sbrk+0x68>)
 8001b50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b52:	4b10      	ldr	r3, [pc, #64]	@ (8001b94 <_sbrk+0x64>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	693a      	ldr	r2, [r7, #16]
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d207      	bcs.n	8001b70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b60:	f018 f876 	bl	8019c50 <__errno>
 8001b64:	4603      	mov	r3, r0
 8001b66:	220c      	movs	r2, #12
 8001b68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6e:	e009      	b.n	8001b84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b70:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <_sbrk+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b76:	4b07      	ldr	r3, [pc, #28]	@ (8001b94 <_sbrk+0x64>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	4a05      	ldr	r2, [pc, #20]	@ (8001b94 <_sbrk+0x64>)
 8001b80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b82:	68fb      	ldr	r3, [r7, #12]
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3718      	adds	r7, #24
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	24050000 	.word	0x24050000
 8001b90:	00000400 	.word	0x00000400
 8001b94:	24000634 	.word	0x24000634
 8001b98:	2400f718 	.word	0x2400f718

08001b9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ba0:	4b3e      	ldr	r3, [pc, #248]	@ (8001c9c <SystemInit+0x100>)
 8001ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ba6:	4a3d      	ldr	r2, [pc, #244]	@ (8001c9c <SystemInit+0x100>)
 8001ba8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001bb0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ca0 <SystemInit+0x104>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 030f 	and.w	r3, r3, #15
 8001bb8:	2b06      	cmp	r3, #6
 8001bba:	d807      	bhi.n	8001bcc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001bbc:	4b38      	ldr	r3, [pc, #224]	@ (8001ca0 <SystemInit+0x104>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f023 030f 	bic.w	r3, r3, #15
 8001bc4:	4a36      	ldr	r2, [pc, #216]	@ (8001ca0 <SystemInit+0x104>)
 8001bc6:	f043 0307 	orr.w	r3, r3, #7
 8001bca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001bcc:	4b35      	ldr	r3, [pc, #212]	@ (8001ca4 <SystemInit+0x108>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a34      	ldr	r2, [pc, #208]	@ (8001ca4 <SystemInit+0x108>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001bd8:	4b32      	ldr	r3, [pc, #200]	@ (8001ca4 <SystemInit+0x108>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001bde:	4b31      	ldr	r3, [pc, #196]	@ (8001ca4 <SystemInit+0x108>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4930      	ldr	r1, [pc, #192]	@ (8001ca4 <SystemInit+0x108>)
 8001be4:	4b30      	ldr	r3, [pc, #192]	@ (8001ca8 <SystemInit+0x10c>)
 8001be6:	4013      	ands	r3, r2
 8001be8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001bea:	4b2d      	ldr	r3, [pc, #180]	@ (8001ca0 <SystemInit+0x104>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d007      	beq.n	8001c06 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001bf6:	4b2a      	ldr	r3, [pc, #168]	@ (8001ca0 <SystemInit+0x104>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f023 030f 	bic.w	r3, r3, #15
 8001bfe:	4a28      	ldr	r2, [pc, #160]	@ (8001ca0 <SystemInit+0x104>)
 8001c00:	f043 0307 	orr.w	r3, r3, #7
 8001c04:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001c06:	4b27      	ldr	r3, [pc, #156]	@ (8001ca4 <SystemInit+0x108>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001c0c:	4b25      	ldr	r3, [pc, #148]	@ (8001ca4 <SystemInit+0x108>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001c12:	4b24      	ldr	r3, [pc, #144]	@ (8001ca4 <SystemInit+0x108>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001c18:	4b22      	ldr	r3, [pc, #136]	@ (8001ca4 <SystemInit+0x108>)
 8001c1a:	4a24      	ldr	r2, [pc, #144]	@ (8001cac <SystemInit+0x110>)
 8001c1c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001c1e:	4b21      	ldr	r3, [pc, #132]	@ (8001ca4 <SystemInit+0x108>)
 8001c20:	4a23      	ldr	r2, [pc, #140]	@ (8001cb0 <SystemInit+0x114>)
 8001c22:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001c24:	4b1f      	ldr	r3, [pc, #124]	@ (8001ca4 <SystemInit+0x108>)
 8001c26:	4a23      	ldr	r2, [pc, #140]	@ (8001cb4 <SystemInit+0x118>)
 8001c28:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001c2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ca4 <SystemInit+0x108>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001c30:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca4 <SystemInit+0x108>)
 8001c32:	4a20      	ldr	r2, [pc, #128]	@ (8001cb4 <SystemInit+0x118>)
 8001c34:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001c36:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca4 <SystemInit+0x108>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001c3c:	4b19      	ldr	r3, [pc, #100]	@ (8001ca4 <SystemInit+0x108>)
 8001c3e:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb4 <SystemInit+0x118>)
 8001c40:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001c42:	4b18      	ldr	r3, [pc, #96]	@ (8001ca4 <SystemInit+0x108>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001c48:	4b16      	ldr	r3, [pc, #88]	@ (8001ca4 <SystemInit+0x108>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a15      	ldr	r2, [pc, #84]	@ (8001ca4 <SystemInit+0x108>)
 8001c4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c52:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <SystemInit+0x108>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001c5a:	4b12      	ldr	r3, [pc, #72]	@ (8001ca4 <SystemInit+0x108>)
 8001c5c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001c60:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d113      	bne.n	8001c90 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001c68:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <SystemInit+0x108>)
 8001c6a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001c6e:	4a0d      	ldr	r2, [pc, #52]	@ (8001ca4 <SystemInit+0x108>)
 8001c70:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c74:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001c78:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <SystemInit+0x11c>)
 8001c7a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001c7e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001c80:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <SystemInit+0x108>)
 8001c82:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001c86:	4a07      	ldr	r2, [pc, #28]	@ (8001ca4 <SystemInit+0x108>)
 8001c88:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001c8c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	e000ed00 	.word	0xe000ed00
 8001ca0:	52002000 	.word	0x52002000
 8001ca4:	58024400 	.word	0x58024400
 8001ca8:	eaf6ed7f 	.word	0xeaf6ed7f
 8001cac:	02020200 	.word	0x02020200
 8001cb0:	01ff0000 	.word	0x01ff0000
 8001cb4:	01010280 	.word	0x01010280
 8001cb8:	52004000 	.word	0x52004000

08001cbc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <ExitRun0Mode+0x2c>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	4a08      	ldr	r2, [pc, #32]	@ (8001ce8 <ExitRun0Mode+0x2c>)
 8001cc6:	f043 0302 	orr.w	r3, r3, #2
 8001cca:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001ccc:	bf00      	nop
 8001cce:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <ExitRun0Mode+0x2c>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d0f9      	beq.n	8001cce <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001cda:	bf00      	nop
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	58024800 	.word	0x58024800

08001cec <MX_TIM3_Init>:
TIM_HandleTypeDef htim12;
DMA_HandleTypeDef hdma_tim4_ch3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	@ 0x28
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cf2:	f107 031c 	add.w	r3, r7, #28
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cfe:	463b      	mov	r3, r7
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
 8001d0c:	615a      	str	r2, [r3, #20]
 8001d0e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d10:	4b21      	ldr	r3, [pc, #132]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d12:	4a22      	ldr	r2, [pc, #136]	@ (8001d9c <MX_TIM3_Init+0xb0>)
 8001d14:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001d16:	4b20      	ldr	r3, [pc, #128]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001d22:	4b1d      	ldr	r3, [pc, #116]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d28:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d30:	4b19      	ldr	r3, [pc, #100]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d36:	4818      	ldr	r0, [pc, #96]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d38:	f00b ff24 	bl	800db84 <HAL_TIM_PWM_Init>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8001d42:	f7ff fbe1 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d4e:	f107 031c 	add.w	r3, r7, #28
 8001d52:	4619      	mov	r1, r3
 8001d54:	4810      	ldr	r0, [pc, #64]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d56:	f00c ffe7 	bl	800ed28 <HAL_TIMEx_MasterConfigSynchronization>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8001d60:	f7ff fbd2 	bl	8001508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d64:	2360      	movs	r3, #96	@ 0x60
 8001d66:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d70:	2300      	movs	r3, #0
 8001d72:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d74:	463b      	mov	r3, r7
 8001d76:	220c      	movs	r2, #12
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4807      	ldr	r0, [pc, #28]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d7c:	f00c f95a 	bl	800e034 <HAL_TIM_PWM_ConfigChannel>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8001d86:	f7ff fbbf 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d8a:	4803      	ldr	r0, [pc, #12]	@ (8001d98 <MX_TIM3_Init+0xac>)
 8001d8c:	f000 f968 	bl	8002060 <HAL_TIM_MspPostInit>

}
 8001d90:	bf00      	nop
 8001d92:	3728      	adds	r7, #40	@ 0x28
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	24000638 	.word	0x24000638
 8001d9c:	40000400 	.word	0x40000400

08001da0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b08e      	sub	sp, #56	@ 0x38
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001da6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
 8001dae:	605a      	str	r2, [r3, #4]
 8001db0:	609a      	str	r2, [r3, #8]
 8001db2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001db4:	f107 031c 	add.w	r3, r7, #28
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
 8001dbc:	605a      	str	r2, [r3, #4]
 8001dbe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dc0:	463b      	mov	r3, r7
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	605a      	str	r2, [r3, #4]
 8001dc8:	609a      	str	r2, [r3, #8]
 8001dca:	60da      	str	r2, [r3, #12]
 8001dcc:	611a      	str	r2, [r3, #16]
 8001dce:	615a      	str	r2, [r3, #20]
 8001dd0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001dd2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001dd4:	4a2d      	ldr	r2, [pc, #180]	@ (8001e8c <MX_TIM4_Init+0xec>)
 8001dd6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dde:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 687;
 8001de4:	4b28      	ldr	r3, [pc, #160]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001de6:	f240 22af 	movw	r2, #687	@ 0x2af
 8001dea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dec:	4b26      	ldr	r3, [pc, #152]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df2:	4b25      	ldr	r3, [pc, #148]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001df8:	4823      	ldr	r0, [pc, #140]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001dfa:	f00b fde6 	bl	800d9ca <HAL_TIM_Base_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001e04:	f7ff fb80 	bl	8001508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e12:	4619      	mov	r1, r3
 8001e14:	481c      	ldr	r0, [pc, #112]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001e16:	f00c fa21 	bl	800e25c <HAL_TIM_ConfigClockSource>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001e20:	f7ff fb72 	bl	8001508 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001e24:	4818      	ldr	r0, [pc, #96]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001e26:	f00b fead 	bl	800db84 <HAL_TIM_PWM_Init>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001e30:	f7ff fb6a 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e3c:	f107 031c 	add.w	r3, r7, #28
 8001e40:	4619      	mov	r1, r3
 8001e42:	4811      	ldr	r0, [pc, #68]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001e44:	f00c ff70 	bl	800ed28 <HAL_TIMEx_MasterConfigSynchronization>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001e4e:	f7ff fb5b 	bl	8001508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e52:	2360      	movs	r3, #96	@ 0x60
 8001e54:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e62:	463b      	mov	r3, r7
 8001e64:	2208      	movs	r2, #8
 8001e66:	4619      	mov	r1, r3
 8001e68:	4807      	ldr	r0, [pc, #28]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001e6a:	f00c f8e3 	bl	800e034 <HAL_TIM_PWM_ConfigChannel>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001e74:	f7ff fb48 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001e78:	4803      	ldr	r0, [pc, #12]	@ (8001e88 <MX_TIM4_Init+0xe8>)
 8001e7a:	f000 f8f1 	bl	8002060 <HAL_TIM_MspPostInit>

}
 8001e7e:	bf00      	nop
 8001e80:	3738      	adds	r7, #56	@ 0x38
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	24000684 	.word	0x24000684
 8001e8c:	40000800 	.word	0x40000800

08001e90 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b08a      	sub	sp, #40	@ 0x28
 8001e94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea2:	463b      	mov	r3, r7
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
 8001eb0:	615a      	str	r2, [r3, #20]
 8001eb2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001eb4:	4b21      	ldr	r3, [pc, #132]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001eb6:	4a22      	ldr	r2, [pc, #136]	@ (8001f40 <MX_TIM12_Init+0xb0>)
 8001eb8:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 24;
 8001eba:	4b20      	ldr	r3, [pc, #128]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001ebc:	2218      	movs	r2, #24
 8001ebe:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec0:	4b1e      	ldr	r3, [pc, #120]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000-1;
 8001ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001ec8:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001ecc:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ece:	4b1b      	ldr	r3, [pc, #108]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed4:	4b19      	ldr	r3, [pc, #100]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001eda:	4818      	ldr	r0, [pc, #96]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001edc:	f00b fe52 	bl	800db84 <HAL_TIM_PWM_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8001ee6:	f7ff fb0f 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 8001ef2:	f107 031c 	add.w	r3, r7, #28
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4810      	ldr	r0, [pc, #64]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001efa:	f00c ff15 	bl	800ed28 <HAL_TIMEx_MasterConfigSynchronization>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM12_Init+0x78>
  {
    Error_Handler();
 8001f04:	f7ff fb00 	bl	8001508 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f08:	2360      	movs	r3, #96	@ 0x60
 8001f0a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f10:	2300      	movs	r3, #0
 8001f12:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f14:	2300      	movs	r3, #0
 8001f16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f18:	463b      	mov	r3, r7
 8001f1a:	2204      	movs	r2, #4
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4807      	ldr	r0, [pc, #28]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001f20:	f00c f888 	bl	800e034 <HAL_TIM_PWM_ConfigChannel>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <MX_TIM12_Init+0x9e>
  {
    Error_Handler();
 8001f2a:	f7ff faed 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001f2e:	4803      	ldr	r0, [pc, #12]	@ (8001f3c <MX_TIM12_Init+0xac>)
 8001f30:	f000 f896 	bl	8002060 <HAL_TIM_MspPostInit>

}
 8001f34:	bf00      	nop
 8001f36:	3728      	adds	r7, #40	@ 0x28
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}
 8001f3c:	240006d0 	.word	0x240006d0
 8001f40:	40001800 	.word	0x40001800

08001f44 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a16      	ldr	r2, [pc, #88]	@ (8001fac <HAL_TIM_PWM_MspInit+0x68>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d10f      	bne.n	8001f76 <HAL_TIM_PWM_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f56:	4b16      	ldr	r3, [pc, #88]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f5c:	4a14      	ldr	r2, [pc, #80]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f5e:	f043 0302 	orr.w	r3, r3, #2
 8001f62:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f66:	4b12      	ldr	r3, [pc, #72]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f6c:	f003 0302 	and.w	r3, r3, #2
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM12_CLK_ENABLE();
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8001f74:	e013      	b.n	8001f9e <HAL_TIM_PWM_MspInit+0x5a>
  else if(tim_pwmHandle->Instance==TIM12)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a0e      	ldr	r2, [pc, #56]	@ (8001fb4 <HAL_TIM_PWM_MspInit+0x70>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d10e      	bne.n	8001f9e <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001f80:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f86:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f90:	4b07      	ldr	r3, [pc, #28]	@ (8001fb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8001f92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f9a:	60bb      	str	r3, [r7, #8]
 8001f9c:	68bb      	ldr	r3, [r7, #8]
}
 8001f9e:	bf00      	nop
 8001fa0:	3714      	adds	r7, #20
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	40000400 	.word	0x40000400
 8001fb0:	58024400 	.word	0x58024400
 8001fb4:	40001800 	.word	0x40001800

08001fb8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a22      	ldr	r2, [pc, #136]	@ (8002050 <HAL_TIM_Base_MspInit+0x98>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d13d      	bne.n	8002046 <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fca:	4b22      	ldr	r3, [pc, #136]	@ (8002054 <HAL_TIM_Base_MspInit+0x9c>)
 8001fcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fd0:	4a20      	ldr	r2, [pc, #128]	@ (8002054 <HAL_TIM_Base_MspInit+0x9c>)
 8001fd2:	f043 0304 	orr.w	r3, r3, #4
 8001fd6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001fda:	4b1e      	ldr	r3, [pc, #120]	@ (8002054 <HAL_TIM_Base_MspInit+0x9c>)
 8001fdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fe0:	f003 0304 	and.w	r3, r3, #4
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 DMA Init */
    /* TIM4_CH3 Init */
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8001fea:	4a1c      	ldr	r2, [pc, #112]	@ (800205c <HAL_TIM_Base_MspInit+0xa4>)
 8001fec:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8001fee:	4b1a      	ldr	r3, [pc, #104]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8001ff0:	221f      	movs	r2, #31
 8001ff2:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ff4:	4b18      	ldr	r3, [pc, #96]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ffa:	4b17      	ldr	r3, [pc, #92]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002000:	4b15      	ldr	r3, [pc, #84]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8002002:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002006:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002008:	4b13      	ldr	r3, [pc, #76]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 800200a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800200e:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002010:	4b11      	ldr	r3, [pc, #68]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8002012:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002016:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8002018:	4b0f      	ldr	r3, [pc, #60]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 800201a:	2200      	movs	r2, #0
 800201c:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800201e:	4b0e      	ldr	r3, [pc, #56]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8002020:	2200      	movs	r2, #0
 8002022:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002024:	4b0c      	ldr	r3, [pc, #48]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8002026:	2200      	movs	r2, #0
 8002028:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 800202a:	480b      	ldr	r0, [pc, #44]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 800202c:	f002 fe0a 	bl	8004c44 <HAL_DMA_Init>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8002036:	f7ff fa67 	bl	8001508 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a06      	ldr	r2, [pc, #24]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 800203e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002040:	4a05      	ldr	r2, [pc, #20]	@ (8002058 <HAL_TIM_Base_MspInit+0xa0>)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002046:	bf00      	nop
 8002048:	3710      	adds	r7, #16
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	40000800 	.word	0x40000800
 8002054:	58024400 	.word	0x58024400
 8002058:	2400071c 	.word	0x2400071c
 800205c:	40020010 	.word	0x40020010

08002060 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08a      	sub	sp, #40	@ 0x28
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
 8002072:	609a      	str	r2, [r3, #8]
 8002074:	60da      	str	r2, [r3, #12]
 8002076:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a38      	ldr	r2, [pc, #224]	@ (8002160 <HAL_TIM_MspPostInit+0x100>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d11f      	bne.n	80020c2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002082:	4b38      	ldr	r3, [pc, #224]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 8002084:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002088:	4a36      	ldr	r2, [pc, #216]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 800208a:	f043 0302 	orr.w	r3, r3, #2
 800208e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002092:	4b34      	ldr	r3, [pc, #208]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 8002094:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80020a0:	2302      	movs	r3, #2
 80020a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a4:	2302      	movs	r3, #2
 80020a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ac:	2300      	movs	r3, #0
 80020ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020b0:	2302      	movs	r3, #2
 80020b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b4:	f107 0314 	add.w	r3, r7, #20
 80020b8:	4619      	mov	r1, r3
 80020ba:	482b      	ldr	r0, [pc, #172]	@ (8002168 <HAL_TIM_MspPostInit+0x108>)
 80020bc:	f006 fe42 	bl	8008d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80020c0:	e04a      	b.n	8002158 <HAL_TIM_MspPostInit+0xf8>
  else if(timHandle->Instance==TIM4)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a29      	ldr	r2, [pc, #164]	@ (800216c <HAL_TIM_MspPostInit+0x10c>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d120      	bne.n	800210e <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80020cc:	4b25      	ldr	r3, [pc, #148]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 80020ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020d2:	4a24      	ldr	r2, [pc, #144]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 80020d4:	f043 0308 	orr.w	r3, r3, #8
 80020d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020dc:	4b21      	ldr	r3, [pc, #132]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 80020de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020e2:	f003 0308 	and.w	r3, r3, #8
 80020e6:	60fb      	str	r3, [r7, #12]
 80020e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80020ea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f0:	2302      	movs	r3, #2
 80020f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f8:	2300      	movs	r3, #0
 80020fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020fc:	2302      	movs	r3, #2
 80020fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	4619      	mov	r1, r3
 8002106:	481a      	ldr	r0, [pc, #104]	@ (8002170 <HAL_TIM_MspPostInit+0x110>)
 8002108:	f006 fe1c 	bl	8008d44 <HAL_GPIO_Init>
}
 800210c:	e024      	b.n	8002158 <HAL_TIM_MspPostInit+0xf8>
  else if(timHandle->Instance==TIM12)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a18      	ldr	r2, [pc, #96]	@ (8002174 <HAL_TIM_MspPostInit+0x114>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d11f      	bne.n	8002158 <HAL_TIM_MspPostInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002118:	4b12      	ldr	r3, [pc, #72]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 800211a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800211e:	4a11      	ldr	r2, [pc, #68]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 8002120:	f043 0302 	orr.w	r3, r3, #2
 8002124:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002128:	4b0e      	ldr	r3, [pc, #56]	@ (8002164 <HAL_TIM_MspPostInit+0x104>)
 800212a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8002136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800213a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800213c:	2302      	movs	r3, #2
 800213e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002144:	2300      	movs	r3, #0
 8002146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 8002148:	2302      	movs	r3, #2
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	4619      	mov	r1, r3
 8002152:	4805      	ldr	r0, [pc, #20]	@ (8002168 <HAL_TIM_MspPostInit+0x108>)
 8002154:	f006 fdf6 	bl	8008d44 <HAL_GPIO_Init>
}
 8002158:	bf00      	nop
 800215a:	3728      	adds	r7, #40	@ 0x28
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	40000400 	.word	0x40000400
 8002164:	58024400 	.word	0x58024400
 8002168:	58020400 	.word	0x58020400
 800216c:	40000800 	.word	0x40000800
 8002170:	58020c00 	.word	0x58020c00
 8002174:	40001800 	.word	0x40001800

08002178 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart10;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800217c:	4b22      	ldr	r3, [pc, #136]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 800217e:	4a23      	ldr	r2, [pc, #140]	@ (800220c <MX_USART1_UART_Init+0x94>)
 8002180:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002182:	4b21      	ldr	r3, [pc, #132]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 8002184:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002188:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800218a:	4b1f      	ldr	r3, [pc, #124]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 800218c:	2200      	movs	r2, #0
 800218e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002190:	4b1d      	ldr	r3, [pc, #116]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 8002192:	2200      	movs	r2, #0
 8002194:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002196:	4b1c      	ldr	r3, [pc, #112]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 8002198:	2200      	movs	r2, #0
 800219a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800219c:	4b1a      	ldr	r3, [pc, #104]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 800219e:	220c      	movs	r2, #12
 80021a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021a2:	4b19      	ldr	r3, [pc, #100]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a8:	4b17      	ldr	r3, [pc, #92]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80021ae:	4b16      	ldr	r3, [pc, #88]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80021b4:	4b14      	ldr	r3, [pc, #80]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80021ba:	4b13      	ldr	r3, [pc, #76]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021bc:	2200      	movs	r2, #0
 80021be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021c0:	4811      	ldr	r0, [pc, #68]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021c2:	f00c fe6b 	bl	800ee9c <HAL_UART_Init>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80021cc:	f7ff f99c 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021d0:	2100      	movs	r1, #0
 80021d2:	480d      	ldr	r0, [pc, #52]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021d4:	f00f fc17 	bl	8011a06 <HAL_UARTEx_SetTxFifoThreshold>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80021de:	f7ff f993 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021e2:	2100      	movs	r1, #0
 80021e4:	4808      	ldr	r0, [pc, #32]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021e6:	f00f fc4c 	bl	8011a82 <HAL_UARTEx_SetRxFifoThreshold>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80021f0:	f7ff f98a 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80021f4:	4804      	ldr	r0, [pc, #16]	@ (8002208 <MX_USART1_UART_Init+0x90>)
 80021f6:	f00f fbcd 	bl	8011994 <HAL_UARTEx_DisableFifoMode>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002200:	f7ff f982 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002204:	bf00      	nop
 8002206:	bd80      	pop	{r7, pc}
 8002208:	24000794 	.word	0x24000794
 800220c:	40011000 	.word	0x40011000

08002210 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002214:	4b23      	ldr	r3, [pc, #140]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002216:	4a24      	ldr	r2, [pc, #144]	@ (80022a8 <MX_USART2_UART_Init+0x98>)
 8002218:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1152000;
 800221a:	4b22      	ldr	r3, [pc, #136]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 800221c:	4a23      	ldr	r2, [pc, #140]	@ (80022ac <MX_USART2_UART_Init+0x9c>)
 800221e:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002220:	4b20      	ldr	r3, [pc, #128]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002222:	2200      	movs	r2, #0
 8002224:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002226:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002228:	2200      	movs	r2, #0
 800222a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800222c:	4b1d      	ldr	r3, [pc, #116]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 800222e:	2200      	movs	r2, #0
 8002230:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002232:	4b1c      	ldr	r3, [pc, #112]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002234:	220c      	movs	r2, #12
 8002236:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002238:	4b1a      	ldr	r3, [pc, #104]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 800223a:	2200      	movs	r2, #0
 800223c:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800223e:	4b19      	ldr	r3, [pc, #100]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002240:	2200      	movs	r2, #0
 8002242:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002244:	4b17      	ldr	r3, [pc, #92]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002246:	2200      	movs	r2, #0
 8002248:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800224a:	4b16      	ldr	r3, [pc, #88]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 800224c:	2200      	movs	r2, #0
 800224e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002250:	4b14      	ldr	r3, [pc, #80]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002252:	2200      	movs	r2, #0
 8002254:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8002256:	2300      	movs	r3, #0
 8002258:	2200      	movs	r2, #0
 800225a:	2100      	movs	r1, #0
 800225c:	4811      	ldr	r0, [pc, #68]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 800225e:	f00f fb11 	bl	8011884 <HAL_RS485Ex_Init>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d001      	beq.n	800226c <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002268:	f7ff f94e 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800226c:	2100      	movs	r1, #0
 800226e:	480d      	ldr	r0, [pc, #52]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002270:	f00f fbc9 	bl	8011a06 <HAL_UARTEx_SetTxFifoThreshold>
 8002274:	4603      	mov	r3, r0
 8002276:	2b00      	cmp	r3, #0
 8002278:	d001      	beq.n	800227e <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 800227a:	f7ff f945 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800227e:	2100      	movs	r1, #0
 8002280:	4808      	ldr	r0, [pc, #32]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002282:	f00f fbfe 	bl	8011a82 <HAL_UARTEx_SetRxFifoThreshold>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 800228c:	f7ff f93c 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002290:	4804      	ldr	r0, [pc, #16]	@ (80022a4 <MX_USART2_UART_Init+0x94>)
 8002292:	f00f fb7f 	bl	8011994 <HAL_UARTEx_DisableFifoMode>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 800229c:	f7ff f934 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	24000828 	.word	0x24000828
 80022a8:	40004400 	.word	0x40004400
 80022ac:	00119400 	.word	0x00119400

080022b0 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022b4:	4b23      	ldr	r3, [pc, #140]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022b6:	4a24      	ldr	r2, [pc, #144]	@ (8002348 <MX_USART3_UART_Init+0x98>)
 80022b8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 1152000;
 80022ba:	4b22      	ldr	r3, [pc, #136]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022bc:	4a23      	ldr	r2, [pc, #140]	@ (800234c <MX_USART3_UART_Init+0x9c>)
 80022be:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022c0:	4b20      	ldr	r3, [pc, #128]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022c6:	4b1f      	ldr	r3, [pc, #124]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022d4:	220c      	movs	r2, #12
 80022d6:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022da:	2200      	movs	r2, #0
 80022dc:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022de:	4b19      	ldr	r3, [pc, #100]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022e4:	4b17      	ldr	r3, [pc, #92]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022ea:	4b16      	ldr	r3, [pc, #88]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022f0:	4b14      	ldr	r3, [pc, #80]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart3, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80022f6:	2300      	movs	r3, #0
 80022f8:	2200      	movs	r2, #0
 80022fa:	2100      	movs	r1, #0
 80022fc:	4811      	ldr	r0, [pc, #68]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 80022fe:	f00f fac1 	bl	8011884 <HAL_RS485Ex_Init>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_USART3_UART_Init+0x5c>
  {
    Error_Handler();
 8002308:	f7ff f8fe 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800230c:	2100      	movs	r1, #0
 800230e:	480d      	ldr	r0, [pc, #52]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 8002310:	f00f fb79 	bl	8011a06 <HAL_UARTEx_SetTxFifoThreshold>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_USART3_UART_Init+0x6e>
  {
    Error_Handler();
 800231a:	f7ff f8f5 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800231e:	2100      	movs	r1, #0
 8002320:	4808      	ldr	r0, [pc, #32]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 8002322:	f00f fbae 	bl	8011a82 <HAL_UARTEx_SetRxFifoThreshold>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_USART3_UART_Init+0x80>
  {
    Error_Handler();
 800232c:	f7ff f8ec 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002330:	4804      	ldr	r0, [pc, #16]	@ (8002344 <MX_USART3_UART_Init+0x94>)
 8002332:	f00f fb2f 	bl	8011994 <HAL_UARTEx_DisableFifoMode>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_USART3_UART_Init+0x90>
  {
    Error_Handler();
 800233c:	f7ff f8e4 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002340:	bf00      	nop
 8002342:	bd80      	pop	{r7, pc}
 8002344:	240008bc 	.word	0x240008bc
 8002348:	40004800 	.word	0x40004800
 800234c:	00119400 	.word	0x00119400

08002350 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002354:	4b22      	ldr	r3, [pc, #136]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 8002356:	4a23      	ldr	r2, [pc, #140]	@ (80023e4 <MX_USART6_UART_Init+0x94>)
 8002358:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800235a:	4b21      	ldr	r3, [pc, #132]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 800235c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002360:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002362:	4b1f      	ldr	r3, [pc, #124]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 8002364:	2200      	movs	r2, #0
 8002366:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002368:	4b1d      	ldr	r3, [pc, #116]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 800236a:	2200      	movs	r2, #0
 800236c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800236e:	4b1c      	ldr	r3, [pc, #112]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 8002370:	2200      	movs	r2, #0
 8002372:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002374:	4b1a      	ldr	r3, [pc, #104]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 8002376:	220c      	movs	r2, #12
 8002378:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800237a:	4b19      	ldr	r3, [pc, #100]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 800237c:	2200      	movs	r2, #0
 800237e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002380:	4b17      	ldr	r3, [pc, #92]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 8002382:	2200      	movs	r2, #0
 8002384:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002386:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 8002388:	2200      	movs	r2, #0
 800238a:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800238c:	4b14      	ldr	r3, [pc, #80]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 800238e:	2200      	movs	r2, #0
 8002390:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002392:	4b13      	ldr	r3, [pc, #76]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 8002394:	2200      	movs	r2, #0
 8002396:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002398:	4811      	ldr	r0, [pc, #68]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 800239a:	f00c fd7f 	bl	800ee9c <HAL_UART_Init>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80023a4:	f7ff f8b0 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023a8:	2100      	movs	r1, #0
 80023aa:	480d      	ldr	r0, [pc, #52]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 80023ac:	f00f fb2b 	bl	8011a06 <HAL_UARTEx_SetTxFifoThreshold>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80023b6:	f7ff f8a7 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023ba:	2100      	movs	r1, #0
 80023bc:	4808      	ldr	r0, [pc, #32]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 80023be:	f00f fb60 	bl	8011a82 <HAL_UARTEx_SetRxFifoThreshold>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80023c8:	f7ff f89e 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80023cc:	4804      	ldr	r0, [pc, #16]	@ (80023e0 <MX_USART6_UART_Init+0x90>)
 80023ce:	f00f fae1 	bl	8011994 <HAL_UARTEx_DisableFifoMode>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80023d8:	f7ff f896 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80023dc:	bf00      	nop
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	24000950 	.word	0x24000950
 80023e4:	40011400 	.word	0x40011400

080023e8 <MX_USART10_UART_Init>:
/* USART10 init function */

void MX_USART10_UART_Init(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART10_Init 0 */

  /* USER CODE BEGIN USART10_Init 1 */

  /* USER CODE END USART10_Init 1 */
  huart10.Instance = USART10;
 80023ec:	4b22      	ldr	r3, [pc, #136]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 80023ee:	4a23      	ldr	r2, [pc, #140]	@ (800247c <MX_USART10_UART_Init+0x94>)
 80023f0:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 80023f2:	4b21      	ldr	r3, [pc, #132]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 80023f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023f8:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 80023fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8002400:	4b1d      	ldr	r3, [pc, #116]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002402:	2200      	movs	r2, #0
 8002404:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8002406:	4b1c      	ldr	r3, [pc, #112]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002408:	2200      	movs	r2, #0
 800240a:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 800240c:	4b1a      	ldr	r3, [pc, #104]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 800240e:	220c      	movs	r2, #12
 8002410:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002412:	4b19      	ldr	r3, [pc, #100]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002414:	2200      	movs	r2, #0
 8002416:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8002418:	4b17      	ldr	r3, [pc, #92]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 800241a:	2200      	movs	r2, #0
 800241c:	61da      	str	r2, [r3, #28]
  huart10.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800241e:	4b16      	ldr	r3, [pc, #88]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002420:	2200      	movs	r2, #0
 8002422:	621a      	str	r2, [r3, #32]
  huart10.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002424:	4b14      	ldr	r3, [pc, #80]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002426:	2200      	movs	r2, #0
 8002428:	625a      	str	r2, [r3, #36]	@ 0x24
  huart10.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800242a:	4b13      	ldr	r3, [pc, #76]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 800242c:	2200      	movs	r2, #0
 800242e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8002430:	4811      	ldr	r0, [pc, #68]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002432:	f00c fd33 	bl	800ee9c <HAL_UART_Init>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_USART10_UART_Init+0x58>
  {
    Error_Handler();
 800243c:	f7ff f864 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart10, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002440:	2100      	movs	r1, #0
 8002442:	480d      	ldr	r0, [pc, #52]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002444:	f00f fadf 	bl	8011a06 <HAL_UARTEx_SetTxFifoThreshold>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d001      	beq.n	8002452 <MX_USART10_UART_Init+0x6a>
  {
    Error_Handler();
 800244e:	f7ff f85b 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart10, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002452:	2100      	movs	r1, #0
 8002454:	4808      	ldr	r0, [pc, #32]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002456:	f00f fb14 	bl	8011a82 <HAL_UARTEx_SetRxFifoThreshold>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <MX_USART10_UART_Init+0x7c>
  {
    Error_Handler();
 8002460:	f7ff f852 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart10) != HAL_OK)
 8002464:	4804      	ldr	r0, [pc, #16]	@ (8002478 <MX_USART10_UART_Init+0x90>)
 8002466:	f00f fa95 	bl	8011994 <HAL_UARTEx_DisableFifoMode>
 800246a:	4603      	mov	r3, r0
 800246c:	2b00      	cmp	r3, #0
 800246e:	d001      	beq.n	8002474 <MX_USART10_UART_Init+0x8c>
  {
    Error_Handler();
 8002470:	f7ff f84a 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART10_Init 2 */

  /* USER CODE END USART10_Init 2 */

}
 8002474:	bf00      	nop
 8002476:	bd80      	pop	{r7, pc}
 8002478:	240009e4 	.word	0x240009e4
 800247c:	40011c00 	.word	0x40011c00

08002480 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b0c2      	sub	sp, #264	@ 0x108
 8002484:	af00      	add	r7, sp, #0
 8002486:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800248a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800248e:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002490:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002494:	2200      	movs	r2, #0
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	605a      	str	r2, [r3, #4]
 800249a:	609a      	str	r2, [r3, #8]
 800249c:	60da      	str	r2, [r3, #12]
 800249e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024a0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80024a4:	22b8      	movs	r2, #184	@ 0xb8
 80024a6:	2100      	movs	r1, #0
 80024a8:	4618      	mov	r0, r3
 80024aa:	f017 fb01 	bl	8019ab0 <memset>
  if(uartHandle->Instance==USART1)
 80024ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80024b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4ac0      	ldr	r2, [pc, #768]	@ (80027bc <HAL_UART_MspInit+0x33c>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d14f      	bne.n	8002560 <HAL_UART_MspInit+0xe0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80024c0:	f04f 0201 	mov.w	r2, #1
 80024c4:	f04f 0300 	mov.w	r3, #0
 80024c8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80024cc:	2300      	movs	r3, #0
 80024ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024d2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80024d6:	4618      	mov	r0, r3
 80024d8:	f007 ff30 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <HAL_UART_MspInit+0x66>
    {
      Error_Handler();
 80024e2:	f7ff f811 	bl	8001508 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024e6:	4bb6      	ldr	r3, [pc, #728]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80024e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024ec:	4ab4      	ldr	r2, [pc, #720]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80024ee:	f043 0310 	orr.w	r3, r3, #16
 80024f2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80024f6:	4bb2      	ldr	r3, [pc, #712]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80024f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024fc:	f003 0310 	and.w	r3, r3, #16
 8002500:	637b      	str	r3, [r7, #52]	@ 0x34
 8002502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002504:	4bae      	ldr	r3, [pc, #696]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002506:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800250a:	4aad      	ldr	r2, [pc, #692]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800250c:	f043 0301 	orr.w	r3, r3, #1
 8002510:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002514:	4baa      	ldr	r3, [pc, #680]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002516:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002522:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002526:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252a:	2302      	movs	r3, #2
 800252c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002536:	2300      	movs	r3, #0
 8002538:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800253c:	2307      	movs	r3, #7
 800253e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002542:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002546:	4619      	mov	r1, r3
 8002548:	489e      	ldr	r0, [pc, #632]	@ (80027c4 <HAL_UART_MspInit+0x344>)
 800254a:	f006 fbfb 	bl	8008d44 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800254e:	2200      	movs	r2, #0
 8002550:	2105      	movs	r1, #5
 8002552:	2025      	movs	r0, #37	@ 0x25
 8002554:	f002 fb4e 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002558:	2025      	movs	r0, #37	@ 0x25
 800255a:	f002 fb65 	bl	8004c28 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
  /* USER CODE BEGIN USART10_MspInit 1 */

  /* USER CODE END USART10_MspInit 1 */
  }
}
 800255e:	e1ab      	b.n	80028b8 <HAL_UART_MspInit+0x438>
  else if(uartHandle->Instance==USART2)
 8002560:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002564:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a96      	ldr	r2, [pc, #600]	@ (80027c8 <HAL_UART_MspInit+0x348>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d14e      	bne.n	8002610 <HAL_UART_MspInit+0x190>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002572:	f04f 0202 	mov.w	r2, #2
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800257e:	2300      	movs	r3, #0
 8002580:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002584:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002588:	4618      	mov	r0, r3
 800258a:	f007 fed7 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <HAL_UART_MspInit+0x118>
      Error_Handler();
 8002594:	f7fe ffb8 	bl	8001508 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002598:	4b89      	ldr	r3, [pc, #548]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800259a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800259e:	4a88      	ldr	r2, [pc, #544]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80025a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80025a8:	4b85      	ldr	r3, [pc, #532]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80025aa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025b6:	4b82      	ldr	r3, [pc, #520]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80025b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025bc:	4a80      	ldr	r2, [pc, #512]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80025be:	f043 0308 	orr.w	r3, r3, #8
 80025c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025c6:	4b7e      	ldr	r3, [pc, #504]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 80025c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025cc:	f003 0308 	and.w	r3, r3, #8
 80025d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80025d4:	2370      	movs	r3, #112	@ 0x70
 80025d6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025da:	2302      	movs	r3, #2
 80025dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e0:	2300      	movs	r3, #0
 80025e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e6:	2300      	movs	r3, #0
 80025e8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025ec:	2307      	movs	r3, #7
 80025ee:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025f2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80025f6:	4619      	mov	r1, r3
 80025f8:	4874      	ldr	r0, [pc, #464]	@ (80027cc <HAL_UART_MspInit+0x34c>)
 80025fa:	f006 fba3 	bl	8008d44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80025fe:	2200      	movs	r2, #0
 8002600:	2105      	movs	r1, #5
 8002602:	2026      	movs	r0, #38	@ 0x26
 8002604:	f002 faf6 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002608:	2026      	movs	r0, #38	@ 0x26
 800260a:	f002 fb0d 	bl	8004c28 <HAL_NVIC_EnableIRQ>
}
 800260e:	e153      	b.n	80028b8 <HAL_UART_MspInit+0x438>
  else if(uartHandle->Instance==USART3)
 8002610:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002614:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a6c      	ldr	r2, [pc, #432]	@ (80027d0 <HAL_UART_MspInit+0x350>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d174      	bne.n	800270c <HAL_UART_MspInit+0x28c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002622:	f04f 0202 	mov.w	r2, #2
 8002626:	f04f 0300 	mov.w	r3, #0
 800262a:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800262e:	2300      	movs	r3, #0
 8002630:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002634:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002638:	4618      	mov	r0, r3
 800263a:	f007 fe7f 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <HAL_UART_MspInit+0x1c8>
      Error_Handler();
 8002644:	f7fe ff60 	bl	8001508 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002648:	4b5d      	ldr	r3, [pc, #372]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800264a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800264e:	4a5c      	ldr	r2, [pc, #368]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002650:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002654:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002658:	4b59      	ldr	r3, [pc, #356]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800265a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800265e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002662:	627b      	str	r3, [r7, #36]	@ 0x24
 8002664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002666:	4b56      	ldr	r3, [pc, #344]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800266c:	4a54      	ldr	r2, [pc, #336]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800266e:	f043 0302 	orr.w	r3, r3, #2
 8002672:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002676:	4b52      	ldr	r3, [pc, #328]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	623b      	str	r3, [r7, #32]
 8002682:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002684:	4b4e      	ldr	r3, [pc, #312]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800268a:	4a4d      	ldr	r2, [pc, #308]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800268c:	f043 0308 	orr.w	r3, r3, #8
 8002690:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002694:	4b4a      	ldr	r3, [pc, #296]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	61fb      	str	r3, [r7, #28]
 80026a0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80026a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80026a6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026aa:	2302      	movs	r3, #2
 80026ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b6:	2300      	movs	r3, #0
 80026b8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026bc:	2307      	movs	r3, #7
 80026be:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026c2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80026c6:	4619      	mov	r1, r3
 80026c8:	4842      	ldr	r0, [pc, #264]	@ (80027d4 <HAL_UART_MspInit+0x354>)
 80026ca:	f006 fb3b 	bl	8008d44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026ce:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026d2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d6:	2302      	movs	r3, #2
 80026d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e2:	2300      	movs	r3, #0
 80026e4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80026e8:	2307      	movs	r3, #7
 80026ea:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026ee:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80026f2:	4619      	mov	r1, r3
 80026f4:	4835      	ldr	r0, [pc, #212]	@ (80027cc <HAL_UART_MspInit+0x34c>)
 80026f6:	f006 fb25 	bl	8008d44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80026fa:	2200      	movs	r2, #0
 80026fc:	2105      	movs	r1, #5
 80026fe:	2027      	movs	r0, #39	@ 0x27
 8002700:	f002 fa78 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002704:	2027      	movs	r0, #39	@ 0x27
 8002706:	f002 fa8f 	bl	8004c28 <HAL_NVIC_EnableIRQ>
}
 800270a:	e0d5      	b.n	80028b8 <HAL_UART_MspInit+0x438>
  else if(uartHandle->Instance==USART6)
 800270c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8002710:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a2f      	ldr	r2, [pc, #188]	@ (80027d8 <HAL_UART_MspInit+0x358>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d160      	bne.n	80027e0 <HAL_UART_MspInit+0x360>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 800271e:	f04f 0201 	mov.w	r2, #1
 8002722:	f04f 0300 	mov.w	r3, #0
 8002726:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800272a:	2300      	movs	r3, #0
 800272c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002730:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002734:	4618      	mov	r0, r3
 8002736:	f007 fe01 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 8002740:	f7fe fee2 	bl	8001508 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002744:	4b1e      	ldr	r3, [pc, #120]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002746:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800274a:	4a1d      	ldr	r2, [pc, #116]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800274c:	f043 0320 	orr.w	r3, r3, #32
 8002750:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002754:	4b1a      	ldr	r3, [pc, #104]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002756:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800275a:	f003 0320 	and.w	r3, r3, #32
 800275e:	61bb      	str	r3, [r7, #24]
 8002760:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002762:	4b17      	ldr	r3, [pc, #92]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002764:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002768:	4a15      	ldr	r2, [pc, #84]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 800276a:	f043 0304 	orr.w	r3, r3, #4
 800276e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002772:	4b13      	ldr	r3, [pc, #76]	@ (80027c0 <HAL_UART_MspInit+0x340>)
 8002774:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002778:	f003 0304 	and.w	r3, r3, #4
 800277c:	617b      	str	r3, [r7, #20]
 800277e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002780:	23c0      	movs	r3, #192	@ 0xc0
 8002782:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002786:	2302      	movs	r3, #2
 8002788:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800278c:	2301      	movs	r3, #1
 800278e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002792:	2300      	movs	r3, #0
 8002794:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8002798:	2307      	movs	r3, #7
 800279a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800279e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80027a2:	4619      	mov	r1, r3
 80027a4:	480d      	ldr	r0, [pc, #52]	@ (80027dc <HAL_UART_MspInit+0x35c>)
 80027a6:	f006 facd 	bl	8008d44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80027aa:	2200      	movs	r2, #0
 80027ac:	2105      	movs	r1, #5
 80027ae:	2047      	movs	r0, #71	@ 0x47
 80027b0:	f002 fa20 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80027b4:	2047      	movs	r0, #71	@ 0x47
 80027b6:	f002 fa37 	bl	8004c28 <HAL_NVIC_EnableIRQ>
}
 80027ba:	e07d      	b.n	80028b8 <HAL_UART_MspInit+0x438>
 80027bc:	40011000 	.word	0x40011000
 80027c0:	58024400 	.word	0x58024400
 80027c4:	58020000 	.word	0x58020000
 80027c8:	40004400 	.word	0x40004400
 80027cc:	58020c00 	.word	0x58020c00
 80027d0:	40004800 	.word	0x40004800
 80027d4:	58020400 	.word	0x58020400
 80027d8:	40011400 	.word	0x40011400
 80027dc:	58020800 	.word	0x58020800
  else if(uartHandle->Instance==USART10)
 80027e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80027e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a35      	ldr	r2, [pc, #212]	@ (80028c4 <HAL_UART_MspInit+0x444>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d162      	bne.n	80028b8 <HAL_UART_MspInit+0x438>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART10;
 80027f2:	f04f 0201 	mov.w	r2, #1
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80027fe:	2300      	movs	r3, #0
 8002800:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002804:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002808:	4618      	mov	r0, r3
 800280a:	f007 fd97 	bl	800a33c <HAL_RCCEx_PeriphCLKConfig>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <HAL_UART_MspInit+0x398>
      Error_Handler();
 8002814:	f7fe fe78 	bl	8001508 <Error_Handler>
    __HAL_RCC_USART10_CLK_ENABLE();
 8002818:	4b2b      	ldr	r3, [pc, #172]	@ (80028c8 <HAL_UART_MspInit+0x448>)
 800281a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800281e:	4a2a      	ldr	r2, [pc, #168]	@ (80028c8 <HAL_UART_MspInit+0x448>)
 8002820:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002824:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002828:	4b27      	ldr	r3, [pc, #156]	@ (80028c8 <HAL_UART_MspInit+0x448>)
 800282a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800282e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002832:	613b      	str	r3, [r7, #16]
 8002834:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002836:	4b24      	ldr	r3, [pc, #144]	@ (80028c8 <HAL_UART_MspInit+0x448>)
 8002838:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800283c:	4a22      	ldr	r2, [pc, #136]	@ (80028c8 <HAL_UART_MspInit+0x448>)
 800283e:	f043 0310 	orr.w	r3, r3, #16
 8002842:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002846:	4b20      	ldr	r3, [pc, #128]	@ (80028c8 <HAL_UART_MspInit+0x448>)
 8002848:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800284c:	f003 0310 	and.w	r3, r3, #16
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002854:	2304      	movs	r3, #4
 8002856:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285a:	2302      	movs	r3, #2
 800285c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002860:	2301      	movs	r3, #1
 8002862:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002866:	2300      	movs	r3, #0
 8002868:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF4_USART10;
 800286c:	2304      	movs	r3, #4
 800286e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002872:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8002876:	4619      	mov	r1, r3
 8002878:	4814      	ldr	r0, [pc, #80]	@ (80028cc <HAL_UART_MspInit+0x44c>)
 800287a:	f006 fa63 	bl	8008d44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800287e:	2308      	movs	r3, #8
 8002880:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002884:	2302      	movs	r3, #2
 8002886:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800288a:	2301      	movs	r3, #1
 800288c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF11_USART10;
 8002896:	230b      	movs	r3, #11
 8002898:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800289c:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80028a0:	4619      	mov	r1, r3
 80028a2:	480a      	ldr	r0, [pc, #40]	@ (80028cc <HAL_UART_MspInit+0x44c>)
 80028a4:	f006 fa4e 	bl	8008d44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART10_IRQn, 5, 0);
 80028a8:	2200      	movs	r2, #0
 80028aa:	2105      	movs	r1, #5
 80028ac:	209c      	movs	r0, #156	@ 0x9c
 80028ae:	f002 f9a1 	bl	8004bf4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART10_IRQn);
 80028b2:	209c      	movs	r0, #156	@ 0x9c
 80028b4:	f002 f9b8 	bl	8004c28 <HAL_NVIC_EnableIRQ>
}
 80028b8:	bf00      	nop
 80028ba:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40011c00 	.word	0x40011c00
 80028c8:	58024400 	.word	0x58024400
 80028cc:	58021000 	.word	0x58021000

080028d0 <UART_Service_Init>:


/**
 * @brief Initialize UART service for all UART peripherals
 */
void UART_Service_Init(void) {
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
    // Initialize UART2 (RS485 sensor 1)
    uart2_rx_state.RxCount = 0;
 80028d4:	4b39      	ldr	r3, [pc, #228]	@ (80029bc <UART_Service_Init+0xec>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart2_rx_state.frameReceived = 0;
 80028dc:	4b37      	ldr	r3, [pc, #220]	@ (80029bc <UART_Service_Init+0xec>)
 80028de:	2200      	movs	r2, #0
 80028e0:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart2_rx_state.headerFound = false;
 80028e4:	4b35      	ldr	r3, [pc, #212]	@ (80029bc <UART_Service_Init+0xec>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart2_rx_state.lastHeaderPos = 0;
 80028ec:	4b33      	ldr	r3, [pc, #204]	@ (80029bc <UART_Service_Init+0xec>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart2_rx_state.searchOffset = 0;
 80028f4:	4b31      	ldr	r3, [pc, #196]	@ (80029bc <UART_Service_Init+0xec>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart2_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 80028fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002900:	2100      	movs	r1, #0
 8002902:	482e      	ldr	r0, [pc, #184]	@ (80029bc <UART_Service_Init+0xec>)
 8002904:	f017 f8d4 	bl	8019ab0 <memset>

    // Initialize UART3 (RS485 sensor 2)
    uart3_rx_state.RxCount = 0;
 8002908:	4b2d      	ldr	r3, [pc, #180]	@ (80029c0 <UART_Service_Init+0xf0>)
 800290a:	2200      	movs	r2, #0
 800290c:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart3_rx_state.frameReceived = 0;
 8002910:	4b2b      	ldr	r3, [pc, #172]	@ (80029c0 <UART_Service_Init+0xf0>)
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart3_rx_state.headerFound = false;
 8002918:	4b29      	ldr	r3, [pc, #164]	@ (80029c0 <UART_Service_Init+0xf0>)
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart3_rx_state.lastHeaderPos = 0;
 8002920:	4b27      	ldr	r3, [pc, #156]	@ (80029c0 <UART_Service_Init+0xf0>)
 8002922:	2200      	movs	r2, #0
 8002924:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart3_rx_state.searchOffset = 0;
 8002928:	4b25      	ldr	r3, [pc, #148]	@ (80029c0 <UART_Service_Init+0xf0>)
 800292a:	2200      	movs	r2, #0
 800292c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart3_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 8002930:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002934:	2100      	movs	r1, #0
 8002936:	4822      	ldr	r0, [pc, #136]	@ (80029c0 <UART_Service_Init+0xf0>)
 8002938:	f017 f8ba 	bl	8019ab0 <memset>

    // Initialize UART6 (if needed)
    uart6_rx_state.RxCount = 0;
 800293c:	4b21      	ldr	r3, [pc, #132]	@ (80029c4 <UART_Service_Init+0xf4>)
 800293e:	2200      	movs	r2, #0
 8002940:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart6_rx_state.frameReceived = 0;
 8002944:	4b1f      	ldr	r3, [pc, #124]	@ (80029c4 <UART_Service_Init+0xf4>)
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart6_rx_state.headerFound = false;
 800294c:	4b1d      	ldr	r3, [pc, #116]	@ (80029c4 <UART_Service_Init+0xf4>)
 800294e:	2200      	movs	r2, #0
 8002950:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart6_rx_state.lastHeaderPos = 0;
 8002954:	4b1b      	ldr	r3, [pc, #108]	@ (80029c4 <UART_Service_Init+0xf4>)
 8002956:	2200      	movs	r2, #0
 8002958:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart6_rx_state.searchOffset = 0;
 800295c:	4b19      	ldr	r3, [pc, #100]	@ (80029c4 <UART_Service_Init+0xf4>)
 800295e:	2200      	movs	r2, #0
 8002960:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart6_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 8002964:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002968:	2100      	movs	r1, #0
 800296a:	4816      	ldr	r0, [pc, #88]	@ (80029c4 <UART_Service_Init+0xf4>)
 800296c:	f017 f8a0 	bl	8019ab0 <memset>

    // Initialize UART10 (if needed)
    uart10_rx_state.RxCount = 0;
 8002970:	4b15      	ldr	r3, [pc, #84]	@ (80029c8 <UART_Service_Init+0xf8>)
 8002972:	2200      	movs	r2, #0
 8002974:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    uart10_rx_state.frameReceived = 0;
 8002978:	4b13      	ldr	r3, [pc, #76]	@ (80029c8 <UART_Service_Init+0xf8>)
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    uart10_rx_state.headerFound = false;
 8002980:	4b11      	ldr	r3, [pc, #68]	@ (80029c8 <UART_Service_Init+0xf8>)
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    uart10_rx_state.lastHeaderPos = 0;
 8002988:	4b0f      	ldr	r3, [pc, #60]	@ (80029c8 <UART_Service_Init+0xf8>)
 800298a:	2200      	movs	r2, #0
 800298c:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    uart10_rx_state.searchOffset = 0;
 8002990:	4b0d      	ldr	r3, [pc, #52]	@ (80029c8 <UART_Service_Init+0xf8>)
 8002992:	2200      	movs	r2, #0
 8002994:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    memset(uart10_rx_state.RxBuffer, 0, UART_RX_BUFFER_SIZE);
 8002998:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800299c:	2100      	movs	r1, #0
 800299e:	480a      	ldr	r0, [pc, #40]	@ (80029c8 <UART_Service_Init+0xf8>)
 80029a0:	f017 f886 	bl	8019ab0 <memset>

    // Start initial receive on required UARTs
    HAL_UART_Receive_IT(&huart2, &uart2_rx_state.RxBuffer[0], 1);
 80029a4:	2201      	movs	r2, #1
 80029a6:	4905      	ldr	r1, [pc, #20]	@ (80029bc <UART_Service_Init+0xec>)
 80029a8:	4808      	ldr	r0, [pc, #32]	@ (80029cc <UART_Service_Init+0xfc>)
 80029aa:	f00c fc1d 	bl	800f1e8 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart3, &uart3_rx_state.RxBuffer[0], 1);
 80029ae:	2201      	movs	r2, #1
 80029b0:	4903      	ldr	r1, [pc, #12]	@ (80029c0 <UART_Service_Init+0xf0>)
 80029b2:	4807      	ldr	r0, [pc, #28]	@ (80029d0 <UART_Service_Init+0x100>)
 80029b4:	f00c fc18 	bl	800f1e8 <HAL_UART_Receive_IT>

    // Enable these if you need them
    // HAL_UART_Receive_IT(&huart6, &uart6_rx_state.RxBuffer[0], 1);
    // HAL_UART_Receive_IT(&huart10, &uart10_rx_state.RxBuffer[0], 1);
}
 80029b8:	bf00      	nop
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	24000a78 	.word	0x24000a78
 80029c0:	24000e80 	.word	0x24000e80
 80029c4:	24001288 	.word	0x24001288
 80029c8:	24001690 	.word	0x24001690
 80029cc:	24000828 	.word	0x24000828
 80029d0:	240008bc 	.word	0x240008bc

080029d4 <IsFrameHeaderFound>:
 * @param startPos Start position
 * @param frameHeader Frame header pattern
 * @param headerSize Size of frame header
 * @return true if frame header found
 */
bool IsFrameHeaderFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameHeader, uint16_t headerSize) {
 80029d4:	b480      	push	{r7}
 80029d6:	b087      	sub	sp, #28
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	607a      	str	r2, [r7, #4]
 80029de:	461a      	mov	r2, r3
 80029e0:	460b      	mov	r3, r1
 80029e2:	817b      	strh	r3, [r7, #10]
 80029e4:	4613      	mov	r3, r2
 80029e6:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < headerSize; i++) {
 80029e8:	2300      	movs	r3, #0
 80029ea:	82fb      	strh	r3, [r7, #22]
 80029ec:	e011      	b.n	8002a12 <IsFrameHeaderFound+0x3e>
        if (buffer[startPos + i] != frameHeader[i]) {
 80029ee:	897a      	ldrh	r2, [r7, #10]
 80029f0:	8afb      	ldrh	r3, [r7, #22]
 80029f2:	4413      	add	r3, r2
 80029f4:	461a      	mov	r2, r3
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4413      	add	r3, r2
 80029fa:	781a      	ldrb	r2, [r3, #0]
 80029fc:	8afb      	ldrh	r3, [r7, #22]
 80029fe:	6879      	ldr	r1, [r7, #4]
 8002a00:	440b      	add	r3, r1
 8002a02:	781b      	ldrb	r3, [r3, #0]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d001      	beq.n	8002a0c <IsFrameHeaderFound+0x38>
            return false;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	e007      	b.n	8002a1c <IsFrameHeaderFound+0x48>
    for (uint16_t i = 0; i < headerSize; i++) {
 8002a0c:	8afb      	ldrh	r3, [r7, #22]
 8002a0e:	3301      	adds	r3, #1
 8002a10:	82fb      	strh	r3, [r7, #22]
 8002a12:	8afa      	ldrh	r2, [r7, #22]
 8002a14:	893b      	ldrh	r3, [r7, #8]
 8002a16:	429a      	cmp	r2, r3
 8002a18:	d3e9      	bcc.n	80029ee <IsFrameHeaderFound+0x1a>
        }
    }
    return true;
 8002a1a:	2301      	movs	r3, #1
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	371c      	adds	r7, #28
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <IsFrameTailFound>:
 * @param startPos Start position
 * @param frameTail Frame tail pattern
 * @param tailSize Size of frame tail
 * @return true if frame tail found
 */
bool IsFrameTailFound(uint8_t *buffer, uint16_t startPos, const uint8_t* frameTail, uint16_t tailSize) {
 8002a28:	b480      	push	{r7}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	60f8      	str	r0, [r7, #12]
 8002a30:	607a      	str	r2, [r7, #4]
 8002a32:	461a      	mov	r2, r3
 8002a34:	460b      	mov	r3, r1
 8002a36:	817b      	strh	r3, [r7, #10]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	813b      	strh	r3, [r7, #8]
    for (uint16_t i = 0; i < tailSize; i++) {
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	82fb      	strh	r3, [r7, #22]
 8002a40:	e011      	b.n	8002a66 <IsFrameTailFound+0x3e>
        if (buffer[startPos + i] != frameTail[i]) {
 8002a42:	897a      	ldrh	r2, [r7, #10]
 8002a44:	8afb      	ldrh	r3, [r7, #22]
 8002a46:	4413      	add	r3, r2
 8002a48:	461a      	mov	r2, r3
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	781a      	ldrb	r2, [r3, #0]
 8002a50:	8afb      	ldrh	r3, [r7, #22]
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	440b      	add	r3, r1
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	429a      	cmp	r2, r3
 8002a5a:	d001      	beq.n	8002a60 <IsFrameTailFound+0x38>
            return false;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	e007      	b.n	8002a70 <IsFrameTailFound+0x48>
    for (uint16_t i = 0; i < tailSize; i++) {
 8002a60:	8afb      	ldrh	r3, [r7, #22]
 8002a62:	3301      	adds	r3, #1
 8002a64:	82fb      	strh	r3, [r7, #22]
 8002a66:	8afa      	ldrh	r2, [r7, #22]
 8002a68:	893b      	ldrh	r3, [r7, #8]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d3e9      	bcc.n	8002a42 <IsFrameTailFound+0x1a>
        }
    }
    return true;
 8002a6e:	2301      	movs	r3, #1
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	371c      	adds	r7, #28
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <ProcessUartData>:
 * @param frameTail Frame tail pattern
 * @param tailSize Size of frame tail
 * @return 1 if complete frame received, 0 otherwise
 */
uint8_t ProcessUartData(UART_RxState *state, const uint8_t* frameHeader, uint16_t headerSize,
                       const uint8_t* frameTail, uint16_t tailSize) {
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b086      	sub	sp, #24
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	603b      	str	r3, [r7, #0]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	80fb      	strh	r3, [r7, #6]
    uint8_t result = 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	75fb      	strb	r3, [r7, #23]

    // 1. 如果已经找到帧头，直接检查帧尾
    if (state->headerFound) {
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d030      	beq.n	8002afc <ProcessUartData+0x80>
        // 只有当收到足够的数据才检查帧尾
        if (state->RxCount >= state->lastHeaderPos + headerSize + tailSize) {
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	88fb      	ldrh	r3, [r7, #6]
 8002aac:	441a      	add	r2, r3
 8002aae:	8c3b      	ldrh	r3, [r7, #32]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	4299      	cmp	r1, r3
 8002ab4:	db4c      	blt.n	8002b50 <ProcessUartData+0xd4>
            // 只检查最新收到的字节是否可能形成帧尾
            uint16_t checkPos = state->RxCount - tailSize;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8002abc:	8c3b      	ldrh	r3, [r7, #32]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	827b      	strh	r3, [r7, #18]

            // 如果新字节可能是帧尾的一部分，检查是否匹配
            if (state->RxBuffer[state->RxCount-1] == frameTail[tailSize-1]) {
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	5cd2      	ldrb	r2, [r2, r3]
 8002ace:	8c3b      	ldrh	r3, [r7, #32]
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	6839      	ldr	r1, [r7, #0]
 8002ad4:	440b      	add	r3, r1
 8002ad6:	781b      	ldrb	r3, [r3, #0]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d139      	bne.n	8002b50 <ProcessUartData+0xd4>
                // 验证完整帧尾
                if (IsFrameTailFound(state->RxBuffer, checkPos, frameTail, tailSize)) {
 8002adc:	68f8      	ldr	r0, [r7, #12]
 8002ade:	8c3b      	ldrh	r3, [r7, #32]
 8002ae0:	8a79      	ldrh	r1, [r7, #18]
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	f7ff ffa0 	bl	8002a28 <IsFrameTailFound>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d030      	beq.n	8002b50 <ProcessUartData+0xd4>
                    state->frameReceived = 1;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2201      	movs	r2, #1
 8002af2:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
                    result = 1;
 8002af6:	2301      	movs	r3, #1
 8002af8:	75fb      	strb	r3, [r7, #23]
 8002afa:	e029      	b.n	8002b50 <ProcessUartData+0xd4>
        }
    }
    // 2. 否则，尝试查找帧头，但只在可能的位置
    else {
        // 只检查最新收到的字节是否可能形成帧头
        if (state->RxCount >= headerSize) {
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002b02:	88fa      	ldrh	r2, [r7, #6]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d823      	bhi.n	8002b50 <ProcessUartData+0xd4>
            uint16_t checkPos = state->RxCount - headerSize;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	82bb      	strh	r3, [r7, #20]

            // 如果新字节与帧头最后一个字节匹配，检查是否是完整帧头
            if (state->RxBuffer[state->RxCount-1] == frameHeader[headerSize-1]) {
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	5cd2      	ldrb	r2, [r2, r3]
 8002b20:	88fb      	ldrh	r3, [r7, #6]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	68b9      	ldr	r1, [r7, #8]
 8002b26:	440b      	add	r3, r1
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d110      	bne.n	8002b50 <ProcessUartData+0xd4>
                if (IsFrameHeaderFound(state->RxBuffer, checkPos, frameHeader, headerSize)) {
 8002b2e:	68f8      	ldr	r0, [r7, #12]
 8002b30:	88fb      	ldrh	r3, [r7, #6]
 8002b32:	8ab9      	ldrh	r1, [r7, #20]
 8002b34:	68ba      	ldr	r2, [r7, #8]
 8002b36:	f7ff ff4d 	bl	80029d4 <IsFrameHeaderFound>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d007      	beq.n	8002b50 <ProcessUartData+0xd4>
                    state->headerFound = true;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
                    state->lastHeaderPos = checkPos;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8aba      	ldrh	r2, [r7, #20]
 8002b4c:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
            }
        }
    }

    // 3. 处理缓冲区溢出保护 (当接近缓冲区上限时)
    if (state->RxCount >= UART_RX_BUFFER_SIZE - 10) {
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002b56:	f240 32f5 	movw	r2, #1013	@ 0x3f5
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d93f      	bls.n	8002bde <ProcessUartData+0x162>
        if (state->headerFound && !state->frameReceived) {
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d02e      	beq.n	8002bc6 <ProcessUartData+0x14a>
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d128      	bne.n	8002bc6 <ProcessUartData+0x14a>
            // 找到帧头但没有帧尾，保留从帧头开始的数据
            uint16_t moveSize = state->RxCount - state->lastHeaderPos;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	f8b3 2400 	ldrh.w	r2, [r3, #1024]	@ 0x400
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	823b      	strh	r3, [r7, #16]

            if (moveSize < UART_RX_BUFFER_SIZE / 2) { // 只在数据量不太大时移动
 8002b84:	8a3b      	ldrh	r3, [r7, #16]
 8002b86:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b8a:	d213      	bcs.n	8002bb4 <ProcessUartData+0x138>
                memmove(state->RxBuffer, &state->RxBuffer[state->lastHeaderPos], moveSize);
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002b94:	461a      	mov	r2, r3
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	4413      	add	r3, r2
 8002b9a:	8a3a      	ldrh	r2, [r7, #16]
 8002b9c:	4619      	mov	r1, r3
 8002b9e:	f016 ff6d 	bl	8019a7c <memmove>
                state->RxCount = moveSize;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8a3a      	ldrh	r2, [r7, #16]
 8002ba6:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
                state->lastHeaderPos = 0;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
        if (state->headerFound && !state->frameReceived) {
 8002bb2:	e014      	b.n	8002bde <ProcessUartData+0x162>
            } else {
                // 数据量太大，可能不是有效帧，重置
                state->RxCount = 0;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
                state->headerFound = false;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
        if (state->headerFound && !state->frameReceived) {
 8002bc4:	e00b      	b.n	8002bde <ProcessUartData+0x162>
            }
        } else if (!state->headerFound) {
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	f893 3403 	ldrb.w	r3, [r3, #1027]	@ 0x403
 8002bcc:	f083 0301 	eor.w	r3, r3, #1
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <ProcessUartData+0x162>
            // 没有找到帧头，直接清空缓冲区
            state->RxCount = 0;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
        }
    }

    return result;
 8002bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3718      	adds	r7, #24
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <ResetUartState>:
/**
 * @brief Reset UART state after processing a frame
 * @param state UART_RxState structure
 */
void ResetUartState(UART_RxState *state) {
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
    // If we processed a frame, reset the state
    if (state->frameReceived) {
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00f      	beq.n	8002c1c <ResetUartState+0x34>
        state->RxCount = 0;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
        state->frameReceived = 0;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
        state->headerFound = false;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
        state->searchOffset = 0;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2200      	movs	r2, #0
 8002c18:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
    }
}
 8002c1c:	bf00      	nop
 8002c1e:	370c      	adds	r7, #12
 8002c20:	46bd      	mov	sp, r7
 8002c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c26:	4770      	bx	lr

08002c28 <HAL_UART_RxCpltCallback>:

/**
 * @brief UART receive interrupt callback
 * @param huart UART handle
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af02      	add	r7, sp, #8
 8002c2e:	6078      	str	r0, [r7, #4]
    UART_RxState *state = NULL;
 8002c30:	2300      	movs	r3, #0
 8002c32:	60fb      	str	r3, [r7, #12]
    extern const uint8_t FRAME_HEADER[];
    extern const uint8_t FRAME_TAIL[];

    // Determine which UART triggered the callback
    if (huart->Instance == USART2) {
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4a30      	ldr	r2, [pc, #192]	@ (8002cfc <HAL_UART_RxCpltCallback+0xd4>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d102      	bne.n	8002c44 <HAL_UART_RxCpltCallback+0x1c>
        state = &uart2_rx_state;
 8002c3e:	4b30      	ldr	r3, [pc, #192]	@ (8002d00 <HAL_UART_RxCpltCallback+0xd8>)
 8002c40:	60fb      	str	r3, [r7, #12]
 8002c42:	e018      	b.n	8002c76 <HAL_UART_RxCpltCallback+0x4e>
    } else if (huart->Instance == USART3) {
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a2e      	ldr	r2, [pc, #184]	@ (8002d04 <HAL_UART_RxCpltCallback+0xdc>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d102      	bne.n	8002c54 <HAL_UART_RxCpltCallback+0x2c>
        state = &uart3_rx_state;
 8002c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8002d08 <HAL_UART_RxCpltCallback+0xe0>)
 8002c50:	60fb      	str	r3, [r7, #12]
 8002c52:	e010      	b.n	8002c76 <HAL_UART_RxCpltCallback+0x4e>
    } else if (huart->Instance == USART6) {
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	4a2c      	ldr	r2, [pc, #176]	@ (8002d0c <HAL_UART_RxCpltCallback+0xe4>)
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	d104      	bne.n	8002c68 <HAL_UART_RxCpltCallback+0x40>
        //state = &uart6_rx_state;
        // Handle USART6 specific processing here if needed
    	ble_command_progress();
 8002c5e:	f010 fa55 	bl	801310c <ble_command_progress>
    	UART6_StartReceive();
 8002c62:	f00f fcb3 	bl	80125cc <UART6_StartReceive>
 8002c66:	e006      	b.n	8002c76 <HAL_UART_RxCpltCallback+0x4e>
    } else if (huart->Instance == USART10) {
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a28      	ldr	r2, [pc, #160]	@ (8002d10 <HAL_UART_RxCpltCallback+0xe8>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d140      	bne.n	8002cf4 <HAL_UART_RxCpltCallback+0xcc>
        state = &uart10_rx_state;
 8002c72:	4b28      	ldr	r3, [pc, #160]	@ (8002d14 <HAL_UART_RxCpltCallback+0xec>)
 8002c74:	60fb      	str	r3, [r7, #12]
        // Unknown UART, exit
        return;
    }

    // Increment received data count
    state->RxCount++;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400

    // Process received data for RS485 sensors
    if (huart->Instance == USART2 || huart->Instance == USART3) {
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002cfc <HAL_UART_RxCpltCallback+0xd4>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d004      	beq.n	8002c9a <HAL_UART_RxCpltCallback+0x72>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1b      	ldr	r2, [pc, #108]	@ (8002d04 <HAL_UART_RxCpltCallback+0xdc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d107      	bne.n	8002caa <HAL_UART_RxCpltCallback+0x82>

        ProcessUartData(state, FRAME_HEADER, FRAME_HEADER_SIZE, FRAME_TAIL, FRAME_TAIL_SIZE);
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	9300      	str	r3, [sp, #0]
 8002c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002d18 <HAL_UART_RxCpltCallback+0xf0>)
 8002ca0:	2203      	movs	r2, #3
 8002ca2:	491e      	ldr	r1, [pc, #120]	@ (8002d1c <HAL_UART_RxCpltCallback+0xf4>)
 8002ca4:	68f8      	ldr	r0, [r7, #12]
 8002ca6:	f7ff fee9 	bl	8002a7c <ProcessUartData>
    }
    // For USART6 and USART10, you can add specific processing here

    // Continue receiving
    if (state->RxCount < UART_RX_BUFFER_SIZE) {
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cb4:	d20b      	bcs.n	8002cce <HAL_UART_RxCpltCallback+0xa6>
        HAL_UART_Receive_IT(huart, &state->RxBuffer[state->RxCount], 1);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f00c fa8e 	bl	800f1e8 <HAL_UART_Receive_IT>
 8002ccc:	e013      	b.n	8002cf6 <HAL_UART_RxCpltCallback+0xce>
    } else {
        // Buffer full, reset and restart
        state->RxCount = 0;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
        state->headerFound = false;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
        state->searchOffset = 0;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
        HAL_UART_Receive_IT(huart, &state->RxBuffer[0], 1);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	4619      	mov	r1, r3
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f00c fa7b 	bl	800f1e8 <HAL_UART_Receive_IT>
 8002cf2:	e000      	b.n	8002cf6 <HAL_UART_RxCpltCallback+0xce>
        return;
 8002cf4:	bf00      	nop
    }
}
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40004400 	.word	0x40004400
 8002d00:	24000a78 	.word	0x24000a78
 8002d04:	40004800 	.word	0x40004800
 8002d08:	24000e80 	.word	0x24000e80
 8002d0c:	40011400 	.word	0x40011400
 8002d10:	40011c00 	.word	0x40011c00
 8002d14:	24001690 	.word	0x24001690
 8002d18:	0801d0f4 	.word	0x0801d0f4
 8002d1c:	0801d0f0 	.word	0x0801d0f0

08002d20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002d20:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002d5c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002d24:	f7fe ffca 	bl	8001cbc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002d28:	f7fe ff38 	bl	8001b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d2c:	480c      	ldr	r0, [pc, #48]	@ (8002d60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d2e:	490d      	ldr	r1, [pc, #52]	@ (8002d64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d30:	4a0d      	ldr	r2, [pc, #52]	@ (8002d68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d34:	e002      	b.n	8002d3c <LoopCopyDataInit>

08002d36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d3a:	3304      	adds	r3, #4

08002d3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d40:	d3f9      	bcc.n	8002d36 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d42:	4a0a      	ldr	r2, [pc, #40]	@ (8002d6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d44:	4c0a      	ldr	r4, [pc, #40]	@ (8002d70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d48:	e001      	b.n	8002d4e <LoopFillZerobss>

08002d4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d4c:	3204      	adds	r2, #4

08002d4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d50:	d3fb      	bcc.n	8002d4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d52:	f016 ff83 	bl	8019c5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d56:	f7fe fb13 	bl	8001380 <main>
  bx  lr
 8002d5a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002d5c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8002d60:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002d64:	2400020c 	.word	0x2400020c
  ldr r2, =_sidata
 8002d68:	0801d494 	.word	0x0801d494
  ldr r2, =_sbss
 8002d6c:	2400020c 	.word	0x2400020c
  ldr r4, =_ebss
 8002d70:	2400f714 	.word	0x2400f714

08002d74 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d74:	e7fe      	b.n	8002d74 <ADC3_IRQHandler>
	...

08002d78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d7e:	2003      	movs	r0, #3
 8002d80:	f001 ff2d 	bl	8004bde <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002d84:	f007 f8c2 	bl	8009f0c <HAL_RCC_GetSysClockFreq>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	4b15      	ldr	r3, [pc, #84]	@ (8002de0 <HAL_Init+0x68>)
 8002d8c:	699b      	ldr	r3, [r3, #24]
 8002d8e:	0a1b      	lsrs	r3, r3, #8
 8002d90:	f003 030f 	and.w	r3, r3, #15
 8002d94:	4913      	ldr	r1, [pc, #76]	@ (8002de4 <HAL_Init+0x6c>)
 8002d96:	5ccb      	ldrb	r3, [r1, r3]
 8002d98:	f003 031f 	and.w	r3, r3, #31
 8002d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002da0:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002da2:	4b0f      	ldr	r3, [pc, #60]	@ (8002de0 <HAL_Init+0x68>)
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	4a0e      	ldr	r2, [pc, #56]	@ (8002de4 <HAL_Init+0x6c>)
 8002dac:	5cd3      	ldrb	r3, [r2, r3]
 8002dae:	f003 031f 	and.w	r3, r3, #31
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	fa22 f303 	lsr.w	r3, r2, r3
 8002db8:	4a0b      	ldr	r2, [pc, #44]	@ (8002de8 <HAL_Init+0x70>)
 8002dba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002dbc:	4a0b      	ldr	r2, [pc, #44]	@ (8002dec <HAL_Init+0x74>)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002dc2:	200f      	movs	r0, #15
 8002dc4:	f7fe fd18 	bl	80017f8 <HAL_InitTick>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e002      	b.n	8002dd8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd2:	f7fe fcf3 	bl	80017bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dd6:	2300      	movs	r3, #0
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	58024400 	.word	0x58024400
 8002de4:	0801d0a0 	.word	0x0801d0a0
 8002de8:	24000004 	.word	0x24000004
 8002dec:	24000000 	.word	0x24000000

08002df0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002df4:	4b06      	ldr	r3, [pc, #24]	@ (8002e10 <HAL_IncTick+0x20>)
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	461a      	mov	r2, r3
 8002dfa:	4b06      	ldr	r3, [pc, #24]	@ (8002e14 <HAL_IncTick+0x24>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4413      	add	r3, r2
 8002e00:	4a04      	ldr	r2, [pc, #16]	@ (8002e14 <HAL_IncTick+0x24>)
 8002e02:	6013      	str	r3, [r2, #0]
}
 8002e04:	bf00      	nop
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop
 8002e10:	2400000c 	.word	0x2400000c
 8002e14:	24001a98 	.word	0x24001a98

08002e18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e1c:	4b03      	ldr	r3, [pc, #12]	@ (8002e2c <HAL_GetTick+0x14>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	24001a98 	.word	0x24001a98

08002e30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e38:	f7ff ffee 	bl	8002e18 <HAL_GetTick>
 8002e3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e48:	d005      	beq.n	8002e56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e4a:	4b0a      	ldr	r3, [pc, #40]	@ (8002e74 <HAL_Delay+0x44>)
 8002e4c:	781b      	ldrb	r3, [r3, #0]
 8002e4e:	461a      	mov	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	4413      	add	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e56:	bf00      	nop
 8002e58:	f7ff ffde 	bl	8002e18 <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d8f7      	bhi.n	8002e58 <HAL_Delay+0x28>
  {
  }
}
 8002e68:	bf00      	nop
 8002e6a:	bf00      	nop
 8002e6c:	3710      	adds	r7, #16
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
 8002e72:	bf00      	nop
 8002e74:	2400000c 	.word	0x2400000c

08002e78 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8002e82:	4b07      	ldr	r3, [pc, #28]	@ (8002ea0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002e84:	685a      	ldr	r2, [r3, #4]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	43db      	mvns	r3, r3
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	4904      	ldr	r1, [pc, #16]	@ (8002ea0 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	604b      	str	r3, [r1, #4]
}
 8002e94:	bf00      	nop
 8002e96:	370c      	adds	r7, #12
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9e:	4770      	bx	lr
 8002ea0:	58000400 	.word	0x58000400

08002ea4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	689b      	ldr	r3, [r3, #8]
 8002eb2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	431a      	orrs	r2, r3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
 8002ed2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	431a      	orrs	r2, r3
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	609a      	str	r2, [r3, #8]
}
 8002ee4:	bf00      	nop
 8002ee6:	370c      	adds	r7, #12
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr

08002ef0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b083      	sub	sp, #12
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002f00:	4618      	mov	r0, r3
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b087      	sub	sp, #28
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a18      	ldr	r2, [pc, #96]	@ (8002f7c <LL_ADC_SetChannelPreselection+0x70>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d027      	beq.n	8002f6e <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d107      	bne.n	8002f38 <LL_ADC_SetChannelPreselection+0x2c>
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	0e9b      	lsrs	r3, r3, #26
 8002f2c:	f003 031f 	and.w	r3, r3, #31
 8002f30:	2201      	movs	r2, #1
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	e015      	b.n	8002f64 <LL_ADC_SetChannelPreselection+0x58>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d101      	bne.n	8002f52 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8002f4e:	2320      	movs	r3, #32
 8002f50:	e003      	b.n	8002f5a <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	fab3 f383 	clz	r3, r3
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	f003 031f 	and.w	r3, r3, #31
 8002f5e:	2201      	movs	r2, #1
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	69d2      	ldr	r2, [r2, #28]
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8002f6e:	bf00      	nop
 8002f70:	371c      	adds	r7, #28
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	58026000 	.word	0x58026000

08002f80 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b087      	sub	sp, #28
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
 8002f8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	3360      	adds	r3, #96	@ 0x60
 8002f92:	461a      	mov	r2, r3
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	009b      	lsls	r3, r3, #2
 8002f98:	4413      	add	r3, r2
 8002f9a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	4a10      	ldr	r2, [pc, #64]	@ (8002fe0 <LL_ADC_SetOffset+0x60>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d10b      	bne.n	8002fbc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002fb6:	697b      	ldr	r3, [r7, #20]
 8002fb8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002fba:	e00b      	b.n	8002fd4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	430b      	orrs	r3, r1
 8002fce:	431a      	orrs	r2, r3
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	601a      	str	r2, [r3, #0]
}
 8002fd4:	bf00      	nop
 8002fd6:	371c      	adds	r7, #28
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	58026000 	.word	0x58026000

08002fe4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3360      	adds	r3, #96	@ 0x60
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4413      	add	r3, r2
 8002ffa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003004:	4618      	mov	r0, r3
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003010:	b480      	push	{r7}
 8003012:	b085      	sub	sp, #20
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	f003 031f 	and.w	r3, r3, #31
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	fa01 f303 	lsl.w	r3, r1, r3
 8003030:	431a      	orrs	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	611a      	str	r2, [r3, #16]
}
 8003036:	bf00      	nop
 8003038:	3714      	adds	r7, #20
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
	...

08003044 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003044:	b480      	push	{r7}
 8003046:	b087      	sub	sp, #28
 8003048:	af00      	add	r7, sp, #0
 800304a:	60f8      	str	r0, [r7, #12]
 800304c:	60b9      	str	r1, [r7, #8]
 800304e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	4a0c      	ldr	r2, [pc, #48]	@ (8003084 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d00e      	beq.n	8003076 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	3360      	adds	r3, #96	@ 0x60
 800305c:	461a      	mov	r2, r3
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	4413      	add	r3, r2
 8003064:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	431a      	orrs	r2, r3
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	601a      	str	r2, [r3, #0]
  }
}
 8003076:	bf00      	nop
 8003078:	371c      	adds	r7, #28
 800307a:	46bd      	mov	sp, r7
 800307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop
 8003084:	58026000 	.word	0x58026000

08003088 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003088:	b480      	push	{r7}
 800308a:	b087      	sub	sp, #28
 800308c:	af00      	add	r7, sp, #0
 800308e:	60f8      	str	r0, [r7, #12]
 8003090:	60b9      	str	r1, [r7, #8]
 8003092:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4a0c      	ldr	r2, [pc, #48]	@ (80030c8 <LL_ADC_SetOffsetSaturation+0x40>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d10e      	bne.n	80030ba <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	3360      	adds	r3, #96	@ 0x60
 80030a0:	461a      	mov	r2, r3
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4413      	add	r3, r2
 80030a8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	431a      	orrs	r2, r3
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80030ba:	bf00      	nop
 80030bc:	371c      	adds	r7, #28
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	58026000 	.word	0x58026000

080030cc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b087      	sub	sp, #28
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	60b9      	str	r1, [r7, #8]
 80030d6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	4a0c      	ldr	r2, [pc, #48]	@ (800310c <LL_ADC_SetOffsetSign+0x40>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d10e      	bne.n	80030fe <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	3360      	adds	r3, #96	@ 0x60
 80030e4:	461a      	mov	r2, r3
 80030e6:	68bb      	ldr	r3, [r7, #8]
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	431a      	orrs	r2, r3
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80030fe:	bf00      	nop
 8003100:	371c      	adds	r7, #28
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	58026000 	.word	0x58026000

08003110 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003110:	b480      	push	{r7}
 8003112:	b087      	sub	sp, #28
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	3360      	adds	r3, #96	@ 0x60
 8003120:	461a      	mov	r2, r3
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	4413      	add	r3, r2
 8003128:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	4a0c      	ldr	r2, [pc, #48]	@ (8003160 <LL_ADC_SetOffsetState+0x50>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d108      	bne.n	8003144 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	431a      	orrs	r2, r3
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8003142:	e007      	b.n	8003154 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	431a      	orrs	r2, r3
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	601a      	str	r2, [r3, #0]
}
 8003154:	bf00      	nop
 8003156:	371c      	adds	r7, #28
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr
 8003160:	58026000 	.word	0x58026000

08003164 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800318a:	b480      	push	{r7}
 800318c:	b087      	sub	sp, #28
 800318e:	af00      	add	r7, sp, #0
 8003190:	60f8      	str	r0, [r7, #12]
 8003192:	60b9      	str	r1, [r7, #8]
 8003194:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	3330      	adds	r3, #48	@ 0x30
 800319a:	461a      	mov	r2, r3
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	0a1b      	lsrs	r3, r3, #8
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	f003 030c 	and.w	r3, r3, #12
 80031a6:	4413      	add	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	f003 031f 	and.w	r3, r3, #31
 80031b4:	211f      	movs	r1, #31
 80031b6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ba:	43db      	mvns	r3, r3
 80031bc:	401a      	ands	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	0e9b      	lsrs	r3, r3, #26
 80031c2:	f003 011f 	and.w	r1, r3, #31
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	f003 031f 	and.w	r3, r3, #31
 80031cc:	fa01 f303 	lsl.w	r3, r1, r3
 80031d0:	431a      	orrs	r2, r3
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80031d6:	bf00      	nop
 80031d8:	371c      	adds	r7, #28
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr

080031e2 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
 80031ea:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	f023 0203 	bic.w	r2, r3, #3
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	60da      	str	r2, [r3, #12]
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8003208:	b480      	push	{r7}
 800320a:	b083      	sub	sp, #12
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	f043 0201 	orr.w	r2, r3, #1
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	60da      	str	r2, [r3, #12]
}
 800321c:	bf00      	nop
 800321e:	370c      	adds	r7, #12
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr

08003228 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a08      	ldr	r2, [pc, #32]	@ (8003258 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d107      	bne.n	800324a <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	68db      	ldr	r3, [r3, #12]
 800323e:	f023 0203 	bic.w	r2, r3, #3
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	60da      	str	r2, [r3, #12]
  }
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	58026000 	.word	0x58026000

0800325c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800325c:	b480      	push	{r7}
 800325e:	b087      	sub	sp, #28
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	3314      	adds	r3, #20
 800326c:	461a      	mov	r2, r3
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	0e5b      	lsrs	r3, r3, #25
 8003272:	009b      	lsls	r3, r3, #2
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	4413      	add	r3, r2
 800327a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	681a      	ldr	r2, [r3, #0]
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	0d1b      	lsrs	r3, r3, #20
 8003284:	f003 031f 	and.w	r3, r3, #31
 8003288:	2107      	movs	r1, #7
 800328a:	fa01 f303 	lsl.w	r3, r1, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	401a      	ands	r2, r3
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	0d1b      	lsrs	r3, r3, #20
 8003296:	f003 031f 	and.w	r3, r3, #31
 800329a:	6879      	ldr	r1, [r7, #4]
 800329c:	fa01 f303 	lsl.w	r3, r1, r3
 80032a0:	431a      	orrs	r2, r3
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80032a6:	bf00      	nop
 80032a8:	371c      	adds	r7, #28
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
	...

080032b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	4a1a      	ldr	r2, [pc, #104]	@ (800332c <LL_ADC_SetChannelSingleDiff+0x78>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d115      	bne.n	80032f4 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032d4:	43db      	mvns	r3, r3
 80032d6:	401a      	ands	r2, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f003 0318 	and.w	r3, r3, #24
 80032de:	4914      	ldr	r1, [pc, #80]	@ (8003330 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80032e0:	40d9      	lsrs	r1, r3
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	400b      	ands	r3, r1
 80032e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032ea:	431a      	orrs	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80032f2:	e014      	b.n	800331e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003300:	43db      	mvns	r3, r3
 8003302:	401a      	ands	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f003 0318 	and.w	r3, r3, #24
 800330a:	4909      	ldr	r1, [pc, #36]	@ (8003330 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800330c:	40d9      	lsrs	r1, r3
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	400b      	ands	r3, r1
 8003312:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003316:	431a      	orrs	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800331e:	bf00      	nop
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	58026000 	.word	0x58026000
 8003330:	000fffff 	.word	0x000fffff

08003334 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003334:	b480      	push	{r7}
 8003336:	b083      	sub	sp, #12
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	f003 031f 	and.w	r3, r3, #31
}
 8003344:	4618      	mov	r0, r3
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689a      	ldr	r2, [r3, #8]
 800335c:	4b04      	ldr	r3, [pc, #16]	@ (8003370 <LL_ADC_DisableDeepPowerDown+0x20>)
 800335e:	4013      	ands	r3, r2
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6093      	str	r3, [r2, #8]
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	5fffffc0 	.word	0x5fffffc0

08003374 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003384:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003388:	d101      	bne.n	800338e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	689a      	ldr	r2, [r3, #8]
 80033a8:	4b05      	ldr	r3, [pc, #20]	@ (80033c0 <LL_ADC_EnableInternalRegulator+0x24>)
 80033aa:	4013      	ands	r3, r2
 80033ac:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	6fffffc0 	.word	0x6fffffc0

080033c4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033d8:	d101      	bne.n	80033de <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	689a      	ldr	r2, [r3, #8]
 80033f8:	4b05      	ldr	r3, [pc, #20]	@ (8003410 <LL_ADC_Enable+0x24>)
 80033fa:	4013      	ands	r3, r2
 80033fc:	f043 0201 	orr.w	r2, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	7fffffc0 	.word	0x7fffffc0

08003414 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b01      	cmp	r3, #1
 8003426:	d101      	bne.n	800342c <LL_ADC_IsEnabled+0x18>
 8003428:	2301      	movs	r3, #1
 800342a:	e000      	b.n	800342e <LL_ADC_IsEnabled+0x1a>
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	4b05      	ldr	r3, [pc, #20]	@ (8003460 <LL_ADC_REG_StartConversion+0x24>)
 800344a:	4013      	ands	r3, r2
 800344c:	f043 0204 	orr.w	r2, r3, #4
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003454:	bf00      	nop
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	7fffffc0 	.word	0x7fffffc0

08003464 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f003 0304 	and.w	r3, r3, #4
 8003474:	2b04      	cmp	r3, #4
 8003476:	d101      	bne.n	800347c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003478:	2301      	movs	r3, #1
 800347a:	e000      	b.n	800347e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800347c:	2300      	movs	r3, #0
}
 800347e:	4618      	mov	r0, r3
 8003480:	370c      	adds	r7, #12
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr

0800348a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800348a:	b480      	push	{r7}
 800348c:	b083      	sub	sp, #12
 800348e:	af00      	add	r7, sp, #0
 8003490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b08      	cmp	r3, #8
 800349c:	d101      	bne.n	80034a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800349e:	2301      	movs	r3, #1
 80034a0:	e000      	b.n	80034a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	370c      	adds	r7, #12
 80034a8:	46bd      	mov	sp, r7
 80034aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ae:	4770      	bx	lr

080034b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80034b0:	b590      	push	{r4, r7, lr}
 80034b2:	b089      	sub	sp, #36	@ 0x24
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80034bc:	2300      	movs	r3, #0
 80034be:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e1ee      	b.n	80038a8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d109      	bne.n	80034ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f7fd f967 	bl	80007ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f7ff ff3f 	bl	8003374 <LL_ADC_IsDeepPowerDownEnabled>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d004      	beq.n	8003506 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4618      	mov	r0, r3
 8003502:	f7ff ff25 	bl	8003350 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff ff5a 	bl	80033c4 <LL_ADC_IsInternalRegulatorEnabled>
 8003510:	4603      	mov	r3, r0
 8003512:	2b00      	cmp	r3, #0
 8003514:	d114      	bne.n	8003540 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff ff3e 	bl	800339c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003520:	4b8e      	ldr	r3, [pc, #568]	@ (800375c <HAL_ADC_Init+0x2ac>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	099b      	lsrs	r3, r3, #6
 8003526:	4a8e      	ldr	r2, [pc, #568]	@ (8003760 <HAL_ADC_Init+0x2b0>)
 8003528:	fba2 2303 	umull	r2, r3, r2, r3
 800352c:	099b      	lsrs	r3, r3, #6
 800352e:	3301      	adds	r3, #1
 8003530:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003532:	e002      	b.n	800353a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	3b01      	subs	r3, #1
 8003538:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1f9      	bne.n	8003534 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4618      	mov	r0, r3
 8003546:	f7ff ff3d 	bl	80033c4 <LL_ADC_IsInternalRegulatorEnabled>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d10d      	bne.n	800356c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003554:	f043 0210 	orr.w	r2, r3, #16
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003560:	f043 0201 	orr.w	r2, r3, #1
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4618      	mov	r0, r3
 8003572:	f7ff ff77 	bl	8003464 <LL_ADC_REG_IsConversionOngoing>
 8003576:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800357c:	f003 0310 	and.w	r3, r3, #16
 8003580:	2b00      	cmp	r3, #0
 8003582:	f040 8188 	bne.w	8003896 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	2b00      	cmp	r3, #0
 800358a:	f040 8184 	bne.w	8003896 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003592:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003596:	f043 0202 	orr.w	r2, r3, #2
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f7ff ff36 	bl	8003414 <LL_ADC_IsEnabled>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d136      	bne.n	800361c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a6c      	ldr	r2, [pc, #432]	@ (8003764 <HAL_ADC_Init+0x2b4>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d004      	beq.n	80035c2 <HAL_ADC_Init+0x112>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a6a      	ldr	r2, [pc, #424]	@ (8003768 <HAL_ADC_Init+0x2b8>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d10e      	bne.n	80035e0 <HAL_ADC_Init+0x130>
 80035c2:	4868      	ldr	r0, [pc, #416]	@ (8003764 <HAL_ADC_Init+0x2b4>)
 80035c4:	f7ff ff26 	bl	8003414 <LL_ADC_IsEnabled>
 80035c8:	4604      	mov	r4, r0
 80035ca:	4867      	ldr	r0, [pc, #412]	@ (8003768 <HAL_ADC_Init+0x2b8>)
 80035cc:	f7ff ff22 	bl	8003414 <LL_ADC_IsEnabled>
 80035d0:	4603      	mov	r3, r0
 80035d2:	4323      	orrs	r3, r4
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	bf0c      	ite	eq
 80035d8:	2301      	moveq	r3, #1
 80035da:	2300      	movne	r3, #0
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	e008      	b.n	80035f2 <HAL_ADC_Init+0x142>
 80035e0:	4862      	ldr	r0, [pc, #392]	@ (800376c <HAL_ADC_Init+0x2bc>)
 80035e2:	f7ff ff17 	bl	8003414 <LL_ADC_IsEnabled>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	bf0c      	ite	eq
 80035ec:	2301      	moveq	r3, #1
 80035ee:	2300      	movne	r3, #0
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d012      	beq.n	800361c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a5a      	ldr	r2, [pc, #360]	@ (8003764 <HAL_ADC_Init+0x2b4>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d004      	beq.n	800360a <HAL_ADC_Init+0x15a>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a58      	ldr	r2, [pc, #352]	@ (8003768 <HAL_ADC_Init+0x2b8>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d101      	bne.n	800360e <HAL_ADC_Init+0x15e>
 800360a:	4a59      	ldr	r2, [pc, #356]	@ (8003770 <HAL_ADC_Init+0x2c0>)
 800360c:	e000      	b.n	8003610 <HAL_ADC_Init+0x160>
 800360e:	4a59      	ldr	r2, [pc, #356]	@ (8003774 <HAL_ADC_Init+0x2c4>)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	4619      	mov	r1, r3
 8003616:	4610      	mov	r0, r2
 8003618:	f7ff fc44 	bl	8002ea4 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a52      	ldr	r2, [pc, #328]	@ (800376c <HAL_ADC_Init+0x2bc>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d129      	bne.n	800367a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	7e5b      	ldrb	r3, [r3, #25]
 800362a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003630:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8003636:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	2b08      	cmp	r3, #8
 800363e:	d013      	beq.n	8003668 <HAL_ADC_Init+0x1b8>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	2b0c      	cmp	r3, #12
 8003646:	d00d      	beq.n	8003664 <HAL_ADC_Init+0x1b4>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	2b1c      	cmp	r3, #28
 800364e:	d007      	beq.n	8003660 <HAL_ADC_Init+0x1b0>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	2b18      	cmp	r3, #24
 8003656:	d101      	bne.n	800365c <HAL_ADC_Init+0x1ac>
 8003658:	2318      	movs	r3, #24
 800365a:	e006      	b.n	800366a <HAL_ADC_Init+0x1ba>
 800365c:	2300      	movs	r3, #0
 800365e:	e004      	b.n	800366a <HAL_ADC_Init+0x1ba>
 8003660:	2310      	movs	r3, #16
 8003662:	e002      	b.n	800366a <HAL_ADC_Init+0x1ba>
 8003664:	2308      	movs	r3, #8
 8003666:	e000      	b.n	800366a <HAL_ADC_Init+0x1ba>
 8003668:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800366a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003672:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8003674:	4313      	orrs	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]
 8003678:	e00e      	b.n	8003698 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	7e5b      	ldrb	r3, [r3, #25]
 800367e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003684:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800368a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003692:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003694:	4313      	orrs	r3, r2
 8003696:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d106      	bne.n	80036b0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	3b01      	subs	r3, #1
 80036a8:	045b      	lsls	r3, r3, #17
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d009      	beq.n	80036cc <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036bc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80036c6:	69ba      	ldr	r2, [r7, #24]
 80036c8:	4313      	orrs	r3, r2
 80036ca:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a26      	ldr	r2, [pc, #152]	@ (800376c <HAL_ADC_Init+0x2bc>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d115      	bne.n	8003702 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	68da      	ldr	r2, [r3, #12]
 80036dc:	4b26      	ldr	r3, [pc, #152]	@ (8003778 <HAL_ADC_Init+0x2c8>)
 80036de:	4013      	ands	r3, r2
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	6812      	ldr	r2, [r2, #0]
 80036e4:	69b9      	ldr	r1, [r7, #24]
 80036e6:	430b      	orrs	r3, r1
 80036e8:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	430a      	orrs	r2, r1
 80036fe:	611a      	str	r2, [r3, #16]
 8003700:	e009      	b.n	8003716 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	68da      	ldr	r2, [r3, #12]
 8003708:	4b1c      	ldr	r3, [pc, #112]	@ (800377c <HAL_ADC_Init+0x2cc>)
 800370a:	4013      	ands	r3, r2
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	6812      	ldr	r2, [r2, #0]
 8003710:	69b9      	ldr	r1, [r7, #24]
 8003712:	430b      	orrs	r3, r1
 8003714:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7ff fea2 	bl	8003464 <LL_ADC_REG_IsConversionOngoing>
 8003720:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff feaf 	bl	800348a <LL_ADC_INJ_IsConversionOngoing>
 800372c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	2b00      	cmp	r3, #0
 8003732:	f040 808e 	bne.w	8003852 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	2b00      	cmp	r3, #0
 800373a:	f040 808a 	bne.w	8003852 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4a0a      	ldr	r2, [pc, #40]	@ (800376c <HAL_ADC_Init+0x2bc>)
 8003744:	4293      	cmp	r3, r2
 8003746:	d11b      	bne.n	8003780 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	7e1b      	ldrb	r3, [r3, #24]
 800374c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003754:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003756:	4313      	orrs	r3, r2
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	e018      	b.n	800378e <HAL_ADC_Init+0x2de>
 800375c:	24000000 	.word	0x24000000
 8003760:	053e2d63 	.word	0x053e2d63
 8003764:	40022000 	.word	0x40022000
 8003768:	40022100 	.word	0x40022100
 800376c:	58026000 	.word	0x58026000
 8003770:	40022300 	.word	0x40022300
 8003774:	58026300 	.word	0x58026300
 8003778:	fff04007 	.word	0xfff04007
 800377c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	7e1b      	ldrb	r3, [r3, #24]
 8003784:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 800378a:	4313      	orrs	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68da      	ldr	r2, [r3, #12]
 8003794:	4b46      	ldr	r3, [pc, #280]	@ (80038b0 <HAL_ADC_Init+0x400>)
 8003796:	4013      	ands	r3, r2
 8003798:	687a      	ldr	r2, [r7, #4]
 800379a:	6812      	ldr	r2, [r2, #0]
 800379c:	69b9      	ldr	r1, [r7, #24]
 800379e:	430b      	orrs	r3, r1
 80037a0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d137      	bne.n	800381c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4a3f      	ldr	r2, [pc, #252]	@ (80038b4 <HAL_ADC_Init+0x404>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d116      	bne.n	80037ea <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	691a      	ldr	r2, [r3, #16]
 80037c2:	4b3d      	ldr	r3, [pc, #244]	@ (80038b8 <HAL_ADC_Init+0x408>)
 80037c4:	4013      	ands	r3, r2
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80037d4:	4311      	orrs	r1, r2
 80037d6:	687a      	ldr	r2, [r7, #4]
 80037d8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80037da:	430a      	orrs	r2, r1
 80037dc:	431a      	orrs	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f042 0201 	orr.w	r2, r2, #1
 80037e6:	611a      	str	r2, [r3, #16]
 80037e8:	e020      	b.n	800382c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	691a      	ldr	r2, [r3, #16]
 80037f0:	4b32      	ldr	r3, [pc, #200]	@ (80038bc <HAL_ADC_Init+0x40c>)
 80037f2:	4013      	ands	r3, r2
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80037f8:	3a01      	subs	r2, #1
 80037fa:	0411      	lsls	r1, r2, #16
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003800:	4311      	orrs	r1, r2
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003806:	4311      	orrs	r1, r2
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800380c:	430a      	orrs	r2, r1
 800380e:	431a      	orrs	r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f042 0201 	orr.w	r2, r2, #1
 8003818:	611a      	str	r2, [r3, #16]
 800381a:	e007      	b.n	800382c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691a      	ldr	r2, [r3, #16]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0201 	bic.w	r2, r2, #1
 800382a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a1b      	ldr	r2, [pc, #108]	@ (80038b4 <HAL_ADC_Init+0x404>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d002      	beq.n	8003852 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 ff23 	bl	8004698 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	2b01      	cmp	r3, #1
 8003858:	d10c      	bne.n	8003874 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003860:	f023 010f 	bic.w	r1, r3, #15
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	1e5a      	subs	r2, r3, #1
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	631a      	str	r2, [r3, #48]	@ 0x30
 8003872:	e007      	b.n	8003884 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f022 020f 	bic.w	r2, r2, #15
 8003882:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003888:	f023 0303 	bic.w	r3, r3, #3
 800388c:	f043 0201 	orr.w	r2, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	661a      	str	r2, [r3, #96]	@ 0x60
 8003894:	e007      	b.n	80038a6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800389a:	f043 0210 	orr.w	r2, r3, #16
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80038a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3724      	adds	r7, #36	@ 0x24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd90      	pop	{r4, r7, pc}
 80038b0:	ffffbffc 	.word	0xffffbffc
 80038b4:	58026000 	.word	0x58026000
 80038b8:	fc00f81f 	.word	0xfc00f81f
 80038bc:	fc00f81e 	.word	0xfc00f81e

080038c0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a60      	ldr	r2, [pc, #384]	@ (8003a54 <HAL_ADC_Start_DMA+0x194>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d004      	beq.n	80038e0 <HAL_ADC_Start_DMA+0x20>
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a5f      	ldr	r2, [pc, #380]	@ (8003a58 <HAL_ADC_Start_DMA+0x198>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d101      	bne.n	80038e4 <HAL_ADC_Start_DMA+0x24>
 80038e0:	4b5e      	ldr	r3, [pc, #376]	@ (8003a5c <HAL_ADC_Start_DMA+0x19c>)
 80038e2:	e000      	b.n	80038e6 <HAL_ADC_Start_DMA+0x26>
 80038e4:	4b5e      	ldr	r3, [pc, #376]	@ (8003a60 <HAL_ADC_Start_DMA+0x1a0>)
 80038e6:	4618      	mov	r0, r3
 80038e8:	f7ff fd24 	bl	8003334 <LL_ADC_GetMultimode>
 80038ec:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff fdb6 	bl	8003464 <LL_ADC_REG_IsConversionOngoing>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f040 80a2 	bne.w	8003a44 <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003906:	2b01      	cmp	r3, #1
 8003908:	d101      	bne.n	800390e <HAL_ADC_Start_DMA+0x4e>
 800390a:	2302      	movs	r3, #2
 800390c:	e09d      	b.n	8003a4a <HAL_ADC_Start_DMA+0x18a>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003916:	693b      	ldr	r3, [r7, #16]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d006      	beq.n	800392a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	2b05      	cmp	r3, #5
 8003920:	d003      	beq.n	800392a <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	2b09      	cmp	r3, #9
 8003926:	f040 8086 	bne.w	8003a36 <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800392a:	68f8      	ldr	r0, [r7, #12]
 800392c:	f000 fd96 	bl	800445c <ADC_Enable>
 8003930:	4603      	mov	r3, r0
 8003932:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003934:	7dfb      	ldrb	r3, [r7, #23]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d178      	bne.n	8003a2c <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800393e:	4b49      	ldr	r3, [pc, #292]	@ (8003a64 <HAL_ADC_Start_DMA+0x1a4>)
 8003940:	4013      	ands	r3, r2
 8003942:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a42      	ldr	r2, [pc, #264]	@ (8003a58 <HAL_ADC_Start_DMA+0x198>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d002      	beq.n	800395a <HAL_ADC_Start_DMA+0x9a>
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	e000      	b.n	800395c <HAL_ADC_Start_DMA+0x9c>
 800395a:	4b3e      	ldr	r3, [pc, #248]	@ (8003a54 <HAL_ADC_Start_DMA+0x194>)
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	6812      	ldr	r2, [r2, #0]
 8003960:	4293      	cmp	r3, r2
 8003962:	d002      	beq.n	800396a <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d105      	bne.n	8003976 <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800396e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800397a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d006      	beq.n	8003990 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003986:	f023 0206 	bic.w	r2, r3, #6
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	665a      	str	r2, [r3, #100]	@ 0x64
 800398e:	e002      	b.n	8003996 <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399a:	4a33      	ldr	r2, [pc, #204]	@ (8003a68 <HAL_ADC_Start_DMA+0x1a8>)
 800399c:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	4a32      	ldr	r2, [pc, #200]	@ (8003a6c <HAL_ADC_Start_DMA+0x1ac>)
 80039a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039aa:	4a31      	ldr	r2, [pc, #196]	@ (8003a70 <HAL_ADC_Start_DMA+0x1b0>)
 80039ac:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	221c      	movs	r2, #28
 80039b4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f042 0210 	orr.w	r2, r2, #16
 80039cc:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a28      	ldr	r2, [pc, #160]	@ (8003a74 <HAL_ADC_Start_DMA+0x1b4>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d10f      	bne.n	80039f8 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	4619      	mov	r1, r3
 80039e6:	4610      	mov	r0, r2
 80039e8:	f7ff fc1e 	bl	8003228 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff fc09 	bl	8003208 <LL_ADC_EnableDMAReq>
 80039f6:	e007      	b.n	8003a08 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a00:	4619      	mov	r1, r3
 8003a02:	4610      	mov	r0, r2
 8003a04:	f7ff fbed 	bl	80031e2 <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	3340      	adds	r3, #64	@ 0x40
 8003a12:	4619      	mov	r1, r3
 8003a14:	68ba      	ldr	r2, [r7, #8]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	f001 fc6c 	bl	80052f4 <HAL_DMA_Start_IT>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7ff fd09 	bl	800343c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003a2a:	e00d      	b.n	8003a48 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 8003a34:	e008      	b.n	8003a48 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8003a42:	e001      	b.n	8003a48 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a44:	2302      	movs	r3, #2
 8003a46:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a48:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3718      	adds	r7, #24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	40022000 	.word	0x40022000
 8003a58:	40022100 	.word	0x40022100
 8003a5c:	40022300 	.word	0x40022300
 8003a60:	58026300 	.word	0x58026300
 8003a64:	fffff0fe 	.word	0xfffff0fe
 8003a68:	08004571 	.word	0x08004571
 8003a6c:	08004649 	.word	0x08004649
 8003a70:	08004665 	.word	0x08004665
 8003a74:	58026000 	.word	0x58026000

08003a78 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003a80:	bf00      	nop
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003a94:	bf00      	nop
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003aa8:	bf00      	nop
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003ab4:	b590      	push	{r4, r7, lr}
 8003ab6:	b0a5      	sub	sp, #148	@ 0x94
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ace:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	4aa4      	ldr	r2, [pc, #656]	@ (8003d68 <HAL_ADC_ConfigChannel+0x2b4>)
 8003ad6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d102      	bne.n	8003ae8 <HAL_ADC_ConfigChannel+0x34>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	f000 bca2 	b.w	800442c <HAL_ADC_ConfigChannel+0x978>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f7ff fcb5 	bl	8003464 <LL_ADC_REG_IsConversionOngoing>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f040 8486 	bne.w	800440e <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	db31      	blt.n	8003b6e <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4a97      	ldr	r2, [pc, #604]	@ (8003d6c <HAL_ADC_ConfigChannel+0x2b8>)
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d02c      	beq.n	8003b6e <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d108      	bne.n	8003b32 <HAL_ADC_ConfigChannel+0x7e>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	0e9b      	lsrs	r3, r3, #26
 8003b26:	f003 031f 	and.w	r3, r3, #31
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b30:	e016      	b.n	8003b60 <HAL_ADC_ConfigChannel+0xac>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b38:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003b3a:	fa93 f3a3 	rbit	r3, r3
 8003b3e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003b40:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003b42:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003b44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d101      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8003b4a:	2320      	movs	r3, #32
 8003b4c:	e003      	b.n	8003b56 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8003b4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003b50:	fab3 f383 	clz	r3, r3
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	f003 031f 	and.w	r3, r3, #31
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	69d1      	ldr	r1, [r2, #28]
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	6812      	ldr	r2, [r2, #0]
 8003b6a:	430b      	orrs	r3, r1
 8003b6c:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6818      	ldr	r0, [r3, #0]
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	6859      	ldr	r1, [r3, #4]
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	461a      	mov	r2, r3
 8003b7c:	f7ff fb05 	bl	800318a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7ff fc6d 	bl	8003464 <LL_ADC_REG_IsConversionOngoing>
 8003b8a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7ff fc79 	bl	800348a <LL_ADC_INJ_IsConversionOngoing>
 8003b98:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b9c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f040 824a 	bne.w	800403a <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ba6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	f040 8245 	bne.w	800403a <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	6819      	ldr	r1, [r3, #0]
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	f7ff fb4d 	bl	800325c <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a69      	ldr	r2, [pc, #420]	@ (8003d6c <HAL_ADC_ConfigChannel+0x2b8>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d10d      	bne.n	8003be8 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	695a      	ldr	r2, [r3, #20]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	08db      	lsrs	r3, r3, #3
 8003bd8:	f003 0303 	and.w	r3, r3, #3
 8003bdc:	005b      	lsls	r3, r3, #1
 8003bde:	fa02 f303 	lsl.w	r3, r2, r3
 8003be2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003be6:	e032      	b.n	8003c4e <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003be8:	4b61      	ldr	r3, [pc, #388]	@ (8003d70 <HAL_ADC_ConfigChannel+0x2bc>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003bf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bf4:	d10b      	bne.n	8003c0e <HAL_ADC_ConfigChannel+0x15a>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	089b      	lsrs	r3, r3, #2
 8003c02:	f003 0307 	and.w	r3, r3, #7
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	fa02 f303 	lsl.w	r3, r2, r3
 8003c0c:	e01d      	b.n	8003c4a <HAL_ADC_ConfigChannel+0x196>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0310 	and.w	r3, r3, #16
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d10b      	bne.n	8003c34 <HAL_ADC_ConfigChannel+0x180>
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	695a      	ldr	r2, [r3, #20]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	089b      	lsrs	r3, r3, #2
 8003c28:	f003 0307 	and.w	r3, r3, #7
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c32:	e00a      	b.n	8003c4a <HAL_ADC_ConfigChannel+0x196>
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	695a      	ldr	r2, [r3, #20]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68db      	ldr	r3, [r3, #12]
 8003c3e:	089b      	lsrs	r3, r3, #2
 8003c40:	f003 0304 	and.w	r3, r3, #4
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	691b      	ldr	r3, [r3, #16]
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d048      	beq.n	8003ce8 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6818      	ldr	r0, [r3, #0]
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	6919      	ldr	r1, [r3, #16]
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003c66:	f7ff f98b 	bl	8002f80 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a3f      	ldr	r2, [pc, #252]	@ (8003d6c <HAL_ADC_ConfigChannel+0x2b8>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d119      	bne.n	8003ca8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6818      	ldr	r0, [r3, #0]
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	6919      	ldr	r1, [r3, #16]
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	461a      	mov	r2, r3
 8003c82:	f7ff fa23 	bl	80030cc <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6818      	ldr	r0, [r3, #0]
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	6919      	ldr	r1, [r3, #16]
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d102      	bne.n	8003c9e <HAL_ADC_ConfigChannel+0x1ea>
 8003c98:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c9c:	e000      	b.n	8003ca0 <HAL_ADC_ConfigChannel+0x1ec>
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	461a      	mov	r2, r3
 8003ca2:	f7ff f9f1 	bl	8003088 <LL_ADC_SetOffsetSaturation>
 8003ca6:	e1c8      	b.n	800403a <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6818      	ldr	r0, [r3, #0]
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	6919      	ldr	r1, [r3, #16]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d102      	bne.n	8003cc0 <HAL_ADC_ConfigChannel+0x20c>
 8003cba:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8003cbe:	e000      	b.n	8003cc2 <HAL_ADC_ConfigChannel+0x20e>
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	f7ff f9be 	bl	8003044 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6818      	ldr	r0, [r3, #0]
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	6919      	ldr	r1, [r3, #16]
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	7e1b      	ldrb	r3, [r3, #24]
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d102      	bne.n	8003cde <HAL_ADC_ConfigChannel+0x22a>
 8003cd8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003cdc:	e000      	b.n	8003ce0 <HAL_ADC_ConfigChannel+0x22c>
 8003cde:	2300      	movs	r3, #0
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	f7ff f995 	bl	8003010 <LL_ADC_SetDataRightShift>
 8003ce6:	e1a8      	b.n	800403a <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a1f      	ldr	r2, [pc, #124]	@ (8003d6c <HAL_ADC_ConfigChannel+0x2b8>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	f040 815b 	bne.w	8003faa <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	2100      	movs	r1, #0
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f7ff f972 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003d00:	4603      	mov	r3, r0
 8003d02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d10a      	bne.n	8003d20 <HAL_ADC_ConfigChannel+0x26c>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2100      	movs	r1, #0
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff f967 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003d16:	4603      	mov	r3, r0
 8003d18:	0e9b      	lsrs	r3, r3, #26
 8003d1a:	f003 021f 	and.w	r2, r3, #31
 8003d1e:	e017      	b.n	8003d50 <HAL_ADC_ConfigChannel+0x29c>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2100      	movs	r1, #0
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7ff f95c 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003d32:	fa93 f3a3 	rbit	r3, r3
 8003d36:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003d3a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003d3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8003d42:	2320      	movs	r3, #32
 8003d44:	e003      	b.n	8003d4e <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8003d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d48:	fab3 f383 	clz	r3, r3
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	461a      	mov	r2, r3
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d10b      	bne.n	8003d74 <HAL_ADC_ConfigChannel+0x2c0>
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	0e9b      	lsrs	r3, r3, #26
 8003d62:	f003 031f 	and.w	r3, r3, #31
 8003d66:	e017      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x2e4>
 8003d68:	47ff0000 	.word	0x47ff0000
 8003d6c:	58026000 	.word	0x58026000
 8003d70:	5c001000 	.word	0x5c001000
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003d7c:	fa93 f3a3 	rbit	r3, r3
 8003d80:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003d82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003d84:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003d86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8003d8c:	2320      	movs	r3, #32
 8003d8e:	e003      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8003d90:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003d92:	fab3 f383 	clz	r3, r3
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d106      	bne.n	8003daa <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2200      	movs	r2, #0
 8003da2:	2100      	movs	r1, #0
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff f9b3 	bl	8003110 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2101      	movs	r1, #1
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7ff f917 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003db6:	4603      	mov	r3, r0
 8003db8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d10a      	bne.n	8003dd6 <HAL_ADC_ConfigChannel+0x322>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7ff f90c 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	0e9b      	lsrs	r3, r3, #26
 8003dd0:	f003 021f 	and.w	r2, r3, #31
 8003dd4:	e017      	b.n	8003e06 <HAL_ADC_ConfigChannel+0x352>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2101      	movs	r1, #1
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff f901 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003de2:	4603      	mov	r3, r0
 8003de4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003de8:	fa93 f3a3 	rbit	r3, r3
 8003dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003df0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8003df8:	2320      	movs	r3, #32
 8003dfa:	e003      	b.n	8003e04 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003dfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003dfe:	fab3 f383 	clz	r3, r3
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	461a      	mov	r2, r3
 8003e06:	683b      	ldr	r3, [r7, #0]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d105      	bne.n	8003e1e <HAL_ADC_ConfigChannel+0x36a>
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	0e9b      	lsrs	r3, r3, #26
 8003e18:	f003 031f 	and.w	r3, r3, #31
 8003e1c:	e011      	b.n	8003e42 <HAL_ADC_ConfigChannel+0x38e>
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e26:	fa93 f3a3 	rbit	r3, r3
 8003e2a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003e2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003e2e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003e30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d101      	bne.n	8003e3a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003e36:	2320      	movs	r3, #32
 8003e38:	e003      	b.n	8003e42 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003e3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e3c:	fab3 f383 	clz	r3, r3
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d106      	bne.n	8003e54 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	2101      	movs	r1, #1
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f7ff f95e 	bl	8003110 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2102      	movs	r1, #2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7ff f8c2 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10a      	bne.n	8003e80 <HAL_ADC_ConfigChannel+0x3cc>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2102      	movs	r1, #2
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7ff f8b7 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003e76:	4603      	mov	r3, r0
 8003e78:	0e9b      	lsrs	r3, r3, #26
 8003e7a:	f003 021f 	and.w	r2, r3, #31
 8003e7e:	e017      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0x3fc>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2102      	movs	r1, #2
 8003e86:	4618      	mov	r0, r3
 8003e88:	f7ff f8ac 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e92:	fa93 f3a3 	rbit	r3, r3
 8003e96:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8003ea2:	2320      	movs	r3, #32
 8003ea4:	e003      	b.n	8003eae <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8003ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ea8:	fab3 f383 	clz	r3, r3
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	461a      	mov	r2, r3
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d105      	bne.n	8003ec8 <HAL_ADC_ConfigChannel+0x414>
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	0e9b      	lsrs	r3, r3, #26
 8003ec2:	f003 031f 	and.w	r3, r3, #31
 8003ec6:	e011      	b.n	8003eec <HAL_ADC_ConfigChannel+0x438>
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ed0:	fa93 f3a3 	rbit	r3, r3
 8003ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ed8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8003ee0:	2320      	movs	r3, #32
 8003ee2:	e003      	b.n	8003eec <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee6:	fab3 f383 	clz	r3, r3
 8003eea:	b2db      	uxtb	r3, r3
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d106      	bne.n	8003efe <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	2102      	movs	r1, #2
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f7ff f909 	bl	8003110 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2103      	movs	r1, #3
 8003f04:	4618      	mov	r0, r3
 8003f06:	f7ff f86d 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10a      	bne.n	8003f2a <HAL_ADC_ConfigChannel+0x476>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	2103      	movs	r1, #3
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7ff f862 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003f20:	4603      	mov	r3, r0
 8003f22:	0e9b      	lsrs	r3, r3, #26
 8003f24:	f003 021f 	and.w	r2, r3, #31
 8003f28:	e017      	b.n	8003f5a <HAL_ADC_ConfigChannel+0x4a6>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2103      	movs	r1, #3
 8003f30:	4618      	mov	r0, r3
 8003f32:	f7ff f857 	bl	8002fe4 <LL_ADC_GetOffsetChannel>
 8003f36:	4603      	mov	r3, r0
 8003f38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f3a:	6a3b      	ldr	r3, [r7, #32]
 8003f3c:	fa93 f3a3 	rbit	r3, r3
 8003f40:	61fb      	str	r3, [r7, #28]
  return result;
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d101      	bne.n	8003f50 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003f4c:	2320      	movs	r3, #32
 8003f4e:	e003      	b.n	8003f58 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f52:	fab3 f383 	clz	r3, r3
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	461a      	mov	r2, r3
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d105      	bne.n	8003f72 <HAL_ADC_ConfigChannel+0x4be>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	0e9b      	lsrs	r3, r3, #26
 8003f6c:	f003 031f 	and.w	r3, r3, #31
 8003f70:	e011      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x4e2>
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	fa93 f3a3 	rbit	r3, r3
 8003f7e:	613b      	str	r3, [r7, #16]
  return result;
 8003f80:	693b      	ldr	r3, [r7, #16]
 8003f82:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003f84:	69bb      	ldr	r3, [r7, #24]
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d101      	bne.n	8003f8e <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8003f8a:	2320      	movs	r3, #32
 8003f8c:	e003      	b.n	8003f96 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	fab3 f383 	clz	r3, r3
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d14f      	bne.n	800403a <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	2103      	movs	r1, #3
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7ff f8b4 	bl	8003110 <LL_ADC_SetOffsetState>
 8003fa8:	e047      	b.n	800403a <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fb0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	069b      	lsls	r3, r3, #26
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d107      	bne.n	8003fce <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003fcc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fd4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	069b      	lsls	r3, r3, #26
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d107      	bne.n	8003ff2 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003ff0:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003ff8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	069b      	lsls	r3, r3, #26
 8004002:	429a      	cmp	r2, r3
 8004004:	d107      	bne.n	8004016 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004014:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800401c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	069b      	lsls	r3, r3, #26
 8004026:	429a      	cmp	r2, r3
 8004028:	d107      	bne.n	800403a <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004038:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4618      	mov	r0, r3
 8004040:	f7ff f9e8 	bl	8003414 <LL_ADC_IsEnabled>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	f040 81ea 	bne.w	8004420 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6818      	ldr	r0, [r3, #0]
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	6819      	ldr	r1, [r3, #0]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	461a      	mov	r2, r3
 800405a:	f7ff f92b 	bl	80032b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	68db      	ldr	r3, [r3, #12]
 8004062:	4a7a      	ldr	r2, [pc, #488]	@ (800424c <HAL_ADC_ConfigChannel+0x798>)
 8004064:	4293      	cmp	r3, r2
 8004066:	f040 80e0 	bne.w	800422a <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4977      	ldr	r1, [pc, #476]	@ (8004250 <HAL_ADC_ConfigChannel+0x79c>)
 8004074:	428b      	cmp	r3, r1
 8004076:	d147      	bne.n	8004108 <HAL_ADC_ConfigChannel+0x654>
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4975      	ldr	r1, [pc, #468]	@ (8004254 <HAL_ADC_ConfigChannel+0x7a0>)
 800407e:	428b      	cmp	r3, r1
 8004080:	d040      	beq.n	8004104 <HAL_ADC_ConfigChannel+0x650>
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4974      	ldr	r1, [pc, #464]	@ (8004258 <HAL_ADC_ConfigChannel+0x7a4>)
 8004088:	428b      	cmp	r3, r1
 800408a:	d039      	beq.n	8004100 <HAL_ADC_ConfigChannel+0x64c>
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4972      	ldr	r1, [pc, #456]	@ (800425c <HAL_ADC_ConfigChannel+0x7a8>)
 8004092:	428b      	cmp	r3, r1
 8004094:	d032      	beq.n	80040fc <HAL_ADC_ConfigChannel+0x648>
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4971      	ldr	r1, [pc, #452]	@ (8004260 <HAL_ADC_ConfigChannel+0x7ac>)
 800409c:	428b      	cmp	r3, r1
 800409e:	d02b      	beq.n	80040f8 <HAL_ADC_ConfigChannel+0x644>
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	496f      	ldr	r1, [pc, #444]	@ (8004264 <HAL_ADC_ConfigChannel+0x7b0>)
 80040a6:	428b      	cmp	r3, r1
 80040a8:	d024      	beq.n	80040f4 <HAL_ADC_ConfigChannel+0x640>
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	496e      	ldr	r1, [pc, #440]	@ (8004268 <HAL_ADC_ConfigChannel+0x7b4>)
 80040b0:	428b      	cmp	r3, r1
 80040b2:	d01d      	beq.n	80040f0 <HAL_ADC_ConfigChannel+0x63c>
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	496c      	ldr	r1, [pc, #432]	@ (800426c <HAL_ADC_ConfigChannel+0x7b8>)
 80040ba:	428b      	cmp	r3, r1
 80040bc:	d016      	beq.n	80040ec <HAL_ADC_ConfigChannel+0x638>
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	496b      	ldr	r1, [pc, #428]	@ (8004270 <HAL_ADC_ConfigChannel+0x7bc>)
 80040c4:	428b      	cmp	r3, r1
 80040c6:	d00f      	beq.n	80040e8 <HAL_ADC_ConfigChannel+0x634>
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4969      	ldr	r1, [pc, #420]	@ (8004274 <HAL_ADC_ConfigChannel+0x7c0>)
 80040ce:	428b      	cmp	r3, r1
 80040d0:	d008      	beq.n	80040e4 <HAL_ADC_ConfigChannel+0x630>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4968      	ldr	r1, [pc, #416]	@ (8004278 <HAL_ADC_ConfigChannel+0x7c4>)
 80040d8:	428b      	cmp	r3, r1
 80040da:	d101      	bne.n	80040e0 <HAL_ADC_ConfigChannel+0x62c>
 80040dc:	4b67      	ldr	r3, [pc, #412]	@ (800427c <HAL_ADC_ConfigChannel+0x7c8>)
 80040de:	e0a0      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040e0:	2300      	movs	r3, #0
 80040e2:	e09e      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040e4:	4b66      	ldr	r3, [pc, #408]	@ (8004280 <HAL_ADC_ConfigChannel+0x7cc>)
 80040e6:	e09c      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040e8:	4b66      	ldr	r3, [pc, #408]	@ (8004284 <HAL_ADC_ConfigChannel+0x7d0>)
 80040ea:	e09a      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040ec:	4b60      	ldr	r3, [pc, #384]	@ (8004270 <HAL_ADC_ConfigChannel+0x7bc>)
 80040ee:	e098      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040f0:	4b5e      	ldr	r3, [pc, #376]	@ (800426c <HAL_ADC_ConfigChannel+0x7b8>)
 80040f2:	e096      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040f4:	4b64      	ldr	r3, [pc, #400]	@ (8004288 <HAL_ADC_ConfigChannel+0x7d4>)
 80040f6:	e094      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040f8:	4b64      	ldr	r3, [pc, #400]	@ (800428c <HAL_ADC_ConfigChannel+0x7d8>)
 80040fa:	e092      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80040fc:	4b64      	ldr	r3, [pc, #400]	@ (8004290 <HAL_ADC_ConfigChannel+0x7dc>)
 80040fe:	e090      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004100:	4b64      	ldr	r3, [pc, #400]	@ (8004294 <HAL_ADC_ConfigChannel+0x7e0>)
 8004102:	e08e      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004104:	2301      	movs	r3, #1
 8004106:	e08c      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4962      	ldr	r1, [pc, #392]	@ (8004298 <HAL_ADC_ConfigChannel+0x7e4>)
 800410e:	428b      	cmp	r3, r1
 8004110:	d140      	bne.n	8004194 <HAL_ADC_ConfigChannel+0x6e0>
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	494f      	ldr	r1, [pc, #316]	@ (8004254 <HAL_ADC_ConfigChannel+0x7a0>)
 8004118:	428b      	cmp	r3, r1
 800411a:	d039      	beq.n	8004190 <HAL_ADC_ConfigChannel+0x6dc>
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	494d      	ldr	r1, [pc, #308]	@ (8004258 <HAL_ADC_ConfigChannel+0x7a4>)
 8004122:	428b      	cmp	r3, r1
 8004124:	d032      	beq.n	800418c <HAL_ADC_ConfigChannel+0x6d8>
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	494c      	ldr	r1, [pc, #304]	@ (800425c <HAL_ADC_ConfigChannel+0x7a8>)
 800412c:	428b      	cmp	r3, r1
 800412e:	d02b      	beq.n	8004188 <HAL_ADC_ConfigChannel+0x6d4>
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	494a      	ldr	r1, [pc, #296]	@ (8004260 <HAL_ADC_ConfigChannel+0x7ac>)
 8004136:	428b      	cmp	r3, r1
 8004138:	d024      	beq.n	8004184 <HAL_ADC_ConfigChannel+0x6d0>
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4949      	ldr	r1, [pc, #292]	@ (8004264 <HAL_ADC_ConfigChannel+0x7b0>)
 8004140:	428b      	cmp	r3, r1
 8004142:	d01d      	beq.n	8004180 <HAL_ADC_ConfigChannel+0x6cc>
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4947      	ldr	r1, [pc, #284]	@ (8004268 <HAL_ADC_ConfigChannel+0x7b4>)
 800414a:	428b      	cmp	r3, r1
 800414c:	d016      	beq.n	800417c <HAL_ADC_ConfigChannel+0x6c8>
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4946      	ldr	r1, [pc, #280]	@ (800426c <HAL_ADC_ConfigChannel+0x7b8>)
 8004154:	428b      	cmp	r3, r1
 8004156:	d00f      	beq.n	8004178 <HAL_ADC_ConfigChannel+0x6c4>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4944      	ldr	r1, [pc, #272]	@ (8004270 <HAL_ADC_ConfigChannel+0x7bc>)
 800415e:	428b      	cmp	r3, r1
 8004160:	d008      	beq.n	8004174 <HAL_ADC_ConfigChannel+0x6c0>
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4944      	ldr	r1, [pc, #272]	@ (8004278 <HAL_ADC_ConfigChannel+0x7c4>)
 8004168:	428b      	cmp	r3, r1
 800416a:	d101      	bne.n	8004170 <HAL_ADC_ConfigChannel+0x6bc>
 800416c:	4b43      	ldr	r3, [pc, #268]	@ (800427c <HAL_ADC_ConfigChannel+0x7c8>)
 800416e:	e058      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004170:	2300      	movs	r3, #0
 8004172:	e056      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004174:	4b43      	ldr	r3, [pc, #268]	@ (8004284 <HAL_ADC_ConfigChannel+0x7d0>)
 8004176:	e054      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004178:	4b3d      	ldr	r3, [pc, #244]	@ (8004270 <HAL_ADC_ConfigChannel+0x7bc>)
 800417a:	e052      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 800417c:	4b3b      	ldr	r3, [pc, #236]	@ (800426c <HAL_ADC_ConfigChannel+0x7b8>)
 800417e:	e050      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004180:	4b41      	ldr	r3, [pc, #260]	@ (8004288 <HAL_ADC_ConfigChannel+0x7d4>)
 8004182:	e04e      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004184:	4b41      	ldr	r3, [pc, #260]	@ (800428c <HAL_ADC_ConfigChannel+0x7d8>)
 8004186:	e04c      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004188:	4b41      	ldr	r3, [pc, #260]	@ (8004290 <HAL_ADC_ConfigChannel+0x7dc>)
 800418a:	e04a      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 800418c:	4b41      	ldr	r3, [pc, #260]	@ (8004294 <HAL_ADC_ConfigChannel+0x7e0>)
 800418e:	e048      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004190:	2301      	movs	r3, #1
 8004192:	e046      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4940      	ldr	r1, [pc, #256]	@ (800429c <HAL_ADC_ConfigChannel+0x7e8>)
 800419a:	428b      	cmp	r3, r1
 800419c:	d140      	bne.n	8004220 <HAL_ADC_ConfigChannel+0x76c>
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	492c      	ldr	r1, [pc, #176]	@ (8004254 <HAL_ADC_ConfigChannel+0x7a0>)
 80041a4:	428b      	cmp	r3, r1
 80041a6:	d039      	beq.n	800421c <HAL_ADC_ConfigChannel+0x768>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	492a      	ldr	r1, [pc, #168]	@ (8004258 <HAL_ADC_ConfigChannel+0x7a4>)
 80041ae:	428b      	cmp	r3, r1
 80041b0:	d032      	beq.n	8004218 <HAL_ADC_ConfigChannel+0x764>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4929      	ldr	r1, [pc, #164]	@ (800425c <HAL_ADC_ConfigChannel+0x7a8>)
 80041b8:	428b      	cmp	r3, r1
 80041ba:	d02b      	beq.n	8004214 <HAL_ADC_ConfigChannel+0x760>
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4927      	ldr	r1, [pc, #156]	@ (8004260 <HAL_ADC_ConfigChannel+0x7ac>)
 80041c2:	428b      	cmp	r3, r1
 80041c4:	d024      	beq.n	8004210 <HAL_ADC_ConfigChannel+0x75c>
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4926      	ldr	r1, [pc, #152]	@ (8004264 <HAL_ADC_ConfigChannel+0x7b0>)
 80041cc:	428b      	cmp	r3, r1
 80041ce:	d01d      	beq.n	800420c <HAL_ADC_ConfigChannel+0x758>
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4924      	ldr	r1, [pc, #144]	@ (8004268 <HAL_ADC_ConfigChannel+0x7b4>)
 80041d6:	428b      	cmp	r3, r1
 80041d8:	d016      	beq.n	8004208 <HAL_ADC_ConfigChannel+0x754>
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4923      	ldr	r1, [pc, #140]	@ (800426c <HAL_ADC_ConfigChannel+0x7b8>)
 80041e0:	428b      	cmp	r3, r1
 80041e2:	d00f      	beq.n	8004204 <HAL_ADC_ConfigChannel+0x750>
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4926      	ldr	r1, [pc, #152]	@ (8004284 <HAL_ADC_ConfigChannel+0x7d0>)
 80041ea:	428b      	cmp	r3, r1
 80041ec:	d008      	beq.n	8004200 <HAL_ADC_ConfigChannel+0x74c>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	492b      	ldr	r1, [pc, #172]	@ (80042a0 <HAL_ADC_ConfigChannel+0x7ec>)
 80041f4:	428b      	cmp	r3, r1
 80041f6:	d101      	bne.n	80041fc <HAL_ADC_ConfigChannel+0x748>
 80041f8:	4b2a      	ldr	r3, [pc, #168]	@ (80042a4 <HAL_ADC_ConfigChannel+0x7f0>)
 80041fa:	e012      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 80041fc:	2300      	movs	r3, #0
 80041fe:	e010      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004200:	4b27      	ldr	r3, [pc, #156]	@ (80042a0 <HAL_ADC_ConfigChannel+0x7ec>)
 8004202:	e00e      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004204:	4b1a      	ldr	r3, [pc, #104]	@ (8004270 <HAL_ADC_ConfigChannel+0x7bc>)
 8004206:	e00c      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004208:	4b18      	ldr	r3, [pc, #96]	@ (800426c <HAL_ADC_ConfigChannel+0x7b8>)
 800420a:	e00a      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 800420c:	4b1e      	ldr	r3, [pc, #120]	@ (8004288 <HAL_ADC_ConfigChannel+0x7d4>)
 800420e:	e008      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004210:	4b1e      	ldr	r3, [pc, #120]	@ (800428c <HAL_ADC_ConfigChannel+0x7d8>)
 8004212:	e006      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004214:	4b1e      	ldr	r3, [pc, #120]	@ (8004290 <HAL_ADC_ConfigChannel+0x7dc>)
 8004216:	e004      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004218:	4b1e      	ldr	r3, [pc, #120]	@ (8004294 <HAL_ADC_ConfigChannel+0x7e0>)
 800421a:	e002      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 800421c:	2301      	movs	r3, #1
 800421e:	e000      	b.n	8004222 <HAL_ADC_ConfigChannel+0x76e>
 8004220:	2300      	movs	r3, #0
 8004222:	4619      	mov	r1, r3
 8004224:	4610      	mov	r0, r2
 8004226:	f7fe fe71 	bl	8002f0c <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2b00      	cmp	r3, #0
 8004230:	f280 80f6 	bge.w	8004420 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4a05      	ldr	r2, [pc, #20]	@ (8004250 <HAL_ADC_ConfigChannel+0x79c>)
 800423a:	4293      	cmp	r3, r2
 800423c:	d004      	beq.n	8004248 <HAL_ADC_ConfigChannel+0x794>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	4a15      	ldr	r2, [pc, #84]	@ (8004298 <HAL_ADC_ConfigChannel+0x7e4>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d131      	bne.n	80042ac <HAL_ADC_ConfigChannel+0x7f8>
 8004248:	4b17      	ldr	r3, [pc, #92]	@ (80042a8 <HAL_ADC_ConfigChannel+0x7f4>)
 800424a:	e030      	b.n	80042ae <HAL_ADC_ConfigChannel+0x7fa>
 800424c:	47ff0000 	.word	0x47ff0000
 8004250:	40022000 	.word	0x40022000
 8004254:	04300002 	.word	0x04300002
 8004258:	08600004 	.word	0x08600004
 800425c:	0c900008 	.word	0x0c900008
 8004260:	10c00010 	.word	0x10c00010
 8004264:	14f00020 	.word	0x14f00020
 8004268:	2a000400 	.word	0x2a000400
 800426c:	2e300800 	.word	0x2e300800
 8004270:	32601000 	.word	0x32601000
 8004274:	43210000 	.word	0x43210000
 8004278:	4b840000 	.word	0x4b840000
 800427c:	4fb80000 	.word	0x4fb80000
 8004280:	47520000 	.word	0x47520000
 8004284:	36902000 	.word	0x36902000
 8004288:	25b00200 	.word	0x25b00200
 800428c:	21800100 	.word	0x21800100
 8004290:	1d500080 	.word	0x1d500080
 8004294:	19200040 	.word	0x19200040
 8004298:	40022100 	.word	0x40022100
 800429c:	58026000 	.word	0x58026000
 80042a0:	3ac04000 	.word	0x3ac04000
 80042a4:	3ef08000 	.word	0x3ef08000
 80042a8:	40022300 	.word	0x40022300
 80042ac:	4b61      	ldr	r3, [pc, #388]	@ (8004434 <HAL_ADC_ConfigChannel+0x980>)
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7fe fe1e 	bl	8002ef0 <LL_ADC_GetCommonPathInternalCh>
 80042b4:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a5f      	ldr	r2, [pc, #380]	@ (8004438 <HAL_ADC_ConfigChannel+0x984>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d004      	beq.n	80042ca <HAL_ADC_ConfigChannel+0x816>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a5d      	ldr	r2, [pc, #372]	@ (800443c <HAL_ADC_ConfigChannel+0x988>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d10e      	bne.n	80042e8 <HAL_ADC_ConfigChannel+0x834>
 80042ca:	485b      	ldr	r0, [pc, #364]	@ (8004438 <HAL_ADC_ConfigChannel+0x984>)
 80042cc:	f7ff f8a2 	bl	8003414 <LL_ADC_IsEnabled>
 80042d0:	4604      	mov	r4, r0
 80042d2:	485a      	ldr	r0, [pc, #360]	@ (800443c <HAL_ADC_ConfigChannel+0x988>)
 80042d4:	f7ff f89e 	bl	8003414 <LL_ADC_IsEnabled>
 80042d8:	4603      	mov	r3, r0
 80042da:	4323      	orrs	r3, r4
 80042dc:	2b00      	cmp	r3, #0
 80042de:	bf0c      	ite	eq
 80042e0:	2301      	moveq	r3, #1
 80042e2:	2300      	movne	r3, #0
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	e008      	b.n	80042fa <HAL_ADC_ConfigChannel+0x846>
 80042e8:	4855      	ldr	r0, [pc, #340]	@ (8004440 <HAL_ADC_ConfigChannel+0x98c>)
 80042ea:	f7ff f893 	bl	8003414 <LL_ADC_IsEnabled>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	bf0c      	ite	eq
 80042f4:	2301      	moveq	r3, #1
 80042f6:	2300      	movne	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d07d      	beq.n	80043fa <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a50      	ldr	r2, [pc, #320]	@ (8004444 <HAL_ADC_ConfigChannel+0x990>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d130      	bne.n	800436a <HAL_ADC_ConfigChannel+0x8b6>
 8004308:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800430a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d12b      	bne.n	800436a <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a4a      	ldr	r2, [pc, #296]	@ (8004440 <HAL_ADC_ConfigChannel+0x98c>)
 8004318:	4293      	cmp	r3, r2
 800431a:	f040 8081 	bne.w	8004420 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a45      	ldr	r2, [pc, #276]	@ (8004438 <HAL_ADC_ConfigChannel+0x984>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d004      	beq.n	8004332 <HAL_ADC_ConfigChannel+0x87e>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a43      	ldr	r2, [pc, #268]	@ (800443c <HAL_ADC_ConfigChannel+0x988>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d101      	bne.n	8004336 <HAL_ADC_ConfigChannel+0x882>
 8004332:	4a45      	ldr	r2, [pc, #276]	@ (8004448 <HAL_ADC_ConfigChannel+0x994>)
 8004334:	e000      	b.n	8004338 <HAL_ADC_ConfigChannel+0x884>
 8004336:	4a3f      	ldr	r2, [pc, #252]	@ (8004434 <HAL_ADC_ConfigChannel+0x980>)
 8004338:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800433a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800433e:	4619      	mov	r1, r3
 8004340:	4610      	mov	r0, r2
 8004342:	f7fe fdc2 	bl	8002eca <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004346:	4b41      	ldr	r3, [pc, #260]	@ (800444c <HAL_ADC_ConfigChannel+0x998>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	099b      	lsrs	r3, r3, #6
 800434c:	4a40      	ldr	r2, [pc, #256]	@ (8004450 <HAL_ADC_ConfigChannel+0x99c>)
 800434e:	fba2 2303 	umull	r2, r3, r2, r3
 8004352:	099b      	lsrs	r3, r3, #6
 8004354:	3301      	adds	r3, #1
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800435a:	e002      	b.n	8004362 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	3b01      	subs	r3, #1
 8004360:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1f9      	bne.n	800435c <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004368:	e05a      	b.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a39      	ldr	r2, [pc, #228]	@ (8004454 <HAL_ADC_ConfigChannel+0x9a0>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d11e      	bne.n	80043b2 <HAL_ADC_ConfigChannel+0x8fe>
 8004374:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004376:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d119      	bne.n	80043b2 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a2f      	ldr	r2, [pc, #188]	@ (8004440 <HAL_ADC_ConfigChannel+0x98c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d14b      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a2a      	ldr	r2, [pc, #168]	@ (8004438 <HAL_ADC_ConfigChannel+0x984>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d004      	beq.n	800439c <HAL_ADC_ConfigChannel+0x8e8>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a29      	ldr	r2, [pc, #164]	@ (800443c <HAL_ADC_ConfigChannel+0x988>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d101      	bne.n	80043a0 <HAL_ADC_ConfigChannel+0x8ec>
 800439c:	4a2a      	ldr	r2, [pc, #168]	@ (8004448 <HAL_ADC_ConfigChannel+0x994>)
 800439e:	e000      	b.n	80043a2 <HAL_ADC_ConfigChannel+0x8ee>
 80043a0:	4a24      	ldr	r2, [pc, #144]	@ (8004434 <HAL_ADC_ConfigChannel+0x980>)
 80043a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043a8:	4619      	mov	r1, r3
 80043aa:	4610      	mov	r0, r2
 80043ac:	f7fe fd8d 	bl	8002eca <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80043b0:	e036      	b.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a28      	ldr	r2, [pc, #160]	@ (8004458 <HAL_ADC_ConfigChannel+0x9a4>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d131      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
 80043bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d12c      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4a1d      	ldr	r2, [pc, #116]	@ (8004440 <HAL_ADC_ConfigChannel+0x98c>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d127      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a18      	ldr	r2, [pc, #96]	@ (8004438 <HAL_ADC_ConfigChannel+0x984>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d004      	beq.n	80043e4 <HAL_ADC_ConfigChannel+0x930>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a17      	ldr	r2, [pc, #92]	@ (800443c <HAL_ADC_ConfigChannel+0x988>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d101      	bne.n	80043e8 <HAL_ADC_ConfigChannel+0x934>
 80043e4:	4a18      	ldr	r2, [pc, #96]	@ (8004448 <HAL_ADC_ConfigChannel+0x994>)
 80043e6:	e000      	b.n	80043ea <HAL_ADC_ConfigChannel+0x936>
 80043e8:	4a12      	ldr	r2, [pc, #72]	@ (8004434 <HAL_ADC_ConfigChannel+0x980>)
 80043ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80043ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80043f0:	4619      	mov	r1, r3
 80043f2:	4610      	mov	r0, r2
 80043f4:	f7fe fd69 	bl	8002eca <LL_ADC_SetCommonPathInternalCh>
 80043f8:	e012      	b.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043fe:	f043 0220 	orr.w	r2, r3, #32
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800440c:	e008      	b.n	8004420 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004412:	f043 0220 	orr.w	r2, r3, #32
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004428:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800442c:	4618      	mov	r0, r3
 800442e:	3794      	adds	r7, #148	@ 0x94
 8004430:	46bd      	mov	sp, r7
 8004432:	bd90      	pop	{r4, r7, pc}
 8004434:	58026300 	.word	0x58026300
 8004438:	40022000 	.word	0x40022000
 800443c:	40022100 	.word	0x40022100
 8004440:	58026000 	.word	0x58026000
 8004444:	c7520000 	.word	0xc7520000
 8004448:	40022300 	.word	0x40022300
 800444c:	24000000 	.word	0x24000000
 8004450:	053e2d63 	.word	0x053e2d63
 8004454:	c3210000 	.word	0xc3210000
 8004458:	cb840000 	.word	0xcb840000

0800445c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4618      	mov	r0, r3
 800446a:	f7fe ffd3 	bl	8003414 <LL_ADC_IsEnabled>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d16e      	bne.n	8004552 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689a      	ldr	r2, [r3, #8]
 800447a:	4b38      	ldr	r3, [pc, #224]	@ (800455c <ADC_Enable+0x100>)
 800447c:	4013      	ands	r3, r2
 800447e:	2b00      	cmp	r3, #0
 8004480:	d00d      	beq.n	800449e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004486:	f043 0210 	orr.w	r2, r3, #16
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004492:	f043 0201 	orr.w	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 800449a:	2301      	movs	r3, #1
 800449c:	e05a      	b.n	8004554 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7fe ffa2 	bl	80033ec <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80044a8:	f7fe fcb6 	bl	8002e18 <HAL_GetTick>
 80044ac:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a2b      	ldr	r2, [pc, #172]	@ (8004560 <ADC_Enable+0x104>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d004      	beq.n	80044c2 <ADC_Enable+0x66>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a29      	ldr	r2, [pc, #164]	@ (8004564 <ADC_Enable+0x108>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d101      	bne.n	80044c6 <ADC_Enable+0x6a>
 80044c2:	4b29      	ldr	r3, [pc, #164]	@ (8004568 <ADC_Enable+0x10c>)
 80044c4:	e000      	b.n	80044c8 <ADC_Enable+0x6c>
 80044c6:	4b29      	ldr	r3, [pc, #164]	@ (800456c <ADC_Enable+0x110>)
 80044c8:	4618      	mov	r0, r3
 80044ca:	f7fe ff33 	bl	8003334 <LL_ADC_GetMultimode>
 80044ce:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a23      	ldr	r2, [pc, #140]	@ (8004564 <ADC_Enable+0x108>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d002      	beq.n	80044e0 <ADC_Enable+0x84>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	e000      	b.n	80044e2 <ADC_Enable+0x86>
 80044e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004560 <ADC_Enable+0x104>)
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	6812      	ldr	r2, [r2, #0]
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d02c      	beq.n	8004544 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d130      	bne.n	8004552 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80044f0:	e028      	b.n	8004544 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fe ff8c 	bl	8003414 <LL_ADC_IsEnabled>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d104      	bne.n	800450c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4618      	mov	r0, r3
 8004508:	f7fe ff70 	bl	80033ec <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800450c:	f7fe fc84 	bl	8002e18 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	2b02      	cmp	r3, #2
 8004518:	d914      	bls.n	8004544 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b01      	cmp	r3, #1
 8004526:	d00d      	beq.n	8004544 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800452c:	f043 0210 	orr.w	r2, r3, #16
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004538:	f043 0201 	orr.w	r2, r3, #1
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e007      	b.n	8004554 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0301 	and.w	r3, r3, #1
 800454e:	2b01      	cmp	r3, #1
 8004550:	d1cf      	bne.n	80044f2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	4618      	mov	r0, r3
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}
 800455c:	8000003f 	.word	0x8000003f
 8004560:	40022000 	.word	0x40022000
 8004564:	40022100 	.word	0x40022100
 8004568:	40022300 	.word	0x40022300
 800456c:	58026300 	.word	0x58026300

08004570 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800457c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004582:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004586:	2b00      	cmp	r3, #0
 8004588:	d14b      	bne.n	8004622 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800458e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0308 	and.w	r3, r3, #8
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d021      	beq.n	80045e8 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f7fe fddb 	bl	8003164 <LL_ADC_REG_IsTriggerSourceSWStart>
 80045ae:	4603      	mov	r3, r0
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d032      	beq.n	800461a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d12b      	bne.n	800461a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d11f      	bne.n	800461a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045de:	f043 0201 	orr.w	r2, r3, #1
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	661a      	str	r2, [r3, #96]	@ 0x60
 80045e6:	e018      	b.n	800461a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68db      	ldr	r3, [r3, #12]
 80045ee:	f003 0303 	and.w	r3, r3, #3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d111      	bne.n	800461a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004606:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d105      	bne.n	800461a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004612:	f043 0201 	orr.w	r2, r3, #1
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800461a:	68f8      	ldr	r0, [r7, #12]
 800461c:	f7ff fa2c 	bl	8003a78 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004620:	e00e      	b.n	8004640 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004626:	f003 0310 	and.w	r3, r3, #16
 800462a:	2b00      	cmp	r3, #0
 800462c:	d003      	beq.n	8004636 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f7ff fa36 	bl	8003aa0 <HAL_ADC_ErrorCallback>
}
 8004634:	e004      	b.n	8004640 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800463a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800463c:	6878      	ldr	r0, [r7, #4]
 800463e:	4798      	blx	r3
}
 8004640:	bf00      	nop
 8004642:	3710      	adds	r7, #16
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004654:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f7ff fa18 	bl	8003a8c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800465c:	bf00      	nop
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004670:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004676:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004682:	f043 0204 	orr.w	r2, r3, #4
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800468a:	68f8      	ldr	r0, [r7, #12]
 800468c:	f7ff fa08 	bl	8003aa0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004690:	bf00      	nop
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b084      	sub	sp, #16
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a6c      	ldr	r2, [pc, #432]	@ (8004858 <ADC_ConfigureBoostMode+0x1c0>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d004      	beq.n	80046b4 <ADC_ConfigureBoostMode+0x1c>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a6b      	ldr	r2, [pc, #428]	@ (800485c <ADC_ConfigureBoostMode+0x1c4>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d109      	bne.n	80046c8 <ADC_ConfigureBoostMode+0x30>
 80046b4:	4b6a      	ldr	r3, [pc, #424]	@ (8004860 <ADC_ConfigureBoostMode+0x1c8>)
 80046b6:	689b      	ldr	r3, [r3, #8]
 80046b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	bf14      	ite	ne
 80046c0:	2301      	movne	r3, #1
 80046c2:	2300      	moveq	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	e008      	b.n	80046da <ADC_ConfigureBoostMode+0x42>
 80046c8:	4b66      	ldr	r3, [pc, #408]	@ (8004864 <ADC_ConfigureBoostMode+0x1cc>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	bf14      	ite	ne
 80046d4:	2301      	movne	r3, #1
 80046d6:	2300      	moveq	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d01c      	beq.n	8004718 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80046de:	f005 fd8f 	bl	800a200 <HAL_RCC_GetHCLKFreq>
 80046e2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046ec:	d010      	beq.n	8004710 <ADC_ConfigureBoostMode+0x78>
 80046ee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046f2:	d873      	bhi.n	80047dc <ADC_ConfigureBoostMode+0x144>
 80046f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046f8:	d002      	beq.n	8004700 <ADC_ConfigureBoostMode+0x68>
 80046fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046fe:	d16d      	bne.n	80047dc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	0c1b      	lsrs	r3, r3, #16
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	60fb      	str	r3, [r7, #12]
        break;
 800470e:	e068      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	089b      	lsrs	r3, r3, #2
 8004714:	60fb      	str	r3, [r7, #12]
        break;
 8004716:	e064      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004718:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800471c:	f04f 0100 	mov.w	r1, #0
 8004720:	f006 ffac 	bl	800b67c <HAL_RCCEx_GetPeriphCLKFreq>
 8004724:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800472e:	d051      	beq.n	80047d4 <ADC_ConfigureBoostMode+0x13c>
 8004730:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8004734:	d854      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 8004736:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800473a:	d047      	beq.n	80047cc <ADC_ConfigureBoostMode+0x134>
 800473c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8004740:	d84e      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 8004742:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8004746:	d03d      	beq.n	80047c4 <ADC_ConfigureBoostMode+0x12c>
 8004748:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800474c:	d848      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 800474e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004752:	d033      	beq.n	80047bc <ADC_ConfigureBoostMode+0x124>
 8004754:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004758:	d842      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 800475a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800475e:	d029      	beq.n	80047b4 <ADC_ConfigureBoostMode+0x11c>
 8004760:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8004764:	d83c      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 8004766:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800476a:	d01a      	beq.n	80047a2 <ADC_ConfigureBoostMode+0x10a>
 800476c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8004770:	d836      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 8004772:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8004776:	d014      	beq.n	80047a2 <ADC_ConfigureBoostMode+0x10a>
 8004778:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800477c:	d830      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 800477e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004782:	d00e      	beq.n	80047a2 <ADC_ConfigureBoostMode+0x10a>
 8004784:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004788:	d82a      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 800478a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800478e:	d008      	beq.n	80047a2 <ADC_ConfigureBoostMode+0x10a>
 8004790:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004794:	d824      	bhi.n	80047e0 <ADC_ConfigureBoostMode+0x148>
 8004796:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800479a:	d002      	beq.n	80047a2 <ADC_ConfigureBoostMode+0x10a>
 800479c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80047a0:	d11e      	bne.n	80047e0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	0c9b      	lsrs	r3, r3, #18
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80047b0:	60fb      	str	r3, [r7, #12]
        break;
 80047b2:	e016      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	091b      	lsrs	r3, r3, #4
 80047b8:	60fb      	str	r3, [r7, #12]
        break;
 80047ba:	e012      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	095b      	lsrs	r3, r3, #5
 80047c0:	60fb      	str	r3, [r7, #12]
        break;
 80047c2:	e00e      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	099b      	lsrs	r3, r3, #6
 80047c8:	60fb      	str	r3, [r7, #12]
        break;
 80047ca:	e00a      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	09db      	lsrs	r3, r3, #7
 80047d0:	60fb      	str	r3, [r7, #12]
        break;
 80047d2:	e006      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	0a1b      	lsrs	r3, r3, #8
 80047d8:	60fb      	str	r3, [r7, #12]
        break;
 80047da:	e002      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80047dc:	bf00      	nop
 80047de:	e000      	b.n	80047e2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80047e0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	085b      	lsrs	r3, r3, #1
 80047e6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	4a1f      	ldr	r2, [pc, #124]	@ (8004868 <ADC_ConfigureBoostMode+0x1d0>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d808      	bhi.n	8004802 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689a      	ldr	r2, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80047fe:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004800:	e025      	b.n	800484e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	4a19      	ldr	r2, [pc, #100]	@ (800486c <ADC_ConfigureBoostMode+0x1d4>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d80a      	bhi.n	8004820 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800481c:	609a      	str	r2, [r3, #8]
}
 800481e:	e016      	b.n	800484e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4a13      	ldr	r2, [pc, #76]	@ (8004870 <ADC_ConfigureBoostMode+0x1d8>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d80a      	bhi.n	800483e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	689b      	ldr	r3, [r3, #8]
 800482e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800483a:	609a      	str	r2, [r3, #8]
}
 800483c:	e007      	b.n	800484e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689a      	ldr	r2, [r3, #8]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800484c:	609a      	str	r2, [r3, #8]
}
 800484e:	bf00      	nop
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	40022000 	.word	0x40022000
 800485c:	40022100 	.word	0x40022100
 8004860:	40022300 	.word	0x40022300
 8004864:	58026300 	.word	0x58026300
 8004868:	005f5e10 	.word	0x005f5e10
 800486c:	00bebc20 	.word	0x00bebc20
 8004870:	017d7840 	.word	0x017d7840

08004874 <LL_ADC_IsEnabled>:
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	f003 0301 	and.w	r3, r3, #1
 8004884:	2b01      	cmp	r3, #1
 8004886:	d101      	bne.n	800488c <LL_ADC_IsEnabled+0x18>
 8004888:	2301      	movs	r3, #1
 800488a:	e000      	b.n	800488e <LL_ADC_IsEnabled+0x1a>
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	370c      	adds	r7, #12
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <LL_ADC_REG_IsConversionOngoing>:
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 0304 	and.w	r3, r3, #4
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	d101      	bne.n	80048b2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80048ae:	2301      	movs	r3, #1
 80048b0:	e000      	b.n	80048b4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80048b2:	2300      	movs	r3, #0
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80048c0:	b590      	push	{r4, r7, lr}
 80048c2:	b0a3      	sub	sp, #140	@ 0x8c
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
 80048c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048ca:	2300      	movs	r3, #0
 80048cc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d101      	bne.n	80048de <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80048da:	2302      	movs	r3, #2
 80048dc:	e0c1      	b.n	8004a62 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80048e6:	2300      	movs	r3, #0
 80048e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a5e      	ldr	r2, [pc, #376]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d102      	bne.n	80048fe <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80048f8:	4b5d      	ldr	r3, [pc, #372]	@ (8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	e001      	b.n	8004902 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80048fe:	2300      	movs	r3, #0
 8004900:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10b      	bne.n	8004920 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800490c:	f043 0220 	orr.w	r2, r3, #32
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e0a0      	b.n	8004a62 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	4618      	mov	r0, r3
 8004924:	f7ff ffb9 	bl	800489a <LL_ADC_REG_IsConversionOngoing>
 8004928:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4618      	mov	r0, r3
 8004932:	f7ff ffb2 	bl	800489a <LL_ADC_REG_IsConversionOngoing>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	f040 8081 	bne.w	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800493e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004942:	2b00      	cmp	r3, #0
 8004944:	d17c      	bne.n	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a48      	ldr	r2, [pc, #288]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d004      	beq.n	800495a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a46      	ldr	r2, [pc, #280]	@ (8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d101      	bne.n	800495e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800495a:	4b46      	ldr	r3, [pc, #280]	@ (8004a74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800495c:	e000      	b.n	8004960 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800495e:	4b46      	ldr	r3, [pc, #280]	@ (8004a78 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8004960:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d039      	beq.n	80049de <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800496a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	431a      	orrs	r2, r3
 8004978:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800497a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a3a      	ldr	r2, [pc, #232]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d004      	beq.n	8004990 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4a39      	ldr	r2, [pc, #228]	@ (8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800498c:	4293      	cmp	r3, r2
 800498e:	d10e      	bne.n	80049ae <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8004990:	4836      	ldr	r0, [pc, #216]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004992:	f7ff ff6f 	bl	8004874 <LL_ADC_IsEnabled>
 8004996:	4604      	mov	r4, r0
 8004998:	4835      	ldr	r0, [pc, #212]	@ (8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800499a:	f7ff ff6b 	bl	8004874 <LL_ADC_IsEnabled>
 800499e:	4603      	mov	r3, r0
 80049a0:	4323      	orrs	r3, r4
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	bf0c      	ite	eq
 80049a6:	2301      	moveq	r3, #1
 80049a8:	2300      	movne	r3, #0
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	e008      	b.n	80049c0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80049ae:	4833      	ldr	r0, [pc, #204]	@ (8004a7c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80049b0:	f7ff ff60 	bl	8004874 <LL_ADC_IsEnabled>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	bf0c      	ite	eq
 80049ba:	2301      	moveq	r3, #1
 80049bc:	2300      	movne	r3, #0
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d047      	beq.n	8004a54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80049c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049c6:	689a      	ldr	r2, [r3, #8]
 80049c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004a80 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80049ca:	4013      	ands	r3, r2
 80049cc:	683a      	ldr	r2, [r7, #0]
 80049ce:	6811      	ldr	r1, [r2, #0]
 80049d0:	683a      	ldr	r2, [r7, #0]
 80049d2:	6892      	ldr	r2, [r2, #8]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	431a      	orrs	r2, r3
 80049d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049da:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80049dc:	e03a      	b.n	8004a54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80049de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80049e8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a1f      	ldr	r2, [pc, #124]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d004      	beq.n	80049fe <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4a1d      	ldr	r2, [pc, #116]	@ (8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d10e      	bne.n	8004a1c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80049fe:	481b      	ldr	r0, [pc, #108]	@ (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8004a00:	f7ff ff38 	bl	8004874 <LL_ADC_IsEnabled>
 8004a04:	4604      	mov	r4, r0
 8004a06:	481a      	ldr	r0, [pc, #104]	@ (8004a70 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8004a08:	f7ff ff34 	bl	8004874 <LL_ADC_IsEnabled>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	4323      	orrs	r3, r4
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	bf0c      	ite	eq
 8004a14:	2301      	moveq	r3, #1
 8004a16:	2300      	movne	r3, #0
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	e008      	b.n	8004a2e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8004a1c:	4817      	ldr	r0, [pc, #92]	@ (8004a7c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8004a1e:	f7ff ff29 	bl	8004874 <LL_ADC_IsEnabled>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	bf0c      	ite	eq
 8004a28:	2301      	moveq	r3, #1
 8004a2a:	2300      	movne	r3, #0
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d010      	beq.n	8004a54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004a34:	689a      	ldr	r2, [r3, #8]
 8004a36:	4b12      	ldr	r3, [pc, #72]	@ (8004a80 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8004a38:	4013      	ands	r3, r2
 8004a3a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8004a3c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a3e:	e009      	b.n	8004a54 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a44:	f043 0220 	orr.w	r2, r3, #32
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8004a52:	e000      	b.n	8004a56 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a54:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004a5e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	378c      	adds	r7, #140	@ 0x8c
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd90      	pop	{r4, r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	40022000 	.word	0x40022000
 8004a70:	40022100 	.word	0x40022100
 8004a74:	40022300 	.word	0x40022300
 8004a78:	58026300 	.word	0x58026300
 8004a7c:	58026000 	.word	0x58026000
 8004a80:	fffff0e0 	.word	0xfffff0e0

08004a84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b085      	sub	sp, #20
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f003 0307 	and.w	r3, r3, #7
 8004a92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a94:	4b0b      	ldr	r3, [pc, #44]	@ (8004ac4 <__NVIC_SetPriorityGrouping+0x40>)
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004aac:	4b06      	ldr	r3, [pc, #24]	@ (8004ac8 <__NVIC_SetPriorityGrouping+0x44>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ab2:	4a04      	ldr	r2, [pc, #16]	@ (8004ac4 <__NVIC_SetPriorityGrouping+0x40>)
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	60d3      	str	r3, [r2, #12]
}
 8004ab8:	bf00      	nop
 8004aba:	3714      	adds	r7, #20
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr
 8004ac4:	e000ed00 	.word	0xe000ed00
 8004ac8:	05fa0000 	.word	0x05fa0000

08004acc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004acc:	b480      	push	{r7}
 8004ace:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ad0:	4b04      	ldr	r3, [pc, #16]	@ (8004ae4 <__NVIC_GetPriorityGrouping+0x18>)
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	0a1b      	lsrs	r3, r3, #8
 8004ad6:	f003 0307 	and.w	r3, r3, #7
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	e000ed00 	.word	0xe000ed00

08004ae8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	4603      	mov	r3, r0
 8004af0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004af2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	db0b      	blt.n	8004b12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004afa:	88fb      	ldrh	r3, [r7, #6]
 8004afc:	f003 021f 	and.w	r2, r3, #31
 8004b00:	4907      	ldr	r1, [pc, #28]	@ (8004b20 <__NVIC_EnableIRQ+0x38>)
 8004b02:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b06:	095b      	lsrs	r3, r3, #5
 8004b08:	2001      	movs	r0, #1
 8004b0a:	fa00 f202 	lsl.w	r2, r0, r2
 8004b0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	e000e100 	.word	0xe000e100

08004b24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	6039      	str	r1, [r7, #0]
 8004b2e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004b30:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	db0a      	blt.n	8004b4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	490c      	ldr	r1, [pc, #48]	@ (8004b70 <__NVIC_SetPriority+0x4c>)
 8004b3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b42:	0112      	lsls	r2, r2, #4
 8004b44:	b2d2      	uxtb	r2, r2
 8004b46:	440b      	add	r3, r1
 8004b48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b4c:	e00a      	b.n	8004b64 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	4908      	ldr	r1, [pc, #32]	@ (8004b74 <__NVIC_SetPriority+0x50>)
 8004b54:	88fb      	ldrh	r3, [r7, #6]
 8004b56:	f003 030f 	and.w	r3, r3, #15
 8004b5a:	3b04      	subs	r3, #4
 8004b5c:	0112      	lsls	r2, r2, #4
 8004b5e:	b2d2      	uxtb	r2, r2
 8004b60:	440b      	add	r3, r1
 8004b62:	761a      	strb	r2, [r3, #24]
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr
 8004b70:	e000e100 	.word	0xe000e100
 8004b74:	e000ed00 	.word	0xe000ed00

08004b78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b089      	sub	sp, #36	@ 0x24
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	f1c3 0307 	rsb	r3, r3, #7
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	bf28      	it	cs
 8004b96:	2304      	movcs	r3, #4
 8004b98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	2b06      	cmp	r3, #6
 8004ba0:	d902      	bls.n	8004ba8 <NVIC_EncodePriority+0x30>
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	3b03      	subs	r3, #3
 8004ba6:	e000      	b.n	8004baa <NVIC_EncodePriority+0x32>
 8004ba8:	2300      	movs	r3, #0
 8004baa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bac:	f04f 32ff 	mov.w	r2, #4294967295
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb6:	43da      	mvns	r2, r3
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	401a      	ands	r2, r3
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8004bca:	43d9      	mvns	r1, r3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bd0:	4313      	orrs	r3, r2
         );
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3724      	adds	r7, #36	@ 0x24
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b082      	sub	sp, #8
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7ff ff4c 	bl	8004a84 <__NVIC_SetPriorityGrouping>
}
 8004bec:	bf00      	nop
 8004bee:	3708      	adds	r7, #8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b086      	sub	sp, #24
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
 8004c00:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c02:	f7ff ff63 	bl	8004acc <__NVIC_GetPriorityGrouping>
 8004c06:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	68b9      	ldr	r1, [r7, #8]
 8004c0c:	6978      	ldr	r0, [r7, #20]
 8004c0e:	f7ff ffb3 	bl	8004b78 <NVIC_EncodePriority>
 8004c12:	4602      	mov	r2, r0
 8004c14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004c18:	4611      	mov	r1, r2
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	f7ff ff82 	bl	8004b24 <__NVIC_SetPriority>
}
 8004c20:	bf00      	nop
 8004c22:	3718      	adds	r7, #24
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bd80      	pop	{r7, pc}

08004c28 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b082      	sub	sp, #8
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	4603      	mov	r3, r0
 8004c30:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f7ff ff56 	bl	8004ae8 <__NVIC_EnableIRQ>
}
 8004c3c:	bf00      	nop
 8004c3e:	3708      	adds	r7, #8
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8004c4c:	f7fe f8e4 	bl	8002e18 <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d101      	bne.n	8004c5c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e312      	b.n	8005282 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a66      	ldr	r2, [pc, #408]	@ (8004dfc <HAL_DMA_Init+0x1b8>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d04a      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a65      	ldr	r2, [pc, #404]	@ (8004e00 <HAL_DMA_Init+0x1bc>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d045      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a63      	ldr	r2, [pc, #396]	@ (8004e04 <HAL_DMA_Init+0x1c0>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d040      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a62      	ldr	r2, [pc, #392]	@ (8004e08 <HAL_DMA_Init+0x1c4>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d03b      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a60      	ldr	r2, [pc, #384]	@ (8004e0c <HAL_DMA_Init+0x1c8>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d036      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	4a5f      	ldr	r2, [pc, #380]	@ (8004e10 <HAL_DMA_Init+0x1cc>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d031      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a5d      	ldr	r2, [pc, #372]	@ (8004e14 <HAL_DMA_Init+0x1d0>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d02c      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	4a5c      	ldr	r2, [pc, #368]	@ (8004e18 <HAL_DMA_Init+0x1d4>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d027      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a5a      	ldr	r2, [pc, #360]	@ (8004e1c <HAL_DMA_Init+0x1d8>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d022      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a59      	ldr	r2, [pc, #356]	@ (8004e20 <HAL_DMA_Init+0x1dc>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d01d      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a57      	ldr	r2, [pc, #348]	@ (8004e24 <HAL_DMA_Init+0x1e0>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d018      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	4a56      	ldr	r2, [pc, #344]	@ (8004e28 <HAL_DMA_Init+0x1e4>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d013      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a54      	ldr	r2, [pc, #336]	@ (8004e2c <HAL_DMA_Init+0x1e8>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d00e      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a53      	ldr	r2, [pc, #332]	@ (8004e30 <HAL_DMA_Init+0x1ec>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d009      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a51      	ldr	r2, [pc, #324]	@ (8004e34 <HAL_DMA_Init+0x1f0>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d004      	beq.n	8004cfc <HAL_DMA_Init+0xb8>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a50      	ldr	r2, [pc, #320]	@ (8004e38 <HAL_DMA_Init+0x1f4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d101      	bne.n	8004d00 <HAL_DMA_Init+0xbc>
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e000      	b.n	8004d02 <HAL_DMA_Init+0xbe>
 8004d00:	2300      	movs	r3, #0
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 813c 	beq.w	8004f80 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2202      	movs	r2, #2
 8004d0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2200      	movs	r2, #0
 8004d14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a37      	ldr	r2, [pc, #220]	@ (8004dfc <HAL_DMA_Init+0x1b8>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d04a      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a36      	ldr	r2, [pc, #216]	@ (8004e00 <HAL_DMA_Init+0x1bc>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d045      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a34      	ldr	r2, [pc, #208]	@ (8004e04 <HAL_DMA_Init+0x1c0>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d040      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a33      	ldr	r2, [pc, #204]	@ (8004e08 <HAL_DMA_Init+0x1c4>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d03b      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a31      	ldr	r2, [pc, #196]	@ (8004e0c <HAL_DMA_Init+0x1c8>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d036      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a30      	ldr	r2, [pc, #192]	@ (8004e10 <HAL_DMA_Init+0x1cc>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d031      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a2e      	ldr	r2, [pc, #184]	@ (8004e14 <HAL_DMA_Init+0x1d0>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d02c      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a2d      	ldr	r2, [pc, #180]	@ (8004e18 <HAL_DMA_Init+0x1d4>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d027      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004e1c <HAL_DMA_Init+0x1d8>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d022      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a2a      	ldr	r2, [pc, #168]	@ (8004e20 <HAL_DMA_Init+0x1dc>)
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d01d      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a28      	ldr	r2, [pc, #160]	@ (8004e24 <HAL_DMA_Init+0x1e0>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d018      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a27      	ldr	r2, [pc, #156]	@ (8004e28 <HAL_DMA_Init+0x1e4>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d013      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a25      	ldr	r2, [pc, #148]	@ (8004e2c <HAL_DMA_Init+0x1e8>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d00e      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a24      	ldr	r2, [pc, #144]	@ (8004e30 <HAL_DMA_Init+0x1ec>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d009      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a22      	ldr	r2, [pc, #136]	@ (8004e34 <HAL_DMA_Init+0x1f0>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d004      	beq.n	8004db8 <HAL_DMA_Init+0x174>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a21      	ldr	r2, [pc, #132]	@ (8004e38 <HAL_DMA_Init+0x1f4>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d108      	bne.n	8004dca <HAL_DMA_Init+0x186>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f022 0201 	bic.w	r2, r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]
 8004dc8:	e007      	b.n	8004dda <HAL_DMA_Init+0x196>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f022 0201 	bic.w	r2, r2, #1
 8004dd8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004dda:	e02f      	b.n	8004e3c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ddc:	f7fe f81c 	bl	8002e18 <HAL_GetTick>
 8004de0:	4602      	mov	r2, r0
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	2b05      	cmp	r3, #5
 8004de8:	d928      	bls.n	8004e3c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2220      	movs	r2, #32
 8004dee:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2203      	movs	r2, #3
 8004df4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004df8:	2301      	movs	r3, #1
 8004dfa:	e242      	b.n	8005282 <HAL_DMA_Init+0x63e>
 8004dfc:	40020010 	.word	0x40020010
 8004e00:	40020028 	.word	0x40020028
 8004e04:	40020040 	.word	0x40020040
 8004e08:	40020058 	.word	0x40020058
 8004e0c:	40020070 	.word	0x40020070
 8004e10:	40020088 	.word	0x40020088
 8004e14:	400200a0 	.word	0x400200a0
 8004e18:	400200b8 	.word	0x400200b8
 8004e1c:	40020410 	.word	0x40020410
 8004e20:	40020428 	.word	0x40020428
 8004e24:	40020440 	.word	0x40020440
 8004e28:	40020458 	.word	0x40020458
 8004e2c:	40020470 	.word	0x40020470
 8004e30:	40020488 	.word	0x40020488
 8004e34:	400204a0 	.word	0x400204a0
 8004e38:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1c8      	bne.n	8004ddc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	4b83      	ldr	r3, [pc, #524]	@ (8005064 <HAL_DMA_Init+0x420>)
 8004e56:	4013      	ands	r3, r2
 8004e58:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8004e62:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e6e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	699b      	ldr	r3, [r3, #24]
 8004e74:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e7a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8c:	2b04      	cmp	r3, #4
 8004e8e:	d107      	bne.n	8004ea0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	697a      	ldr	r2, [r7, #20]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	2b28      	cmp	r3, #40	@ 0x28
 8004ea6:	d903      	bls.n	8004eb0 <HAL_DMA_Init+0x26c>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	2b2e      	cmp	r3, #46	@ 0x2e
 8004eae:	d91f      	bls.n	8004ef0 <HAL_DMA_Init+0x2ac>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2b3e      	cmp	r3, #62	@ 0x3e
 8004eb6:	d903      	bls.n	8004ec0 <HAL_DMA_Init+0x27c>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2b42      	cmp	r3, #66	@ 0x42
 8004ebe:	d917      	bls.n	8004ef0 <HAL_DMA_Init+0x2ac>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	2b46      	cmp	r3, #70	@ 0x46
 8004ec6:	d903      	bls.n	8004ed0 <HAL_DMA_Init+0x28c>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2b48      	cmp	r3, #72	@ 0x48
 8004ece:	d90f      	bls.n	8004ef0 <HAL_DMA_Init+0x2ac>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	2b4e      	cmp	r3, #78	@ 0x4e
 8004ed6:	d903      	bls.n	8004ee0 <HAL_DMA_Init+0x29c>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	2b52      	cmp	r3, #82	@ 0x52
 8004ede:	d907      	bls.n	8004ef0 <HAL_DMA_Init+0x2ac>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	2b73      	cmp	r3, #115	@ 0x73
 8004ee6:	d905      	bls.n	8004ef4 <HAL_DMA_Init+0x2b0>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	2b77      	cmp	r3, #119	@ 0x77
 8004eee:	d801      	bhi.n	8004ef4 <HAL_DMA_Init+0x2b0>
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e000      	b.n	8004ef6 <HAL_DMA_Init+0x2b2>
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f00:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	697a      	ldr	r2, [r7, #20]
 8004f08:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	695b      	ldr	r3, [r3, #20]
 8004f10:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	f023 0307 	bic.w	r3, r3, #7
 8004f18:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1e:	697a      	ldr	r2, [r7, #20]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f28:	2b04      	cmp	r3, #4
 8004f2a:	d117      	bne.n	8004f5c <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d00e      	beq.n	8004f5c <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f002 fb2e 	bl	80075a0 <DMA_CheckFifoParam>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d008      	beq.n	8004f5c <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2240      	movs	r2, #64	@ 0x40
 8004f4e:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e192      	b.n	8005282 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f002 fa69 	bl	800743c <DMA_CalcBaseAndBitshift>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f72:	f003 031f 	and.w	r3, r3, #31
 8004f76:	223f      	movs	r2, #63	@ 0x3f
 8004f78:	409a      	lsls	r2, r3
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	609a      	str	r2, [r3, #8]
 8004f7e:	e0c8      	b.n	8005112 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a38      	ldr	r2, [pc, #224]	@ (8005068 <HAL_DMA_Init+0x424>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d022      	beq.n	8004fd0 <HAL_DMA_Init+0x38c>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a37      	ldr	r2, [pc, #220]	@ (800506c <HAL_DMA_Init+0x428>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d01d      	beq.n	8004fd0 <HAL_DMA_Init+0x38c>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a35      	ldr	r2, [pc, #212]	@ (8005070 <HAL_DMA_Init+0x42c>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d018      	beq.n	8004fd0 <HAL_DMA_Init+0x38c>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a34      	ldr	r2, [pc, #208]	@ (8005074 <HAL_DMA_Init+0x430>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d013      	beq.n	8004fd0 <HAL_DMA_Init+0x38c>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a32      	ldr	r2, [pc, #200]	@ (8005078 <HAL_DMA_Init+0x434>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d00e      	beq.n	8004fd0 <HAL_DMA_Init+0x38c>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a31      	ldr	r2, [pc, #196]	@ (800507c <HAL_DMA_Init+0x438>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d009      	beq.n	8004fd0 <HAL_DMA_Init+0x38c>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a2f      	ldr	r2, [pc, #188]	@ (8005080 <HAL_DMA_Init+0x43c>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d004      	beq.n	8004fd0 <HAL_DMA_Init+0x38c>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a2e      	ldr	r2, [pc, #184]	@ (8005084 <HAL_DMA_Init+0x440>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d101      	bne.n	8004fd4 <HAL_DMA_Init+0x390>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e000      	b.n	8004fd6 <HAL_DMA_Init+0x392>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	f000 8092 	beq.w	8005100 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a21      	ldr	r2, [pc, #132]	@ (8005068 <HAL_DMA_Init+0x424>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d021      	beq.n	800502a <HAL_DMA_Init+0x3e6>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a20      	ldr	r2, [pc, #128]	@ (800506c <HAL_DMA_Init+0x428>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d01c      	beq.n	800502a <HAL_DMA_Init+0x3e6>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a1e      	ldr	r2, [pc, #120]	@ (8005070 <HAL_DMA_Init+0x42c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d017      	beq.n	800502a <HAL_DMA_Init+0x3e6>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a1d      	ldr	r2, [pc, #116]	@ (8005074 <HAL_DMA_Init+0x430>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d012      	beq.n	800502a <HAL_DMA_Init+0x3e6>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a1b      	ldr	r2, [pc, #108]	@ (8005078 <HAL_DMA_Init+0x434>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d00d      	beq.n	800502a <HAL_DMA_Init+0x3e6>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a1a      	ldr	r2, [pc, #104]	@ (800507c <HAL_DMA_Init+0x438>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d008      	beq.n	800502a <HAL_DMA_Init+0x3e6>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a18      	ldr	r2, [pc, #96]	@ (8005080 <HAL_DMA_Init+0x43c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d003      	beq.n	800502a <HAL_DMA_Init+0x3e6>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a17      	ldr	r2, [pc, #92]	@ (8005084 <HAL_DMA_Init+0x440>)
 8005028:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005042:	697a      	ldr	r2, [r7, #20]
 8005044:	4b10      	ldr	r3, [pc, #64]	@ (8005088 <HAL_DMA_Init+0x444>)
 8005046:	4013      	ands	r3, r2
 8005048:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	2b40      	cmp	r3, #64	@ 0x40
 8005050:	d01c      	beq.n	800508c <HAL_DMA_Init+0x448>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	2b80      	cmp	r3, #128	@ 0x80
 8005058:	d102      	bne.n	8005060 <HAL_DMA_Init+0x41c>
 800505a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800505e:	e016      	b.n	800508e <HAL_DMA_Init+0x44a>
 8005060:	2300      	movs	r3, #0
 8005062:	e014      	b.n	800508e <HAL_DMA_Init+0x44a>
 8005064:	fe10803f 	.word	0xfe10803f
 8005068:	58025408 	.word	0x58025408
 800506c:	5802541c 	.word	0x5802541c
 8005070:	58025430 	.word	0x58025430
 8005074:	58025444 	.word	0x58025444
 8005078:	58025458 	.word	0x58025458
 800507c:	5802546c 	.word	0x5802546c
 8005080:	58025480 	.word	0x58025480
 8005084:	58025494 	.word	0x58025494
 8005088:	fffe000f 	.word	0xfffe000f
 800508c:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	68d2      	ldr	r2, [r2, #12]
 8005092:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005094:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800509c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80050a4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	699b      	ldr	r3, [r3, #24]
 80050aa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80050ac:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80050b4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6a1b      	ldr	r3, [r3, #32]
 80050ba:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80050bc:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80050be:	697a      	ldr	r2, [r7, #20]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	697a      	ldr	r2, [r7, #20]
 80050ca:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	461a      	mov	r2, r3
 80050d2:	4b6e      	ldr	r3, [pc, #440]	@ (800528c <HAL_DMA_Init+0x648>)
 80050d4:	4413      	add	r3, r2
 80050d6:	4a6e      	ldr	r2, [pc, #440]	@ (8005290 <HAL_DMA_Init+0x64c>)
 80050d8:	fba2 2303 	umull	r2, r3, r2, r3
 80050dc:	091b      	lsrs	r3, r3, #4
 80050de:	009a      	lsls	r2, r3, #2
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f002 f9a9 	bl	800743c <DMA_CalcBaseAndBitshift>
 80050ea:	4603      	mov	r3, r0
 80050ec:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050f2:	f003 031f 	and.w	r3, r3, #31
 80050f6:	2201      	movs	r2, #1
 80050f8:	409a      	lsls	r2, r3
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	605a      	str	r2, [r3, #4]
 80050fe:	e008      	b.n	8005112 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2240      	movs	r2, #64	@ 0x40
 8005104:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2203      	movs	r2, #3
 800510a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e0b7      	b.n	8005282 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a5f      	ldr	r2, [pc, #380]	@ (8005294 <HAL_DMA_Init+0x650>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d072      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a5d      	ldr	r2, [pc, #372]	@ (8005298 <HAL_DMA_Init+0x654>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d06d      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a5c      	ldr	r2, [pc, #368]	@ (800529c <HAL_DMA_Init+0x658>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d068      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a5a      	ldr	r2, [pc, #360]	@ (80052a0 <HAL_DMA_Init+0x65c>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d063      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a59      	ldr	r2, [pc, #356]	@ (80052a4 <HAL_DMA_Init+0x660>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d05e      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a57      	ldr	r2, [pc, #348]	@ (80052a8 <HAL_DMA_Init+0x664>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d059      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a56      	ldr	r2, [pc, #344]	@ (80052ac <HAL_DMA_Init+0x668>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d054      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a54      	ldr	r2, [pc, #336]	@ (80052b0 <HAL_DMA_Init+0x66c>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d04f      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a53      	ldr	r2, [pc, #332]	@ (80052b4 <HAL_DMA_Init+0x670>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d04a      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a51      	ldr	r2, [pc, #324]	@ (80052b8 <HAL_DMA_Init+0x674>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d045      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a50      	ldr	r2, [pc, #320]	@ (80052bc <HAL_DMA_Init+0x678>)
 800517c:	4293      	cmp	r3, r2
 800517e:	d040      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4a4e      	ldr	r2, [pc, #312]	@ (80052c0 <HAL_DMA_Init+0x67c>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d03b      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a4d      	ldr	r2, [pc, #308]	@ (80052c4 <HAL_DMA_Init+0x680>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d036      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a4b      	ldr	r2, [pc, #300]	@ (80052c8 <HAL_DMA_Init+0x684>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d031      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a4a      	ldr	r2, [pc, #296]	@ (80052cc <HAL_DMA_Init+0x688>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d02c      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	4a48      	ldr	r2, [pc, #288]	@ (80052d0 <HAL_DMA_Init+0x68c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d027      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a47      	ldr	r2, [pc, #284]	@ (80052d4 <HAL_DMA_Init+0x690>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d022      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a45      	ldr	r2, [pc, #276]	@ (80052d8 <HAL_DMA_Init+0x694>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d01d      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4a44      	ldr	r2, [pc, #272]	@ (80052dc <HAL_DMA_Init+0x698>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d018      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a42      	ldr	r2, [pc, #264]	@ (80052e0 <HAL_DMA_Init+0x69c>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d013      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a41      	ldr	r2, [pc, #260]	@ (80052e4 <HAL_DMA_Init+0x6a0>)
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d00e      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a3f      	ldr	r2, [pc, #252]	@ (80052e8 <HAL_DMA_Init+0x6a4>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d009      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a3e      	ldr	r2, [pc, #248]	@ (80052ec <HAL_DMA_Init+0x6a8>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d004      	beq.n	8005202 <HAL_DMA_Init+0x5be>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a3c      	ldr	r2, [pc, #240]	@ (80052f0 <HAL_DMA_Init+0x6ac>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d101      	bne.n	8005206 <HAL_DMA_Init+0x5c2>
 8005202:	2301      	movs	r3, #1
 8005204:	e000      	b.n	8005208 <HAL_DMA_Init+0x5c4>
 8005206:	2300      	movs	r3, #0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d032      	beq.n	8005272 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800520c:	6878      	ldr	r0, [r7, #4]
 800520e:	f002 fa43 	bl	8007698 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2b80      	cmp	r3, #128	@ 0x80
 8005218:	d102      	bne.n	8005220 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2200      	movs	r2, #0
 800521e:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005228:	b2d2      	uxtb	r2, r2
 800522a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005234:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d010      	beq.n	8005260 <HAL_DMA_Init+0x61c>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	2b08      	cmp	r3, #8
 8005244:	d80c      	bhi.n	8005260 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f002 fac0 	bl	80077cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800525c:	605a      	str	r2, [r3, #4]
 800525e:	e008      	b.n	8005272 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2200      	movs	r2, #0
 800526a:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3718      	adds	r7, #24
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}
 800528a:	bf00      	nop
 800528c:	a7fdabf8 	.word	0xa7fdabf8
 8005290:	cccccccd 	.word	0xcccccccd
 8005294:	40020010 	.word	0x40020010
 8005298:	40020028 	.word	0x40020028
 800529c:	40020040 	.word	0x40020040
 80052a0:	40020058 	.word	0x40020058
 80052a4:	40020070 	.word	0x40020070
 80052a8:	40020088 	.word	0x40020088
 80052ac:	400200a0 	.word	0x400200a0
 80052b0:	400200b8 	.word	0x400200b8
 80052b4:	40020410 	.word	0x40020410
 80052b8:	40020428 	.word	0x40020428
 80052bc:	40020440 	.word	0x40020440
 80052c0:	40020458 	.word	0x40020458
 80052c4:	40020470 	.word	0x40020470
 80052c8:	40020488 	.word	0x40020488
 80052cc:	400204a0 	.word	0x400204a0
 80052d0:	400204b8 	.word	0x400204b8
 80052d4:	58025408 	.word	0x58025408
 80052d8:	5802541c 	.word	0x5802541c
 80052dc:	58025430 	.word	0x58025430
 80052e0:	58025444 	.word	0x58025444
 80052e4:	58025458 	.word	0x58025458
 80052e8:	5802546c 	.word	0x5802546c
 80052ec:	58025480 	.word	0x58025480
 80052f0:	58025494 	.word	0x58025494

080052f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b086      	sub	sp, #24
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
 8005300:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005302:	2300      	movs	r3, #0
 8005304:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d101      	bne.n	8005310 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e226      	b.n	800575e <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005316:	2b01      	cmp	r3, #1
 8005318:	d101      	bne.n	800531e <HAL_DMA_Start_IT+0x2a>
 800531a:	2302      	movs	r3, #2
 800531c:	e21f      	b.n	800575e <HAL_DMA_Start_IT+0x46a>
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b01      	cmp	r3, #1
 8005330:	f040 820a 	bne.w	8005748 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2202      	movs	r2, #2
 8005338:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a68      	ldr	r2, [pc, #416]	@ (80054e8 <HAL_DMA_Start_IT+0x1f4>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d04a      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a66      	ldr	r2, [pc, #408]	@ (80054ec <HAL_DMA_Start_IT+0x1f8>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d045      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a65      	ldr	r2, [pc, #404]	@ (80054f0 <HAL_DMA_Start_IT+0x1fc>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d040      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	4a63      	ldr	r2, [pc, #396]	@ (80054f4 <HAL_DMA_Start_IT+0x200>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d03b      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a62      	ldr	r2, [pc, #392]	@ (80054f8 <HAL_DMA_Start_IT+0x204>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d036      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a60      	ldr	r2, [pc, #384]	@ (80054fc <HAL_DMA_Start_IT+0x208>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d031      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a5f      	ldr	r2, [pc, #380]	@ (8005500 <HAL_DMA_Start_IT+0x20c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d02c      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a5d      	ldr	r2, [pc, #372]	@ (8005504 <HAL_DMA_Start_IT+0x210>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d027      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a5c      	ldr	r2, [pc, #368]	@ (8005508 <HAL_DMA_Start_IT+0x214>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d022      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a5a      	ldr	r2, [pc, #360]	@ (800550c <HAL_DMA_Start_IT+0x218>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d01d      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a59      	ldr	r2, [pc, #356]	@ (8005510 <HAL_DMA_Start_IT+0x21c>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d018      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a57      	ldr	r2, [pc, #348]	@ (8005514 <HAL_DMA_Start_IT+0x220>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d013      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a56      	ldr	r2, [pc, #344]	@ (8005518 <HAL_DMA_Start_IT+0x224>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d00e      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a54      	ldr	r2, [pc, #336]	@ (800551c <HAL_DMA_Start_IT+0x228>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d009      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a53      	ldr	r2, [pc, #332]	@ (8005520 <HAL_DMA_Start_IT+0x22c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d004      	beq.n	80053e2 <HAL_DMA_Start_IT+0xee>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a51      	ldr	r2, [pc, #324]	@ (8005524 <HAL_DMA_Start_IT+0x230>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d108      	bne.n	80053f4 <HAL_DMA_Start_IT+0x100>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f022 0201 	bic.w	r2, r2, #1
 80053f0:	601a      	str	r2, [r3, #0]
 80053f2:	e007      	b.n	8005404 <HAL_DMA_Start_IT+0x110>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0201 	bic.w	r2, r2, #1
 8005402:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	68b9      	ldr	r1, [r7, #8]
 800540a:	68f8      	ldr	r0, [r7, #12]
 800540c:	f001 fe6a 	bl	80070e4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a34      	ldr	r2, [pc, #208]	@ (80054e8 <HAL_DMA_Start_IT+0x1f4>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d04a      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a33      	ldr	r2, [pc, #204]	@ (80054ec <HAL_DMA_Start_IT+0x1f8>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d045      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a31      	ldr	r2, [pc, #196]	@ (80054f0 <HAL_DMA_Start_IT+0x1fc>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d040      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a30      	ldr	r2, [pc, #192]	@ (80054f4 <HAL_DMA_Start_IT+0x200>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d03b      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a2e      	ldr	r2, [pc, #184]	@ (80054f8 <HAL_DMA_Start_IT+0x204>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d036      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a2d      	ldr	r2, [pc, #180]	@ (80054fc <HAL_DMA_Start_IT+0x208>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d031      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a2b      	ldr	r2, [pc, #172]	@ (8005500 <HAL_DMA_Start_IT+0x20c>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d02c      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	4a2a      	ldr	r2, [pc, #168]	@ (8005504 <HAL_DMA_Start_IT+0x210>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d027      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a28      	ldr	r2, [pc, #160]	@ (8005508 <HAL_DMA_Start_IT+0x214>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d022      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a27      	ldr	r2, [pc, #156]	@ (800550c <HAL_DMA_Start_IT+0x218>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d01d      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a25      	ldr	r2, [pc, #148]	@ (8005510 <HAL_DMA_Start_IT+0x21c>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d018      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a24      	ldr	r2, [pc, #144]	@ (8005514 <HAL_DMA_Start_IT+0x220>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d013      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a22      	ldr	r2, [pc, #136]	@ (8005518 <HAL_DMA_Start_IT+0x224>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d00e      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a21      	ldr	r2, [pc, #132]	@ (800551c <HAL_DMA_Start_IT+0x228>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d009      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a1f      	ldr	r2, [pc, #124]	@ (8005520 <HAL_DMA_Start_IT+0x22c>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d004      	beq.n	80054b0 <HAL_DMA_Start_IT+0x1bc>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a1e      	ldr	r2, [pc, #120]	@ (8005524 <HAL_DMA_Start_IT+0x230>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d101      	bne.n	80054b4 <HAL_DMA_Start_IT+0x1c0>
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <HAL_DMA_Start_IT+0x1c2>
 80054b4:	2300      	movs	r3, #0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d036      	beq.n	8005528 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f023 021e 	bic.w	r2, r3, #30
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f042 0216 	orr.w	r2, r2, #22
 80054cc:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d03e      	beq.n	8005554 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f042 0208 	orr.w	r2, r2, #8
 80054e4:	601a      	str	r2, [r3, #0]
 80054e6:	e035      	b.n	8005554 <HAL_DMA_Start_IT+0x260>
 80054e8:	40020010 	.word	0x40020010
 80054ec:	40020028 	.word	0x40020028
 80054f0:	40020040 	.word	0x40020040
 80054f4:	40020058 	.word	0x40020058
 80054f8:	40020070 	.word	0x40020070
 80054fc:	40020088 	.word	0x40020088
 8005500:	400200a0 	.word	0x400200a0
 8005504:	400200b8 	.word	0x400200b8
 8005508:	40020410 	.word	0x40020410
 800550c:	40020428 	.word	0x40020428
 8005510:	40020440 	.word	0x40020440
 8005514:	40020458 	.word	0x40020458
 8005518:	40020470 	.word	0x40020470
 800551c:	40020488 	.word	0x40020488
 8005520:	400204a0 	.word	0x400204a0
 8005524:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f023 020e 	bic.w	r2, r3, #14
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f042 020a 	orr.w	r2, r2, #10
 800553a:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005540:	2b00      	cmp	r3, #0
 8005542:	d007      	beq.n	8005554 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	681a      	ldr	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f042 0204 	orr.w	r2, r2, #4
 8005552:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a83      	ldr	r2, [pc, #524]	@ (8005768 <HAL_DMA_Start_IT+0x474>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d072      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a82      	ldr	r2, [pc, #520]	@ (800576c <HAL_DMA_Start_IT+0x478>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d06d      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a80      	ldr	r2, [pc, #512]	@ (8005770 <HAL_DMA_Start_IT+0x47c>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d068      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a7f      	ldr	r2, [pc, #508]	@ (8005774 <HAL_DMA_Start_IT+0x480>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d063      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a7d      	ldr	r2, [pc, #500]	@ (8005778 <HAL_DMA_Start_IT+0x484>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d05e      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	4a7c      	ldr	r2, [pc, #496]	@ (800577c <HAL_DMA_Start_IT+0x488>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d059      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a7a      	ldr	r2, [pc, #488]	@ (8005780 <HAL_DMA_Start_IT+0x48c>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d054      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a79      	ldr	r2, [pc, #484]	@ (8005784 <HAL_DMA_Start_IT+0x490>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d04f      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4a77      	ldr	r2, [pc, #476]	@ (8005788 <HAL_DMA_Start_IT+0x494>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d04a      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	4a76      	ldr	r2, [pc, #472]	@ (800578c <HAL_DMA_Start_IT+0x498>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d045      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a74      	ldr	r2, [pc, #464]	@ (8005790 <HAL_DMA_Start_IT+0x49c>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d040      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	4a73      	ldr	r2, [pc, #460]	@ (8005794 <HAL_DMA_Start_IT+0x4a0>)
 80055c8:	4293      	cmp	r3, r2
 80055ca:	d03b      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a71      	ldr	r2, [pc, #452]	@ (8005798 <HAL_DMA_Start_IT+0x4a4>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d036      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	4a70      	ldr	r2, [pc, #448]	@ (800579c <HAL_DMA_Start_IT+0x4a8>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d031      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a6e      	ldr	r2, [pc, #440]	@ (80057a0 <HAL_DMA_Start_IT+0x4ac>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d02c      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4a6d      	ldr	r2, [pc, #436]	@ (80057a4 <HAL_DMA_Start_IT+0x4b0>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d027      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a6b      	ldr	r2, [pc, #428]	@ (80057a8 <HAL_DMA_Start_IT+0x4b4>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d022      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a6a      	ldr	r2, [pc, #424]	@ (80057ac <HAL_DMA_Start_IT+0x4b8>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d01d      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a68      	ldr	r2, [pc, #416]	@ (80057b0 <HAL_DMA_Start_IT+0x4bc>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d018      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a67      	ldr	r2, [pc, #412]	@ (80057b4 <HAL_DMA_Start_IT+0x4c0>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d013      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a65      	ldr	r2, [pc, #404]	@ (80057b8 <HAL_DMA_Start_IT+0x4c4>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d00e      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a64      	ldr	r2, [pc, #400]	@ (80057bc <HAL_DMA_Start_IT+0x4c8>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d009      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a62      	ldr	r2, [pc, #392]	@ (80057c0 <HAL_DMA_Start_IT+0x4cc>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d004      	beq.n	8005644 <HAL_DMA_Start_IT+0x350>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a61      	ldr	r2, [pc, #388]	@ (80057c4 <HAL_DMA_Start_IT+0x4d0>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d101      	bne.n	8005648 <HAL_DMA_Start_IT+0x354>
 8005644:	2301      	movs	r3, #1
 8005646:	e000      	b.n	800564a <HAL_DMA_Start_IT+0x356>
 8005648:	2300      	movs	r3, #0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d01a      	beq.n	8005684 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d007      	beq.n	800566c <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005666:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800566a:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005670:	2b00      	cmp	r3, #0
 8005672:	d007      	beq.n	8005684 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800567e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005682:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a37      	ldr	r2, [pc, #220]	@ (8005768 <HAL_DMA_Start_IT+0x474>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d04a      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4a36      	ldr	r2, [pc, #216]	@ (800576c <HAL_DMA_Start_IT+0x478>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d045      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4a34      	ldr	r2, [pc, #208]	@ (8005770 <HAL_DMA_Start_IT+0x47c>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d040      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a33      	ldr	r2, [pc, #204]	@ (8005774 <HAL_DMA_Start_IT+0x480>)
 80056a8:	4293      	cmp	r3, r2
 80056aa:	d03b      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a31      	ldr	r2, [pc, #196]	@ (8005778 <HAL_DMA_Start_IT+0x484>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d036      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a30      	ldr	r2, [pc, #192]	@ (800577c <HAL_DMA_Start_IT+0x488>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d031      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a2e      	ldr	r2, [pc, #184]	@ (8005780 <HAL_DMA_Start_IT+0x48c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d02c      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a2d      	ldr	r2, [pc, #180]	@ (8005784 <HAL_DMA_Start_IT+0x490>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d027      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a2b      	ldr	r2, [pc, #172]	@ (8005788 <HAL_DMA_Start_IT+0x494>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d022      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4a2a      	ldr	r2, [pc, #168]	@ (800578c <HAL_DMA_Start_IT+0x498>)
 80056e4:	4293      	cmp	r3, r2
 80056e6:	d01d      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a28      	ldr	r2, [pc, #160]	@ (8005790 <HAL_DMA_Start_IT+0x49c>)
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d018      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a27      	ldr	r2, [pc, #156]	@ (8005794 <HAL_DMA_Start_IT+0x4a0>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d013      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	4a25      	ldr	r2, [pc, #148]	@ (8005798 <HAL_DMA_Start_IT+0x4a4>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d00e      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a24      	ldr	r2, [pc, #144]	@ (800579c <HAL_DMA_Start_IT+0x4a8>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d009      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4a22      	ldr	r2, [pc, #136]	@ (80057a0 <HAL_DMA_Start_IT+0x4ac>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d004      	beq.n	8005724 <HAL_DMA_Start_IT+0x430>
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a21      	ldr	r2, [pc, #132]	@ (80057a4 <HAL_DMA_Start_IT+0x4b0>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d108      	bne.n	8005736 <HAL_DMA_Start_IT+0x442>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f042 0201 	orr.w	r2, r2, #1
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	e012      	b.n	800575c <HAL_DMA_Start_IT+0x468>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f042 0201 	orr.w	r2, r2, #1
 8005744:	601a      	str	r2, [r3, #0]
 8005746:	e009      	b.n	800575c <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800574e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800575c:	7dfb      	ldrb	r3, [r7, #23]
}
 800575e:	4618      	mov	r0, r3
 8005760:	3718      	adds	r7, #24
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	40020010 	.word	0x40020010
 800576c:	40020028 	.word	0x40020028
 8005770:	40020040 	.word	0x40020040
 8005774:	40020058 	.word	0x40020058
 8005778:	40020070 	.word	0x40020070
 800577c:	40020088 	.word	0x40020088
 8005780:	400200a0 	.word	0x400200a0
 8005784:	400200b8 	.word	0x400200b8
 8005788:	40020410 	.word	0x40020410
 800578c:	40020428 	.word	0x40020428
 8005790:	40020440 	.word	0x40020440
 8005794:	40020458 	.word	0x40020458
 8005798:	40020470 	.word	0x40020470
 800579c:	40020488 	.word	0x40020488
 80057a0:	400204a0 	.word	0x400204a0
 80057a4:	400204b8 	.word	0x400204b8
 80057a8:	58025408 	.word	0x58025408
 80057ac:	5802541c 	.word	0x5802541c
 80057b0:	58025430 	.word	0x58025430
 80057b4:	58025444 	.word	0x58025444
 80057b8:	58025458 	.word	0x58025458
 80057bc:	5802546c 	.word	0x5802546c
 80057c0:	58025480 	.word	0x58025480
 80057c4:	58025494 	.word	0x58025494

080057c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b086      	sub	sp, #24
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80057d0:	f7fd fb22 	bl	8002e18 <HAL_GetTick>
 80057d4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d101      	bne.n	80057e0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	e2dc      	b.n	8005d9a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d008      	beq.n	80057fe <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2280      	movs	r2, #128	@ 0x80
 80057f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e2cd      	b.n	8005d9a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4a76      	ldr	r2, [pc, #472]	@ (80059dc <HAL_DMA_Abort+0x214>)
 8005804:	4293      	cmp	r3, r2
 8005806:	d04a      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a74      	ldr	r2, [pc, #464]	@ (80059e0 <HAL_DMA_Abort+0x218>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d045      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a73      	ldr	r2, [pc, #460]	@ (80059e4 <HAL_DMA_Abort+0x21c>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d040      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a71      	ldr	r2, [pc, #452]	@ (80059e8 <HAL_DMA_Abort+0x220>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d03b      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a70      	ldr	r2, [pc, #448]	@ (80059ec <HAL_DMA_Abort+0x224>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d036      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a6e      	ldr	r2, [pc, #440]	@ (80059f0 <HAL_DMA_Abort+0x228>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d031      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a6d      	ldr	r2, [pc, #436]	@ (80059f4 <HAL_DMA_Abort+0x22c>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d02c      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a6b      	ldr	r2, [pc, #428]	@ (80059f8 <HAL_DMA_Abort+0x230>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d027      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a6a      	ldr	r2, [pc, #424]	@ (80059fc <HAL_DMA_Abort+0x234>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d022      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a68      	ldr	r2, [pc, #416]	@ (8005a00 <HAL_DMA_Abort+0x238>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d01d      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a67      	ldr	r2, [pc, #412]	@ (8005a04 <HAL_DMA_Abort+0x23c>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d018      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a65      	ldr	r2, [pc, #404]	@ (8005a08 <HAL_DMA_Abort+0x240>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d013      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a64      	ldr	r2, [pc, #400]	@ (8005a0c <HAL_DMA_Abort+0x244>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d00e      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a62      	ldr	r2, [pc, #392]	@ (8005a10 <HAL_DMA_Abort+0x248>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d009      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4a61      	ldr	r2, [pc, #388]	@ (8005a14 <HAL_DMA_Abort+0x24c>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d004      	beq.n	800589e <HAL_DMA_Abort+0xd6>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a5f      	ldr	r2, [pc, #380]	@ (8005a18 <HAL_DMA_Abort+0x250>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d101      	bne.n	80058a2 <HAL_DMA_Abort+0xda>
 800589e:	2301      	movs	r3, #1
 80058a0:	e000      	b.n	80058a4 <HAL_DMA_Abort+0xdc>
 80058a2:	2300      	movs	r3, #0
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d013      	beq.n	80058d0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f022 021e 	bic.w	r2, r2, #30
 80058b6:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695a      	ldr	r2, [r3, #20]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80058c6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	617b      	str	r3, [r7, #20]
 80058ce:	e00a      	b.n	80058e6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	681a      	ldr	r2, [r3, #0]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f022 020e 	bic.w	r2, r2, #14
 80058de:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a3c      	ldr	r2, [pc, #240]	@ (80059dc <HAL_DMA_Abort+0x214>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d072      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a3a      	ldr	r2, [pc, #232]	@ (80059e0 <HAL_DMA_Abort+0x218>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d06d      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a39      	ldr	r2, [pc, #228]	@ (80059e4 <HAL_DMA_Abort+0x21c>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d068      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a37      	ldr	r2, [pc, #220]	@ (80059e8 <HAL_DMA_Abort+0x220>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d063      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a36      	ldr	r2, [pc, #216]	@ (80059ec <HAL_DMA_Abort+0x224>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d05e      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a34      	ldr	r2, [pc, #208]	@ (80059f0 <HAL_DMA_Abort+0x228>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d059      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a33      	ldr	r2, [pc, #204]	@ (80059f4 <HAL_DMA_Abort+0x22c>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d054      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a31      	ldr	r2, [pc, #196]	@ (80059f8 <HAL_DMA_Abort+0x230>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d04f      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a30      	ldr	r2, [pc, #192]	@ (80059fc <HAL_DMA_Abort+0x234>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d04a      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a2e      	ldr	r2, [pc, #184]	@ (8005a00 <HAL_DMA_Abort+0x238>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d045      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a2d      	ldr	r2, [pc, #180]	@ (8005a04 <HAL_DMA_Abort+0x23c>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d040      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a2b      	ldr	r2, [pc, #172]	@ (8005a08 <HAL_DMA_Abort+0x240>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d03b      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a2a      	ldr	r2, [pc, #168]	@ (8005a0c <HAL_DMA_Abort+0x244>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d036      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a28      	ldr	r2, [pc, #160]	@ (8005a10 <HAL_DMA_Abort+0x248>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d031      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a27      	ldr	r2, [pc, #156]	@ (8005a14 <HAL_DMA_Abort+0x24c>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d02c      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a25      	ldr	r2, [pc, #148]	@ (8005a18 <HAL_DMA_Abort+0x250>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d027      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a24      	ldr	r2, [pc, #144]	@ (8005a1c <HAL_DMA_Abort+0x254>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d022      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a22      	ldr	r2, [pc, #136]	@ (8005a20 <HAL_DMA_Abort+0x258>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d01d      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a21      	ldr	r2, [pc, #132]	@ (8005a24 <HAL_DMA_Abort+0x25c>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d018      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a1f      	ldr	r2, [pc, #124]	@ (8005a28 <HAL_DMA_Abort+0x260>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d013      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a1e      	ldr	r2, [pc, #120]	@ (8005a2c <HAL_DMA_Abort+0x264>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d00e      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005a30 <HAL_DMA_Abort+0x268>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d009      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005a34 <HAL_DMA_Abort+0x26c>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d004      	beq.n	80059d6 <HAL_DMA_Abort+0x20e>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a19      	ldr	r2, [pc, #100]	@ (8005a38 <HAL_DMA_Abort+0x270>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d132      	bne.n	8005a3c <HAL_DMA_Abort+0x274>
 80059d6:	2301      	movs	r3, #1
 80059d8:	e031      	b.n	8005a3e <HAL_DMA_Abort+0x276>
 80059da:	bf00      	nop
 80059dc:	40020010 	.word	0x40020010
 80059e0:	40020028 	.word	0x40020028
 80059e4:	40020040 	.word	0x40020040
 80059e8:	40020058 	.word	0x40020058
 80059ec:	40020070 	.word	0x40020070
 80059f0:	40020088 	.word	0x40020088
 80059f4:	400200a0 	.word	0x400200a0
 80059f8:	400200b8 	.word	0x400200b8
 80059fc:	40020410 	.word	0x40020410
 8005a00:	40020428 	.word	0x40020428
 8005a04:	40020440 	.word	0x40020440
 8005a08:	40020458 	.word	0x40020458
 8005a0c:	40020470 	.word	0x40020470
 8005a10:	40020488 	.word	0x40020488
 8005a14:	400204a0 	.word	0x400204a0
 8005a18:	400204b8 	.word	0x400204b8
 8005a1c:	58025408 	.word	0x58025408
 8005a20:	5802541c 	.word	0x5802541c
 8005a24:	58025430 	.word	0x58025430
 8005a28:	58025444 	.word	0x58025444
 8005a2c:	58025458 	.word	0x58025458
 8005a30:	5802546c 	.word	0x5802546c
 8005a34:	58025480 	.word	0x58025480
 8005a38:	58025494 	.word	0x58025494
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d007      	beq.n	8005a52 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a4c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005a50:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a6d      	ldr	r2, [pc, #436]	@ (8005c0c <HAL_DMA_Abort+0x444>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d04a      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a6b      	ldr	r2, [pc, #428]	@ (8005c10 <HAL_DMA_Abort+0x448>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d045      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a6a      	ldr	r2, [pc, #424]	@ (8005c14 <HAL_DMA_Abort+0x44c>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d040      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a68      	ldr	r2, [pc, #416]	@ (8005c18 <HAL_DMA_Abort+0x450>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d03b      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a67      	ldr	r2, [pc, #412]	@ (8005c1c <HAL_DMA_Abort+0x454>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d036      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a65      	ldr	r2, [pc, #404]	@ (8005c20 <HAL_DMA_Abort+0x458>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d031      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a64      	ldr	r2, [pc, #400]	@ (8005c24 <HAL_DMA_Abort+0x45c>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d02c      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a62      	ldr	r2, [pc, #392]	@ (8005c28 <HAL_DMA_Abort+0x460>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d027      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a61      	ldr	r2, [pc, #388]	@ (8005c2c <HAL_DMA_Abort+0x464>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d022      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a5f      	ldr	r2, [pc, #380]	@ (8005c30 <HAL_DMA_Abort+0x468>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d01d      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a5e      	ldr	r2, [pc, #376]	@ (8005c34 <HAL_DMA_Abort+0x46c>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d018      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	4a5c      	ldr	r2, [pc, #368]	@ (8005c38 <HAL_DMA_Abort+0x470>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d013      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a5b      	ldr	r2, [pc, #364]	@ (8005c3c <HAL_DMA_Abort+0x474>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d00e      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a59      	ldr	r2, [pc, #356]	@ (8005c40 <HAL_DMA_Abort+0x478>)
 8005ada:	4293      	cmp	r3, r2
 8005adc:	d009      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a58      	ldr	r2, [pc, #352]	@ (8005c44 <HAL_DMA_Abort+0x47c>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d004      	beq.n	8005af2 <HAL_DMA_Abort+0x32a>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a56      	ldr	r2, [pc, #344]	@ (8005c48 <HAL_DMA_Abort+0x480>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d108      	bne.n	8005b04 <HAL_DMA_Abort+0x33c>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0201 	bic.w	r2, r2, #1
 8005b00:	601a      	str	r2, [r3, #0]
 8005b02:	e007      	b.n	8005b14 <HAL_DMA_Abort+0x34c>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	681a      	ldr	r2, [r3, #0]
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f022 0201 	bic.w	r2, r2, #1
 8005b12:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005b14:	e013      	b.n	8005b3e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b16:	f7fd f97f 	bl	8002e18 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	2b05      	cmp	r3, #5
 8005b22:	d90c      	bls.n	8005b3e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2203      	movs	r2, #3
 8005b2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005b3a:	2301      	movs	r3, #1
 8005b3c:	e12d      	b.n	8005d9a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1e5      	bne.n	8005b16 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a2f      	ldr	r2, [pc, #188]	@ (8005c0c <HAL_DMA_Abort+0x444>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d04a      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a2d      	ldr	r2, [pc, #180]	@ (8005c10 <HAL_DMA_Abort+0x448>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d045      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a2c      	ldr	r2, [pc, #176]	@ (8005c14 <HAL_DMA_Abort+0x44c>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d040      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a2a      	ldr	r2, [pc, #168]	@ (8005c18 <HAL_DMA_Abort+0x450>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d03b      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a29      	ldr	r2, [pc, #164]	@ (8005c1c <HAL_DMA_Abort+0x454>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d036      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a27      	ldr	r2, [pc, #156]	@ (8005c20 <HAL_DMA_Abort+0x458>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d031      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a26      	ldr	r2, [pc, #152]	@ (8005c24 <HAL_DMA_Abort+0x45c>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d02c      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a24      	ldr	r2, [pc, #144]	@ (8005c28 <HAL_DMA_Abort+0x460>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d027      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a23      	ldr	r2, [pc, #140]	@ (8005c2c <HAL_DMA_Abort+0x464>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d022      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a21      	ldr	r2, [pc, #132]	@ (8005c30 <HAL_DMA_Abort+0x468>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d01d      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a20      	ldr	r2, [pc, #128]	@ (8005c34 <HAL_DMA_Abort+0x46c>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d018      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a1e      	ldr	r2, [pc, #120]	@ (8005c38 <HAL_DMA_Abort+0x470>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d013      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a1d      	ldr	r2, [pc, #116]	@ (8005c3c <HAL_DMA_Abort+0x474>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d00e      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a1b      	ldr	r2, [pc, #108]	@ (8005c40 <HAL_DMA_Abort+0x478>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d009      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a1a      	ldr	r2, [pc, #104]	@ (8005c44 <HAL_DMA_Abort+0x47c>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d004      	beq.n	8005bea <HAL_DMA_Abort+0x422>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a18      	ldr	r2, [pc, #96]	@ (8005c48 <HAL_DMA_Abort+0x480>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d101      	bne.n	8005bee <HAL_DMA_Abort+0x426>
 8005bea:	2301      	movs	r3, #1
 8005bec:	e000      	b.n	8005bf0 <HAL_DMA_Abort+0x428>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d02b      	beq.n	8005c4c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bfe:	f003 031f 	and.w	r3, r3, #31
 8005c02:	223f      	movs	r2, #63	@ 0x3f
 8005c04:	409a      	lsls	r2, r3
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	609a      	str	r2, [r3, #8]
 8005c0a:	e02a      	b.n	8005c62 <HAL_DMA_Abort+0x49a>
 8005c0c:	40020010 	.word	0x40020010
 8005c10:	40020028 	.word	0x40020028
 8005c14:	40020040 	.word	0x40020040
 8005c18:	40020058 	.word	0x40020058
 8005c1c:	40020070 	.word	0x40020070
 8005c20:	40020088 	.word	0x40020088
 8005c24:	400200a0 	.word	0x400200a0
 8005c28:	400200b8 	.word	0x400200b8
 8005c2c:	40020410 	.word	0x40020410
 8005c30:	40020428 	.word	0x40020428
 8005c34:	40020440 	.word	0x40020440
 8005c38:	40020458 	.word	0x40020458
 8005c3c:	40020470 	.word	0x40020470
 8005c40:	40020488 	.word	0x40020488
 8005c44:	400204a0 	.word	0x400204a0
 8005c48:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c50:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c56:	f003 031f 	and.w	r3, r3, #31
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	409a      	lsls	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a4f      	ldr	r2, [pc, #316]	@ (8005da4 <HAL_DMA_Abort+0x5dc>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d072      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a4d      	ldr	r2, [pc, #308]	@ (8005da8 <HAL_DMA_Abort+0x5e0>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d06d      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a4c      	ldr	r2, [pc, #304]	@ (8005dac <HAL_DMA_Abort+0x5e4>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d068      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a4a      	ldr	r2, [pc, #296]	@ (8005db0 <HAL_DMA_Abort+0x5e8>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d063      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a49      	ldr	r2, [pc, #292]	@ (8005db4 <HAL_DMA_Abort+0x5ec>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d05e      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a47      	ldr	r2, [pc, #284]	@ (8005db8 <HAL_DMA_Abort+0x5f0>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d059      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a46      	ldr	r2, [pc, #280]	@ (8005dbc <HAL_DMA_Abort+0x5f4>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d054      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a44      	ldr	r2, [pc, #272]	@ (8005dc0 <HAL_DMA_Abort+0x5f8>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d04f      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a43      	ldr	r2, [pc, #268]	@ (8005dc4 <HAL_DMA_Abort+0x5fc>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d04a      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a41      	ldr	r2, [pc, #260]	@ (8005dc8 <HAL_DMA_Abort+0x600>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d045      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a40      	ldr	r2, [pc, #256]	@ (8005dcc <HAL_DMA_Abort+0x604>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d040      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a3e      	ldr	r2, [pc, #248]	@ (8005dd0 <HAL_DMA_Abort+0x608>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d03b      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	4a3d      	ldr	r2, [pc, #244]	@ (8005dd4 <HAL_DMA_Abort+0x60c>)
 8005ce0:	4293      	cmp	r3, r2
 8005ce2:	d036      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a3b      	ldr	r2, [pc, #236]	@ (8005dd8 <HAL_DMA_Abort+0x610>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d031      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	4a3a      	ldr	r2, [pc, #232]	@ (8005ddc <HAL_DMA_Abort+0x614>)
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d02c      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a38      	ldr	r2, [pc, #224]	@ (8005de0 <HAL_DMA_Abort+0x618>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d027      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a37      	ldr	r2, [pc, #220]	@ (8005de4 <HAL_DMA_Abort+0x61c>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d022      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4a35      	ldr	r2, [pc, #212]	@ (8005de8 <HAL_DMA_Abort+0x620>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d01d      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	4a34      	ldr	r2, [pc, #208]	@ (8005dec <HAL_DMA_Abort+0x624>)
 8005d1c:	4293      	cmp	r3, r2
 8005d1e:	d018      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a32      	ldr	r2, [pc, #200]	@ (8005df0 <HAL_DMA_Abort+0x628>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d013      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a31      	ldr	r2, [pc, #196]	@ (8005df4 <HAL_DMA_Abort+0x62c>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d00e      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a2f      	ldr	r2, [pc, #188]	@ (8005df8 <HAL_DMA_Abort+0x630>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d009      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a2e      	ldr	r2, [pc, #184]	@ (8005dfc <HAL_DMA_Abort+0x634>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d004      	beq.n	8005d52 <HAL_DMA_Abort+0x58a>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a2c      	ldr	r2, [pc, #176]	@ (8005e00 <HAL_DMA_Abort+0x638>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d101      	bne.n	8005d56 <HAL_DMA_Abort+0x58e>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e000      	b.n	8005d58 <HAL_DMA_Abort+0x590>
 8005d56:	2300      	movs	r3, #0
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d015      	beq.n	8005d88 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005d60:	687a      	ldr	r2, [r7, #4]
 8005d62:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005d64:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00c      	beq.n	8005d88 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d78:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d7c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005d86:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	40020010 	.word	0x40020010
 8005da8:	40020028 	.word	0x40020028
 8005dac:	40020040 	.word	0x40020040
 8005db0:	40020058 	.word	0x40020058
 8005db4:	40020070 	.word	0x40020070
 8005db8:	40020088 	.word	0x40020088
 8005dbc:	400200a0 	.word	0x400200a0
 8005dc0:	400200b8 	.word	0x400200b8
 8005dc4:	40020410 	.word	0x40020410
 8005dc8:	40020428 	.word	0x40020428
 8005dcc:	40020440 	.word	0x40020440
 8005dd0:	40020458 	.word	0x40020458
 8005dd4:	40020470 	.word	0x40020470
 8005dd8:	40020488 	.word	0x40020488
 8005ddc:	400204a0 	.word	0x400204a0
 8005de0:	400204b8 	.word	0x400204b8
 8005de4:	58025408 	.word	0x58025408
 8005de8:	5802541c 	.word	0x5802541c
 8005dec:	58025430 	.word	0x58025430
 8005df0:	58025444 	.word	0x58025444
 8005df4:	58025458 	.word	0x58025458
 8005df8:	5802546c 	.word	0x5802546c
 8005dfc:	58025480 	.word	0x58025480
 8005e00:	58025494 	.word	0x58025494

08005e04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d101      	bne.n	8005e16 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e237      	b.n	8006286 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d004      	beq.n	8005e2c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2280      	movs	r2, #128	@ 0x80
 8005e26:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e22c      	b.n	8006286 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a5c      	ldr	r2, [pc, #368]	@ (8005fa4 <HAL_DMA_Abort_IT+0x1a0>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d04a      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a5b      	ldr	r2, [pc, #364]	@ (8005fa8 <HAL_DMA_Abort_IT+0x1a4>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d045      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a59      	ldr	r2, [pc, #356]	@ (8005fac <HAL_DMA_Abort_IT+0x1a8>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d040      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a58      	ldr	r2, [pc, #352]	@ (8005fb0 <HAL_DMA_Abort_IT+0x1ac>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d03b      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a56      	ldr	r2, [pc, #344]	@ (8005fb4 <HAL_DMA_Abort_IT+0x1b0>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d036      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a55      	ldr	r2, [pc, #340]	@ (8005fb8 <HAL_DMA_Abort_IT+0x1b4>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d031      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a53      	ldr	r2, [pc, #332]	@ (8005fbc <HAL_DMA_Abort_IT+0x1b8>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d02c      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a52      	ldr	r2, [pc, #328]	@ (8005fc0 <HAL_DMA_Abort_IT+0x1bc>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d027      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a50      	ldr	r2, [pc, #320]	@ (8005fc4 <HAL_DMA_Abort_IT+0x1c0>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d022      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a4f      	ldr	r2, [pc, #316]	@ (8005fc8 <HAL_DMA_Abort_IT+0x1c4>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d01d      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a4d      	ldr	r2, [pc, #308]	@ (8005fcc <HAL_DMA_Abort_IT+0x1c8>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d018      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a4c      	ldr	r2, [pc, #304]	@ (8005fd0 <HAL_DMA_Abort_IT+0x1cc>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d013      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a4a      	ldr	r2, [pc, #296]	@ (8005fd4 <HAL_DMA_Abort_IT+0x1d0>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d00e      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a49      	ldr	r2, [pc, #292]	@ (8005fd8 <HAL_DMA_Abort_IT+0x1d4>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d009      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a47      	ldr	r2, [pc, #284]	@ (8005fdc <HAL_DMA_Abort_IT+0x1d8>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d004      	beq.n	8005ecc <HAL_DMA_Abort_IT+0xc8>
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a46      	ldr	r2, [pc, #280]	@ (8005fe0 <HAL_DMA_Abort_IT+0x1dc>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d101      	bne.n	8005ed0 <HAL_DMA_Abort_IT+0xcc>
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e000      	b.n	8005ed2 <HAL_DMA_Abort_IT+0xce>
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 8086 	beq.w	8005fe4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2204      	movs	r2, #4
 8005edc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a2f      	ldr	r2, [pc, #188]	@ (8005fa4 <HAL_DMA_Abort_IT+0x1a0>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d04a      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a2e      	ldr	r2, [pc, #184]	@ (8005fa8 <HAL_DMA_Abort_IT+0x1a4>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d045      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a2c      	ldr	r2, [pc, #176]	@ (8005fac <HAL_DMA_Abort_IT+0x1a8>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d040      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a2b      	ldr	r2, [pc, #172]	@ (8005fb0 <HAL_DMA_Abort_IT+0x1ac>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d03b      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a29      	ldr	r2, [pc, #164]	@ (8005fb4 <HAL_DMA_Abort_IT+0x1b0>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d036      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a28      	ldr	r2, [pc, #160]	@ (8005fb8 <HAL_DMA_Abort_IT+0x1b4>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d031      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	4a26      	ldr	r2, [pc, #152]	@ (8005fbc <HAL_DMA_Abort_IT+0x1b8>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d02c      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a25      	ldr	r2, [pc, #148]	@ (8005fc0 <HAL_DMA_Abort_IT+0x1bc>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d027      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a23      	ldr	r2, [pc, #140]	@ (8005fc4 <HAL_DMA_Abort_IT+0x1c0>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d022      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a22      	ldr	r2, [pc, #136]	@ (8005fc8 <HAL_DMA_Abort_IT+0x1c4>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d01d      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a20      	ldr	r2, [pc, #128]	@ (8005fcc <HAL_DMA_Abort_IT+0x1c8>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d018      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a1f      	ldr	r2, [pc, #124]	@ (8005fd0 <HAL_DMA_Abort_IT+0x1cc>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d013      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8005fd4 <HAL_DMA_Abort_IT+0x1d0>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d00e      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a1c      	ldr	r2, [pc, #112]	@ (8005fd8 <HAL_DMA_Abort_IT+0x1d4>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d009      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a1a      	ldr	r2, [pc, #104]	@ (8005fdc <HAL_DMA_Abort_IT+0x1d8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d004      	beq.n	8005f80 <HAL_DMA_Abort_IT+0x17c>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	4a19      	ldr	r2, [pc, #100]	@ (8005fe0 <HAL_DMA_Abort_IT+0x1dc>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d108      	bne.n	8005f92 <HAL_DMA_Abort_IT+0x18e>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f022 0201 	bic.w	r2, r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]
 8005f90:	e178      	b.n	8006284 <HAL_DMA_Abort_IT+0x480>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f022 0201 	bic.w	r2, r2, #1
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	e16f      	b.n	8006284 <HAL_DMA_Abort_IT+0x480>
 8005fa4:	40020010 	.word	0x40020010
 8005fa8:	40020028 	.word	0x40020028
 8005fac:	40020040 	.word	0x40020040
 8005fb0:	40020058 	.word	0x40020058
 8005fb4:	40020070 	.word	0x40020070
 8005fb8:	40020088 	.word	0x40020088
 8005fbc:	400200a0 	.word	0x400200a0
 8005fc0:	400200b8 	.word	0x400200b8
 8005fc4:	40020410 	.word	0x40020410
 8005fc8:	40020428 	.word	0x40020428
 8005fcc:	40020440 	.word	0x40020440
 8005fd0:	40020458 	.word	0x40020458
 8005fd4:	40020470 	.word	0x40020470
 8005fd8:	40020488 	.word	0x40020488
 8005fdc:	400204a0 	.word	0x400204a0
 8005fe0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f022 020e 	bic.w	r2, r2, #14
 8005ff2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a6c      	ldr	r2, [pc, #432]	@ (80061ac <HAL_DMA_Abort_IT+0x3a8>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d04a      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a6b      	ldr	r2, [pc, #428]	@ (80061b0 <HAL_DMA_Abort_IT+0x3ac>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d045      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a69      	ldr	r2, [pc, #420]	@ (80061b4 <HAL_DMA_Abort_IT+0x3b0>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d040      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a68      	ldr	r2, [pc, #416]	@ (80061b8 <HAL_DMA_Abort_IT+0x3b4>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d03b      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a66      	ldr	r2, [pc, #408]	@ (80061bc <HAL_DMA_Abort_IT+0x3b8>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d036      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a65      	ldr	r2, [pc, #404]	@ (80061c0 <HAL_DMA_Abort_IT+0x3bc>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d031      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a63      	ldr	r2, [pc, #396]	@ (80061c4 <HAL_DMA_Abort_IT+0x3c0>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d02c      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a62      	ldr	r2, [pc, #392]	@ (80061c8 <HAL_DMA_Abort_IT+0x3c4>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d027      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a60      	ldr	r2, [pc, #384]	@ (80061cc <HAL_DMA_Abort_IT+0x3c8>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d022      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a5f      	ldr	r2, [pc, #380]	@ (80061d0 <HAL_DMA_Abort_IT+0x3cc>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d01d      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a5d      	ldr	r2, [pc, #372]	@ (80061d4 <HAL_DMA_Abort_IT+0x3d0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d018      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a5c      	ldr	r2, [pc, #368]	@ (80061d8 <HAL_DMA_Abort_IT+0x3d4>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d013      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a5a      	ldr	r2, [pc, #360]	@ (80061dc <HAL_DMA_Abort_IT+0x3d8>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d00e      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a59      	ldr	r2, [pc, #356]	@ (80061e0 <HAL_DMA_Abort_IT+0x3dc>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d009      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a57      	ldr	r2, [pc, #348]	@ (80061e4 <HAL_DMA_Abort_IT+0x3e0>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <HAL_DMA_Abort_IT+0x290>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a56      	ldr	r2, [pc, #344]	@ (80061e8 <HAL_DMA_Abort_IT+0x3e4>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d108      	bne.n	80060a6 <HAL_DMA_Abort_IT+0x2a2>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f022 0201 	bic.w	r2, r2, #1
 80060a2:	601a      	str	r2, [r3, #0]
 80060a4:	e007      	b.n	80060b6 <HAL_DMA_Abort_IT+0x2b2>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0201 	bic.w	r2, r2, #1
 80060b4:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a3c      	ldr	r2, [pc, #240]	@ (80061ac <HAL_DMA_Abort_IT+0x3a8>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d072      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a3a      	ldr	r2, [pc, #232]	@ (80061b0 <HAL_DMA_Abort_IT+0x3ac>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d06d      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	4a39      	ldr	r2, [pc, #228]	@ (80061b4 <HAL_DMA_Abort_IT+0x3b0>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d068      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a37      	ldr	r2, [pc, #220]	@ (80061b8 <HAL_DMA_Abort_IT+0x3b4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d063      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a36      	ldr	r2, [pc, #216]	@ (80061bc <HAL_DMA_Abort_IT+0x3b8>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d05e      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a34      	ldr	r2, [pc, #208]	@ (80061c0 <HAL_DMA_Abort_IT+0x3bc>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d059      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a33      	ldr	r2, [pc, #204]	@ (80061c4 <HAL_DMA_Abort_IT+0x3c0>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d054      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a31      	ldr	r2, [pc, #196]	@ (80061c8 <HAL_DMA_Abort_IT+0x3c4>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d04f      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a30      	ldr	r2, [pc, #192]	@ (80061cc <HAL_DMA_Abort_IT+0x3c8>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d04a      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a2e      	ldr	r2, [pc, #184]	@ (80061d0 <HAL_DMA_Abort_IT+0x3cc>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d045      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a2d      	ldr	r2, [pc, #180]	@ (80061d4 <HAL_DMA_Abort_IT+0x3d0>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d040      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a2b      	ldr	r2, [pc, #172]	@ (80061d8 <HAL_DMA_Abort_IT+0x3d4>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d03b      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a2a      	ldr	r2, [pc, #168]	@ (80061dc <HAL_DMA_Abort_IT+0x3d8>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d036      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a28      	ldr	r2, [pc, #160]	@ (80061e0 <HAL_DMA_Abort_IT+0x3dc>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d031      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a27      	ldr	r2, [pc, #156]	@ (80061e4 <HAL_DMA_Abort_IT+0x3e0>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d02c      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a25      	ldr	r2, [pc, #148]	@ (80061e8 <HAL_DMA_Abort_IT+0x3e4>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d027      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a24      	ldr	r2, [pc, #144]	@ (80061ec <HAL_DMA_Abort_IT+0x3e8>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d022      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4a22      	ldr	r2, [pc, #136]	@ (80061f0 <HAL_DMA_Abort_IT+0x3ec>)
 8006166:	4293      	cmp	r3, r2
 8006168:	d01d      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a21      	ldr	r2, [pc, #132]	@ (80061f4 <HAL_DMA_Abort_IT+0x3f0>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d018      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a1f      	ldr	r2, [pc, #124]	@ (80061f8 <HAL_DMA_Abort_IT+0x3f4>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d013      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4a1e      	ldr	r2, [pc, #120]	@ (80061fc <HAL_DMA_Abort_IT+0x3f8>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d00e      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a1c      	ldr	r2, [pc, #112]	@ (8006200 <HAL_DMA_Abort_IT+0x3fc>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d009      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	4a1b      	ldr	r2, [pc, #108]	@ (8006204 <HAL_DMA_Abort_IT+0x400>)
 8006198:	4293      	cmp	r3, r2
 800619a:	d004      	beq.n	80061a6 <HAL_DMA_Abort_IT+0x3a2>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a19      	ldr	r2, [pc, #100]	@ (8006208 <HAL_DMA_Abort_IT+0x404>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d132      	bne.n	800620c <HAL_DMA_Abort_IT+0x408>
 80061a6:	2301      	movs	r3, #1
 80061a8:	e031      	b.n	800620e <HAL_DMA_Abort_IT+0x40a>
 80061aa:	bf00      	nop
 80061ac:	40020010 	.word	0x40020010
 80061b0:	40020028 	.word	0x40020028
 80061b4:	40020040 	.word	0x40020040
 80061b8:	40020058 	.word	0x40020058
 80061bc:	40020070 	.word	0x40020070
 80061c0:	40020088 	.word	0x40020088
 80061c4:	400200a0 	.word	0x400200a0
 80061c8:	400200b8 	.word	0x400200b8
 80061cc:	40020410 	.word	0x40020410
 80061d0:	40020428 	.word	0x40020428
 80061d4:	40020440 	.word	0x40020440
 80061d8:	40020458 	.word	0x40020458
 80061dc:	40020470 	.word	0x40020470
 80061e0:	40020488 	.word	0x40020488
 80061e4:	400204a0 	.word	0x400204a0
 80061e8:	400204b8 	.word	0x400204b8
 80061ec:	58025408 	.word	0x58025408
 80061f0:	5802541c 	.word	0x5802541c
 80061f4:	58025430 	.word	0x58025430
 80061f8:	58025444 	.word	0x58025444
 80061fc:	58025458 	.word	0x58025458
 8006200:	5802546c 	.word	0x5802546c
 8006204:	58025480 	.word	0x58025480
 8006208:	58025494 	.word	0x58025494
 800620c:	2300      	movs	r3, #0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d028      	beq.n	8006264 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800621c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006220:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006226:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800622c:	f003 031f 	and.w	r3, r3, #31
 8006230:	2201      	movs	r2, #1
 8006232:	409a      	lsls	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800623c:	687a      	ldr	r2, [r7, #4]
 800623e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006240:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006246:	2b00      	cmp	r3, #0
 8006248:	d00c      	beq.n	8006264 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006254:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006258:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800625e:	687a      	ldr	r2, [r7, #4]
 8006260:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006262:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006278:	2b00      	cmp	r3, #0
 800627a:	d003      	beq.n	8006284 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006284:	2300      	movs	r3, #0
}
 8006286:	4618      	mov	r0, r3
 8006288:	3710      	adds	r7, #16
 800628a:	46bd      	mov	sp, r7
 800628c:	bd80      	pop	{r7, pc}
 800628e:	bf00      	nop

08006290 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b08a      	sub	sp, #40	@ 0x28
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006298:	2300      	movs	r3, #0
 800629a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800629c:	4b67      	ldr	r3, [pc, #412]	@ (800643c <HAL_DMA_IRQHandler+0x1ac>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a67      	ldr	r2, [pc, #412]	@ (8006440 <HAL_DMA_IRQHandler+0x1b0>)
 80062a2:	fba2 2303 	umull	r2, r3, r2, r3
 80062a6:	0a9b      	lsrs	r3, r3, #10
 80062a8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ae:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062b4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80062b6:	6a3b      	ldr	r3, [r7, #32]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	4a5f      	ldr	r2, [pc, #380]	@ (8006444 <HAL_DMA_IRQHandler+0x1b4>)
 80062c8:	4293      	cmp	r3, r2
 80062ca:	d04a      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a5d      	ldr	r2, [pc, #372]	@ (8006448 <HAL_DMA_IRQHandler+0x1b8>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d045      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a5c      	ldr	r2, [pc, #368]	@ (800644c <HAL_DMA_IRQHandler+0x1bc>)
 80062dc:	4293      	cmp	r3, r2
 80062de:	d040      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a5a      	ldr	r2, [pc, #360]	@ (8006450 <HAL_DMA_IRQHandler+0x1c0>)
 80062e6:	4293      	cmp	r3, r2
 80062e8:	d03b      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a59      	ldr	r2, [pc, #356]	@ (8006454 <HAL_DMA_IRQHandler+0x1c4>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d036      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	4a57      	ldr	r2, [pc, #348]	@ (8006458 <HAL_DMA_IRQHandler+0x1c8>)
 80062fa:	4293      	cmp	r3, r2
 80062fc:	d031      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	4a56      	ldr	r2, [pc, #344]	@ (800645c <HAL_DMA_IRQHandler+0x1cc>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d02c      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a54      	ldr	r2, [pc, #336]	@ (8006460 <HAL_DMA_IRQHandler+0x1d0>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d027      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a53      	ldr	r2, [pc, #332]	@ (8006464 <HAL_DMA_IRQHandler+0x1d4>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d022      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a51      	ldr	r2, [pc, #324]	@ (8006468 <HAL_DMA_IRQHandler+0x1d8>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d01d      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	4a50      	ldr	r2, [pc, #320]	@ (800646c <HAL_DMA_IRQHandler+0x1dc>)
 800632c:	4293      	cmp	r3, r2
 800632e:	d018      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a4e      	ldr	r2, [pc, #312]	@ (8006470 <HAL_DMA_IRQHandler+0x1e0>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d013      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a4d      	ldr	r2, [pc, #308]	@ (8006474 <HAL_DMA_IRQHandler+0x1e4>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d00e      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a4b      	ldr	r2, [pc, #300]	@ (8006478 <HAL_DMA_IRQHandler+0x1e8>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d009      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a4a      	ldr	r2, [pc, #296]	@ (800647c <HAL_DMA_IRQHandler+0x1ec>)
 8006354:	4293      	cmp	r3, r2
 8006356:	d004      	beq.n	8006362 <HAL_DMA_IRQHandler+0xd2>
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a48      	ldr	r2, [pc, #288]	@ (8006480 <HAL_DMA_IRQHandler+0x1f0>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d101      	bne.n	8006366 <HAL_DMA_IRQHandler+0xd6>
 8006362:	2301      	movs	r3, #1
 8006364:	e000      	b.n	8006368 <HAL_DMA_IRQHandler+0xd8>
 8006366:	2300      	movs	r3, #0
 8006368:	2b00      	cmp	r3, #0
 800636a:	f000 842b 	beq.w	8006bc4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006372:	f003 031f 	and.w	r3, r3, #31
 8006376:	2208      	movs	r2, #8
 8006378:	409a      	lsls	r2, r3
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	4013      	ands	r3, r2
 800637e:	2b00      	cmp	r3, #0
 8006380:	f000 80a2 	beq.w	80064c8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a2e      	ldr	r2, [pc, #184]	@ (8006444 <HAL_DMA_IRQHandler+0x1b4>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d04a      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a2d      	ldr	r2, [pc, #180]	@ (8006448 <HAL_DMA_IRQHandler+0x1b8>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d045      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a2b      	ldr	r2, [pc, #172]	@ (800644c <HAL_DMA_IRQHandler+0x1bc>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d040      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a2a      	ldr	r2, [pc, #168]	@ (8006450 <HAL_DMA_IRQHandler+0x1c0>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d03b      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a28      	ldr	r2, [pc, #160]	@ (8006454 <HAL_DMA_IRQHandler+0x1c4>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d036      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a27      	ldr	r2, [pc, #156]	@ (8006458 <HAL_DMA_IRQHandler+0x1c8>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d031      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a25      	ldr	r2, [pc, #148]	@ (800645c <HAL_DMA_IRQHandler+0x1cc>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d02c      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a24      	ldr	r2, [pc, #144]	@ (8006460 <HAL_DMA_IRQHandler+0x1d0>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d027      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a22      	ldr	r2, [pc, #136]	@ (8006464 <HAL_DMA_IRQHandler+0x1d4>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d022      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a21      	ldr	r2, [pc, #132]	@ (8006468 <HAL_DMA_IRQHandler+0x1d8>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d01d      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a1f      	ldr	r2, [pc, #124]	@ (800646c <HAL_DMA_IRQHandler+0x1dc>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d018      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a1e      	ldr	r2, [pc, #120]	@ (8006470 <HAL_DMA_IRQHandler+0x1e0>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d013      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a1c      	ldr	r2, [pc, #112]	@ (8006474 <HAL_DMA_IRQHandler+0x1e4>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d00e      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a1b      	ldr	r2, [pc, #108]	@ (8006478 <HAL_DMA_IRQHandler+0x1e8>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d009      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	4a19      	ldr	r2, [pc, #100]	@ (800647c <HAL_DMA_IRQHandler+0x1ec>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d004      	beq.n	8006424 <HAL_DMA_IRQHandler+0x194>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a18      	ldr	r2, [pc, #96]	@ (8006480 <HAL_DMA_IRQHandler+0x1f0>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d12f      	bne.n	8006484 <HAL_DMA_IRQHandler+0x1f4>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 0304 	and.w	r3, r3, #4
 800642e:	2b00      	cmp	r3, #0
 8006430:	bf14      	ite	ne
 8006432:	2301      	movne	r3, #1
 8006434:	2300      	moveq	r3, #0
 8006436:	b2db      	uxtb	r3, r3
 8006438:	e02e      	b.n	8006498 <HAL_DMA_IRQHandler+0x208>
 800643a:	bf00      	nop
 800643c:	24000000 	.word	0x24000000
 8006440:	1b4e81b5 	.word	0x1b4e81b5
 8006444:	40020010 	.word	0x40020010
 8006448:	40020028 	.word	0x40020028
 800644c:	40020040 	.word	0x40020040
 8006450:	40020058 	.word	0x40020058
 8006454:	40020070 	.word	0x40020070
 8006458:	40020088 	.word	0x40020088
 800645c:	400200a0 	.word	0x400200a0
 8006460:	400200b8 	.word	0x400200b8
 8006464:	40020410 	.word	0x40020410
 8006468:	40020428 	.word	0x40020428
 800646c:	40020440 	.word	0x40020440
 8006470:	40020458 	.word	0x40020458
 8006474:	40020470 	.word	0x40020470
 8006478:	40020488 	.word	0x40020488
 800647c:	400204a0 	.word	0x400204a0
 8006480:	400204b8 	.word	0x400204b8
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0308 	and.w	r3, r3, #8
 800648e:	2b00      	cmp	r3, #0
 8006490:	bf14      	ite	ne
 8006492:	2301      	movne	r3, #1
 8006494:	2300      	moveq	r3, #0
 8006496:	b2db      	uxtb	r3, r3
 8006498:	2b00      	cmp	r3, #0
 800649a:	d015      	beq.n	80064c8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f022 0204 	bic.w	r2, r2, #4
 80064aa:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064b0:	f003 031f 	and.w	r3, r3, #31
 80064b4:	2208      	movs	r2, #8
 80064b6:	409a      	lsls	r2, r3
 80064b8:	6a3b      	ldr	r3, [r7, #32]
 80064ba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c0:	f043 0201 	orr.w	r2, r3, #1
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064cc:	f003 031f 	and.w	r3, r3, #31
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	fa22 f303 	lsr.w	r3, r2, r3
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d06e      	beq.n	80065bc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a69      	ldr	r2, [pc, #420]	@ (8006688 <HAL_DMA_IRQHandler+0x3f8>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d04a      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a67      	ldr	r2, [pc, #412]	@ (800668c <HAL_DMA_IRQHandler+0x3fc>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d045      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a66      	ldr	r2, [pc, #408]	@ (8006690 <HAL_DMA_IRQHandler+0x400>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d040      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a64      	ldr	r2, [pc, #400]	@ (8006694 <HAL_DMA_IRQHandler+0x404>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d03b      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a63      	ldr	r2, [pc, #396]	@ (8006698 <HAL_DMA_IRQHandler+0x408>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d036      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a61      	ldr	r2, [pc, #388]	@ (800669c <HAL_DMA_IRQHandler+0x40c>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d031      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a60      	ldr	r2, [pc, #384]	@ (80066a0 <HAL_DMA_IRQHandler+0x410>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d02c      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a5e      	ldr	r2, [pc, #376]	@ (80066a4 <HAL_DMA_IRQHandler+0x414>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d027      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a5d      	ldr	r2, [pc, #372]	@ (80066a8 <HAL_DMA_IRQHandler+0x418>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d022      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a5b      	ldr	r2, [pc, #364]	@ (80066ac <HAL_DMA_IRQHandler+0x41c>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d01d      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a5a      	ldr	r2, [pc, #360]	@ (80066b0 <HAL_DMA_IRQHandler+0x420>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d018      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a58      	ldr	r2, [pc, #352]	@ (80066b4 <HAL_DMA_IRQHandler+0x424>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d013      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a57      	ldr	r2, [pc, #348]	@ (80066b8 <HAL_DMA_IRQHandler+0x428>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d00e      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a55      	ldr	r2, [pc, #340]	@ (80066bc <HAL_DMA_IRQHandler+0x42c>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d009      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a54      	ldr	r2, [pc, #336]	@ (80066c0 <HAL_DMA_IRQHandler+0x430>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d004      	beq.n	800657e <HAL_DMA_IRQHandler+0x2ee>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a52      	ldr	r2, [pc, #328]	@ (80066c4 <HAL_DMA_IRQHandler+0x434>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d10a      	bne.n	8006594 <HAL_DMA_IRQHandler+0x304>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	695b      	ldr	r3, [r3, #20]
 8006584:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006588:	2b00      	cmp	r3, #0
 800658a:	bf14      	ite	ne
 800658c:	2301      	movne	r3, #1
 800658e:	2300      	moveq	r3, #0
 8006590:	b2db      	uxtb	r3, r3
 8006592:	e003      	b.n	800659c <HAL_DMA_IRQHandler+0x30c>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	2300      	movs	r3, #0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d00d      	beq.n	80065bc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065a4:	f003 031f 	and.w	r3, r3, #31
 80065a8:	2201      	movs	r2, #1
 80065aa:	409a      	lsls	r2, r3
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065b4:	f043 0202 	orr.w	r2, r3, #2
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c0:	f003 031f 	and.w	r3, r3, #31
 80065c4:	2204      	movs	r2, #4
 80065c6:	409a      	lsls	r2, r3
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	4013      	ands	r3, r2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	f000 808f 	beq.w	80066f0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a2c      	ldr	r2, [pc, #176]	@ (8006688 <HAL_DMA_IRQHandler+0x3f8>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d04a      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a2a      	ldr	r2, [pc, #168]	@ (800668c <HAL_DMA_IRQHandler+0x3fc>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d045      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a29      	ldr	r2, [pc, #164]	@ (8006690 <HAL_DMA_IRQHandler+0x400>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d040      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	4a27      	ldr	r2, [pc, #156]	@ (8006694 <HAL_DMA_IRQHandler+0x404>)
 80065f6:	4293      	cmp	r3, r2
 80065f8:	d03b      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4a26      	ldr	r2, [pc, #152]	@ (8006698 <HAL_DMA_IRQHandler+0x408>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d036      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	4a24      	ldr	r2, [pc, #144]	@ (800669c <HAL_DMA_IRQHandler+0x40c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d031      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4a23      	ldr	r2, [pc, #140]	@ (80066a0 <HAL_DMA_IRQHandler+0x410>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d02c      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4a21      	ldr	r2, [pc, #132]	@ (80066a4 <HAL_DMA_IRQHandler+0x414>)
 800661e:	4293      	cmp	r3, r2
 8006620:	d027      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a20      	ldr	r2, [pc, #128]	@ (80066a8 <HAL_DMA_IRQHandler+0x418>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d022      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a1e      	ldr	r2, [pc, #120]	@ (80066ac <HAL_DMA_IRQHandler+0x41c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d01d      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a1d      	ldr	r2, [pc, #116]	@ (80066b0 <HAL_DMA_IRQHandler+0x420>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d018      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a1b      	ldr	r2, [pc, #108]	@ (80066b4 <HAL_DMA_IRQHandler+0x424>)
 8006646:	4293      	cmp	r3, r2
 8006648:	d013      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a1a      	ldr	r2, [pc, #104]	@ (80066b8 <HAL_DMA_IRQHandler+0x428>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d00e      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a18      	ldr	r2, [pc, #96]	@ (80066bc <HAL_DMA_IRQHandler+0x42c>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d009      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a17      	ldr	r2, [pc, #92]	@ (80066c0 <HAL_DMA_IRQHandler+0x430>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d004      	beq.n	8006672 <HAL_DMA_IRQHandler+0x3e2>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a15      	ldr	r2, [pc, #84]	@ (80066c4 <HAL_DMA_IRQHandler+0x434>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d12a      	bne.n	80066c8 <HAL_DMA_IRQHandler+0x438>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f003 0302 	and.w	r3, r3, #2
 800667c:	2b00      	cmp	r3, #0
 800667e:	bf14      	ite	ne
 8006680:	2301      	movne	r3, #1
 8006682:	2300      	moveq	r3, #0
 8006684:	b2db      	uxtb	r3, r3
 8006686:	e023      	b.n	80066d0 <HAL_DMA_IRQHandler+0x440>
 8006688:	40020010 	.word	0x40020010
 800668c:	40020028 	.word	0x40020028
 8006690:	40020040 	.word	0x40020040
 8006694:	40020058 	.word	0x40020058
 8006698:	40020070 	.word	0x40020070
 800669c:	40020088 	.word	0x40020088
 80066a0:	400200a0 	.word	0x400200a0
 80066a4:	400200b8 	.word	0x400200b8
 80066a8:	40020410 	.word	0x40020410
 80066ac:	40020428 	.word	0x40020428
 80066b0:	40020440 	.word	0x40020440
 80066b4:	40020458 	.word	0x40020458
 80066b8:	40020470 	.word	0x40020470
 80066bc:	40020488 	.word	0x40020488
 80066c0:	400204a0 	.word	0x400204a0
 80066c4:	400204b8 	.word	0x400204b8
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	2300      	movs	r3, #0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00d      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066d8:	f003 031f 	and.w	r3, r3, #31
 80066dc:	2204      	movs	r2, #4
 80066de:	409a      	lsls	r2, r3
 80066e0:	6a3b      	ldr	r3, [r7, #32]
 80066e2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066e8:	f043 0204 	orr.w	r2, r3, #4
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066f4:	f003 031f 	and.w	r3, r3, #31
 80066f8:	2210      	movs	r2, #16
 80066fa:	409a      	lsls	r2, r3
 80066fc:	69bb      	ldr	r3, [r7, #24]
 80066fe:	4013      	ands	r3, r2
 8006700:	2b00      	cmp	r3, #0
 8006702:	f000 80a6 	beq.w	8006852 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a85      	ldr	r2, [pc, #532]	@ (8006920 <HAL_DMA_IRQHandler+0x690>)
 800670c:	4293      	cmp	r3, r2
 800670e:	d04a      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a83      	ldr	r2, [pc, #524]	@ (8006924 <HAL_DMA_IRQHandler+0x694>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d045      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4a82      	ldr	r2, [pc, #520]	@ (8006928 <HAL_DMA_IRQHandler+0x698>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d040      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	4a80      	ldr	r2, [pc, #512]	@ (800692c <HAL_DMA_IRQHandler+0x69c>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d03b      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a7f      	ldr	r2, [pc, #508]	@ (8006930 <HAL_DMA_IRQHandler+0x6a0>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d036      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a7d      	ldr	r2, [pc, #500]	@ (8006934 <HAL_DMA_IRQHandler+0x6a4>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d031      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a7c      	ldr	r2, [pc, #496]	@ (8006938 <HAL_DMA_IRQHandler+0x6a8>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d02c      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4a7a      	ldr	r2, [pc, #488]	@ (800693c <HAL_DMA_IRQHandler+0x6ac>)
 8006752:	4293      	cmp	r3, r2
 8006754:	d027      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a79      	ldr	r2, [pc, #484]	@ (8006940 <HAL_DMA_IRQHandler+0x6b0>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d022      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4a77      	ldr	r2, [pc, #476]	@ (8006944 <HAL_DMA_IRQHandler+0x6b4>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d01d      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a76      	ldr	r2, [pc, #472]	@ (8006948 <HAL_DMA_IRQHandler+0x6b8>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d018      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a74      	ldr	r2, [pc, #464]	@ (800694c <HAL_DMA_IRQHandler+0x6bc>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d013      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a73      	ldr	r2, [pc, #460]	@ (8006950 <HAL_DMA_IRQHandler+0x6c0>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d00e      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a71      	ldr	r2, [pc, #452]	@ (8006954 <HAL_DMA_IRQHandler+0x6c4>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d009      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a70      	ldr	r2, [pc, #448]	@ (8006958 <HAL_DMA_IRQHandler+0x6c8>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d004      	beq.n	80067a6 <HAL_DMA_IRQHandler+0x516>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a6e      	ldr	r2, [pc, #440]	@ (800695c <HAL_DMA_IRQHandler+0x6cc>)
 80067a2:	4293      	cmp	r3, r2
 80067a4:	d10a      	bne.n	80067bc <HAL_DMA_IRQHandler+0x52c>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0308 	and.w	r3, r3, #8
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	bf14      	ite	ne
 80067b4:	2301      	movne	r3, #1
 80067b6:	2300      	moveq	r3, #0
 80067b8:	b2db      	uxtb	r3, r3
 80067ba:	e009      	b.n	80067d0 <HAL_DMA_IRQHandler+0x540>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0304 	and.w	r3, r3, #4
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	bf14      	ite	ne
 80067ca:	2301      	movne	r3, #1
 80067cc:	2300      	moveq	r3, #0
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d03e      	beq.n	8006852 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80067d8:	f003 031f 	and.w	r3, r3, #31
 80067dc:	2210      	movs	r2, #16
 80067de:	409a      	lsls	r2, r3
 80067e0:	6a3b      	ldr	r3, [r7, #32]
 80067e2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d018      	beq.n	8006824 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d108      	bne.n	8006812 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006804:	2b00      	cmp	r3, #0
 8006806:	d024      	beq.n	8006852 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	4798      	blx	r3
 8006810:	e01f      	b.n	8006852 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006816:	2b00      	cmp	r3, #0
 8006818:	d01b      	beq.n	8006852 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800681e:	6878      	ldr	r0, [r7, #4]
 8006820:	4798      	blx	r3
 8006822:	e016      	b.n	8006852 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800682e:	2b00      	cmp	r3, #0
 8006830:	d107      	bne.n	8006842 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f022 0208 	bic.w	r2, r2, #8
 8006840:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006846:	2b00      	cmp	r3, #0
 8006848:	d003      	beq.n	8006852 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006856:	f003 031f 	and.w	r3, r3, #31
 800685a:	2220      	movs	r2, #32
 800685c:	409a      	lsls	r2, r3
 800685e:	69bb      	ldr	r3, [r7, #24]
 8006860:	4013      	ands	r3, r2
 8006862:	2b00      	cmp	r3, #0
 8006864:	f000 8110 	beq.w	8006a88 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a2c      	ldr	r2, [pc, #176]	@ (8006920 <HAL_DMA_IRQHandler+0x690>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d04a      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a2b      	ldr	r2, [pc, #172]	@ (8006924 <HAL_DMA_IRQHandler+0x694>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d045      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a29      	ldr	r2, [pc, #164]	@ (8006928 <HAL_DMA_IRQHandler+0x698>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d040      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a28      	ldr	r2, [pc, #160]	@ (800692c <HAL_DMA_IRQHandler+0x69c>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d03b      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a26      	ldr	r2, [pc, #152]	@ (8006930 <HAL_DMA_IRQHandler+0x6a0>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d036      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a25      	ldr	r2, [pc, #148]	@ (8006934 <HAL_DMA_IRQHandler+0x6a4>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d031      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a23      	ldr	r2, [pc, #140]	@ (8006938 <HAL_DMA_IRQHandler+0x6a8>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d02c      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a22      	ldr	r2, [pc, #136]	@ (800693c <HAL_DMA_IRQHandler+0x6ac>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d027      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a20      	ldr	r2, [pc, #128]	@ (8006940 <HAL_DMA_IRQHandler+0x6b0>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d022      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006944 <HAL_DMA_IRQHandler+0x6b4>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d01d      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006948 <HAL_DMA_IRQHandler+0x6b8>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d018      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a1c      	ldr	r2, [pc, #112]	@ (800694c <HAL_DMA_IRQHandler+0x6bc>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d013      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a1a      	ldr	r2, [pc, #104]	@ (8006950 <HAL_DMA_IRQHandler+0x6c0>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d00e      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a19      	ldr	r2, [pc, #100]	@ (8006954 <HAL_DMA_IRQHandler+0x6c4>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d009      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a17      	ldr	r2, [pc, #92]	@ (8006958 <HAL_DMA_IRQHandler+0x6c8>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d004      	beq.n	8006908 <HAL_DMA_IRQHandler+0x678>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a16      	ldr	r2, [pc, #88]	@ (800695c <HAL_DMA_IRQHandler+0x6cc>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d12b      	bne.n	8006960 <HAL_DMA_IRQHandler+0x6d0>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0310 	and.w	r3, r3, #16
 8006912:	2b00      	cmp	r3, #0
 8006914:	bf14      	ite	ne
 8006916:	2301      	movne	r3, #1
 8006918:	2300      	moveq	r3, #0
 800691a:	b2db      	uxtb	r3, r3
 800691c:	e02a      	b.n	8006974 <HAL_DMA_IRQHandler+0x6e4>
 800691e:	bf00      	nop
 8006920:	40020010 	.word	0x40020010
 8006924:	40020028 	.word	0x40020028
 8006928:	40020040 	.word	0x40020040
 800692c:	40020058 	.word	0x40020058
 8006930:	40020070 	.word	0x40020070
 8006934:	40020088 	.word	0x40020088
 8006938:	400200a0 	.word	0x400200a0
 800693c:	400200b8 	.word	0x400200b8
 8006940:	40020410 	.word	0x40020410
 8006944:	40020428 	.word	0x40020428
 8006948:	40020440 	.word	0x40020440
 800694c:	40020458 	.word	0x40020458
 8006950:	40020470 	.word	0x40020470
 8006954:	40020488 	.word	0x40020488
 8006958:	400204a0 	.word	0x400204a0
 800695c:	400204b8 	.word	0x400204b8
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f003 0302 	and.w	r3, r3, #2
 800696a:	2b00      	cmp	r3, #0
 800696c:	bf14      	ite	ne
 800696e:	2301      	movne	r3, #1
 8006970:	2300      	moveq	r3, #0
 8006972:	b2db      	uxtb	r3, r3
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 8087 	beq.w	8006a88 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800697e:	f003 031f 	and.w	r3, r3, #31
 8006982:	2220      	movs	r2, #32
 8006984:	409a      	lsls	r2, r3
 8006986:	6a3b      	ldr	r3, [r7, #32]
 8006988:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006990:	b2db      	uxtb	r3, r3
 8006992:	2b04      	cmp	r3, #4
 8006994:	d139      	bne.n	8006a0a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f022 0216 	bic.w	r2, r2, #22
 80069a4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	695a      	ldr	r2, [r3, #20]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80069b4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d103      	bne.n	80069c6 <HAL_DMA_IRQHandler+0x736>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d007      	beq.n	80069d6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f022 0208 	bic.w	r2, r2, #8
 80069d4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069da:	f003 031f 	and.w	r3, r3, #31
 80069de:	223f      	movs	r2, #63	@ 0x3f
 80069e0:	409a      	lsls	r2, r3
 80069e2:	6a3b      	ldr	r3, [r7, #32]
 80069e4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2201      	movs	r2, #1
 80069ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	f000 834a 	beq.w	8007094 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	4798      	blx	r3
          }
          return;
 8006a08:	e344      	b.n	8007094 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d018      	beq.n	8006a4a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d108      	bne.n	8006a38 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d02c      	beq.n	8006a88 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	4798      	blx	r3
 8006a36:	e027      	b.n	8006a88 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d023      	beq.n	8006a88 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	4798      	blx	r3
 8006a48:	e01e      	b.n	8006a88 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d10f      	bne.n	8006a78 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	681a      	ldr	r2, [r3, #0]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f022 0210 	bic.w	r2, r2, #16
 8006a66:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d003      	beq.n	8006a88 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a84:	6878      	ldr	r0, [r7, #4]
 8006a86:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f000 8306 	beq.w	800709e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 8088 	beq.w	8006bb0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2204      	movs	r2, #4
 8006aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a7a      	ldr	r2, [pc, #488]	@ (8006c98 <HAL_DMA_IRQHandler+0xa08>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d04a      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a79      	ldr	r2, [pc, #484]	@ (8006c9c <HAL_DMA_IRQHandler+0xa0c>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d045      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a77      	ldr	r2, [pc, #476]	@ (8006ca0 <HAL_DMA_IRQHandler+0xa10>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d040      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a76      	ldr	r2, [pc, #472]	@ (8006ca4 <HAL_DMA_IRQHandler+0xa14>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d03b      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a74      	ldr	r2, [pc, #464]	@ (8006ca8 <HAL_DMA_IRQHandler+0xa18>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d036      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a73      	ldr	r2, [pc, #460]	@ (8006cac <HAL_DMA_IRQHandler+0xa1c>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d031      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a71      	ldr	r2, [pc, #452]	@ (8006cb0 <HAL_DMA_IRQHandler+0xa20>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d02c      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a70      	ldr	r2, [pc, #448]	@ (8006cb4 <HAL_DMA_IRQHandler+0xa24>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d027      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a6e      	ldr	r2, [pc, #440]	@ (8006cb8 <HAL_DMA_IRQHandler+0xa28>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d022      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a6d      	ldr	r2, [pc, #436]	@ (8006cbc <HAL_DMA_IRQHandler+0xa2c>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d01d      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a6b      	ldr	r2, [pc, #428]	@ (8006cc0 <HAL_DMA_IRQHandler+0xa30>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d018      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a6a      	ldr	r2, [pc, #424]	@ (8006cc4 <HAL_DMA_IRQHandler+0xa34>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d013      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a68      	ldr	r2, [pc, #416]	@ (8006cc8 <HAL_DMA_IRQHandler+0xa38>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00e      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a67      	ldr	r2, [pc, #412]	@ (8006ccc <HAL_DMA_IRQHandler+0xa3c>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d009      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a65      	ldr	r2, [pc, #404]	@ (8006cd0 <HAL_DMA_IRQHandler+0xa40>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d004      	beq.n	8006b48 <HAL_DMA_IRQHandler+0x8b8>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a64      	ldr	r2, [pc, #400]	@ (8006cd4 <HAL_DMA_IRQHandler+0xa44>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d108      	bne.n	8006b5a <HAL_DMA_IRQHandler+0x8ca>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f022 0201 	bic.w	r2, r2, #1
 8006b56:	601a      	str	r2, [r3, #0]
 8006b58:	e007      	b.n	8006b6a <HAL_DMA_IRQHandler+0x8da>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f022 0201 	bic.w	r2, r2, #1
 8006b68:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	60fb      	str	r3, [r7, #12]
 8006b70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d307      	bcc.n	8006b86 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f003 0301 	and.w	r3, r3, #1
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d1f2      	bne.n	8006b6a <HAL_DMA_IRQHandler+0x8da>
 8006b84:	e000      	b.n	8006b88 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8006b86:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f003 0301 	and.w	r3, r3, #1
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d004      	beq.n	8006ba0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2203      	movs	r2, #3
 8006b9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8006b9e:	e003      	b.n	8006ba8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2201      	movs	r2, #1
 8006ba4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	f000 8272 	beq.w	800709e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	4798      	blx	r3
 8006bc2:	e26c      	b.n	800709e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a43      	ldr	r2, [pc, #268]	@ (8006cd8 <HAL_DMA_IRQHandler+0xa48>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d022      	beq.n	8006c14 <HAL_DMA_IRQHandler+0x984>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a42      	ldr	r2, [pc, #264]	@ (8006cdc <HAL_DMA_IRQHandler+0xa4c>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d01d      	beq.n	8006c14 <HAL_DMA_IRQHandler+0x984>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a40      	ldr	r2, [pc, #256]	@ (8006ce0 <HAL_DMA_IRQHandler+0xa50>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d018      	beq.n	8006c14 <HAL_DMA_IRQHandler+0x984>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a3f      	ldr	r2, [pc, #252]	@ (8006ce4 <HAL_DMA_IRQHandler+0xa54>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d013      	beq.n	8006c14 <HAL_DMA_IRQHandler+0x984>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a3d      	ldr	r2, [pc, #244]	@ (8006ce8 <HAL_DMA_IRQHandler+0xa58>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d00e      	beq.n	8006c14 <HAL_DMA_IRQHandler+0x984>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a3c      	ldr	r2, [pc, #240]	@ (8006cec <HAL_DMA_IRQHandler+0xa5c>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d009      	beq.n	8006c14 <HAL_DMA_IRQHandler+0x984>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a3a      	ldr	r2, [pc, #232]	@ (8006cf0 <HAL_DMA_IRQHandler+0xa60>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d004      	beq.n	8006c14 <HAL_DMA_IRQHandler+0x984>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a39      	ldr	r2, [pc, #228]	@ (8006cf4 <HAL_DMA_IRQHandler+0xa64>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d101      	bne.n	8006c18 <HAL_DMA_IRQHandler+0x988>
 8006c14:	2301      	movs	r3, #1
 8006c16:	e000      	b.n	8006c1a <HAL_DMA_IRQHandler+0x98a>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f000 823f 	beq.w	800709e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c2c:	f003 031f 	and.w	r3, r3, #31
 8006c30:	2204      	movs	r2, #4
 8006c32:	409a      	lsls	r2, r3
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	4013      	ands	r3, r2
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	f000 80cd 	beq.w	8006dd8 <HAL_DMA_IRQHandler+0xb48>
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	f003 0304 	and.w	r3, r3, #4
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 80c7 	beq.w	8006dd8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c4e:	f003 031f 	and.w	r3, r3, #31
 8006c52:	2204      	movs	r2, #4
 8006c54:	409a      	lsls	r2, r3
 8006c56:	69fb      	ldr	r3, [r7, #28]
 8006c58:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d049      	beq.n	8006cf8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006c64:	693b      	ldr	r3, [r7, #16]
 8006c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d109      	bne.n	8006c82 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	f000 8210 	beq.w	8007098 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c80:	e20a      	b.n	8007098 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 8206 	beq.w	8007098 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c90:	6878      	ldr	r0, [r7, #4]
 8006c92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c94:	e200      	b.n	8007098 <HAL_DMA_IRQHandler+0xe08>
 8006c96:	bf00      	nop
 8006c98:	40020010 	.word	0x40020010
 8006c9c:	40020028 	.word	0x40020028
 8006ca0:	40020040 	.word	0x40020040
 8006ca4:	40020058 	.word	0x40020058
 8006ca8:	40020070 	.word	0x40020070
 8006cac:	40020088 	.word	0x40020088
 8006cb0:	400200a0 	.word	0x400200a0
 8006cb4:	400200b8 	.word	0x400200b8
 8006cb8:	40020410 	.word	0x40020410
 8006cbc:	40020428 	.word	0x40020428
 8006cc0:	40020440 	.word	0x40020440
 8006cc4:	40020458 	.word	0x40020458
 8006cc8:	40020470 	.word	0x40020470
 8006ccc:	40020488 	.word	0x40020488
 8006cd0:	400204a0 	.word	0x400204a0
 8006cd4:	400204b8 	.word	0x400204b8
 8006cd8:	58025408 	.word	0x58025408
 8006cdc:	5802541c 	.word	0x5802541c
 8006ce0:	58025430 	.word	0x58025430
 8006ce4:	58025444 	.word	0x58025444
 8006ce8:	58025458 	.word	0x58025458
 8006cec:	5802546c 	.word	0x5802546c
 8006cf0:	58025480 	.word	0x58025480
 8006cf4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	f003 0320 	and.w	r3, r3, #32
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d160      	bne.n	8006dc4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a7f      	ldr	r2, [pc, #508]	@ (8006f04 <HAL_DMA_IRQHandler+0xc74>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d04a      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a7d      	ldr	r2, [pc, #500]	@ (8006f08 <HAL_DMA_IRQHandler+0xc78>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d045      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a7c      	ldr	r2, [pc, #496]	@ (8006f0c <HAL_DMA_IRQHandler+0xc7c>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d040      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a7a      	ldr	r2, [pc, #488]	@ (8006f10 <HAL_DMA_IRQHandler+0xc80>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d03b      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a79      	ldr	r2, [pc, #484]	@ (8006f14 <HAL_DMA_IRQHandler+0xc84>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d036      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a77      	ldr	r2, [pc, #476]	@ (8006f18 <HAL_DMA_IRQHandler+0xc88>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d031      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a76      	ldr	r2, [pc, #472]	@ (8006f1c <HAL_DMA_IRQHandler+0xc8c>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d02c      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a74      	ldr	r2, [pc, #464]	@ (8006f20 <HAL_DMA_IRQHandler+0xc90>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d027      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a73      	ldr	r2, [pc, #460]	@ (8006f24 <HAL_DMA_IRQHandler+0xc94>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d022      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a71      	ldr	r2, [pc, #452]	@ (8006f28 <HAL_DMA_IRQHandler+0xc98>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d01d      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a70      	ldr	r2, [pc, #448]	@ (8006f2c <HAL_DMA_IRQHandler+0xc9c>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d018      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a6e      	ldr	r2, [pc, #440]	@ (8006f30 <HAL_DMA_IRQHandler+0xca0>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d013      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a6d      	ldr	r2, [pc, #436]	@ (8006f34 <HAL_DMA_IRQHandler+0xca4>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d00e      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a6b      	ldr	r2, [pc, #428]	@ (8006f38 <HAL_DMA_IRQHandler+0xca8>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d009      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a6a      	ldr	r2, [pc, #424]	@ (8006f3c <HAL_DMA_IRQHandler+0xcac>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d004      	beq.n	8006da2 <HAL_DMA_IRQHandler+0xb12>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a68      	ldr	r2, [pc, #416]	@ (8006f40 <HAL_DMA_IRQHandler+0xcb0>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d108      	bne.n	8006db4 <HAL_DMA_IRQHandler+0xb24>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0208 	bic.w	r2, r2, #8
 8006db0:	601a      	str	r2, [r3, #0]
 8006db2:	e007      	b.n	8006dc4 <HAL_DMA_IRQHandler+0xb34>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f022 0204 	bic.w	r2, r2, #4
 8006dc2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	f000 8165 	beq.w	8007098 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006dd6:	e15f      	b.n	8007098 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006ddc:	f003 031f 	and.w	r3, r3, #31
 8006de0:	2202      	movs	r2, #2
 8006de2:	409a      	lsls	r2, r3
 8006de4:	697b      	ldr	r3, [r7, #20]
 8006de6:	4013      	ands	r3, r2
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	f000 80c5 	beq.w	8006f78 <HAL_DMA_IRQHandler+0xce8>
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	f003 0302 	and.w	r3, r3, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f000 80bf 	beq.w	8006f78 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dfe:	f003 031f 	and.w	r3, r3, #31
 8006e02:	2202      	movs	r2, #2
 8006e04:	409a      	lsls	r2, r3
 8006e06:	69fb      	ldr	r3, [r7, #28]
 8006e08:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e0a:	693b      	ldr	r3, [r7, #16]
 8006e0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d018      	beq.n	8006e46 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d109      	bne.n	8006e32 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f000 813a 	beq.w	800709c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e2c:	6878      	ldr	r0, [r7, #4]
 8006e2e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e30:	e134      	b.n	800709c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	f000 8130 	beq.w	800709c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006e44:	e12a      	b.n	800709c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	f003 0320 	and.w	r3, r3, #32
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f040 8089 	bne.w	8006f64 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a2b      	ldr	r2, [pc, #172]	@ (8006f04 <HAL_DMA_IRQHandler+0xc74>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d04a      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a29      	ldr	r2, [pc, #164]	@ (8006f08 <HAL_DMA_IRQHandler+0xc78>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d045      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a28      	ldr	r2, [pc, #160]	@ (8006f0c <HAL_DMA_IRQHandler+0xc7c>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d040      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a26      	ldr	r2, [pc, #152]	@ (8006f10 <HAL_DMA_IRQHandler+0xc80>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d03b      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a25      	ldr	r2, [pc, #148]	@ (8006f14 <HAL_DMA_IRQHandler+0xc84>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d036      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a23      	ldr	r2, [pc, #140]	@ (8006f18 <HAL_DMA_IRQHandler+0xc88>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d031      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a22      	ldr	r2, [pc, #136]	@ (8006f1c <HAL_DMA_IRQHandler+0xc8c>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d02c      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a20      	ldr	r2, [pc, #128]	@ (8006f20 <HAL_DMA_IRQHandler+0xc90>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d027      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a1f      	ldr	r2, [pc, #124]	@ (8006f24 <HAL_DMA_IRQHandler+0xc94>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d022      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006f28 <HAL_DMA_IRQHandler+0xc98>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d01d      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a1c      	ldr	r2, [pc, #112]	@ (8006f2c <HAL_DMA_IRQHandler+0xc9c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d018      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a1a      	ldr	r2, [pc, #104]	@ (8006f30 <HAL_DMA_IRQHandler+0xca0>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d013      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a19      	ldr	r2, [pc, #100]	@ (8006f34 <HAL_DMA_IRQHandler+0xca4>)
 8006ed0:	4293      	cmp	r3, r2
 8006ed2:	d00e      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	4a17      	ldr	r2, [pc, #92]	@ (8006f38 <HAL_DMA_IRQHandler+0xca8>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d009      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	4a16      	ldr	r2, [pc, #88]	@ (8006f3c <HAL_DMA_IRQHandler+0xcac>)
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	d004      	beq.n	8006ef2 <HAL_DMA_IRQHandler+0xc62>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a14      	ldr	r2, [pc, #80]	@ (8006f40 <HAL_DMA_IRQHandler+0xcb0>)
 8006eee:	4293      	cmp	r3, r2
 8006ef0:	d128      	bne.n	8006f44 <HAL_DMA_IRQHandler+0xcb4>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	681a      	ldr	r2, [r3, #0]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f022 0214 	bic.w	r2, r2, #20
 8006f00:	601a      	str	r2, [r3, #0]
 8006f02:	e027      	b.n	8006f54 <HAL_DMA_IRQHandler+0xcc4>
 8006f04:	40020010 	.word	0x40020010
 8006f08:	40020028 	.word	0x40020028
 8006f0c:	40020040 	.word	0x40020040
 8006f10:	40020058 	.word	0x40020058
 8006f14:	40020070 	.word	0x40020070
 8006f18:	40020088 	.word	0x40020088
 8006f1c:	400200a0 	.word	0x400200a0
 8006f20:	400200b8 	.word	0x400200b8
 8006f24:	40020410 	.word	0x40020410
 8006f28:	40020428 	.word	0x40020428
 8006f2c:	40020440 	.word	0x40020440
 8006f30:	40020458 	.word	0x40020458
 8006f34:	40020470 	.word	0x40020470
 8006f38:	40020488 	.word	0x40020488
 8006f3c:	400204a0 	.word	0x400204a0
 8006f40:	400204b8 	.word	0x400204b8
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f022 020a 	bic.w	r2, r2, #10
 8006f52:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	f000 8097 	beq.w	800709c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006f76:	e091      	b.n	800709c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f7c:	f003 031f 	and.w	r3, r3, #31
 8006f80:	2208      	movs	r2, #8
 8006f82:	409a      	lsls	r2, r3
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	4013      	ands	r3, r2
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f000 8088 	beq.w	800709e <HAL_DMA_IRQHandler+0xe0e>
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	f003 0308 	and.w	r3, r3, #8
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f000 8082 	beq.w	800709e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a41      	ldr	r2, [pc, #260]	@ (80070a4 <HAL_DMA_IRQHandler+0xe14>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d04a      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a3f      	ldr	r2, [pc, #252]	@ (80070a8 <HAL_DMA_IRQHandler+0xe18>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d045      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a3e      	ldr	r2, [pc, #248]	@ (80070ac <HAL_DMA_IRQHandler+0xe1c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d040      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a3c      	ldr	r2, [pc, #240]	@ (80070b0 <HAL_DMA_IRQHandler+0xe20>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d03b      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a3b      	ldr	r2, [pc, #236]	@ (80070b4 <HAL_DMA_IRQHandler+0xe24>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d036      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a39      	ldr	r2, [pc, #228]	@ (80070b8 <HAL_DMA_IRQHandler+0xe28>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d031      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a38      	ldr	r2, [pc, #224]	@ (80070bc <HAL_DMA_IRQHandler+0xe2c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d02c      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a36      	ldr	r2, [pc, #216]	@ (80070c0 <HAL_DMA_IRQHandler+0xe30>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d027      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a35      	ldr	r2, [pc, #212]	@ (80070c4 <HAL_DMA_IRQHandler+0xe34>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d022      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a33      	ldr	r2, [pc, #204]	@ (80070c8 <HAL_DMA_IRQHandler+0xe38>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d01d      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a32      	ldr	r2, [pc, #200]	@ (80070cc <HAL_DMA_IRQHandler+0xe3c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d018      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a30      	ldr	r2, [pc, #192]	@ (80070d0 <HAL_DMA_IRQHandler+0xe40>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d013      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a2f      	ldr	r2, [pc, #188]	@ (80070d4 <HAL_DMA_IRQHandler+0xe44>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d00e      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a2d      	ldr	r2, [pc, #180]	@ (80070d8 <HAL_DMA_IRQHandler+0xe48>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d009      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a2c      	ldr	r2, [pc, #176]	@ (80070dc <HAL_DMA_IRQHandler+0xe4c>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d004      	beq.n	800703a <HAL_DMA_IRQHandler+0xdaa>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a2a      	ldr	r2, [pc, #168]	@ (80070e0 <HAL_DMA_IRQHandler+0xe50>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d108      	bne.n	800704c <HAL_DMA_IRQHandler+0xdbc>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	681a      	ldr	r2, [r3, #0]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f022 021c 	bic.w	r2, r2, #28
 8007048:	601a      	str	r2, [r3, #0]
 800704a:	e007      	b.n	800705c <HAL_DMA_IRQHandler+0xdcc>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f022 020e 	bic.w	r2, r2, #14
 800705a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007060:	f003 031f 	and.w	r3, r3, #31
 8007064:	2201      	movs	r2, #1
 8007066:	409a      	lsls	r2, r3
 8007068:	69fb      	ldr	r3, [r7, #28]
 800706a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2201      	movs	r2, #1
 8007076:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007086:	2b00      	cmp	r3, #0
 8007088:	d009      	beq.n	800709e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	4798      	blx	r3
 8007092:	e004      	b.n	800709e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007094:	bf00      	nop
 8007096:	e002      	b.n	800709e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007098:	bf00      	nop
 800709a:	e000      	b.n	800709e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800709c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800709e:	3728      	adds	r7, #40	@ 0x28
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	40020010 	.word	0x40020010
 80070a8:	40020028 	.word	0x40020028
 80070ac:	40020040 	.word	0x40020040
 80070b0:	40020058 	.word	0x40020058
 80070b4:	40020070 	.word	0x40020070
 80070b8:	40020088 	.word	0x40020088
 80070bc:	400200a0 	.word	0x400200a0
 80070c0:	400200b8 	.word	0x400200b8
 80070c4:	40020410 	.word	0x40020410
 80070c8:	40020428 	.word	0x40020428
 80070cc:	40020440 	.word	0x40020440
 80070d0:	40020458 	.word	0x40020458
 80070d4:	40020470 	.word	0x40020470
 80070d8:	40020488 	.word	0x40020488
 80070dc:	400204a0 	.word	0x400204a0
 80070e0:	400204b8 	.word	0x400204b8

080070e4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b087      	sub	sp, #28
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
 80070f0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070f6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070fc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a7f      	ldr	r2, [pc, #508]	@ (8007300 <DMA_SetConfig+0x21c>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d072      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	4a7d      	ldr	r2, [pc, #500]	@ (8007304 <DMA_SetConfig+0x220>)
 800710e:	4293      	cmp	r3, r2
 8007110:	d06d      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	4a7c      	ldr	r2, [pc, #496]	@ (8007308 <DMA_SetConfig+0x224>)
 8007118:	4293      	cmp	r3, r2
 800711a:	d068      	beq.n	80071ee <DMA_SetConfig+0x10a>
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	4a7a      	ldr	r2, [pc, #488]	@ (800730c <DMA_SetConfig+0x228>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d063      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	4a79      	ldr	r2, [pc, #484]	@ (8007310 <DMA_SetConfig+0x22c>)
 800712c:	4293      	cmp	r3, r2
 800712e:	d05e      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4a77      	ldr	r2, [pc, #476]	@ (8007314 <DMA_SetConfig+0x230>)
 8007136:	4293      	cmp	r3, r2
 8007138:	d059      	beq.n	80071ee <DMA_SetConfig+0x10a>
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a76      	ldr	r2, [pc, #472]	@ (8007318 <DMA_SetConfig+0x234>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d054      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a74      	ldr	r2, [pc, #464]	@ (800731c <DMA_SetConfig+0x238>)
 800714a:	4293      	cmp	r3, r2
 800714c:	d04f      	beq.n	80071ee <DMA_SetConfig+0x10a>
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a73      	ldr	r2, [pc, #460]	@ (8007320 <DMA_SetConfig+0x23c>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d04a      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a71      	ldr	r2, [pc, #452]	@ (8007324 <DMA_SetConfig+0x240>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d045      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	4a70      	ldr	r2, [pc, #448]	@ (8007328 <DMA_SetConfig+0x244>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d040      	beq.n	80071ee <DMA_SetConfig+0x10a>
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a6e      	ldr	r2, [pc, #440]	@ (800732c <DMA_SetConfig+0x248>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d03b      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4a6d      	ldr	r2, [pc, #436]	@ (8007330 <DMA_SetConfig+0x24c>)
 800717c:	4293      	cmp	r3, r2
 800717e:	d036      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a6b      	ldr	r2, [pc, #428]	@ (8007334 <DMA_SetConfig+0x250>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d031      	beq.n	80071ee <DMA_SetConfig+0x10a>
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a6a      	ldr	r2, [pc, #424]	@ (8007338 <DMA_SetConfig+0x254>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d02c      	beq.n	80071ee <DMA_SetConfig+0x10a>
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a68      	ldr	r2, [pc, #416]	@ (800733c <DMA_SetConfig+0x258>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d027      	beq.n	80071ee <DMA_SetConfig+0x10a>
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a67      	ldr	r2, [pc, #412]	@ (8007340 <DMA_SetConfig+0x25c>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d022      	beq.n	80071ee <DMA_SetConfig+0x10a>
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4a65      	ldr	r2, [pc, #404]	@ (8007344 <DMA_SetConfig+0x260>)
 80071ae:	4293      	cmp	r3, r2
 80071b0:	d01d      	beq.n	80071ee <DMA_SetConfig+0x10a>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a64      	ldr	r2, [pc, #400]	@ (8007348 <DMA_SetConfig+0x264>)
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d018      	beq.n	80071ee <DMA_SetConfig+0x10a>
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a62      	ldr	r2, [pc, #392]	@ (800734c <DMA_SetConfig+0x268>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d013      	beq.n	80071ee <DMA_SetConfig+0x10a>
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a61      	ldr	r2, [pc, #388]	@ (8007350 <DMA_SetConfig+0x26c>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d00e      	beq.n	80071ee <DMA_SetConfig+0x10a>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a5f      	ldr	r2, [pc, #380]	@ (8007354 <DMA_SetConfig+0x270>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d009      	beq.n	80071ee <DMA_SetConfig+0x10a>
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4a5e      	ldr	r2, [pc, #376]	@ (8007358 <DMA_SetConfig+0x274>)
 80071e0:	4293      	cmp	r3, r2
 80071e2:	d004      	beq.n	80071ee <DMA_SetConfig+0x10a>
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a5c      	ldr	r2, [pc, #368]	@ (800735c <DMA_SetConfig+0x278>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d101      	bne.n	80071f2 <DMA_SetConfig+0x10e>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e000      	b.n	80071f4 <DMA_SetConfig+0x110>
 80071f2:	2300      	movs	r3, #0
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00d      	beq.n	8007214 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071fc:	68fa      	ldr	r2, [r7, #12]
 80071fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007200:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007206:	2b00      	cmp	r3, #0
 8007208:	d004      	beq.n	8007214 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007212:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a39      	ldr	r2, [pc, #228]	@ (8007300 <DMA_SetConfig+0x21c>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d04a      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a38      	ldr	r2, [pc, #224]	@ (8007304 <DMA_SetConfig+0x220>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d045      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a36      	ldr	r2, [pc, #216]	@ (8007308 <DMA_SetConfig+0x224>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d040      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a35      	ldr	r2, [pc, #212]	@ (800730c <DMA_SetConfig+0x228>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d03b      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a33      	ldr	r2, [pc, #204]	@ (8007310 <DMA_SetConfig+0x22c>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d036      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a32      	ldr	r2, [pc, #200]	@ (8007314 <DMA_SetConfig+0x230>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d031      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a30      	ldr	r2, [pc, #192]	@ (8007318 <DMA_SetConfig+0x234>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d02c      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a2f      	ldr	r2, [pc, #188]	@ (800731c <DMA_SetConfig+0x238>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d027      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a2d      	ldr	r2, [pc, #180]	@ (8007320 <DMA_SetConfig+0x23c>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d022      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a2c      	ldr	r2, [pc, #176]	@ (8007324 <DMA_SetConfig+0x240>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d01d      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a2a      	ldr	r2, [pc, #168]	@ (8007328 <DMA_SetConfig+0x244>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d018      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a29      	ldr	r2, [pc, #164]	@ (800732c <DMA_SetConfig+0x248>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d013      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a27      	ldr	r2, [pc, #156]	@ (8007330 <DMA_SetConfig+0x24c>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d00e      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a26      	ldr	r2, [pc, #152]	@ (8007334 <DMA_SetConfig+0x250>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d009      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a24      	ldr	r2, [pc, #144]	@ (8007338 <DMA_SetConfig+0x254>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d004      	beq.n	80072b4 <DMA_SetConfig+0x1d0>
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a23      	ldr	r2, [pc, #140]	@ (800733c <DMA_SetConfig+0x258>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d101      	bne.n	80072b8 <DMA_SetConfig+0x1d4>
 80072b4:	2301      	movs	r3, #1
 80072b6:	e000      	b.n	80072ba <DMA_SetConfig+0x1d6>
 80072b8:	2300      	movs	r3, #0
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d059      	beq.n	8007372 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072c2:	f003 031f 	and.w	r3, r3, #31
 80072c6:	223f      	movs	r2, #63	@ 0x3f
 80072c8:	409a      	lsls	r2, r3
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80072dc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	683a      	ldr	r2, [r7, #0]
 80072e4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	2b40      	cmp	r3, #64	@ 0x40
 80072ec:	d138      	bne.n	8007360 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	687a      	ldr	r2, [r7, #4]
 80072f4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	68ba      	ldr	r2, [r7, #8]
 80072fc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80072fe:	e086      	b.n	800740e <DMA_SetConfig+0x32a>
 8007300:	40020010 	.word	0x40020010
 8007304:	40020028 	.word	0x40020028
 8007308:	40020040 	.word	0x40020040
 800730c:	40020058 	.word	0x40020058
 8007310:	40020070 	.word	0x40020070
 8007314:	40020088 	.word	0x40020088
 8007318:	400200a0 	.word	0x400200a0
 800731c:	400200b8 	.word	0x400200b8
 8007320:	40020410 	.word	0x40020410
 8007324:	40020428 	.word	0x40020428
 8007328:	40020440 	.word	0x40020440
 800732c:	40020458 	.word	0x40020458
 8007330:	40020470 	.word	0x40020470
 8007334:	40020488 	.word	0x40020488
 8007338:	400204a0 	.word	0x400204a0
 800733c:	400204b8 	.word	0x400204b8
 8007340:	58025408 	.word	0x58025408
 8007344:	5802541c 	.word	0x5802541c
 8007348:	58025430 	.word	0x58025430
 800734c:	58025444 	.word	0x58025444
 8007350:	58025458 	.word	0x58025458
 8007354:	5802546c 	.word	0x5802546c
 8007358:	58025480 	.word	0x58025480
 800735c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	68ba      	ldr	r2, [r7, #8]
 8007366:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	687a      	ldr	r2, [r7, #4]
 800736e:	60da      	str	r2, [r3, #12]
}
 8007370:	e04d      	b.n	800740e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a29      	ldr	r2, [pc, #164]	@ (800741c <DMA_SetConfig+0x338>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d022      	beq.n	80073c2 <DMA_SetConfig+0x2de>
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a27      	ldr	r2, [pc, #156]	@ (8007420 <DMA_SetConfig+0x33c>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d01d      	beq.n	80073c2 <DMA_SetConfig+0x2de>
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a26      	ldr	r2, [pc, #152]	@ (8007424 <DMA_SetConfig+0x340>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d018      	beq.n	80073c2 <DMA_SetConfig+0x2de>
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a24      	ldr	r2, [pc, #144]	@ (8007428 <DMA_SetConfig+0x344>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d013      	beq.n	80073c2 <DMA_SetConfig+0x2de>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a23      	ldr	r2, [pc, #140]	@ (800742c <DMA_SetConfig+0x348>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d00e      	beq.n	80073c2 <DMA_SetConfig+0x2de>
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a21      	ldr	r2, [pc, #132]	@ (8007430 <DMA_SetConfig+0x34c>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d009      	beq.n	80073c2 <DMA_SetConfig+0x2de>
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a20      	ldr	r2, [pc, #128]	@ (8007434 <DMA_SetConfig+0x350>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d004      	beq.n	80073c2 <DMA_SetConfig+0x2de>
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a1e      	ldr	r2, [pc, #120]	@ (8007438 <DMA_SetConfig+0x354>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d101      	bne.n	80073c6 <DMA_SetConfig+0x2e2>
 80073c2:	2301      	movs	r3, #1
 80073c4:	e000      	b.n	80073c8 <DMA_SetConfig+0x2e4>
 80073c6:	2300      	movs	r3, #0
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d020      	beq.n	800740e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073d0:	f003 031f 	and.w	r3, r3, #31
 80073d4:	2201      	movs	r2, #1
 80073d6:	409a      	lsls	r2, r3
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	683a      	ldr	r2, [r7, #0]
 80073e2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	689b      	ldr	r3, [r3, #8]
 80073e8:	2b40      	cmp	r3, #64	@ 0x40
 80073ea:	d108      	bne.n	80073fe <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	60da      	str	r2, [r3, #12]
}
 80073fc:	e007      	b.n	800740e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	60da      	str	r2, [r3, #12]
}
 800740e:	bf00      	nop
 8007410:	371c      	adds	r7, #28
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	58025408 	.word	0x58025408
 8007420:	5802541c 	.word	0x5802541c
 8007424:	58025430 	.word	0x58025430
 8007428:	58025444 	.word	0x58025444
 800742c:	58025458 	.word	0x58025458
 8007430:	5802546c 	.word	0x5802546c
 8007434:	58025480 	.word	0x58025480
 8007438:	58025494 	.word	0x58025494

0800743c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800743c:	b480      	push	{r7}
 800743e:	b085      	sub	sp, #20
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a42      	ldr	r2, [pc, #264]	@ (8007554 <DMA_CalcBaseAndBitshift+0x118>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d04a      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a41      	ldr	r2, [pc, #260]	@ (8007558 <DMA_CalcBaseAndBitshift+0x11c>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d045      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a3f      	ldr	r2, [pc, #252]	@ (800755c <DMA_CalcBaseAndBitshift+0x120>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d040      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a3e      	ldr	r2, [pc, #248]	@ (8007560 <DMA_CalcBaseAndBitshift+0x124>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d03b      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a3c      	ldr	r2, [pc, #240]	@ (8007564 <DMA_CalcBaseAndBitshift+0x128>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d036      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a3b      	ldr	r2, [pc, #236]	@ (8007568 <DMA_CalcBaseAndBitshift+0x12c>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d031      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a39      	ldr	r2, [pc, #228]	@ (800756c <DMA_CalcBaseAndBitshift+0x130>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d02c      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a38      	ldr	r2, [pc, #224]	@ (8007570 <DMA_CalcBaseAndBitshift+0x134>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d027      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a36      	ldr	r2, [pc, #216]	@ (8007574 <DMA_CalcBaseAndBitshift+0x138>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d022      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a35      	ldr	r2, [pc, #212]	@ (8007578 <DMA_CalcBaseAndBitshift+0x13c>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d01d      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a33      	ldr	r2, [pc, #204]	@ (800757c <DMA_CalcBaseAndBitshift+0x140>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d018      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a32      	ldr	r2, [pc, #200]	@ (8007580 <DMA_CalcBaseAndBitshift+0x144>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d013      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a30      	ldr	r2, [pc, #192]	@ (8007584 <DMA_CalcBaseAndBitshift+0x148>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d00e      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a2f      	ldr	r2, [pc, #188]	@ (8007588 <DMA_CalcBaseAndBitshift+0x14c>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d009      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a2d      	ldr	r2, [pc, #180]	@ (800758c <DMA_CalcBaseAndBitshift+0x150>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d004      	beq.n	80074e4 <DMA_CalcBaseAndBitshift+0xa8>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a2c      	ldr	r2, [pc, #176]	@ (8007590 <DMA_CalcBaseAndBitshift+0x154>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d101      	bne.n	80074e8 <DMA_CalcBaseAndBitshift+0xac>
 80074e4:	2301      	movs	r3, #1
 80074e6:	e000      	b.n	80074ea <DMA_CalcBaseAndBitshift+0xae>
 80074e8:	2300      	movs	r3, #0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d024      	beq.n	8007538 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	3b10      	subs	r3, #16
 80074f6:	4a27      	ldr	r2, [pc, #156]	@ (8007594 <DMA_CalcBaseAndBitshift+0x158>)
 80074f8:	fba2 2303 	umull	r2, r3, r2, r3
 80074fc:	091b      	lsrs	r3, r3, #4
 80074fe:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f003 0307 	and.w	r3, r3, #7
 8007506:	4a24      	ldr	r2, [pc, #144]	@ (8007598 <DMA_CalcBaseAndBitshift+0x15c>)
 8007508:	5cd3      	ldrb	r3, [r2, r3]
 800750a:	461a      	mov	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2b03      	cmp	r3, #3
 8007514:	d908      	bls.n	8007528 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	461a      	mov	r2, r3
 800751c:	4b1f      	ldr	r3, [pc, #124]	@ (800759c <DMA_CalcBaseAndBitshift+0x160>)
 800751e:	4013      	ands	r3, r2
 8007520:	1d1a      	adds	r2, r3, #4
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	659a      	str	r2, [r3, #88]	@ 0x58
 8007526:	e00d      	b.n	8007544 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	461a      	mov	r2, r3
 800752e:	4b1b      	ldr	r3, [pc, #108]	@ (800759c <DMA_CalcBaseAndBitshift+0x160>)
 8007530:	4013      	ands	r3, r2
 8007532:	687a      	ldr	r2, [r7, #4]
 8007534:	6593      	str	r3, [r2, #88]	@ 0x58
 8007536:	e005      	b.n	8007544 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007548:	4618      	mov	r0, r3
 800754a:	3714      	adds	r7, #20
 800754c:	46bd      	mov	sp, r7
 800754e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007552:	4770      	bx	lr
 8007554:	40020010 	.word	0x40020010
 8007558:	40020028 	.word	0x40020028
 800755c:	40020040 	.word	0x40020040
 8007560:	40020058 	.word	0x40020058
 8007564:	40020070 	.word	0x40020070
 8007568:	40020088 	.word	0x40020088
 800756c:	400200a0 	.word	0x400200a0
 8007570:	400200b8 	.word	0x400200b8
 8007574:	40020410 	.word	0x40020410
 8007578:	40020428 	.word	0x40020428
 800757c:	40020440 	.word	0x40020440
 8007580:	40020458 	.word	0x40020458
 8007584:	40020470 	.word	0x40020470
 8007588:	40020488 	.word	0x40020488
 800758c:	400204a0 	.word	0x400204a0
 8007590:	400204b8 	.word	0x400204b8
 8007594:	aaaaaaab 	.word	0xaaaaaaab
 8007598:	0801d0b0 	.word	0x0801d0b0
 800759c:	fffffc00 	.word	0xfffffc00

080075a0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80075a8:	2300      	movs	r3, #0
 80075aa:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	699b      	ldr	r3, [r3, #24]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d120      	bne.n	80075f6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075b8:	2b03      	cmp	r3, #3
 80075ba:	d858      	bhi.n	800766e <DMA_CheckFifoParam+0xce>
 80075bc:	a201      	add	r2, pc, #4	@ (adr r2, 80075c4 <DMA_CheckFifoParam+0x24>)
 80075be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c2:	bf00      	nop
 80075c4:	080075d5 	.word	0x080075d5
 80075c8:	080075e7 	.word	0x080075e7
 80075cc:	080075d5 	.word	0x080075d5
 80075d0:	0800766f 	.word	0x0800766f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d048      	beq.n	8007672 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80075e0:	2301      	movs	r3, #1
 80075e2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075e4:	e045      	b.n	8007672 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80075ee:	d142      	bne.n	8007676 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80075f0:	2301      	movs	r3, #1
 80075f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80075f4:	e03f      	b.n	8007676 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075fe:	d123      	bne.n	8007648 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007604:	2b03      	cmp	r3, #3
 8007606:	d838      	bhi.n	800767a <DMA_CheckFifoParam+0xda>
 8007608:	a201      	add	r2, pc, #4	@ (adr r2, 8007610 <DMA_CheckFifoParam+0x70>)
 800760a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800760e:	bf00      	nop
 8007610:	08007621 	.word	0x08007621
 8007614:	08007627 	.word	0x08007627
 8007618:	08007621 	.word	0x08007621
 800761c:	08007639 	.word	0x08007639
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	73fb      	strb	r3, [r7, #15]
        break;
 8007624:	e030      	b.n	8007688 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800762a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d025      	beq.n	800767e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007632:	2301      	movs	r3, #1
 8007634:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007636:	e022      	b.n	800767e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800763c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8007640:	d11f      	bne.n	8007682 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007646:	e01c      	b.n	8007682 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800764c:	2b02      	cmp	r3, #2
 800764e:	d902      	bls.n	8007656 <DMA_CheckFifoParam+0xb6>
 8007650:	2b03      	cmp	r3, #3
 8007652:	d003      	beq.n	800765c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007654:	e018      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	73fb      	strb	r3, [r7, #15]
        break;
 800765a:	e015      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007660:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00e      	beq.n	8007686 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007668:	2301      	movs	r3, #1
 800766a:	73fb      	strb	r3, [r7, #15]
    break;
 800766c:	e00b      	b.n	8007686 <DMA_CheckFifoParam+0xe6>
        break;
 800766e:	bf00      	nop
 8007670:	e00a      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
        break;
 8007672:	bf00      	nop
 8007674:	e008      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
        break;
 8007676:	bf00      	nop
 8007678:	e006      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
        break;
 800767a:	bf00      	nop
 800767c:	e004      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
        break;
 800767e:	bf00      	nop
 8007680:	e002      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
        break;
 8007682:	bf00      	nop
 8007684:	e000      	b.n	8007688 <DMA_CheckFifoParam+0xe8>
    break;
 8007686:	bf00      	nop
    }
  }

  return status;
 8007688:	7bfb      	ldrb	r3, [r7, #15]
}
 800768a:	4618      	mov	r0, r3
 800768c:	3714      	adds	r7, #20
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop

08007698 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	4a38      	ldr	r2, [pc, #224]	@ (800778c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d022      	beq.n	80076f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4a36      	ldr	r2, [pc, #216]	@ (8007790 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d01d      	beq.n	80076f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4a35      	ldr	r2, [pc, #212]	@ (8007794 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d018      	beq.n	80076f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	4a33      	ldr	r2, [pc, #204]	@ (8007798 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d013      	beq.n	80076f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4a32      	ldr	r2, [pc, #200]	@ (800779c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d00e      	beq.n	80076f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4a30      	ldr	r2, [pc, #192]	@ (80077a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d009      	beq.n	80076f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4a2f      	ldr	r2, [pc, #188]	@ (80077a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d004      	beq.n	80076f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4a2d      	ldr	r2, [pc, #180]	@ (80077a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d101      	bne.n	80076fa <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80076f6:	2301      	movs	r3, #1
 80076f8:	e000      	b.n	80076fc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80076fa:	2300      	movs	r3, #0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d01a      	beq.n	8007736 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	b2db      	uxtb	r3, r3
 8007706:	3b08      	subs	r3, #8
 8007708:	4a28      	ldr	r2, [pc, #160]	@ (80077ac <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800770a:	fba2 2303 	umull	r2, r3, r2, r3
 800770e:	091b      	lsrs	r3, r3, #4
 8007710:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007712:	68fa      	ldr	r2, [r7, #12]
 8007714:	4b26      	ldr	r3, [pc, #152]	@ (80077b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007716:	4413      	add	r3, r2
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	461a      	mov	r2, r3
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	4a24      	ldr	r2, [pc, #144]	@ (80077b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007724:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f003 031f 	and.w	r3, r3, #31
 800772c:	2201      	movs	r2, #1
 800772e:	409a      	lsls	r2, r3
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007734:	e024      	b.n	8007780 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	b2db      	uxtb	r3, r3
 800773c:	3b10      	subs	r3, #16
 800773e:	4a1e      	ldr	r2, [pc, #120]	@ (80077b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007740:	fba2 2303 	umull	r2, r3, r2, r3
 8007744:	091b      	lsrs	r3, r3, #4
 8007746:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	4a1c      	ldr	r2, [pc, #112]	@ (80077bc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d806      	bhi.n	800775e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	4a1b      	ldr	r2, [pc, #108]	@ (80077c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d902      	bls.n	800775e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	3308      	adds	r3, #8
 800775c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800775e:	68fa      	ldr	r2, [r7, #12]
 8007760:	4b18      	ldr	r3, [pc, #96]	@ (80077c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007762:	4413      	add	r3, r2
 8007764:	009b      	lsls	r3, r3, #2
 8007766:	461a      	mov	r2, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a16      	ldr	r2, [pc, #88]	@ (80077c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007770:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f003 031f 	and.w	r3, r3, #31
 8007778:	2201      	movs	r2, #1
 800777a:	409a      	lsls	r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007780:	bf00      	nop
 8007782:	3714      	adds	r7, #20
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr
 800778c:	58025408 	.word	0x58025408
 8007790:	5802541c 	.word	0x5802541c
 8007794:	58025430 	.word	0x58025430
 8007798:	58025444 	.word	0x58025444
 800779c:	58025458 	.word	0x58025458
 80077a0:	5802546c 	.word	0x5802546c
 80077a4:	58025480 	.word	0x58025480
 80077a8:	58025494 	.word	0x58025494
 80077ac:	cccccccd 	.word	0xcccccccd
 80077b0:	16009600 	.word	0x16009600
 80077b4:	58025880 	.word	0x58025880
 80077b8:	aaaaaaab 	.word	0xaaaaaaab
 80077bc:	400204b8 	.word	0x400204b8
 80077c0:	4002040f 	.word	0x4002040f
 80077c4:	10008200 	.word	0x10008200
 80077c8:	40020880 	.word	0x40020880

080077cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b085      	sub	sp, #20
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	b2db      	uxtb	r3, r3
 80077da:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d04a      	beq.n	8007878 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2b08      	cmp	r3, #8
 80077e6:	d847      	bhi.n	8007878 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a25      	ldr	r2, [pc, #148]	@ (8007884 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d022      	beq.n	8007838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	4a24      	ldr	r2, [pc, #144]	@ (8007888 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d01d      	beq.n	8007838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	4a22      	ldr	r2, [pc, #136]	@ (800788c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d018      	beq.n	8007838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	4a21      	ldr	r2, [pc, #132]	@ (8007890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800780c:	4293      	cmp	r3, r2
 800780e:	d013      	beq.n	8007838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	4a1f      	ldr	r2, [pc, #124]	@ (8007894 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d00e      	beq.n	8007838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a1e      	ldr	r2, [pc, #120]	@ (8007898 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d009      	beq.n	8007838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	4a1c      	ldr	r2, [pc, #112]	@ (800789c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d004      	beq.n	8007838 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	4a1b      	ldr	r2, [pc, #108]	@ (80078a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007834:	4293      	cmp	r3, r2
 8007836:	d101      	bne.n	800783c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007838:	2301      	movs	r3, #1
 800783a:	e000      	b.n	800783e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800783c:	2300      	movs	r3, #0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d00a      	beq.n	8007858 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007842:	68fa      	ldr	r2, [r7, #12]
 8007844:	4b17      	ldr	r3, [pc, #92]	@ (80078a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007846:	4413      	add	r3, r2
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	461a      	mov	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	4a15      	ldr	r2, [pc, #84]	@ (80078a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007854:	671a      	str	r2, [r3, #112]	@ 0x70
 8007856:	e009      	b.n	800786c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	4b14      	ldr	r3, [pc, #80]	@ (80078ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800785c:	4413      	add	r3, r2
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	461a      	mov	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a11      	ldr	r2, [pc, #68]	@ (80078b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800786a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	3b01      	subs	r3, #1
 8007870:	2201      	movs	r2, #1
 8007872:	409a      	lsls	r2, r3
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8007878:	bf00      	nop
 800787a:	3714      	adds	r7, #20
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr
 8007884:	58025408 	.word	0x58025408
 8007888:	5802541c 	.word	0x5802541c
 800788c:	58025430 	.word	0x58025430
 8007890:	58025444 	.word	0x58025444
 8007894:	58025458 	.word	0x58025458
 8007898:	5802546c 	.word	0x5802546c
 800789c:	58025480 	.word	0x58025480
 80078a0:	58025494 	.word	0x58025494
 80078a4:	1600963f 	.word	0x1600963f
 80078a8:	58025940 	.word	0x58025940
 80078ac:	1000823f 	.word	0x1000823f
 80078b0:	40020940 	.word	0x40020940

080078b4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b098      	sub	sp, #96	@ 0x60
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80078bc:	4a84      	ldr	r2, [pc, #528]	@ (8007ad0 <HAL_FDCAN_Init+0x21c>)
 80078be:	f107 030c 	add.w	r3, r7, #12
 80078c2:	4611      	mov	r1, r2
 80078c4:	224c      	movs	r2, #76	@ 0x4c
 80078c6:	4618      	mov	r0, r3
 80078c8:	f012 f9ef 	bl	8019caa <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d101      	bne.n	80078d6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	e1c6      	b.n	8007c64 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a7e      	ldr	r2, [pc, #504]	@ (8007ad4 <HAL_FDCAN_Init+0x220>)
 80078dc:	4293      	cmp	r3, r2
 80078de:	d106      	bne.n	80078ee <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80078e8:	461a      	mov	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d106      	bne.n	8007908 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f7f9 f894 	bl	8000a30 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	699a      	ldr	r2, [r3, #24]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f022 0210 	bic.w	r2, r2, #16
 8007916:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007918:	f7fb fa7e 	bl	8002e18 <HAL_GetTick>
 800791c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800791e:	e014      	b.n	800794a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007920:	f7fb fa7a 	bl	8002e18 <HAL_GetTick>
 8007924:	4602      	mov	r2, r0
 8007926:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007928:	1ad3      	subs	r3, r2, r3
 800792a:	2b0a      	cmp	r3, #10
 800792c:	d90d      	bls.n	800794a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007934:	f043 0201 	orr.w	r2, r3, #1
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2203      	movs	r2, #3
 8007942:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8007946:	2301      	movs	r3, #1
 8007948:	e18c      	b.n	8007c64 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	699b      	ldr	r3, [r3, #24]
 8007950:	f003 0308 	and.w	r3, r3, #8
 8007954:	2b08      	cmp	r3, #8
 8007956:	d0e3      	beq.n	8007920 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	699a      	ldr	r2, [r3, #24]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f042 0201 	orr.w	r2, r2, #1
 8007966:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007968:	f7fb fa56 	bl	8002e18 <HAL_GetTick>
 800796c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800796e:	e014      	b.n	800799a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8007970:	f7fb fa52 	bl	8002e18 <HAL_GetTick>
 8007974:	4602      	mov	r2, r0
 8007976:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007978:	1ad3      	subs	r3, r2, r3
 800797a:	2b0a      	cmp	r3, #10
 800797c:	d90d      	bls.n	800799a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007984:	f043 0201 	orr.w	r2, r3, #1
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2203      	movs	r2, #3
 8007992:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e164      	b.n	8007c64 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	699b      	ldr	r3, [r3, #24]
 80079a0:	f003 0301 	and.w	r3, r3, #1
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d0e3      	beq.n	8007970 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	699a      	ldr	r2, [r3, #24]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f042 0202 	orr.w	r2, r2, #2
 80079b6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	7c1b      	ldrb	r3, [r3, #16]
 80079bc:	2b01      	cmp	r3, #1
 80079be:	d108      	bne.n	80079d2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	699a      	ldr	r2, [r3, #24]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079ce:	619a      	str	r2, [r3, #24]
 80079d0:	e007      	b.n	80079e2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	699a      	ldr	r2, [r3, #24]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079e0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	7c5b      	ldrb	r3, [r3, #17]
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d108      	bne.n	80079fc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	699a      	ldr	r2, [r3, #24]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079f8:	619a      	str	r2, [r3, #24]
 80079fa:	e007      	b.n	8007a0c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699a      	ldr	r2, [r3, #24]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007a0a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	7c9b      	ldrb	r3, [r3, #18]
 8007a10:	2b01      	cmp	r3, #1
 8007a12:	d108      	bne.n	8007a26 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	699a      	ldr	r2, [r3, #24]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007a22:	619a      	str	r2, [r3, #24]
 8007a24:	e007      	b.n	8007a36 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	699a      	ldr	r2, [r3, #24]
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007a34:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	699b      	ldr	r3, [r3, #24]
 8007a3c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	689a      	ldr	r2, [r3, #8]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	699a      	ldr	r2, [r3, #24]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8007a5a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	691a      	ldr	r2, [r3, #16]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f022 0210 	bic.w	r2, r2, #16
 8007a6a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	68db      	ldr	r3, [r3, #12]
 8007a70:	2b01      	cmp	r3, #1
 8007a72:	d108      	bne.n	8007a86 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	699a      	ldr	r2, [r3, #24]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0204 	orr.w	r2, r2, #4
 8007a82:	619a      	str	r2, [r3, #24]
 8007a84:	e030      	b.n	8007ae8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d02c      	beq.n	8007ae8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d020      	beq.n	8007ad8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	699a      	ldr	r2, [r3, #24]
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007aa4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	691a      	ldr	r2, [r3, #16]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f042 0210 	orr.w	r2, r2, #16
 8007ab4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	68db      	ldr	r3, [r3, #12]
 8007aba:	2b03      	cmp	r3, #3
 8007abc:	d114      	bne.n	8007ae8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	699a      	ldr	r2, [r3, #24]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f042 0220 	orr.w	r2, r2, #32
 8007acc:	619a      	str	r2, [r3, #24]
 8007ace:	e00b      	b.n	8007ae8 <HAL_FDCAN_Init+0x234>
 8007ad0:	0801c544 	.word	0x0801c544
 8007ad4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	699a      	ldr	r2, [r3, #24]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f042 0220 	orr.w	r2, r2, #32
 8007ae6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	3b01      	subs	r3, #1
 8007aee:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	69db      	ldr	r3, [r3, #28]
 8007af4:	3b01      	subs	r3, #1
 8007af6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007af8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8007b00:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	695b      	ldr	r3, [r3, #20]
 8007b08:	3b01      	subs	r3, #1
 8007b0a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007b10:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007b12:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b1c:	d115      	bne.n	8007b4a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b22:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b28:	3b01      	subs	r3, #1
 8007b2a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b2c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b32:	3b01      	subs	r3, #1
 8007b34:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8007b36:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b3e:	3b01      	subs	r3, #1
 8007b40:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8007b46:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8007b48:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00a      	beq.n	8007b68 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b70:	4413      	add	r3, r2
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d011      	beq.n	8007b9a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007b7e:	f023 0107 	bic.w	r1, r3, #7
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007b86:	009b      	lsls	r3, r3, #2
 8007b88:	3360      	adds	r3, #96	@ 0x60
 8007b8a:	443b      	add	r3, r7
 8007b8c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	430a      	orrs	r2, r1
 8007b96:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d011      	beq.n	8007bc6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007baa:	f023 0107 	bic.w	r1, r3, #7
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	3360      	adds	r3, #96	@ 0x60
 8007bb6:	443b      	add	r3, r7
 8007bb8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	430a      	orrs	r2, r1
 8007bc2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d012      	beq.n	8007bf4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007bd6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	3360      	adds	r3, #96	@ 0x60
 8007be2:	443b      	add	r3, r7
 8007be4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007be8:	011a      	lsls	r2, r3, #4
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	430a      	orrs	r2, r1
 8007bf0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d012      	beq.n	8007c22 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007c04:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c0c:	009b      	lsls	r3, r3, #2
 8007c0e:	3360      	adds	r3, #96	@ 0x60
 8007c10:	443b      	add	r3, r7
 8007c12:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007c16:	021a      	lsls	r2, r3, #8
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	430a      	orrs	r2, r1
 8007c1e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a11      	ldr	r2, [pc, #68]	@ (8007c6c <HAL_FDCAN_Init+0x3b8>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d107      	bne.n	8007c3c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	689a      	ldr	r2, [r3, #8]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	685b      	ldr	r3, [r3, #4]
 8007c36:	f022 0203 	bic.w	r2, r2, #3
 8007c3a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2200      	movs	r2, #0
 8007c40:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007c54:	6878      	ldr	r0, [r7, #4]
 8007c56:	f000 fe71 	bl	800893c <FDCAN_CalcultateRamBlockAddresses>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8007c60:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3760      	adds	r7, #96	@ 0x60
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}
 8007c6c:	4000a000 	.word	0x4000a000

08007c70 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	6078      	str	r0, [r7, #4]
 8007c78:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007c80:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8007c82:	7bfb      	ldrb	r3, [r7, #15]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d002      	beq.n	8007c8e <HAL_FDCAN_ConfigFilter+0x1e>
 8007c88:	7bfb      	ldrb	r3, [r7, #15]
 8007c8a:	2b02      	cmp	r3, #2
 8007c8c:	d157      	bne.n	8007d3e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d12b      	bne.n	8007cee <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	2b07      	cmp	r3, #7
 8007c9c:	d10d      	bne.n	8007cba <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	69db      	ldr	r3, [r3, #28]
 8007ca8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8007caa:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8007cb0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8007cb2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8007cb6:	617b      	str	r3, [r7, #20]
 8007cb8:	e00e      	b.n	8007cd8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	68db      	ldr	r3, [r3, #12]
 8007cc4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007cc6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8007cce:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8007cd4:	4313      	orrs	r3, r2
 8007cd6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	4413      	add	r3, r2
 8007ce4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	697a      	ldr	r2, [r7, #20]
 8007cea:	601a      	str	r2, [r3, #0]
 8007cec:	e025      	b.n	8007d3a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	68db      	ldr	r3, [r3, #12]
 8007cf2:	075a      	lsls	r2, r3, #29
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	2b07      	cmp	r3, #7
 8007d02:	d103      	bne.n	8007d0c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	699b      	ldr	r3, [r3, #24]
 8007d08:	613b      	str	r3, [r7, #16]
 8007d0a:	e006      	b.n	8007d1a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	079a      	lsls	r2, r3, #30
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	695b      	ldr	r3, [r3, #20]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	00db      	lsls	r3, r3, #3
 8007d24:	4413      	add	r3, r2
 8007d26:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	3304      	adds	r3, #4
 8007d32:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	693a      	ldr	r2, [r7, #16]
 8007d38:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	e008      	b.n	8007d50 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d44:	f043 0202 	orr.w	r2, r3, #2
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
  }
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	371c      	adds	r7, #28
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr

08007d5c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8007d5c:	b480      	push	{r7}
 8007d5e:	b083      	sub	sp, #12
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d111      	bne.n	8007d94 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2202      	movs	r2, #2
 8007d74:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	699a      	ldr	r2, [r3, #24]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	f022 0201 	bic.w	r2, r2, #1
 8007d86:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8007d90:	2300      	movs	r3, #0
 8007d92:	e008      	b.n	8007da6 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d9a:	f043 0204 	orr.w	r2, r3, #4
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
  }
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	370c      	adds	r7, #12
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr

08007db2 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b086      	sub	sp, #24
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	60f8      	str	r0, [r7, #12]
 8007dba:	60b9      	str	r1, [r7, #8]
 8007dbc:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d141      	bne.n	8007e4e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007dd2:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d109      	bne.n	8007dee <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007de0:	f043 0220 	orr.w	r2, r3, #32
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e038      	b.n	8007e60 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007df6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d009      	beq.n	8007e12 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e04:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e026      	b.n	8007e60 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007e1a:	0c1b      	lsrs	r3, r3, #16
 8007e1c:	f003 031f 	and.w	r3, r3, #31
 8007e20:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8007e22:	697b      	ldr	r3, [r7, #20]
 8007e24:	687a      	ldr	r2, [r7, #4]
 8007e26:	68b9      	ldr	r1, [r7, #8]
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f000 ff0d 	bl	8008c48 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2101      	movs	r1, #1
 8007e34:	697a      	ldr	r2, [r7, #20]
 8007e36:	fa01 f202 	lsl.w	r2, r1, r2
 8007e3a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8007e3e:	2201      	movs	r2, #1
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	409a      	lsls	r2, r3
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	e008      	b.n	8007e60 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e54:	f043 0208 	orr.w	r2, r3, #8
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
  }
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3718      	adds	r7, #24
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}

08007e68 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b08b      	sub	sp, #44	@ 0x2c
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	607a      	str	r2, [r7, #4]
 8007e74:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8007e76:	2300      	movs	r3, #0
 8007e78:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8007e80:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8007e82:	7efb      	ldrb	r3, [r7, #27]
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	f040 8149 	bne.w	800811c <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	2b40      	cmp	r3, #64	@ 0x40
 8007e8e:	d14c      	bne.n	8007f2a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007e98:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d109      	bne.n	8007eb4 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007ea6:	f043 0220 	orr.w	r2, r3, #32
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e13c      	b.n	800812e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ebc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d109      	bne.n	8007ed8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007eca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e12a      	b.n	800812e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ee0:	0e1b      	lsrs	r3, r3, #24
 8007ee2:	f003 0301 	and.w	r3, r3, #1
 8007ee6:	2b01      	cmp	r3, #1
 8007ee8:	d10a      	bne.n	8007f00 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007ef2:	0fdb      	lsrs	r3, r3, #31
 8007ef4:	f003 0301 	and.w	r3, r3, #1
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d101      	bne.n	8007f00 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007efc:	2301      	movs	r3, #1
 8007efe:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007f08:	0a1b      	lsrs	r3, r3, #8
 8007f0a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f0e:	69fa      	ldr	r2, [r7, #28]
 8007f10:	4413      	add	r3, r2
 8007f12:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007f1c:	69f9      	ldr	r1, [r7, #28]
 8007f1e:	fb01 f303 	mul.w	r3, r1, r3
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	4413      	add	r3, r2
 8007f26:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f28:	e068      	b.n	8007ffc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	2b41      	cmp	r3, #65	@ 0x41
 8007f2e:	d14c      	bne.n	8007fca <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007f38:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d109      	bne.n	8007f54 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f46:	f043 0220 	orr.w	r2, r3, #32
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007f50:	2301      	movs	r3, #1
 8007f52:	e0ec      	b.n	800812e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007f5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d109      	bne.n	8007f78 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f6a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e0da      	b.n	800812e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007f80:	0e1b      	lsrs	r3, r3, #24
 8007f82:	f003 0301 	and.w	r3, r3, #1
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d10a      	bne.n	8007fa0 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007f92:	0fdb      	lsrs	r3, r3, #31
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d101      	bne.n	8007fa0 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007fa8:	0a1b      	lsrs	r3, r3, #8
 8007faa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007fae:	69fa      	ldr	r2, [r7, #28]
 8007fb0:	4413      	add	r3, r2
 8007fb2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007fbc:	69f9      	ldr	r1, [r7, #28]
 8007fbe:	fb01 f303 	mul.w	r3, r1, r3
 8007fc2:	009b      	lsls	r3, r3, #2
 8007fc4:	4413      	add	r3, r2
 8007fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fc8:	e018      	b.n	8007ffc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fce:	68ba      	ldr	r2, [r7, #8]
 8007fd0:	429a      	cmp	r2, r3
 8007fd2:	d309      	bcc.n	8007fe8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007fda:	f043 0220 	orr.w	r2, r3, #32
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	e0a2      	b.n	800812e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ff0:	68b9      	ldr	r1, [r7, #8]
 8007ff2:	fb01 f303 	mul.w	r3, r1, r3
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	4413      	add	r3, r2
 8007ffa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	685b      	ldr	r3, [r3, #4]
 800800c:	2b00      	cmp	r3, #0
 800800e:	d107      	bne.n	8008020 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8008010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	0c9b      	lsrs	r3, r3, #18
 8008016:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	e005      	b.n	800802c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8008020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800802c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8008038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8008044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008046:	3304      	adds	r3, #4
 8008048:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800804a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	b29a      	uxth	r2, r3
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8008054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	0c1b      	lsrs	r3, r3, #16
 800805a:	f003 020f 	and.w	r2, r3, #15
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8008062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800806e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800807a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	0e1b      	lsrs	r3, r3, #24
 8008080:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8008088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	0fda      	lsrs	r2, r3, #31
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8008092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008094:	3304      	adds	r3, #4
 8008096:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8008098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800809c:	2300      	movs	r3, #0
 800809e:	623b      	str	r3, [r7, #32]
 80080a0:	e00a      	b.n	80080b8 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80080a2:	697a      	ldr	r2, [r7, #20]
 80080a4:	6a3b      	ldr	r3, [r7, #32]
 80080a6:	441a      	add	r2, r3
 80080a8:	6839      	ldr	r1, [r7, #0]
 80080aa:	6a3b      	ldr	r3, [r7, #32]
 80080ac:	440b      	add	r3, r1
 80080ae:	7812      	ldrb	r2, [r2, #0]
 80080b0:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80080b2:	6a3b      	ldr	r3, [r7, #32]
 80080b4:	3301      	adds	r3, #1
 80080b6:	623b      	str	r3, [r7, #32]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	4a1f      	ldr	r2, [pc, #124]	@ (800813c <HAL_FDCAN_GetRxMessage+0x2d4>)
 80080be:	5cd3      	ldrb	r3, [r2, r3]
 80080c0:	461a      	mov	r2, r3
 80080c2:	6a3b      	ldr	r3, [r7, #32]
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d3ec      	bcc.n	80080a2 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	2b40      	cmp	r3, #64	@ 0x40
 80080cc:	d105      	bne.n	80080da <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	69fa      	ldr	r2, [r7, #28]
 80080d4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80080d8:	e01e      	b.n	8008118 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80080da:	68bb      	ldr	r3, [r7, #8]
 80080dc:	2b41      	cmp	r3, #65	@ 0x41
 80080de:	d105      	bne.n	80080ec <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	69fa      	ldr	r2, [r7, #28]
 80080e6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80080ea:	e015      	b.n	8008118 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	2b1f      	cmp	r3, #31
 80080f0:	d808      	bhi.n	8008104 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2101      	movs	r1, #1
 80080f8:	68ba      	ldr	r2, [r7, #8]
 80080fa:	fa01 f202 	lsl.w	r2, r1, r2
 80080fe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8008102:	e009      	b.n	8008118 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	f003 021f 	and.w	r2, r3, #31
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2101      	movs	r1, #1
 8008110:	fa01 f202 	lsl.w	r2, r1, r2
 8008114:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8008118:	2300      	movs	r3, #0
 800811a:	e008      	b.n	800812e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008122:	f043 0208 	orr.w	r2, r3, #8
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
  }
}
 800812e:	4618      	mov	r0, r3
 8008130:	372c      	adds	r7, #44	@ 0x2c
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	0801d0b8 	.word	0x0801d0b8

08008140 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	2b40      	cmp	r3, #64	@ 0x40
 800814e:	d107      	bne.n	8008160 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008158:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800815c:	60fb      	str	r3, [r7, #12]
 800815e:	e006      	b.n	800816e <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008168:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800816c:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 800816e:	68fb      	ldr	r3, [r7, #12]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3714      	adds	r7, #20
 8008174:	46bd      	mov	sp, r7
 8008176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817a:	4770      	bx	lr

0800817c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800818e:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8008190:	7dfb      	ldrb	r3, [r7, #23]
 8008192:	2b01      	cmp	r3, #1
 8008194:	d002      	beq.n	800819c <HAL_FDCAN_ActivateNotification+0x20>
 8008196:	7dfb      	ldrb	r3, [r7, #23]
 8008198:	2b02      	cmp	r3, #2
 800819a:	d155      	bne.n	8008248 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80081a2:	68bb      	ldr	r3, [r7, #8]
 80081a4:	4013      	ands	r3, r2
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d108      	bne.n	80081bc <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f042 0201 	orr.w	r2, r2, #1
 80081b8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80081ba:	e014      	b.n	80081e6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80081c2:	68bb      	ldr	r3, [r7, #8]
 80081c4:	4013      	ands	r3, r2
 80081c6:	68ba      	ldr	r2, [r7, #8]
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d108      	bne.n	80081de <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f042 0202 	orr.w	r2, r2, #2
 80081da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80081dc:	e003      	b.n	80081e6 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	2203      	movs	r2, #3
 80081e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d009      	beq.n	8008204 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	687a      	ldr	r2, [r7, #4]
 80081fe:	430a      	orrs	r2, r1
 8008200:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800820a:	2b00      	cmp	r3, #0
 800820c:	d009      	beq.n	8008222 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	430a      	orrs	r2, r1
 800821e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008228:	68ba      	ldr	r2, [r7, #8]
 800822a:	4b0f      	ldr	r3, [pc, #60]	@ (8008268 <HAL_FDCAN_ActivateNotification+0xec>)
 800822c:	4013      	ands	r3, r2
 800822e:	68fa      	ldr	r2, [r7, #12]
 8008230:	6812      	ldr	r2, [r2, #0]
 8008232:	430b      	orrs	r3, r1
 8008234:	6553      	str	r3, [r2, #84]	@ 0x54
 8008236:	4b0d      	ldr	r3, [pc, #52]	@ (800826c <HAL_FDCAN_ActivateNotification+0xf0>)
 8008238:	695a      	ldr	r2, [r3, #20]
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	0f9b      	lsrs	r3, r3, #30
 800823e:	490b      	ldr	r1, [pc, #44]	@ (800826c <HAL_FDCAN_ActivateNotification+0xf0>)
 8008240:	4313      	orrs	r3, r2
 8008242:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8008244:	2300      	movs	r3, #0
 8008246:	e008      	b.n	800825a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800824e:	f043 0202 	orr.w	r2, r3, #2
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8008258:	2301      	movs	r3, #1
  }
}
 800825a:	4618      	mov	r0, r3
 800825c:	371c      	adds	r7, #28
 800825e:	46bd      	mov	sp, r7
 8008260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008264:	4770      	bx	lr
 8008266:	bf00      	nop
 8008268:	3fcfffff 	.word	0x3fcfffff
 800826c:	4000a800 	.word	0x4000a800

08008270 <HAL_FDCAN_DeactivateNotification>:
  * @param  InactiveITs indicates which interrupts will be disabled.
  *         This parameter can be any combination of @arg FDCAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_DeactivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t InactiveITs)
{
 8008270:	b480      	push	{r7}
 8008272:	b085      	sub	sp, #20
 8008274:	af00      	add	r7, sp, #0
 8008276:	6078      	str	r0, [r7, #4]
 8008278:	6039      	str	r1, [r7, #0]
  uint32_t ITLineSelection;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8008280:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(InactiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8008282:	7bfb      	ldrb	r3, [r7, #15]
 8008284:	2b01      	cmp	r3, #1
 8008286:	d002      	beq.n	800828e <HAL_FDCAN_DeactivateNotification+0x1e>
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	2b02      	cmp	r3, #2
 800828c:	d14b      	bne.n	8008326 <HAL_FDCAN_DeactivateNotification+0xb6>
  {
    /* Disable the selected interrupts */
    __HAL_FDCAN_DISABLE_IT(hfdcan, InactiveITs);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008294:	683a      	ldr	r2, [r7, #0]
 8008296:	4b2b      	ldr	r3, [pc, #172]	@ (8008344 <HAL_FDCAN_DeactivateNotification+0xd4>)
 8008298:	4013      	ands	r3, r2
 800829a:	43da      	mvns	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	400a      	ands	r2, r1
 80082a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80082a4:	4b28      	ldr	r3, [pc, #160]	@ (8008348 <HAL_FDCAN_DeactivateNotification+0xd8>)
 80082a6:	695a      	ldr	r2, [r3, #20]
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	0f9b      	lsrs	r3, r3, #30
 80082ac:	43db      	mvns	r3, r3
 80082ae:	4926      	ldr	r1, [pc, #152]	@ (8008348 <HAL_FDCAN_DeactivateNotification+0xd8>)
 80082b0:	4013      	ands	r3, r2
 80082b2:	614b      	str	r3, [r1, #20]

    if ((InactiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d004      	beq.n	80082c8 <HAL_FDCAN_DeactivateNotification+0x58>
    {
      /* Disable Tx Buffer Transmission Interrupts */
      CLEAR_REG(hfdcan->Instance->TXBTIE);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	2200      	movs	r2, #0
 80082c4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((InactiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d004      	beq.n	80082dc <HAL_FDCAN_DeactivateNotification+0x6c>
    {
      /* Disable Tx Buffer Cancellation Finished Interrupt */
      CLEAR_REG(hfdcan->Instance->TXBCIE);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	2200      	movs	r2, #0
 80082d8:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    ITLineSelection = hfdcan->Instance->ILS;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082e2:	60bb      	str	r3, [r7, #8]

    if ((hfdcan->Instance->IE | ITLineSelection) == ITLineSelection)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	68ba      	ldr	r2, [r7, #8]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d107      	bne.n	8008304 <HAL_FDCAN_DeactivateNotification+0x94>
    {
      /* Disable Interrupt line 0 */
      CLEAR_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f022 0201 	bic.w	r2, r2, #1
 8008302:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((hfdcan->Instance->IE & ITLineSelection) == 0U)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	4013      	ands	r3, r2
 800830e:	2b00      	cmp	r3, #0
 8008310:	d107      	bne.n	8008322 <HAL_FDCAN_DeactivateNotification+0xb2>
    {
      /* Disable Interrupt line 1 */
      CLEAR_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0202 	bic.w	r2, r2, #2
 8008320:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Return function status */
    return HAL_OK;
 8008322:	2300      	movs	r3, #0
 8008324:	e008      	b.n	8008338 <HAL_FDCAN_DeactivateNotification+0xc8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800832c:	f043 0202 	orr.w	r2, r3, #2
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
  }
}
 8008338:	4618      	mov	r0, r3
 800833a:	3714      	adds	r7, #20
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr
 8008344:	3fcfffff 	.word	0x3fcfffff
 8008348:	4000a800 	.word	0x4000a800

0800834c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	b096      	sub	sp, #88	@ 0x58
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8008354:	4b95      	ldr	r3, [pc, #596]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	079b      	lsls	r3, r3, #30
 800835a:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 800835c:	4b93      	ldr	r3, [pc, #588]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 800835e:	695b      	ldr	r3, [r3, #20]
 8008360:	079b      	lsls	r3, r3, #30
 8008362:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008364:	4013      	ands	r3, r2
 8008366:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800836e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8008372:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800837a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800837c:	4013      	ands	r3, r2
 800837e:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008386:	f003 030f 	and.w	r3, r3, #15
 800838a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008392:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008394:	4013      	ands	r3, r2
 8008396:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800839e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80083a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80083ac:	4013      	ands	r3, r2
 80083ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083b6:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80083ba:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083c4:	4013      	ands	r3, r2
 80083c6:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083ce:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 80083d2:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083dc:	4013      	ands	r3, r2
 80083de:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083ee:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80083f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d00f      	beq.n	800841a <HAL_FDCAN_IRQHandler+0xce>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80083fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008400:	2b00      	cmp	r3, #0
 8008402:	d00a      	beq.n	800841a <HAL_FDCAN_IRQHandler+0xce>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800840c:	651a      	str	r2, [r3, #80]	@ 0x50
 800840e:	4b67      	ldr	r3, [pc, #412]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008410:	2200      	movs	r2, #0
 8008412:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 fa44 	bl	80088a2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800841a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800841c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008420:	2b00      	cmp	r3, #0
 8008422:	d01c      	beq.n	800845e <HAL_FDCAN_IRQHandler+0x112>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8008424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800842a:	2b00      	cmp	r3, #0
 800842c:	d017      	beq.n	800845e <HAL_FDCAN_IRQHandler+0x112>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008436:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008440:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008442:	4013      	ands	r3, r2
 8008444:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800844e:	651a      	str	r2, [r3, #80]	@ 0x50
 8008450:	4b56      	ldr	r3, [pc, #344]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008452:	2200      	movs	r2, #0
 8008454:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8008456:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 f9f9 	bl	8008850 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 800845e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008460:	2b00      	cmp	r3, #0
 8008462:	d00d      	beq.n	8008480 <HAL_FDCAN_IRQHandler+0x134>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800846a:	4b51      	ldr	r3, [pc, #324]	@ (80085b0 <HAL_FDCAN_IRQHandler+0x264>)
 800846c:	400b      	ands	r3, r1
 800846e:	6513      	str	r3, [r2, #80]	@ 0x50
 8008470:	4a4e      	ldr	r2, [pc, #312]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008472:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008474:	0f9b      	lsrs	r3, r3, #30
 8008476:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8008478:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 f9b2 	bl	80087e4 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8008480:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008482:	2b00      	cmp	r3, #0
 8008484:	d00d      	beq.n	80084a2 <HAL_FDCAN_IRQHandler+0x156>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800848c:	4b48      	ldr	r3, [pc, #288]	@ (80085b0 <HAL_FDCAN_IRQHandler+0x264>)
 800848e:	400b      	ands	r3, r1
 8008490:	6513      	str	r3, [r2, #80]	@ 0x50
 8008492:	4a46      	ldr	r2, [pc, #280]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008494:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008496:	0f9b      	lsrs	r3, r3, #30
 8008498:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800849a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 f9ac 	bl	80087fa <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80084a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d00d      	beq.n	80084c4 <HAL_FDCAN_IRQHandler+0x178>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80084ae:	4b40      	ldr	r3, [pc, #256]	@ (80085b0 <HAL_FDCAN_IRQHandler+0x264>)
 80084b0:	400b      	ands	r3, r1
 80084b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80084b4:	4a3d      	ldr	r2, [pc, #244]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 80084b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084b8:	0f9b      	lsrs	r3, r3, #30
 80084ba:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80084bc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f00b fefe 	bl	80142c0 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80084c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d00d      	beq.n	80084e6 <HAL_FDCAN_IRQHandler+0x19a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80084d0:	4b37      	ldr	r3, [pc, #220]	@ (80085b0 <HAL_FDCAN_IRQHandler+0x264>)
 80084d2:	400b      	ands	r3, r1
 80084d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80084d6:	4a35      	ldr	r2, [pc, #212]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 80084d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084da:	0f9b      	lsrs	r3, r3, #30
 80084dc:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80084de:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f995 	bl	8008810 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80084e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d00f      	beq.n	8008510 <HAL_FDCAN_IRQHandler+0x1c4>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80084f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d00a      	beq.n	8008510 <HAL_FDCAN_IRQHandler+0x1c4>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008502:	651a      	str	r2, [r3, #80]	@ 0x50
 8008504:	4b29      	ldr	r3, [pc, #164]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008506:	2200      	movs	r2, #0
 8008508:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800850a:	6878      	ldr	r0, [r7, #4]
 800850c:	f000 f98b 	bl	8008826 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8008510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008512:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008516:	2b00      	cmp	r3, #0
 8008518:	d01c      	beq.n	8008554 <HAL_FDCAN_IRQHandler+0x208>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800851a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008520:	2b00      	cmp	r3, #0
 8008522:	d017      	beq.n	8008554 <HAL_FDCAN_IRQHandler+0x208>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800852c:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008536:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008538:	4013      	ands	r3, r2
 800853a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008544:	651a      	str	r2, [r3, #80]	@ 0x50
 8008546:	4b19      	ldr	r3, [pc, #100]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008548:	2200      	movs	r2, #0
 800854a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800854c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f000 f973 	bl	800883a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8008554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008556:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800855a:	2b00      	cmp	r3, #0
 800855c:	d00f      	beq.n	800857e <HAL_FDCAN_IRQHandler+0x232>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 800855e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008560:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00a      	beq.n	800857e <HAL_FDCAN_IRQHandler+0x232>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8008570:	651a      	str	r2, [r3, #80]	@ 0x50
 8008572:	4b0e      	ldr	r3, [pc, #56]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 8008574:	2200      	movs	r2, #0
 8008576:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f974 	bl	8008866 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800857e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008584:	2b00      	cmp	r3, #0
 8008586:	d015      	beq.n	80085b4 <HAL_FDCAN_IRQHandler+0x268>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8008588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800858a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d010      	beq.n	80085b4 <HAL_FDCAN_IRQHandler+0x268>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800859a:	651a      	str	r2, [r3, #80]	@ 0x50
 800859c:	4b03      	ldr	r3, [pc, #12]	@ (80085ac <HAL_FDCAN_IRQHandler+0x260>)
 800859e:	2200      	movs	r2, #0
 80085a0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 f969 	bl	800887a <HAL_FDCAN_TimestampWraparoundCallback>
 80085a8:	e004      	b.n	80085b4 <HAL_FDCAN_IRQHandler+0x268>
 80085aa:	bf00      	nop
 80085ac:	4000a800 	.word	0x4000a800
 80085b0:	3fcfffff 	.word	0x3fcfffff
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80085b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00f      	beq.n	80085de <HAL_FDCAN_IRQHandler+0x292>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80085be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085c0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d00a      	beq.n	80085de <HAL_FDCAN_IRQHandler+0x292>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80085d0:	651a      	str	r2, [r3, #80]	@ 0x50
 80085d2:	4b81      	ldr	r3, [pc, #516]	@ (80087d8 <HAL_FDCAN_IRQHandler+0x48c>)
 80085d4:	2200      	movs	r2, #0
 80085d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f000 f958 	bl	800888e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80085de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80085e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d014      	beq.n	8008612 <HAL_FDCAN_IRQHandler+0x2c6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80085e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d00f      	beq.n	8008612 <HAL_FDCAN_IRQHandler+0x2c6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80085fa:	651a      	str	r2, [r3, #80]	@ 0x50
 80085fc:	4b76      	ldr	r3, [pc, #472]	@ (80087d8 <HAL_FDCAN_IRQHandler+0x48c>)
 80085fe:	2200      	movs	r2, #0
 8008600:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008608:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8008612:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008614:	2b00      	cmp	r3, #0
 8008616:	d00d      	beq.n	8008634 <HAL_FDCAN_IRQHandler+0x2e8>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681a      	ldr	r2, [r3, #0]
 800861c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800861e:	4b6f      	ldr	r3, [pc, #444]	@ (80087dc <HAL_FDCAN_IRQHandler+0x490>)
 8008620:	400b      	ands	r3, r1
 8008622:	6513      	str	r3, [r2, #80]	@ 0x50
 8008624:	4a6c      	ldr	r2, [pc, #432]	@ (80087d8 <HAL_FDCAN_IRQHandler+0x48c>)
 8008626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008628:	0f9b      	lsrs	r3, r3, #30
 800862a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800862c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f000 f94b 	bl	80088ca <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8008634:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008636:	2b00      	cmp	r3, #0
 8008638:	d011      	beq.n	800865e <HAL_FDCAN_IRQHandler+0x312>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008640:	4b66      	ldr	r3, [pc, #408]	@ (80087dc <HAL_FDCAN_IRQHandler+0x490>)
 8008642:	400b      	ands	r3, r1
 8008644:	6513      	str	r3, [r2, #80]	@ 0x50
 8008646:	4a64      	ldr	r2, [pc, #400]	@ (80087d8 <HAL_FDCAN_IRQHandler+0x48c>)
 8008648:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800864a:	0f9b      	lsrs	r3, r3, #30
 800864c:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8008654:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008656:	431a      	orrs	r2, r3
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a5f      	ldr	r2, [pc, #380]	@ (80087e0 <HAL_FDCAN_IRQHandler+0x494>)
 8008664:	4293      	cmp	r3, r2
 8008666:	f040 80aa 	bne.w	80087be <HAL_FDCAN_IRQHandler+0x472>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	f003 0303 	and.w	r3, r3, #3
 8008674:	2b00      	cmp	r3, #0
 8008676:	f000 80a2 	beq.w	80087be <HAL_FDCAN_IRQHandler+0x472>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	6a1b      	ldr	r3, [r3, #32]
 8008680:	f003 030f 	and.w	r3, r3, #15
 8008684:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800868c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800868e:	4013      	ands	r3, r2
 8008690:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	6a1b      	ldr	r3, [r3, #32]
 8008698:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800869c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80086a6:	4013      	ands	r3, r2
 80086a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	6a1b      	ldr	r3, [r3, #32]
 80086b0:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 80086b4:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	685b      	ldr	r3, [r3, #4]
 80086ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086be:	4013      	ands	r3, r2
 80086c0:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	6a1b      	ldr	r3, [r3, #32]
 80086c8:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 80086cc:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086d4:	6a3a      	ldr	r2, [r7, #32]
 80086d6:	4013      	ands	r3, r2
 80086d8:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	6a1b      	ldr	r3, [r3, #32]
 80086e0:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 80086e4:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ec:	69fa      	ldr	r2, [r7, #28]
 80086ee:	4013      	ands	r3, r2
 80086f0:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	685b      	ldr	r3, [r3, #4]
 80086f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f8:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	6a1b      	ldr	r3, [r3, #32]
 8008700:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8008702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008704:	2b00      	cmp	r3, #0
 8008706:	d007      	beq.n	8008718 <HAL_FDCAN_IRQHandler+0x3cc>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800870e:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8008710:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 f8e4 	bl	80088e0 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8008718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800871a:	2b00      	cmp	r3, #0
 800871c:	d007      	beq.n	800872e <HAL_FDCAN_IRQHandler+0x3e2>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008724:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8008726:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 f8e4 	bl	80088f6 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 800872e:	69bb      	ldr	r3, [r7, #24]
 8008730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008734:	2b00      	cmp	r3, #0
 8008736:	d019      	beq.n	800876c <HAL_FDCAN_IRQHandler+0x420>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800873e:	2b00      	cmp	r3, #0
 8008740:	d014      	beq.n	800876c <HAL_FDCAN_IRQHandler+0x420>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008748:	0c1b      	lsrs	r3, r3, #16
 800874a:	b29b      	uxth	r3, r3
 800874c:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	685b      	ldr	r3, [r3, #4]
 8008752:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008754:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008758:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	2240      	movs	r2, #64	@ 0x40
 8008760:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	6939      	ldr	r1, [r7, #16]
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f000 f8d0 	bl	800890c <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 800876c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876e:	2b00      	cmp	r3, #0
 8008770:	d007      	beq.n	8008782 <HAL_FDCAN_IRQHandler+0x436>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008778:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 800877a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 f8d1 	bl	8008924 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8008782:	6a3b      	ldr	r3, [r7, #32]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d00b      	beq.n	80087a0 <HAL_FDCAN_IRQHandler+0x454>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	6a3a      	ldr	r2, [r7, #32]
 800878e:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8008796:	6a3b      	ldr	r3, [r7, #32]
 8008798:	431a      	orrs	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d00b      	beq.n	80087be <HAL_FDCAN_IRQHandler+0x472>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	685b      	ldr	r3, [r3, #4]
 80087aa:	69fa      	ldr	r2, [r7, #28]
 80087ac:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80087b4:	69fb      	ldr	r3, [r7, #28]
 80087b6:	431a      	orrs	r2, r3
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d002      	beq.n	80087ce <HAL_FDCAN_IRQHandler+0x482>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80087c8:	6878      	ldr	r0, [r7, #4]
 80087ca:	f000 f874 	bl	80088b6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80087ce:	bf00      	nop
 80087d0:	3758      	adds	r7, #88	@ 0x58
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}
 80087d6:	bf00      	nop
 80087d8:	4000a800 	.word	0x4000a800
 80087dc:	3fcfffff 	.word	0x3fcfffff
 80087e0:	4000a000 	.word	0x4000a000

080087e4 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
 80087ec:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 80087ee:	bf00      	nop
 80087f0:	370c      	adds	r7, #12
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr

080087fa <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80087fa:	b480      	push	{r7}
 80087fc:	b083      	sub	sp, #12
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
 8008802:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8008804:	bf00      	nop
 8008806:	370c      	adds	r7, #12
 8008808:	46bd      	mov	sp, r7
 800880a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880e:	4770      	bx	lr

08008810 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8008810:	b480      	push	{r7}
 8008812:	b083      	sub	sp, #12
 8008814:	af00      	add	r7, sp, #0
 8008816:	6078      	str	r0, [r7, #4]
 8008818:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800881a:	bf00      	nop
 800881c:	370c      	adds	r7, #12
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr

08008826 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008826:	b480      	push	{r7}
 8008828:	b083      	sub	sp, #12
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800882e:	bf00      	nop
 8008830:	370c      	adds	r7, #12
 8008832:	46bd      	mov	sp, r7
 8008834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008838:	4770      	bx	lr

0800883a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800883a:	b480      	push	{r7}
 800883c:	b083      	sub	sp, #12
 800883e:	af00      	add	r7, sp, #0
 8008840:	6078      	str	r0, [r7, #4]
 8008842:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800885a:	bf00      	nop
 800885c:	370c      	adds	r7, #12
 800885e:	46bd      	mov	sp, r7
 8008860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008864:	4770      	bx	lr

08008866 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8008866:	b480      	push	{r7}
 8008868:	b083      	sub	sp, #12
 800886a:	af00      	add	r7, sp, #0
 800886c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 800886e:	bf00      	nop
 8008870:	370c      	adds	r7, #12
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr

0800887a <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800887a:	b480      	push	{r7}
 800887c:	b083      	sub	sp, #12
 800887e:	af00      	add	r7, sp, #0
 8008880:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8008882:	bf00      	nop
 8008884:	370c      	adds	r7, #12
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr

0800888e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800888e:	b480      	push	{r7}
 8008890:	b083      	sub	sp, #12
 8008892:	af00      	add	r7, sp, #0
 8008894:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8008896:	bf00      	nop
 8008898:	370c      	adds	r7, #12
 800889a:	46bd      	mov	sp, r7
 800889c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a0:	4770      	bx	lr

080088a2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80088a2:	b480      	push	{r7}
 80088a4:	b083      	sub	sp, #12
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80088aa:	bf00      	nop
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80088be:	bf00      	nop
 80088c0:	370c      	adds	r7, #12
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr

080088ca <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b083      	sub	sp, #12
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
 80088d2:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80088d4:	bf00      	nop
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b083      	sub	sp, #12
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 80088ea:	bf00      	nop
 80088ec:	370c      	adds	r7, #12
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr

080088f6 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 80088f6:	b480      	push	{r7}
 80088f8:	b083      	sub	sp, #12
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	6078      	str	r0, [r7, #4]
 80088fe:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8008900:	bf00      	nop
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
 8008912:	60f8      	str	r0, [r7, #12]
 8008914:	60b9      	str	r1, [r7, #8]
 8008916:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8008918:	bf00      	nop
 800891a:	3714      	adds	r7, #20
 800891c:	46bd      	mov	sp, r7
 800891e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008922:	4770      	bx	lr

08008924 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 800892e:	bf00      	nop
 8008930:	370c      	adds	r7, #12
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr
	...

0800893c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008948:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008952:	4ba7      	ldr	r3, [pc, #668]	@ (8008bf0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008954:	4013      	ands	r3, r2
 8008956:	68ba      	ldr	r2, [r7, #8]
 8008958:	0091      	lsls	r1, r2, #2
 800895a:	687a      	ldr	r2, [r7, #4]
 800895c:	6812      	ldr	r2, [r2, #0]
 800895e:	430b      	orrs	r3, r1
 8008960:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800896c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008974:	041a      	lsls	r2, r3, #16
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	430a      	orrs	r2, r1
 800897c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	4413      	add	r3, r2
 8008988:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008992:	4b97      	ldr	r3, [pc, #604]	@ (8008bf0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008994:	4013      	ands	r3, r2
 8008996:	68ba      	ldr	r2, [r7, #8]
 8008998:	0091      	lsls	r1, r2, #2
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	6812      	ldr	r2, [r2, #0]
 800899e:	430b      	orrs	r3, r1
 80089a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089ac:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089b4:	041a      	lsls	r2, r3, #16
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	430a      	orrs	r2, r1
 80089bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089c4:	005b      	lsls	r3, r3, #1
 80089c6:	68ba      	ldr	r2, [r7, #8]
 80089c8:	4413      	add	r3, r2
 80089ca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80089d4:	4b86      	ldr	r3, [pc, #536]	@ (8008bf0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80089d6:	4013      	ands	r3, r2
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	0091      	lsls	r1, r2, #2
 80089dc:	687a      	ldr	r2, [r7, #4]
 80089de:	6812      	ldr	r2, [r2, #0]
 80089e0:	430b      	orrs	r3, r1
 80089e2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80089ee:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089f6:	041a      	lsls	r2, r3, #16
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	430a      	orrs	r2, r1
 80089fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a06:	687a      	ldr	r2, [r7, #4]
 8008a08:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8008a0a:	fb02 f303 	mul.w	r3, r2, r3
 8008a0e:	68ba      	ldr	r2, [r7, #8]
 8008a10:	4413      	add	r3, r2
 8008a12:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8008a1c:	4b74      	ldr	r3, [pc, #464]	@ (8008bf0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a1e:	4013      	ands	r3, r2
 8008a20:	68ba      	ldr	r2, [r7, #8]
 8008a22:	0091      	lsls	r1, r2, #2
 8008a24:	687a      	ldr	r2, [r7, #4]
 8008a26:	6812      	ldr	r2, [r2, #0]
 8008a28:	430b      	orrs	r3, r1
 8008a2a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008a36:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a3e:	041a      	lsls	r2, r3, #16
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	430a      	orrs	r2, r1
 8008a46:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a4e:	687a      	ldr	r2, [r7, #4]
 8008a50:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8008a52:	fb02 f303 	mul.w	r3, r2, r3
 8008a56:	68ba      	ldr	r2, [r7, #8]
 8008a58:	4413      	add	r3, r2
 8008a5a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8008a64:	4b62      	ldr	r3, [pc, #392]	@ (8008bf0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a66:	4013      	ands	r3, r2
 8008a68:	68ba      	ldr	r2, [r7, #8]
 8008a6a:	0091      	lsls	r1, r2, #2
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	6812      	ldr	r2, [r2, #0]
 8008a70:	430b      	orrs	r3, r1
 8008a72:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a7a:	687a      	ldr	r2, [r7, #4]
 8008a7c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8008a7e:	fb02 f303 	mul.w	r3, r2, r3
 8008a82:	68ba      	ldr	r2, [r7, #8]
 8008a84:	4413      	add	r3, r2
 8008a86:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8008a90:	4b57      	ldr	r3, [pc, #348]	@ (8008bf0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008a92:	4013      	ands	r3, r2
 8008a94:	68ba      	ldr	r2, [r7, #8]
 8008a96:	0091      	lsls	r1, r2, #2
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	6812      	ldr	r2, [r2, #0]
 8008a9c:	430b      	orrs	r3, r1
 8008a9e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008aaa:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ab2:	041a      	lsls	r2, r3, #16
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	430a      	orrs	r2, r1
 8008aba:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ac2:	005b      	lsls	r3, r3, #1
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	4413      	add	r3, r2
 8008ac8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8008ad2:	4b47      	ldr	r3, [pc, #284]	@ (8008bf0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8008ad4:	4013      	ands	r3, r2
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	0091      	lsls	r1, r2, #2
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	6812      	ldr	r2, [r2, #0]
 8008ade:	430b      	orrs	r3, r1
 8008ae0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008aec:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008af4:	041a      	lsls	r2, r3, #16
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8008b08:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b10:	061a      	lsls	r2, r3, #24
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	430a      	orrs	r2, r1
 8008b18:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b20:	4b34      	ldr	r3, [pc, #208]	@ (8008bf4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8008b22:	4413      	add	r3, r2
 8008b24:	009a      	lsls	r2, r3, #2
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	441a      	add	r2, r3
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b42:	00db      	lsls	r3, r3, #3
 8008b44:	441a      	add	r2, r3
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b52:	6879      	ldr	r1, [r7, #4]
 8008b54:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8008b56:	fb01 f303 	mul.w	r3, r1, r3
 8008b5a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8008b5c:	441a      	add	r2, r3
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008b6a:	6879      	ldr	r1, [r7, #4]
 8008b6c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8008b6e:	fb01 f303 	mul.w	r3, r1, r3
 8008b72:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8008b74:	441a      	add	r2, r3
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b82:	6879      	ldr	r1, [r7, #4]
 8008b84:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8008b86:	fb01 f303 	mul.w	r3, r1, r3
 8008b8a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8008b8c:	441a      	add	r2, r3
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b9e:	00db      	lsls	r3, r3, #3
 8008ba0:	441a      	add	r2, r3
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bb2:	6879      	ldr	r1, [r7, #4]
 8008bb4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008bb6:	fb01 f303 	mul.w	r3, r1, r3
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	441a      	add	r2, r3
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bce:	6879      	ldr	r1, [r7, #4]
 8008bd0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8008bd2:	fb01 f303 	mul.w	r3, r1, r3
 8008bd6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8008bd8:	441a      	add	r2, r3
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008be6:	4a04      	ldr	r2, [pc, #16]	@ (8008bf8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d915      	bls.n	8008c18 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8008bec:	e006      	b.n	8008bfc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8008bee:	bf00      	nop
 8008bf0:	ffff0003 	.word	0xffff0003
 8008bf4:	10002b00 	.word	0x10002b00
 8008bf8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008c02:	f043 0220 	orr.w	r2, r3, #32
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	2203      	movs	r2, #3
 8008c10:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e010      	b.n	8008c3a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c1c:	60fb      	str	r3, [r7, #12]
 8008c1e:	e005      	b.n	8008c2c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	2200      	movs	r2, #0
 8008c24:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	3304      	adds	r3, #4
 8008c2a:	60fb      	str	r3, [r7, #12]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d3f3      	bcc.n	8008c20 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8008c38:	2300      	movs	r3, #0
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3714      	adds	r7, #20
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop

08008c48 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b089      	sub	sp, #36	@ 0x24
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
 8008c54:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	685b      	ldr	r3, [r3, #4]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d10a      	bne.n	8008c74 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8008c66:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008c6e:	4313      	orrs	r3, r2
 8008c70:	61fb      	str	r3, [r7, #28]
 8008c72:	e00a      	b.n	8008c8a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8008c7c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8008c82:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8008c84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008c88:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	6a1b      	ldr	r3, [r3, #32]
 8008c8e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8008c90:	68bb      	ldr	r3, [r7, #8]
 8008c92:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008c94:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8008c9a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8008ca0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	68db      	ldr	r3, [r3, #12]
 8008ca6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008cb6:	6839      	ldr	r1, [r7, #0]
 8008cb8:	fb01 f303 	mul.w	r3, r1, r3
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4413      	add	r3, r2
 8008cc0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	69fa      	ldr	r2, [r7, #28]
 8008cc6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	3304      	adds	r3, #4
 8008ccc:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8008cce:	69bb      	ldr	r3, [r7, #24]
 8008cd0:	693a      	ldr	r2, [r7, #16]
 8008cd2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	3304      	adds	r3, #4
 8008cd8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8008cda:	2300      	movs	r3, #0
 8008cdc:	617b      	str	r3, [r7, #20]
 8008cde:	e020      	b.n	8008d22 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008ce0:	697b      	ldr	r3, [r7, #20]
 8008ce2:	3303      	adds	r3, #3
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	3302      	adds	r3, #2
 8008cf0:	6879      	ldr	r1, [r7, #4]
 8008cf2:	440b      	add	r3, r1
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008cf8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008cfa:	697b      	ldr	r3, [r7, #20]
 8008cfc:	3301      	adds	r3, #1
 8008cfe:	6879      	ldr	r1, [r7, #4]
 8008d00:	440b      	add	r3, r1
 8008d02:	781b      	ldrb	r3, [r3, #0]
 8008d04:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8008d06:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8008d08:	6879      	ldr	r1, [r7, #4]
 8008d0a:	697a      	ldr	r2, [r7, #20]
 8008d0c:	440a      	add	r2, r1
 8008d0e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8008d10:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	3304      	adds	r3, #4
 8008d1a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	3304      	adds	r3, #4
 8008d20:	617b      	str	r3, [r7, #20]
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	68db      	ldr	r3, [r3, #12]
 8008d26:	4a06      	ldr	r2, [pc, #24]	@ (8008d40 <FDCAN_CopyMessageToRAM+0xf8>)
 8008d28:	5cd3      	ldrb	r3, [r2, r3]
 8008d2a:	461a      	mov	r2, r3
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d3d6      	bcc.n	8008ce0 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8008d32:	bf00      	nop
 8008d34:	bf00      	nop
 8008d36:	3724      	adds	r7, #36	@ 0x24
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr
 8008d40:	0801d0b8 	.word	0x0801d0b8

08008d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b089      	sub	sp, #36	@ 0x24
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8008d52:	4b86      	ldr	r3, [pc, #536]	@ (8008f6c <HAL_GPIO_Init+0x228>)
 8008d54:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008d56:	e18c      	b.n	8009072 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	681a      	ldr	r2, [r3, #0]
 8008d5c:	2101      	movs	r1, #1
 8008d5e:	69fb      	ldr	r3, [r7, #28]
 8008d60:	fa01 f303 	lsl.w	r3, r1, r3
 8008d64:	4013      	ands	r3, r2
 8008d66:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008d68:	693b      	ldr	r3, [r7, #16]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	f000 817e 	beq.w	800906c <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	f003 0303 	and.w	r3, r3, #3
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	d005      	beq.n	8008d88 <HAL_GPIO_Init+0x44>
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f003 0303 	and.w	r3, r3, #3
 8008d84:	2b02      	cmp	r3, #2
 8008d86:	d130      	bne.n	8008dea <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	689b      	ldr	r3, [r3, #8]
 8008d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	005b      	lsls	r3, r3, #1
 8008d92:	2203      	movs	r2, #3
 8008d94:	fa02 f303 	lsl.w	r3, r2, r3
 8008d98:	43db      	mvns	r3, r3
 8008d9a:	69ba      	ldr	r2, [r7, #24]
 8008d9c:	4013      	ands	r3, r2
 8008d9e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	68da      	ldr	r2, [r3, #12]
 8008da4:	69fb      	ldr	r3, [r7, #28]
 8008da6:	005b      	lsls	r3, r3, #1
 8008da8:	fa02 f303 	lsl.w	r3, r2, r3
 8008dac:	69ba      	ldr	r2, [r7, #24]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8008dc6:	43db      	mvns	r3, r3
 8008dc8:	69ba      	ldr	r2, [r7, #24]
 8008dca:	4013      	ands	r3, r2
 8008dcc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	685b      	ldr	r3, [r3, #4]
 8008dd2:	091b      	lsrs	r3, r3, #4
 8008dd4:	f003 0201 	and.w	r2, r3, #1
 8008dd8:	69fb      	ldr	r3, [r7, #28]
 8008dda:	fa02 f303 	lsl.w	r3, r2, r3
 8008dde:	69ba      	ldr	r2, [r7, #24]
 8008de0:	4313      	orrs	r3, r2
 8008de2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	69ba      	ldr	r2, [r7, #24]
 8008de8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	f003 0303 	and.w	r3, r3, #3
 8008df2:	2b03      	cmp	r3, #3
 8008df4:	d017      	beq.n	8008e26 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	68db      	ldr	r3, [r3, #12]
 8008dfa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8008dfc:	69fb      	ldr	r3, [r7, #28]
 8008dfe:	005b      	lsls	r3, r3, #1
 8008e00:	2203      	movs	r2, #3
 8008e02:	fa02 f303 	lsl.w	r3, r2, r3
 8008e06:	43db      	mvns	r3, r3
 8008e08:	69ba      	ldr	r2, [r7, #24]
 8008e0a:	4013      	ands	r3, r2
 8008e0c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	689a      	ldr	r2, [r3, #8]
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	005b      	lsls	r3, r3, #1
 8008e16:	fa02 f303 	lsl.w	r3, r2, r3
 8008e1a:	69ba      	ldr	r2, [r7, #24]
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	69ba      	ldr	r2, [r7, #24]
 8008e24:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	f003 0303 	and.w	r3, r3, #3
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d123      	bne.n	8008e7a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008e32:	69fb      	ldr	r3, [r7, #28]
 8008e34:	08da      	lsrs	r2, r3, #3
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	3208      	adds	r2, #8
 8008e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	f003 0307 	and.w	r3, r3, #7
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	220f      	movs	r2, #15
 8008e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e4e:	43db      	mvns	r3, r3
 8008e50:	69ba      	ldr	r2, [r7, #24]
 8008e52:	4013      	ands	r3, r2
 8008e54:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008e56:	683b      	ldr	r3, [r7, #0]
 8008e58:	691a      	ldr	r2, [r3, #16]
 8008e5a:	69fb      	ldr	r3, [r7, #28]
 8008e5c:	f003 0307 	and.w	r3, r3, #7
 8008e60:	009b      	lsls	r3, r3, #2
 8008e62:	fa02 f303 	lsl.w	r3, r2, r3
 8008e66:	69ba      	ldr	r2, [r7, #24]
 8008e68:	4313      	orrs	r3, r2
 8008e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008e6c:	69fb      	ldr	r3, [r7, #28]
 8008e6e:	08da      	lsrs	r2, r3, #3
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	3208      	adds	r2, #8
 8008e74:	69b9      	ldr	r1, [r7, #24]
 8008e76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008e80:	69fb      	ldr	r3, [r7, #28]
 8008e82:	005b      	lsls	r3, r3, #1
 8008e84:	2203      	movs	r2, #3
 8008e86:	fa02 f303 	lsl.w	r3, r2, r3
 8008e8a:	43db      	mvns	r3, r3
 8008e8c:	69ba      	ldr	r2, [r7, #24]
 8008e8e:	4013      	ands	r3, r2
 8008e90:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	f003 0203 	and.w	r2, r3, #3
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	005b      	lsls	r3, r3, #1
 8008e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea2:	69ba      	ldr	r2, [r7, #24]
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	69ba      	ldr	r2, [r7, #24]
 8008eac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	f000 80d8 	beq.w	800906c <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008ebc:	4b2c      	ldr	r3, [pc, #176]	@ (8008f70 <HAL_GPIO_Init+0x22c>)
 8008ebe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ec2:	4a2b      	ldr	r2, [pc, #172]	@ (8008f70 <HAL_GPIO_Init+0x22c>)
 8008ec4:	f043 0302 	orr.w	r3, r3, #2
 8008ec8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8008ecc:	4b28      	ldr	r3, [pc, #160]	@ (8008f70 <HAL_GPIO_Init+0x22c>)
 8008ece:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008ed2:	f003 0302 	and.w	r3, r3, #2
 8008ed6:	60fb      	str	r3, [r7, #12]
 8008ed8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008eda:	4a26      	ldr	r2, [pc, #152]	@ (8008f74 <HAL_GPIO_Init+0x230>)
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	089b      	lsrs	r3, r3, #2
 8008ee0:	3302      	adds	r3, #2
 8008ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8008ee8:	69fb      	ldr	r3, [r7, #28]
 8008eea:	f003 0303 	and.w	r3, r3, #3
 8008eee:	009b      	lsls	r3, r3, #2
 8008ef0:	220f      	movs	r2, #15
 8008ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef6:	43db      	mvns	r3, r3
 8008ef8:	69ba      	ldr	r2, [r7, #24]
 8008efa:	4013      	ands	r3, r2
 8008efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	4a1d      	ldr	r2, [pc, #116]	@ (8008f78 <HAL_GPIO_Init+0x234>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d04a      	beq.n	8008f9c <HAL_GPIO_Init+0x258>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	4a1c      	ldr	r2, [pc, #112]	@ (8008f7c <HAL_GPIO_Init+0x238>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d02b      	beq.n	8008f66 <HAL_GPIO_Init+0x222>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	4a1b      	ldr	r2, [pc, #108]	@ (8008f80 <HAL_GPIO_Init+0x23c>)
 8008f12:	4293      	cmp	r3, r2
 8008f14:	d025      	beq.n	8008f62 <HAL_GPIO_Init+0x21e>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	4a1a      	ldr	r2, [pc, #104]	@ (8008f84 <HAL_GPIO_Init+0x240>)
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	d01f      	beq.n	8008f5e <HAL_GPIO_Init+0x21a>
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	4a19      	ldr	r2, [pc, #100]	@ (8008f88 <HAL_GPIO_Init+0x244>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d019      	beq.n	8008f5a <HAL_GPIO_Init+0x216>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	4a18      	ldr	r2, [pc, #96]	@ (8008f8c <HAL_GPIO_Init+0x248>)
 8008f2a:	4293      	cmp	r3, r2
 8008f2c:	d013      	beq.n	8008f56 <HAL_GPIO_Init+0x212>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	4a17      	ldr	r2, [pc, #92]	@ (8008f90 <HAL_GPIO_Init+0x24c>)
 8008f32:	4293      	cmp	r3, r2
 8008f34:	d00d      	beq.n	8008f52 <HAL_GPIO_Init+0x20e>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	4a16      	ldr	r2, [pc, #88]	@ (8008f94 <HAL_GPIO_Init+0x250>)
 8008f3a:	4293      	cmp	r3, r2
 8008f3c:	d007      	beq.n	8008f4e <HAL_GPIO_Init+0x20a>
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a15      	ldr	r2, [pc, #84]	@ (8008f98 <HAL_GPIO_Init+0x254>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d101      	bne.n	8008f4a <HAL_GPIO_Init+0x206>
 8008f46:	2309      	movs	r3, #9
 8008f48:	e029      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f4a:	230a      	movs	r3, #10
 8008f4c:	e027      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f4e:	2307      	movs	r3, #7
 8008f50:	e025      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f52:	2306      	movs	r3, #6
 8008f54:	e023      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f56:	2305      	movs	r3, #5
 8008f58:	e021      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f5a:	2304      	movs	r3, #4
 8008f5c:	e01f      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f5e:	2303      	movs	r3, #3
 8008f60:	e01d      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f62:	2302      	movs	r3, #2
 8008f64:	e01b      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f66:	2301      	movs	r3, #1
 8008f68:	e019      	b.n	8008f9e <HAL_GPIO_Init+0x25a>
 8008f6a:	bf00      	nop
 8008f6c:	58000080 	.word	0x58000080
 8008f70:	58024400 	.word	0x58024400
 8008f74:	58000400 	.word	0x58000400
 8008f78:	58020000 	.word	0x58020000
 8008f7c:	58020400 	.word	0x58020400
 8008f80:	58020800 	.word	0x58020800
 8008f84:	58020c00 	.word	0x58020c00
 8008f88:	58021000 	.word	0x58021000
 8008f8c:	58021400 	.word	0x58021400
 8008f90:	58021800 	.word	0x58021800
 8008f94:	58021c00 	.word	0x58021c00
 8008f98:	58022400 	.word	0x58022400
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	69fa      	ldr	r2, [r7, #28]
 8008fa0:	f002 0203 	and.w	r2, r2, #3
 8008fa4:	0092      	lsls	r2, r2, #2
 8008fa6:	4093      	lsls	r3, r2
 8008fa8:	69ba      	ldr	r2, [r7, #24]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008fae:	4938      	ldr	r1, [pc, #224]	@ (8009090 <HAL_GPIO_Init+0x34c>)
 8008fb0:	69fb      	ldr	r3, [r7, #28]
 8008fb2:	089b      	lsrs	r3, r3, #2
 8008fb4:	3302      	adds	r3, #2
 8008fb6:	69ba      	ldr	r2, [r7, #24]
 8008fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008fbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	43db      	mvns	r3, r3
 8008fc8:	69ba      	ldr	r2, [r7, #24]
 8008fca:	4013      	ands	r3, r2
 8008fcc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d003      	beq.n	8008fe2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008fda:	69ba      	ldr	r2, [r7, #24]
 8008fdc:	693b      	ldr	r3, [r7, #16]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008fe2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008fe6:	69bb      	ldr	r3, [r7, #24]
 8008fe8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008fea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	43db      	mvns	r3, r3
 8008ff6:	69ba      	ldr	r2, [r7, #24]
 8008ff8:	4013      	ands	r3, r2
 8008ffa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009004:	2b00      	cmp	r3, #0
 8009006:	d003      	beq.n	8009010 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8009008:	69ba      	ldr	r2, [r7, #24]
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	4313      	orrs	r3, r2
 800900e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009010:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009014:	69bb      	ldr	r3, [r7, #24]
 8009016:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800901e:	693b      	ldr	r3, [r7, #16]
 8009020:	43db      	mvns	r3, r3
 8009022:	69ba      	ldr	r2, [r7, #24]
 8009024:	4013      	ands	r3, r2
 8009026:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009030:	2b00      	cmp	r3, #0
 8009032:	d003      	beq.n	800903c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8009034:	69ba      	ldr	r2, [r7, #24]
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	4313      	orrs	r3, r2
 800903a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	69ba      	ldr	r2, [r7, #24]
 8009040:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009048:	693b      	ldr	r3, [r7, #16]
 800904a:	43db      	mvns	r3, r3
 800904c:	69ba      	ldr	r2, [r7, #24]
 800904e:	4013      	ands	r3, r2
 8009050:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800905a:	2b00      	cmp	r3, #0
 800905c:	d003      	beq.n	8009066 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800905e:	69ba      	ldr	r2, [r7, #24]
 8009060:	693b      	ldr	r3, [r7, #16]
 8009062:	4313      	orrs	r3, r2
 8009064:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	69ba      	ldr	r2, [r7, #24]
 800906a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	3301      	adds	r3, #1
 8009070:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	681a      	ldr	r2, [r3, #0]
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	fa22 f303 	lsr.w	r3, r2, r3
 800907c:	2b00      	cmp	r3, #0
 800907e:	f47f ae6b 	bne.w	8008d58 <HAL_GPIO_Init+0x14>
  }
}
 8009082:	bf00      	nop
 8009084:	bf00      	nop
 8009086:	3724      	adds	r7, #36	@ 0x24
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr
 8009090:	58000400 	.word	0x58000400

08009094 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009094:	b480      	push	{r7}
 8009096:	b083      	sub	sp, #12
 8009098:	af00      	add	r7, sp, #0
 800909a:	6078      	str	r0, [r7, #4]
 800909c:	460b      	mov	r3, r1
 800909e:	807b      	strh	r3, [r7, #2]
 80090a0:	4613      	mov	r3, r2
 80090a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80090a4:	787b      	ldrb	r3, [r7, #1]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d003      	beq.n	80090b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80090aa:	887a      	ldrh	r2, [r7, #2]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80090b0:	e003      	b.n	80090ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80090b2:	887b      	ldrh	r3, [r7, #2]
 80090b4:	041a      	lsls	r2, r3, #16
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	619a      	str	r2, [r3, #24]
}
 80090ba:	bf00      	nop
 80090bc:	370c      	adds	r7, #12
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80090c6:	b580      	push	{r7, lr}
 80090c8:	b082      	sub	sp, #8
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	4603      	mov	r3, r0
 80090ce:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80090d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80090d4:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80090d8:	88fb      	ldrh	r3, [r7, #6]
 80090da:	4013      	ands	r3, r2
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d008      	beq.n	80090f2 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80090e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80090e4:	88fb      	ldrh	r3, [r7, #6]
 80090e6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80090ea:	88fb      	ldrh	r3, [r7, #6]
 80090ec:	4618      	mov	r0, r3
 80090ee:	f000 f804 	bl	80090fa <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80090f2:	bf00      	nop
 80090f4:	3708      	adds	r7, #8
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bd80      	pop	{r7, pc}

080090fa <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80090fa:	b480      	push	{r7}
 80090fc:	b083      	sub	sp, #12
 80090fe:	af00      	add	r7, sp, #0
 8009100:	4603      	mov	r3, r0
 8009102:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr

08009110 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009110:	b580      	push	{r7, lr}
 8009112:	b082      	sub	sp, #8
 8009114:	af00      	add	r7, sp, #0
 8009116:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d101      	bne.n	8009122 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800911e:	2301      	movs	r3, #1
 8009120:	e08b      	b.n	800923a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009128:	b2db      	uxtb	r3, r3
 800912a:	2b00      	cmp	r3, #0
 800912c:	d106      	bne.n	800913c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009136:	6878      	ldr	r0, [r7, #4]
 8009138:	f7f8 f836 	bl	80011a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2224      	movs	r2, #36	@ 0x24
 8009140:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	681a      	ldr	r2, [r3, #0]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f022 0201 	bic.w	r2, r2, #1
 8009152:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	685a      	ldr	r2, [r3, #4]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009160:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	689a      	ldr	r2, [r3, #8]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009170:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	68db      	ldr	r3, [r3, #12]
 8009176:	2b01      	cmp	r3, #1
 8009178:	d107      	bne.n	800918a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	689a      	ldr	r2, [r3, #8]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009186:	609a      	str	r2, [r3, #8]
 8009188:	e006      	b.n	8009198 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689a      	ldr	r2, [r3, #8]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009196:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	2b02      	cmp	r3, #2
 800919e:	d108      	bne.n	80091b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	685a      	ldr	r2, [r3, #4]
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091ae:	605a      	str	r2, [r3, #4]
 80091b0:	e007      	b.n	80091c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	685a      	ldr	r2, [r3, #4]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80091c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	6859      	ldr	r1, [r3, #4]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681a      	ldr	r2, [r3, #0]
 80091cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009244 <HAL_I2C_Init+0x134>)
 80091ce:	430b      	orrs	r3, r1
 80091d0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	68da      	ldr	r2, [r3, #12]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80091e0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	691a      	ldr	r2, [r3, #16]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	695b      	ldr	r3, [r3, #20]
 80091ea:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	699b      	ldr	r3, [r3, #24]
 80091f2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	430a      	orrs	r2, r1
 80091fa:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	69d9      	ldr	r1, [r3, #28]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6a1a      	ldr	r2, [r3, #32]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	430a      	orrs	r2, r1
 800920a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	f042 0201 	orr.w	r2, r2, #1
 800921a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2220      	movs	r2, #32
 8009226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2200      	movs	r2, #0
 800922e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3708      	adds	r7, #8
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
 8009242:	bf00      	nop
 8009244:	02008000 	.word	0x02008000

08009248 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8009248:	b480      	push	{r7}
 800924a:	b083      	sub	sp, #12
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009258:	b2db      	uxtb	r3, r3
 800925a:	2b20      	cmp	r3, #32
 800925c:	d138      	bne.n	80092d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009264:	2b01      	cmp	r3, #1
 8009266:	d101      	bne.n	800926c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8009268:	2302      	movs	r3, #2
 800926a:	e032      	b.n	80092d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2201      	movs	r2, #1
 8009270:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2224      	movs	r2, #36	@ 0x24
 8009278:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f022 0201 	bic.w	r2, r2, #1
 800928a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	681a      	ldr	r2, [r3, #0]
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800929a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	6819      	ldr	r1, [r3, #0]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	683a      	ldr	r2, [r7, #0]
 80092a8:	430a      	orrs	r2, r1
 80092aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f042 0201 	orr.w	r2, r2, #1
 80092ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2220      	movs	r2, #32
 80092c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80092cc:	2300      	movs	r3, #0
 80092ce:	e000      	b.n	80092d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80092d0:	2302      	movs	r3, #2
  }
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	370c      	adds	r7, #12
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr

080092de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80092de:	b480      	push	{r7}
 80092e0:	b085      	sub	sp, #20
 80092e2:	af00      	add	r7, sp, #0
 80092e4:	6078      	str	r0, [r7, #4]
 80092e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b20      	cmp	r3, #32
 80092f2:	d139      	bne.n	8009368 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80092fa:	2b01      	cmp	r3, #1
 80092fc:	d101      	bne.n	8009302 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80092fe:	2302      	movs	r3, #2
 8009300:	e033      	b.n	800936a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	2201      	movs	r2, #1
 8009306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	2224      	movs	r2, #36	@ 0x24
 800930e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f022 0201 	bic.w	r2, r2, #1
 8009320:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8009330:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	021b      	lsls	r3, r3, #8
 8009336:	68fa      	ldr	r2, [r7, #12]
 8009338:	4313      	orrs	r3, r2
 800933a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	68fa      	ldr	r2, [r7, #12]
 8009342:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f042 0201 	orr.w	r2, r2, #1
 8009352:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2220      	movs	r2, #32
 8009358:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009364:	2300      	movs	r3, #0
 8009366:	e000      	b.n	800936a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8009368:	2302      	movs	r3, #2
  }
}
 800936a:	4618      	mov	r0, r3
 800936c:	3714      	adds	r7, #20
 800936e:	46bd      	mov	sp, r7
 8009370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009374:	4770      	bx	lr
	...

08009378 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b084      	sub	sp, #16
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009380:	4b19      	ldr	r3, [pc, #100]	@ (80093e8 <HAL_PWREx_ConfigSupply+0x70>)
 8009382:	68db      	ldr	r3, [r3, #12]
 8009384:	f003 0304 	and.w	r3, r3, #4
 8009388:	2b04      	cmp	r3, #4
 800938a:	d00a      	beq.n	80093a2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800938c:	4b16      	ldr	r3, [pc, #88]	@ (80093e8 <HAL_PWREx_ConfigSupply+0x70>)
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	f003 0307 	and.w	r3, r3, #7
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	429a      	cmp	r2, r3
 8009398:	d001      	beq.n	800939e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800939a:	2301      	movs	r3, #1
 800939c:	e01f      	b.n	80093de <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800939e:	2300      	movs	r3, #0
 80093a0:	e01d      	b.n	80093de <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80093a2:	4b11      	ldr	r3, [pc, #68]	@ (80093e8 <HAL_PWREx_ConfigSupply+0x70>)
 80093a4:	68db      	ldr	r3, [r3, #12]
 80093a6:	f023 0207 	bic.w	r2, r3, #7
 80093aa:	490f      	ldr	r1, [pc, #60]	@ (80093e8 <HAL_PWREx_ConfigSupply+0x70>)
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4313      	orrs	r3, r2
 80093b0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80093b2:	f7f9 fd31 	bl	8002e18 <HAL_GetTick>
 80093b6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80093b8:	e009      	b.n	80093ce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80093ba:	f7f9 fd2d 	bl	8002e18 <HAL_GetTick>
 80093be:	4602      	mov	r2, r0
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	1ad3      	subs	r3, r2, r3
 80093c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80093c8:	d901      	bls.n	80093ce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80093ca:	2301      	movs	r3, #1
 80093cc:	e007      	b.n	80093de <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80093ce:	4b06      	ldr	r3, [pc, #24]	@ (80093e8 <HAL_PWREx_ConfigSupply+0x70>)
 80093d0:	685b      	ldr	r3, [r3, #4]
 80093d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80093d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80093da:	d1ee      	bne.n	80093ba <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	3710      	adds	r7, #16
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bd80      	pop	{r7, pc}
 80093e6:	bf00      	nop
 80093e8:	58024800 	.word	0x58024800

080093ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b08c      	sub	sp, #48	@ 0x30
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d101      	bne.n	80093fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80093fa:	2301      	movs	r3, #1
 80093fc:	e3c8      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f003 0301 	and.w	r3, r3, #1
 8009406:	2b00      	cmp	r3, #0
 8009408:	f000 8087 	beq.w	800951a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800940c:	4b88      	ldr	r3, [pc, #544]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800940e:	691b      	ldr	r3, [r3, #16]
 8009410:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009414:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009416:	4b86      	ldr	r3, [pc, #536]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800941a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800941c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800941e:	2b10      	cmp	r3, #16
 8009420:	d007      	beq.n	8009432 <HAL_RCC_OscConfig+0x46>
 8009422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009424:	2b18      	cmp	r3, #24
 8009426:	d110      	bne.n	800944a <HAL_RCC_OscConfig+0x5e>
 8009428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800942a:	f003 0303 	and.w	r3, r3, #3
 800942e:	2b02      	cmp	r3, #2
 8009430:	d10b      	bne.n	800944a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009432:	4b7f      	ldr	r3, [pc, #508]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800943a:	2b00      	cmp	r3, #0
 800943c:	d06c      	beq.n	8009518 <HAL_RCC_OscConfig+0x12c>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	685b      	ldr	r3, [r3, #4]
 8009442:	2b00      	cmp	r3, #0
 8009444:	d168      	bne.n	8009518 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8009446:	2301      	movs	r3, #1
 8009448:	e3a2      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009452:	d106      	bne.n	8009462 <HAL_RCC_OscConfig+0x76>
 8009454:	4b76      	ldr	r3, [pc, #472]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	4a75      	ldr	r2, [pc, #468]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800945a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800945e:	6013      	str	r3, [r2, #0]
 8009460:	e02e      	b.n	80094c0 <HAL_RCC_OscConfig+0xd4>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d10c      	bne.n	8009484 <HAL_RCC_OscConfig+0x98>
 800946a:	4b71      	ldr	r3, [pc, #452]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a70      	ldr	r2, [pc, #448]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009470:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	4b6e      	ldr	r3, [pc, #440]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a6d      	ldr	r2, [pc, #436]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800947c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009480:	6013      	str	r3, [r2, #0]
 8009482:	e01d      	b.n	80094c0 <HAL_RCC_OscConfig+0xd4>
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800948c:	d10c      	bne.n	80094a8 <HAL_RCC_OscConfig+0xbc>
 800948e:	4b68      	ldr	r3, [pc, #416]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a67      	ldr	r2, [pc, #412]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009498:	6013      	str	r3, [r2, #0]
 800949a:	4b65      	ldr	r3, [pc, #404]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a64      	ldr	r2, [pc, #400]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80094a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094a4:	6013      	str	r3, [r2, #0]
 80094a6:	e00b      	b.n	80094c0 <HAL_RCC_OscConfig+0xd4>
 80094a8:	4b61      	ldr	r3, [pc, #388]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a60      	ldr	r2, [pc, #384]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80094ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80094b2:	6013      	str	r3, [r2, #0]
 80094b4:	4b5e      	ldr	r3, [pc, #376]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	4a5d      	ldr	r2, [pc, #372]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80094ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d013      	beq.n	80094f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094c8:	f7f9 fca6 	bl	8002e18 <HAL_GetTick>
 80094cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80094ce:	e008      	b.n	80094e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094d0:	f7f9 fca2 	bl	8002e18 <HAL_GetTick>
 80094d4:	4602      	mov	r2, r0
 80094d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094d8:	1ad3      	subs	r3, r2, r3
 80094da:	2b64      	cmp	r3, #100	@ 0x64
 80094dc:	d901      	bls.n	80094e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80094de:	2303      	movs	r3, #3
 80094e0:	e356      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80094e2:	4b53      	ldr	r3, [pc, #332]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d0f0      	beq.n	80094d0 <HAL_RCC_OscConfig+0xe4>
 80094ee:	e014      	b.n	800951a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80094f0:	f7f9 fc92 	bl	8002e18 <HAL_GetTick>
 80094f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80094f6:	e008      	b.n	800950a <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80094f8:	f7f9 fc8e 	bl	8002e18 <HAL_GetTick>
 80094fc:	4602      	mov	r2, r0
 80094fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009500:	1ad3      	subs	r3, r2, r3
 8009502:	2b64      	cmp	r3, #100	@ 0x64
 8009504:	d901      	bls.n	800950a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8009506:	2303      	movs	r3, #3
 8009508:	e342      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800950a:	4b49      	ldr	r3, [pc, #292]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1f0      	bne.n	80094f8 <HAL_RCC_OscConfig+0x10c>
 8009516:	e000      	b.n	800951a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009518:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0302 	and.w	r3, r3, #2
 8009522:	2b00      	cmp	r3, #0
 8009524:	f000 808c 	beq.w	8009640 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009528:	4b41      	ldr	r3, [pc, #260]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800952a:	691b      	ldr	r3, [r3, #16]
 800952c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009530:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009532:	4b3f      	ldr	r3, [pc, #252]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009536:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009538:	6a3b      	ldr	r3, [r7, #32]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d007      	beq.n	800954e <HAL_RCC_OscConfig+0x162>
 800953e:	6a3b      	ldr	r3, [r7, #32]
 8009540:	2b18      	cmp	r3, #24
 8009542:	d137      	bne.n	80095b4 <HAL_RCC_OscConfig+0x1c8>
 8009544:	69fb      	ldr	r3, [r7, #28]
 8009546:	f003 0303 	and.w	r3, r3, #3
 800954a:	2b00      	cmp	r3, #0
 800954c:	d132      	bne.n	80095b4 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800954e:	4b38      	ldr	r3, [pc, #224]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f003 0304 	and.w	r3, r3, #4
 8009556:	2b00      	cmp	r3, #0
 8009558:	d005      	beq.n	8009566 <HAL_RCC_OscConfig+0x17a>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	68db      	ldr	r3, [r3, #12]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d101      	bne.n	8009566 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009562:	2301      	movs	r3, #1
 8009564:	e314      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009566:	4b32      	ldr	r3, [pc, #200]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f023 0219 	bic.w	r2, r3, #25
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	68db      	ldr	r3, [r3, #12]
 8009572:	492f      	ldr	r1, [pc, #188]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009574:	4313      	orrs	r3, r2
 8009576:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009578:	f7f9 fc4e 	bl	8002e18 <HAL_GetTick>
 800957c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800957e:	e008      	b.n	8009592 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009580:	f7f9 fc4a 	bl	8002e18 <HAL_GetTick>
 8009584:	4602      	mov	r2, r0
 8009586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009588:	1ad3      	subs	r3, r2, r3
 800958a:	2b02      	cmp	r3, #2
 800958c:	d901      	bls.n	8009592 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800958e:	2303      	movs	r3, #3
 8009590:	e2fe      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009592:	4b27      	ldr	r3, [pc, #156]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 0304 	and.w	r3, r3, #4
 800959a:	2b00      	cmp	r3, #0
 800959c:	d0f0      	beq.n	8009580 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800959e:	4b24      	ldr	r3, [pc, #144]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	691b      	ldr	r3, [r3, #16]
 80095aa:	061b      	lsls	r3, r3, #24
 80095ac:	4920      	ldr	r1, [pc, #128]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80095ae:	4313      	orrs	r3, r2
 80095b0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80095b2:	e045      	b.n	8009640 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	68db      	ldr	r3, [r3, #12]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d026      	beq.n	800960a <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80095bc:	4b1c      	ldr	r3, [pc, #112]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f023 0219 	bic.w	r2, r3, #25
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	68db      	ldr	r3, [r3, #12]
 80095c8:	4919      	ldr	r1, [pc, #100]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80095ca:	4313      	orrs	r3, r2
 80095cc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095ce:	f7f9 fc23 	bl	8002e18 <HAL_GetTick>
 80095d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095d4:	e008      	b.n	80095e8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80095d6:	f7f9 fc1f 	bl	8002e18 <HAL_GetTick>
 80095da:	4602      	mov	r2, r0
 80095dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095de:	1ad3      	subs	r3, r2, r3
 80095e0:	2b02      	cmp	r3, #2
 80095e2:	d901      	bls.n	80095e8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80095e4:	2303      	movs	r3, #3
 80095e6:	e2d3      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80095e8:	4b11      	ldr	r3, [pc, #68]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f003 0304 	and.w	r3, r3, #4
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d0f0      	beq.n	80095d6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80095f4:	4b0e      	ldr	r3, [pc, #56]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	061b      	lsls	r3, r3, #24
 8009602:	490b      	ldr	r1, [pc, #44]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009604:	4313      	orrs	r3, r2
 8009606:	604b      	str	r3, [r1, #4]
 8009608:	e01a      	b.n	8009640 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800960a:	4b09      	ldr	r3, [pc, #36]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	4a08      	ldr	r2, [pc, #32]	@ (8009630 <HAL_RCC_OscConfig+0x244>)
 8009610:	f023 0301 	bic.w	r3, r3, #1
 8009614:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009616:	f7f9 fbff 	bl	8002e18 <HAL_GetTick>
 800961a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800961c:	e00a      	b.n	8009634 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800961e:	f7f9 fbfb 	bl	8002e18 <HAL_GetTick>
 8009622:	4602      	mov	r2, r0
 8009624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009626:	1ad3      	subs	r3, r2, r3
 8009628:	2b02      	cmp	r3, #2
 800962a:	d903      	bls.n	8009634 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800962c:	2303      	movs	r3, #3
 800962e:	e2af      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
 8009630:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009634:	4b96      	ldr	r3, [pc, #600]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	f003 0304 	and.w	r3, r3, #4
 800963c:	2b00      	cmp	r3, #0
 800963e:	d1ee      	bne.n	800961e <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f003 0310 	and.w	r3, r3, #16
 8009648:	2b00      	cmp	r3, #0
 800964a:	d06a      	beq.n	8009722 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800964c:	4b90      	ldr	r3, [pc, #576]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800964e:	691b      	ldr	r3, [r3, #16]
 8009650:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009654:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009656:	4b8e      	ldr	r3, [pc, #568]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800965a:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	2b08      	cmp	r3, #8
 8009660:	d007      	beq.n	8009672 <HAL_RCC_OscConfig+0x286>
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	2b18      	cmp	r3, #24
 8009666:	d11b      	bne.n	80096a0 <HAL_RCC_OscConfig+0x2b4>
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	f003 0303 	and.w	r3, r3, #3
 800966e:	2b01      	cmp	r3, #1
 8009670:	d116      	bne.n	80096a0 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009672:	4b87      	ldr	r3, [pc, #540]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800967a:	2b00      	cmp	r3, #0
 800967c:	d005      	beq.n	800968a <HAL_RCC_OscConfig+0x29e>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	69db      	ldr	r3, [r3, #28]
 8009682:	2b80      	cmp	r3, #128	@ 0x80
 8009684:	d001      	beq.n	800968a <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009686:	2301      	movs	r3, #1
 8009688:	e282      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800968a:	4b81      	ldr	r3, [pc, #516]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6a1b      	ldr	r3, [r3, #32]
 8009696:	061b      	lsls	r3, r3, #24
 8009698:	497d      	ldr	r1, [pc, #500]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800969a:	4313      	orrs	r3, r2
 800969c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800969e:	e040      	b.n	8009722 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	69db      	ldr	r3, [r3, #28]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d023      	beq.n	80096f0 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80096a8:	4b79      	ldr	r3, [pc, #484]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4a78      	ldr	r2, [pc, #480]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80096ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096b4:	f7f9 fbb0 	bl	8002e18 <HAL_GetTick>
 80096b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80096ba:	e008      	b.n	80096ce <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80096bc:	f7f9 fbac 	bl	8002e18 <HAL_GetTick>
 80096c0:	4602      	mov	r2, r0
 80096c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096c4:	1ad3      	subs	r3, r2, r3
 80096c6:	2b02      	cmp	r3, #2
 80096c8:	d901      	bls.n	80096ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80096ca:	2303      	movs	r3, #3
 80096cc:	e260      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80096ce:	4b70      	ldr	r3, [pc, #448]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d0f0      	beq.n	80096bc <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80096da:	4b6d      	ldr	r3, [pc, #436]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80096dc:	68db      	ldr	r3, [r3, #12]
 80096de:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	6a1b      	ldr	r3, [r3, #32]
 80096e6:	061b      	lsls	r3, r3, #24
 80096e8:	4969      	ldr	r1, [pc, #420]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80096ea:	4313      	orrs	r3, r2
 80096ec:	60cb      	str	r3, [r1, #12]
 80096ee:	e018      	b.n	8009722 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80096f0:	4b67      	ldr	r3, [pc, #412]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a66      	ldr	r2, [pc, #408]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80096f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80096fc:	f7f9 fb8c 	bl	8002e18 <HAL_GetTick>
 8009700:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009702:	e008      	b.n	8009716 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009704:	f7f9 fb88 	bl	8002e18 <HAL_GetTick>
 8009708:	4602      	mov	r2, r0
 800970a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800970c:	1ad3      	subs	r3, r2, r3
 800970e:	2b02      	cmp	r3, #2
 8009710:	d901      	bls.n	8009716 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8009712:	2303      	movs	r3, #3
 8009714:	e23c      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009716:	4b5e      	ldr	r3, [pc, #376]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800971e:	2b00      	cmp	r3, #0
 8009720:	d1f0      	bne.n	8009704 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f003 0308 	and.w	r3, r3, #8
 800972a:	2b00      	cmp	r3, #0
 800972c:	d036      	beq.n	800979c <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	695b      	ldr	r3, [r3, #20]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d019      	beq.n	800976a <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009736:	4b56      	ldr	r3, [pc, #344]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009738:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800973a:	4a55      	ldr	r2, [pc, #340]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800973c:	f043 0301 	orr.w	r3, r3, #1
 8009740:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009742:	f7f9 fb69 	bl	8002e18 <HAL_GetTick>
 8009746:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009748:	e008      	b.n	800975c <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800974a:	f7f9 fb65 	bl	8002e18 <HAL_GetTick>
 800974e:	4602      	mov	r2, r0
 8009750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009752:	1ad3      	subs	r3, r2, r3
 8009754:	2b02      	cmp	r3, #2
 8009756:	d901      	bls.n	800975c <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009758:	2303      	movs	r3, #3
 800975a:	e219      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800975c:	4b4c      	ldr	r3, [pc, #304]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800975e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009760:	f003 0302 	and.w	r3, r3, #2
 8009764:	2b00      	cmp	r3, #0
 8009766:	d0f0      	beq.n	800974a <HAL_RCC_OscConfig+0x35e>
 8009768:	e018      	b.n	800979c <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800976a:	4b49      	ldr	r3, [pc, #292]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800976c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800976e:	4a48      	ldr	r2, [pc, #288]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009770:	f023 0301 	bic.w	r3, r3, #1
 8009774:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009776:	f7f9 fb4f 	bl	8002e18 <HAL_GetTick>
 800977a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800977c:	e008      	b.n	8009790 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800977e:	f7f9 fb4b 	bl	8002e18 <HAL_GetTick>
 8009782:	4602      	mov	r2, r0
 8009784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009786:	1ad3      	subs	r3, r2, r3
 8009788:	2b02      	cmp	r3, #2
 800978a:	d901      	bls.n	8009790 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800978c:	2303      	movs	r3, #3
 800978e:	e1ff      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009790:	4b3f      	ldr	r3, [pc, #252]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009792:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009794:	f003 0302 	and.w	r3, r3, #2
 8009798:	2b00      	cmp	r3, #0
 800979a:	d1f0      	bne.n	800977e <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f003 0320 	and.w	r3, r3, #32
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d036      	beq.n	8009816 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	699b      	ldr	r3, [r3, #24]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d019      	beq.n	80097e4 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80097b0:	4b37      	ldr	r3, [pc, #220]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	4a36      	ldr	r2, [pc, #216]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80097b6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80097ba:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80097bc:	f7f9 fb2c 	bl	8002e18 <HAL_GetTick>
 80097c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80097c2:	e008      	b.n	80097d6 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80097c4:	f7f9 fb28 	bl	8002e18 <HAL_GetTick>
 80097c8:	4602      	mov	r2, r0
 80097ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097cc:	1ad3      	subs	r3, r2, r3
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	d901      	bls.n	80097d6 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 80097d2:	2303      	movs	r3, #3
 80097d4:	e1dc      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80097d6:	4b2e      	ldr	r3, [pc, #184]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d0f0      	beq.n	80097c4 <HAL_RCC_OscConfig+0x3d8>
 80097e2:	e018      	b.n	8009816 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80097e4:	4b2a      	ldr	r3, [pc, #168]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	4a29      	ldr	r2, [pc, #164]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 80097ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097ee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80097f0:	f7f9 fb12 	bl	8002e18 <HAL_GetTick>
 80097f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80097f6:	e008      	b.n	800980a <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80097f8:	f7f9 fb0e 	bl	8002e18 <HAL_GetTick>
 80097fc:	4602      	mov	r2, r0
 80097fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009800:	1ad3      	subs	r3, r2, r3
 8009802:	2b02      	cmp	r3, #2
 8009804:	d901      	bls.n	800980a <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009806:	2303      	movs	r3, #3
 8009808:	e1c2      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800980a:	4b21      	ldr	r3, [pc, #132]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1f0      	bne.n	80097f8 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f003 0304 	and.w	r3, r3, #4
 800981e:	2b00      	cmp	r3, #0
 8009820:	f000 8086 	beq.w	8009930 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009824:	4b1b      	ldr	r3, [pc, #108]	@ (8009894 <HAL_RCC_OscConfig+0x4a8>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a1a      	ldr	r2, [pc, #104]	@ (8009894 <HAL_RCC_OscConfig+0x4a8>)
 800982a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800982e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009830:	f7f9 faf2 	bl	8002e18 <HAL_GetTick>
 8009834:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009836:	e008      	b.n	800984a <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009838:	f7f9 faee 	bl	8002e18 <HAL_GetTick>
 800983c:	4602      	mov	r2, r0
 800983e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009840:	1ad3      	subs	r3, r2, r3
 8009842:	2b64      	cmp	r3, #100	@ 0x64
 8009844:	d901      	bls.n	800984a <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009846:	2303      	movs	r3, #3
 8009848:	e1a2      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800984a:	4b12      	ldr	r3, [pc, #72]	@ (8009894 <HAL_RCC_OscConfig+0x4a8>)
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009852:	2b00      	cmp	r3, #0
 8009854:	d0f0      	beq.n	8009838 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	689b      	ldr	r3, [r3, #8]
 800985a:	2b01      	cmp	r3, #1
 800985c:	d106      	bne.n	800986c <HAL_RCC_OscConfig+0x480>
 800985e:	4b0c      	ldr	r3, [pc, #48]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009862:	4a0b      	ldr	r2, [pc, #44]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009864:	f043 0301 	orr.w	r3, r3, #1
 8009868:	6713      	str	r3, [r2, #112]	@ 0x70
 800986a:	e032      	b.n	80098d2 <HAL_RCC_OscConfig+0x4e6>
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	689b      	ldr	r3, [r3, #8]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d111      	bne.n	8009898 <HAL_RCC_OscConfig+0x4ac>
 8009874:	4b06      	ldr	r3, [pc, #24]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009876:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009878:	4a05      	ldr	r2, [pc, #20]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 800987a:	f023 0301 	bic.w	r3, r3, #1
 800987e:	6713      	str	r3, [r2, #112]	@ 0x70
 8009880:	4b03      	ldr	r3, [pc, #12]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009882:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009884:	4a02      	ldr	r2, [pc, #8]	@ (8009890 <HAL_RCC_OscConfig+0x4a4>)
 8009886:	f023 0304 	bic.w	r3, r3, #4
 800988a:	6713      	str	r3, [r2, #112]	@ 0x70
 800988c:	e021      	b.n	80098d2 <HAL_RCC_OscConfig+0x4e6>
 800988e:	bf00      	nop
 8009890:	58024400 	.word	0x58024400
 8009894:	58024800 	.word	0x58024800
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	689b      	ldr	r3, [r3, #8]
 800989c:	2b05      	cmp	r3, #5
 800989e:	d10c      	bne.n	80098ba <HAL_RCC_OscConfig+0x4ce>
 80098a0:	4b83      	ldr	r3, [pc, #524]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098a4:	4a82      	ldr	r2, [pc, #520]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098a6:	f043 0304 	orr.w	r3, r3, #4
 80098aa:	6713      	str	r3, [r2, #112]	@ 0x70
 80098ac:	4b80      	ldr	r3, [pc, #512]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098b0:	4a7f      	ldr	r2, [pc, #508]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098b2:	f043 0301 	orr.w	r3, r3, #1
 80098b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80098b8:	e00b      	b.n	80098d2 <HAL_RCC_OscConfig+0x4e6>
 80098ba:	4b7d      	ldr	r3, [pc, #500]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098be:	4a7c      	ldr	r2, [pc, #496]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098c0:	f023 0301 	bic.w	r3, r3, #1
 80098c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80098c6:	4b7a      	ldr	r3, [pc, #488]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098ca:	4a79      	ldr	r2, [pc, #484]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098cc:	f023 0304 	bic.w	r3, r3, #4
 80098d0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d015      	beq.n	8009906 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098da:	f7f9 fa9d 	bl	8002e18 <HAL_GetTick>
 80098de:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80098e0:	e00a      	b.n	80098f8 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80098e2:	f7f9 fa99 	bl	8002e18 <HAL_GetTick>
 80098e6:	4602      	mov	r2, r0
 80098e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ea:	1ad3      	subs	r3, r2, r3
 80098ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d901      	bls.n	80098f8 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 80098f4:	2303      	movs	r3, #3
 80098f6:	e14b      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80098f8:	4b6d      	ldr	r3, [pc, #436]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80098fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80098fc:	f003 0302 	and.w	r3, r3, #2
 8009900:	2b00      	cmp	r3, #0
 8009902:	d0ee      	beq.n	80098e2 <HAL_RCC_OscConfig+0x4f6>
 8009904:	e014      	b.n	8009930 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009906:	f7f9 fa87 	bl	8002e18 <HAL_GetTick>
 800990a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800990c:	e00a      	b.n	8009924 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800990e:	f7f9 fa83 	bl	8002e18 <HAL_GetTick>
 8009912:	4602      	mov	r2, r0
 8009914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009916:	1ad3      	subs	r3, r2, r3
 8009918:	f241 3288 	movw	r2, #5000	@ 0x1388
 800991c:	4293      	cmp	r3, r2
 800991e:	d901      	bls.n	8009924 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8009920:	2303      	movs	r3, #3
 8009922:	e135      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009924:	4b62      	ldr	r3, [pc, #392]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009926:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009928:	f003 0302 	and.w	r3, r3, #2
 800992c:	2b00      	cmp	r3, #0
 800992e:	d1ee      	bne.n	800990e <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009934:	2b00      	cmp	r3, #0
 8009936:	f000 812a 	beq.w	8009b8e <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800993a:	4b5d      	ldr	r3, [pc, #372]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 800993c:	691b      	ldr	r3, [r3, #16]
 800993e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009942:	2b18      	cmp	r3, #24
 8009944:	f000 80ba 	beq.w	8009abc <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800994c:	2b02      	cmp	r3, #2
 800994e:	f040 8095 	bne.w	8009a7c <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009952:	4b57      	ldr	r3, [pc, #348]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a56      	ldr	r2, [pc, #344]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009958:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800995c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800995e:	f7f9 fa5b 	bl	8002e18 <HAL_GetTick>
 8009962:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009964:	e008      	b.n	8009978 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009966:	f7f9 fa57 	bl	8002e18 <HAL_GetTick>
 800996a:	4602      	mov	r2, r0
 800996c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800996e:	1ad3      	subs	r3, r2, r3
 8009970:	2b02      	cmp	r3, #2
 8009972:	d901      	bls.n	8009978 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e10b      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009978:	4b4d      	ldr	r3, [pc, #308]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009980:	2b00      	cmp	r3, #0
 8009982:	d1f0      	bne.n	8009966 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009984:	4b4a      	ldr	r3, [pc, #296]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009986:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009988:	4b4a      	ldr	r3, [pc, #296]	@ (8009ab4 <HAL_RCC_OscConfig+0x6c8>)
 800998a:	4013      	ands	r3, r2
 800998c:	687a      	ldr	r2, [r7, #4]
 800998e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8009990:	687a      	ldr	r2, [r7, #4]
 8009992:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8009994:	0112      	lsls	r2, r2, #4
 8009996:	430a      	orrs	r2, r1
 8009998:	4945      	ldr	r1, [pc, #276]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 800999a:	4313      	orrs	r3, r2
 800999c:	628b      	str	r3, [r1, #40]	@ 0x28
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099a2:	3b01      	subs	r3, #1
 80099a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ac:	3b01      	subs	r3, #1
 80099ae:	025b      	lsls	r3, r3, #9
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	431a      	orrs	r2, r3
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099b8:	3b01      	subs	r3, #1
 80099ba:	041b      	lsls	r3, r3, #16
 80099bc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80099c0:	431a      	orrs	r2, r3
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099c6:	3b01      	subs	r3, #1
 80099c8:	061b      	lsls	r3, r3, #24
 80099ca:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80099ce:	4938      	ldr	r1, [pc, #224]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80099d0:	4313      	orrs	r3, r2
 80099d2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80099d4:	4b36      	ldr	r3, [pc, #216]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80099d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099d8:	4a35      	ldr	r2, [pc, #212]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80099da:	f023 0301 	bic.w	r3, r3, #1
 80099de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80099e0:	4b33      	ldr	r3, [pc, #204]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80099e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80099e4:	4b34      	ldr	r3, [pc, #208]	@ (8009ab8 <HAL_RCC_OscConfig+0x6cc>)
 80099e6:	4013      	ands	r3, r2
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80099ec:	00d2      	lsls	r2, r2, #3
 80099ee:	4930      	ldr	r1, [pc, #192]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80099f0:	4313      	orrs	r3, r2
 80099f2:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80099f4:	4b2e      	ldr	r3, [pc, #184]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 80099f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80099f8:	f023 020c 	bic.w	r2, r3, #12
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a00:	492b      	ldr	r1, [pc, #172]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a02:	4313      	orrs	r3, r2
 8009a04:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009a06:	4b2a      	ldr	r3, [pc, #168]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a0a:	f023 0202 	bic.w	r2, r3, #2
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a12:	4927      	ldr	r1, [pc, #156]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a14:	4313      	orrs	r3, r2
 8009a16:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009a18:	4b25      	ldr	r3, [pc, #148]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a1c:	4a24      	ldr	r2, [pc, #144]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009a22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009a24:	4b22      	ldr	r3, [pc, #136]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a28:	4a21      	ldr	r2, [pc, #132]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a2a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009a2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009a30:	4b1f      	ldr	r3, [pc, #124]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a34:	4a1e      	ldr	r2, [pc, #120]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a36:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009a3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009a3c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a40:	4a1b      	ldr	r2, [pc, #108]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a42:	f043 0301 	orr.w	r3, r3, #1
 8009a46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009a48:	4b19      	ldr	r3, [pc, #100]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a18      	ldr	r2, [pc, #96]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009a52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a54:	f7f9 f9e0 	bl	8002e18 <HAL_GetTick>
 8009a58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009a5a:	e008      	b.n	8009a6e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a5c:	f7f9 f9dc 	bl	8002e18 <HAL_GetTick>
 8009a60:	4602      	mov	r2, r0
 8009a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a64:	1ad3      	subs	r3, r2, r3
 8009a66:	2b02      	cmp	r3, #2
 8009a68:	d901      	bls.n	8009a6e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009a6a:	2303      	movs	r3, #3
 8009a6c:	e090      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009a6e:	4b10      	ldr	r3, [pc, #64]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d0f0      	beq.n	8009a5c <HAL_RCC_OscConfig+0x670>
 8009a7a:	e088      	b.n	8009b8e <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4a0b      	ldr	r2, [pc, #44]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009a82:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a88:	f7f9 f9c6 	bl	8002e18 <HAL_GetTick>
 8009a8c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009a8e:	e008      	b.n	8009aa2 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009a90:	f7f9 f9c2 	bl	8002e18 <HAL_GetTick>
 8009a94:	4602      	mov	r2, r0
 8009a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a98:	1ad3      	subs	r3, r2, r3
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	d901      	bls.n	8009aa2 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e076      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009aa2:	4b03      	ldr	r3, [pc, #12]	@ (8009ab0 <HAL_RCC_OscConfig+0x6c4>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1f0      	bne.n	8009a90 <HAL_RCC_OscConfig+0x6a4>
 8009aae:	e06e      	b.n	8009b8e <HAL_RCC_OscConfig+0x7a2>
 8009ab0:	58024400 	.word	0x58024400
 8009ab4:	fffffc0c 	.word	0xfffffc0c
 8009ab8:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009abc:	4b36      	ldr	r3, [pc, #216]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009abe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009ac2:	4b35      	ldr	r3, [pc, #212]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ac6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009acc:	2b01      	cmp	r3, #1
 8009ace:	d031      	beq.n	8009b34 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	f003 0203 	and.w	r2, r3, #3
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009ada:	429a      	cmp	r2, r3
 8009adc:	d12a      	bne.n	8009b34 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	091b      	lsrs	r3, r3, #4
 8009ae2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d122      	bne.n	8009b34 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d11a      	bne.n	8009b34 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	0a5b      	lsrs	r3, r3, #9
 8009b02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b0a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d111      	bne.n	8009b34 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	0c1b      	lsrs	r3, r3, #16
 8009b14:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b1c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009b1e:	429a      	cmp	r2, r3
 8009b20:	d108      	bne.n	8009b34 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	0e1b      	lsrs	r3, r3, #24
 8009b26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b2e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009b30:	429a      	cmp	r2, r3
 8009b32:	d001      	beq.n	8009b38 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8009b34:	2301      	movs	r3, #1
 8009b36:	e02b      	b.n	8009b90 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8009b38:	4b17      	ldr	r3, [pc, #92]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009b3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b3c:	08db      	lsrs	r3, r3, #3
 8009b3e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b42:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b48:	693a      	ldr	r2, [r7, #16]
 8009b4a:	429a      	cmp	r2, r3
 8009b4c:	d01f      	beq.n	8009b8e <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8009b4e:	4b12      	ldr	r3, [pc, #72]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b52:	4a11      	ldr	r2, [pc, #68]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009b54:	f023 0301 	bic.w	r3, r3, #1
 8009b58:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009b5a:	f7f9 f95d 	bl	8002e18 <HAL_GetTick>
 8009b5e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8009b60:	bf00      	nop
 8009b62:	f7f9 f959 	bl	8002e18 <HAL_GetTick>
 8009b66:	4602      	mov	r2, r0
 8009b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d0f9      	beq.n	8009b62 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009b70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009b72:	4b0a      	ldr	r3, [pc, #40]	@ (8009b9c <HAL_RCC_OscConfig+0x7b0>)
 8009b74:	4013      	ands	r3, r2
 8009b76:	687a      	ldr	r2, [r7, #4]
 8009b78:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8009b7a:	00d2      	lsls	r2, r2, #3
 8009b7c:	4906      	ldr	r1, [pc, #24]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009b7e:	4313      	orrs	r3, r2
 8009b80:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8009b82:	4b05      	ldr	r3, [pc, #20]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b86:	4a04      	ldr	r2, [pc, #16]	@ (8009b98 <HAL_RCC_OscConfig+0x7ac>)
 8009b88:	f043 0301 	orr.w	r3, r3, #1
 8009b8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8009b8e:	2300      	movs	r3, #0
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3730      	adds	r7, #48	@ 0x30
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	58024400 	.word	0x58024400
 8009b9c:	ffff0007 	.word	0xffff0007

08009ba0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b086      	sub	sp, #24
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d101      	bne.n	8009bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	e19c      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009bb4:	4b8a      	ldr	r3, [pc, #552]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f003 030f 	and.w	r3, r3, #15
 8009bbc:	683a      	ldr	r2, [r7, #0]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	d910      	bls.n	8009be4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009bc2:	4b87      	ldr	r3, [pc, #540]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f023 020f 	bic.w	r2, r3, #15
 8009bca:	4985      	ldr	r1, [pc, #532]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	4313      	orrs	r3, r2
 8009bd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009bd2:	4b83      	ldr	r3, [pc, #524]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f003 030f 	and.w	r3, r3, #15
 8009bda:	683a      	ldr	r2, [r7, #0]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d001      	beq.n	8009be4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8009be0:	2301      	movs	r3, #1
 8009be2:	e184      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f003 0304 	and.w	r3, r3, #4
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d010      	beq.n	8009c12 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	691a      	ldr	r2, [r3, #16]
 8009bf4:	4b7b      	ldr	r3, [pc, #492]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d908      	bls.n	8009c12 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009c00:	4b78      	ldr	r3, [pc, #480]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c02:	699b      	ldr	r3, [r3, #24]
 8009c04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	691b      	ldr	r3, [r3, #16]
 8009c0c:	4975      	ldr	r1, [pc, #468]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f003 0308 	and.w	r3, r3, #8
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d010      	beq.n	8009c40 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	695a      	ldr	r2, [r3, #20]
 8009c22:	4b70      	ldr	r3, [pc, #448]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c24:	69db      	ldr	r3, [r3, #28]
 8009c26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c2a:	429a      	cmp	r2, r3
 8009c2c:	d908      	bls.n	8009c40 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009c2e:	4b6d      	ldr	r3, [pc, #436]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c30:	69db      	ldr	r3, [r3, #28]
 8009c32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	695b      	ldr	r3, [r3, #20]
 8009c3a:	496a      	ldr	r1, [pc, #424]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c3c:	4313      	orrs	r3, r2
 8009c3e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f003 0310 	and.w	r3, r3, #16
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d010      	beq.n	8009c6e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	699a      	ldr	r2, [r3, #24]
 8009c50:	4b64      	ldr	r3, [pc, #400]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c52:	69db      	ldr	r3, [r3, #28]
 8009c54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d908      	bls.n	8009c6e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009c5c:	4b61      	ldr	r3, [pc, #388]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c5e:	69db      	ldr	r3, [r3, #28]
 8009c60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	699b      	ldr	r3, [r3, #24]
 8009c68:	495e      	ldr	r1, [pc, #376]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f003 0320 	and.w	r3, r3, #32
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d010      	beq.n	8009c9c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	69da      	ldr	r2, [r3, #28]
 8009c7e:	4b59      	ldr	r3, [pc, #356]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c80:	6a1b      	ldr	r3, [r3, #32]
 8009c82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009c86:	429a      	cmp	r2, r3
 8009c88:	d908      	bls.n	8009c9c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009c8a:	4b56      	ldr	r3, [pc, #344]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c8c:	6a1b      	ldr	r3, [r3, #32]
 8009c8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	69db      	ldr	r3, [r3, #28]
 8009c96:	4953      	ldr	r1, [pc, #332]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009c98:	4313      	orrs	r3, r2
 8009c9a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f003 0302 	and.w	r3, r3, #2
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d010      	beq.n	8009cca <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	68da      	ldr	r2, [r3, #12]
 8009cac:	4b4d      	ldr	r3, [pc, #308]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009cae:	699b      	ldr	r3, [r3, #24]
 8009cb0:	f003 030f 	and.w	r3, r3, #15
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d908      	bls.n	8009cca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009cb8:	4b4a      	ldr	r3, [pc, #296]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009cba:	699b      	ldr	r3, [r3, #24]
 8009cbc:	f023 020f 	bic.w	r2, r3, #15
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	68db      	ldr	r3, [r3, #12]
 8009cc4:	4947      	ldr	r1, [pc, #284]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f003 0301 	and.w	r3, r3, #1
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d055      	beq.n	8009d82 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8009cd6:	4b43      	ldr	r3, [pc, #268]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009cd8:	699b      	ldr	r3, [r3, #24]
 8009cda:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	4940      	ldr	r1, [pc, #256]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009ce4:	4313      	orrs	r3, r2
 8009ce6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	685b      	ldr	r3, [r3, #4]
 8009cec:	2b02      	cmp	r3, #2
 8009cee:	d107      	bne.n	8009d00 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8009cf0:	4b3c      	ldr	r3, [pc, #240]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d121      	bne.n	8009d40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e0f6      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	685b      	ldr	r3, [r3, #4]
 8009d04:	2b03      	cmp	r3, #3
 8009d06:	d107      	bne.n	8009d18 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009d08:	4b36      	ldr	r3, [pc, #216]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d115      	bne.n	8009d40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009d14:	2301      	movs	r3, #1
 8009d16:	e0ea      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d107      	bne.n	8009d30 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009d20:	4b30      	ldr	r3, [pc, #192]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d109      	bne.n	8009d40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	e0de      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009d30:	4b2c      	ldr	r3, [pc, #176]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f003 0304 	and.w	r3, r3, #4
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e0d6      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009d40:	4b28      	ldr	r3, [pc, #160]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009d42:	691b      	ldr	r3, [r3, #16]
 8009d44:	f023 0207 	bic.w	r2, r3, #7
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	4925      	ldr	r1, [pc, #148]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d52:	f7f9 f861 	bl	8002e18 <HAL_GetTick>
 8009d56:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d58:	e00a      	b.n	8009d70 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009d5a:	f7f9 f85d 	bl	8002e18 <HAL_GetTick>
 8009d5e:	4602      	mov	r2, r0
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	1ad3      	subs	r3, r2, r3
 8009d64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009d68:	4293      	cmp	r3, r2
 8009d6a:	d901      	bls.n	8009d70 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009d6c:	2303      	movs	r3, #3
 8009d6e:	e0be      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009d70:	4b1c      	ldr	r3, [pc, #112]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009d72:	691b      	ldr	r3, [r3, #16]
 8009d74:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	00db      	lsls	r3, r3, #3
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d1eb      	bne.n	8009d5a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f003 0302 	and.w	r3, r3, #2
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d010      	beq.n	8009db0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	68da      	ldr	r2, [r3, #12]
 8009d92:	4b14      	ldr	r3, [pc, #80]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	f003 030f 	and.w	r3, r3, #15
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d208      	bcs.n	8009db0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009d9e:	4b11      	ldr	r3, [pc, #68]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009da0:	699b      	ldr	r3, [r3, #24]
 8009da2:	f023 020f 	bic.w	r2, r3, #15
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	490e      	ldr	r1, [pc, #56]	@ (8009de4 <HAL_RCC_ClockConfig+0x244>)
 8009dac:	4313      	orrs	r3, r2
 8009dae:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009db0:	4b0b      	ldr	r3, [pc, #44]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f003 030f 	and.w	r3, r3, #15
 8009db8:	683a      	ldr	r2, [r7, #0]
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d214      	bcs.n	8009de8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009dbe:	4b08      	ldr	r3, [pc, #32]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f023 020f 	bic.w	r2, r3, #15
 8009dc6:	4906      	ldr	r1, [pc, #24]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	4313      	orrs	r3, r2
 8009dcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009dce:	4b04      	ldr	r3, [pc, #16]	@ (8009de0 <HAL_RCC_ClockConfig+0x240>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f003 030f 	and.w	r3, r3, #15
 8009dd6:	683a      	ldr	r2, [r7, #0]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d005      	beq.n	8009de8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e086      	b.n	8009eee <HAL_RCC_ClockConfig+0x34e>
 8009de0:	52002000 	.word	0x52002000
 8009de4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	681b      	ldr	r3, [r3, #0]
 8009dec:	f003 0304 	and.w	r3, r3, #4
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d010      	beq.n	8009e16 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	691a      	ldr	r2, [r3, #16]
 8009df8:	4b3f      	ldr	r3, [pc, #252]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009dfa:	699b      	ldr	r3, [r3, #24]
 8009dfc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e00:	429a      	cmp	r2, r3
 8009e02:	d208      	bcs.n	8009e16 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8009e04:	4b3c      	ldr	r3, [pc, #240]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e06:	699b      	ldr	r3, [r3, #24]
 8009e08:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	691b      	ldr	r3, [r3, #16]
 8009e10:	4939      	ldr	r1, [pc, #228]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e12:	4313      	orrs	r3, r2
 8009e14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f003 0308 	and.w	r3, r3, #8
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d010      	beq.n	8009e44 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	695a      	ldr	r2, [r3, #20]
 8009e26:	4b34      	ldr	r3, [pc, #208]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e28:	69db      	ldr	r3, [r3, #28]
 8009e2a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e2e:	429a      	cmp	r2, r3
 8009e30:	d208      	bcs.n	8009e44 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009e32:	4b31      	ldr	r3, [pc, #196]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e34:	69db      	ldr	r3, [r3, #28]
 8009e36:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	695b      	ldr	r3, [r3, #20]
 8009e3e:	492e      	ldr	r1, [pc, #184]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e40:	4313      	orrs	r3, r2
 8009e42:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f003 0310 	and.w	r3, r3, #16
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d010      	beq.n	8009e72 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	699a      	ldr	r2, [r3, #24]
 8009e54:	4b28      	ldr	r3, [pc, #160]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e56:	69db      	ldr	r3, [r3, #28]
 8009e58:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d208      	bcs.n	8009e72 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009e60:	4b25      	ldr	r3, [pc, #148]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e62:	69db      	ldr	r3, [r3, #28]
 8009e64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	699b      	ldr	r3, [r3, #24]
 8009e6c:	4922      	ldr	r1, [pc, #136]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f003 0320 	and.w	r3, r3, #32
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d010      	beq.n	8009ea0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	69da      	ldr	r2, [r3, #28]
 8009e82:	4b1d      	ldr	r3, [pc, #116]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e84:	6a1b      	ldr	r3, [r3, #32]
 8009e86:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009e8a:	429a      	cmp	r2, r3
 8009e8c:	d208      	bcs.n	8009ea0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e90:	6a1b      	ldr	r3, [r3, #32]
 8009e92:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	69db      	ldr	r3, [r3, #28]
 8009e9a:	4917      	ldr	r1, [pc, #92]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009ea0:	f000 f834 	bl	8009f0c <HAL_RCC_GetSysClockFreq>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	4b14      	ldr	r3, [pc, #80]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009ea8:	699b      	ldr	r3, [r3, #24]
 8009eaa:	0a1b      	lsrs	r3, r3, #8
 8009eac:	f003 030f 	and.w	r3, r3, #15
 8009eb0:	4912      	ldr	r1, [pc, #72]	@ (8009efc <HAL_RCC_ClockConfig+0x35c>)
 8009eb2:	5ccb      	ldrb	r3, [r1, r3]
 8009eb4:	f003 031f 	and.w	r3, r3, #31
 8009eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8009ebc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8009ef8 <HAL_RCC_ClockConfig+0x358>)
 8009ec0:	699b      	ldr	r3, [r3, #24]
 8009ec2:	f003 030f 	and.w	r3, r3, #15
 8009ec6:	4a0d      	ldr	r2, [pc, #52]	@ (8009efc <HAL_RCC_ClockConfig+0x35c>)
 8009ec8:	5cd3      	ldrb	r3, [r2, r3]
 8009eca:	f003 031f 	and.w	r3, r3, #31
 8009ece:	693a      	ldr	r2, [r7, #16]
 8009ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8009ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8009f00 <HAL_RCC_ClockConfig+0x360>)
 8009ed6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009ed8:	4a0a      	ldr	r2, [pc, #40]	@ (8009f04 <HAL_RCC_ClockConfig+0x364>)
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8009ede:	4b0a      	ldr	r3, [pc, #40]	@ (8009f08 <HAL_RCC_ClockConfig+0x368>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7f7 fc88 	bl	80017f8 <HAL_InitTick>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8009eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eee:	4618      	mov	r0, r3
 8009ef0:	3718      	adds	r7, #24
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	bf00      	nop
 8009ef8:	58024400 	.word	0x58024400
 8009efc:	0801d0a0 	.word	0x0801d0a0
 8009f00:	24000004 	.word	0x24000004
 8009f04:	24000000 	.word	0x24000000
 8009f08:	24000008 	.word	0x24000008

08009f0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b089      	sub	sp, #36	@ 0x24
 8009f10:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f12:	4bb3      	ldr	r3, [pc, #716]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f14:	691b      	ldr	r3, [r3, #16]
 8009f16:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009f1a:	2b18      	cmp	r3, #24
 8009f1c:	f200 8155 	bhi.w	800a1ca <HAL_RCC_GetSysClockFreq+0x2be>
 8009f20:	a201      	add	r2, pc, #4	@ (adr r2, 8009f28 <HAL_RCC_GetSysClockFreq+0x1c>)
 8009f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f26:	bf00      	nop
 8009f28:	08009f8d 	.word	0x08009f8d
 8009f2c:	0800a1cb 	.word	0x0800a1cb
 8009f30:	0800a1cb 	.word	0x0800a1cb
 8009f34:	0800a1cb 	.word	0x0800a1cb
 8009f38:	0800a1cb 	.word	0x0800a1cb
 8009f3c:	0800a1cb 	.word	0x0800a1cb
 8009f40:	0800a1cb 	.word	0x0800a1cb
 8009f44:	0800a1cb 	.word	0x0800a1cb
 8009f48:	08009fb3 	.word	0x08009fb3
 8009f4c:	0800a1cb 	.word	0x0800a1cb
 8009f50:	0800a1cb 	.word	0x0800a1cb
 8009f54:	0800a1cb 	.word	0x0800a1cb
 8009f58:	0800a1cb 	.word	0x0800a1cb
 8009f5c:	0800a1cb 	.word	0x0800a1cb
 8009f60:	0800a1cb 	.word	0x0800a1cb
 8009f64:	0800a1cb 	.word	0x0800a1cb
 8009f68:	08009fb9 	.word	0x08009fb9
 8009f6c:	0800a1cb 	.word	0x0800a1cb
 8009f70:	0800a1cb 	.word	0x0800a1cb
 8009f74:	0800a1cb 	.word	0x0800a1cb
 8009f78:	0800a1cb 	.word	0x0800a1cb
 8009f7c:	0800a1cb 	.word	0x0800a1cb
 8009f80:	0800a1cb 	.word	0x0800a1cb
 8009f84:	0800a1cb 	.word	0x0800a1cb
 8009f88:	08009fbf 	.word	0x08009fbf
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009f8c:	4b94      	ldr	r3, [pc, #592]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 0320 	and.w	r3, r3, #32
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d009      	beq.n	8009fac <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009f98:	4b91      	ldr	r3, [pc, #580]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	08db      	lsrs	r3, r3, #3
 8009f9e:	f003 0303 	and.w	r3, r3, #3
 8009fa2:	4a90      	ldr	r2, [pc, #576]	@ (800a1e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009fa4:	fa22 f303 	lsr.w	r3, r2, r3
 8009fa8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8009faa:	e111      	b.n	800a1d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009fac:	4b8d      	ldr	r3, [pc, #564]	@ (800a1e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009fae:	61bb      	str	r3, [r7, #24]
      break;
 8009fb0:	e10e      	b.n	800a1d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009fb2:	4b8d      	ldr	r3, [pc, #564]	@ (800a1e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009fb4:	61bb      	str	r3, [r7, #24]
      break;
 8009fb6:	e10b      	b.n	800a1d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8009fb8:	4b8c      	ldr	r3, [pc, #560]	@ (800a1ec <HAL_RCC_GetSysClockFreq+0x2e0>)
 8009fba:	61bb      	str	r3, [r7, #24]
      break;
 8009fbc:	e108      	b.n	800a1d0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009fbe:	4b88      	ldr	r3, [pc, #544]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fc2:	f003 0303 	and.w	r3, r3, #3
 8009fc6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8009fc8:	4b85      	ldr	r3, [pc, #532]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fcc:	091b      	lsrs	r3, r3, #4
 8009fce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009fd2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8009fd4:	4b82      	ldr	r3, [pc, #520]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd8:	f003 0301 	and.w	r3, r3, #1
 8009fdc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009fde:	4b80      	ldr	r3, [pc, #512]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009fe0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009fe2:	08db      	lsrs	r3, r3, #3
 8009fe4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	fb02 f303 	mul.w	r3, r2, r3
 8009fee:	ee07 3a90 	vmov	s15, r3
 8009ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ff6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8009ffa:	693b      	ldr	r3, [r7, #16]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	f000 80e1 	beq.w	800a1c4 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	2b02      	cmp	r3, #2
 800a006:	f000 8083 	beq.w	800a110 <HAL_RCC_GetSysClockFreq+0x204>
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	2b02      	cmp	r3, #2
 800a00e:	f200 80a1 	bhi.w	800a154 <HAL_RCC_GetSysClockFreq+0x248>
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d003      	beq.n	800a020 <HAL_RCC_GetSysClockFreq+0x114>
 800a018:	697b      	ldr	r3, [r7, #20]
 800a01a:	2b01      	cmp	r3, #1
 800a01c:	d056      	beq.n	800a0cc <HAL_RCC_GetSysClockFreq+0x1c0>
 800a01e:	e099      	b.n	800a154 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a020:	4b6f      	ldr	r3, [pc, #444]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f003 0320 	and.w	r3, r3, #32
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d02d      	beq.n	800a088 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a02c:	4b6c      	ldr	r3, [pc, #432]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	08db      	lsrs	r3, r3, #3
 800a032:	f003 0303 	and.w	r3, r3, #3
 800a036:	4a6b      	ldr	r2, [pc, #428]	@ (800a1e4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a038:	fa22 f303 	lsr.w	r3, r2, r3
 800a03c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	ee07 3a90 	vmov	s15, r3
 800a044:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a048:	693b      	ldr	r3, [r7, #16]
 800a04a:	ee07 3a90 	vmov	s15, r3
 800a04e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a052:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a056:	4b62      	ldr	r3, [pc, #392]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a05a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a05e:	ee07 3a90 	vmov	s15, r3
 800a062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a066:	ed97 6a02 	vldr	s12, [r7, #8]
 800a06a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800a1f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a06e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a07a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a07e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a082:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a086:	e087      	b.n	800a198 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	ee07 3a90 	vmov	s15, r3
 800a08e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a092:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800a1f4 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a096:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a09a:	4b51      	ldr	r3, [pc, #324]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a09c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a09e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0a2:	ee07 3a90 	vmov	s15, r3
 800a0a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0aa:	ed97 6a02 	vldr	s12, [r7, #8]
 800a0ae:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800a1f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a0b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a0be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a0c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a0c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a0ca:	e065      	b.n	800a198 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	ee07 3a90 	vmov	s15, r3
 800a0d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a0d6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800a1f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a0da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a0de:	4b40      	ldr	r3, [pc, #256]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a0e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a0e6:	ee07 3a90 	vmov	s15, r3
 800a0ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a0ee:	ed97 6a02 	vldr	s12, [r7, #8]
 800a0f2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800a1f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a0f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a0fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a0fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a102:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a106:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a10a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a10e:	e043      	b.n	800a198 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	ee07 3a90 	vmov	s15, r3
 800a116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a11a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800a1fc <HAL_RCC_GetSysClockFreq+0x2f0>
 800a11e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a122:	4b2f      	ldr	r3, [pc, #188]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a126:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a12a:	ee07 3a90 	vmov	s15, r3
 800a12e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a132:	ed97 6a02 	vldr	s12, [r7, #8]
 800a136:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800a1f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a13a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a13e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a142:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a146:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a14a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a14e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a152:	e021      	b.n	800a198 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	ee07 3a90 	vmov	s15, r3
 800a15a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a15e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800a1f8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a166:	4b1e      	ldr	r3, [pc, #120]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a16a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a16e:	ee07 3a90 	vmov	s15, r3
 800a172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a176:	ed97 6a02 	vldr	s12, [r7, #8]
 800a17a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800a1f0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800a17e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a186:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a18a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a18e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a192:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a196:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a198:	4b11      	ldr	r3, [pc, #68]	@ (800a1e0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a19a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a19c:	0a5b      	lsrs	r3, r3, #9
 800a19e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a1a2:	3301      	adds	r3, #1
 800a1a4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	ee07 3a90 	vmov	s15, r3
 800a1ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a1b0:	edd7 6a07 	vldr	s13, [r7, #28]
 800a1b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a1b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a1bc:	ee17 3a90 	vmov	r3, s15
 800a1c0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a1c2:	e005      	b.n	800a1d0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	61bb      	str	r3, [r7, #24]
      break;
 800a1c8:	e002      	b.n	800a1d0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a1ca:	4b07      	ldr	r3, [pc, #28]	@ (800a1e8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a1cc:	61bb      	str	r3, [r7, #24]
      break;
 800a1ce:	bf00      	nop
  }

  return sysclockfreq;
 800a1d0:	69bb      	ldr	r3, [r7, #24]
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	3724      	adds	r7, #36	@ 0x24
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr
 800a1de:	bf00      	nop
 800a1e0:	58024400 	.word	0x58024400
 800a1e4:	03d09000 	.word	0x03d09000
 800a1e8:	003d0900 	.word	0x003d0900
 800a1ec:	02625a00 	.word	0x02625a00
 800a1f0:	46000000 	.word	0x46000000
 800a1f4:	4c742400 	.word	0x4c742400
 800a1f8:	4a742400 	.word	0x4a742400
 800a1fc:	4c189680 	.word	0x4c189680

0800a200 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b082      	sub	sp, #8
 800a204:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a206:	f7ff fe81 	bl	8009f0c <HAL_RCC_GetSysClockFreq>
 800a20a:	4602      	mov	r2, r0
 800a20c:	4b10      	ldr	r3, [pc, #64]	@ (800a250 <HAL_RCC_GetHCLKFreq+0x50>)
 800a20e:	699b      	ldr	r3, [r3, #24]
 800a210:	0a1b      	lsrs	r3, r3, #8
 800a212:	f003 030f 	and.w	r3, r3, #15
 800a216:	490f      	ldr	r1, [pc, #60]	@ (800a254 <HAL_RCC_GetHCLKFreq+0x54>)
 800a218:	5ccb      	ldrb	r3, [r1, r3]
 800a21a:	f003 031f 	and.w	r3, r3, #31
 800a21e:	fa22 f303 	lsr.w	r3, r2, r3
 800a222:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a224:	4b0a      	ldr	r3, [pc, #40]	@ (800a250 <HAL_RCC_GetHCLKFreq+0x50>)
 800a226:	699b      	ldr	r3, [r3, #24]
 800a228:	f003 030f 	and.w	r3, r3, #15
 800a22c:	4a09      	ldr	r2, [pc, #36]	@ (800a254 <HAL_RCC_GetHCLKFreq+0x54>)
 800a22e:	5cd3      	ldrb	r3, [r2, r3]
 800a230:	f003 031f 	and.w	r3, r3, #31
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	fa22 f303 	lsr.w	r3, r2, r3
 800a23a:	4a07      	ldr	r2, [pc, #28]	@ (800a258 <HAL_RCC_GetHCLKFreq+0x58>)
 800a23c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a23e:	4a07      	ldr	r2, [pc, #28]	@ (800a25c <HAL_RCC_GetHCLKFreq+0x5c>)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a244:	4b04      	ldr	r3, [pc, #16]	@ (800a258 <HAL_RCC_GetHCLKFreq+0x58>)
 800a246:	681b      	ldr	r3, [r3, #0]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3708      	adds	r7, #8
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}
 800a250:	58024400 	.word	0x58024400
 800a254:	0801d0a0 	.word	0x0801d0a0
 800a258:	24000004 	.word	0x24000004
 800a25c:	24000000 	.word	0x24000000

0800a260 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a264:	f7ff ffcc 	bl	800a200 <HAL_RCC_GetHCLKFreq>
 800a268:	4602      	mov	r2, r0
 800a26a:	4b06      	ldr	r3, [pc, #24]	@ (800a284 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a26c:	69db      	ldr	r3, [r3, #28]
 800a26e:	091b      	lsrs	r3, r3, #4
 800a270:	f003 0307 	and.w	r3, r3, #7
 800a274:	4904      	ldr	r1, [pc, #16]	@ (800a288 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a276:	5ccb      	ldrb	r3, [r1, r3]
 800a278:	f003 031f 	and.w	r3, r3, #31
 800a27c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a280:	4618      	mov	r0, r3
 800a282:	bd80      	pop	{r7, pc}
 800a284:	58024400 	.word	0x58024400
 800a288:	0801d0a0 	.word	0x0801d0a0

0800a28c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a290:	f7ff ffb6 	bl	800a200 <HAL_RCC_GetHCLKFreq>
 800a294:	4602      	mov	r2, r0
 800a296:	4b06      	ldr	r3, [pc, #24]	@ (800a2b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a298:	69db      	ldr	r3, [r3, #28]
 800a29a:	0a1b      	lsrs	r3, r3, #8
 800a29c:	f003 0307 	and.w	r3, r3, #7
 800a2a0:	4904      	ldr	r1, [pc, #16]	@ (800a2b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a2a2:	5ccb      	ldrb	r3, [r1, r3]
 800a2a4:	f003 031f 	and.w	r3, r3, #31
 800a2a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	bd80      	pop	{r7, pc}
 800a2b0:	58024400 	.word	0x58024400
 800a2b4:	0801d0a0 	.word	0x0801d0a0

0800a2b8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b083      	sub	sp, #12
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	223f      	movs	r2, #63	@ 0x3f
 800a2c6:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a2c8:	4b1a      	ldr	r3, [pc, #104]	@ (800a334 <HAL_RCC_GetClockConfig+0x7c>)
 800a2ca:	691b      	ldr	r3, [r3, #16]
 800a2cc:	f003 0207 	and.w	r2, r3, #7
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800a2d4:	4b17      	ldr	r3, [pc, #92]	@ (800a334 <HAL_RCC_GetClockConfig+0x7c>)
 800a2d6:	699b      	ldr	r3, [r3, #24]
 800a2d8:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800a2e0:	4b14      	ldr	r3, [pc, #80]	@ (800a334 <HAL_RCC_GetClockConfig+0x7c>)
 800a2e2:	699b      	ldr	r3, [r3, #24]
 800a2e4:	f003 020f 	and.w	r2, r3, #15
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800a2ec:	4b11      	ldr	r3, [pc, #68]	@ (800a334 <HAL_RCC_GetClockConfig+0x7c>)
 800a2ee:	699b      	ldr	r3, [r3, #24]
 800a2f0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800a2f8:	4b0e      	ldr	r3, [pc, #56]	@ (800a334 <HAL_RCC_GetClockConfig+0x7c>)
 800a2fa:	69db      	ldr	r3, [r3, #28]
 800a2fc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800a304:	4b0b      	ldr	r3, [pc, #44]	@ (800a334 <HAL_RCC_GetClockConfig+0x7c>)
 800a306:	69db      	ldr	r3, [r3, #28]
 800a308:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800a310:	4b08      	ldr	r3, [pc, #32]	@ (800a334 <HAL_RCC_GetClockConfig+0x7c>)
 800a312:	6a1b      	ldr	r3, [r3, #32]
 800a314:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a31c:	4b06      	ldr	r3, [pc, #24]	@ (800a338 <HAL_RCC_GetClockConfig+0x80>)
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f003 020f 	and.w	r2, r3, #15
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	601a      	str	r2, [r3, #0]
}
 800a328:	bf00      	nop
 800a32a:	370c      	adds	r7, #12
 800a32c:	46bd      	mov	sp, r7
 800a32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a332:	4770      	bx	lr
 800a334:	58024400 	.word	0x58024400
 800a338:	52002000 	.word	0x52002000

0800a33c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a33c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a340:	b0c6      	sub	sp, #280	@ 0x118
 800a342:	af00      	add	r7, sp, #0
 800a344:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a348:	2300      	movs	r3, #0
 800a34a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a34e:	2300      	movs	r3, #0
 800a350:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800a360:	2500      	movs	r5, #0
 800a362:	ea54 0305 	orrs.w	r3, r4, r5
 800a366:	d049      	beq.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a36c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a36e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a372:	d02f      	beq.n	800a3d4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a374:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a378:	d828      	bhi.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a37a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a37e:	d01a      	beq.n	800a3b6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a380:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a384:	d822      	bhi.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a386:	2b00      	cmp	r3, #0
 800a388:	d003      	beq.n	800a392 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a38a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a38e:	d007      	beq.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a390:	e01c      	b.n	800a3cc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a392:	4bab      	ldr	r3, [pc, #684]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a396:	4aaa      	ldr	r2, [pc, #680]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a398:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a39c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a39e:	e01a      	b.n	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a3a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3a4:	3308      	adds	r3, #8
 800a3a6:	2102      	movs	r1, #2
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	f002 fa49 	bl	800c840 <RCCEx_PLL2_Config>
 800a3ae:	4603      	mov	r3, r0
 800a3b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a3b4:	e00f      	b.n	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a3b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3ba:	3328      	adds	r3, #40	@ 0x28
 800a3bc:	2102      	movs	r1, #2
 800a3be:	4618      	mov	r0, r3
 800a3c0:	f002 faf0 	bl	800c9a4 <RCCEx_PLL3_Config>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a3ca:	e004      	b.n	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a3d2:	e000      	b.n	800a3d6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a3d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a3d6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d10a      	bne.n	800a3f4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a3de:	4b98      	ldr	r3, [pc, #608]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3e2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a3e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a3ec:	4a94      	ldr	r2, [pc, #592]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a3ee:	430b      	orrs	r3, r1
 800a3f0:	6513      	str	r3, [r2, #80]	@ 0x50
 800a3f2:	e003      	b.n	800a3fc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a3f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a3f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a3fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a404:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800a408:	f04f 0900 	mov.w	r9, #0
 800a40c:	ea58 0309 	orrs.w	r3, r8, r9
 800a410:	d047      	beq.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a412:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a418:	2b04      	cmp	r3, #4
 800a41a:	d82a      	bhi.n	800a472 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a41c:	a201      	add	r2, pc, #4	@ (adr r2, 800a424 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a41e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a422:	bf00      	nop
 800a424:	0800a439 	.word	0x0800a439
 800a428:	0800a447 	.word	0x0800a447
 800a42c:	0800a45d 	.word	0x0800a45d
 800a430:	0800a47b 	.word	0x0800a47b
 800a434:	0800a47b 	.word	0x0800a47b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a438:	4b81      	ldr	r3, [pc, #516]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a43a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a43c:	4a80      	ldr	r2, [pc, #512]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a43e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a442:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a444:	e01a      	b.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a44a:	3308      	adds	r3, #8
 800a44c:	2100      	movs	r1, #0
 800a44e:	4618      	mov	r0, r3
 800a450:	f002 f9f6 	bl	800c840 <RCCEx_PLL2_Config>
 800a454:	4603      	mov	r3, r0
 800a456:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a45a:	e00f      	b.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a45c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a460:	3328      	adds	r3, #40	@ 0x28
 800a462:	2100      	movs	r1, #0
 800a464:	4618      	mov	r0, r3
 800a466:	f002 fa9d 	bl	800c9a4 <RCCEx_PLL3_Config>
 800a46a:	4603      	mov	r3, r0
 800a46c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a470:	e004      	b.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a472:	2301      	movs	r3, #1
 800a474:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a478:	e000      	b.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a47a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a47c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10a      	bne.n	800a49a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a484:	4b6e      	ldr	r3, [pc, #440]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a488:	f023 0107 	bic.w	r1, r3, #7
 800a48c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a492:	4a6b      	ldr	r2, [pc, #428]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a494:	430b      	orrs	r3, r1
 800a496:	6513      	str	r3, [r2, #80]	@ 0x50
 800a498:	e003      	b.n	800a4a2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a49a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a49e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a4a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4aa:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800a4ae:	f04f 0b00 	mov.w	fp, #0
 800a4b2:	ea5a 030b 	orrs.w	r3, sl, fp
 800a4b6:	d05b      	beq.n	800a570 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a4b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a4c0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a4c4:	d03b      	beq.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a4c6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a4ca:	d834      	bhi.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a4d0:	d037      	beq.n	800a542 <HAL_RCCEx_PeriphCLKConfig+0x206>
 800a4d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a4d6:	d82e      	bhi.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4d8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a4dc:	d033      	beq.n	800a546 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800a4de:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a4e2:	d828      	bhi.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a4e8:	d01a      	beq.n	800a520 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800a4ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a4ee:	d822      	bhi.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d003      	beq.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800a4f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a4f8:	d007      	beq.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800a4fa:	e01c      	b.n	800a536 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4fc:	4b50      	ldr	r3, [pc, #320]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a500:	4a4f      	ldr	r2, [pc, #316]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a502:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a506:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a508:	e01e      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a50a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a50e:	3308      	adds	r3, #8
 800a510:	2100      	movs	r1, #0
 800a512:	4618      	mov	r0, r3
 800a514:	f002 f994 	bl	800c840 <RCCEx_PLL2_Config>
 800a518:	4603      	mov	r3, r0
 800a51a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a51e:	e013      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a524:	3328      	adds	r3, #40	@ 0x28
 800a526:	2100      	movs	r1, #0
 800a528:	4618      	mov	r0, r3
 800a52a:	f002 fa3b 	bl	800c9a4 <RCCEx_PLL3_Config>
 800a52e:	4603      	mov	r3, r0
 800a530:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a534:	e008      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a536:	2301      	movs	r3, #1
 800a538:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a53c:	e004      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a53e:	bf00      	nop
 800a540:	e002      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a542:	bf00      	nop
 800a544:	e000      	b.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800a546:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a548:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d10b      	bne.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800a550:	4b3b      	ldr	r3, [pc, #236]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a554:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800a558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a55c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a560:	4a37      	ldr	r2, [pc, #220]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a562:	430b      	orrs	r3, r1
 800a564:	6593      	str	r3, [r2, #88]	@ 0x58
 800a566:	e003      	b.n	800a570 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a568:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a56c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800a570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a578:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800a57c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800a580:	2300      	movs	r3, #0
 800a582:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800a586:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800a58a:	460b      	mov	r3, r1
 800a58c:	4313      	orrs	r3, r2
 800a58e:	d05d      	beq.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800a590:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a594:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a598:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a59c:	d03b      	beq.n	800a616 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800a59e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a5a2:	d834      	bhi.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a5a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a5a8:	d037      	beq.n	800a61a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800a5aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a5ae:	d82e      	bhi.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a5b0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a5b4:	d033      	beq.n	800a61e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800a5b6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a5ba:	d828      	bhi.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a5bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5c0:	d01a      	beq.n	800a5f8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800a5c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a5c6:	d822      	bhi.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d003      	beq.n	800a5d4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800a5cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a5d0:	d007      	beq.n	800a5e2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800a5d2:	e01c      	b.n	800a60e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a5d4:	4b1a      	ldr	r3, [pc, #104]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5d8:	4a19      	ldr	r2, [pc, #100]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a5da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a5e0:	e01e      	b.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a5e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5e6:	3308      	adds	r3, #8
 800a5e8:	2100      	movs	r1, #0
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f002 f928 	bl	800c840 <RCCEx_PLL2_Config>
 800a5f0:	4603      	mov	r3, r0
 800a5f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800a5f6:	e013      	b.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a5f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5fc:	3328      	adds	r3, #40	@ 0x28
 800a5fe:	2100      	movs	r1, #0
 800a600:	4618      	mov	r0, r3
 800a602:	f002 f9cf 	bl	800c9a4 <RCCEx_PLL3_Config>
 800a606:	4603      	mov	r3, r0
 800a608:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a60c:	e008      	b.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800a60e:	2301      	movs	r3, #1
 800a610:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a614:	e004      	b.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a616:	bf00      	nop
 800a618:	e002      	b.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a61a:	bf00      	nop
 800a61c:	e000      	b.n	800a620 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800a61e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a620:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a624:	2b00      	cmp	r3, #0
 800a626:	d10d      	bne.n	800a644 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800a628:	4b05      	ldr	r3, [pc, #20]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a62a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a62c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800a630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a634:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800a638:	4a01      	ldr	r2, [pc, #4]	@ (800a640 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a63a:	430b      	orrs	r3, r1
 800a63c:	6593      	str	r3, [r2, #88]	@ 0x58
 800a63e:	e005      	b.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x310>
 800a640:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a644:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a648:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800a64c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a650:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a654:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800a658:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800a65c:	2300      	movs	r3, #0
 800a65e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800a662:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800a666:	460b      	mov	r3, r1
 800a668:	4313      	orrs	r3, r2
 800a66a:	d03a      	beq.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800a66c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a672:	2b30      	cmp	r3, #48	@ 0x30
 800a674:	d01f      	beq.n	800a6b6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800a676:	2b30      	cmp	r3, #48	@ 0x30
 800a678:	d819      	bhi.n	800a6ae <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a67a:	2b20      	cmp	r3, #32
 800a67c:	d00c      	beq.n	800a698 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800a67e:	2b20      	cmp	r3, #32
 800a680:	d815      	bhi.n	800a6ae <HAL_RCCEx_PeriphCLKConfig+0x372>
 800a682:	2b00      	cmp	r3, #0
 800a684:	d019      	beq.n	800a6ba <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800a686:	2b10      	cmp	r3, #16
 800a688:	d111      	bne.n	800a6ae <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a68a:	4baa      	ldr	r3, [pc, #680]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a68c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a68e:	4aa9      	ldr	r2, [pc, #676]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a690:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a694:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a696:	e011      	b.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a69c:	3308      	adds	r3, #8
 800a69e:	2102      	movs	r1, #2
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	f002 f8cd 	bl	800c840 <RCCEx_PLL2_Config>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800a6ac:	e006      	b.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a6b4:	e002      	b.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a6b6:	bf00      	nop
 800a6b8:	e000      	b.n	800a6bc <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800a6ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a6bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d10a      	bne.n	800a6da <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800a6c4:	4b9b      	ldr	r3, [pc, #620]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6c8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800a6cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6d2:	4a98      	ldr	r2, [pc, #608]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a6d4:	430b      	orrs	r3, r1
 800a6d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a6d8:	e003      	b.n	800a6e2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a6da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a6de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800a6e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ea:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800a6ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a6f2:	2300      	movs	r3, #0
 800a6f4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800a6f8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800a6fc:	460b      	mov	r3, r1
 800a6fe:	4313      	orrs	r3, r2
 800a700:	d051      	beq.n	800a7a6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800a702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a708:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a70c:	d035      	beq.n	800a77a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800a70e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a712:	d82e      	bhi.n	800a772 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a714:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a718:	d031      	beq.n	800a77e <HAL_RCCEx_PeriphCLKConfig+0x442>
 800a71a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a71e:	d828      	bhi.n	800a772 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a720:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a724:	d01a      	beq.n	800a75c <HAL_RCCEx_PeriphCLKConfig+0x420>
 800a726:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a72a:	d822      	bhi.n	800a772 <HAL_RCCEx_PeriphCLKConfig+0x436>
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d003      	beq.n	800a738 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800a730:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a734:	d007      	beq.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800a736:	e01c      	b.n	800a772 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a738:	4b7e      	ldr	r3, [pc, #504]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a73a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a73c:	4a7d      	ldr	r2, [pc, #500]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a73e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a742:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a744:	e01c      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a746:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a74a:	3308      	adds	r3, #8
 800a74c:	2100      	movs	r1, #0
 800a74e:	4618      	mov	r0, r3
 800a750:	f002 f876 	bl	800c840 <RCCEx_PLL2_Config>
 800a754:	4603      	mov	r3, r0
 800a756:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a75a:	e011      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a75c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a760:	3328      	adds	r3, #40	@ 0x28
 800a762:	2100      	movs	r1, #0
 800a764:	4618      	mov	r0, r3
 800a766:	f002 f91d 	bl	800c9a4 <RCCEx_PLL3_Config>
 800a76a:	4603      	mov	r3, r0
 800a76c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800a770:	e006      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a772:	2301      	movs	r3, #1
 800a774:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a778:	e002      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a77a:	bf00      	nop
 800a77c:	e000      	b.n	800a780 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800a77e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a780:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a784:	2b00      	cmp	r3, #0
 800a786:	d10a      	bne.n	800a79e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800a788:	4b6a      	ldr	r3, [pc, #424]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a78a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a78c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800a790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a794:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a796:	4a67      	ldr	r2, [pc, #412]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a798:	430b      	orrs	r3, r1
 800a79a:	6513      	str	r3, [r2, #80]	@ 0x50
 800a79c:	e003      	b.n	800a7a6 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a79e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7a2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800a7a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ae:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800a7b2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a7bc:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800a7c0:	460b      	mov	r3, r1
 800a7c2:	4313      	orrs	r3, r2
 800a7c4:	d053      	beq.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800a7c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a7cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7d0:	d033      	beq.n	800a83a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800a7d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7d6:	d82c      	bhi.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7d8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a7dc:	d02f      	beq.n	800a83e <HAL_RCCEx_PeriphCLKConfig+0x502>
 800a7de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a7e2:	d826      	bhi.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a7e8:	d02b      	beq.n	800a842 <HAL_RCCEx_PeriphCLKConfig+0x506>
 800a7ea:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800a7ee:	d820      	bhi.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7f4:	d012      	beq.n	800a81c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800a7f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a7fa:	d81a      	bhi.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d022      	beq.n	800a846 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800a800:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a804:	d115      	bne.n	800a832 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a806:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a80a:	3308      	adds	r3, #8
 800a80c:	2101      	movs	r1, #1
 800a80e:	4618      	mov	r0, r3
 800a810:	f002 f816 	bl	800c840 <RCCEx_PLL2_Config>
 800a814:	4603      	mov	r3, r0
 800a816:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a81a:	e015      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a81c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a820:	3328      	adds	r3, #40	@ 0x28
 800a822:	2101      	movs	r1, #1
 800a824:	4618      	mov	r0, r3
 800a826:	f002 f8bd 	bl	800c9a4 <RCCEx_PLL3_Config>
 800a82a:	4603      	mov	r3, r0
 800a82c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800a830:	e00a      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a832:	2301      	movs	r3, #1
 800a834:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a838:	e006      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a83a:	bf00      	nop
 800a83c:	e004      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a83e:	bf00      	nop
 800a840:	e002      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a842:	bf00      	nop
 800a844:	e000      	b.n	800a848 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800a846:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a848:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d10a      	bne.n	800a866 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800a850:	4b38      	ldr	r3, [pc, #224]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a854:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800a858:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a85c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a85e:	4a35      	ldr	r2, [pc, #212]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a860:	430b      	orrs	r3, r1
 800a862:	6513      	str	r3, [r2, #80]	@ 0x50
 800a864:	e003      	b.n	800a86e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a866:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a86a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800a86e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a872:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a876:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800a87a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a87e:	2300      	movs	r3, #0
 800a880:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800a884:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a888:	460b      	mov	r3, r1
 800a88a:	4313      	orrs	r3, r2
 800a88c:	d058      	beq.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800a88e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a892:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a896:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a89a:	d033      	beq.n	800a904 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800a89c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a8a0:	d82c      	bhi.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a8a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8a6:	d02f      	beq.n	800a908 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800a8a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8ac:	d826      	bhi.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a8ae:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a8b2:	d02b      	beq.n	800a90c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800a8b4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a8b8:	d820      	bhi.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a8ba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8be:	d012      	beq.n	800a8e6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800a8c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8c4:	d81a      	bhi.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d022      	beq.n	800a910 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800a8ca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8ce:	d115      	bne.n	800a8fc <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a8d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8d4:	3308      	adds	r3, #8
 800a8d6:	2101      	movs	r1, #1
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f001 ffb1 	bl	800c840 <RCCEx_PLL2_Config>
 800a8de:	4603      	mov	r3, r0
 800a8e0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a8e4:	e015      	b.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a8e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a8ea:	3328      	adds	r3, #40	@ 0x28
 800a8ec:	2101      	movs	r1, #1
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f002 f858 	bl	800c9a4 <RCCEx_PLL3_Config>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800a8fa:	e00a      	b.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a902:	e006      	b.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a904:	bf00      	nop
 800a906:	e004      	b.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a908:	bf00      	nop
 800a90a:	e002      	b.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a90c:	bf00      	nop
 800a90e:	e000      	b.n	800a912 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800a910:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a912:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a916:	2b00      	cmp	r3, #0
 800a918:	d10e      	bne.n	800a938 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800a91a:	4b06      	ldr	r3, [pc, #24]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a91c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a91e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a922:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a926:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800a92a:	4a02      	ldr	r2, [pc, #8]	@ (800a934 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800a92c:	430b      	orrs	r3, r1
 800a92e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a930:	e006      	b.n	800a940 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800a932:	bf00      	nop
 800a934:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a938:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a93c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a940:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a944:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a948:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800a94c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a950:	2300      	movs	r3, #0
 800a952:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800a956:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800a95a:	460b      	mov	r3, r1
 800a95c:	4313      	orrs	r3, r2
 800a95e:	d037      	beq.n	800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800a960:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a964:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a96a:	d00e      	beq.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800a96c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a970:	d816      	bhi.n	800a9a0 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800a972:	2b00      	cmp	r3, #0
 800a974:	d018      	beq.n	800a9a8 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800a976:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a97a:	d111      	bne.n	800a9a0 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a97c:	4bc4      	ldr	r3, [pc, #784]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a97e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a980:	4ac3      	ldr	r2, [pc, #780]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a982:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a986:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a988:	e00f      	b.n	800a9aa <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a98a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a98e:	3308      	adds	r3, #8
 800a990:	2101      	movs	r1, #1
 800a992:	4618      	mov	r0, r3
 800a994:	f001 ff54 	bl	800c840 <RCCEx_PLL2_Config>
 800a998:	4603      	mov	r3, r0
 800a99a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800a99e:	e004      	b.n	800a9aa <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a9a6:	e000      	b.n	800a9aa <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800a9a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a9aa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d10a      	bne.n	800a9c8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a9b2:	4bb7      	ldr	r3, [pc, #732]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a9b6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a9ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a9c0:	4ab3      	ldr	r2, [pc, #716]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800a9c2:	430b      	orrs	r3, r1
 800a9c4:	6513      	str	r3, [r2, #80]	@ 0x50
 800a9c6:	e003      	b.n	800a9d0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a9cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800a9d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800a9dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a9e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800a9ea:	460b      	mov	r3, r1
 800a9ec:	4313      	orrs	r3, r2
 800a9ee:	d039      	beq.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800a9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a9f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9f6:	2b03      	cmp	r3, #3
 800a9f8:	d81c      	bhi.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800a9fa:	a201      	add	r2, pc, #4	@ (adr r2, 800aa00 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800a9fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa00:	0800aa3d 	.word	0x0800aa3d
 800aa04:	0800aa11 	.word	0x0800aa11
 800aa08:	0800aa1f 	.word	0x0800aa1f
 800aa0c:	0800aa3d 	.word	0x0800aa3d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa10:	4b9f      	ldr	r3, [pc, #636]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa14:	4a9e      	ldr	r2, [pc, #632]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800aa1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aa1c:	e00f      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800aa1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa22:	3308      	adds	r3, #8
 800aa24:	2102      	movs	r1, #2
 800aa26:	4618      	mov	r0, r3
 800aa28:	f001 ff0a 	bl	800c840 <RCCEx_PLL2_Config>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800aa32:	e004      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800aa34:	2301      	movs	r3, #1
 800aa36:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aa3a:	e000      	b.n	800aa3e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800aa3c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa3e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10a      	bne.n	800aa5c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800aa46:	4b92      	ldr	r3, [pc, #584]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aa4a:	f023 0103 	bic.w	r1, r3, #3
 800aa4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa54:	4a8e      	ldr	r2, [pc, #568]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aa56:	430b      	orrs	r3, r1
 800aa58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800aa5a:	e003      	b.n	800aa64 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aa60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aa64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aa68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800aa70:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aa74:	2300      	movs	r3, #0
 800aa76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800aa7a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800aa7e:	460b      	mov	r3, r1
 800aa80:	4313      	orrs	r3, r2
 800aa82:	f000 8099 	beq.w	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa86:	4b83      	ldr	r3, [pc, #524]	@ (800ac94 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4a82      	ldr	r2, [pc, #520]	@ (800ac94 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aa8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aa90:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aa92:	f7f8 f9c1 	bl	8002e18 <HAL_GetTick>
 800aa96:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aa9a:	e00b      	b.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aa9c:	f7f8 f9bc 	bl	8002e18 <HAL_GetTick>
 800aaa0:	4602      	mov	r2, r0
 800aaa2:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800aaa6:	1ad3      	subs	r3, r2, r3
 800aaa8:	2b64      	cmp	r3, #100	@ 0x64
 800aaaa:	d903      	bls.n	800aab4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800aaac:	2303      	movs	r3, #3
 800aaae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aab2:	e005      	b.n	800aac0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aab4:	4b77      	ldr	r3, [pc, #476]	@ (800ac94 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d0ed      	beq.n	800aa9c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800aac0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d173      	bne.n	800abb0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800aac8:	4b71      	ldr	r3, [pc, #452]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aaca:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800aacc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aad0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800aad4:	4053      	eors	r3, r2
 800aad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d015      	beq.n	800ab0a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800aade:	4b6c      	ldr	r3, [pc, #432]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aae2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aae6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aaea:	4b69      	ldr	r3, [pc, #420]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aaec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aaee:	4a68      	ldr	r2, [pc, #416]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aaf0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800aaf4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800aaf6:	4b66      	ldr	r3, [pc, #408]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aaf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aafa:	4a65      	ldr	r2, [pc, #404]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aafc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ab00:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800ab02:	4a63      	ldr	r2, [pc, #396]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800ab08:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800ab0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab16:	d118      	bne.n	800ab4a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab18:	f7f8 f97e 	bl	8002e18 <HAL_GetTick>
 800ab1c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab20:	e00d      	b.n	800ab3e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab22:	f7f8 f979 	bl	8002e18 <HAL_GetTick>
 800ab26:	4602      	mov	r2, r0
 800ab28:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800ab2c:	1ad2      	subs	r2, r2, r3
 800ab2e:	f241 3388 	movw	r3, #5000	@ 0x1388
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d903      	bls.n	800ab3e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800ab36:	2303      	movs	r3, #3
 800ab38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800ab3c:	e005      	b.n	800ab4a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab3e:	4b54      	ldr	r3, [pc, #336]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ab42:	f003 0302 	and.w	r3, r3, #2
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d0eb      	beq.n	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800ab4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d129      	bne.n	800aba6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ab52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ab5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ab62:	d10e      	bne.n	800ab82 <HAL_RCCEx_PeriphCLKConfig+0x846>
 800ab64:	4b4a      	ldr	r3, [pc, #296]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab66:	691b      	ldr	r3, [r3, #16]
 800ab68:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800ab6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab74:	091a      	lsrs	r2, r3, #4
 800ab76:	4b48      	ldr	r3, [pc, #288]	@ (800ac98 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800ab78:	4013      	ands	r3, r2
 800ab7a:	4a45      	ldr	r2, [pc, #276]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab7c:	430b      	orrs	r3, r1
 800ab7e:	6113      	str	r3, [r2, #16]
 800ab80:	e005      	b.n	800ab8e <HAL_RCCEx_PeriphCLKConfig+0x852>
 800ab82:	4b43      	ldr	r3, [pc, #268]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab84:	691b      	ldr	r3, [r3, #16]
 800ab86:	4a42      	ldr	r2, [pc, #264]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab88:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ab8c:	6113      	str	r3, [r2, #16]
 800ab8e:	4b40      	ldr	r3, [pc, #256]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800ab90:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ab92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ab96:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800ab9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab9e:	4a3c      	ldr	r2, [pc, #240]	@ (800ac90 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aba0:	430b      	orrs	r3, r1
 800aba2:	6713      	str	r3, [r2, #112]	@ 0x70
 800aba4:	e008      	b.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800aba6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800abaa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800abae:	e003      	b.n	800abb8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800abb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800abb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800abb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abc0:	f002 0301 	and.w	r3, r2, #1
 800abc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800abc8:	2300      	movs	r3, #0
 800abca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800abce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800abd2:	460b      	mov	r3, r1
 800abd4:	4313      	orrs	r3, r2
 800abd6:	f000 808f 	beq.w	800acf8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800abda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800abde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800abe0:	2b28      	cmp	r3, #40	@ 0x28
 800abe2:	d871      	bhi.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800abe4:	a201      	add	r2, pc, #4	@ (adr r2, 800abec <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800abe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abea:	bf00      	nop
 800abec:	0800acd1 	.word	0x0800acd1
 800abf0:	0800acc9 	.word	0x0800acc9
 800abf4:	0800acc9 	.word	0x0800acc9
 800abf8:	0800acc9 	.word	0x0800acc9
 800abfc:	0800acc9 	.word	0x0800acc9
 800ac00:	0800acc9 	.word	0x0800acc9
 800ac04:	0800acc9 	.word	0x0800acc9
 800ac08:	0800acc9 	.word	0x0800acc9
 800ac0c:	0800ac9d 	.word	0x0800ac9d
 800ac10:	0800acc9 	.word	0x0800acc9
 800ac14:	0800acc9 	.word	0x0800acc9
 800ac18:	0800acc9 	.word	0x0800acc9
 800ac1c:	0800acc9 	.word	0x0800acc9
 800ac20:	0800acc9 	.word	0x0800acc9
 800ac24:	0800acc9 	.word	0x0800acc9
 800ac28:	0800acc9 	.word	0x0800acc9
 800ac2c:	0800acb3 	.word	0x0800acb3
 800ac30:	0800acc9 	.word	0x0800acc9
 800ac34:	0800acc9 	.word	0x0800acc9
 800ac38:	0800acc9 	.word	0x0800acc9
 800ac3c:	0800acc9 	.word	0x0800acc9
 800ac40:	0800acc9 	.word	0x0800acc9
 800ac44:	0800acc9 	.word	0x0800acc9
 800ac48:	0800acc9 	.word	0x0800acc9
 800ac4c:	0800acd1 	.word	0x0800acd1
 800ac50:	0800acc9 	.word	0x0800acc9
 800ac54:	0800acc9 	.word	0x0800acc9
 800ac58:	0800acc9 	.word	0x0800acc9
 800ac5c:	0800acc9 	.word	0x0800acc9
 800ac60:	0800acc9 	.word	0x0800acc9
 800ac64:	0800acc9 	.word	0x0800acc9
 800ac68:	0800acc9 	.word	0x0800acc9
 800ac6c:	0800acd1 	.word	0x0800acd1
 800ac70:	0800acc9 	.word	0x0800acc9
 800ac74:	0800acc9 	.word	0x0800acc9
 800ac78:	0800acc9 	.word	0x0800acc9
 800ac7c:	0800acc9 	.word	0x0800acc9
 800ac80:	0800acc9 	.word	0x0800acc9
 800ac84:	0800acc9 	.word	0x0800acc9
 800ac88:	0800acc9 	.word	0x0800acc9
 800ac8c:	0800acd1 	.word	0x0800acd1
 800ac90:	58024400 	.word	0x58024400
 800ac94:	58024800 	.word	0x58024800
 800ac98:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ac9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aca0:	3308      	adds	r3, #8
 800aca2:	2101      	movs	r1, #1
 800aca4:	4618      	mov	r0, r3
 800aca6:	f001 fdcb 	bl	800c840 <RCCEx_PLL2_Config>
 800acaa:	4603      	mov	r3, r0
 800acac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800acb0:	e00f      	b.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800acb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acb6:	3328      	adds	r3, #40	@ 0x28
 800acb8:	2101      	movs	r1, #1
 800acba:	4618      	mov	r0, r3
 800acbc:	f001 fe72 	bl	800c9a4 <RCCEx_PLL3_Config>
 800acc0:	4603      	mov	r3, r0
 800acc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800acc6:	e004      	b.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acc8:	2301      	movs	r3, #1
 800acca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800acce:	e000      	b.n	800acd2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800acd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d10a      	bne.n	800acf0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800acda:	4bbf      	ldr	r3, [pc, #764]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800acdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800acde:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800ace2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ace6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ace8:	4abb      	ldr	r2, [pc, #748]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800acea:	430b      	orrs	r3, r1
 800acec:	6553      	str	r3, [r2, #84]	@ 0x54
 800acee:	e003      	b.n	800acf8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800acf4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800acf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800acfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad00:	f002 0302 	and.w	r3, r2, #2
 800ad04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ad08:	2300      	movs	r3, #0
 800ad0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ad0e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ad12:	460b      	mov	r3, r1
 800ad14:	4313      	orrs	r3, r2
 800ad16:	d041      	beq.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800ad18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad1e:	2b05      	cmp	r3, #5
 800ad20:	d824      	bhi.n	800ad6c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800ad22:	a201      	add	r2, pc, #4	@ (adr r2, 800ad28 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800ad24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad28:	0800ad75 	.word	0x0800ad75
 800ad2c:	0800ad41 	.word	0x0800ad41
 800ad30:	0800ad57 	.word	0x0800ad57
 800ad34:	0800ad75 	.word	0x0800ad75
 800ad38:	0800ad75 	.word	0x0800ad75
 800ad3c:	0800ad75 	.word	0x0800ad75
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad44:	3308      	adds	r3, #8
 800ad46:	2101      	movs	r1, #1
 800ad48:	4618      	mov	r0, r3
 800ad4a:	f001 fd79 	bl	800c840 <RCCEx_PLL2_Config>
 800ad4e:	4603      	mov	r3, r0
 800ad50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ad54:	e00f      	b.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad5a:	3328      	adds	r3, #40	@ 0x28
 800ad5c:	2101      	movs	r1, #1
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f001 fe20 	bl	800c9a4 <RCCEx_PLL3_Config>
 800ad64:	4603      	mov	r3, r0
 800ad66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800ad6a:	e004      	b.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad6c:	2301      	movs	r3, #1
 800ad6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ad72:	e000      	b.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800ad74:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d10a      	bne.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ad7e:	4b96      	ldr	r3, [pc, #600]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ad82:	f023 0107 	bic.w	r1, r3, #7
 800ad86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ad8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ad8c:	4a92      	ldr	r2, [pc, #584]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ad8e:	430b      	orrs	r3, r1
 800ad90:	6553      	str	r3, [r2, #84]	@ 0x54
 800ad92:	e003      	b.n	800ad9c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ad98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ad9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ada0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ada4:	f002 0304 	and.w	r3, r2, #4
 800ada8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800adac:	2300      	movs	r3, #0
 800adae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800adb2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800adb6:	460b      	mov	r3, r1
 800adb8:	4313      	orrs	r3, r2
 800adba:	d044      	beq.n	800ae46 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800adbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adc4:	2b05      	cmp	r3, #5
 800adc6:	d825      	bhi.n	800ae14 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800adc8:	a201      	add	r2, pc, #4	@ (adr r2, 800add0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800adca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adce:	bf00      	nop
 800add0:	0800ae1d 	.word	0x0800ae1d
 800add4:	0800ade9 	.word	0x0800ade9
 800add8:	0800adff 	.word	0x0800adff
 800addc:	0800ae1d 	.word	0x0800ae1d
 800ade0:	0800ae1d 	.word	0x0800ae1d
 800ade4:	0800ae1d 	.word	0x0800ae1d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ade8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800adec:	3308      	adds	r3, #8
 800adee:	2101      	movs	r1, #1
 800adf0:	4618      	mov	r0, r3
 800adf2:	f001 fd25 	bl	800c840 <RCCEx_PLL2_Config>
 800adf6:	4603      	mov	r3, r0
 800adf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800adfc:	e00f      	b.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800adfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae02:	3328      	adds	r3, #40	@ 0x28
 800ae04:	2101      	movs	r1, #1
 800ae06:	4618      	mov	r0, r3
 800ae08:	f001 fdcc 	bl	800c9a4 <RCCEx_PLL3_Config>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ae12:	e004      	b.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ae14:	2301      	movs	r3, #1
 800ae16:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ae1a:	e000      	b.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800ae1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d10b      	bne.n	800ae3e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ae26:	4b6c      	ldr	r3, [pc, #432]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ae2a:	f023 0107 	bic.w	r1, r3, #7
 800ae2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ae36:	4a68      	ldr	r2, [pc, #416]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ae38:	430b      	orrs	r3, r1
 800ae3a:	6593      	str	r3, [r2, #88]	@ 0x58
 800ae3c:	e003      	b.n	800ae46 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae3e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ae42:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ae46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4e:	f002 0320 	and.w	r3, r2, #32
 800ae52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ae56:	2300      	movs	r3, #0
 800ae58:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ae5c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ae60:	460b      	mov	r3, r1
 800ae62:	4313      	orrs	r3, r2
 800ae64:	d055      	beq.n	800af12 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ae66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ae6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ae6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae72:	d033      	beq.n	800aedc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800ae74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ae78:	d82c      	bhi.n	800aed4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae7e:	d02f      	beq.n	800aee0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800ae80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae84:	d826      	bhi.n	800aed4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae8a:	d02b      	beq.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800ae8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ae90:	d820      	bhi.n	800aed4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae96:	d012      	beq.n	800aebe <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800ae98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae9c:	d81a      	bhi.n	800aed4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d022      	beq.n	800aee8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800aea2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aea6:	d115      	bne.n	800aed4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aea8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aeac:	3308      	adds	r3, #8
 800aeae:	2100      	movs	r1, #0
 800aeb0:	4618      	mov	r0, r3
 800aeb2:	f001 fcc5 	bl	800c840 <RCCEx_PLL2_Config>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800aebc:	e015      	b.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800aebe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aec2:	3328      	adds	r3, #40	@ 0x28
 800aec4:	2102      	movs	r1, #2
 800aec6:	4618      	mov	r0, r3
 800aec8:	f001 fd6c 	bl	800c9a4 <RCCEx_PLL3_Config>
 800aecc:	4603      	mov	r3, r0
 800aece:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800aed2:	e00a      	b.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aed4:	2301      	movs	r3, #1
 800aed6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800aeda:	e006      	b.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aedc:	bf00      	nop
 800aede:	e004      	b.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aee0:	bf00      	nop
 800aee2:	e002      	b.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aee4:	bf00      	nop
 800aee6:	e000      	b.n	800aeea <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800aee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aeea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d10b      	bne.n	800af0a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aef2:	4b39      	ldr	r3, [pc, #228]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800aef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aef6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800aefa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800aefe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af02:	4a35      	ldr	r2, [pc, #212]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800af04:	430b      	orrs	r3, r1
 800af06:	6553      	str	r3, [r2, #84]	@ 0x54
 800af08:	e003      	b.n	800af12 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800af0e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800af12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af1a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800af1e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800af22:	2300      	movs	r3, #0
 800af24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800af28:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800af2c:	460b      	mov	r3, r1
 800af2e:	4313      	orrs	r3, r2
 800af30:	d058      	beq.n	800afe4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800af32:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800af3a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800af3e:	d033      	beq.n	800afa8 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800af40:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800af44:	d82c      	bhi.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af46:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af4a:	d02f      	beq.n	800afac <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800af4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800af50:	d826      	bhi.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af52:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af56:	d02b      	beq.n	800afb0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800af58:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af5c:	d820      	bhi.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af62:	d012      	beq.n	800af8a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800af64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af68:	d81a      	bhi.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d022      	beq.n	800afb4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800af6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af72:	d115      	bne.n	800afa0 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800af74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af78:	3308      	adds	r3, #8
 800af7a:	2100      	movs	r1, #0
 800af7c:	4618      	mov	r0, r3
 800af7e:	f001 fc5f 	bl	800c840 <RCCEx_PLL2_Config>
 800af82:	4603      	mov	r3, r0
 800af84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af88:	e015      	b.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800af8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800af8e:	3328      	adds	r3, #40	@ 0x28
 800af90:	2102      	movs	r1, #2
 800af92:	4618      	mov	r0, r3
 800af94:	f001 fd06 	bl	800c9a4 <RCCEx_PLL3_Config>
 800af98:	4603      	mov	r3, r0
 800af9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800af9e:	e00a      	b.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800afa0:	2301      	movs	r3, #1
 800afa2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800afa6:	e006      	b.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800afa8:	bf00      	nop
 800afaa:	e004      	b.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800afac:	bf00      	nop
 800afae:	e002      	b.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800afb0:	bf00      	nop
 800afb2:	e000      	b.n	800afb6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800afb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800afb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d10e      	bne.n	800afdc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800afbe:	4b06      	ldr	r3, [pc, #24]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800afc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800afc2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800afc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800afce:	4a02      	ldr	r2, [pc, #8]	@ (800afd8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800afd0:	430b      	orrs	r3, r1
 800afd2:	6593      	str	r3, [r2, #88]	@ 0x58
 800afd4:	e006      	b.n	800afe4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800afd6:	bf00      	nop
 800afd8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800afdc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800afe0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800afe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800afe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afec:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800aff0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aff4:	2300      	movs	r3, #0
 800aff6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800affa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800affe:	460b      	mov	r3, r1
 800b000:	4313      	orrs	r3, r2
 800b002:	d055      	beq.n	800b0b0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b004:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b008:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b00c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b010:	d033      	beq.n	800b07a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800b012:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800b016:	d82c      	bhi.n	800b072 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b018:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b01c:	d02f      	beq.n	800b07e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800b01e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b022:	d826      	bhi.n	800b072 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b024:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b028:	d02b      	beq.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b02a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800b02e:	d820      	bhi.n	800b072 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b030:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b034:	d012      	beq.n	800b05c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b036:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b03a:	d81a      	bhi.n	800b072 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d022      	beq.n	800b086 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b040:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b044:	d115      	bne.n	800b072 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b046:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b04a:	3308      	adds	r3, #8
 800b04c:	2100      	movs	r1, #0
 800b04e:	4618      	mov	r0, r3
 800b050:	f001 fbf6 	bl	800c840 <RCCEx_PLL2_Config>
 800b054:	4603      	mov	r3, r0
 800b056:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b05a:	e015      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b05c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b060:	3328      	adds	r3, #40	@ 0x28
 800b062:	2102      	movs	r1, #2
 800b064:	4618      	mov	r0, r3
 800b066:	f001 fc9d 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b06a:	4603      	mov	r3, r0
 800b06c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b070:	e00a      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b072:	2301      	movs	r3, #1
 800b074:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b078:	e006      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b07a:	bf00      	nop
 800b07c:	e004      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b07e:	bf00      	nop
 800b080:	e002      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b082:	bf00      	nop
 800b084:	e000      	b.n	800b088 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b086:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b088:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d10b      	bne.n	800b0a8 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b090:	4ba0      	ldr	r3, [pc, #640]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b092:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b094:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800b098:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b09c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800b0a0:	4a9c      	ldr	r2, [pc, #624]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0a2:	430b      	orrs	r3, r1
 800b0a4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b0a6:	e003      	b.n	800b0b0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0a8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b0ac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b0b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b8:	f002 0308 	and.w	r3, r2, #8
 800b0bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b0c0:	2300      	movs	r3, #0
 800b0c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800b0c6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	4313      	orrs	r3, r2
 800b0ce:	d01e      	beq.n	800b10e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b0d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b0d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0dc:	d10c      	bne.n	800b0f8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b0de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b0e2:	3328      	adds	r3, #40	@ 0x28
 800b0e4:	2102      	movs	r1, #2
 800b0e6:	4618      	mov	r0, r3
 800b0e8:	f001 fc5c 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b0ec:	4603      	mov	r3, r0
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d002      	beq.n	800b0f8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b0f8:	4b86      	ldr	r3, [pc, #536]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b0fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0fc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b100:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b104:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b108:	4a82      	ldr	r2, [pc, #520]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b10a:	430b      	orrs	r3, r1
 800b10c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b10e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b112:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b116:	f002 0310 	and.w	r3, r2, #16
 800b11a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b11e:	2300      	movs	r3, #0
 800b120:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b124:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800b128:	460b      	mov	r3, r1
 800b12a:	4313      	orrs	r3, r2
 800b12c:	d01e      	beq.n	800b16c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b12e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b132:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b136:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b13a:	d10c      	bne.n	800b156 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b13c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b140:	3328      	adds	r3, #40	@ 0x28
 800b142:	2102      	movs	r1, #2
 800b144:	4618      	mov	r0, r3
 800b146:	f001 fc2d 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b14a:	4603      	mov	r3, r0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d002      	beq.n	800b156 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b150:	2301      	movs	r3, #1
 800b152:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b156:	4b6f      	ldr	r3, [pc, #444]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b15a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b15e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b162:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b166:	4a6b      	ldr	r2, [pc, #428]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b168:	430b      	orrs	r3, r1
 800b16a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b16c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b174:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800b178:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b17a:	2300      	movs	r3, #0
 800b17c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b17e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800b182:	460b      	mov	r3, r1
 800b184:	4313      	orrs	r3, r2
 800b186:	d03e      	beq.n	800b206 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b188:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b18c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b190:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b194:	d022      	beq.n	800b1dc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b196:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b19a:	d81b      	bhi.n	800b1d4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d003      	beq.n	800b1a8 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b1a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1a4:	d00b      	beq.n	800b1be <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b1a6:	e015      	b.n	800b1d4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b1a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1ac:	3308      	adds	r3, #8
 800b1ae:	2100      	movs	r1, #0
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f001 fb45 	bl	800c840 <RCCEx_PLL2_Config>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b1bc:	e00f      	b.n	800b1de <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b1be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1c2:	3328      	adds	r3, #40	@ 0x28
 800b1c4:	2102      	movs	r1, #2
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f001 fbec 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b1d2:	e004      	b.n	800b1de <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b1da:	e000      	b.n	800b1de <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b1dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b1de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d10b      	bne.n	800b1fe <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b1e6:	4b4b      	ldr	r3, [pc, #300]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b1ea:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800b1ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b1f2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b1f6:	4a47      	ldr	r2, [pc, #284]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b1f8:	430b      	orrs	r3, r1
 800b1fa:	6593      	str	r3, [r2, #88]	@ 0x58
 800b1fc:	e003      	b.n	800b206 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1fe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b202:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b206:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800b212:	673b      	str	r3, [r7, #112]	@ 0x70
 800b214:	2300      	movs	r3, #0
 800b216:	677b      	str	r3, [r7, #116]	@ 0x74
 800b218:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800b21c:	460b      	mov	r3, r1
 800b21e:	4313      	orrs	r3, r2
 800b220:	d03b      	beq.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b222:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b226:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b22a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b22e:	d01f      	beq.n	800b270 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b230:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b234:	d818      	bhi.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b236:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b23a:	d003      	beq.n	800b244 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b23c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b240:	d007      	beq.n	800b252 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b242:	e011      	b.n	800b268 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b244:	4b33      	ldr	r3, [pc, #204]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b248:	4a32      	ldr	r2, [pc, #200]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b24a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b24e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b250:	e00f      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b252:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b256:	3328      	adds	r3, #40	@ 0x28
 800b258:	2101      	movs	r1, #1
 800b25a:	4618      	mov	r0, r3
 800b25c:	f001 fba2 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b260:	4603      	mov	r3, r0
 800b262:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b266:	e004      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b268:	2301      	movs	r3, #1
 800b26a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b26e:	e000      	b.n	800b272 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b270:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b272:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b276:	2b00      	cmp	r3, #0
 800b278:	d10b      	bne.n	800b292 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b27a:	4b26      	ldr	r3, [pc, #152]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b27c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b27e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b286:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b28a:	4a22      	ldr	r2, [pc, #136]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b28c:	430b      	orrs	r3, r1
 800b28e:	6553      	str	r3, [r2, #84]	@ 0x54
 800b290:	e003      	b.n	800b29a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b292:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b296:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b29a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2a2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800b2a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b2ac:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800b2b0:	460b      	mov	r3, r1
 800b2b2:	4313      	orrs	r3, r2
 800b2b4:	d034      	beq.n	800b320 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b2b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d003      	beq.n	800b2c8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b2c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2c4:	d007      	beq.n	800b2d6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b2c6:	e011      	b.n	800b2ec <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b2c8:	4b12      	ldr	r3, [pc, #72]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2cc:	4a11      	ldr	r2, [pc, #68]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b2d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b2d4:	e00e      	b.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b2d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b2da:	3308      	adds	r3, #8
 800b2dc:	2102      	movs	r1, #2
 800b2de:	4618      	mov	r0, r3
 800b2e0:	f001 faae 	bl	800c840 <RCCEx_PLL2_Config>
 800b2e4:	4603      	mov	r3, r0
 800b2e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b2ea:	e003      	b.n	800b2f4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b2f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d10d      	bne.n	800b318 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b2fc:	4b05      	ldr	r3, [pc, #20]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b2fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b300:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b308:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b30a:	4a02      	ldr	r2, [pc, #8]	@ (800b314 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b30c:	430b      	orrs	r3, r1
 800b30e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800b310:	e006      	b.n	800b320 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b312:	bf00      	nop
 800b314:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b318:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b31c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b320:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b328:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800b32c:	663b      	str	r3, [r7, #96]	@ 0x60
 800b32e:	2300      	movs	r3, #0
 800b330:	667b      	str	r3, [r7, #100]	@ 0x64
 800b332:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800b336:	460b      	mov	r3, r1
 800b338:	4313      	orrs	r3, r2
 800b33a:	d00c      	beq.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b33c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b340:	3328      	adds	r3, #40	@ 0x28
 800b342:	2102      	movs	r1, #2
 800b344:	4618      	mov	r0, r3
 800b346:	f001 fb2d 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b34a:	4603      	mov	r3, r0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d002      	beq.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b350:	2301      	movs	r3, #1
 800b352:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b356:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b35e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800b362:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b364:	2300      	movs	r3, #0
 800b366:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b368:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800b36c:	460b      	mov	r3, r1
 800b36e:	4313      	orrs	r3, r2
 800b370:	d036      	beq.n	800b3e0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b372:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b376:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b378:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b37c:	d018      	beq.n	800b3b0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b37e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b382:	d811      	bhi.n	800b3a8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b384:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b388:	d014      	beq.n	800b3b4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b38a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b38e:	d80b      	bhi.n	800b3a8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b390:	2b00      	cmp	r3, #0
 800b392:	d011      	beq.n	800b3b8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b394:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b398:	d106      	bne.n	800b3a8 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b39a:	4bb7      	ldr	r3, [pc, #732]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b39c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b39e:	4ab6      	ldr	r2, [pc, #728]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b3a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b3a6:	e008      	b.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800b3ae:	e004      	b.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b3b0:	bf00      	nop
 800b3b2:	e002      	b.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b3b4:	bf00      	nop
 800b3b6:	e000      	b.n	800b3ba <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b3b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b3ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d10a      	bne.n	800b3d8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b3c2:	4bad      	ldr	r3, [pc, #692]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b3c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800b3ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3ce:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b3d0:	4aa9      	ldr	r2, [pc, #676]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3d2:	430b      	orrs	r3, r1
 800b3d4:	6553      	str	r3, [r2, #84]	@ 0x54
 800b3d6:	e003      	b.n	800b3e0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b3d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b3dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b3e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800b3ec:	653b      	str	r3, [r7, #80]	@ 0x50
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	657b      	str	r3, [r7, #84]	@ 0x54
 800b3f2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	d009      	beq.n	800b410 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b3fc:	4b9e      	ldr	r3, [pc, #632]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b3fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b400:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b404:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b40a:	4a9b      	ldr	r2, [pc, #620]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b40c:	430b      	orrs	r3, r1
 800b40e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b414:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b418:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800b41c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b41e:	2300      	movs	r3, #0
 800b420:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b422:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800b426:	460b      	mov	r3, r1
 800b428:	4313      	orrs	r3, r2
 800b42a:	d009      	beq.n	800b440 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b42c:	4b92      	ldr	r3, [pc, #584]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b42e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b430:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800b434:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b438:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b43a:	4a8f      	ldr	r2, [pc, #572]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b43c:	430b      	orrs	r3, r1
 800b43e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b448:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800b44c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b44e:	2300      	movs	r3, #0
 800b450:	647b      	str	r3, [r7, #68]	@ 0x44
 800b452:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800b456:	460b      	mov	r3, r1
 800b458:	4313      	orrs	r3, r2
 800b45a:	d00e      	beq.n	800b47a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b45c:	4b86      	ldr	r3, [pc, #536]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b45e:	691b      	ldr	r3, [r3, #16]
 800b460:	4a85      	ldr	r2, [pc, #532]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b462:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b466:	6113      	str	r3, [r2, #16]
 800b468:	4b83      	ldr	r3, [pc, #524]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b46a:	6919      	ldr	r1, [r3, #16]
 800b46c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b470:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800b474:	4a80      	ldr	r2, [pc, #512]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b476:	430b      	orrs	r3, r1
 800b478:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b47a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b482:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800b486:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b488:	2300      	movs	r3, #0
 800b48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b48c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800b490:	460b      	mov	r3, r1
 800b492:	4313      	orrs	r3, r2
 800b494:	d009      	beq.n	800b4aa <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b496:	4b78      	ldr	r3, [pc, #480]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b49a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800b49e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4a4:	4a74      	ldr	r2, [pc, #464]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b4a6:	430b      	orrs	r3, r1
 800b4a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b4aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4b2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800b4b6:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800b4bc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800b4c0:	460b      	mov	r3, r1
 800b4c2:	4313      	orrs	r3, r2
 800b4c4:	d00a      	beq.n	800b4dc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b4c6:	4b6c      	ldr	r3, [pc, #432]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b4c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4ca:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800b4ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b4d6:	4a68      	ldr	r2, [pc, #416]	@ (800b678 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b4d8:	430b      	orrs	r3, r1
 800b4da:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800b4dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4e4:	2100      	movs	r1, #0
 800b4e6:	62b9      	str	r1, [r7, #40]	@ 0x28
 800b4e8:	f003 0301 	and.w	r3, r3, #1
 800b4ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b4ee:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800b4f2:	460b      	mov	r3, r1
 800b4f4:	4313      	orrs	r3, r2
 800b4f6:	d011      	beq.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b4fc:	3308      	adds	r3, #8
 800b4fe:	2100      	movs	r1, #0
 800b500:	4618      	mov	r0, r3
 800b502:	f001 f99d 	bl	800c840 <RCCEx_PLL2_Config>
 800b506:	4603      	mov	r3, r0
 800b508:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b50c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b510:	2b00      	cmp	r3, #0
 800b512:	d003      	beq.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b514:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b518:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800b51c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b524:	2100      	movs	r1, #0
 800b526:	6239      	str	r1, [r7, #32]
 800b528:	f003 0302 	and.w	r3, r3, #2
 800b52c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b52e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800b532:	460b      	mov	r3, r1
 800b534:	4313      	orrs	r3, r2
 800b536:	d011      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b53c:	3308      	adds	r3, #8
 800b53e:	2101      	movs	r1, #1
 800b540:	4618      	mov	r0, r3
 800b542:	f001 f97d 	bl	800c840 <RCCEx_PLL2_Config>
 800b546:	4603      	mov	r3, r0
 800b548:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b54c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b550:	2b00      	cmp	r3, #0
 800b552:	d003      	beq.n	800b55c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b554:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b558:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800b55c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b564:	2100      	movs	r1, #0
 800b566:	61b9      	str	r1, [r7, #24]
 800b568:	f003 0304 	and.w	r3, r3, #4
 800b56c:	61fb      	str	r3, [r7, #28]
 800b56e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800b572:	460b      	mov	r3, r1
 800b574:	4313      	orrs	r3, r2
 800b576:	d011      	beq.n	800b59c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b57c:	3308      	adds	r3, #8
 800b57e:	2102      	movs	r1, #2
 800b580:	4618      	mov	r0, r3
 800b582:	f001 f95d 	bl	800c840 <RCCEx_PLL2_Config>
 800b586:	4603      	mov	r3, r0
 800b588:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b58c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b590:	2b00      	cmp	r3, #0
 800b592:	d003      	beq.n	800b59c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b594:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b598:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800b59c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5a4:	2100      	movs	r1, #0
 800b5a6:	6139      	str	r1, [r7, #16]
 800b5a8:	f003 0308 	and.w	r3, r3, #8
 800b5ac:	617b      	str	r3, [r7, #20]
 800b5ae:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800b5b2:	460b      	mov	r3, r1
 800b5b4:	4313      	orrs	r3, r2
 800b5b6:	d011      	beq.n	800b5dc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b5b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5bc:	3328      	adds	r3, #40	@ 0x28
 800b5be:	2100      	movs	r1, #0
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	f001 f9ef 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b5c6:	4603      	mov	r3, r0
 800b5c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800b5cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d003      	beq.n	800b5dc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b5d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800b5dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	60b9      	str	r1, [r7, #8]
 800b5e8:	f003 0310 	and.w	r3, r3, #16
 800b5ec:	60fb      	str	r3, [r7, #12]
 800b5ee:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800b5f2:	460b      	mov	r3, r1
 800b5f4:	4313      	orrs	r3, r2
 800b5f6:	d011      	beq.n	800b61c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b5f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b5fc:	3328      	adds	r3, #40	@ 0x28
 800b5fe:	2101      	movs	r1, #1
 800b600:	4618      	mov	r0, r3
 800b602:	f001 f9cf 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b606:	4603      	mov	r3, r0
 800b608:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b60c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b610:	2b00      	cmp	r3, #0
 800b612:	d003      	beq.n	800b61c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b614:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b618:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800b61c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b624:	2100      	movs	r1, #0
 800b626:	6039      	str	r1, [r7, #0]
 800b628:	f003 0320 	and.w	r3, r3, #32
 800b62c:	607b      	str	r3, [r7, #4]
 800b62e:	e9d7 1200 	ldrd	r1, r2, [r7]
 800b632:	460b      	mov	r3, r1
 800b634:	4313      	orrs	r3, r2
 800b636:	d011      	beq.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800b63c:	3328      	adds	r3, #40	@ 0x28
 800b63e:	2102      	movs	r1, #2
 800b640:	4618      	mov	r0, r3
 800b642:	f001 f9af 	bl	800c9a4 <RCCEx_PLL3_Config>
 800b646:	4603      	mov	r3, r0
 800b648:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800b64c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b650:	2b00      	cmp	r3, #0
 800b652:	d003      	beq.n	800b65c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b654:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800b658:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800b65c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800b660:	2b00      	cmp	r3, #0
 800b662:	d101      	bne.n	800b668 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800b664:	2300      	movs	r3, #0
 800b666:	e000      	b.n	800b66a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800b668:	2301      	movs	r3, #1
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800b670:	46bd      	mov	sp, r7
 800b672:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b676:	bf00      	nop
 800b678:	58024400 	.word	0x58024400

0800b67c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800b67c:	b580      	push	{r7, lr}
 800b67e:	b090      	sub	sp, #64	@ 0x40
 800b680:	af00      	add	r7, sp, #0
 800b682:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800b686:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b68a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800b68e:	430b      	orrs	r3, r1
 800b690:	f040 8094 	bne.w	800b7bc <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800b694:	4b9b      	ldr	r3, [pc, #620]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b696:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b698:	f003 0307 	and.w	r3, r3, #7
 800b69c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b69e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6a0:	2b04      	cmp	r3, #4
 800b6a2:	f200 8087 	bhi.w	800b7b4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800b6a6:	a201      	add	r2, pc, #4	@ (adr r2, 800b6ac <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800b6a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6ac:	0800b6c1 	.word	0x0800b6c1
 800b6b0:	0800b6e9 	.word	0x0800b6e9
 800b6b4:	0800b711 	.word	0x0800b711
 800b6b8:	0800b7ad 	.word	0x0800b7ad
 800b6bc:	0800b739 	.word	0x0800b739
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b6c0:	4b90      	ldr	r3, [pc, #576]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6c2:	681b      	ldr	r3, [r3, #0]
 800b6c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b6c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b6cc:	d108      	bne.n	800b6e0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b6ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f000 ff62 	bl	800c59c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b6d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b6dc:	f000 bc93 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b6e4:	f000 bc8f 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b6e8:	4b86      	ldr	r3, [pc, #536]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b6f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b6f4:	d108      	bne.n	800b708 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b6f6:	f107 0318 	add.w	r3, r7, #24
 800b6fa:	4618      	mov	r0, r3
 800b6fc:	f000 fca6 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b700:	69bb      	ldr	r3, [r7, #24]
 800b702:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b704:	f000 bc7f 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b708:	2300      	movs	r3, #0
 800b70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b70c:	f000 bc7b 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b710:	4b7c      	ldr	r3, [pc, #496]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b718:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b71c:	d108      	bne.n	800b730 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b71e:	f107 030c 	add.w	r3, r7, #12
 800b722:	4618      	mov	r0, r3
 800b724:	f000 fde6 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b72c:	f000 bc6b 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b730:	2300      	movs	r3, #0
 800b732:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b734:	f000 bc67 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b738:	4b72      	ldr	r3, [pc, #456]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b73a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b73c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b740:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b742:	4b70      	ldr	r3, [pc, #448]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	f003 0304 	and.w	r3, r3, #4
 800b74a:	2b04      	cmp	r3, #4
 800b74c:	d10c      	bne.n	800b768 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800b74e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b750:	2b00      	cmp	r3, #0
 800b752:	d109      	bne.n	800b768 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b754:	4b6b      	ldr	r3, [pc, #428]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	08db      	lsrs	r3, r3, #3
 800b75a:	f003 0303 	and.w	r3, r3, #3
 800b75e:	4a6a      	ldr	r2, [pc, #424]	@ (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b760:	fa22 f303 	lsr.w	r3, r2, r3
 800b764:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b766:	e01f      	b.n	800b7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b768:	4b66      	ldr	r3, [pc, #408]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b770:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b774:	d106      	bne.n	800b784 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800b776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b778:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b77c:	d102      	bne.n	800b784 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b77e:	4b63      	ldr	r3, [pc, #396]	@ (800b90c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b780:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b782:	e011      	b.n	800b7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b784:	4b5f      	ldr	r3, [pc, #380]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b78c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b790:	d106      	bne.n	800b7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800b792:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b794:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b798:	d102      	bne.n	800b7a0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b79a:	4b5d      	ldr	r3, [pc, #372]	@ (800b910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b79c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b79e:	e003      	b.n	800b7a8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b7a4:	f000 bc2f 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b7a8:	f000 bc2d 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b7ac:	4b59      	ldr	r3, [pc, #356]	@ (800b914 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b7ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7b0:	f000 bc29 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b7b8:	f000 bc25 	b.w	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800b7bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7c0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800b7c4:	430b      	orrs	r3, r1
 800b7c6:	f040 80a7 	bne.w	800b918 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800b7ca:	4b4e      	ldr	r3, [pc, #312]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b7cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b7ce:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800b7d2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b7d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7d6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b7da:	d054      	beq.n	800b886 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800b7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7de:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b7e2:	f200 808b 	bhi.w	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7e8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b7ec:	f000 8083 	beq.w	800b8f6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800b7f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7f2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b7f6:	f200 8081 	bhi.w	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b7fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b7fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b800:	d02f      	beq.n	800b862 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800b802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b804:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b808:	d878      	bhi.n	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800b80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d004      	beq.n	800b81a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800b810:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b812:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b816:	d012      	beq.n	800b83e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800b818:	e070      	b.n	800b8fc <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b81a:	4b3a      	ldr	r3, [pc, #232]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b822:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b826:	d107      	bne.n	800b838 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b828:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b82c:	4618      	mov	r0, r3
 800b82e:	f000 feb5 	bl	800c59c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b834:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b836:	e3e6      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b838:	2300      	movs	r3, #0
 800b83a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b83c:	e3e3      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b83e:	4b31      	ldr	r3, [pc, #196]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b846:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b84a:	d107      	bne.n	800b85c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b84c:	f107 0318 	add.w	r3, r7, #24
 800b850:	4618      	mov	r0, r3
 800b852:	f000 fbfb 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b856:	69bb      	ldr	r3, [r7, #24]
 800b858:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b85a:	e3d4      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b85c:	2300      	movs	r3, #0
 800b85e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b860:	e3d1      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b862:	4b28      	ldr	r3, [pc, #160]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b86a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b86e:	d107      	bne.n	800b880 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b870:	f107 030c 	add.w	r3, r7, #12
 800b874:	4618      	mov	r0, r3
 800b876:	f000 fd3d 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b87e:	e3c2      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b880:	2300      	movs	r3, #0
 800b882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b884:	e3bf      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b886:	4b1f      	ldr	r3, [pc, #124]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b888:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b88a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b88e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b890:	4b1c      	ldr	r3, [pc, #112]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b892:	681b      	ldr	r3, [r3, #0]
 800b894:	f003 0304 	and.w	r3, r3, #4
 800b898:	2b04      	cmp	r3, #4
 800b89a:	d10c      	bne.n	800b8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800b89c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d109      	bne.n	800b8b6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b8a2:	4b18      	ldr	r3, [pc, #96]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	08db      	lsrs	r3, r3, #3
 800b8a8:	f003 0303 	and.w	r3, r3, #3
 800b8ac:	4a16      	ldr	r2, [pc, #88]	@ (800b908 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800b8ae:	fa22 f303 	lsr.w	r3, r2, r3
 800b8b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8b4:	e01e      	b.n	800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b8b6:	4b13      	ldr	r3, [pc, #76]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b8be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8c2:	d106      	bne.n	800b8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800b8c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b8ca:	d102      	bne.n	800b8d2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800b8cc:	4b0f      	ldr	r3, [pc, #60]	@ (800b90c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800b8ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8d0:	e010      	b.n	800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b8d2:	4b0c      	ldr	r3, [pc, #48]	@ (800b904 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800b8d4:	681b      	ldr	r3, [r3, #0]
 800b8d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b8da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b8de:	d106      	bne.n	800b8ee <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800b8e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b8e6:	d102      	bne.n	800b8ee <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800b8e8:	4b09      	ldr	r3, [pc, #36]	@ (800b910 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800b8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b8ec:	e002      	b.n	800b8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800b8f2:	e388      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b8f4:	e387      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800b8f6:	4b07      	ldr	r3, [pc, #28]	@ (800b914 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800b8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b8fa:	e384      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b900:	e381      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b902:	bf00      	nop
 800b904:	58024400 	.word	0x58024400
 800b908:	03d09000 	.word	0x03d09000
 800b90c:	003d0900 	.word	0x003d0900
 800b910:	02625a00 	.word	0x02625a00
 800b914:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800b918:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b91c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800b920:	430b      	orrs	r3, r1
 800b922:	f040 809c 	bne.w	800ba5e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800b926:	4b9e      	ldr	r3, [pc, #632]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b92a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800b92e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800b930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b932:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b936:	d054      	beq.n	800b9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800b938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b93a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b93e:	f200 808b 	bhi.w	800ba58 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b944:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b948:	f000 8083 	beq.w	800ba52 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800b94c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b94e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b952:	f200 8081 	bhi.w	800ba58 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b958:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b95c:	d02f      	beq.n	800b9be <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800b95e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b960:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b964:	d878      	bhi.n	800ba58 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800b966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d004      	beq.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800b96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b96e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b972:	d012      	beq.n	800b99a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800b974:	e070      	b.n	800ba58 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b976:	4b8a      	ldr	r3, [pc, #552]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b97e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b982:	d107      	bne.n	800b994 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b984:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b988:	4618      	mov	r0, r3
 800b98a:	f000 fe07 	bl	800c59c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b98e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b990:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b992:	e338      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b994:	2300      	movs	r3, #0
 800b996:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b998:	e335      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b99a:	4b81      	ldr	r3, [pc, #516]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b9a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b9a6:	d107      	bne.n	800b9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9a8:	f107 0318 	add.w	r3, r7, #24
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f000 fb4d 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800b9b2:	69bb      	ldr	r3, [r7, #24]
 800b9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9b6:	e326      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9bc:	e323      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b9be:	4b78      	ldr	r3, [pc, #480]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b9c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b9ca:	d107      	bne.n	800b9dc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9cc:	f107 030c 	add.w	r3, r7, #12
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f000 fc8f 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b9da:	e314      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b9dc:	2300      	movs	r3, #0
 800b9de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b9e0:	e311      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b9e2:	4b6f      	ldr	r3, [pc, #444]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9e6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b9ea:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b9ec:	4b6c      	ldr	r3, [pc, #432]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	f003 0304 	and.w	r3, r3, #4
 800b9f4:	2b04      	cmp	r3, #4
 800b9f6:	d10c      	bne.n	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800b9f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d109      	bne.n	800ba12 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b9fe:	4b68      	ldr	r3, [pc, #416]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	08db      	lsrs	r3, r3, #3
 800ba04:	f003 0303 	and.w	r3, r3, #3
 800ba08:	4a66      	ldr	r2, [pc, #408]	@ (800bba4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ba0a:	fa22 f303 	lsr.w	r3, r2, r3
 800ba0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba10:	e01e      	b.n	800ba50 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ba12:	4b63      	ldr	r3, [pc, #396]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba14:	681b      	ldr	r3, [r3, #0]
 800ba16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ba1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ba1e:	d106      	bne.n	800ba2e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800ba20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ba26:	d102      	bne.n	800ba2e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ba28:	4b5f      	ldr	r3, [pc, #380]	@ (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ba2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba2c:	e010      	b.n	800ba50 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba2e:	4b5c      	ldr	r3, [pc, #368]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba3a:	d106      	bne.n	800ba4a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ba3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ba42:	d102      	bne.n	800ba4a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ba44:	4b59      	ldr	r3, [pc, #356]	@ (800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ba46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba48:	e002      	b.n	800ba50 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ba4e:	e2da      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ba50:	e2d9      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ba52:	4b57      	ldr	r3, [pc, #348]	@ (800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ba54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba56:	e2d6      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba5c:	e2d3      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ba5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ba62:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ba66:	430b      	orrs	r3, r1
 800ba68:	f040 80a7 	bne.w	800bbba <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800ba6c:	4b4c      	ldr	r3, [pc, #304]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ba6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba70:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800ba74:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800ba76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba7c:	d055      	beq.n	800bb2a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800ba7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba80:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba84:	f200 8096 	bhi.w	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ba8e:	f000 8084 	beq.w	800bb9a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800ba92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba94:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ba98:	f200 808c 	bhi.w	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ba9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ba9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800baa2:	d030      	beq.n	800bb06 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800baa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800baa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800baaa:	f200 8083 	bhi.w	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800baae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d004      	beq.n	800babe <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800bab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800baba:	d012      	beq.n	800bae2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800babc:	e07a      	b.n	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800babe:	4b38      	ldr	r3, [pc, #224]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bac6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800baca:	d107      	bne.n	800badc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bacc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bad0:	4618      	mov	r0, r3
 800bad2:	f000 fd63 	bl	800c59c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bada:	e294      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800badc:	2300      	movs	r3, #0
 800bade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bae0:	e291      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bae2:	4b2f      	ldr	r3, [pc, #188]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800baea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800baee:	d107      	bne.n	800bb00 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800baf0:	f107 0318 	add.w	r3, r7, #24
 800baf4:	4618      	mov	r0, r3
 800baf6:	f000 faa9 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bafa:	69bb      	ldr	r3, [r7, #24]
 800bafc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bafe:	e282      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb00:	2300      	movs	r3, #0
 800bb02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb04:	e27f      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bb06:	4b26      	ldr	r3, [pc, #152]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb12:	d107      	bne.n	800bb24 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bb14:	f107 030c 	add.w	r3, r7, #12
 800bb18:	4618      	mov	r0, r3
 800bb1a:	f000 fbeb 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bb22:	e270      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bb24:	2300      	movs	r3, #0
 800bb26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb28:	e26d      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bb2a:	4b1d      	ldr	r3, [pc, #116]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb2e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bb32:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bb34:	4b1a      	ldr	r3, [pc, #104]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f003 0304 	and.w	r3, r3, #4
 800bb3c:	2b04      	cmp	r3, #4
 800bb3e:	d10c      	bne.n	800bb5a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800bb40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d109      	bne.n	800bb5a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bb46:	4b16      	ldr	r3, [pc, #88]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	08db      	lsrs	r3, r3, #3
 800bb4c:	f003 0303 	and.w	r3, r3, #3
 800bb50:	4a14      	ldr	r2, [pc, #80]	@ (800bba4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bb52:	fa22 f303 	lsr.w	r3, r2, r3
 800bb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb58:	e01e      	b.n	800bb98 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bb5a:	4b11      	ldr	r3, [pc, #68]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bb62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bb66:	d106      	bne.n	800bb76 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800bb68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bb6e:	d102      	bne.n	800bb76 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bb70:	4b0d      	ldr	r3, [pc, #52]	@ (800bba8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bb72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb74:	e010      	b.n	800bb98 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bb76:	4b0a      	ldr	r3, [pc, #40]	@ (800bba0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb7e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb82:	d106      	bne.n	800bb92 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800bb84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bb86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb8a:	d102      	bne.n	800bb92 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bb8c:	4b07      	ldr	r3, [pc, #28]	@ (800bbac <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bb8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bb90:	e002      	b.n	800bb98 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bb92:	2300      	movs	r3, #0
 800bb94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bb96:	e236      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bb98:	e235      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bb9a:	4b05      	ldr	r3, [pc, #20]	@ (800bbb0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bb9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bb9e:	e232      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bba0:	58024400 	.word	0x58024400
 800bba4:	03d09000 	.word	0x03d09000
 800bba8:	003d0900 	.word	0x003d0900
 800bbac:	02625a00 	.word	0x02625a00
 800bbb0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bbb8:	e225      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800bbba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbbe:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800bbc2:	430b      	orrs	r3, r1
 800bbc4:	f040 8085 	bne.w	800bcd2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800bbc8:	4b9c      	ldr	r3, [pc, #624]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bbca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bbcc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800bbd0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800bbd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbd4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bbd8:	d06b      	beq.n	800bcb2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800bbda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bbe0:	d874      	bhi.n	800bccc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbe4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bbe8:	d056      	beq.n	800bc98 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800bbea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bbf0:	d86c      	bhi.n	800bccc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbf4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bbf8:	d03b      	beq.n	800bc72 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800bbfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bbfc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bc00:	d864      	bhi.n	800bccc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bc02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc04:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc08:	d021      	beq.n	800bc4e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800bc0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc10:	d85c      	bhi.n	800bccc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800bc12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d004      	beq.n	800bc22 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800bc18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc1e:	d004      	beq.n	800bc2a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800bc20:	e054      	b.n	800bccc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800bc22:	f7fe fb1d 	bl	800a260 <HAL_RCC_GetPCLK1Freq>
 800bc26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc28:	e1ed      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc2a:	4b84      	ldr	r3, [pc, #528]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc36:	d107      	bne.n	800bc48 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc38:	f107 0318 	add.w	r3, r7, #24
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f000 fa05 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bc42:	69fb      	ldr	r3, [r7, #28]
 800bc44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc46:	e1de      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc4c:	e1db      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc4e:	4b7b      	ldr	r3, [pc, #492]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc5a:	d107      	bne.n	800bc6c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc5c:	f107 030c 	add.w	r3, r7, #12
 800bc60:	4618      	mov	r0, r3
 800bc62:	f000 fb47 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc6a:	e1cc      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc70:	e1c9      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bc72:	4b72      	ldr	r3, [pc, #456]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f003 0304 	and.w	r3, r3, #4
 800bc7a:	2b04      	cmp	r3, #4
 800bc7c:	d109      	bne.n	800bc92 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc7e:	4b6f      	ldr	r3, [pc, #444]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	08db      	lsrs	r3, r3, #3
 800bc84:	f003 0303 	and.w	r3, r3, #3
 800bc88:	4a6d      	ldr	r2, [pc, #436]	@ (800be40 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bc8a:	fa22 f303 	lsr.w	r3, r2, r3
 800bc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc90:	e1b9      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc92:	2300      	movs	r3, #0
 800bc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc96:	e1b6      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bc98:	4b68      	ldr	r3, [pc, #416]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bca0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bca4:	d102      	bne.n	800bcac <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800bca6:	4b67      	ldr	r3, [pc, #412]	@ (800be44 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcaa:	e1ac      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcac:	2300      	movs	r3, #0
 800bcae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcb0:	e1a9      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bcb2:	4b62      	ldr	r3, [pc, #392]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bcba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcbe:	d102      	bne.n	800bcc6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800bcc0:	4b61      	ldr	r3, [pc, #388]	@ (800be48 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bcc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bcc4:	e19f      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcca:	e19c      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bccc:	2300      	movs	r3, #0
 800bcce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd0:	e199      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800bcd2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcd6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800bcda:	430b      	orrs	r3, r1
 800bcdc:	d173      	bne.n	800bdc6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800bcde:	4b57      	ldr	r3, [pc, #348]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bce2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800bce6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcee:	d02f      	beq.n	800bd50 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800bcf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcf6:	d863      	bhi.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800bcf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d004      	beq.n	800bd08 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800bcfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd00:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd04:	d012      	beq.n	800bd2c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800bd06:	e05b      	b.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bd08:	4b4c      	ldr	r3, [pc, #304]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bd10:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd14:	d107      	bne.n	800bd26 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd16:	f107 0318 	add.w	r3, r7, #24
 800bd1a:	4618      	mov	r0, r3
 800bd1c:	f000 f996 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bd20:	69bb      	ldr	r3, [r7, #24]
 800bd22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd24:	e16f      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd26:	2300      	movs	r3, #0
 800bd28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd2a:	e16c      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bd2c:	4b43      	ldr	r3, [pc, #268]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd38:	d107      	bne.n	800bd4a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bd3a:	f107 030c 	add.w	r3, r7, #12
 800bd3e:	4618      	mov	r0, r3
 800bd40:	f000 fad8 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd48:	e15d      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bd4e:	e15a      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd50:	4b3a      	ldr	r3, [pc, #232]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bd54:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bd58:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd5a:	4b38      	ldr	r3, [pc, #224]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f003 0304 	and.w	r3, r3, #4
 800bd62:	2b04      	cmp	r3, #4
 800bd64:	d10c      	bne.n	800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800bd66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d109      	bne.n	800bd80 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bd6c:	4b33      	ldr	r3, [pc, #204]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	08db      	lsrs	r3, r3, #3
 800bd72:	f003 0303 	and.w	r3, r3, #3
 800bd76:	4a32      	ldr	r2, [pc, #200]	@ (800be40 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800bd78:	fa22 f303 	lsr.w	r3, r2, r3
 800bd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd7e:	e01e      	b.n	800bdbe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd80:	4b2e      	ldr	r3, [pc, #184]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bd8c:	d106      	bne.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800bd8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd94:	d102      	bne.n	800bd9c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bd96:	4b2b      	ldr	r3, [pc, #172]	@ (800be44 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800bd98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bd9a:	e010      	b.n	800bdbe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd9c:	4b27      	ldr	r3, [pc, #156]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bda4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bda8:	d106      	bne.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800bdaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bdac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bdb0:	d102      	bne.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bdb2:	4b25      	ldr	r3, [pc, #148]	@ (800be48 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800bdb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800bdb6:	e002      	b.n	800bdbe <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800bdbc:	e123      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bdbe:	e122      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bdc4:	e11f      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800bdc6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bdca:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800bdce:	430b      	orrs	r3, r1
 800bdd0:	d13c      	bne.n	800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800bdd2:	4b1a      	ldr	r3, [pc, #104]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bdda:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d004      	beq.n	800bdec <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800bde2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bde4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bde8:	d012      	beq.n	800be10 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800bdea:	e023      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bdec:	4b13      	ldr	r3, [pc, #76]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800bdee:	681b      	ldr	r3, [r3, #0]
 800bdf0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdf4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bdf8:	d107      	bne.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bdfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bdfe:	4618      	mov	r0, r3
 800be00:	f000 fbcc 	bl	800c59c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800be04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be08:	e0fd      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be0a:	2300      	movs	r3, #0
 800be0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be0e:	e0fa      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800be10:	4b0a      	ldr	r3, [pc, #40]	@ (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800be1c:	d107      	bne.n	800be2e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be1e:	f107 0318 	add.w	r3, r7, #24
 800be22:	4618      	mov	r0, r3
 800be24:	f000 f912 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800be28:	6a3b      	ldr	r3, [r7, #32]
 800be2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800be2c:	e0eb      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800be2e:	2300      	movs	r3, #0
 800be30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be32:	e0e8      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800be34:	2300      	movs	r3, #0
 800be36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be38:	e0e5      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800be3a:	bf00      	nop
 800be3c:	58024400 	.word	0x58024400
 800be40:	03d09000 	.word	0x03d09000
 800be44:	003d0900 	.word	0x003d0900
 800be48:	02625a00 	.word	0x02625a00
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800be4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be50:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800be54:	430b      	orrs	r3, r1
 800be56:	f040 8085 	bne.w	800bf64 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800be5a:	4b6d      	ldr	r3, [pc, #436]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800be5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800be5e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800be62:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800be64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be6a:	d06b      	beq.n	800bf44 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800be6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be72:	d874      	bhi.n	800bf5e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be7a:	d056      	beq.n	800bf2a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800be7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be82:	d86c      	bhi.n	800bf5e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be86:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be8a:	d03b      	beq.n	800bf04 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800be8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be8e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800be92:	d864      	bhi.n	800bf5e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800be94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be9a:	d021      	beq.n	800bee0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800be9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bea2:	d85c      	bhi.n	800bf5e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800bea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d004      	beq.n	800beb4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800beaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800beac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800beb0:	d004      	beq.n	800bebc <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800beb2:	e054      	b.n	800bf5e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800beb4:	f000 f8b4 	bl	800c020 <HAL_RCCEx_GetD3PCLK1Freq>
 800beb8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800beba:	e0a4      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bebc:	4b54      	ldr	r3, [pc, #336]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bec4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bec8:	d107      	bne.n	800beda <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800beca:	f107 0318 	add.w	r3, r7, #24
 800bece:	4618      	mov	r0, r3
 800bed0:	f000 f8bc 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bed4:	69fb      	ldr	r3, [r7, #28]
 800bed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bed8:	e095      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800beda:	2300      	movs	r3, #0
 800bedc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bede:	e092      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bee0:	4b4b      	ldr	r3, [pc, #300]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bee8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800beec:	d107      	bne.n	800befe <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800beee:	f107 030c 	add.w	r3, r7, #12
 800bef2:	4618      	mov	r0, r3
 800bef4:	f000 f9fe 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800befc:	e083      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800befe:	2300      	movs	r3, #0
 800bf00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf02:	e080      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800bf04:	4b42      	ldr	r3, [pc, #264]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	f003 0304 	and.w	r3, r3, #4
 800bf0c:	2b04      	cmp	r3, #4
 800bf0e:	d109      	bne.n	800bf24 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf10:	4b3f      	ldr	r3, [pc, #252]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	08db      	lsrs	r3, r3, #3
 800bf16:	f003 0303 	and.w	r3, r3, #3
 800bf1a:	4a3e      	ldr	r2, [pc, #248]	@ (800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800bf1c:	fa22 f303 	lsr.w	r3, r2, r3
 800bf20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf22:	e070      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf24:	2300      	movs	r3, #0
 800bf26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf28:	e06d      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800bf2a:	4b39      	ldr	r3, [pc, #228]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf32:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bf36:	d102      	bne.n	800bf3e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800bf38:	4b37      	ldr	r3, [pc, #220]	@ (800c018 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800bf3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf3c:	e063      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf42:	e060      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf44:	4b32      	ldr	r3, [pc, #200]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bf4c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bf50:	d102      	bne.n	800bf58 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800bf52:	4b32      	ldr	r3, [pc, #200]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bf54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf56:	e056      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf58:	2300      	movs	r3, #0
 800bf5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf5c:	e053      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800bf5e:	2300      	movs	r3, #0
 800bf60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bf62:	e050      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800bf64:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf68:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800bf6c:	430b      	orrs	r3, r1
 800bf6e:	d148      	bne.n	800c002 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800bf70:	4b27      	ldr	r3, [pc, #156]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bf74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800bf78:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800bf7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf80:	d02a      	beq.n	800bfd8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800bf82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bf88:	d838      	bhi.n	800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800bf8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d004      	beq.n	800bf9a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800bf90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bf96:	d00d      	beq.n	800bfb4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800bf98:	e030      	b.n	800bffc <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800bf9a:	4b1d      	ldr	r3, [pc, #116]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bfa2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bfa6:	d102      	bne.n	800bfae <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800bfa8:	4b1c      	ldr	r3, [pc, #112]	@ (800c01c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800bfaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfac:	e02b      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfae:	2300      	movs	r3, #0
 800bfb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfb2:	e028      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bfb4:	4b16      	ldr	r3, [pc, #88]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bfbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800bfc0:	d107      	bne.n	800bfd2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bfc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	f000 fae8 	bl	800c59c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bfcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bfd0:	e019      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bfd6:	e016      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bfd8:	4b0d      	ldr	r3, [pc, #52]	@ (800c010 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfe0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bfe4:	d107      	bne.n	800bff6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bfe6:	f107 0318 	add.w	r3, r7, #24
 800bfea:	4618      	mov	r0, r3
 800bfec:	f000 f82e 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bff0:	69fb      	ldr	r3, [r7, #28]
 800bff2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bff4:	e007      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bff6:	2300      	movs	r3, #0
 800bff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bffa:	e004      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bffc:	2300      	movs	r3, #0
 800bffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c000:	e001      	b.n	800c006 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800c002:	2300      	movs	r3, #0
 800c004:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800c006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3740      	adds	r7, #64	@ 0x40
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}
 800c010:	58024400 	.word	0x58024400
 800c014:	03d09000 	.word	0x03d09000
 800c018:	003d0900 	.word	0x003d0900
 800c01c:	02625a00 	.word	0x02625a00

0800c020 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c024:	f7fe f8ec 	bl	800a200 <HAL_RCC_GetHCLKFreq>
 800c028:	4602      	mov	r2, r0
 800c02a:	4b06      	ldr	r3, [pc, #24]	@ (800c044 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c02c:	6a1b      	ldr	r3, [r3, #32]
 800c02e:	091b      	lsrs	r3, r3, #4
 800c030:	f003 0307 	and.w	r3, r3, #7
 800c034:	4904      	ldr	r1, [pc, #16]	@ (800c048 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c036:	5ccb      	ldrb	r3, [r1, r3]
 800c038:	f003 031f 	and.w	r3, r3, #31
 800c03c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c040:	4618      	mov	r0, r3
 800c042:	bd80      	pop	{r7, pc}
 800c044:	58024400 	.word	0x58024400
 800c048:	0801d0a0 	.word	0x0801d0a0

0800c04c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b089      	sub	sp, #36	@ 0x24
 800c050:	af00      	add	r7, sp, #0
 800c052:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c054:	4ba1      	ldr	r3, [pc, #644]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c058:	f003 0303 	and.w	r3, r3, #3
 800c05c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c05e:	4b9f      	ldr	r3, [pc, #636]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c062:	0b1b      	lsrs	r3, r3, #12
 800c064:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c068:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c06a:	4b9c      	ldr	r3, [pc, #624]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c06c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c06e:	091b      	lsrs	r3, r3, #4
 800c070:	f003 0301 	and.w	r3, r3, #1
 800c074:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c076:	4b99      	ldr	r3, [pc, #612]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c078:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c07a:	08db      	lsrs	r3, r3, #3
 800c07c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c080:	693a      	ldr	r2, [r7, #16]
 800c082:	fb02 f303 	mul.w	r3, r2, r3
 800c086:	ee07 3a90 	vmov	s15, r3
 800c08a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c08e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c092:	697b      	ldr	r3, [r7, #20]
 800c094:	2b00      	cmp	r3, #0
 800c096:	f000 8111 	beq.w	800c2bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c09a:	69bb      	ldr	r3, [r7, #24]
 800c09c:	2b02      	cmp	r3, #2
 800c09e:	f000 8083 	beq.w	800c1a8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	2b02      	cmp	r3, #2
 800c0a6:	f200 80a1 	bhi.w	800c1ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c0aa:	69bb      	ldr	r3, [r7, #24]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d003      	beq.n	800c0b8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c0b0:	69bb      	ldr	r3, [r7, #24]
 800c0b2:	2b01      	cmp	r3, #1
 800c0b4:	d056      	beq.n	800c164 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c0b6:	e099      	b.n	800c1ec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c0b8:	4b88      	ldr	r3, [pc, #544]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	f003 0320 	and.w	r3, r3, #32
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d02d      	beq.n	800c120 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c0c4:	4b85      	ldr	r3, [pc, #532]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	08db      	lsrs	r3, r3, #3
 800c0ca:	f003 0303 	and.w	r3, r3, #3
 800c0ce:	4a84      	ldr	r2, [pc, #528]	@ (800c2e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c0d0:	fa22 f303 	lsr.w	r3, r2, r3
 800c0d4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	ee07 3a90 	vmov	s15, r3
 800c0dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0e0:	697b      	ldr	r3, [r7, #20]
 800c0e2:	ee07 3a90 	vmov	s15, r3
 800c0e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c0ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c0ee:	4b7b      	ldr	r3, [pc, #492]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c0f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c0f6:	ee07 3a90 	vmov	s15, r3
 800c0fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c0fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800c102:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c10a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c10e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c11a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c11e:	e087      	b.n	800c230 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	ee07 3a90 	vmov	s15, r3
 800c126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c12a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c2e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c12e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c132:	4b6a      	ldr	r3, [pc, #424]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c13a:	ee07 3a90 	vmov	s15, r3
 800c13e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c142:	ed97 6a03 	vldr	s12, [r7, #12]
 800c146:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c14a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c14e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c152:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c15a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c15e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c162:	e065      	b.n	800c230 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c164:	697b      	ldr	r3, [r7, #20]
 800c166:	ee07 3a90 	vmov	s15, r3
 800c16a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c16e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c2ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c176:	4b59      	ldr	r3, [pc, #356]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c17a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c17e:	ee07 3a90 	vmov	s15, r3
 800c182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c186:	ed97 6a03 	vldr	s12, [r7, #12]
 800c18a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c18e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c196:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c19a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c19e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c1a6:	e043      	b.n	800c230 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	ee07 3a90 	vmov	s15, r3
 800c1ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1b2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c2f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c1b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1ba:	4b48      	ldr	r3, [pc, #288]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c1bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1c2:	ee07 3a90 	vmov	s15, r3
 800c1c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c1ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800c1ce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c1d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c1d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c1da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c1e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c1e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c1ea:	e021      	b.n	800c230 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c1ec:	697b      	ldr	r3, [r7, #20]
 800c1ee:	ee07 3a90 	vmov	s15, r3
 800c1f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1f6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c2ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c1fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c1fe:	4b37      	ldr	r3, [pc, #220]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c200:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c202:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c206:	ee07 3a90 	vmov	s15, r3
 800c20a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c20e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c212:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c2e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c216:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c21a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c21e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c222:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c22a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c22e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c230:	4b2a      	ldr	r3, [pc, #168]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c234:	0a5b      	lsrs	r3, r3, #9
 800c236:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c23a:	ee07 3a90 	vmov	s15, r3
 800c23e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c242:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c246:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c24a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c24e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c252:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c256:	ee17 2a90 	vmov	r2, s15
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c25e:	4b1f      	ldr	r3, [pc, #124]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c262:	0c1b      	lsrs	r3, r3, #16
 800c264:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c268:	ee07 3a90 	vmov	s15, r3
 800c26c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c270:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c274:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c278:	edd7 6a07 	vldr	s13, [r7, #28]
 800c27c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c280:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c284:	ee17 2a90 	vmov	r2, s15
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c28c:	4b13      	ldr	r3, [pc, #76]	@ (800c2dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c290:	0e1b      	lsrs	r3, r3, #24
 800c292:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c296:	ee07 3a90 	vmov	s15, r3
 800c29a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c29e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c2a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c2a6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c2aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c2ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2b2:	ee17 2a90 	vmov	r2, s15
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c2ba:	e008      	b.n	800c2ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	2200      	movs	r2, #0
 800c2c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	609a      	str	r2, [r3, #8]
}
 800c2ce:	bf00      	nop
 800c2d0:	3724      	adds	r7, #36	@ 0x24
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d8:	4770      	bx	lr
 800c2da:	bf00      	nop
 800c2dc:	58024400 	.word	0x58024400
 800c2e0:	03d09000 	.word	0x03d09000
 800c2e4:	46000000 	.word	0x46000000
 800c2e8:	4c742400 	.word	0x4c742400
 800c2ec:	4a742400 	.word	0x4a742400
 800c2f0:	4c189680 	.word	0x4c189680

0800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b089      	sub	sp, #36	@ 0x24
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c2fc:	4ba1      	ldr	r3, [pc, #644]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c2fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c300:	f003 0303 	and.w	r3, r3, #3
 800c304:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c306:	4b9f      	ldr	r3, [pc, #636]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c30a:	0d1b      	lsrs	r3, r3, #20
 800c30c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c310:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c312:	4b9c      	ldr	r3, [pc, #624]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c316:	0a1b      	lsrs	r3, r3, #8
 800c318:	f003 0301 	and.w	r3, r3, #1
 800c31c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c31e:	4b99      	ldr	r3, [pc, #612]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c322:	08db      	lsrs	r3, r3, #3
 800c324:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c328:	693a      	ldr	r2, [r7, #16]
 800c32a:	fb02 f303 	mul.w	r3, r2, r3
 800c32e:	ee07 3a90 	vmov	s15, r3
 800c332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c336:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	f000 8111 	beq.w	800c564 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c342:	69bb      	ldr	r3, [r7, #24]
 800c344:	2b02      	cmp	r3, #2
 800c346:	f000 8083 	beq.w	800c450 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c34a:	69bb      	ldr	r3, [r7, #24]
 800c34c:	2b02      	cmp	r3, #2
 800c34e:	f200 80a1 	bhi.w	800c494 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c352:	69bb      	ldr	r3, [r7, #24]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d003      	beq.n	800c360 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c358:	69bb      	ldr	r3, [r7, #24]
 800c35a:	2b01      	cmp	r3, #1
 800c35c:	d056      	beq.n	800c40c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c35e:	e099      	b.n	800c494 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c360:	4b88      	ldr	r3, [pc, #544]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	f003 0320 	and.w	r3, r3, #32
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d02d      	beq.n	800c3c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c36c:	4b85      	ldr	r3, [pc, #532]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	08db      	lsrs	r3, r3, #3
 800c372:	f003 0303 	and.w	r3, r3, #3
 800c376:	4a84      	ldr	r2, [pc, #528]	@ (800c588 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c378:	fa22 f303 	lsr.w	r3, r2, r3
 800c37c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	ee07 3a90 	vmov	s15, r3
 800c384:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c388:	697b      	ldr	r3, [r7, #20]
 800c38a:	ee07 3a90 	vmov	s15, r3
 800c38e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c392:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c396:	4b7b      	ldr	r3, [pc, #492]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c39a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c39e:	ee07 3a90 	vmov	s15, r3
 800c3a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800c58c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c3ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c3b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c3be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c3c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c3c6:	e087      	b.n	800c4d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c3c8:	697b      	ldr	r3, [r7, #20]
 800c3ca:	ee07 3a90 	vmov	s15, r3
 800c3ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c3d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800c590 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c3d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c3da:	4b6a      	ldr	r3, [pc, #424]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c3dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c3de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3e2:	ee07 3a90 	vmov	s15, r3
 800c3e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c3ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800c3ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800c58c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c3f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c3f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c3fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c3fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c402:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c406:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c40a:	e065      	b.n	800c4d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c40c:	697b      	ldr	r3, [r7, #20]
 800c40e:	ee07 3a90 	vmov	s15, r3
 800c412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c416:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800c594 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c41a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c41e:	4b59      	ldr	r3, [pc, #356]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c422:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c426:	ee07 3a90 	vmov	s15, r3
 800c42a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c42e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c432:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800c58c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c436:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c43a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c43e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c442:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c446:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c44a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c44e:	e043      	b.n	800c4d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	ee07 3a90 	vmov	s15, r3
 800c456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c45a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800c598 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c45e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c462:	4b48      	ldr	r3, [pc, #288]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c466:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c46a:	ee07 3a90 	vmov	s15, r3
 800c46e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c472:	ed97 6a03 	vldr	s12, [r7, #12]
 800c476:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800c58c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c47a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c47e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c482:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c486:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c48a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c48e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c492:	e021      	b.n	800c4d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	ee07 3a90 	vmov	s15, r3
 800c49a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c49e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800c594 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c4a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c4a6:	4b37      	ldr	r3, [pc, #220]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4ae:	ee07 3a90 	vmov	s15, r3
 800c4b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c4b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c4ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800c58c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c4be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c4c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c4c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c4ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c4ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c4d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c4d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c4d8:	4b2a      	ldr	r3, [pc, #168]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c4da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4dc:	0a5b      	lsrs	r3, r3, #9
 800c4de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c4e2:	ee07 3a90 	vmov	s15, r3
 800c4e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c4ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c4f2:	edd7 6a07 	vldr	s13, [r7, #28]
 800c4f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c4fe:	ee17 2a90 	vmov	r2, s15
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c506:	4b1f      	ldr	r3, [pc, #124]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c50a:	0c1b      	lsrs	r3, r3, #16
 800c50c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c510:	ee07 3a90 	vmov	s15, r3
 800c514:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c518:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c51c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c520:	edd7 6a07 	vldr	s13, [r7, #28]
 800c524:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c528:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c52c:	ee17 2a90 	vmov	r2, s15
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c534:	4b13      	ldr	r3, [pc, #76]	@ (800c584 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c538:	0e1b      	lsrs	r3, r3, #24
 800c53a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c53e:	ee07 3a90 	vmov	s15, r3
 800c542:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c546:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c54a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c54e:	edd7 6a07 	vldr	s13, [r7, #28]
 800c552:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c55a:	ee17 2a90 	vmov	r2, s15
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800c562:	e008      	b.n	800c576 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2200      	movs	r2, #0
 800c568:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2200      	movs	r2, #0
 800c56e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2200      	movs	r2, #0
 800c574:	609a      	str	r2, [r3, #8]
}
 800c576:	bf00      	nop
 800c578:	3724      	adds	r7, #36	@ 0x24
 800c57a:	46bd      	mov	sp, r7
 800c57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c580:	4770      	bx	lr
 800c582:	bf00      	nop
 800c584:	58024400 	.word	0x58024400
 800c588:	03d09000 	.word	0x03d09000
 800c58c:	46000000 	.word	0x46000000
 800c590:	4c742400 	.word	0x4c742400
 800c594:	4a742400 	.word	0x4a742400
 800c598:	4c189680 	.word	0x4c189680

0800c59c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800c59c:	b480      	push	{r7}
 800c59e:	b089      	sub	sp, #36	@ 0x24
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c5a4:	4ba0      	ldr	r3, [pc, #640]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5a8:	f003 0303 	and.w	r3, r3, #3
 800c5ac:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c5ae:	4b9e      	ldr	r3, [pc, #632]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5b2:	091b      	lsrs	r3, r3, #4
 800c5b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5b8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c5ba:	4b9b      	ldr	r3, [pc, #620]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5be:	f003 0301 	and.w	r3, r3, #1
 800c5c2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c5c4:	4b98      	ldr	r3, [pc, #608]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c5c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5c8:	08db      	lsrs	r3, r3, #3
 800c5ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c5ce:	693a      	ldr	r2, [r7, #16]
 800c5d0:	fb02 f303 	mul.w	r3, r2, r3
 800c5d4:	ee07 3a90 	vmov	s15, r3
 800c5d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5dc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	f000 8111 	beq.w	800c80a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800c5e8:	69bb      	ldr	r3, [r7, #24]
 800c5ea:	2b02      	cmp	r3, #2
 800c5ec:	f000 8083 	beq.w	800c6f6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800c5f0:	69bb      	ldr	r3, [r7, #24]
 800c5f2:	2b02      	cmp	r3, #2
 800c5f4:	f200 80a1 	bhi.w	800c73a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800c5f8:	69bb      	ldr	r3, [r7, #24]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d003      	beq.n	800c606 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800c5fe:	69bb      	ldr	r3, [r7, #24]
 800c600:	2b01      	cmp	r3, #1
 800c602:	d056      	beq.n	800c6b2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800c604:	e099      	b.n	800c73a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c606:	4b88      	ldr	r3, [pc, #544]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	f003 0320 	and.w	r3, r3, #32
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d02d      	beq.n	800c66e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c612:	4b85      	ldr	r3, [pc, #532]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	08db      	lsrs	r3, r3, #3
 800c618:	f003 0303 	and.w	r3, r3, #3
 800c61c:	4a83      	ldr	r2, [pc, #524]	@ (800c82c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800c61e:	fa22 f303 	lsr.w	r3, r2, r3
 800c622:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c624:	68bb      	ldr	r3, [r7, #8]
 800c626:	ee07 3a90 	vmov	s15, r3
 800c62a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	ee07 3a90 	vmov	s15, r3
 800c634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c638:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c63c:	4b7a      	ldr	r3, [pc, #488]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c63e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c640:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c644:	ee07 3a90 	vmov	s15, r3
 800c648:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c64c:	ed97 6a03 	vldr	s12, [r7, #12]
 800c650:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800c830 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c654:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c658:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c65c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c660:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c664:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c668:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c66c:	e087      	b.n	800c77e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	ee07 3a90 	vmov	s15, r3
 800c674:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c678:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800c834 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c67c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c680:	4b69      	ldr	r3, [pc, #420]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c688:	ee07 3a90 	vmov	s15, r3
 800c68c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c690:	ed97 6a03 	vldr	s12, [r7, #12]
 800c694:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800c830 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c698:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c69c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6b0:	e065      	b.n	800c77e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	ee07 3a90 	vmov	s15, r3
 800c6b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6bc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800c838 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800c6c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6c4:	4b58      	ldr	r3, [pc, #352]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c6c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c6c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6cc:	ee07 3a90 	vmov	s15, r3
 800c6d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6d4:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6d8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800c830 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c6dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c6e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6f4:	e043      	b.n	800c77e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c6f6:	697b      	ldr	r3, [r7, #20]
 800c6f8:	ee07 3a90 	vmov	s15, r3
 800c6fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c700:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800c83c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800c704:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c708:	4b47      	ldr	r3, [pc, #284]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c70a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c70c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c710:	ee07 3a90 	vmov	s15, r3
 800c714:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c718:	ed97 6a03 	vldr	s12, [r7, #12]
 800c71c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800c830 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c720:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c724:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c728:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c72c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c730:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c734:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c738:	e021      	b.n	800c77e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c73a:	697b      	ldr	r3, [r7, #20]
 800c73c:	ee07 3a90 	vmov	s15, r3
 800c740:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c744:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800c834 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800c748:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c74c:	4b36      	ldr	r3, [pc, #216]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c74e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c754:	ee07 3a90 	vmov	s15, r3
 800c758:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c75c:	ed97 6a03 	vldr	s12, [r7, #12]
 800c760:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c830 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800c764:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c768:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c76c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c770:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c774:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c778:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c77c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c77e:	4b2a      	ldr	r3, [pc, #168]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c782:	0a5b      	lsrs	r3, r3, #9
 800c784:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c788:	ee07 3a90 	vmov	s15, r3
 800c78c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c790:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c794:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c798:	edd7 6a07 	vldr	s13, [r7, #28]
 800c79c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7a4:	ee17 2a90 	vmov	r2, s15
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c7ac:	4b1e      	ldr	r3, [pc, #120]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c7ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7b0:	0c1b      	lsrs	r3, r3, #16
 800c7b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7b6:	ee07 3a90 	vmov	s15, r3
 800c7ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c7c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7c6:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7d2:	ee17 2a90 	vmov	r2, s15
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c7da:	4b13      	ldr	r3, [pc, #76]	@ (800c828 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800c7dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7de:	0e1b      	lsrs	r3, r3, #24
 800c7e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c7e4:	ee07 3a90 	vmov	s15, r3
 800c7e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7ec:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c7f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7f4:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c800:	ee17 2a90 	vmov	r2, s15
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800c808:	e008      	b.n	800c81c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	2200      	movs	r2, #0
 800c80e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2200      	movs	r2, #0
 800c814:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2200      	movs	r2, #0
 800c81a:	609a      	str	r2, [r3, #8]
}
 800c81c:	bf00      	nop
 800c81e:	3724      	adds	r7, #36	@ 0x24
 800c820:	46bd      	mov	sp, r7
 800c822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c826:	4770      	bx	lr
 800c828:	58024400 	.word	0x58024400
 800c82c:	03d09000 	.word	0x03d09000
 800c830:	46000000 	.word	0x46000000
 800c834:	4c742400 	.word	0x4c742400
 800c838:	4a742400 	.word	0x4a742400
 800c83c:	4c189680 	.word	0x4c189680

0800c840 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	6078      	str	r0, [r7, #4]
 800c848:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c84a:	2300      	movs	r3, #0
 800c84c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c84e:	4b53      	ldr	r3, [pc, #332]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c852:	f003 0303 	and.w	r3, r3, #3
 800c856:	2b03      	cmp	r3, #3
 800c858:	d101      	bne.n	800c85e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800c85a:	2301      	movs	r3, #1
 800c85c:	e099      	b.n	800c992 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800c85e:	4b4f      	ldr	r3, [pc, #316]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	4a4e      	ldr	r2, [pc, #312]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c864:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c868:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c86a:	f7f6 fad5 	bl	8002e18 <HAL_GetTick>
 800c86e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c870:	e008      	b.n	800c884 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c872:	f7f6 fad1 	bl	8002e18 <HAL_GetTick>
 800c876:	4602      	mov	r2, r0
 800c878:	68bb      	ldr	r3, [r7, #8]
 800c87a:	1ad3      	subs	r3, r2, r3
 800c87c:	2b02      	cmp	r3, #2
 800c87e:	d901      	bls.n	800c884 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c880:	2303      	movs	r3, #3
 800c882:	e086      	b.n	800c992 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800c884:	4b45      	ldr	r3, [pc, #276]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d1f0      	bne.n	800c872 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800c890:	4b42      	ldr	r3, [pc, #264]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c892:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c894:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	031b      	lsls	r3, r3, #12
 800c89e:	493f      	ldr	r1, [pc, #252]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c8a0:	4313      	orrs	r3, r2
 800c8a2:	628b      	str	r3, [r1, #40]	@ 0x28
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	685b      	ldr	r3, [r3, #4]
 800c8a8:	3b01      	subs	r3, #1
 800c8aa:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	689b      	ldr	r3, [r3, #8]
 800c8b2:	3b01      	subs	r3, #1
 800c8b4:	025b      	lsls	r3, r3, #9
 800c8b6:	b29b      	uxth	r3, r3
 800c8b8:	431a      	orrs	r2, r3
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	68db      	ldr	r3, [r3, #12]
 800c8be:	3b01      	subs	r3, #1
 800c8c0:	041b      	lsls	r3, r3, #16
 800c8c2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c8c6:	431a      	orrs	r2, r3
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	691b      	ldr	r3, [r3, #16]
 800c8cc:	3b01      	subs	r3, #1
 800c8ce:	061b      	lsls	r3, r3, #24
 800c8d0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c8d4:	4931      	ldr	r1, [pc, #196]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c8d6:	4313      	orrs	r3, r2
 800c8d8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800c8da:	4b30      	ldr	r3, [pc, #192]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c8dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	695b      	ldr	r3, [r3, #20]
 800c8e6:	492d      	ldr	r1, [pc, #180]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c8e8:	4313      	orrs	r3, r2
 800c8ea:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800c8ec:	4b2b      	ldr	r3, [pc, #172]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c8ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c8f0:	f023 0220 	bic.w	r2, r3, #32
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	699b      	ldr	r3, [r3, #24]
 800c8f8:	4928      	ldr	r1, [pc, #160]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c8fa:	4313      	orrs	r3, r2
 800c8fc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800c8fe:	4b27      	ldr	r3, [pc, #156]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c902:	4a26      	ldr	r2, [pc, #152]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c904:	f023 0310 	bic.w	r3, r3, #16
 800c908:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800c90a:	4b24      	ldr	r3, [pc, #144]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c90c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c90e:	4b24      	ldr	r3, [pc, #144]	@ (800c9a0 <RCCEx_PLL2_Config+0x160>)
 800c910:	4013      	ands	r3, r2
 800c912:	687a      	ldr	r2, [r7, #4]
 800c914:	69d2      	ldr	r2, [r2, #28]
 800c916:	00d2      	lsls	r2, r2, #3
 800c918:	4920      	ldr	r1, [pc, #128]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c91a:	4313      	orrs	r3, r2
 800c91c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800c91e:	4b1f      	ldr	r3, [pc, #124]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c922:	4a1e      	ldr	r2, [pc, #120]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c924:	f043 0310 	orr.w	r3, r3, #16
 800c928:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800c92a:	683b      	ldr	r3, [r7, #0]
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d106      	bne.n	800c93e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800c930:	4b1a      	ldr	r3, [pc, #104]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c934:	4a19      	ldr	r2, [pc, #100]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c936:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c93a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c93c:	e00f      	b.n	800c95e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800c93e:	683b      	ldr	r3, [r7, #0]
 800c940:	2b01      	cmp	r3, #1
 800c942:	d106      	bne.n	800c952 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800c944:	4b15      	ldr	r3, [pc, #84]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c948:	4a14      	ldr	r2, [pc, #80]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c94a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c94e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800c950:	e005      	b.n	800c95e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800c952:	4b12      	ldr	r3, [pc, #72]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c956:	4a11      	ldr	r2, [pc, #68]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c958:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c95c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800c95e:	4b0f      	ldr	r3, [pc, #60]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	4a0e      	ldr	r2, [pc, #56]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c964:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c968:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c96a:	f7f6 fa55 	bl	8002e18 <HAL_GetTick>
 800c96e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c970:	e008      	b.n	800c984 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c972:	f7f6 fa51 	bl	8002e18 <HAL_GetTick>
 800c976:	4602      	mov	r2, r0
 800c978:	68bb      	ldr	r3, [r7, #8]
 800c97a:	1ad3      	subs	r3, r2, r3
 800c97c:	2b02      	cmp	r3, #2
 800c97e:	d901      	bls.n	800c984 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800c980:	2303      	movs	r3, #3
 800c982:	e006      	b.n	800c992 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c984:	4b05      	ldr	r3, [pc, #20]	@ (800c99c <RCCEx_PLL2_Config+0x15c>)
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d0f0      	beq.n	800c972 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800c990:	7bfb      	ldrb	r3, [r7, #15]
}
 800c992:	4618      	mov	r0, r3
 800c994:	3710      	adds	r7, #16
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}
 800c99a:	bf00      	nop
 800c99c:	58024400 	.word	0x58024400
 800c9a0:	ffff0007 	.word	0xffff0007

0800c9a4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800c9a4:	b580      	push	{r7, lr}
 800c9a6:	b084      	sub	sp, #16
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	6078      	str	r0, [r7, #4]
 800c9ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c9ae:	2300      	movs	r3, #0
 800c9b0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800c9b2:	4b53      	ldr	r3, [pc, #332]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800c9b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9b6:	f003 0303 	and.w	r3, r3, #3
 800c9ba:	2b03      	cmp	r3, #3
 800c9bc:	d101      	bne.n	800c9c2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800c9be:	2301      	movs	r3, #1
 800c9c0:	e099      	b.n	800caf6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800c9c2:	4b4f      	ldr	r3, [pc, #316]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	4a4e      	ldr	r2, [pc, #312]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800c9c8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c9cc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c9ce:	f7f6 fa23 	bl	8002e18 <HAL_GetTick>
 800c9d2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c9d4:	e008      	b.n	800c9e8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c9d6:	f7f6 fa1f 	bl	8002e18 <HAL_GetTick>
 800c9da:	4602      	mov	r2, r0
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	1ad3      	subs	r3, r2, r3
 800c9e0:	2b02      	cmp	r3, #2
 800c9e2:	d901      	bls.n	800c9e8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800c9e4:	2303      	movs	r3, #3
 800c9e6:	e086      	b.n	800caf6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c9e8:	4b45      	ldr	r3, [pc, #276]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d1f0      	bne.n	800c9d6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800c9f4:	4b42      	ldr	r3, [pc, #264]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800c9f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c9f8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	051b      	lsls	r3, r3, #20
 800ca02:	493f      	ldr	r1, [pc, #252]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca04:	4313      	orrs	r3, r2
 800ca06:	628b      	str	r3, [r1, #40]	@ 0x28
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	685b      	ldr	r3, [r3, #4]
 800ca0c:	3b01      	subs	r3, #1
 800ca0e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	689b      	ldr	r3, [r3, #8]
 800ca16:	3b01      	subs	r3, #1
 800ca18:	025b      	lsls	r3, r3, #9
 800ca1a:	b29b      	uxth	r3, r3
 800ca1c:	431a      	orrs	r2, r3
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	68db      	ldr	r3, [r3, #12]
 800ca22:	3b01      	subs	r3, #1
 800ca24:	041b      	lsls	r3, r3, #16
 800ca26:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ca2a:	431a      	orrs	r2, r3
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	691b      	ldr	r3, [r3, #16]
 800ca30:	3b01      	subs	r3, #1
 800ca32:	061b      	lsls	r3, r3, #24
 800ca34:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ca38:	4931      	ldr	r1, [pc, #196]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800ca3e:	4b30      	ldr	r3, [pc, #192]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	695b      	ldr	r3, [r3, #20]
 800ca4a:	492d      	ldr	r1, [pc, #180]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca4c:	4313      	orrs	r3, r2
 800ca4e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800ca50:	4b2b      	ldr	r3, [pc, #172]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca54:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	699b      	ldr	r3, [r3, #24]
 800ca5c:	4928      	ldr	r1, [pc, #160]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca5e:	4313      	orrs	r3, r2
 800ca60:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800ca62:	4b27      	ldr	r3, [pc, #156]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca66:	4a26      	ldr	r2, [pc, #152]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800ca6e:	4b24      	ldr	r3, [pc, #144]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ca72:	4b24      	ldr	r3, [pc, #144]	@ (800cb04 <RCCEx_PLL3_Config+0x160>)
 800ca74:	4013      	ands	r3, r2
 800ca76:	687a      	ldr	r2, [r7, #4]
 800ca78:	69d2      	ldr	r2, [r2, #28]
 800ca7a:	00d2      	lsls	r2, r2, #3
 800ca7c:	4920      	ldr	r1, [pc, #128]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800ca82:	4b1f      	ldr	r3, [pc, #124]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca86:	4a1e      	ldr	r2, [pc, #120]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ca8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d106      	bne.n	800caa2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800ca94:	4b1a      	ldr	r3, [pc, #104]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ca98:	4a19      	ldr	r2, [pc, #100]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800ca9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800ca9e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800caa0:	e00f      	b.n	800cac2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800caa2:	683b      	ldr	r3, [r7, #0]
 800caa4:	2b01      	cmp	r3, #1
 800caa6:	d106      	bne.n	800cab6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800caa8:	4b15      	ldr	r3, [pc, #84]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800caaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800caac:	4a14      	ldr	r2, [pc, #80]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800caae:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800cab2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800cab4:	e005      	b.n	800cac2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cab6:	4b12      	ldr	r3, [pc, #72]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800cab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800caba:	4a11      	ldr	r2, [pc, #68]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800cabc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cac0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cac2:	4b0f      	ldr	r3, [pc, #60]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	4a0e      	ldr	r2, [pc, #56]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800cac8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cacc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cace:	f7f6 f9a3 	bl	8002e18 <HAL_GetTick>
 800cad2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cad4:	e008      	b.n	800cae8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cad6:	f7f6 f99f 	bl	8002e18 <HAL_GetTick>
 800cada:	4602      	mov	r2, r0
 800cadc:	68bb      	ldr	r3, [r7, #8]
 800cade:	1ad3      	subs	r3, r2, r3
 800cae0:	2b02      	cmp	r3, #2
 800cae2:	d901      	bls.n	800cae8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cae4:	2303      	movs	r3, #3
 800cae6:	e006      	b.n	800caf6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cae8:	4b05      	ldr	r3, [pc, #20]	@ (800cb00 <RCCEx_PLL3_Config+0x15c>)
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d0f0      	beq.n	800cad6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800caf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800caf6:	4618      	mov	r0, r3
 800caf8:	3710      	adds	r7, #16
 800cafa:	46bd      	mov	sp, r7
 800cafc:	bd80      	pop	{r7, pc}
 800cafe:	bf00      	nop
 800cb00:	58024400 	.word	0x58024400
 800cb04:	ffff0007 	.word	0xffff0007

0800cb08 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b084      	sub	sp, #16
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d101      	bne.n	800cb1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cb16:	2301      	movs	r3, #1
 800cb18:	e10f      	b.n	800cd3a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	2200      	movs	r2, #0
 800cb1e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a87      	ldr	r2, [pc, #540]	@ (800cd44 <HAL_SPI_Init+0x23c>)
 800cb26:	4293      	cmp	r3, r2
 800cb28:	d00f      	beq.n	800cb4a <HAL_SPI_Init+0x42>
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	4a86      	ldr	r2, [pc, #536]	@ (800cd48 <HAL_SPI_Init+0x240>)
 800cb30:	4293      	cmp	r3, r2
 800cb32:	d00a      	beq.n	800cb4a <HAL_SPI_Init+0x42>
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4a84      	ldr	r2, [pc, #528]	@ (800cd4c <HAL_SPI_Init+0x244>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d005      	beq.n	800cb4a <HAL_SPI_Init+0x42>
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	68db      	ldr	r3, [r3, #12]
 800cb42:	2b0f      	cmp	r3, #15
 800cb44:	d901      	bls.n	800cb4a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800cb46:	2301      	movs	r3, #1
 800cb48:	e0f7      	b.n	800cd3a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800cb4a:	6878      	ldr	r0, [r7, #4]
 800cb4c:	f000 ff22 	bl	800d994 <SPI_GetPacketSize>
 800cb50:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	4a7b      	ldr	r2, [pc, #492]	@ (800cd44 <HAL_SPI_Init+0x23c>)
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d00c      	beq.n	800cb76 <HAL_SPI_Init+0x6e>
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	4a79      	ldr	r2, [pc, #484]	@ (800cd48 <HAL_SPI_Init+0x240>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d007      	beq.n	800cb76 <HAL_SPI_Init+0x6e>
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	4a78      	ldr	r2, [pc, #480]	@ (800cd4c <HAL_SPI_Init+0x244>)
 800cb6c:	4293      	cmp	r3, r2
 800cb6e:	d002      	beq.n	800cb76 <HAL_SPI_Init+0x6e>
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	2b08      	cmp	r3, #8
 800cb74:	d811      	bhi.n	800cb9a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800cb7a:	4a72      	ldr	r2, [pc, #456]	@ (800cd44 <HAL_SPI_Init+0x23c>)
 800cb7c:	4293      	cmp	r3, r2
 800cb7e:	d009      	beq.n	800cb94 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	4a70      	ldr	r2, [pc, #448]	@ (800cd48 <HAL_SPI_Init+0x240>)
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d004      	beq.n	800cb94 <HAL_SPI_Init+0x8c>
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	4a6f      	ldr	r2, [pc, #444]	@ (800cd4c <HAL_SPI_Init+0x244>)
 800cb90:	4293      	cmp	r3, r2
 800cb92:	d104      	bne.n	800cb9e <HAL_SPI_Init+0x96>
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2b10      	cmp	r3, #16
 800cb98:	d901      	bls.n	800cb9e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800cb9a:	2301      	movs	r3, #1
 800cb9c:	e0cd      	b.n	800cd3a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cba4:	b2db      	uxtb	r3, r3
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d106      	bne.n	800cbb8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2200      	movs	r2, #0
 800cbae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cbb2:	6878      	ldr	r0, [r7, #4]
 800cbb4:	f7f4 fd06 	bl	80015c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2202      	movs	r2, #2
 800cbbc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	681a      	ldr	r2, [r3, #0]
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	f022 0201 	bic.w	r2, r2, #1
 800cbce:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	689b      	ldr	r3, [r3, #8]
 800cbd6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800cbda:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	699b      	ldr	r3, [r3, #24]
 800cbe0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cbe4:	d119      	bne.n	800cc1a <HAL_SPI_Init+0x112>
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cbee:	d103      	bne.n	800cbf8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d008      	beq.n	800cc0a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d10c      	bne.n	800cc1a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800cc04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc08:	d107      	bne.n	800cc1a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800cc18:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	685b      	ldr	r3, [r3, #4]
 800cc1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	d00f      	beq.n	800cc46 <HAL_SPI_Init+0x13e>
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	68db      	ldr	r3, [r3, #12]
 800cc2a:	2b06      	cmp	r3, #6
 800cc2c:	d90b      	bls.n	800cc46 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	430a      	orrs	r2, r1
 800cc42:	601a      	str	r2, [r3, #0]
 800cc44:	e007      	b.n	800cc56 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	681a      	ldr	r2, [r3, #0]
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800cc54:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	69da      	ldr	r2, [r3, #28]
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cc5e:	431a      	orrs	r2, r3
 800cc60:	68bb      	ldr	r3, [r7, #8]
 800cc62:	431a      	orrs	r2, r3
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cc68:	ea42 0103 	orr.w	r1, r2, r3
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	68da      	ldr	r2, [r3, #12]
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	681b      	ldr	r3, [r3, #0]
 800cc74:	430a      	orrs	r2, r1
 800cc76:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc80:	431a      	orrs	r2, r3
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cc86:	431a      	orrs	r2, r3
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	699b      	ldr	r3, [r3, #24]
 800cc8c:	431a      	orrs	r2, r3
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	691b      	ldr	r3, [r3, #16]
 800cc92:	431a      	orrs	r2, r3
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	695b      	ldr	r3, [r3, #20]
 800cc98:	431a      	orrs	r2, r3
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	6a1b      	ldr	r3, [r3, #32]
 800cc9e:	431a      	orrs	r2, r3
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	685b      	ldr	r3, [r3, #4]
 800cca4:	431a      	orrs	r2, r3
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ccaa:	431a      	orrs	r2, r3
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	689b      	ldr	r3, [r3, #8]
 800ccb0:	431a      	orrs	r2, r3
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ccb6:	ea42 0103 	orr.w	r1, r2, r3
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	430a      	orrs	r2, r1
 800ccc4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	685b      	ldr	r3, [r3, #4]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d113      	bne.n	800ccf6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	689b      	ldr	r3, [r3, #8]
 800ccd4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800ccd8:	687b      	ldr	r3, [r7, #4]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cce0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	689b      	ldr	r3, [r3, #8]
 800cce8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ccf4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	f022 0201 	bic.w	r2, r2, #1
 800cd04:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	685b      	ldr	r3, [r3, #4]
 800cd0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d00a      	beq.n	800cd28 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	68db      	ldr	r3, [r3, #12]
 800cd18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	430a      	orrs	r2, r1
 800cd26:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	2201      	movs	r2, #1
 800cd34:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800cd38:	2300      	movs	r3, #0
}
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	3710      	adds	r7, #16
 800cd3e:	46bd      	mov	sp, r7
 800cd40:	bd80      	pop	{r7, pc}
 800cd42:	bf00      	nop
 800cd44:	40013000 	.word	0x40013000
 800cd48:	40003800 	.word	0x40003800
 800cd4c:	40003c00 	.word	0x40003c00

0800cd50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800cd50:	b580      	push	{r7, lr}
 800cd52:	b08e      	sub	sp, #56	@ 0x38
 800cd54:	af02      	add	r7, sp, #8
 800cd56:	60f8      	str	r0, [r7, #12]
 800cd58:	60b9      	str	r1, [r7, #8]
 800cd5a:	607a      	str	r2, [r7, #4]
 800cd5c:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	3320      	adds	r3, #32
 800cd64:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	681b      	ldr	r3, [r3, #0]
 800cd6a:	3330      	adds	r3, #48	@ 0x30
 800cd6c:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cd72:	095b      	lsrs	r3, r3, #5
 800cd74:	b29b      	uxth	r3, r3
 800cd76:	3301      	adds	r3, #1
 800cd78:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800cd7a:	f7f6 f84d 	bl	8002e18 <HAL_GetTick>
 800cd7e:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800cd80:	887b      	ldrh	r3, [r7, #2]
 800cd82:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800cd84:	887b      	ldrh	r3, [r7, #2]
 800cd86:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800cd8e:	b2db      	uxtb	r3, r3
 800cd90:	2b01      	cmp	r3, #1
 800cd92:	d001      	beq.n	800cd98 <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800cd94:	2302      	movs	r3, #2
 800cd96:	e310      	b.n	800d3ba <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d005      	beq.n	800cdaa <HAL_SPI_TransmitReceive+0x5a>
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	2b00      	cmp	r3, #0
 800cda2:	d002      	beq.n	800cdaa <HAL_SPI_TransmitReceive+0x5a>
 800cda4:	887b      	ldrh	r3, [r7, #2]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d101      	bne.n	800cdae <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800cdaa:	2301      	movs	r3, #1
 800cdac:	e305      	b.n	800d3ba <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d101      	bne.n	800cdbc <HAL_SPI_TransmitReceive+0x6c>
 800cdb8:	2302      	movs	r3, #2
 800cdba:	e2fe      	b.n	800d3ba <HAL_SPI_TransmitReceive+0x66a>
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	2205      	movs	r2, #5
 800cdc8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2200      	movs	r2, #0
 800cdd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	687a      	ldr	r2, [r7, #4]
 800cdd8:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800cdda:	68fb      	ldr	r3, [r7, #12]
 800cddc:	887a      	ldrh	r2, [r7, #2]
 800cdde:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	887a      	ldrh	r2, [r7, #2]
 800cde6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	68ba      	ldr	r2, [r7, #8]
 800cdee:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	887a      	ldrh	r2, [r7, #2]
 800cdf4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	887a      	ldrh	r2, [r7, #2]
 800cdfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	2200      	movs	r2, #0
 800ce04:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800ce06:	68fb      	ldr	r3, [r7, #12]
 800ce08:	2200      	movs	r2, #0
 800ce0a:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	68da      	ldr	r2, [r3, #12]
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800ce1a:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	4a70      	ldr	r2, [pc, #448]	@ (800cfe4 <HAL_SPI_TransmitReceive+0x294>)
 800ce22:	4293      	cmp	r3, r2
 800ce24:	d009      	beq.n	800ce3a <HAL_SPI_TransmitReceive+0xea>
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	4a6f      	ldr	r2, [pc, #444]	@ (800cfe8 <HAL_SPI_TransmitReceive+0x298>)
 800ce2c:	4293      	cmp	r3, r2
 800ce2e:	d004      	beq.n	800ce3a <HAL_SPI_TransmitReceive+0xea>
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4a6d      	ldr	r2, [pc, #436]	@ (800cfec <HAL_SPI_TransmitReceive+0x29c>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d102      	bne.n	800ce40 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800ce3a:	2310      	movs	r3, #16
 800ce3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce3e:	e001      	b.n	800ce44 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800ce40:	2308      	movs	r3, #8
 800ce42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	685a      	ldr	r2, [r3, #4]
 800ce4a:	4b69      	ldr	r3, [pc, #420]	@ (800cff0 <HAL_SPI_TransmitReceive+0x2a0>)
 800ce4c:	4013      	ands	r3, r2
 800ce4e:	8879      	ldrh	r1, [r7, #2]
 800ce50:	68fa      	ldr	r2, [r7, #12]
 800ce52:	6812      	ldr	r2, [r2, #0]
 800ce54:	430b      	orrs	r3, r1
 800ce56:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	681a      	ldr	r2, [r3, #0]
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	681b      	ldr	r3, [r3, #0]
 800ce62:	f042 0201 	orr.w	r2, r2, #1
 800ce66:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	685b      	ldr	r3, [r3, #4]
 800ce6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ce70:	d107      	bne.n	800ce82 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	681a      	ldr	r2, [r3, #0]
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ce80:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	68db      	ldr	r3, [r3, #12]
 800ce86:	2b0f      	cmp	r3, #15
 800ce88:	f240 80a2 	bls.w	800cfd0 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800ce8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce8e:	089b      	lsrs	r3, r3, #2
 800ce90:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ce92:	e094      	b.n	800cfbe <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	695b      	ldr	r3, [r3, #20]
 800ce9a:	f003 0302 	and.w	r3, r3, #2
 800ce9e:	2b02      	cmp	r3, #2
 800cea0:	d120      	bne.n	800cee4 <HAL_SPI_TransmitReceive+0x194>
 800cea2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d01d      	beq.n	800cee4 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800cea8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ceaa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800ceac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceae:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ceb0:	429a      	cmp	r2, r3
 800ceb2:	d217      	bcs.n	800cee4 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	681b      	ldr	r3, [r3, #0]
 800cebc:	6812      	ldr	r2, [r2, #0]
 800cebe:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800cec4:	1d1a      	adds	r2, r3, #4
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ced0:	b29b      	uxth	r3, r3
 800ced2:	3b01      	subs	r3, #1
 800ced4:	b29a      	uxth	r2, r3
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800cee2:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800cee4:	68fb      	ldr	r3, [r7, #12]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	695b      	ldr	r3, [r3, #20]
 800ceea:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800ceec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d065      	beq.n	800cfbe <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	695b      	ldr	r3, [r3, #20]
 800cef8:	f003 0301 	and.w	r3, r3, #1
 800cefc:	2b01      	cmp	r3, #1
 800cefe:	d118      	bne.n	800cf32 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	681a      	ldr	r2, [r3, #0]
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cf08:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800cf0a:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800cf0c:	68fb      	ldr	r3, [r7, #12]
 800cf0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cf10:	1d1a      	adds	r2, r3, #4
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cf1c:	b29b      	uxth	r3, r3
 800cf1e:	3b01      	subs	r3, #1
 800cf20:	b29a      	uxth	r2, r3
 800cf22:	68fb      	ldr	r3, [r7, #12]
 800cf24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cf2e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cf30:	e045      	b.n	800cfbe <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800cf32:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800cf34:	8bfb      	ldrh	r3, [r7, #30]
 800cf36:	429a      	cmp	r2, r3
 800cf38:	d21d      	bcs.n	800cf76 <HAL_SPI_TransmitReceive+0x226>
 800cf3a:	697b      	ldr	r3, [r7, #20]
 800cf3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d018      	beq.n	800cf76 <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	681a      	ldr	r2, [r3, #0]
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cf4c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800cf4e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cf54:	1d1a      	adds	r2, r3, #4
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cf60:	b29b      	uxth	r3, r3
 800cf62:	3b01      	subs	r3, #1
 800cf64:	b29a      	uxth	r2, r3
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800cf72:	853b      	strh	r3, [r7, #40]	@ 0x28
 800cf74:	e023      	b.n	800cfbe <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800cf76:	f7f5 ff4f 	bl	8002e18 <HAL_GetTick>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	69bb      	ldr	r3, [r7, #24]
 800cf7e:	1ad3      	subs	r3, r2, r3
 800cf80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d803      	bhi.n	800cf8e <HAL_SPI_TransmitReceive+0x23e>
 800cf86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf8c:	d102      	bne.n	800cf94 <HAL_SPI_TransmitReceive+0x244>
 800cf8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d114      	bne.n	800cfbe <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800cf94:	68f8      	ldr	r0, [r7, #12]
 800cf96:	f000 fc2f 	bl	800d7f8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800cfa0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	2201      	movs	r2, #1
 800cfae:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	2200      	movs	r2, #0
 800cfb6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800cfba:	2303      	movs	r3, #3
 800cfbc:	e1fd      	b.n	800d3ba <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800cfbe:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800cfc0:	2b00      	cmp	r3, #0
 800cfc2:	f47f af67 	bne.w	800ce94 <HAL_SPI_TransmitReceive+0x144>
 800cfc6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f47f af63 	bne.w	800ce94 <HAL_SPI_TransmitReceive+0x144>
 800cfce:	e1ce      	b.n	800d36e <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	68db      	ldr	r3, [r3, #12]
 800cfd4:	2b07      	cmp	r3, #7
 800cfd6:	f240 81c2 	bls.w	800d35e <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800cfda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfdc:	085b      	lsrs	r3, r3, #1
 800cfde:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800cfe0:	e0c9      	b.n	800d176 <HAL_SPI_TransmitReceive+0x426>
 800cfe2:	bf00      	nop
 800cfe4:	40013000 	.word	0x40013000
 800cfe8:	40003800 	.word	0x40003800
 800cfec:	40003c00 	.word	0x40003c00
 800cff0:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	695b      	ldr	r3, [r3, #20]
 800cffa:	f003 0302 	and.w	r3, r3, #2
 800cffe:	2b02      	cmp	r3, #2
 800d000:	d11f      	bne.n	800d042 <HAL_SPI_TransmitReceive+0x2f2>
 800d002:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d004:	2b00      	cmp	r3, #0
 800d006:	d01c      	beq.n	800d042 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d008:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d00a:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d00e:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d010:	429a      	cmp	r2, r3
 800d012:	d216      	bcs.n	800d042 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d018:	881a      	ldrh	r2, [r3, #0]
 800d01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d01c:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d022:	1c9a      	adds	r2, r3, #2
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d02e:	b29b      	uxth	r3, r3
 800d030:	3b01      	subs	r3, #1
 800d032:	b29a      	uxth	r2, r3
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d040:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	695b      	ldr	r3, [r3, #20]
 800d048:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d04a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	f000 8092 	beq.w	800d176 <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	695b      	ldr	r3, [r3, #20]
 800d058:	f003 0301 	and.w	r3, r3, #1
 800d05c:	2b01      	cmp	r3, #1
 800d05e:	d118      	bne.n	800d092 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d064:	6a3a      	ldr	r2, [r7, #32]
 800d066:	8812      	ldrh	r2, [r2, #0]
 800d068:	b292      	uxth	r2, r2
 800d06a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d070:	1c9a      	adds	r2, r3, #2
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d07c:	b29b      	uxth	r3, r3
 800d07e:	3b01      	subs	r3, #1
 800d080:	b29a      	uxth	r2, r3
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d08e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d090:	e071      	b.n	800d176 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d092:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d094:	8bfb      	ldrh	r3, [r7, #30]
 800d096:	429a      	cmp	r2, r3
 800d098:	d228      	bcs.n	800d0ec <HAL_SPI_TransmitReceive+0x39c>
 800d09a:	697b      	ldr	r3, [r7, #20]
 800d09c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d0a0:	2b00      	cmp	r3, #0
 800d0a2:	d023      	beq.n	800d0ec <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0a8:	6a3a      	ldr	r2, [r7, #32]
 800d0aa:	8812      	ldrh	r2, [r2, #0]
 800d0ac:	b292      	uxth	r2, r2
 800d0ae:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0b4:	1c9a      	adds	r2, r3, #2
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0be:	6a3a      	ldr	r2, [r7, #32]
 800d0c0:	8812      	ldrh	r2, [r2, #0]
 800d0c2:	b292      	uxth	r2, r2
 800d0c4:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d0ca:	1c9a      	adds	r2, r3, #2
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d0d6:	b29b      	uxth	r3, r3
 800d0d8:	3b02      	subs	r3, #2
 800d0da:	b29a      	uxth	r2, r3
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d0e8:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d0ea:	e044      	b.n	800d176 <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800d0ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d0ee:	2b01      	cmp	r3, #1
 800d0f0:	d11d      	bne.n	800d12e <HAL_SPI_TransmitReceive+0x3de>
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d018      	beq.n	800d12e <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d100:	6a3a      	ldr	r2, [r7, #32]
 800d102:	8812      	ldrh	r2, [r2, #0]
 800d104:	b292      	uxth	r2, r2
 800d106:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d10c:	1c9a      	adds	r2, r3, #2
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d118:	b29b      	uxth	r3, r3
 800d11a:	3b01      	subs	r3, #1
 800d11c:	b29a      	uxth	r2, r3
 800d11e:	68fb      	ldr	r3, [r7, #12]
 800d120:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d12a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d12c:	e023      	b.n	800d176 <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d12e:	f7f5 fe73 	bl	8002e18 <HAL_GetTick>
 800d132:	4602      	mov	r2, r0
 800d134:	69bb      	ldr	r3, [r7, #24]
 800d136:	1ad3      	subs	r3, r2, r3
 800d138:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d803      	bhi.n	800d146 <HAL_SPI_TransmitReceive+0x3f6>
 800d13e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d140:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d144:	d102      	bne.n	800d14c <HAL_SPI_TransmitReceive+0x3fc>
 800d146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d114      	bne.n	800d176 <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d14c:	68f8      	ldr	r0, [r7, #12]
 800d14e:	f000 fb53 	bl	800d7f8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d158:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d15c:	68fb      	ldr	r3, [r7, #12]
 800d15e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2201      	movs	r2, #1
 800d166:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	2200      	movs	r2, #0
 800d16e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d172:	2303      	movs	r3, #3
 800d174:	e121      	b.n	800d3ba <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d176:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d178:	2b00      	cmp	r3, #0
 800d17a:	f47f af3b 	bne.w	800cff4 <HAL_SPI_TransmitReceive+0x2a4>
 800d17e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d180:	2b00      	cmp	r3, #0
 800d182:	f47f af37 	bne.w	800cff4 <HAL_SPI_TransmitReceive+0x2a4>
 800d186:	e0f2      	b.n	800d36e <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	695b      	ldr	r3, [r3, #20]
 800d18e:	f003 0302 	and.w	r3, r3, #2
 800d192:	2b02      	cmp	r3, #2
 800d194:	d121      	bne.n	800d1da <HAL_SPI_TransmitReceive+0x48a>
 800d196:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d198:	2b00      	cmp	r3, #0
 800d19a:	d01e      	beq.n	800d1da <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800d19c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d19e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800d1a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d1a2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800d1a4:	429a      	cmp	r2, r3
 800d1a6:	d218      	bcs.n	800d1da <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	3320      	adds	r3, #32
 800d1b2:	7812      	ldrb	r2, [r2, #0]
 800d1b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d1ba:	1c5a      	adds	r2, r3, #1
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1c6:	b29b      	uxth	r3, r3
 800d1c8:	3b01      	subs	r3, #1
 800d1ca:	b29a      	uxth	r2, r3
 800d1cc:	68fb      	ldr	r3, [r7, #12]
 800d1ce:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800d1d8:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800d1da:	68fb      	ldr	r3, [r7, #12]
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	695b      	ldr	r3, [r3, #20]
 800d1e0:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800d1e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	f000 80ba 	beq.w	800d35e <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	695b      	ldr	r3, [r3, #20]
 800d1f0:	f003 0301 	and.w	r3, r3, #1
 800d1f4:	2b01      	cmp	r3, #1
 800d1f6:	d11b      	bne.n	800d230 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	681b      	ldr	r3, [r3, #0]
 800d1fc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d204:	7812      	ldrb	r2, [r2, #0]
 800d206:	b2d2      	uxtb	r2, r2
 800d208:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d20e:	1c5a      	adds	r2, r3, #1
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d21a:	b29b      	uxth	r3, r3
 800d21c:	3b01      	subs	r3, #1
 800d21e:	b29a      	uxth	r2, r3
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d22c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d22e:	e096      	b.n	800d35e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800d230:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800d232:	8bfb      	ldrh	r3, [r7, #30]
 800d234:	429a      	cmp	r2, r3
 800d236:	d24a      	bcs.n	800d2ce <HAL_SPI_TransmitReceive+0x57e>
 800d238:	697b      	ldr	r3, [r7, #20]
 800d23a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d045      	beq.n	800d2ce <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d24e:	7812      	ldrb	r2, [r2, #0]
 800d250:	b2d2      	uxtb	r2, r2
 800d252:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d258:	1c5a      	adds	r2, r3, #1
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d26a:	7812      	ldrb	r2, [r2, #0]
 800d26c:	b2d2      	uxtb	r2, r2
 800d26e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d274:	1c5a      	adds	r2, r3, #1
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d286:	7812      	ldrb	r2, [r2, #0]
 800d288:	b2d2      	uxtb	r2, r2
 800d28a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d290:	1c5a      	adds	r2, r3, #1
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2a2:	7812      	ldrb	r2, [r2, #0]
 800d2a4:	b2d2      	uxtb	r2, r2
 800d2a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ac:	1c5a      	adds	r2, r3, #1
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d2b8:	b29b      	uxth	r3, r3
 800d2ba:	3b04      	subs	r3, #4
 800d2bc:	b29a      	uxth	r2, r3
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d2ca:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d2cc:	e047      	b.n	800d35e <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800d2ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d2d0:	2b03      	cmp	r3, #3
 800d2d2:	d820      	bhi.n	800d316 <HAL_SPI_TransmitReceive+0x5c6>
 800d2d4:	697b      	ldr	r3, [r7, #20]
 800d2d6:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d01b      	beq.n	800d316 <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2ea:	7812      	ldrb	r2, [r2, #0]
 800d2ec:	b2d2      	uxtb	r2, r2
 800d2ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d2f4:	1c5a      	adds	r2, r3, #1
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d300:	b29b      	uxth	r3, r3
 800d302:	3b01      	subs	r3, #1
 800d304:	b29a      	uxth	r2, r3
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800d30c:	68fb      	ldr	r3, [r7, #12]
 800d30e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d312:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d314:	e023      	b.n	800d35e <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d316:	f7f5 fd7f 	bl	8002e18 <HAL_GetTick>
 800d31a:	4602      	mov	r2, r0
 800d31c:	69bb      	ldr	r3, [r7, #24]
 800d31e:	1ad3      	subs	r3, r2, r3
 800d320:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d322:	429a      	cmp	r2, r3
 800d324:	d803      	bhi.n	800d32e <HAL_SPI_TransmitReceive+0x5de>
 800d326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d32c:	d102      	bne.n	800d334 <HAL_SPI_TransmitReceive+0x5e4>
 800d32e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d330:	2b00      	cmp	r3, #0
 800d332:	d114      	bne.n	800d35e <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800d334:	68f8      	ldr	r0, [r7, #12]
 800d336:	f000 fa5f 	bl	800d7f8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d340:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	2201      	movs	r2, #1
 800d34e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2200      	movs	r2, #0
 800d356:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800d35a:	2303      	movs	r3, #3
 800d35c:	e02d      	b.n	800d3ba <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d35e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d360:	2b00      	cmp	r3, #0
 800d362:	f47f af11 	bne.w	800d188 <HAL_SPI_TransmitReceive+0x438>
 800d366:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d368:	2b00      	cmp	r3, #0
 800d36a:	f47f af0d 	bne.w	800d188 <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800d36e:	69bb      	ldr	r3, [r7, #24]
 800d370:	9300      	str	r3, [sp, #0]
 800d372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d374:	2200      	movs	r2, #0
 800d376:	2108      	movs	r1, #8
 800d378:	68f8      	ldr	r0, [r7, #12]
 800d37a:	f000 fadd 	bl	800d938 <SPI_WaitOnFlagUntilTimeout>
 800d37e:	4603      	mov	r3, r0
 800d380:	2b00      	cmp	r3, #0
 800d382:	d007      	beq.n	800d394 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d38a:	f043 0220 	orr.w	r2, r3, #32
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d394:	68f8      	ldr	r0, [r7, #12]
 800d396:	f000 fa2f 	bl	800d7f8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	2201      	movs	r2, #1
 800d39e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d001      	beq.n	800d3b8 <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800d3b4:	2301      	movs	r3, #1
 800d3b6:	e000      	b.n	800d3ba <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800d3b8:	2300      	movs	r3, #0
  }
}
 800d3ba:	4618      	mov	r0, r3
 800d3bc:	3730      	adds	r7, #48	@ 0x30
 800d3be:	46bd      	mov	sp, r7
 800d3c0:	bd80      	pop	{r7, pc}
 800d3c2:	bf00      	nop

0800d3c4 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b08a      	sub	sp, #40	@ 0x28
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	691b      	ldr	r3, [r3, #16]
 800d3d2:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	695b      	ldr	r3, [r3, #20]
 800d3da:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800d3dc:	6a3a      	ldr	r2, [r7, #32]
 800d3de:	69fb      	ldr	r3, [r7, #28]
 800d3e0:	4013      	ands	r3, r2
 800d3e2:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	689b      	ldr	r3, [r3, #8]
 800d3ea:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d3f6:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	3330      	adds	r3, #48	@ 0x30
 800d3fe:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800d400:	69fb      	ldr	r3, [r7, #28]
 800d402:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d406:	2b00      	cmp	r3, #0
 800d408:	d010      	beq.n	800d42c <HAL_SPI_IRQHandler+0x68>
 800d40a:	6a3b      	ldr	r3, [r7, #32]
 800d40c:	f003 0308 	and.w	r3, r3, #8
 800d410:	2b00      	cmp	r3, #0
 800d412:	d00b      	beq.n	800d42c <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	699a      	ldr	r2, [r3, #24]
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d422:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	f000 f9c3 	bl	800d7b0 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800d42a:	e192      	b.n	800d752 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d42c:	69bb      	ldr	r3, [r7, #24]
 800d42e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d432:	2b00      	cmp	r3, #0
 800d434:	d113      	bne.n	800d45e <HAL_SPI_IRQHandler+0x9a>
 800d436:	69bb      	ldr	r3, [r7, #24]
 800d438:	f003 0320 	and.w	r3, r3, #32
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d10e      	bne.n	800d45e <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800d440:	69bb      	ldr	r3, [r7, #24]
 800d442:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800d446:	2b00      	cmp	r3, #0
 800d448:	d009      	beq.n	800d45e <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d44e:	6878      	ldr	r0, [r7, #4]
 800d450:	4798      	blx	r3
    hspi->RxISR(hspi);
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d456:	6878      	ldr	r0, [r7, #4]
 800d458:	4798      	blx	r3
    handled = 1UL;
 800d45a:	2301      	movs	r3, #1
 800d45c:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d45e:	69bb      	ldr	r3, [r7, #24]
 800d460:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d464:	2b00      	cmp	r3, #0
 800d466:	d10f      	bne.n	800d488 <HAL_SPI_IRQHandler+0xc4>
 800d468:	69bb      	ldr	r3, [r7, #24]
 800d46a:	f003 0301 	and.w	r3, r3, #1
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d00a      	beq.n	800d488 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d472:	69bb      	ldr	r3, [r7, #24]
 800d474:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d105      	bne.n	800d488 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	4798      	blx	r3
    handled = 1UL;
 800d484:	2301      	movs	r3, #1
 800d486:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d488:	69bb      	ldr	r3, [r7, #24]
 800d48a:	f003 0320 	and.w	r3, r3, #32
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d10f      	bne.n	800d4b2 <HAL_SPI_IRQHandler+0xee>
 800d492:	69bb      	ldr	r3, [r7, #24]
 800d494:	f003 0302 	and.w	r3, r3, #2
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d00a      	beq.n	800d4b2 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800d49c:	69bb      	ldr	r3, [r7, #24]
 800d49e:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d105      	bne.n	800d4b2 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d4aa:	6878      	ldr	r0, [r7, #4]
 800d4ac:	4798      	blx	r3
    handled = 1UL;
 800d4ae:	2301      	movs	r3, #1
 800d4b0:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800d4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	f040 8147 	bne.w	800d748 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800d4ba:	69bb      	ldr	r3, [r7, #24]
 800d4bc:	f003 0308 	and.w	r3, r3, #8
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	f000 808b 	beq.w	800d5dc <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	699a      	ldr	r2, [r3, #24]
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f042 0208 	orr.w	r2, r2, #8
 800d4d4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	681b      	ldr	r3, [r3, #0]
 800d4da:	699a      	ldr	r2, [r3, #24]
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f042 0210 	orr.w	r2, r2, #16
 800d4e4:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	699a      	ldr	r2, [r3, #24]
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800d4f4:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	691a      	ldr	r2, [r3, #16]
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f022 0208 	bic.w	r2, r2, #8
 800d504:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	689b      	ldr	r3, [r3, #8]
 800d50c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d510:	2b00      	cmp	r3, #0
 800d512:	d13d      	bne.n	800d590 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800d514:	e036      	b.n	800d584 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	2b0f      	cmp	r3, #15
 800d51c:	d90b      	bls.n	800d536 <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681a      	ldr	r2, [r3, #0]
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d526:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d528:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d52e:	1d1a      	adds	r2, r3, #4
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	665a      	str	r2, [r3, #100]	@ 0x64
 800d534:	e01d      	b.n	800d572 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	68db      	ldr	r3, [r3, #12]
 800d53a:	2b07      	cmp	r3, #7
 800d53c:	d90b      	bls.n	800d556 <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d542:	68fa      	ldr	r2, [r7, #12]
 800d544:	8812      	ldrh	r2, [r2, #0]
 800d546:	b292      	uxth	r2, r2
 800d548:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d54e:	1c9a      	adds	r2, r3, #2
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	665a      	str	r2, [r3, #100]	@ 0x64
 800d554:	e00d      	b.n	800d572 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d562:	7812      	ldrb	r2, [r2, #0]
 800d564:	b2d2      	uxtb	r2, r2
 800d566:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d56c:	1c5a      	adds	r2, r3, #1
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d578:	b29b      	uxth	r3, r3
 800d57a:	3b01      	subs	r3, #1
 800d57c:	b29a      	uxth	r2, r3
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800d58a:	b29b      	uxth	r3, r3
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d1c2      	bne.n	800d516 <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800d590:	6878      	ldr	r0, [r7, #4]
 800d592:	f000 f931 	bl	800d7f8 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	2201      	movs	r2, #1
 800d59a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d003      	beq.n	800d5b0 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f000 f8f7 	bl	800d79c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800d5ae:	e0d0      	b.n	800d752 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800d5b0:	7cfb      	ldrb	r3, [r7, #19]
 800d5b2:	2b05      	cmp	r3, #5
 800d5b4:	d103      	bne.n	800d5be <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800d5b6:	6878      	ldr	r0, [r7, #4]
 800d5b8:	f000 f8e6 	bl	800d788 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800d5bc:	e0c6      	b.n	800d74c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800d5be:	7cfb      	ldrb	r3, [r7, #19]
 800d5c0:	2b04      	cmp	r3, #4
 800d5c2:	d103      	bne.n	800d5cc <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	f000 f8d5 	bl	800d774 <HAL_SPI_RxCpltCallback>
    return;
 800d5ca:	e0bf      	b.n	800d74c <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800d5cc:	7cfb      	ldrb	r3, [r7, #19]
 800d5ce:	2b03      	cmp	r3, #3
 800d5d0:	f040 80bc 	bne.w	800d74c <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	f000 f8c3 	bl	800d760 <HAL_SPI_TxCpltCallback>
    return;
 800d5da:	e0b7      	b.n	800d74c <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800d5dc:	69bb      	ldr	r3, [r7, #24]
 800d5de:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	f000 80b5 	beq.w	800d752 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800d5e8:	69bb      	ldr	r3, [r7, #24]
 800d5ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d00f      	beq.n	800d612 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d5f8:	f043 0204 	orr.w	r2, r3, #4
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	681b      	ldr	r3, [r3, #0]
 800d606:	699a      	ldr	r2, [r3, #24]
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	681b      	ldr	r3, [r3, #0]
 800d60c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d610:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800d612:	69bb      	ldr	r3, [r7, #24]
 800d614:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d00f      	beq.n	800d63c <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d61c:	687b      	ldr	r3, [r7, #4]
 800d61e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d622:	f043 0201 	orr.w	r2, r3, #1
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	699a      	ldr	r2, [r3, #24]
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d63a:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800d63c:	69bb      	ldr	r3, [r7, #24]
 800d63e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d642:	2b00      	cmp	r3, #0
 800d644:	d00f      	beq.n	800d666 <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d64c:	f043 0208 	orr.w	r2, r3, #8
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	699a      	ldr	r2, [r3, #24]
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d664:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800d666:	69bb      	ldr	r3, [r7, #24]
 800d668:	f003 0320 	and.w	r3, r3, #32
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d00f      	beq.n	800d690 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d676:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	699a      	ldr	r2, [r3, #24]
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	f042 0220 	orr.w	r2, r2, #32
 800d68e:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d696:	2b00      	cmp	r3, #0
 800d698:	d05a      	beq.n	800d750 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	681a      	ldr	r2, [r3, #0]
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	681b      	ldr	r3, [r3, #0]
 800d6a4:	f022 0201 	bic.w	r2, r2, #1
 800d6a8:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	6919      	ldr	r1, [r3, #16]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	4b28      	ldr	r3, [pc, #160]	@ (800d758 <HAL_SPI_IRQHandler+0x394>)
 800d6b6:	400b      	ands	r3, r1
 800d6b8:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800d6ba:	697b      	ldr	r3, [r7, #20]
 800d6bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800d6c0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800d6c4:	d138      	bne.n	800d738 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	681b      	ldr	r3, [r3, #0]
 800d6ca:	689a      	ldr	r2, [r3, #8]
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d6d4:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d013      	beq.n	800d706 <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6e2:	4a1e      	ldr	r2, [pc, #120]	@ (800d75c <HAL_SPI_IRQHandler+0x398>)
 800d6e4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	f7f8 fb8a 	bl	8005e04 <HAL_DMA_Abort_IT>
 800d6f0:	4603      	mov	r3, r0
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d007      	beq.n	800d706 <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d6fc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d020      	beq.n	800d750 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d712:	4a12      	ldr	r2, [pc, #72]	@ (800d75c <HAL_SPI_IRQHandler+0x398>)
 800d714:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d71a:	4618      	mov	r0, r3
 800d71c:	f7f8 fb72 	bl	8005e04 <HAL_DMA_Abort_IT>
 800d720:	4603      	mov	r3, r0
 800d722:	2b00      	cmp	r3, #0
 800d724:	d014      	beq.n	800d750 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d72c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800d736:	e00b      	b.n	800d750 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2201      	movs	r2, #1
 800d73c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800d740:	6878      	ldr	r0, [r7, #4]
 800d742:	f000 f82b 	bl	800d79c <HAL_SPI_ErrorCallback>
    return;
 800d746:	e003      	b.n	800d750 <HAL_SPI_IRQHandler+0x38c>
    return;
 800d748:	bf00      	nop
 800d74a:	e002      	b.n	800d752 <HAL_SPI_IRQHandler+0x38e>
    return;
 800d74c:	bf00      	nop
 800d74e:	e000      	b.n	800d752 <HAL_SPI_IRQHandler+0x38e>
    return;
 800d750:	bf00      	nop
  }
}
 800d752:	3728      	adds	r7, #40	@ 0x28
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}
 800d758:	fffffc94 	.word	0xfffffc94
 800d75c:	0800d7c5 	.word	0x0800d7c5

0800d760 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d760:	b480      	push	{r7}
 800d762:	b083      	sub	sp, #12
 800d764:	af00      	add	r7, sp, #0
 800d766:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800d768:	bf00      	nop
 800d76a:	370c      	adds	r7, #12
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr

0800d774 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d774:	b480      	push	{r7}
 800d776:	b083      	sub	sp, #12
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800d77c:	bf00      	nop
 800d77e:	370c      	adds	r7, #12
 800d780:	46bd      	mov	sp, r7
 800d782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d786:	4770      	bx	lr

0800d788 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d788:	b480      	push	{r7}
 800d78a:	b083      	sub	sp, #12
 800d78c:	af00      	add	r7, sp, #0
 800d78e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800d790:	bf00      	nop
 800d792:	370c      	adds	r7, #12
 800d794:	46bd      	mov	sp, r7
 800d796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79a:	4770      	bx	lr

0800d79c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d79c:	b480      	push	{r7}
 800d79e:	b083      	sub	sp, #12
 800d7a0:	af00      	add	r7, sp, #0
 800d7a2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800d7a4:	bf00      	nop
 800d7a6:	370c      	adds	r7, #12
 800d7a8:	46bd      	mov	sp, r7
 800d7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ae:	4770      	bx	lr

0800d7b0 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800d7b0:	b480      	push	{r7}
 800d7b2:	b083      	sub	sp, #12
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800d7b8:	bf00      	nop
 800d7ba:	370c      	adds	r7, #12
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7c2:	4770      	bx	lr

0800d7c4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b084      	sub	sp, #16
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7d0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2201      	movs	r2, #1
 800d7e6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800d7ea:	68f8      	ldr	r0, [r7, #12]
 800d7ec:	f7ff ffd6 	bl	800d79c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800d7f0:	bf00      	nop
 800d7f2:	3710      	adds	r7, #16
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}

0800d7f8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800d7f8:	b480      	push	{r7}
 800d7fa:	b085      	sub	sp, #20
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	695b      	ldr	r3, [r3, #20]
 800d806:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	699a      	ldr	r2, [r3, #24]
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	681b      	ldr	r3, [r3, #0]
 800d812:	f042 0208 	orr.w	r2, r2, #8
 800d816:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	699a      	ldr	r2, [r3, #24]
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	f042 0210 	orr.w	r2, r2, #16
 800d826:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	681a      	ldr	r2, [r3, #0]
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	f022 0201 	bic.w	r2, r2, #1
 800d836:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	6919      	ldr	r1, [r3, #16]
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	681a      	ldr	r2, [r3, #0]
 800d842:	4b3c      	ldr	r3, [pc, #240]	@ (800d934 <SPI_CloseTransfer+0x13c>)
 800d844:	400b      	ands	r3, r1
 800d846:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	689a      	ldr	r2, [r3, #8]
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800d856:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	2b04      	cmp	r3, #4
 800d862:	d014      	beq.n	800d88e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f003 0320 	and.w	r3, r3, #32
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d00f      	beq.n	800d88e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d874:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	699a      	ldr	r2, [r3, #24]
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	f042 0220 	orr.w	r2, r2, #32
 800d88c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800d894:	b2db      	uxtb	r3, r3
 800d896:	2b03      	cmp	r3, #3
 800d898:	d014      	beq.n	800d8c4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d00f      	beq.n	800d8c4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8aa:	f043 0204 	orr.w	r2, r3, #4
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	699a      	ldr	r2, [r3, #24]
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8c2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d00f      	beq.n	800d8ee <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8d4:	f043 0201 	orr.w	r2, r3, #1
 800d8d8:	687b      	ldr	r3, [r7, #4]
 800d8da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	699a      	ldr	r2, [r3, #24]
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800d8ec:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d00f      	beq.n	800d918 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800d8fe:	f043 0208 	orr.w	r2, r3, #8
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	699a      	ldr	r2, [r3, #24]
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d916:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2200      	movs	r2, #0
 800d91c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2200      	movs	r2, #0
 800d924:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800d928:	bf00      	nop
 800d92a:	3714      	adds	r7, #20
 800d92c:	46bd      	mov	sp, r7
 800d92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d932:	4770      	bx	lr
 800d934:	fffffc90 	.word	0xfffffc90

0800d938 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b084      	sub	sp, #16
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	60f8      	str	r0, [r7, #12]
 800d940:	60b9      	str	r1, [r7, #8]
 800d942:	603b      	str	r3, [r7, #0]
 800d944:	4613      	mov	r3, r2
 800d946:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d948:	e010      	b.n	800d96c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d94a:	f7f5 fa65 	bl	8002e18 <HAL_GetTick>
 800d94e:	4602      	mov	r2, r0
 800d950:	69bb      	ldr	r3, [r7, #24]
 800d952:	1ad3      	subs	r3, r2, r3
 800d954:	683a      	ldr	r2, [r7, #0]
 800d956:	429a      	cmp	r2, r3
 800d958:	d803      	bhi.n	800d962 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d960:	d102      	bne.n	800d968 <SPI_WaitOnFlagUntilTimeout+0x30>
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d101      	bne.n	800d96c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800d968:	2303      	movs	r3, #3
 800d96a:	e00f      	b.n	800d98c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	695a      	ldr	r2, [r3, #20]
 800d972:	68bb      	ldr	r3, [r7, #8]
 800d974:	4013      	ands	r3, r2
 800d976:	68ba      	ldr	r2, [r7, #8]
 800d978:	429a      	cmp	r2, r3
 800d97a:	bf0c      	ite	eq
 800d97c:	2301      	moveq	r3, #1
 800d97e:	2300      	movne	r3, #0
 800d980:	b2db      	uxtb	r3, r3
 800d982:	461a      	mov	r2, r3
 800d984:	79fb      	ldrb	r3, [r7, #7]
 800d986:	429a      	cmp	r2, r3
 800d988:	d0df      	beq.n	800d94a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800d98a:	2300      	movs	r3, #0
}
 800d98c:	4618      	mov	r0, r3
 800d98e:	3710      	adds	r7, #16
 800d990:	46bd      	mov	sp, r7
 800d992:	bd80      	pop	{r7, pc}

0800d994 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800d994:	b480      	push	{r7}
 800d996:	b085      	sub	sp, #20
 800d998:	af00      	add	r7, sp, #0
 800d99a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d9a0:	095b      	lsrs	r3, r3, #5
 800d9a2:	3301      	adds	r3, #1
 800d9a4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	68db      	ldr	r3, [r3, #12]
 800d9aa:	3301      	adds	r3, #1
 800d9ac:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800d9ae:	68bb      	ldr	r3, [r7, #8]
 800d9b0:	3307      	adds	r3, #7
 800d9b2:	08db      	lsrs	r3, r3, #3
 800d9b4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800d9b6:	68bb      	ldr	r3, [r7, #8]
 800d9b8:	68fa      	ldr	r2, [r7, #12]
 800d9ba:	fb02 f303 	mul.w	r3, r2, r3
}
 800d9be:	4618      	mov	r0, r3
 800d9c0:	3714      	adds	r7, #20
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c8:	4770      	bx	lr

0800d9ca <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d9ca:	b580      	push	{r7, lr}
 800d9cc:	b082      	sub	sp, #8
 800d9ce:	af00      	add	r7, sp, #0
 800d9d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d101      	bne.n	800d9dc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d9d8:	2301      	movs	r3, #1
 800d9da:	e049      	b.n	800da70 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800d9e2:	b2db      	uxtb	r3, r3
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d106      	bne.n	800d9f6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	2200      	movs	r2, #0
 800d9ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d9f0:	6878      	ldr	r0, [r7, #4]
 800d9f2:	f7f4 fae1 	bl	8001fb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	2202      	movs	r2, #2
 800d9fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	681a      	ldr	r2, [r3, #0]
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	3304      	adds	r3, #4
 800da06:	4619      	mov	r1, r3
 800da08:	4610      	mov	r0, r2
 800da0a:	f000 fd47 	bl	800e49c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2201      	movs	r2, #1
 800da12:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	2201      	movs	r2, #1
 800da1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	2201      	movs	r2, #1
 800da22:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	2201      	movs	r2, #1
 800da2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	2201      	movs	r2, #1
 800da32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	2201      	movs	r2, #1
 800da3a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	2201      	movs	r2, #1
 800da42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2201      	movs	r2, #1
 800da4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	2201      	movs	r2, #1
 800da52:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	2201      	movs	r2, #1
 800da5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2201      	movs	r2, #1
 800da62:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2201      	movs	r2, #1
 800da6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800da6e:	2300      	movs	r3, #0
}
 800da70:	4618      	mov	r0, r3
 800da72:	3708      	adds	r7, #8
 800da74:	46bd      	mov	sp, r7
 800da76:	bd80      	pop	{r7, pc}

0800da78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800da78:	b480      	push	{r7}
 800da7a:	b085      	sub	sp, #20
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800da86:	b2db      	uxtb	r3, r3
 800da88:	2b01      	cmp	r3, #1
 800da8a:	d001      	beq.n	800da90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800da8c:	2301      	movs	r3, #1
 800da8e:	e05e      	b.n	800db4e <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2202      	movs	r2, #2
 800da94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	681b      	ldr	r3, [r3, #0]
 800da9c:	68da      	ldr	r2, [r3, #12]
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	f042 0201 	orr.w	r2, r2, #1
 800daa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4a2b      	ldr	r2, [pc, #172]	@ (800db5c <HAL_TIM_Base_Start_IT+0xe4>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	d02c      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800daba:	d027      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	4a27      	ldr	r2, [pc, #156]	@ (800db60 <HAL_TIM_Base_Start_IT+0xe8>)
 800dac2:	4293      	cmp	r3, r2
 800dac4:	d022      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	4a26      	ldr	r2, [pc, #152]	@ (800db64 <HAL_TIM_Base_Start_IT+0xec>)
 800dacc:	4293      	cmp	r3, r2
 800dace:	d01d      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	4a24      	ldr	r2, [pc, #144]	@ (800db68 <HAL_TIM_Base_Start_IT+0xf0>)
 800dad6:	4293      	cmp	r3, r2
 800dad8:	d018      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	4a23      	ldr	r2, [pc, #140]	@ (800db6c <HAL_TIM_Base_Start_IT+0xf4>)
 800dae0:	4293      	cmp	r3, r2
 800dae2:	d013      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a21      	ldr	r2, [pc, #132]	@ (800db70 <HAL_TIM_Base_Start_IT+0xf8>)
 800daea:	4293      	cmp	r3, r2
 800daec:	d00e      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	681b      	ldr	r3, [r3, #0]
 800daf2:	4a20      	ldr	r2, [pc, #128]	@ (800db74 <HAL_TIM_Base_Start_IT+0xfc>)
 800daf4:	4293      	cmp	r3, r2
 800daf6:	d009      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	4a1e      	ldr	r2, [pc, #120]	@ (800db78 <HAL_TIM_Base_Start_IT+0x100>)
 800dafe:	4293      	cmp	r3, r2
 800db00:	d004      	beq.n	800db0c <HAL_TIM_Base_Start_IT+0x94>
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	4a1d      	ldr	r2, [pc, #116]	@ (800db7c <HAL_TIM_Base_Start_IT+0x104>)
 800db08:	4293      	cmp	r3, r2
 800db0a:	d115      	bne.n	800db38 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	689a      	ldr	r2, [r3, #8]
 800db12:	4b1b      	ldr	r3, [pc, #108]	@ (800db80 <HAL_TIM_Base_Start_IT+0x108>)
 800db14:	4013      	ands	r3, r2
 800db16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	2b06      	cmp	r3, #6
 800db1c:	d015      	beq.n	800db4a <HAL_TIM_Base_Start_IT+0xd2>
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db24:	d011      	beq.n	800db4a <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	681a      	ldr	r2, [r3, #0]
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	f042 0201 	orr.w	r2, r2, #1
 800db34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db36:	e008      	b.n	800db4a <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	681a      	ldr	r2, [r3, #0]
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f042 0201 	orr.w	r2, r2, #1
 800db46:	601a      	str	r2, [r3, #0]
 800db48:	e000      	b.n	800db4c <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800db4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800db4c:	2300      	movs	r3, #0
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3714      	adds	r7, #20
 800db52:	46bd      	mov	sp, r7
 800db54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db58:	4770      	bx	lr
 800db5a:	bf00      	nop
 800db5c:	40010000 	.word	0x40010000
 800db60:	40000400 	.word	0x40000400
 800db64:	40000800 	.word	0x40000800
 800db68:	40000c00 	.word	0x40000c00
 800db6c:	40010400 	.word	0x40010400
 800db70:	40001800 	.word	0x40001800
 800db74:	40014000 	.word	0x40014000
 800db78:	4000e000 	.word	0x4000e000
 800db7c:	4000e400 	.word	0x4000e400
 800db80:	00010007 	.word	0x00010007

0800db84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b082      	sub	sp, #8
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d101      	bne.n	800db96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800db92:	2301      	movs	r3, #1
 800db94:	e049      	b.n	800dc2a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800db9c:	b2db      	uxtb	r3, r3
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d106      	bne.n	800dbb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2200      	movs	r2, #0
 800dba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800dbaa:	6878      	ldr	r0, [r7, #4]
 800dbac:	f7f4 f9ca 	bl	8001f44 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	2202      	movs	r2, #2
 800dbb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681a      	ldr	r2, [r3, #0]
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	3304      	adds	r3, #4
 800dbc0:	4619      	mov	r1, r3
 800dbc2:	4610      	mov	r0, r2
 800dbc4:	f000 fc6a 	bl	800e49c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	2201      	movs	r2, #1
 800dbcc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	2201      	movs	r2, #1
 800dbd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2201      	movs	r2, #1
 800dbdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	2201      	movs	r2, #1
 800dbec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	2201      	movs	r2, #1
 800dbfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	2201      	movs	r2, #1
 800dc04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	2201      	movs	r2, #1
 800dc0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dc10:	687b      	ldr	r3, [r7, #4]
 800dc12:	2201      	movs	r2, #1
 800dc14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2201      	movs	r2, #1
 800dc1c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	2201      	movs	r2, #1
 800dc24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800dc28:	2300      	movs	r3, #0
}
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	3708      	adds	r7, #8
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}
	...

0800dc34 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800dc34:	b580      	push	{r7, lr}
 800dc36:	b084      	sub	sp, #16
 800dc38:	af00      	add	r7, sp, #0
 800dc3a:	6078      	str	r0, [r7, #4]
 800dc3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800dc3e:	2300      	movs	r3, #0
 800dc40:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 800dc42:	683b      	ldr	r3, [r7, #0]
 800dc44:	2b0c      	cmp	r3, #12
 800dc46:	d855      	bhi.n	800dcf4 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800dc48:	a201      	add	r2, pc, #4	@ (adr r2, 800dc50 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800dc4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc4e:	bf00      	nop
 800dc50:	0800dc85 	.word	0x0800dc85
 800dc54:	0800dcf5 	.word	0x0800dcf5
 800dc58:	0800dcf5 	.word	0x0800dcf5
 800dc5c:	0800dcf5 	.word	0x0800dcf5
 800dc60:	0800dca1 	.word	0x0800dca1
 800dc64:	0800dcf5 	.word	0x0800dcf5
 800dc68:	0800dcf5 	.word	0x0800dcf5
 800dc6c:	0800dcf5 	.word	0x0800dcf5
 800dc70:	0800dcbd 	.word	0x0800dcbd
 800dc74:	0800dcf5 	.word	0x0800dcf5
 800dc78:	0800dcf5 	.word	0x0800dcf5
 800dc7c:	0800dcf5 	.word	0x0800dcf5
 800dc80:	0800dcd9 	.word	0x0800dcd9
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	68da      	ldr	r2, [r3, #12]
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800dc92:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f7f8 f8b3 	bl	8005e04 <HAL_DMA_Abort_IT>
      break;
 800dc9e:	e02c      	b.n	800dcfa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	68da      	ldr	r2, [r3, #12]
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800dcae:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcb4:	4618      	mov	r0, r3
 800dcb6:	f7f8 f8a5 	bl	8005e04 <HAL_DMA_Abort_IT>
      break;
 800dcba:	e01e      	b.n	800dcfa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	68da      	ldr	r2, [r3, #12]
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	681b      	ldr	r3, [r3, #0]
 800dcc6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800dcca:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800dccc:	687b      	ldr	r3, [r7, #4]
 800dcce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f7f8 f897 	bl	8005e04 <HAL_DMA_Abort_IT>
      break;
 800dcd6:	e010      	b.n	800dcfa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	68da      	ldr	r2, [r3, #12]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800dce6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcec:	4618      	mov	r0, r3
 800dcee:	f7f8 f889 	bl	8005e04 <HAL_DMA_Abort_IT>
      break;
 800dcf2:	e002      	b.n	800dcfa <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 800dcf4:	2301      	movs	r3, #1
 800dcf6:	73fb      	strb	r3, [r7, #15]
      break;
 800dcf8:	bf00      	nop
  }

  if (status == HAL_OK)
 800dcfa:	7bfb      	ldrb	r3, [r7, #15]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	f040 8081 	bne.w	800de04 <HAL_TIM_PWM_Stop_DMA+0x1d0>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800dd02:	687b      	ldr	r3, [r7, #4]
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	2200      	movs	r2, #0
 800dd08:	6839      	ldr	r1, [r7, #0]
 800dd0a:	4618      	mov	r0, r3
 800dd0c:	f000 ffe6 	bl	800ecdc <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	4a3e      	ldr	r2, [pc, #248]	@ (800de10 <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 800dd16:	4293      	cmp	r3, r2
 800dd18:	d013      	beq.n	800dd42 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	681b      	ldr	r3, [r3, #0]
 800dd1e:	4a3d      	ldr	r2, [pc, #244]	@ (800de14 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 800dd20:	4293      	cmp	r3, r2
 800dd22:	d00e      	beq.n	800dd42 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	4a3b      	ldr	r2, [pc, #236]	@ (800de18 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800dd2a:	4293      	cmp	r3, r2
 800dd2c:	d009      	beq.n	800dd42 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	4a3a      	ldr	r2, [pc, #232]	@ (800de1c <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 800dd34:	4293      	cmp	r3, r2
 800dd36:	d004      	beq.n	800dd42 <HAL_TIM_PWM_Stop_DMA+0x10e>
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	4a38      	ldr	r2, [pc, #224]	@ (800de20 <HAL_TIM_PWM_Stop_DMA+0x1ec>)
 800dd3e:	4293      	cmp	r3, r2
 800dd40:	d101      	bne.n	800dd46 <HAL_TIM_PWM_Stop_DMA+0x112>
 800dd42:	2301      	movs	r3, #1
 800dd44:	e000      	b.n	800dd48 <HAL_TIM_PWM_Stop_DMA+0x114>
 800dd46:	2300      	movs	r3, #0
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d017      	beq.n	800dd7c <HAL_TIM_PWM_Stop_DMA+0x148>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	681b      	ldr	r3, [r3, #0]
 800dd50:	6a1a      	ldr	r2, [r3, #32]
 800dd52:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dd56:	4013      	ands	r3, r2
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d10f      	bne.n	800dd7c <HAL_TIM_PWM_Stop_DMA+0x148>
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	6a1a      	ldr	r2, [r3, #32]
 800dd62:	f240 4344 	movw	r3, #1092	@ 0x444
 800dd66:	4013      	ands	r3, r2
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d107      	bne.n	800dd7c <HAL_TIM_PWM_Stop_DMA+0x148>
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	681b      	ldr	r3, [r3, #0]
 800dd70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	681b      	ldr	r3, [r3, #0]
 800dd76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800dd7a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	6a1a      	ldr	r2, [r3, #32]
 800dd82:	f241 1311 	movw	r3, #4369	@ 0x1111
 800dd86:	4013      	ands	r3, r2
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d10f      	bne.n	800ddac <HAL_TIM_PWM_Stop_DMA+0x178>
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	6a1a      	ldr	r2, [r3, #32]
 800dd92:	f240 4344 	movw	r3, #1092	@ 0x444
 800dd96:	4013      	ands	r3, r2
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d107      	bne.n	800ddac <HAL_TIM_PWM_Stop_DMA+0x178>
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	681a      	ldr	r2, [r3, #0]
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	f022 0201 	bic.w	r2, r2, #1
 800ddaa:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d104      	bne.n	800ddbc <HAL_TIM_PWM_Stop_DMA+0x188>
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	2201      	movs	r2, #1
 800ddb6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ddba:	e023      	b.n	800de04 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	2b04      	cmp	r3, #4
 800ddc0:	d104      	bne.n	800ddcc <HAL_TIM_PWM_Stop_DMA+0x198>
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	2201      	movs	r2, #1
 800ddc6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ddca:	e01b      	b.n	800de04 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800ddcc:	683b      	ldr	r3, [r7, #0]
 800ddce:	2b08      	cmp	r3, #8
 800ddd0:	d104      	bne.n	800dddc <HAL_TIM_PWM_Stop_DMA+0x1a8>
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2201      	movs	r2, #1
 800ddd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ddda:	e013      	b.n	800de04 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	2b0c      	cmp	r3, #12
 800dde0:	d104      	bne.n	800ddec <HAL_TIM_PWM_Stop_DMA+0x1b8>
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	2201      	movs	r2, #1
 800dde6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ddea:	e00b      	b.n	800de04 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800ddec:	683b      	ldr	r3, [r7, #0]
 800ddee:	2b10      	cmp	r3, #16
 800ddf0:	d104      	bne.n	800ddfc <HAL_TIM_PWM_Stop_DMA+0x1c8>
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	2201      	movs	r2, #1
 800ddf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ddfa:	e003      	b.n	800de04 <HAL_TIM_PWM_Stop_DMA+0x1d0>
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	2201      	movs	r2, #1
 800de00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  }

  /* Return function status */
  return status;
 800de04:	7bfb      	ldrb	r3, [r7, #15]
}
 800de06:	4618      	mov	r0, r3
 800de08:	3710      	adds	r7, #16
 800de0a:	46bd      	mov	sp, r7
 800de0c:	bd80      	pop	{r7, pc}
 800de0e:	bf00      	nop
 800de10:	40010000 	.word	0x40010000
 800de14:	40010400 	.word	0x40010400
 800de18:	40014000 	.word	0x40014000
 800de1c:	40014400 	.word	0x40014400
 800de20:	40014800 	.word	0x40014800

0800de24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800de24:	b580      	push	{r7, lr}
 800de26:	b084      	sub	sp, #16
 800de28:	af00      	add	r7, sp, #0
 800de2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	681b      	ldr	r3, [r3, #0]
 800de30:	68db      	ldr	r3, [r3, #12]
 800de32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	691b      	ldr	r3, [r3, #16]
 800de3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800de3c:	68bb      	ldr	r3, [r7, #8]
 800de3e:	f003 0302 	and.w	r3, r3, #2
 800de42:	2b00      	cmp	r3, #0
 800de44:	d020      	beq.n	800de88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	f003 0302 	and.w	r3, r3, #2
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d01b      	beq.n	800de88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	681b      	ldr	r3, [r3, #0]
 800de54:	f06f 0202 	mvn.w	r2, #2
 800de58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	2201      	movs	r2, #1
 800de5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	699b      	ldr	r3, [r3, #24]
 800de66:	f003 0303 	and.w	r3, r3, #3
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d003      	beq.n	800de76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800de6e:	6878      	ldr	r0, [r7, #4]
 800de70:	f000 faf6 	bl	800e460 <HAL_TIM_IC_CaptureCallback>
 800de74:	e005      	b.n	800de82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800de76:	6878      	ldr	r0, [r7, #4]
 800de78:	f000 fae8 	bl	800e44c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f000 faf9 	bl	800e474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	2200      	movs	r2, #0
 800de86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	f003 0304 	and.w	r3, r3, #4
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d020      	beq.n	800ded4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	f003 0304 	and.w	r3, r3, #4
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d01b      	beq.n	800ded4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	f06f 0204 	mvn.w	r2, #4
 800dea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	2202      	movs	r2, #2
 800deaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	699b      	ldr	r3, [r3, #24]
 800deb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d003      	beq.n	800dec2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800deba:	6878      	ldr	r0, [r7, #4]
 800debc:	f000 fad0 	bl	800e460 <HAL_TIM_IC_CaptureCallback>
 800dec0:	e005      	b.n	800dece <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dec2:	6878      	ldr	r0, [r7, #4]
 800dec4:	f000 fac2 	bl	800e44c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dec8:	6878      	ldr	r0, [r7, #4]
 800deca:	f000 fad3 	bl	800e474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2200      	movs	r2, #0
 800ded2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	f003 0308 	and.w	r3, r3, #8
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d020      	beq.n	800df20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	f003 0308 	and.w	r3, r3, #8
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d01b      	beq.n	800df20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	681b      	ldr	r3, [r3, #0]
 800deec:	f06f 0208 	mvn.w	r2, #8
 800def0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	2204      	movs	r2, #4
 800def6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	69db      	ldr	r3, [r3, #28]
 800defe:	f003 0303 	and.w	r3, r3, #3
 800df02:	2b00      	cmp	r3, #0
 800df04:	d003      	beq.n	800df0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df06:	6878      	ldr	r0, [r7, #4]
 800df08:	f000 faaa 	bl	800e460 <HAL_TIM_IC_CaptureCallback>
 800df0c:	e005      	b.n	800df1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df0e:	6878      	ldr	r0, [r7, #4]
 800df10:	f000 fa9c 	bl	800e44c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df14:	6878      	ldr	r0, [r7, #4]
 800df16:	f000 faad 	bl	800e474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	2200      	movs	r2, #0
 800df1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800df20:	68bb      	ldr	r3, [r7, #8]
 800df22:	f003 0310 	and.w	r3, r3, #16
 800df26:	2b00      	cmp	r3, #0
 800df28:	d020      	beq.n	800df6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	f003 0310 	and.w	r3, r3, #16
 800df30:	2b00      	cmp	r3, #0
 800df32:	d01b      	beq.n	800df6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	f06f 0210 	mvn.w	r2, #16
 800df3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2208      	movs	r2, #8
 800df42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	69db      	ldr	r3, [r3, #28]
 800df4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d003      	beq.n	800df5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	f000 fa84 	bl	800e460 <HAL_TIM_IC_CaptureCallback>
 800df58:	e005      	b.n	800df66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df5a:	6878      	ldr	r0, [r7, #4]
 800df5c:	f000 fa76 	bl	800e44c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df60:	6878      	ldr	r0, [r7, #4]
 800df62:	f000 fa87 	bl	800e474 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	2200      	movs	r2, #0
 800df6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800df6c:	68bb      	ldr	r3, [r7, #8]
 800df6e:	f003 0301 	and.w	r3, r3, #1
 800df72:	2b00      	cmp	r3, #0
 800df74:	d00c      	beq.n	800df90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	f003 0301 	and.w	r3, r3, #1
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d007      	beq.n	800df90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	f06f 0201 	mvn.w	r2, #1
 800df88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800df8a:	6878      	ldr	r0, [r7, #4]
 800df8c:	f7f3 faaa 	bl	80014e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800df90:	68bb      	ldr	r3, [r7, #8]
 800df92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df96:	2b00      	cmp	r3, #0
 800df98:	d104      	bne.n	800dfa4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800df9a:	68bb      	ldr	r3, [r7, #8]
 800df9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d00c      	beq.n	800dfbe <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dfa4:	68fb      	ldr	r3, [r7, #12]
 800dfa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d007      	beq.n	800dfbe <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800dfb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800dfb8:	6878      	ldr	r0, [r7, #4]
 800dfba:	f000 ff5b 	bl	800ee74 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800dfbe:	68bb      	ldr	r3, [r7, #8]
 800dfc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	d00c      	beq.n	800dfe2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d007      	beq.n	800dfe2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	681b      	ldr	r3, [r3, #0]
 800dfd6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800dfda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800dfdc:	6878      	ldr	r0, [r7, #4]
 800dfde:	f000 ff53 	bl	800ee88 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800dfe2:	68bb      	ldr	r3, [r7, #8]
 800dfe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d00c      	beq.n	800e006 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800dfec:	68fb      	ldr	r3, [r7, #12]
 800dfee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d007      	beq.n	800e006 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800dffe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f000 fa41 	bl	800e488 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e006:	68bb      	ldr	r3, [r7, #8]
 800e008:	f003 0320 	and.w	r3, r3, #32
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d00c      	beq.n	800e02a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	f003 0320 	and.w	r3, r3, #32
 800e016:	2b00      	cmp	r3, #0
 800e018:	d007      	beq.n	800e02a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f06f 0220 	mvn.w	r2, #32
 800e022:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	f000 ff1b 	bl	800ee60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e02a:	bf00      	nop
 800e02c:	3710      	adds	r7, #16
 800e02e:	46bd      	mov	sp, r7
 800e030:	bd80      	pop	{r7, pc}
	...

0800e034 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b086      	sub	sp, #24
 800e038:	af00      	add	r7, sp, #0
 800e03a:	60f8      	str	r0, [r7, #12]
 800e03c:	60b9      	str	r1, [r7, #8]
 800e03e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e040:	2300      	movs	r3, #0
 800e042:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e04a:	2b01      	cmp	r3, #1
 800e04c:	d101      	bne.n	800e052 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e04e:	2302      	movs	r3, #2
 800e050:	e0ff      	b.n	800e252 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	2201      	movs	r2, #1
 800e056:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	2b14      	cmp	r3, #20
 800e05e:	f200 80f0 	bhi.w	800e242 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e062:	a201      	add	r2, pc, #4	@ (adr r2, 800e068 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e068:	0800e0bd 	.word	0x0800e0bd
 800e06c:	0800e243 	.word	0x0800e243
 800e070:	0800e243 	.word	0x0800e243
 800e074:	0800e243 	.word	0x0800e243
 800e078:	0800e0fd 	.word	0x0800e0fd
 800e07c:	0800e243 	.word	0x0800e243
 800e080:	0800e243 	.word	0x0800e243
 800e084:	0800e243 	.word	0x0800e243
 800e088:	0800e13f 	.word	0x0800e13f
 800e08c:	0800e243 	.word	0x0800e243
 800e090:	0800e243 	.word	0x0800e243
 800e094:	0800e243 	.word	0x0800e243
 800e098:	0800e17f 	.word	0x0800e17f
 800e09c:	0800e243 	.word	0x0800e243
 800e0a0:	0800e243 	.word	0x0800e243
 800e0a4:	0800e243 	.word	0x0800e243
 800e0a8:	0800e1c1 	.word	0x0800e1c1
 800e0ac:	0800e243 	.word	0x0800e243
 800e0b0:	0800e243 	.word	0x0800e243
 800e0b4:	0800e243 	.word	0x0800e243
 800e0b8:	0800e201 	.word	0x0800e201
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	68b9      	ldr	r1, [r7, #8]
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f000 fa96 	bl	800e5f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	699a      	ldr	r2, [r3, #24]
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	f042 0208 	orr.w	r2, r2, #8
 800e0d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	699a      	ldr	r2, [r3, #24]
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	f022 0204 	bic.w	r2, r2, #4
 800e0e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	6999      	ldr	r1, [r3, #24]
 800e0ee:	68bb      	ldr	r3, [r7, #8]
 800e0f0:	691a      	ldr	r2, [r3, #16]
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	430a      	orrs	r2, r1
 800e0f8:	619a      	str	r2, [r3, #24]
      break;
 800e0fa:	e0a5      	b.n	800e248 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	681b      	ldr	r3, [r3, #0]
 800e100:	68b9      	ldr	r1, [r7, #8]
 800e102:	4618      	mov	r0, r3
 800e104:	f000 fb06 	bl	800e714 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	681b      	ldr	r3, [r3, #0]
 800e10c:	699a      	ldr	r2, [r3, #24]
 800e10e:	68fb      	ldr	r3, [r7, #12]
 800e110:	681b      	ldr	r3, [r3, #0]
 800e112:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e116:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	681b      	ldr	r3, [r3, #0]
 800e11c:	699a      	ldr	r2, [r3, #24]
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	681b      	ldr	r3, [r3, #0]
 800e122:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e126:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e128:	68fb      	ldr	r3, [r7, #12]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	6999      	ldr	r1, [r3, #24]
 800e12e:	68bb      	ldr	r3, [r7, #8]
 800e130:	691b      	ldr	r3, [r3, #16]
 800e132:	021a      	lsls	r2, r3, #8
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	430a      	orrs	r2, r1
 800e13a:	619a      	str	r2, [r3, #24]
      break;
 800e13c:	e084      	b.n	800e248 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	68b9      	ldr	r1, [r7, #8]
 800e144:	4618      	mov	r0, r3
 800e146:	f000 fb6f 	bl	800e828 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	69da      	ldr	r2, [r3, #28]
 800e150:	68fb      	ldr	r3, [r7, #12]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	f042 0208 	orr.w	r2, r2, #8
 800e158:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	69da      	ldr	r2, [r3, #28]
 800e160:	68fb      	ldr	r3, [r7, #12]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	f022 0204 	bic.w	r2, r2, #4
 800e168:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	69d9      	ldr	r1, [r3, #28]
 800e170:	68bb      	ldr	r3, [r7, #8]
 800e172:	691a      	ldr	r2, [r3, #16]
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	430a      	orrs	r2, r1
 800e17a:	61da      	str	r2, [r3, #28]
      break;
 800e17c:	e064      	b.n	800e248 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e17e:	68fb      	ldr	r3, [r7, #12]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	68b9      	ldr	r1, [r7, #8]
 800e184:	4618      	mov	r0, r3
 800e186:	f000 fbd7 	bl	800e938 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e18a:	68fb      	ldr	r3, [r7, #12]
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	69da      	ldr	r2, [r3, #28]
 800e190:	68fb      	ldr	r3, [r7, #12]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e198:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	69da      	ldr	r2, [r3, #28]
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	681b      	ldr	r3, [r3, #0]
 800e1a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e1a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	69d9      	ldr	r1, [r3, #28]
 800e1b0:	68bb      	ldr	r3, [r7, #8]
 800e1b2:	691b      	ldr	r3, [r3, #16]
 800e1b4:	021a      	lsls	r2, r3, #8
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	430a      	orrs	r2, r1
 800e1bc:	61da      	str	r2, [r3, #28]
      break;
 800e1be:	e043      	b.n	800e248 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	68b9      	ldr	r1, [r7, #8]
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f000 fc20 	bl	800ea0c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e1d2:	68fb      	ldr	r3, [r7, #12]
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	f042 0208 	orr.w	r2, r2, #8
 800e1da:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	681b      	ldr	r3, [r3, #0]
 800e1e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	f022 0204 	bic.w	r2, r2, #4
 800e1ea:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	681b      	ldr	r3, [r3, #0]
 800e1f0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e1f2:	68bb      	ldr	r3, [r7, #8]
 800e1f4:	691a      	ldr	r2, [r3, #16]
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	430a      	orrs	r2, r1
 800e1fc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e1fe:	e023      	b.n	800e248 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	68b9      	ldr	r1, [r7, #8]
 800e206:	4618      	mov	r0, r3
 800e208:	f000 fc64 	bl	800ead4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e21a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e22a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800e232:	68bb      	ldr	r3, [r7, #8]
 800e234:	691b      	ldr	r3, [r3, #16]
 800e236:	021a      	lsls	r2, r3, #8
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	430a      	orrs	r2, r1
 800e23e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800e240:	e002      	b.n	800e248 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e242:	2301      	movs	r3, #1
 800e244:	75fb      	strb	r3, [r7, #23]
      break;
 800e246:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	2200      	movs	r2, #0
 800e24c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e250:	7dfb      	ldrb	r3, [r7, #23]
}
 800e252:	4618      	mov	r0, r3
 800e254:	3718      	adds	r7, #24
 800e256:	46bd      	mov	sp, r7
 800e258:	bd80      	pop	{r7, pc}
 800e25a:	bf00      	nop

0800e25c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e25c:	b580      	push	{r7, lr}
 800e25e:	b084      	sub	sp, #16
 800e260:	af00      	add	r7, sp, #0
 800e262:	6078      	str	r0, [r7, #4]
 800e264:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e266:	2300      	movs	r3, #0
 800e268:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e270:	2b01      	cmp	r3, #1
 800e272:	d101      	bne.n	800e278 <HAL_TIM_ConfigClockSource+0x1c>
 800e274:	2302      	movs	r3, #2
 800e276:	e0dc      	b.n	800e432 <HAL_TIM_ConfigClockSource+0x1d6>
 800e278:	687b      	ldr	r3, [r7, #4]
 800e27a:	2201      	movs	r2, #1
 800e27c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2202      	movs	r2, #2
 800e284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	689b      	ldr	r3, [r3, #8]
 800e28e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e290:	68ba      	ldr	r2, [r7, #8]
 800e292:	4b6a      	ldr	r3, [pc, #424]	@ (800e43c <HAL_TIM_ConfigClockSource+0x1e0>)
 800e294:	4013      	ands	r3, r2
 800e296:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800e29e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	68ba      	ldr	r2, [r7, #8]
 800e2a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e2a8:	683b      	ldr	r3, [r7, #0]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	4a64      	ldr	r2, [pc, #400]	@ (800e440 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e2ae:	4293      	cmp	r3, r2
 800e2b0:	f000 80a9 	beq.w	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e2b4:	4a62      	ldr	r2, [pc, #392]	@ (800e440 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e2b6:	4293      	cmp	r3, r2
 800e2b8:	f200 80ae 	bhi.w	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e2bc:	4a61      	ldr	r2, [pc, #388]	@ (800e444 <HAL_TIM_ConfigClockSource+0x1e8>)
 800e2be:	4293      	cmp	r3, r2
 800e2c0:	f000 80a1 	beq.w	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e2c4:	4a5f      	ldr	r2, [pc, #380]	@ (800e444 <HAL_TIM_ConfigClockSource+0x1e8>)
 800e2c6:	4293      	cmp	r3, r2
 800e2c8:	f200 80a6 	bhi.w	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e2cc:	4a5e      	ldr	r2, [pc, #376]	@ (800e448 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e2ce:	4293      	cmp	r3, r2
 800e2d0:	f000 8099 	beq.w	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e2d4:	4a5c      	ldr	r2, [pc, #368]	@ (800e448 <HAL_TIM_ConfigClockSource+0x1ec>)
 800e2d6:	4293      	cmp	r3, r2
 800e2d8:	f200 809e 	bhi.w	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e2dc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e2e0:	f000 8091 	beq.w	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e2e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800e2e8:	f200 8096 	bhi.w	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e2ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e2f0:	f000 8089 	beq.w	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e2f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e2f8:	f200 808e 	bhi.w	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e2fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e300:	d03e      	beq.n	800e380 <HAL_TIM_ConfigClockSource+0x124>
 800e302:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e306:	f200 8087 	bhi.w	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e30a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e30e:	f000 8086 	beq.w	800e41e <HAL_TIM_ConfigClockSource+0x1c2>
 800e312:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e316:	d87f      	bhi.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e318:	2b70      	cmp	r3, #112	@ 0x70
 800e31a:	d01a      	beq.n	800e352 <HAL_TIM_ConfigClockSource+0xf6>
 800e31c:	2b70      	cmp	r3, #112	@ 0x70
 800e31e:	d87b      	bhi.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e320:	2b60      	cmp	r3, #96	@ 0x60
 800e322:	d050      	beq.n	800e3c6 <HAL_TIM_ConfigClockSource+0x16a>
 800e324:	2b60      	cmp	r3, #96	@ 0x60
 800e326:	d877      	bhi.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e328:	2b50      	cmp	r3, #80	@ 0x50
 800e32a:	d03c      	beq.n	800e3a6 <HAL_TIM_ConfigClockSource+0x14a>
 800e32c:	2b50      	cmp	r3, #80	@ 0x50
 800e32e:	d873      	bhi.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e330:	2b40      	cmp	r3, #64	@ 0x40
 800e332:	d058      	beq.n	800e3e6 <HAL_TIM_ConfigClockSource+0x18a>
 800e334:	2b40      	cmp	r3, #64	@ 0x40
 800e336:	d86f      	bhi.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e338:	2b30      	cmp	r3, #48	@ 0x30
 800e33a:	d064      	beq.n	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e33c:	2b30      	cmp	r3, #48	@ 0x30
 800e33e:	d86b      	bhi.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e340:	2b20      	cmp	r3, #32
 800e342:	d060      	beq.n	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e344:	2b20      	cmp	r3, #32
 800e346:	d867      	bhi.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d05c      	beq.n	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e34c:	2b10      	cmp	r3, #16
 800e34e:	d05a      	beq.n	800e406 <HAL_TIM_ConfigClockSource+0x1aa>
 800e350:	e062      	b.n	800e418 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e362:	f000 fc9b 	bl	800ec9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	689b      	ldr	r3, [r3, #8]
 800e36c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800e374:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800e376:	687b      	ldr	r3, [r7, #4]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	68ba      	ldr	r2, [r7, #8]
 800e37c:	609a      	str	r2, [r3, #8]
      break;
 800e37e:	e04f      	b.n	800e420 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800e384:	683b      	ldr	r3, [r7, #0]
 800e386:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800e38c:	683b      	ldr	r3, [r7, #0]
 800e38e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800e390:	f000 fc84 	bl	800ec9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	689a      	ldr	r2, [r3, #8]
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e3a2:	609a      	str	r2, [r3, #8]
      break;
 800e3a4:	e03c      	b.n	800e420 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e3aa:	683b      	ldr	r3, [r7, #0]
 800e3ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e3b2:	461a      	mov	r2, r3
 800e3b4:	f000 fbf4 	bl	800eba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	2150      	movs	r1, #80	@ 0x50
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f000 fc4e 	bl	800ec60 <TIM_ITRx_SetConfig>
      break;
 800e3c4:	e02c      	b.n	800e420 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e3ca:	683b      	ldr	r3, [r7, #0]
 800e3cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e3ce:	683b      	ldr	r3, [r7, #0]
 800e3d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800e3d2:	461a      	mov	r2, r3
 800e3d4:	f000 fc13 	bl	800ebfe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	2160      	movs	r1, #96	@ 0x60
 800e3de:	4618      	mov	r0, r3
 800e3e0:	f000 fc3e 	bl	800ec60 <TIM_ITRx_SetConfig>
      break;
 800e3e4:	e01c      	b.n	800e420 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800e3ea:	683b      	ldr	r3, [r7, #0]
 800e3ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800e3ee:	683b      	ldr	r3, [r7, #0]
 800e3f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e3f2:	461a      	mov	r2, r3
 800e3f4:	f000 fbd4 	bl	800eba0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	2140      	movs	r1, #64	@ 0x40
 800e3fe:	4618      	mov	r0, r3
 800e400:	f000 fc2e 	bl	800ec60 <TIM_ITRx_SetConfig>
      break;
 800e404:	e00c      	b.n	800e420 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681a      	ldr	r2, [r3, #0]
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	4619      	mov	r1, r3
 800e410:	4610      	mov	r0, r2
 800e412:	f000 fc25 	bl	800ec60 <TIM_ITRx_SetConfig>
      break;
 800e416:	e003      	b.n	800e420 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800e418:	2301      	movs	r3, #1
 800e41a:	73fb      	strb	r3, [r7, #15]
      break;
 800e41c:	e000      	b.n	800e420 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800e41e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	2201      	movs	r2, #1
 800e424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	2200      	movs	r2, #0
 800e42c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800e430:	7bfb      	ldrb	r3, [r7, #15]
}
 800e432:	4618      	mov	r0, r3
 800e434:	3710      	adds	r7, #16
 800e436:	46bd      	mov	sp, r7
 800e438:	bd80      	pop	{r7, pc}
 800e43a:	bf00      	nop
 800e43c:	ffceff88 	.word	0xffceff88
 800e440:	00100040 	.word	0x00100040
 800e444:	00100030 	.word	0x00100030
 800e448:	00100020 	.word	0x00100020

0800e44c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e44c:	b480      	push	{r7}
 800e44e:	b083      	sub	sp, #12
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e454:	bf00      	nop
 800e456:	370c      	adds	r7, #12
 800e458:	46bd      	mov	sp, r7
 800e45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e45e:	4770      	bx	lr

0800e460 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e460:	b480      	push	{r7}
 800e462:	b083      	sub	sp, #12
 800e464:	af00      	add	r7, sp, #0
 800e466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e468:	bf00      	nop
 800e46a:	370c      	adds	r7, #12
 800e46c:	46bd      	mov	sp, r7
 800e46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e472:	4770      	bx	lr

0800e474 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e474:	b480      	push	{r7}
 800e476:	b083      	sub	sp, #12
 800e478:	af00      	add	r7, sp, #0
 800e47a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e47c:	bf00      	nop
 800e47e:	370c      	adds	r7, #12
 800e480:	46bd      	mov	sp, r7
 800e482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e486:	4770      	bx	lr

0800e488 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e488:	b480      	push	{r7}
 800e48a:	b083      	sub	sp, #12
 800e48c:	af00      	add	r7, sp, #0
 800e48e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e490:	bf00      	nop
 800e492:	370c      	adds	r7, #12
 800e494:	46bd      	mov	sp, r7
 800e496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49a:	4770      	bx	lr

0800e49c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800e49c:	b480      	push	{r7}
 800e49e:	b085      	sub	sp, #20
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
 800e4a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	4a47      	ldr	r2, [pc, #284]	@ (800e5cc <TIM_Base_SetConfig+0x130>)
 800e4b0:	4293      	cmp	r3, r2
 800e4b2:	d013      	beq.n	800e4dc <TIM_Base_SetConfig+0x40>
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e4ba:	d00f      	beq.n	800e4dc <TIM_Base_SetConfig+0x40>
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	4a44      	ldr	r2, [pc, #272]	@ (800e5d0 <TIM_Base_SetConfig+0x134>)
 800e4c0:	4293      	cmp	r3, r2
 800e4c2:	d00b      	beq.n	800e4dc <TIM_Base_SetConfig+0x40>
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	4a43      	ldr	r2, [pc, #268]	@ (800e5d4 <TIM_Base_SetConfig+0x138>)
 800e4c8:	4293      	cmp	r3, r2
 800e4ca:	d007      	beq.n	800e4dc <TIM_Base_SetConfig+0x40>
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	4a42      	ldr	r2, [pc, #264]	@ (800e5d8 <TIM_Base_SetConfig+0x13c>)
 800e4d0:	4293      	cmp	r3, r2
 800e4d2:	d003      	beq.n	800e4dc <TIM_Base_SetConfig+0x40>
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	4a41      	ldr	r2, [pc, #260]	@ (800e5dc <TIM_Base_SetConfig+0x140>)
 800e4d8:	4293      	cmp	r3, r2
 800e4da:	d108      	bne.n	800e4ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e4e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e4e4:	683b      	ldr	r3, [r7, #0]
 800e4e6:	685b      	ldr	r3, [r3, #4]
 800e4e8:	68fa      	ldr	r2, [r7, #12]
 800e4ea:	4313      	orrs	r3, r2
 800e4ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	4a36      	ldr	r2, [pc, #216]	@ (800e5cc <TIM_Base_SetConfig+0x130>)
 800e4f2:	4293      	cmp	r3, r2
 800e4f4:	d027      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e4fc:	d023      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	4a33      	ldr	r2, [pc, #204]	@ (800e5d0 <TIM_Base_SetConfig+0x134>)
 800e502:	4293      	cmp	r3, r2
 800e504:	d01f      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	4a32      	ldr	r2, [pc, #200]	@ (800e5d4 <TIM_Base_SetConfig+0x138>)
 800e50a:	4293      	cmp	r3, r2
 800e50c:	d01b      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	4a31      	ldr	r2, [pc, #196]	@ (800e5d8 <TIM_Base_SetConfig+0x13c>)
 800e512:	4293      	cmp	r3, r2
 800e514:	d017      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	4a30      	ldr	r2, [pc, #192]	@ (800e5dc <TIM_Base_SetConfig+0x140>)
 800e51a:	4293      	cmp	r3, r2
 800e51c:	d013      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	4a2f      	ldr	r2, [pc, #188]	@ (800e5e0 <TIM_Base_SetConfig+0x144>)
 800e522:	4293      	cmp	r3, r2
 800e524:	d00f      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e526:	687b      	ldr	r3, [r7, #4]
 800e528:	4a2e      	ldr	r2, [pc, #184]	@ (800e5e4 <TIM_Base_SetConfig+0x148>)
 800e52a:	4293      	cmp	r3, r2
 800e52c:	d00b      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	4a2d      	ldr	r2, [pc, #180]	@ (800e5e8 <TIM_Base_SetConfig+0x14c>)
 800e532:	4293      	cmp	r3, r2
 800e534:	d007      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	4a2c      	ldr	r2, [pc, #176]	@ (800e5ec <TIM_Base_SetConfig+0x150>)
 800e53a:	4293      	cmp	r3, r2
 800e53c:	d003      	beq.n	800e546 <TIM_Base_SetConfig+0xaa>
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	4a2b      	ldr	r2, [pc, #172]	@ (800e5f0 <TIM_Base_SetConfig+0x154>)
 800e542:	4293      	cmp	r3, r2
 800e544:	d108      	bne.n	800e558 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e54c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e54e:	683b      	ldr	r3, [r7, #0]
 800e550:	68db      	ldr	r3, [r3, #12]
 800e552:	68fa      	ldr	r2, [r7, #12]
 800e554:	4313      	orrs	r3, r2
 800e556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800e55e:	683b      	ldr	r3, [r7, #0]
 800e560:	695b      	ldr	r3, [r3, #20]
 800e562:	4313      	orrs	r3, r2
 800e564:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	689a      	ldr	r2, [r3, #8]
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	681a      	ldr	r2, [r3, #0]
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	4a14      	ldr	r2, [pc, #80]	@ (800e5cc <TIM_Base_SetConfig+0x130>)
 800e57a:	4293      	cmp	r3, r2
 800e57c:	d00f      	beq.n	800e59e <TIM_Base_SetConfig+0x102>
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	4a16      	ldr	r2, [pc, #88]	@ (800e5dc <TIM_Base_SetConfig+0x140>)
 800e582:	4293      	cmp	r3, r2
 800e584:	d00b      	beq.n	800e59e <TIM_Base_SetConfig+0x102>
 800e586:	687b      	ldr	r3, [r7, #4]
 800e588:	4a15      	ldr	r2, [pc, #84]	@ (800e5e0 <TIM_Base_SetConfig+0x144>)
 800e58a:	4293      	cmp	r3, r2
 800e58c:	d007      	beq.n	800e59e <TIM_Base_SetConfig+0x102>
 800e58e:	687b      	ldr	r3, [r7, #4]
 800e590:	4a14      	ldr	r2, [pc, #80]	@ (800e5e4 <TIM_Base_SetConfig+0x148>)
 800e592:	4293      	cmp	r3, r2
 800e594:	d003      	beq.n	800e59e <TIM_Base_SetConfig+0x102>
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	4a13      	ldr	r2, [pc, #76]	@ (800e5e8 <TIM_Base_SetConfig+0x14c>)
 800e59a:	4293      	cmp	r3, r2
 800e59c:	d103      	bne.n	800e5a6 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	691a      	ldr	r2, [r3, #16]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800e5a6:	687b      	ldr	r3, [r7, #4]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	f043 0204 	orr.w	r2, r3, #4
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2201      	movs	r2, #1
 800e5b6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	68fa      	ldr	r2, [r7, #12]
 800e5bc:	601a      	str	r2, [r3, #0]
}
 800e5be:	bf00      	nop
 800e5c0:	3714      	adds	r7, #20
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c8:	4770      	bx	lr
 800e5ca:	bf00      	nop
 800e5cc:	40010000 	.word	0x40010000
 800e5d0:	40000400 	.word	0x40000400
 800e5d4:	40000800 	.word	0x40000800
 800e5d8:	40000c00 	.word	0x40000c00
 800e5dc:	40010400 	.word	0x40010400
 800e5e0:	40014000 	.word	0x40014000
 800e5e4:	40014400 	.word	0x40014400
 800e5e8:	40014800 	.word	0x40014800
 800e5ec:	4000e000 	.word	0x4000e000
 800e5f0:	4000e400 	.word	0x4000e400

0800e5f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b087      	sub	sp, #28
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
 800e5fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6a1b      	ldr	r3, [r3, #32]
 800e602:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	6a1b      	ldr	r3, [r3, #32]
 800e608:	f023 0201 	bic.w	r2, r3, #1
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	685b      	ldr	r3, [r3, #4]
 800e614:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	699b      	ldr	r3, [r3, #24]
 800e61a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e61c:	68fa      	ldr	r2, [r7, #12]
 800e61e:	4b37      	ldr	r3, [pc, #220]	@ (800e6fc <TIM_OC1_SetConfig+0x108>)
 800e620:	4013      	ands	r3, r2
 800e622:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	f023 0303 	bic.w	r3, r3, #3
 800e62a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e62c:	683b      	ldr	r3, [r7, #0]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	68fa      	ldr	r2, [r7, #12]
 800e632:	4313      	orrs	r3, r2
 800e634:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e636:	697b      	ldr	r3, [r7, #20]
 800e638:	f023 0302 	bic.w	r3, r3, #2
 800e63c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e63e:	683b      	ldr	r3, [r7, #0]
 800e640:	689b      	ldr	r3, [r3, #8]
 800e642:	697a      	ldr	r2, [r7, #20]
 800e644:	4313      	orrs	r3, r2
 800e646:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	4a2d      	ldr	r2, [pc, #180]	@ (800e700 <TIM_OC1_SetConfig+0x10c>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d00f      	beq.n	800e670 <TIM_OC1_SetConfig+0x7c>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	4a2c      	ldr	r2, [pc, #176]	@ (800e704 <TIM_OC1_SetConfig+0x110>)
 800e654:	4293      	cmp	r3, r2
 800e656:	d00b      	beq.n	800e670 <TIM_OC1_SetConfig+0x7c>
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	4a2b      	ldr	r2, [pc, #172]	@ (800e708 <TIM_OC1_SetConfig+0x114>)
 800e65c:	4293      	cmp	r3, r2
 800e65e:	d007      	beq.n	800e670 <TIM_OC1_SetConfig+0x7c>
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	4a2a      	ldr	r2, [pc, #168]	@ (800e70c <TIM_OC1_SetConfig+0x118>)
 800e664:	4293      	cmp	r3, r2
 800e666:	d003      	beq.n	800e670 <TIM_OC1_SetConfig+0x7c>
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	4a29      	ldr	r2, [pc, #164]	@ (800e710 <TIM_OC1_SetConfig+0x11c>)
 800e66c:	4293      	cmp	r3, r2
 800e66e:	d10c      	bne.n	800e68a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e670:	697b      	ldr	r3, [r7, #20]
 800e672:	f023 0308 	bic.w	r3, r3, #8
 800e676:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e678:	683b      	ldr	r3, [r7, #0]
 800e67a:	68db      	ldr	r3, [r3, #12]
 800e67c:	697a      	ldr	r2, [r7, #20]
 800e67e:	4313      	orrs	r3, r2
 800e680:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e682:	697b      	ldr	r3, [r7, #20]
 800e684:	f023 0304 	bic.w	r3, r3, #4
 800e688:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	4a1c      	ldr	r2, [pc, #112]	@ (800e700 <TIM_OC1_SetConfig+0x10c>)
 800e68e:	4293      	cmp	r3, r2
 800e690:	d00f      	beq.n	800e6b2 <TIM_OC1_SetConfig+0xbe>
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	4a1b      	ldr	r2, [pc, #108]	@ (800e704 <TIM_OC1_SetConfig+0x110>)
 800e696:	4293      	cmp	r3, r2
 800e698:	d00b      	beq.n	800e6b2 <TIM_OC1_SetConfig+0xbe>
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	4a1a      	ldr	r2, [pc, #104]	@ (800e708 <TIM_OC1_SetConfig+0x114>)
 800e69e:	4293      	cmp	r3, r2
 800e6a0:	d007      	beq.n	800e6b2 <TIM_OC1_SetConfig+0xbe>
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	4a19      	ldr	r2, [pc, #100]	@ (800e70c <TIM_OC1_SetConfig+0x118>)
 800e6a6:	4293      	cmp	r3, r2
 800e6a8:	d003      	beq.n	800e6b2 <TIM_OC1_SetConfig+0xbe>
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	4a18      	ldr	r2, [pc, #96]	@ (800e710 <TIM_OC1_SetConfig+0x11c>)
 800e6ae:	4293      	cmp	r3, r2
 800e6b0:	d111      	bne.n	800e6d6 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e6b2:	693b      	ldr	r3, [r7, #16]
 800e6b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e6b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e6ba:	693b      	ldr	r3, [r7, #16]
 800e6bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e6c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e6c2:	683b      	ldr	r3, [r7, #0]
 800e6c4:	695b      	ldr	r3, [r3, #20]
 800e6c6:	693a      	ldr	r2, [r7, #16]
 800e6c8:	4313      	orrs	r3, r2
 800e6ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	699b      	ldr	r3, [r3, #24]
 800e6d0:	693a      	ldr	r2, [r7, #16]
 800e6d2:	4313      	orrs	r3, r2
 800e6d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	693a      	ldr	r2, [r7, #16]
 800e6da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	68fa      	ldr	r2, [r7, #12]
 800e6e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	685a      	ldr	r2, [r3, #4]
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	697a      	ldr	r2, [r7, #20]
 800e6ee:	621a      	str	r2, [r3, #32]
}
 800e6f0:	bf00      	nop
 800e6f2:	371c      	adds	r7, #28
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6fa:	4770      	bx	lr
 800e6fc:	fffeff8f 	.word	0xfffeff8f
 800e700:	40010000 	.word	0x40010000
 800e704:	40010400 	.word	0x40010400
 800e708:	40014000 	.word	0x40014000
 800e70c:	40014400 	.word	0x40014400
 800e710:	40014800 	.word	0x40014800

0800e714 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e714:	b480      	push	{r7}
 800e716:	b087      	sub	sp, #28
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]
 800e71c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	6a1b      	ldr	r3, [r3, #32]
 800e722:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	6a1b      	ldr	r3, [r3, #32]
 800e728:	f023 0210 	bic.w	r2, r3, #16
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	685b      	ldr	r3, [r3, #4]
 800e734:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	699b      	ldr	r3, [r3, #24]
 800e73a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e73c:	68fa      	ldr	r2, [r7, #12]
 800e73e:	4b34      	ldr	r3, [pc, #208]	@ (800e810 <TIM_OC2_SetConfig+0xfc>)
 800e740:	4013      	ands	r3, r2
 800e742:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e74a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	021b      	lsls	r3, r3, #8
 800e752:	68fa      	ldr	r2, [r7, #12]
 800e754:	4313      	orrs	r3, r2
 800e756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e758:	697b      	ldr	r3, [r7, #20]
 800e75a:	f023 0320 	bic.w	r3, r3, #32
 800e75e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	689b      	ldr	r3, [r3, #8]
 800e764:	011b      	lsls	r3, r3, #4
 800e766:	697a      	ldr	r2, [r7, #20]
 800e768:	4313      	orrs	r3, r2
 800e76a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e76c:	687b      	ldr	r3, [r7, #4]
 800e76e:	4a29      	ldr	r2, [pc, #164]	@ (800e814 <TIM_OC2_SetConfig+0x100>)
 800e770:	4293      	cmp	r3, r2
 800e772:	d003      	beq.n	800e77c <TIM_OC2_SetConfig+0x68>
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	4a28      	ldr	r2, [pc, #160]	@ (800e818 <TIM_OC2_SetConfig+0x104>)
 800e778:	4293      	cmp	r3, r2
 800e77a:	d10d      	bne.n	800e798 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e782:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e784:	683b      	ldr	r3, [r7, #0]
 800e786:	68db      	ldr	r3, [r3, #12]
 800e788:	011b      	lsls	r3, r3, #4
 800e78a:	697a      	ldr	r2, [r7, #20]
 800e78c:	4313      	orrs	r3, r2
 800e78e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e790:	697b      	ldr	r3, [r7, #20]
 800e792:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e796:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	4a1e      	ldr	r2, [pc, #120]	@ (800e814 <TIM_OC2_SetConfig+0x100>)
 800e79c:	4293      	cmp	r3, r2
 800e79e:	d00f      	beq.n	800e7c0 <TIM_OC2_SetConfig+0xac>
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	4a1d      	ldr	r2, [pc, #116]	@ (800e818 <TIM_OC2_SetConfig+0x104>)
 800e7a4:	4293      	cmp	r3, r2
 800e7a6:	d00b      	beq.n	800e7c0 <TIM_OC2_SetConfig+0xac>
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	4a1c      	ldr	r2, [pc, #112]	@ (800e81c <TIM_OC2_SetConfig+0x108>)
 800e7ac:	4293      	cmp	r3, r2
 800e7ae:	d007      	beq.n	800e7c0 <TIM_OC2_SetConfig+0xac>
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	4a1b      	ldr	r2, [pc, #108]	@ (800e820 <TIM_OC2_SetConfig+0x10c>)
 800e7b4:	4293      	cmp	r3, r2
 800e7b6:	d003      	beq.n	800e7c0 <TIM_OC2_SetConfig+0xac>
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	4a1a      	ldr	r2, [pc, #104]	@ (800e824 <TIM_OC2_SetConfig+0x110>)
 800e7bc:	4293      	cmp	r3, r2
 800e7be:	d113      	bne.n	800e7e8 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e7c0:	693b      	ldr	r3, [r7, #16]
 800e7c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e7c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e7c8:	693b      	ldr	r3, [r7, #16]
 800e7ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e7ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e7d0:	683b      	ldr	r3, [r7, #0]
 800e7d2:	695b      	ldr	r3, [r3, #20]
 800e7d4:	009b      	lsls	r3, r3, #2
 800e7d6:	693a      	ldr	r2, [r7, #16]
 800e7d8:	4313      	orrs	r3, r2
 800e7da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	699b      	ldr	r3, [r3, #24]
 800e7e0:	009b      	lsls	r3, r3, #2
 800e7e2:	693a      	ldr	r2, [r7, #16]
 800e7e4:	4313      	orrs	r3, r2
 800e7e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	693a      	ldr	r2, [r7, #16]
 800e7ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	68fa      	ldr	r2, [r7, #12]
 800e7f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e7f4:	683b      	ldr	r3, [r7, #0]
 800e7f6:	685a      	ldr	r2, [r3, #4]
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	697a      	ldr	r2, [r7, #20]
 800e800:	621a      	str	r2, [r3, #32]
}
 800e802:	bf00      	nop
 800e804:	371c      	adds	r7, #28
 800e806:	46bd      	mov	sp, r7
 800e808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80c:	4770      	bx	lr
 800e80e:	bf00      	nop
 800e810:	feff8fff 	.word	0xfeff8fff
 800e814:	40010000 	.word	0x40010000
 800e818:	40010400 	.word	0x40010400
 800e81c:	40014000 	.word	0x40014000
 800e820:	40014400 	.word	0x40014400
 800e824:	40014800 	.word	0x40014800

0800e828 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e828:	b480      	push	{r7}
 800e82a:	b087      	sub	sp, #28
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	6a1b      	ldr	r3, [r3, #32]
 800e836:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e838:	687b      	ldr	r3, [r7, #4]
 800e83a:	6a1b      	ldr	r3, [r3, #32]
 800e83c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	685b      	ldr	r3, [r3, #4]
 800e848:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	69db      	ldr	r3, [r3, #28]
 800e84e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e850:	68fa      	ldr	r2, [r7, #12]
 800e852:	4b33      	ldr	r3, [pc, #204]	@ (800e920 <TIM_OC3_SetConfig+0xf8>)
 800e854:	4013      	ands	r3, r2
 800e856:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e858:	68fb      	ldr	r3, [r7, #12]
 800e85a:	f023 0303 	bic.w	r3, r3, #3
 800e85e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	68fa      	ldr	r2, [r7, #12]
 800e866:	4313      	orrs	r3, r2
 800e868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e86a:	697b      	ldr	r3, [r7, #20]
 800e86c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800e870:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	689b      	ldr	r3, [r3, #8]
 800e876:	021b      	lsls	r3, r3, #8
 800e878:	697a      	ldr	r2, [r7, #20]
 800e87a:	4313      	orrs	r3, r2
 800e87c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	4a28      	ldr	r2, [pc, #160]	@ (800e924 <TIM_OC3_SetConfig+0xfc>)
 800e882:	4293      	cmp	r3, r2
 800e884:	d003      	beq.n	800e88e <TIM_OC3_SetConfig+0x66>
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	4a27      	ldr	r2, [pc, #156]	@ (800e928 <TIM_OC3_SetConfig+0x100>)
 800e88a:	4293      	cmp	r3, r2
 800e88c:	d10d      	bne.n	800e8aa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800e894:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e896:	683b      	ldr	r3, [r7, #0]
 800e898:	68db      	ldr	r3, [r3, #12]
 800e89a:	021b      	lsls	r3, r3, #8
 800e89c:	697a      	ldr	r2, [r7, #20]
 800e89e:	4313      	orrs	r3, r2
 800e8a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800e8a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	4a1d      	ldr	r2, [pc, #116]	@ (800e924 <TIM_OC3_SetConfig+0xfc>)
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	d00f      	beq.n	800e8d2 <TIM_OC3_SetConfig+0xaa>
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	4a1c      	ldr	r2, [pc, #112]	@ (800e928 <TIM_OC3_SetConfig+0x100>)
 800e8b6:	4293      	cmp	r3, r2
 800e8b8:	d00b      	beq.n	800e8d2 <TIM_OC3_SetConfig+0xaa>
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	4a1b      	ldr	r2, [pc, #108]	@ (800e92c <TIM_OC3_SetConfig+0x104>)
 800e8be:	4293      	cmp	r3, r2
 800e8c0:	d007      	beq.n	800e8d2 <TIM_OC3_SetConfig+0xaa>
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	4a1a      	ldr	r2, [pc, #104]	@ (800e930 <TIM_OC3_SetConfig+0x108>)
 800e8c6:	4293      	cmp	r3, r2
 800e8c8:	d003      	beq.n	800e8d2 <TIM_OC3_SetConfig+0xaa>
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	4a19      	ldr	r2, [pc, #100]	@ (800e934 <TIM_OC3_SetConfig+0x10c>)
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d113      	bne.n	800e8fa <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e8d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e8e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e8e2:	683b      	ldr	r3, [r7, #0]
 800e8e4:	695b      	ldr	r3, [r3, #20]
 800e8e6:	011b      	lsls	r3, r3, #4
 800e8e8:	693a      	ldr	r2, [r7, #16]
 800e8ea:	4313      	orrs	r3, r2
 800e8ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	699b      	ldr	r3, [r3, #24]
 800e8f2:	011b      	lsls	r3, r3, #4
 800e8f4:	693a      	ldr	r2, [r7, #16]
 800e8f6:	4313      	orrs	r3, r2
 800e8f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	693a      	ldr	r2, [r7, #16]
 800e8fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e900:	687b      	ldr	r3, [r7, #4]
 800e902:	68fa      	ldr	r2, [r7, #12]
 800e904:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	685a      	ldr	r2, [r3, #4]
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	697a      	ldr	r2, [r7, #20]
 800e912:	621a      	str	r2, [r3, #32]
}
 800e914:	bf00      	nop
 800e916:	371c      	adds	r7, #28
 800e918:	46bd      	mov	sp, r7
 800e91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e91e:	4770      	bx	lr
 800e920:	fffeff8f 	.word	0xfffeff8f
 800e924:	40010000 	.word	0x40010000
 800e928:	40010400 	.word	0x40010400
 800e92c:	40014000 	.word	0x40014000
 800e930:	40014400 	.word	0x40014400
 800e934:	40014800 	.word	0x40014800

0800e938 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800e938:	b480      	push	{r7}
 800e93a:	b087      	sub	sp, #28
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
 800e940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e942:	687b      	ldr	r3, [r7, #4]
 800e944:	6a1b      	ldr	r3, [r3, #32]
 800e946:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	6a1b      	ldr	r3, [r3, #32]
 800e94c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	685b      	ldr	r3, [r3, #4]
 800e958:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	69db      	ldr	r3, [r3, #28]
 800e95e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e960:	68fa      	ldr	r2, [r7, #12]
 800e962:	4b24      	ldr	r3, [pc, #144]	@ (800e9f4 <TIM_OC4_SetConfig+0xbc>)
 800e964:	4013      	ands	r3, r2
 800e966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e968:	68fb      	ldr	r3, [r7, #12]
 800e96a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e96e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	021b      	lsls	r3, r3, #8
 800e976:	68fa      	ldr	r2, [r7, #12]
 800e978:	4313      	orrs	r3, r2
 800e97a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e97c:	693b      	ldr	r3, [r7, #16]
 800e97e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800e982:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	689b      	ldr	r3, [r3, #8]
 800e988:	031b      	lsls	r3, r3, #12
 800e98a:	693a      	ldr	r2, [r7, #16]
 800e98c:	4313      	orrs	r3, r2
 800e98e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	4a19      	ldr	r2, [pc, #100]	@ (800e9f8 <TIM_OC4_SetConfig+0xc0>)
 800e994:	4293      	cmp	r3, r2
 800e996:	d00f      	beq.n	800e9b8 <TIM_OC4_SetConfig+0x80>
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	4a18      	ldr	r2, [pc, #96]	@ (800e9fc <TIM_OC4_SetConfig+0xc4>)
 800e99c:	4293      	cmp	r3, r2
 800e99e:	d00b      	beq.n	800e9b8 <TIM_OC4_SetConfig+0x80>
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	4a17      	ldr	r2, [pc, #92]	@ (800ea00 <TIM_OC4_SetConfig+0xc8>)
 800e9a4:	4293      	cmp	r3, r2
 800e9a6:	d007      	beq.n	800e9b8 <TIM_OC4_SetConfig+0x80>
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	4a16      	ldr	r2, [pc, #88]	@ (800ea04 <TIM_OC4_SetConfig+0xcc>)
 800e9ac:	4293      	cmp	r3, r2
 800e9ae:	d003      	beq.n	800e9b8 <TIM_OC4_SetConfig+0x80>
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	4a15      	ldr	r2, [pc, #84]	@ (800ea08 <TIM_OC4_SetConfig+0xd0>)
 800e9b4:	4293      	cmp	r3, r2
 800e9b6:	d109      	bne.n	800e9cc <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e9b8:	697b      	ldr	r3, [r7, #20]
 800e9ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e9be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e9c0:	683b      	ldr	r3, [r7, #0]
 800e9c2:	695b      	ldr	r3, [r3, #20]
 800e9c4:	019b      	lsls	r3, r3, #6
 800e9c6:	697a      	ldr	r2, [r7, #20]
 800e9c8:	4313      	orrs	r3, r2
 800e9ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	697a      	ldr	r2, [r7, #20]
 800e9d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	68fa      	ldr	r2, [r7, #12]
 800e9d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	685a      	ldr	r2, [r3, #4]
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	693a      	ldr	r2, [r7, #16]
 800e9e4:	621a      	str	r2, [r3, #32]
}
 800e9e6:	bf00      	nop
 800e9e8:	371c      	adds	r7, #28
 800e9ea:	46bd      	mov	sp, r7
 800e9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f0:	4770      	bx	lr
 800e9f2:	bf00      	nop
 800e9f4:	feff8fff 	.word	0xfeff8fff
 800e9f8:	40010000 	.word	0x40010000
 800e9fc:	40010400 	.word	0x40010400
 800ea00:	40014000 	.word	0x40014000
 800ea04:	40014400 	.word	0x40014400
 800ea08:	40014800 	.word	0x40014800

0800ea0c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ea0c:	b480      	push	{r7}
 800ea0e:	b087      	sub	sp, #28
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	6078      	str	r0, [r7, #4]
 800ea14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	6a1b      	ldr	r3, [r3, #32]
 800ea1a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	6a1b      	ldr	r3, [r3, #32]
 800ea20:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	685b      	ldr	r3, [r3, #4]
 800ea2c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ea32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ea34:	68fa      	ldr	r2, [r7, #12]
 800ea36:	4b21      	ldr	r3, [pc, #132]	@ (800eabc <TIM_OC5_SetConfig+0xb0>)
 800ea38:	4013      	ands	r3, r2
 800ea3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ea3c:	683b      	ldr	r3, [r7, #0]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	68fa      	ldr	r2, [r7, #12]
 800ea42:	4313      	orrs	r3, r2
 800ea44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ea46:	693b      	ldr	r3, [r7, #16]
 800ea48:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800ea4c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ea4e:	683b      	ldr	r3, [r7, #0]
 800ea50:	689b      	ldr	r3, [r3, #8]
 800ea52:	041b      	lsls	r3, r3, #16
 800ea54:	693a      	ldr	r2, [r7, #16]
 800ea56:	4313      	orrs	r3, r2
 800ea58:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	4a18      	ldr	r2, [pc, #96]	@ (800eac0 <TIM_OC5_SetConfig+0xb4>)
 800ea5e:	4293      	cmp	r3, r2
 800ea60:	d00f      	beq.n	800ea82 <TIM_OC5_SetConfig+0x76>
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	4a17      	ldr	r2, [pc, #92]	@ (800eac4 <TIM_OC5_SetConfig+0xb8>)
 800ea66:	4293      	cmp	r3, r2
 800ea68:	d00b      	beq.n	800ea82 <TIM_OC5_SetConfig+0x76>
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	4a16      	ldr	r2, [pc, #88]	@ (800eac8 <TIM_OC5_SetConfig+0xbc>)
 800ea6e:	4293      	cmp	r3, r2
 800ea70:	d007      	beq.n	800ea82 <TIM_OC5_SetConfig+0x76>
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	4a15      	ldr	r2, [pc, #84]	@ (800eacc <TIM_OC5_SetConfig+0xc0>)
 800ea76:	4293      	cmp	r3, r2
 800ea78:	d003      	beq.n	800ea82 <TIM_OC5_SetConfig+0x76>
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	4a14      	ldr	r2, [pc, #80]	@ (800ead0 <TIM_OC5_SetConfig+0xc4>)
 800ea7e:	4293      	cmp	r3, r2
 800ea80:	d109      	bne.n	800ea96 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ea82:	697b      	ldr	r3, [r7, #20]
 800ea84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ea88:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	695b      	ldr	r3, [r3, #20]
 800ea8e:	021b      	lsls	r3, r3, #8
 800ea90:	697a      	ldr	r2, [r7, #20]
 800ea92:	4313      	orrs	r3, r2
 800ea94:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	697a      	ldr	r2, [r7, #20]
 800ea9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	68fa      	ldr	r2, [r7, #12]
 800eaa0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800eaa2:	683b      	ldr	r3, [r7, #0]
 800eaa4:	685a      	ldr	r2, [r3, #4]
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	693a      	ldr	r2, [r7, #16]
 800eaae:	621a      	str	r2, [r3, #32]
}
 800eab0:	bf00      	nop
 800eab2:	371c      	adds	r7, #28
 800eab4:	46bd      	mov	sp, r7
 800eab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaba:	4770      	bx	lr
 800eabc:	fffeff8f 	.word	0xfffeff8f
 800eac0:	40010000 	.word	0x40010000
 800eac4:	40010400 	.word	0x40010400
 800eac8:	40014000 	.word	0x40014000
 800eacc:	40014400 	.word	0x40014400
 800ead0:	40014800 	.word	0x40014800

0800ead4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b087      	sub	sp, #28
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
 800eadc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	6a1b      	ldr	r3, [r3, #32]
 800eae2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	6a1b      	ldr	r3, [r3, #32]
 800eae8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	685b      	ldr	r3, [r3, #4]
 800eaf4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eafa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800eafc:	68fa      	ldr	r2, [r7, #12]
 800eafe:	4b22      	ldr	r3, [pc, #136]	@ (800eb88 <TIM_OC6_SetConfig+0xb4>)
 800eb00:	4013      	ands	r3, r2
 800eb02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eb04:	683b      	ldr	r3, [r7, #0]
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	021b      	lsls	r3, r3, #8
 800eb0a:	68fa      	ldr	r2, [r7, #12]
 800eb0c:	4313      	orrs	r3, r2
 800eb0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800eb10:	693b      	ldr	r3, [r7, #16]
 800eb12:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800eb16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800eb18:	683b      	ldr	r3, [r7, #0]
 800eb1a:	689b      	ldr	r3, [r3, #8]
 800eb1c:	051b      	lsls	r3, r3, #20
 800eb1e:	693a      	ldr	r2, [r7, #16]
 800eb20:	4313      	orrs	r3, r2
 800eb22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	4a19      	ldr	r2, [pc, #100]	@ (800eb8c <TIM_OC6_SetConfig+0xb8>)
 800eb28:	4293      	cmp	r3, r2
 800eb2a:	d00f      	beq.n	800eb4c <TIM_OC6_SetConfig+0x78>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	4a18      	ldr	r2, [pc, #96]	@ (800eb90 <TIM_OC6_SetConfig+0xbc>)
 800eb30:	4293      	cmp	r3, r2
 800eb32:	d00b      	beq.n	800eb4c <TIM_OC6_SetConfig+0x78>
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	4a17      	ldr	r2, [pc, #92]	@ (800eb94 <TIM_OC6_SetConfig+0xc0>)
 800eb38:	4293      	cmp	r3, r2
 800eb3a:	d007      	beq.n	800eb4c <TIM_OC6_SetConfig+0x78>
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	4a16      	ldr	r2, [pc, #88]	@ (800eb98 <TIM_OC6_SetConfig+0xc4>)
 800eb40:	4293      	cmp	r3, r2
 800eb42:	d003      	beq.n	800eb4c <TIM_OC6_SetConfig+0x78>
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	4a15      	ldr	r2, [pc, #84]	@ (800eb9c <TIM_OC6_SetConfig+0xc8>)
 800eb48:	4293      	cmp	r3, r2
 800eb4a:	d109      	bne.n	800eb60 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800eb4c:	697b      	ldr	r3, [r7, #20]
 800eb4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800eb52:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	695b      	ldr	r3, [r3, #20]
 800eb58:	029b      	lsls	r3, r3, #10
 800eb5a:	697a      	ldr	r2, [r7, #20]
 800eb5c:	4313      	orrs	r3, r2
 800eb5e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	697a      	ldr	r2, [r7, #20]
 800eb64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	68fa      	ldr	r2, [r7, #12]
 800eb6a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800eb6c:	683b      	ldr	r3, [r7, #0]
 800eb6e:	685a      	ldr	r2, [r3, #4]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	693a      	ldr	r2, [r7, #16]
 800eb78:	621a      	str	r2, [r3, #32]
}
 800eb7a:	bf00      	nop
 800eb7c:	371c      	adds	r7, #28
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb84:	4770      	bx	lr
 800eb86:	bf00      	nop
 800eb88:	feff8fff 	.word	0xfeff8fff
 800eb8c:	40010000 	.word	0x40010000
 800eb90:	40010400 	.word	0x40010400
 800eb94:	40014000 	.word	0x40014000
 800eb98:	40014400 	.word	0x40014400
 800eb9c:	40014800 	.word	0x40014800

0800eba0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800eba0:	b480      	push	{r7}
 800eba2:	b087      	sub	sp, #28
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	60f8      	str	r0, [r7, #12]
 800eba8:	60b9      	str	r1, [r7, #8]
 800ebaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	6a1b      	ldr	r3, [r3, #32]
 800ebb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	6a1b      	ldr	r3, [r3, #32]
 800ebb6:	f023 0201 	bic.w	r2, r3, #1
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	699b      	ldr	r3, [r3, #24]
 800ebc2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ebc4:	693b      	ldr	r3, [r7, #16]
 800ebc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ebca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	011b      	lsls	r3, r3, #4
 800ebd0:	693a      	ldr	r2, [r7, #16]
 800ebd2:	4313      	orrs	r3, r2
 800ebd4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ebd6:	697b      	ldr	r3, [r7, #20]
 800ebd8:	f023 030a 	bic.w	r3, r3, #10
 800ebdc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ebde:	697a      	ldr	r2, [r7, #20]
 800ebe0:	68bb      	ldr	r3, [r7, #8]
 800ebe2:	4313      	orrs	r3, r2
 800ebe4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	693a      	ldr	r2, [r7, #16]
 800ebea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	697a      	ldr	r2, [r7, #20]
 800ebf0:	621a      	str	r2, [r3, #32]
}
 800ebf2:	bf00      	nop
 800ebf4:	371c      	adds	r7, #28
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebfc:	4770      	bx	lr

0800ebfe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ebfe:	b480      	push	{r7}
 800ec00:	b087      	sub	sp, #28
 800ec02:	af00      	add	r7, sp, #0
 800ec04:	60f8      	str	r0, [r7, #12]
 800ec06:	60b9      	str	r1, [r7, #8]
 800ec08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	6a1b      	ldr	r3, [r3, #32]
 800ec0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	6a1b      	ldr	r3, [r3, #32]
 800ec14:	f023 0210 	bic.w	r2, r3, #16
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	699b      	ldr	r3, [r3, #24]
 800ec20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ec22:	693b      	ldr	r3, [r7, #16]
 800ec24:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ec28:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	031b      	lsls	r3, r3, #12
 800ec2e:	693a      	ldr	r2, [r7, #16]
 800ec30:	4313      	orrs	r3, r2
 800ec32:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ec34:	697b      	ldr	r3, [r7, #20]
 800ec36:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800ec3a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	011b      	lsls	r3, r3, #4
 800ec40:	697a      	ldr	r2, [r7, #20]
 800ec42:	4313      	orrs	r3, r2
 800ec44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	693a      	ldr	r2, [r7, #16]
 800ec4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	697a      	ldr	r2, [r7, #20]
 800ec50:	621a      	str	r2, [r3, #32]
}
 800ec52:	bf00      	nop
 800ec54:	371c      	adds	r7, #28
 800ec56:	46bd      	mov	sp, r7
 800ec58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec5c:	4770      	bx	lr
	...

0800ec60 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ec60:	b480      	push	{r7}
 800ec62:	b085      	sub	sp, #20
 800ec64:	af00      	add	r7, sp, #0
 800ec66:	6078      	str	r0, [r7, #4]
 800ec68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	689b      	ldr	r3, [r3, #8]
 800ec6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ec70:	68fa      	ldr	r2, [r7, #12]
 800ec72:	4b09      	ldr	r3, [pc, #36]	@ (800ec98 <TIM_ITRx_SetConfig+0x38>)
 800ec74:	4013      	ands	r3, r2
 800ec76:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ec78:	683a      	ldr	r2, [r7, #0]
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	4313      	orrs	r3, r2
 800ec7e:	f043 0307 	orr.w	r3, r3, #7
 800ec82:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	68fa      	ldr	r2, [r7, #12]
 800ec88:	609a      	str	r2, [r3, #8]
}
 800ec8a:	bf00      	nop
 800ec8c:	3714      	adds	r7, #20
 800ec8e:	46bd      	mov	sp, r7
 800ec90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec94:	4770      	bx	lr
 800ec96:	bf00      	nop
 800ec98:	ffcfff8f 	.word	0xffcfff8f

0800ec9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ec9c:	b480      	push	{r7}
 800ec9e:	b087      	sub	sp, #28
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	60f8      	str	r0, [r7, #12]
 800eca4:	60b9      	str	r1, [r7, #8]
 800eca6:	607a      	str	r2, [r7, #4]
 800eca8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	689b      	ldr	r3, [r3, #8]
 800ecae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ecb0:	697b      	ldr	r3, [r7, #20]
 800ecb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ecb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	021a      	lsls	r2, r3, #8
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	431a      	orrs	r2, r3
 800ecc0:	68bb      	ldr	r3, [r7, #8]
 800ecc2:	4313      	orrs	r3, r2
 800ecc4:	697a      	ldr	r2, [r7, #20]
 800ecc6:	4313      	orrs	r3, r2
 800ecc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	697a      	ldr	r2, [r7, #20]
 800ecce:	609a      	str	r2, [r3, #8]
}
 800ecd0:	bf00      	nop
 800ecd2:	371c      	adds	r7, #28
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecda:	4770      	bx	lr

0800ecdc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ecdc:	b480      	push	{r7}
 800ecde:	b087      	sub	sp, #28
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	60f8      	str	r0, [r7, #12]
 800ece4:	60b9      	str	r1, [r7, #8]
 800ece6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ece8:	68bb      	ldr	r3, [r7, #8]
 800ecea:	f003 031f 	and.w	r3, r3, #31
 800ecee:	2201      	movs	r2, #1
 800ecf0:	fa02 f303 	lsl.w	r3, r2, r3
 800ecf4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	6a1a      	ldr	r2, [r3, #32]
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	43db      	mvns	r3, r3
 800ecfe:	401a      	ands	r2, r3
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ed04:	68fb      	ldr	r3, [r7, #12]
 800ed06:	6a1a      	ldr	r2, [r3, #32]
 800ed08:	68bb      	ldr	r3, [r7, #8]
 800ed0a:	f003 031f 	and.w	r3, r3, #31
 800ed0e:	6879      	ldr	r1, [r7, #4]
 800ed10:	fa01 f303 	lsl.w	r3, r1, r3
 800ed14:	431a      	orrs	r2, r3
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	621a      	str	r2, [r3, #32]
}
 800ed1a:	bf00      	nop
 800ed1c:	371c      	adds	r7, #28
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed24:	4770      	bx	lr
	...

0800ed28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ed28:	b480      	push	{r7}
 800ed2a:	b085      	sub	sp, #20
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
 800ed30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ed38:	2b01      	cmp	r3, #1
 800ed3a:	d101      	bne.n	800ed40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ed3c:	2302      	movs	r3, #2
 800ed3e:	e077      	b.n	800ee30 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	2201      	movs	r2, #1
 800ed44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed48:	687b      	ldr	r3, [r7, #4]
 800ed4a:	2202      	movs	r2, #2
 800ed4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	685b      	ldr	r3, [r3, #4]
 800ed56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	689b      	ldr	r3, [r3, #8]
 800ed5e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	4a35      	ldr	r2, [pc, #212]	@ (800ee3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ed66:	4293      	cmp	r3, r2
 800ed68:	d004      	beq.n	800ed74 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	681b      	ldr	r3, [r3, #0]
 800ed6e:	4a34      	ldr	r2, [pc, #208]	@ (800ee40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ed70:	4293      	cmp	r3, r2
 800ed72:	d108      	bne.n	800ed86 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ed7a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ed7c:	683b      	ldr	r3, [r7, #0]
 800ed7e:	685b      	ldr	r3, [r3, #4]
 800ed80:	68fa      	ldr	r2, [r7, #12]
 800ed82:	4313      	orrs	r3, r2
 800ed84:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed8c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ed8e:	683b      	ldr	r3, [r7, #0]
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	68fa      	ldr	r2, [r7, #12]
 800ed94:	4313      	orrs	r3, r2
 800ed96:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	68fa      	ldr	r2, [r7, #12]
 800ed9e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	4a25      	ldr	r2, [pc, #148]	@ (800ee3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800eda6:	4293      	cmp	r3, r2
 800eda8:	d02c      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800edb2:	d027      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	4a22      	ldr	r2, [pc, #136]	@ (800ee44 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800edba:	4293      	cmp	r3, r2
 800edbc:	d022      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	4a21      	ldr	r2, [pc, #132]	@ (800ee48 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800edc4:	4293      	cmp	r3, r2
 800edc6:	d01d      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	4a1f      	ldr	r2, [pc, #124]	@ (800ee4c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800edce:	4293      	cmp	r3, r2
 800edd0:	d018      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	4a1a      	ldr	r2, [pc, #104]	@ (800ee40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800edd8:	4293      	cmp	r3, r2
 800edda:	d013      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	681b      	ldr	r3, [r3, #0]
 800ede0:	4a1b      	ldr	r2, [pc, #108]	@ (800ee50 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800ede2:	4293      	cmp	r3, r2
 800ede4:	d00e      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	4a1a      	ldr	r2, [pc, #104]	@ (800ee54 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800edec:	4293      	cmp	r3, r2
 800edee:	d009      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	4a18      	ldr	r2, [pc, #96]	@ (800ee58 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800edf6:	4293      	cmp	r3, r2
 800edf8:	d004      	beq.n	800ee04 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	4a17      	ldr	r2, [pc, #92]	@ (800ee5c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800ee00:	4293      	cmp	r3, r2
 800ee02:	d10c      	bne.n	800ee1e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ee04:	68bb      	ldr	r3, [r7, #8]
 800ee06:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ee0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ee0c:	683b      	ldr	r3, [r7, #0]
 800ee0e:	689b      	ldr	r3, [r3, #8]
 800ee10:	68ba      	ldr	r2, [r7, #8]
 800ee12:	4313      	orrs	r3, r2
 800ee14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	681b      	ldr	r3, [r3, #0]
 800ee1a:	68ba      	ldr	r2, [r7, #8]
 800ee1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	2201      	movs	r2, #1
 800ee22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ee2e:	2300      	movs	r3, #0
}
 800ee30:	4618      	mov	r0, r3
 800ee32:	3714      	adds	r7, #20
 800ee34:	46bd      	mov	sp, r7
 800ee36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee3a:	4770      	bx	lr
 800ee3c:	40010000 	.word	0x40010000
 800ee40:	40010400 	.word	0x40010400
 800ee44:	40000400 	.word	0x40000400
 800ee48:	40000800 	.word	0x40000800
 800ee4c:	40000c00 	.word	0x40000c00
 800ee50:	40001800 	.word	0x40001800
 800ee54:	40014000 	.word	0x40014000
 800ee58:	4000e000 	.word	0x4000e000
 800ee5c:	4000e400 	.word	0x4000e400

0800ee60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ee60:	b480      	push	{r7}
 800ee62:	b083      	sub	sp, #12
 800ee64:	af00      	add	r7, sp, #0
 800ee66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ee68:	bf00      	nop
 800ee6a:	370c      	adds	r7, #12
 800ee6c:	46bd      	mov	sp, r7
 800ee6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee72:	4770      	bx	lr

0800ee74 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ee74:	b480      	push	{r7}
 800ee76:	b083      	sub	sp, #12
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ee7c:	bf00      	nop
 800ee7e:	370c      	adds	r7, #12
 800ee80:	46bd      	mov	sp, r7
 800ee82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee86:	4770      	bx	lr

0800ee88 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ee88:	b480      	push	{r7}
 800ee8a:	b083      	sub	sp, #12
 800ee8c:	af00      	add	r7, sp, #0
 800ee8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ee90:	bf00      	nop
 800ee92:	370c      	adds	r7, #12
 800ee94:	46bd      	mov	sp, r7
 800ee96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee9a:	4770      	bx	lr

0800ee9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b082      	sub	sp, #8
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d101      	bne.n	800eeae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800eeaa:	2301      	movs	r3, #1
 800eeac:	e042      	b.n	800ef34 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eeae:	687b      	ldr	r3, [r7, #4]
 800eeb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d106      	bne.n	800eec6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	2200      	movs	r2, #0
 800eebc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800eec0:	6878      	ldr	r0, [r7, #4]
 800eec2:	f7f3 fadd 	bl	8002480 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	2224      	movs	r2, #36	@ 0x24
 800eeca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	681a      	ldr	r2, [r3, #0]
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	f022 0201 	bic.w	r2, r2, #1
 800eedc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d002      	beq.n	800eeec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800eee6:	6878      	ldr	r0, [r7, #4]
 800eee8:	f001 fc2c 	bl	8010744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eeec:	6878      	ldr	r0, [r7, #4]
 800eeee:	f000 fdbd 	bl	800fa6c <UART_SetConfig>
 800eef2:	4603      	mov	r3, r0
 800eef4:	2b01      	cmp	r3, #1
 800eef6:	d101      	bne.n	800eefc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800eef8:	2301      	movs	r3, #1
 800eefa:	e01b      	b.n	800ef34 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	685a      	ldr	r2, [r3, #4]
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ef0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ef0c:	687b      	ldr	r3, [r7, #4]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	689a      	ldr	r2, [r3, #8]
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	681b      	ldr	r3, [r3, #0]
 800ef16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ef1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	681b      	ldr	r3, [r3, #0]
 800ef20:	681a      	ldr	r2, [r3, #0]
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	681b      	ldr	r3, [r3, #0]
 800ef26:	f042 0201 	orr.w	r2, r2, #1
 800ef2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f001 fcab 	bl	8010888 <UART_CheckIdleState>
 800ef32:	4603      	mov	r3, r0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3708      	adds	r7, #8
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}

0800ef3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef3c:	b580      	push	{r7, lr}
 800ef3e:	b08a      	sub	sp, #40	@ 0x28
 800ef40:	af02      	add	r7, sp, #8
 800ef42:	60f8      	str	r0, [r7, #12]
 800ef44:	60b9      	str	r1, [r7, #8]
 800ef46:	603b      	str	r3, [r7, #0]
 800ef48:	4613      	mov	r3, r2
 800ef4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ef52:	2b20      	cmp	r3, #32
 800ef54:	d17b      	bne.n	800f04e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800ef56:	68bb      	ldr	r3, [r7, #8]
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d002      	beq.n	800ef62 <HAL_UART_Transmit+0x26>
 800ef5c:	88fb      	ldrh	r3, [r7, #6]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d101      	bne.n	800ef66 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ef62:	2301      	movs	r3, #1
 800ef64:	e074      	b.n	800f050 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	2200      	movs	r2, #0
 800ef6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	2221      	movs	r2, #33	@ 0x21
 800ef72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ef76:	f7f3 ff4f 	bl	8002e18 <HAL_GetTick>
 800ef7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	88fa      	ldrh	r2, [r7, #6]
 800ef80:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800ef84:	68fb      	ldr	r3, [r7, #12]
 800ef86:	88fa      	ldrh	r2, [r7, #6]
 800ef88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	689b      	ldr	r3, [r3, #8]
 800ef90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ef94:	d108      	bne.n	800efa8 <HAL_UART_Transmit+0x6c>
 800ef96:	68fb      	ldr	r3, [r7, #12]
 800ef98:	691b      	ldr	r3, [r3, #16]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d104      	bne.n	800efa8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ef9e:	2300      	movs	r3, #0
 800efa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800efa2:	68bb      	ldr	r3, [r7, #8]
 800efa4:	61bb      	str	r3, [r7, #24]
 800efa6:	e003      	b.n	800efb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800efac:	2300      	movs	r3, #0
 800efae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800efb0:	e030      	b.n	800f014 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	9300      	str	r3, [sp, #0]
 800efb6:	697b      	ldr	r3, [r7, #20]
 800efb8:	2200      	movs	r2, #0
 800efba:	2180      	movs	r1, #128	@ 0x80
 800efbc:	68f8      	ldr	r0, [r7, #12]
 800efbe:	f001 fd0d 	bl	80109dc <UART_WaitOnFlagUntilTimeout>
 800efc2:	4603      	mov	r3, r0
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d005      	beq.n	800efd4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	2220      	movs	r2, #32
 800efcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800efd0:	2303      	movs	r3, #3
 800efd2:	e03d      	b.n	800f050 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800efd4:	69fb      	ldr	r3, [r7, #28]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d10b      	bne.n	800eff2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800efda:	69bb      	ldr	r3, [r7, #24]
 800efdc:	881b      	ldrh	r3, [r3, #0]
 800efde:	461a      	mov	r2, r3
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800efe8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800efea:	69bb      	ldr	r3, [r7, #24]
 800efec:	3302      	adds	r3, #2
 800efee:	61bb      	str	r3, [r7, #24]
 800eff0:	e007      	b.n	800f002 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800eff2:	69fb      	ldr	r3, [r7, #28]
 800eff4:	781a      	ldrb	r2, [r3, #0]
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800effc:	69fb      	ldr	r3, [r7, #28]
 800effe:	3301      	adds	r3, #1
 800f000:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f002:	68fb      	ldr	r3, [r7, #12]
 800f004:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f008:	b29b      	uxth	r3, r3
 800f00a:	3b01      	subs	r3, #1
 800f00c:	b29a      	uxth	r2, r3
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f01a:	b29b      	uxth	r3, r3
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d1c8      	bne.n	800efb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f020:	683b      	ldr	r3, [r7, #0]
 800f022:	9300      	str	r3, [sp, #0]
 800f024:	697b      	ldr	r3, [r7, #20]
 800f026:	2200      	movs	r2, #0
 800f028:	2140      	movs	r1, #64	@ 0x40
 800f02a:	68f8      	ldr	r0, [r7, #12]
 800f02c:	f001 fcd6 	bl	80109dc <UART_WaitOnFlagUntilTimeout>
 800f030:	4603      	mov	r3, r0
 800f032:	2b00      	cmp	r3, #0
 800f034:	d005      	beq.n	800f042 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	2220      	movs	r2, #32
 800f03a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f03e:	2303      	movs	r3, #3
 800f040:	e006      	b.n	800f050 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f042:	68fb      	ldr	r3, [r7, #12]
 800f044:	2220      	movs	r2, #32
 800f046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f04a:	2300      	movs	r3, #0
 800f04c:	e000      	b.n	800f050 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f04e:	2302      	movs	r3, #2
  }
}
 800f050:	4618      	mov	r0, r3
 800f052:	3720      	adds	r7, #32
 800f054:	46bd      	mov	sp, r7
 800f056:	bd80      	pop	{r7, pc}

0800f058 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b08a      	sub	sp, #40	@ 0x28
 800f05c:	af02      	add	r7, sp, #8
 800f05e:	60f8      	str	r0, [r7, #12]
 800f060:	60b9      	str	r1, [r7, #8]
 800f062:	603b      	str	r3, [r7, #0]
 800f064:	4613      	mov	r3, r2
 800f066:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f068:	68fb      	ldr	r3, [r7, #12]
 800f06a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f06e:	2b20      	cmp	r3, #32
 800f070:	f040 80b5 	bne.w	800f1de <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	2b00      	cmp	r3, #0
 800f078:	d002      	beq.n	800f080 <HAL_UART_Receive+0x28>
 800f07a:	88fb      	ldrh	r3, [r7, #6]
 800f07c:	2b00      	cmp	r3, #0
 800f07e:	d101      	bne.n	800f084 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800f080:	2301      	movs	r3, #1
 800f082:	e0ad      	b.n	800f1e0 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	2200      	movs	r2, #0
 800f088:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	2222      	movs	r2, #34	@ 0x22
 800f090:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	2200      	movs	r2, #0
 800f098:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f09a:	f7f3 febd 	bl	8002e18 <HAL_GetTick>
 800f09e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	88fa      	ldrh	r2, [r7, #6]
 800f0a4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	88fa      	ldrh	r2, [r7, #6]
 800f0ac:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800f0b0:	68fb      	ldr	r3, [r7, #12]
 800f0b2:	689b      	ldr	r3, [r3, #8]
 800f0b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f0b8:	d10e      	bne.n	800f0d8 <HAL_UART_Receive+0x80>
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	691b      	ldr	r3, [r3, #16]
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d105      	bne.n	800f0ce <HAL_UART_Receive+0x76>
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f0c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f0cc:	e02d      	b.n	800f12a <HAL_UART_Receive+0xd2>
 800f0ce:	68fb      	ldr	r3, [r7, #12]
 800f0d0:	22ff      	movs	r2, #255	@ 0xff
 800f0d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f0d6:	e028      	b.n	800f12a <HAL_UART_Receive+0xd2>
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	689b      	ldr	r3, [r3, #8]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d10d      	bne.n	800f0fc <HAL_UART_Receive+0xa4>
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	691b      	ldr	r3, [r3, #16]
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d104      	bne.n	800f0f2 <HAL_UART_Receive+0x9a>
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	22ff      	movs	r2, #255	@ 0xff
 800f0ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f0f0:	e01b      	b.n	800f12a <HAL_UART_Receive+0xd2>
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	227f      	movs	r2, #127	@ 0x7f
 800f0f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f0fa:	e016      	b.n	800f12a <HAL_UART_Receive+0xd2>
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	689b      	ldr	r3, [r3, #8]
 800f100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f104:	d10d      	bne.n	800f122 <HAL_UART_Receive+0xca>
 800f106:	68fb      	ldr	r3, [r7, #12]
 800f108:	691b      	ldr	r3, [r3, #16]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d104      	bne.n	800f118 <HAL_UART_Receive+0xc0>
 800f10e:	68fb      	ldr	r3, [r7, #12]
 800f110:	227f      	movs	r2, #127	@ 0x7f
 800f112:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f116:	e008      	b.n	800f12a <HAL_UART_Receive+0xd2>
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	223f      	movs	r2, #63	@ 0x3f
 800f11c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f120:	e003      	b.n	800f12a <HAL_UART_Receive+0xd2>
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	2200      	movs	r2, #0
 800f126:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f130:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f132:	68fb      	ldr	r3, [r7, #12]
 800f134:	689b      	ldr	r3, [r3, #8]
 800f136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f13a:	d108      	bne.n	800f14e <HAL_UART_Receive+0xf6>
 800f13c:	68fb      	ldr	r3, [r7, #12]
 800f13e:	691b      	ldr	r3, [r3, #16]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d104      	bne.n	800f14e <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800f144:	2300      	movs	r3, #0
 800f146:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f148:	68bb      	ldr	r3, [r7, #8]
 800f14a:	61bb      	str	r3, [r7, #24]
 800f14c:	e003      	b.n	800f156 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800f14e:	68bb      	ldr	r3, [r7, #8]
 800f150:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f152:	2300      	movs	r3, #0
 800f154:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f156:	e036      	b.n	800f1c6 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f158:	683b      	ldr	r3, [r7, #0]
 800f15a:	9300      	str	r3, [sp, #0]
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	2200      	movs	r2, #0
 800f160:	2120      	movs	r1, #32
 800f162:	68f8      	ldr	r0, [r7, #12]
 800f164:	f001 fc3a 	bl	80109dc <UART_WaitOnFlagUntilTimeout>
 800f168:	4603      	mov	r3, r0
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	d005      	beq.n	800f17a <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	2220      	movs	r2, #32
 800f172:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800f176:	2303      	movs	r3, #3
 800f178:	e032      	b.n	800f1e0 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800f17a:	69fb      	ldr	r3, [r7, #28]
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d10c      	bne.n	800f19a <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f186:	b29a      	uxth	r2, r3
 800f188:	8a7b      	ldrh	r3, [r7, #18]
 800f18a:	4013      	ands	r3, r2
 800f18c:	b29a      	uxth	r2, r3
 800f18e:	69bb      	ldr	r3, [r7, #24]
 800f190:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f192:	69bb      	ldr	r3, [r7, #24]
 800f194:	3302      	adds	r3, #2
 800f196:	61bb      	str	r3, [r7, #24]
 800f198:	e00c      	b.n	800f1b4 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1a0:	b2da      	uxtb	r2, r3
 800f1a2:	8a7b      	ldrh	r3, [r7, #18]
 800f1a4:	b2db      	uxtb	r3, r3
 800f1a6:	4013      	ands	r3, r2
 800f1a8:	b2da      	uxtb	r2, r3
 800f1aa:	69fb      	ldr	r3, [r7, #28]
 800f1ac:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f1ae:	69fb      	ldr	r3, [r7, #28]
 800f1b0:	3301      	adds	r3, #1
 800f1b2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f1b4:	68fb      	ldr	r3, [r7, #12]
 800f1b6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f1ba:	b29b      	uxth	r3, r3
 800f1bc:	3b01      	subs	r3, #1
 800f1be:	b29a      	uxth	r2, r3
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f1cc:	b29b      	uxth	r3, r3
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d1c2      	bne.n	800f158 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	2220      	movs	r2, #32
 800f1d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800f1da:	2300      	movs	r3, #0
 800f1dc:	e000      	b.n	800f1e0 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800f1de:	2302      	movs	r3, #2
  }
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	3720      	adds	r7, #32
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	bd80      	pop	{r7, pc}

0800f1e8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	b08a      	sub	sp, #40	@ 0x28
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	60f8      	str	r0, [r7, #12]
 800f1f0:	60b9      	str	r1, [r7, #8]
 800f1f2:	4613      	mov	r3, r2
 800f1f4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f1fc:	2b20      	cmp	r3, #32
 800f1fe:	d137      	bne.n	800f270 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800f200:	68bb      	ldr	r3, [r7, #8]
 800f202:	2b00      	cmp	r3, #0
 800f204:	d002      	beq.n	800f20c <HAL_UART_Receive_IT+0x24>
 800f206:	88fb      	ldrh	r3, [r7, #6]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d101      	bne.n	800f210 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800f20c:	2301      	movs	r3, #1
 800f20e:	e030      	b.n	800f272 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	2200      	movs	r2, #0
 800f214:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	4a18      	ldr	r2, [pc, #96]	@ (800f27c <HAL_UART_Receive_IT+0x94>)
 800f21c:	4293      	cmp	r3, r2
 800f21e:	d01f      	beq.n	800f260 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	685b      	ldr	r3, [r3, #4]
 800f226:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f22a:	2b00      	cmp	r3, #0
 800f22c:	d018      	beq.n	800f260 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f22e:	68fb      	ldr	r3, [r7, #12]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f234:	697b      	ldr	r3, [r7, #20]
 800f236:	e853 3f00 	ldrex	r3, [r3]
 800f23a:	613b      	str	r3, [r7, #16]
   return(result);
 800f23c:	693b      	ldr	r3, [r7, #16]
 800f23e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800f242:	627b      	str	r3, [r7, #36]	@ 0x24
 800f244:	68fb      	ldr	r3, [r7, #12]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	461a      	mov	r2, r3
 800f24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f24c:	623b      	str	r3, [r7, #32]
 800f24e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f250:	69f9      	ldr	r1, [r7, #28]
 800f252:	6a3a      	ldr	r2, [r7, #32]
 800f254:	e841 2300 	strex	r3, r2, [r1]
 800f258:	61bb      	str	r3, [r7, #24]
   return(result);
 800f25a:	69bb      	ldr	r3, [r7, #24]
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d1e6      	bne.n	800f22e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800f260:	88fb      	ldrh	r3, [r7, #6]
 800f262:	461a      	mov	r2, r3
 800f264:	68b9      	ldr	r1, [r7, #8]
 800f266:	68f8      	ldr	r0, [r7, #12]
 800f268:	f001 fc26 	bl	8010ab8 <UART_Start_Receive_IT>
 800f26c:	4603      	mov	r3, r0
 800f26e:	e000      	b.n	800f272 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800f270:	2302      	movs	r3, #2
  }
}
 800f272:	4618      	mov	r0, r3
 800f274:	3728      	adds	r7, #40	@ 0x28
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}
 800f27a:	bf00      	nop
 800f27c:	58000c00 	.word	0x58000c00

0800f280 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f280:	b580      	push	{r7, lr}
 800f282:	b0ba      	sub	sp, #232	@ 0xe8
 800f284:	af00      	add	r7, sp, #0
 800f286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	69db      	ldr	r3, [r3, #28]
 800f28e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	689b      	ldr	r3, [r3, #8]
 800f2a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f2a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f2aa:	f640 030f 	movw	r3, #2063	@ 0x80f
 800f2ae:	4013      	ands	r3, r2
 800f2b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800f2b4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d11b      	bne.n	800f2f4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f2bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2c0:	f003 0320 	and.w	r3, r3, #32
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d015      	beq.n	800f2f4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f2c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f2cc:	f003 0320 	and.w	r3, r3, #32
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d105      	bne.n	800f2e0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f2d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f2d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f2dc:	2b00      	cmp	r3, #0
 800f2de:	d009      	beq.n	800f2f4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	f000 8393 	beq.w	800fa10 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f2ee:	6878      	ldr	r0, [r7, #4]
 800f2f0:	4798      	blx	r3
      }
      return;
 800f2f2:	e38d      	b.n	800fa10 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f2f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	f000 8123 	beq.w	800f544 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f2fe:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f302:	4b8d      	ldr	r3, [pc, #564]	@ (800f538 <HAL_UART_IRQHandler+0x2b8>)
 800f304:	4013      	ands	r3, r2
 800f306:	2b00      	cmp	r3, #0
 800f308:	d106      	bne.n	800f318 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f30a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800f30e:	4b8b      	ldr	r3, [pc, #556]	@ (800f53c <HAL_UART_IRQHandler+0x2bc>)
 800f310:	4013      	ands	r3, r2
 800f312:	2b00      	cmp	r3, #0
 800f314:	f000 8116 	beq.w	800f544 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f318:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f31c:	f003 0301 	and.w	r3, r3, #1
 800f320:	2b00      	cmp	r3, #0
 800f322:	d011      	beq.n	800f348 <HAL_UART_IRQHandler+0xc8>
 800f324:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f328:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d00b      	beq.n	800f348 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	2201      	movs	r2, #1
 800f336:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f338:	687b      	ldr	r3, [r7, #4]
 800f33a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f33e:	f043 0201 	orr.w	r2, r3, #1
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f348:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f34c:	f003 0302 	and.w	r3, r3, #2
 800f350:	2b00      	cmp	r3, #0
 800f352:	d011      	beq.n	800f378 <HAL_UART_IRQHandler+0xf8>
 800f354:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f358:	f003 0301 	and.w	r3, r3, #1
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d00b      	beq.n	800f378 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	2202      	movs	r2, #2
 800f366:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f36e:	f043 0204 	orr.w	r2, r3, #4
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f378:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f37c:	f003 0304 	and.w	r3, r3, #4
 800f380:	2b00      	cmp	r3, #0
 800f382:	d011      	beq.n	800f3a8 <HAL_UART_IRQHandler+0x128>
 800f384:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f388:	f003 0301 	and.w	r3, r3, #1
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	d00b      	beq.n	800f3a8 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	2204      	movs	r2, #4
 800f396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f39e:	f043 0202 	orr.w	r2, r3, #2
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f3a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3ac:	f003 0308 	and.w	r3, r3, #8
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d017      	beq.n	800f3e4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f3b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3b8:	f003 0320 	and.w	r3, r3, #32
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d105      	bne.n	800f3cc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f3c0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f3c4:	4b5c      	ldr	r3, [pc, #368]	@ (800f538 <HAL_UART_IRQHandler+0x2b8>)
 800f3c6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d00b      	beq.n	800f3e4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	2208      	movs	r2, #8
 800f3d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f3da:	f043 0208 	orr.w	r2, r3, #8
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f3e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f3e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d012      	beq.n	800f416 <HAL_UART_IRQHandler+0x196>
 800f3f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f3f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d00c      	beq.n	800f416 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f404:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f40c:	f043 0220 	orr.w	r2, r3, #32
 800f410:	687b      	ldr	r3, [r7, #4]
 800f412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	f000 82f9 	beq.w	800fa14 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f426:	f003 0320 	and.w	r3, r3, #32
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d013      	beq.n	800f456 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f42e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f432:	f003 0320 	and.w	r3, r3, #32
 800f436:	2b00      	cmp	r3, #0
 800f438:	d105      	bne.n	800f446 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f43a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f43e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800f442:	2b00      	cmp	r3, #0
 800f444:	d007      	beq.n	800f456 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f452:	6878      	ldr	r0, [r7, #4]
 800f454:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f45c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	689b      	ldr	r3, [r3, #8]
 800f466:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f46a:	2b40      	cmp	r3, #64	@ 0x40
 800f46c:	d005      	beq.n	800f47a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f46e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f472:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f476:	2b00      	cmp	r3, #0
 800f478:	d054      	beq.n	800f524 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f001 fc3e 	bl	8010cfc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	681b      	ldr	r3, [r3, #0]
 800f484:	689b      	ldr	r3, [r3, #8]
 800f486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f48a:	2b40      	cmp	r3, #64	@ 0x40
 800f48c:	d146      	bne.n	800f51c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	681b      	ldr	r3, [r3, #0]
 800f492:	3308      	adds	r3, #8
 800f494:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f498:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f49c:	e853 3f00 	ldrex	r3, [r3]
 800f4a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f4a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f4a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	681b      	ldr	r3, [r3, #0]
 800f4b4:	3308      	adds	r3, #8
 800f4b6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f4ba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f4be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f4c2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f4c6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f4ca:	e841 2300 	strex	r3, r2, [r1]
 800f4ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f4d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f4d6:	2b00      	cmp	r3, #0
 800f4d8:	d1d9      	bne.n	800f48e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d017      	beq.n	800f514 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4ea:	4a15      	ldr	r2, [pc, #84]	@ (800f540 <HAL_UART_IRQHandler+0x2c0>)
 800f4ec:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f4f4:	4618      	mov	r0, r3
 800f4f6:	f7f6 fc85 	bl	8005e04 <HAL_DMA_Abort_IT>
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d019      	beq.n	800f534 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f506:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f508:	687a      	ldr	r2, [r7, #4]
 800f50a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800f50e:	4610      	mov	r0, r2
 800f510:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f512:	e00f      	b.n	800f534 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f000 fa93 	bl	800fa40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f51a:	e00b      	b.n	800f534 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f51c:	6878      	ldr	r0, [r7, #4]
 800f51e:	f000 fa8f 	bl	800fa40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f522:	e007      	b.n	800f534 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f000 fa8b 	bl	800fa40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	2200      	movs	r2, #0
 800f52e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800f532:	e26f      	b.n	800fa14 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f534:	bf00      	nop
    return;
 800f536:	e26d      	b.n	800fa14 <HAL_UART_IRQHandler+0x794>
 800f538:	10000001 	.word	0x10000001
 800f53c:	04000120 	.word	0x04000120
 800f540:	08010dc9 	.word	0x08010dc9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f548:	2b01      	cmp	r3, #1
 800f54a:	f040 8203 	bne.w	800f954 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f54e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f552:	f003 0310 	and.w	r3, r3, #16
 800f556:	2b00      	cmp	r3, #0
 800f558:	f000 81fc 	beq.w	800f954 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f55c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f560:	f003 0310 	and.w	r3, r3, #16
 800f564:	2b00      	cmp	r3, #0
 800f566:	f000 81f5 	beq.w	800f954 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	2210      	movs	r2, #16
 800f570:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	681b      	ldr	r3, [r3, #0]
 800f576:	689b      	ldr	r3, [r3, #8]
 800f578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f57c:	2b40      	cmp	r3, #64	@ 0x40
 800f57e:	f040 816d 	bne.w	800f85c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f588:	681b      	ldr	r3, [r3, #0]
 800f58a:	4aa4      	ldr	r2, [pc, #656]	@ (800f81c <HAL_UART_IRQHandler+0x59c>)
 800f58c:	4293      	cmp	r3, r2
 800f58e:	d068      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f596:	681b      	ldr	r3, [r3, #0]
 800f598:	4aa1      	ldr	r2, [pc, #644]	@ (800f820 <HAL_UART_IRQHandler+0x5a0>)
 800f59a:	4293      	cmp	r3, r2
 800f59c:	d061      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	4a9f      	ldr	r2, [pc, #636]	@ (800f824 <HAL_UART_IRQHandler+0x5a4>)
 800f5a8:	4293      	cmp	r3, r2
 800f5aa:	d05a      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	4a9c      	ldr	r2, [pc, #624]	@ (800f828 <HAL_UART_IRQHandler+0x5a8>)
 800f5b6:	4293      	cmp	r3, r2
 800f5b8:	d053      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f5ba:	687b      	ldr	r3, [r7, #4]
 800f5bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	4a9a      	ldr	r2, [pc, #616]	@ (800f82c <HAL_UART_IRQHandler+0x5ac>)
 800f5c4:	4293      	cmp	r3, r2
 800f5c6:	d04c      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	4a97      	ldr	r2, [pc, #604]	@ (800f830 <HAL_UART_IRQHandler+0x5b0>)
 800f5d2:	4293      	cmp	r3, r2
 800f5d4:	d045      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	4a95      	ldr	r2, [pc, #596]	@ (800f834 <HAL_UART_IRQHandler+0x5b4>)
 800f5e0:	4293      	cmp	r3, r2
 800f5e2:	d03e      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f5e4:	687b      	ldr	r3, [r7, #4]
 800f5e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	4a92      	ldr	r2, [pc, #584]	@ (800f838 <HAL_UART_IRQHandler+0x5b8>)
 800f5ee:	4293      	cmp	r3, r2
 800f5f0:	d037      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	4a90      	ldr	r2, [pc, #576]	@ (800f83c <HAL_UART_IRQHandler+0x5bc>)
 800f5fc:	4293      	cmp	r3, r2
 800f5fe:	d030      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	4a8d      	ldr	r2, [pc, #564]	@ (800f840 <HAL_UART_IRQHandler+0x5c0>)
 800f60a:	4293      	cmp	r3, r2
 800f60c:	d029      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	4a8b      	ldr	r2, [pc, #556]	@ (800f844 <HAL_UART_IRQHandler+0x5c4>)
 800f618:	4293      	cmp	r3, r2
 800f61a:	d022      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	4a88      	ldr	r2, [pc, #544]	@ (800f848 <HAL_UART_IRQHandler+0x5c8>)
 800f626:	4293      	cmp	r3, r2
 800f628:	d01b      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f630:	681b      	ldr	r3, [r3, #0]
 800f632:	4a86      	ldr	r2, [pc, #536]	@ (800f84c <HAL_UART_IRQHandler+0x5cc>)
 800f634:	4293      	cmp	r3, r2
 800f636:	d014      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f63e:	681b      	ldr	r3, [r3, #0]
 800f640:	4a83      	ldr	r2, [pc, #524]	@ (800f850 <HAL_UART_IRQHandler+0x5d0>)
 800f642:	4293      	cmp	r3, r2
 800f644:	d00d      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	4a81      	ldr	r2, [pc, #516]	@ (800f854 <HAL_UART_IRQHandler+0x5d4>)
 800f650:	4293      	cmp	r3, r2
 800f652:	d006      	beq.n	800f662 <HAL_UART_IRQHandler+0x3e2>
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f65a:	681b      	ldr	r3, [r3, #0]
 800f65c:	4a7e      	ldr	r2, [pc, #504]	@ (800f858 <HAL_UART_IRQHandler+0x5d8>)
 800f65e:	4293      	cmp	r3, r2
 800f660:	d106      	bne.n	800f670 <HAL_UART_IRQHandler+0x3f0>
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	685b      	ldr	r3, [r3, #4]
 800f66c:	b29b      	uxth	r3, r3
 800f66e:	e005      	b.n	800f67c <HAL_UART_IRQHandler+0x3fc>
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	685b      	ldr	r3, [r3, #4]
 800f67a:	b29b      	uxth	r3, r3
 800f67c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f680:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f684:	2b00      	cmp	r3, #0
 800f686:	f000 80ad 	beq.w	800f7e4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f690:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f694:	429a      	cmp	r2, r3
 800f696:	f080 80a5 	bcs.w	800f7e4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f6a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f6aa:	69db      	ldr	r3, [r3, #28]
 800f6ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f6b0:	f000 8087 	beq.w	800f7c2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f6bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f6c0:	e853 3f00 	ldrex	r3, [r3]
 800f6c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f6c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f6cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f6d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	681b      	ldr	r3, [r3, #0]
 800f6d8:	461a      	mov	r2, r3
 800f6da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800f6de:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800f6e2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800f6ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f6ee:	e841 2300 	strex	r3, r2, [r1]
 800f6f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800f6f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d1da      	bne.n	800f6b4 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	3308      	adds	r3, #8
 800f704:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f706:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800f708:	e853 3f00 	ldrex	r3, [r3]
 800f70c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800f70e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800f710:	f023 0301 	bic.w	r3, r3, #1
 800f714:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	3308      	adds	r3, #8
 800f71e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800f722:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800f726:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f728:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800f72a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800f72e:	e841 2300 	strex	r3, r2, [r1]
 800f732:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800f734:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800f736:	2b00      	cmp	r3, #0
 800f738:	d1e1      	bne.n	800f6fe <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	3308      	adds	r3, #8
 800f740:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f742:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f744:	e853 3f00 	ldrex	r3, [r3]
 800f748:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800f74a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f74c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f750:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	3308      	adds	r3, #8
 800f75a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800f75e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800f760:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f762:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f764:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f766:	e841 2300 	strex	r3, r2, [r1]
 800f76a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800f76c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d1e3      	bne.n	800f73a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f772:	687b      	ldr	r3, [r7, #4]
 800f774:	2220      	movs	r2, #32
 800f776:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	2200      	movs	r2, #0
 800f77e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f788:	e853 3f00 	ldrex	r3, [r3]
 800f78c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800f78e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f790:	f023 0310 	bic.w	r3, r3, #16
 800f794:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	461a      	mov	r2, r3
 800f79e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f7a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f7a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800f7a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f7aa:	e841 2300 	strex	r3, r2, [r1]
 800f7ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800f7b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d1e4      	bne.n	800f780 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7bc:	4618      	mov	r0, r3
 800f7be:	f7f6 f803 	bl	80057c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	2202      	movs	r2, #2
 800f7c6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f7d4:	b29b      	uxth	r3, r3
 800f7d6:	1ad3      	subs	r3, r2, r3
 800f7d8:	b29b      	uxth	r3, r3
 800f7da:	4619      	mov	r1, r3
 800f7dc:	6878      	ldr	r0, [r7, #4]
 800f7de:	f000 f939 	bl	800fa54 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800f7e2:	e119      	b.n	800fa18 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f7ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f7ee:	429a      	cmp	r2, r3
 800f7f0:	f040 8112 	bne.w	800fa18 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f7fa:	69db      	ldr	r3, [r3, #28]
 800f7fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f800:	f040 810a 	bne.w	800fa18 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	2202      	movs	r2, #2
 800f808:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800f80a:	687b      	ldr	r3, [r7, #4]
 800f80c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800f810:	4619      	mov	r1, r3
 800f812:	6878      	ldr	r0, [r7, #4]
 800f814:	f000 f91e 	bl	800fa54 <HAL_UARTEx_RxEventCallback>
      return;
 800f818:	e0fe      	b.n	800fa18 <HAL_UART_IRQHandler+0x798>
 800f81a:	bf00      	nop
 800f81c:	40020010 	.word	0x40020010
 800f820:	40020028 	.word	0x40020028
 800f824:	40020040 	.word	0x40020040
 800f828:	40020058 	.word	0x40020058
 800f82c:	40020070 	.word	0x40020070
 800f830:	40020088 	.word	0x40020088
 800f834:	400200a0 	.word	0x400200a0
 800f838:	400200b8 	.word	0x400200b8
 800f83c:	40020410 	.word	0x40020410
 800f840:	40020428 	.word	0x40020428
 800f844:	40020440 	.word	0x40020440
 800f848:	40020458 	.word	0x40020458
 800f84c:	40020470 	.word	0x40020470
 800f850:	40020488 	.word	0x40020488
 800f854:	400204a0 	.word	0x400204a0
 800f858:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f868:	b29b      	uxth	r3, r3
 800f86a:	1ad3      	subs	r3, r2, r3
 800f86c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f876:	b29b      	uxth	r3, r3
 800f878:	2b00      	cmp	r3, #0
 800f87a:	f000 80cf 	beq.w	800fa1c <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800f87e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f882:	2b00      	cmp	r3, #0
 800f884:	f000 80ca 	beq.w	800fa1c <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f88e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f890:	e853 3f00 	ldrex	r3, [r3]
 800f894:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f896:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f898:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f89c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	461a      	mov	r2, r3
 800f8a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800f8aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800f8ac:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f8b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f8b2:	e841 2300 	strex	r3, r2, [r1]
 800f8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f8b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d1e4      	bne.n	800f888 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	3308      	adds	r3, #8
 800f8c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8c8:	e853 3f00 	ldrex	r3, [r3]
 800f8cc:	623b      	str	r3, [r7, #32]
   return(result);
 800f8ce:	6a3a      	ldr	r2, [r7, #32]
 800f8d0:	4b55      	ldr	r3, [pc, #340]	@ (800fa28 <HAL_UART_IRQHandler+0x7a8>)
 800f8d2:	4013      	ands	r3, r2
 800f8d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	681b      	ldr	r3, [r3, #0]
 800f8dc:	3308      	adds	r3, #8
 800f8de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800f8e2:	633a      	str	r2, [r7, #48]	@ 0x30
 800f8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f8e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8ea:	e841 2300 	strex	r3, r2, [r1]
 800f8ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d1e3      	bne.n	800f8be <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	2220      	movs	r2, #32
 800f8fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2200      	movs	r2, #0
 800f902:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	2200      	movs	r2, #0
 800f908:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	681b      	ldr	r3, [r3, #0]
 800f90e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f910:	693b      	ldr	r3, [r7, #16]
 800f912:	e853 3f00 	ldrex	r3, [r3]
 800f916:	60fb      	str	r3, [r7, #12]
   return(result);
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	f023 0310 	bic.w	r3, r3, #16
 800f91e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	461a      	mov	r2, r3
 800f928:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800f92c:	61fb      	str	r3, [r7, #28]
 800f92e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f930:	69b9      	ldr	r1, [r7, #24]
 800f932:	69fa      	ldr	r2, [r7, #28]
 800f934:	e841 2300 	strex	r3, r2, [r1]
 800f938:	617b      	str	r3, [r7, #20]
   return(result);
 800f93a:	697b      	ldr	r3, [r7, #20]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d1e4      	bne.n	800f90a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	2202      	movs	r2, #2
 800f944:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f946:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800f94a:	4619      	mov	r1, r3
 800f94c:	6878      	ldr	r0, [r7, #4]
 800f94e:	f000 f881 	bl	800fa54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f952:	e063      	b.n	800fa1c <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f954:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f958:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d00e      	beq.n	800f97e <HAL_UART_IRQHandler+0x6fe>
 800f960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f964:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d008      	beq.n	800f97e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800f974:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f976:	6878      	ldr	r0, [r7, #4]
 800f978:	f001 ffee 	bl	8011958 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f97c:	e051      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f97e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f986:	2b00      	cmp	r3, #0
 800f988:	d014      	beq.n	800f9b4 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f98a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f98e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f992:	2b00      	cmp	r3, #0
 800f994:	d105      	bne.n	800f9a2 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f99a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d008      	beq.n	800f9b4 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f9a6:	2b00      	cmp	r3, #0
 800f9a8:	d03a      	beq.n	800fa20 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f9ae:	6878      	ldr	r0, [r7, #4]
 800f9b0:	4798      	blx	r3
    }
    return;
 800f9b2:	e035      	b.n	800fa20 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f9b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	d009      	beq.n	800f9d4 <HAL_UART_IRQHandler+0x754>
 800f9c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d003      	beq.n	800f9d4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800f9cc:	6878      	ldr	r0, [r7, #4]
 800f9ce:	f001 fa0d 	bl	8010dec <UART_EndTransmit_IT>
    return;
 800f9d2:	e026      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f9d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f9dc:	2b00      	cmp	r3, #0
 800f9de:	d009      	beq.n	800f9f4 <HAL_UART_IRQHandler+0x774>
 800f9e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f9e4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d003      	beq.n	800f9f4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f9ec:	6878      	ldr	r0, [r7, #4]
 800f9ee:	f001 ffc7 	bl	8011980 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f9f2:	e016      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f9f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f9f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d010      	beq.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
 800fa00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	da0c      	bge.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fa08:	6878      	ldr	r0, [r7, #4]
 800fa0a:	f001 ffaf 	bl	801196c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fa0e:	e008      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fa10:	bf00      	nop
 800fa12:	e006      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
    return;
 800fa14:	bf00      	nop
 800fa16:	e004      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fa18:	bf00      	nop
 800fa1a:	e002      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
      return;
 800fa1c:	bf00      	nop
 800fa1e:	e000      	b.n	800fa22 <HAL_UART_IRQHandler+0x7a2>
    return;
 800fa20:	bf00      	nop
  }
}
 800fa22:	37e8      	adds	r7, #232	@ 0xe8
 800fa24:	46bd      	mov	sp, r7
 800fa26:	bd80      	pop	{r7, pc}
 800fa28:	effffffe 	.word	0xeffffffe

0800fa2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fa2c:	b480      	push	{r7}
 800fa2e:	b083      	sub	sp, #12
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fa34:	bf00      	nop
 800fa36:	370c      	adds	r7, #12
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3e:	4770      	bx	lr

0800fa40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fa40:	b480      	push	{r7}
 800fa42:	b083      	sub	sp, #12
 800fa44:	af00      	add	r7, sp, #0
 800fa46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fa48:	bf00      	nop
 800fa4a:	370c      	adds	r7, #12
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa52:	4770      	bx	lr

0800fa54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fa54:	b480      	push	{r7}
 800fa56:	b083      	sub	sp, #12
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
 800fa5c:	460b      	mov	r3, r1
 800fa5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fa60:	bf00      	nop
 800fa62:	370c      	adds	r7, #12
 800fa64:	46bd      	mov	sp, r7
 800fa66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa6a:	4770      	bx	lr

0800fa6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fa6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fa70:	b092      	sub	sp, #72	@ 0x48
 800fa72:	af00      	add	r7, sp, #0
 800fa74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fa76:	2300      	movs	r3, #0
 800fa78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fa7c:	697b      	ldr	r3, [r7, #20]
 800fa7e:	689a      	ldr	r2, [r3, #8]
 800fa80:	697b      	ldr	r3, [r7, #20]
 800fa82:	691b      	ldr	r3, [r3, #16]
 800fa84:	431a      	orrs	r2, r3
 800fa86:	697b      	ldr	r3, [r7, #20]
 800fa88:	695b      	ldr	r3, [r3, #20]
 800fa8a:	431a      	orrs	r2, r3
 800fa8c:	697b      	ldr	r3, [r7, #20]
 800fa8e:	69db      	ldr	r3, [r3, #28]
 800fa90:	4313      	orrs	r3, r2
 800fa92:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fa94:	697b      	ldr	r3, [r7, #20]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	681a      	ldr	r2, [r3, #0]
 800fa9a:	4bbe      	ldr	r3, [pc, #760]	@ (800fd94 <UART_SetConfig+0x328>)
 800fa9c:	4013      	ands	r3, r2
 800fa9e:	697a      	ldr	r2, [r7, #20]
 800faa0:	6812      	ldr	r2, [r2, #0]
 800faa2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800faa4:	430b      	orrs	r3, r1
 800faa6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800faa8:	697b      	ldr	r3, [r7, #20]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	685b      	ldr	r3, [r3, #4]
 800faae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800fab2:	697b      	ldr	r3, [r7, #20]
 800fab4:	68da      	ldr	r2, [r3, #12]
 800fab6:	697b      	ldr	r3, [r7, #20]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	430a      	orrs	r2, r1
 800fabc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fabe:	697b      	ldr	r3, [r7, #20]
 800fac0:	699b      	ldr	r3, [r3, #24]
 800fac2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	4ab3      	ldr	r2, [pc, #716]	@ (800fd98 <UART_SetConfig+0x32c>)
 800faca:	4293      	cmp	r3, r2
 800facc:	d004      	beq.n	800fad8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800face:	697b      	ldr	r3, [r7, #20]
 800fad0:	6a1b      	ldr	r3, [r3, #32]
 800fad2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fad4:	4313      	orrs	r3, r2
 800fad6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fad8:	697b      	ldr	r3, [r7, #20]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	689a      	ldr	r2, [r3, #8]
 800fade:	4baf      	ldr	r3, [pc, #700]	@ (800fd9c <UART_SetConfig+0x330>)
 800fae0:	4013      	ands	r3, r2
 800fae2:	697a      	ldr	r2, [r7, #20]
 800fae4:	6812      	ldr	r2, [r2, #0]
 800fae6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fae8:	430b      	orrs	r3, r1
 800faea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800faec:	697b      	ldr	r3, [r7, #20]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800faf2:	f023 010f 	bic.w	r1, r3, #15
 800faf6:	697b      	ldr	r3, [r7, #20]
 800faf8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fafa:	697b      	ldr	r3, [r7, #20]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	430a      	orrs	r2, r1
 800fb00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fb02:	697b      	ldr	r3, [r7, #20]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	4aa6      	ldr	r2, [pc, #664]	@ (800fda0 <UART_SetConfig+0x334>)
 800fb08:	4293      	cmp	r3, r2
 800fb0a:	d177      	bne.n	800fbfc <UART_SetConfig+0x190>
 800fb0c:	4ba5      	ldr	r3, [pc, #660]	@ (800fda4 <UART_SetConfig+0x338>)
 800fb0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fb10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fb14:	2b28      	cmp	r3, #40	@ 0x28
 800fb16:	d86d      	bhi.n	800fbf4 <UART_SetConfig+0x188>
 800fb18:	a201      	add	r2, pc, #4	@ (adr r2, 800fb20 <UART_SetConfig+0xb4>)
 800fb1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb1e:	bf00      	nop
 800fb20:	0800fbc5 	.word	0x0800fbc5
 800fb24:	0800fbf5 	.word	0x0800fbf5
 800fb28:	0800fbf5 	.word	0x0800fbf5
 800fb2c:	0800fbf5 	.word	0x0800fbf5
 800fb30:	0800fbf5 	.word	0x0800fbf5
 800fb34:	0800fbf5 	.word	0x0800fbf5
 800fb38:	0800fbf5 	.word	0x0800fbf5
 800fb3c:	0800fbf5 	.word	0x0800fbf5
 800fb40:	0800fbcd 	.word	0x0800fbcd
 800fb44:	0800fbf5 	.word	0x0800fbf5
 800fb48:	0800fbf5 	.word	0x0800fbf5
 800fb4c:	0800fbf5 	.word	0x0800fbf5
 800fb50:	0800fbf5 	.word	0x0800fbf5
 800fb54:	0800fbf5 	.word	0x0800fbf5
 800fb58:	0800fbf5 	.word	0x0800fbf5
 800fb5c:	0800fbf5 	.word	0x0800fbf5
 800fb60:	0800fbd5 	.word	0x0800fbd5
 800fb64:	0800fbf5 	.word	0x0800fbf5
 800fb68:	0800fbf5 	.word	0x0800fbf5
 800fb6c:	0800fbf5 	.word	0x0800fbf5
 800fb70:	0800fbf5 	.word	0x0800fbf5
 800fb74:	0800fbf5 	.word	0x0800fbf5
 800fb78:	0800fbf5 	.word	0x0800fbf5
 800fb7c:	0800fbf5 	.word	0x0800fbf5
 800fb80:	0800fbdd 	.word	0x0800fbdd
 800fb84:	0800fbf5 	.word	0x0800fbf5
 800fb88:	0800fbf5 	.word	0x0800fbf5
 800fb8c:	0800fbf5 	.word	0x0800fbf5
 800fb90:	0800fbf5 	.word	0x0800fbf5
 800fb94:	0800fbf5 	.word	0x0800fbf5
 800fb98:	0800fbf5 	.word	0x0800fbf5
 800fb9c:	0800fbf5 	.word	0x0800fbf5
 800fba0:	0800fbe5 	.word	0x0800fbe5
 800fba4:	0800fbf5 	.word	0x0800fbf5
 800fba8:	0800fbf5 	.word	0x0800fbf5
 800fbac:	0800fbf5 	.word	0x0800fbf5
 800fbb0:	0800fbf5 	.word	0x0800fbf5
 800fbb4:	0800fbf5 	.word	0x0800fbf5
 800fbb8:	0800fbf5 	.word	0x0800fbf5
 800fbbc:	0800fbf5 	.word	0x0800fbf5
 800fbc0:	0800fbed 	.word	0x0800fbed
 800fbc4:	2301      	movs	r3, #1
 800fbc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbca:	e326      	b.n	801021a <UART_SetConfig+0x7ae>
 800fbcc:	2304      	movs	r3, #4
 800fbce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbd2:	e322      	b.n	801021a <UART_SetConfig+0x7ae>
 800fbd4:	2308      	movs	r3, #8
 800fbd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbda:	e31e      	b.n	801021a <UART_SetConfig+0x7ae>
 800fbdc:	2310      	movs	r3, #16
 800fbde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbe2:	e31a      	b.n	801021a <UART_SetConfig+0x7ae>
 800fbe4:	2320      	movs	r3, #32
 800fbe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbea:	e316      	b.n	801021a <UART_SetConfig+0x7ae>
 800fbec:	2340      	movs	r3, #64	@ 0x40
 800fbee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbf2:	e312      	b.n	801021a <UART_SetConfig+0x7ae>
 800fbf4:	2380      	movs	r3, #128	@ 0x80
 800fbf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fbfa:	e30e      	b.n	801021a <UART_SetConfig+0x7ae>
 800fbfc:	697b      	ldr	r3, [r7, #20]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	4a69      	ldr	r2, [pc, #420]	@ (800fda8 <UART_SetConfig+0x33c>)
 800fc02:	4293      	cmp	r3, r2
 800fc04:	d130      	bne.n	800fc68 <UART_SetConfig+0x1fc>
 800fc06:	4b67      	ldr	r3, [pc, #412]	@ (800fda4 <UART_SetConfig+0x338>)
 800fc08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc0a:	f003 0307 	and.w	r3, r3, #7
 800fc0e:	2b05      	cmp	r3, #5
 800fc10:	d826      	bhi.n	800fc60 <UART_SetConfig+0x1f4>
 800fc12:	a201      	add	r2, pc, #4	@ (adr r2, 800fc18 <UART_SetConfig+0x1ac>)
 800fc14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc18:	0800fc31 	.word	0x0800fc31
 800fc1c:	0800fc39 	.word	0x0800fc39
 800fc20:	0800fc41 	.word	0x0800fc41
 800fc24:	0800fc49 	.word	0x0800fc49
 800fc28:	0800fc51 	.word	0x0800fc51
 800fc2c:	0800fc59 	.word	0x0800fc59
 800fc30:	2300      	movs	r3, #0
 800fc32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc36:	e2f0      	b.n	801021a <UART_SetConfig+0x7ae>
 800fc38:	2304      	movs	r3, #4
 800fc3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc3e:	e2ec      	b.n	801021a <UART_SetConfig+0x7ae>
 800fc40:	2308      	movs	r3, #8
 800fc42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc46:	e2e8      	b.n	801021a <UART_SetConfig+0x7ae>
 800fc48:	2310      	movs	r3, #16
 800fc4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc4e:	e2e4      	b.n	801021a <UART_SetConfig+0x7ae>
 800fc50:	2320      	movs	r3, #32
 800fc52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc56:	e2e0      	b.n	801021a <UART_SetConfig+0x7ae>
 800fc58:	2340      	movs	r3, #64	@ 0x40
 800fc5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc5e:	e2dc      	b.n	801021a <UART_SetConfig+0x7ae>
 800fc60:	2380      	movs	r3, #128	@ 0x80
 800fc62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fc66:	e2d8      	b.n	801021a <UART_SetConfig+0x7ae>
 800fc68:	697b      	ldr	r3, [r7, #20]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	4a4f      	ldr	r2, [pc, #316]	@ (800fdac <UART_SetConfig+0x340>)
 800fc6e:	4293      	cmp	r3, r2
 800fc70:	d130      	bne.n	800fcd4 <UART_SetConfig+0x268>
 800fc72:	4b4c      	ldr	r3, [pc, #304]	@ (800fda4 <UART_SetConfig+0x338>)
 800fc74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fc76:	f003 0307 	and.w	r3, r3, #7
 800fc7a:	2b05      	cmp	r3, #5
 800fc7c:	d826      	bhi.n	800fccc <UART_SetConfig+0x260>
 800fc7e:	a201      	add	r2, pc, #4	@ (adr r2, 800fc84 <UART_SetConfig+0x218>)
 800fc80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc84:	0800fc9d 	.word	0x0800fc9d
 800fc88:	0800fca5 	.word	0x0800fca5
 800fc8c:	0800fcad 	.word	0x0800fcad
 800fc90:	0800fcb5 	.word	0x0800fcb5
 800fc94:	0800fcbd 	.word	0x0800fcbd
 800fc98:	0800fcc5 	.word	0x0800fcc5
 800fc9c:	2300      	movs	r3, #0
 800fc9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fca2:	e2ba      	b.n	801021a <UART_SetConfig+0x7ae>
 800fca4:	2304      	movs	r3, #4
 800fca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcaa:	e2b6      	b.n	801021a <UART_SetConfig+0x7ae>
 800fcac:	2308      	movs	r3, #8
 800fcae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcb2:	e2b2      	b.n	801021a <UART_SetConfig+0x7ae>
 800fcb4:	2310      	movs	r3, #16
 800fcb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcba:	e2ae      	b.n	801021a <UART_SetConfig+0x7ae>
 800fcbc:	2320      	movs	r3, #32
 800fcbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcc2:	e2aa      	b.n	801021a <UART_SetConfig+0x7ae>
 800fcc4:	2340      	movs	r3, #64	@ 0x40
 800fcc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcca:	e2a6      	b.n	801021a <UART_SetConfig+0x7ae>
 800fccc:	2380      	movs	r3, #128	@ 0x80
 800fcce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fcd2:	e2a2      	b.n	801021a <UART_SetConfig+0x7ae>
 800fcd4:	697b      	ldr	r3, [r7, #20]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	4a35      	ldr	r2, [pc, #212]	@ (800fdb0 <UART_SetConfig+0x344>)
 800fcda:	4293      	cmp	r3, r2
 800fcdc:	d130      	bne.n	800fd40 <UART_SetConfig+0x2d4>
 800fcde:	4b31      	ldr	r3, [pc, #196]	@ (800fda4 <UART_SetConfig+0x338>)
 800fce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fce2:	f003 0307 	and.w	r3, r3, #7
 800fce6:	2b05      	cmp	r3, #5
 800fce8:	d826      	bhi.n	800fd38 <UART_SetConfig+0x2cc>
 800fcea:	a201      	add	r2, pc, #4	@ (adr r2, 800fcf0 <UART_SetConfig+0x284>)
 800fcec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcf0:	0800fd09 	.word	0x0800fd09
 800fcf4:	0800fd11 	.word	0x0800fd11
 800fcf8:	0800fd19 	.word	0x0800fd19
 800fcfc:	0800fd21 	.word	0x0800fd21
 800fd00:	0800fd29 	.word	0x0800fd29
 800fd04:	0800fd31 	.word	0x0800fd31
 800fd08:	2300      	movs	r3, #0
 800fd0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd0e:	e284      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd10:	2304      	movs	r3, #4
 800fd12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd16:	e280      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd18:	2308      	movs	r3, #8
 800fd1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd1e:	e27c      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd20:	2310      	movs	r3, #16
 800fd22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd26:	e278      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd28:	2320      	movs	r3, #32
 800fd2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd2e:	e274      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd30:	2340      	movs	r3, #64	@ 0x40
 800fd32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd36:	e270      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd38:	2380      	movs	r3, #128	@ 0x80
 800fd3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd3e:	e26c      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd40:	697b      	ldr	r3, [r7, #20]
 800fd42:	681b      	ldr	r3, [r3, #0]
 800fd44:	4a1b      	ldr	r2, [pc, #108]	@ (800fdb4 <UART_SetConfig+0x348>)
 800fd46:	4293      	cmp	r3, r2
 800fd48:	d142      	bne.n	800fdd0 <UART_SetConfig+0x364>
 800fd4a:	4b16      	ldr	r3, [pc, #88]	@ (800fda4 <UART_SetConfig+0x338>)
 800fd4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fd4e:	f003 0307 	and.w	r3, r3, #7
 800fd52:	2b05      	cmp	r3, #5
 800fd54:	d838      	bhi.n	800fdc8 <UART_SetConfig+0x35c>
 800fd56:	a201      	add	r2, pc, #4	@ (adr r2, 800fd5c <UART_SetConfig+0x2f0>)
 800fd58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd5c:	0800fd75 	.word	0x0800fd75
 800fd60:	0800fd7d 	.word	0x0800fd7d
 800fd64:	0800fd85 	.word	0x0800fd85
 800fd68:	0800fd8d 	.word	0x0800fd8d
 800fd6c:	0800fdb9 	.word	0x0800fdb9
 800fd70:	0800fdc1 	.word	0x0800fdc1
 800fd74:	2300      	movs	r3, #0
 800fd76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd7a:	e24e      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd7c:	2304      	movs	r3, #4
 800fd7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd82:	e24a      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd84:	2308      	movs	r3, #8
 800fd86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd8a:	e246      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd8c:	2310      	movs	r3, #16
 800fd8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fd92:	e242      	b.n	801021a <UART_SetConfig+0x7ae>
 800fd94:	cfff69f3 	.word	0xcfff69f3
 800fd98:	58000c00 	.word	0x58000c00
 800fd9c:	11fff4ff 	.word	0x11fff4ff
 800fda0:	40011000 	.word	0x40011000
 800fda4:	58024400 	.word	0x58024400
 800fda8:	40004400 	.word	0x40004400
 800fdac:	40004800 	.word	0x40004800
 800fdb0:	40004c00 	.word	0x40004c00
 800fdb4:	40005000 	.word	0x40005000
 800fdb8:	2320      	movs	r3, #32
 800fdba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdbe:	e22c      	b.n	801021a <UART_SetConfig+0x7ae>
 800fdc0:	2340      	movs	r3, #64	@ 0x40
 800fdc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdc6:	e228      	b.n	801021a <UART_SetConfig+0x7ae>
 800fdc8:	2380      	movs	r3, #128	@ 0x80
 800fdca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fdce:	e224      	b.n	801021a <UART_SetConfig+0x7ae>
 800fdd0:	697b      	ldr	r3, [r7, #20]
 800fdd2:	681b      	ldr	r3, [r3, #0]
 800fdd4:	4ab1      	ldr	r2, [pc, #708]	@ (801009c <UART_SetConfig+0x630>)
 800fdd6:	4293      	cmp	r3, r2
 800fdd8:	d176      	bne.n	800fec8 <UART_SetConfig+0x45c>
 800fdda:	4bb1      	ldr	r3, [pc, #708]	@ (80100a0 <UART_SetConfig+0x634>)
 800fddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fdde:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800fde2:	2b28      	cmp	r3, #40	@ 0x28
 800fde4:	d86c      	bhi.n	800fec0 <UART_SetConfig+0x454>
 800fde6:	a201      	add	r2, pc, #4	@ (adr r2, 800fdec <UART_SetConfig+0x380>)
 800fde8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdec:	0800fe91 	.word	0x0800fe91
 800fdf0:	0800fec1 	.word	0x0800fec1
 800fdf4:	0800fec1 	.word	0x0800fec1
 800fdf8:	0800fec1 	.word	0x0800fec1
 800fdfc:	0800fec1 	.word	0x0800fec1
 800fe00:	0800fec1 	.word	0x0800fec1
 800fe04:	0800fec1 	.word	0x0800fec1
 800fe08:	0800fec1 	.word	0x0800fec1
 800fe0c:	0800fe99 	.word	0x0800fe99
 800fe10:	0800fec1 	.word	0x0800fec1
 800fe14:	0800fec1 	.word	0x0800fec1
 800fe18:	0800fec1 	.word	0x0800fec1
 800fe1c:	0800fec1 	.word	0x0800fec1
 800fe20:	0800fec1 	.word	0x0800fec1
 800fe24:	0800fec1 	.word	0x0800fec1
 800fe28:	0800fec1 	.word	0x0800fec1
 800fe2c:	0800fea1 	.word	0x0800fea1
 800fe30:	0800fec1 	.word	0x0800fec1
 800fe34:	0800fec1 	.word	0x0800fec1
 800fe38:	0800fec1 	.word	0x0800fec1
 800fe3c:	0800fec1 	.word	0x0800fec1
 800fe40:	0800fec1 	.word	0x0800fec1
 800fe44:	0800fec1 	.word	0x0800fec1
 800fe48:	0800fec1 	.word	0x0800fec1
 800fe4c:	0800fea9 	.word	0x0800fea9
 800fe50:	0800fec1 	.word	0x0800fec1
 800fe54:	0800fec1 	.word	0x0800fec1
 800fe58:	0800fec1 	.word	0x0800fec1
 800fe5c:	0800fec1 	.word	0x0800fec1
 800fe60:	0800fec1 	.word	0x0800fec1
 800fe64:	0800fec1 	.word	0x0800fec1
 800fe68:	0800fec1 	.word	0x0800fec1
 800fe6c:	0800feb1 	.word	0x0800feb1
 800fe70:	0800fec1 	.word	0x0800fec1
 800fe74:	0800fec1 	.word	0x0800fec1
 800fe78:	0800fec1 	.word	0x0800fec1
 800fe7c:	0800fec1 	.word	0x0800fec1
 800fe80:	0800fec1 	.word	0x0800fec1
 800fe84:	0800fec1 	.word	0x0800fec1
 800fe88:	0800fec1 	.word	0x0800fec1
 800fe8c:	0800feb9 	.word	0x0800feb9
 800fe90:	2301      	movs	r3, #1
 800fe92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe96:	e1c0      	b.n	801021a <UART_SetConfig+0x7ae>
 800fe98:	2304      	movs	r3, #4
 800fe9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fe9e:	e1bc      	b.n	801021a <UART_SetConfig+0x7ae>
 800fea0:	2308      	movs	r3, #8
 800fea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fea6:	e1b8      	b.n	801021a <UART_SetConfig+0x7ae>
 800fea8:	2310      	movs	r3, #16
 800feaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800feae:	e1b4      	b.n	801021a <UART_SetConfig+0x7ae>
 800feb0:	2320      	movs	r3, #32
 800feb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800feb6:	e1b0      	b.n	801021a <UART_SetConfig+0x7ae>
 800feb8:	2340      	movs	r3, #64	@ 0x40
 800feba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800febe:	e1ac      	b.n	801021a <UART_SetConfig+0x7ae>
 800fec0:	2380      	movs	r3, #128	@ 0x80
 800fec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800fec6:	e1a8      	b.n	801021a <UART_SetConfig+0x7ae>
 800fec8:	697b      	ldr	r3, [r7, #20]
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	4a75      	ldr	r2, [pc, #468]	@ (80100a4 <UART_SetConfig+0x638>)
 800fece:	4293      	cmp	r3, r2
 800fed0:	d130      	bne.n	800ff34 <UART_SetConfig+0x4c8>
 800fed2:	4b73      	ldr	r3, [pc, #460]	@ (80100a0 <UART_SetConfig+0x634>)
 800fed4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fed6:	f003 0307 	and.w	r3, r3, #7
 800feda:	2b05      	cmp	r3, #5
 800fedc:	d826      	bhi.n	800ff2c <UART_SetConfig+0x4c0>
 800fede:	a201      	add	r2, pc, #4	@ (adr r2, 800fee4 <UART_SetConfig+0x478>)
 800fee0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fee4:	0800fefd 	.word	0x0800fefd
 800fee8:	0800ff05 	.word	0x0800ff05
 800feec:	0800ff0d 	.word	0x0800ff0d
 800fef0:	0800ff15 	.word	0x0800ff15
 800fef4:	0800ff1d 	.word	0x0800ff1d
 800fef8:	0800ff25 	.word	0x0800ff25
 800fefc:	2300      	movs	r3, #0
 800fefe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff02:	e18a      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff04:	2304      	movs	r3, #4
 800ff06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff0a:	e186      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff0c:	2308      	movs	r3, #8
 800ff0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff12:	e182      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff14:	2310      	movs	r3, #16
 800ff16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff1a:	e17e      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff1c:	2320      	movs	r3, #32
 800ff1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff22:	e17a      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff24:	2340      	movs	r3, #64	@ 0x40
 800ff26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff2a:	e176      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff2c:	2380      	movs	r3, #128	@ 0x80
 800ff2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff32:	e172      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff34:	697b      	ldr	r3, [r7, #20]
 800ff36:	681b      	ldr	r3, [r3, #0]
 800ff38:	4a5b      	ldr	r2, [pc, #364]	@ (80100a8 <UART_SetConfig+0x63c>)
 800ff3a:	4293      	cmp	r3, r2
 800ff3c:	d130      	bne.n	800ffa0 <UART_SetConfig+0x534>
 800ff3e:	4b58      	ldr	r3, [pc, #352]	@ (80100a0 <UART_SetConfig+0x634>)
 800ff40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ff42:	f003 0307 	and.w	r3, r3, #7
 800ff46:	2b05      	cmp	r3, #5
 800ff48:	d826      	bhi.n	800ff98 <UART_SetConfig+0x52c>
 800ff4a:	a201      	add	r2, pc, #4	@ (adr r2, 800ff50 <UART_SetConfig+0x4e4>)
 800ff4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff50:	0800ff69 	.word	0x0800ff69
 800ff54:	0800ff71 	.word	0x0800ff71
 800ff58:	0800ff79 	.word	0x0800ff79
 800ff5c:	0800ff81 	.word	0x0800ff81
 800ff60:	0800ff89 	.word	0x0800ff89
 800ff64:	0800ff91 	.word	0x0800ff91
 800ff68:	2300      	movs	r3, #0
 800ff6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff6e:	e154      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff70:	2304      	movs	r3, #4
 800ff72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff76:	e150      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff78:	2308      	movs	r3, #8
 800ff7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff7e:	e14c      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff80:	2310      	movs	r3, #16
 800ff82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff86:	e148      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff88:	2320      	movs	r3, #32
 800ff8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff8e:	e144      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff90:	2340      	movs	r3, #64	@ 0x40
 800ff92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff96:	e140      	b.n	801021a <UART_SetConfig+0x7ae>
 800ff98:	2380      	movs	r3, #128	@ 0x80
 800ff9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ff9e:	e13c      	b.n	801021a <UART_SetConfig+0x7ae>
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	4a41      	ldr	r2, [pc, #260]	@ (80100ac <UART_SetConfig+0x640>)
 800ffa6:	4293      	cmp	r3, r2
 800ffa8:	f040 8082 	bne.w	80100b0 <UART_SetConfig+0x644>
 800ffac:	4b3c      	ldr	r3, [pc, #240]	@ (80100a0 <UART_SetConfig+0x634>)
 800ffae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ffb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ffb4:	2b28      	cmp	r3, #40	@ 0x28
 800ffb6:	d86d      	bhi.n	8010094 <UART_SetConfig+0x628>
 800ffb8:	a201      	add	r2, pc, #4	@ (adr r2, 800ffc0 <UART_SetConfig+0x554>)
 800ffba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffbe:	bf00      	nop
 800ffc0:	08010065 	.word	0x08010065
 800ffc4:	08010095 	.word	0x08010095
 800ffc8:	08010095 	.word	0x08010095
 800ffcc:	08010095 	.word	0x08010095
 800ffd0:	08010095 	.word	0x08010095
 800ffd4:	08010095 	.word	0x08010095
 800ffd8:	08010095 	.word	0x08010095
 800ffdc:	08010095 	.word	0x08010095
 800ffe0:	0801006d 	.word	0x0801006d
 800ffe4:	08010095 	.word	0x08010095
 800ffe8:	08010095 	.word	0x08010095
 800ffec:	08010095 	.word	0x08010095
 800fff0:	08010095 	.word	0x08010095
 800fff4:	08010095 	.word	0x08010095
 800fff8:	08010095 	.word	0x08010095
 800fffc:	08010095 	.word	0x08010095
 8010000:	08010075 	.word	0x08010075
 8010004:	08010095 	.word	0x08010095
 8010008:	08010095 	.word	0x08010095
 801000c:	08010095 	.word	0x08010095
 8010010:	08010095 	.word	0x08010095
 8010014:	08010095 	.word	0x08010095
 8010018:	08010095 	.word	0x08010095
 801001c:	08010095 	.word	0x08010095
 8010020:	0801007d 	.word	0x0801007d
 8010024:	08010095 	.word	0x08010095
 8010028:	08010095 	.word	0x08010095
 801002c:	08010095 	.word	0x08010095
 8010030:	08010095 	.word	0x08010095
 8010034:	08010095 	.word	0x08010095
 8010038:	08010095 	.word	0x08010095
 801003c:	08010095 	.word	0x08010095
 8010040:	08010085 	.word	0x08010085
 8010044:	08010095 	.word	0x08010095
 8010048:	08010095 	.word	0x08010095
 801004c:	08010095 	.word	0x08010095
 8010050:	08010095 	.word	0x08010095
 8010054:	08010095 	.word	0x08010095
 8010058:	08010095 	.word	0x08010095
 801005c:	08010095 	.word	0x08010095
 8010060:	0801008d 	.word	0x0801008d
 8010064:	2301      	movs	r3, #1
 8010066:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801006a:	e0d6      	b.n	801021a <UART_SetConfig+0x7ae>
 801006c:	2304      	movs	r3, #4
 801006e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010072:	e0d2      	b.n	801021a <UART_SetConfig+0x7ae>
 8010074:	2308      	movs	r3, #8
 8010076:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801007a:	e0ce      	b.n	801021a <UART_SetConfig+0x7ae>
 801007c:	2310      	movs	r3, #16
 801007e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010082:	e0ca      	b.n	801021a <UART_SetConfig+0x7ae>
 8010084:	2320      	movs	r3, #32
 8010086:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801008a:	e0c6      	b.n	801021a <UART_SetConfig+0x7ae>
 801008c:	2340      	movs	r3, #64	@ 0x40
 801008e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010092:	e0c2      	b.n	801021a <UART_SetConfig+0x7ae>
 8010094:	2380      	movs	r3, #128	@ 0x80
 8010096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801009a:	e0be      	b.n	801021a <UART_SetConfig+0x7ae>
 801009c:	40011400 	.word	0x40011400
 80100a0:	58024400 	.word	0x58024400
 80100a4:	40007800 	.word	0x40007800
 80100a8:	40007c00 	.word	0x40007c00
 80100ac:	40011800 	.word	0x40011800
 80100b0:	697b      	ldr	r3, [r7, #20]
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	4aad      	ldr	r2, [pc, #692]	@ (801036c <UART_SetConfig+0x900>)
 80100b6:	4293      	cmp	r3, r2
 80100b8:	d176      	bne.n	80101a8 <UART_SetConfig+0x73c>
 80100ba:	4bad      	ldr	r3, [pc, #692]	@ (8010370 <UART_SetConfig+0x904>)
 80100bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80100be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80100c2:	2b28      	cmp	r3, #40	@ 0x28
 80100c4:	d86c      	bhi.n	80101a0 <UART_SetConfig+0x734>
 80100c6:	a201      	add	r2, pc, #4	@ (adr r2, 80100cc <UART_SetConfig+0x660>)
 80100c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100cc:	08010171 	.word	0x08010171
 80100d0:	080101a1 	.word	0x080101a1
 80100d4:	080101a1 	.word	0x080101a1
 80100d8:	080101a1 	.word	0x080101a1
 80100dc:	080101a1 	.word	0x080101a1
 80100e0:	080101a1 	.word	0x080101a1
 80100e4:	080101a1 	.word	0x080101a1
 80100e8:	080101a1 	.word	0x080101a1
 80100ec:	08010179 	.word	0x08010179
 80100f0:	080101a1 	.word	0x080101a1
 80100f4:	080101a1 	.word	0x080101a1
 80100f8:	080101a1 	.word	0x080101a1
 80100fc:	080101a1 	.word	0x080101a1
 8010100:	080101a1 	.word	0x080101a1
 8010104:	080101a1 	.word	0x080101a1
 8010108:	080101a1 	.word	0x080101a1
 801010c:	08010181 	.word	0x08010181
 8010110:	080101a1 	.word	0x080101a1
 8010114:	080101a1 	.word	0x080101a1
 8010118:	080101a1 	.word	0x080101a1
 801011c:	080101a1 	.word	0x080101a1
 8010120:	080101a1 	.word	0x080101a1
 8010124:	080101a1 	.word	0x080101a1
 8010128:	080101a1 	.word	0x080101a1
 801012c:	08010189 	.word	0x08010189
 8010130:	080101a1 	.word	0x080101a1
 8010134:	080101a1 	.word	0x080101a1
 8010138:	080101a1 	.word	0x080101a1
 801013c:	080101a1 	.word	0x080101a1
 8010140:	080101a1 	.word	0x080101a1
 8010144:	080101a1 	.word	0x080101a1
 8010148:	080101a1 	.word	0x080101a1
 801014c:	08010191 	.word	0x08010191
 8010150:	080101a1 	.word	0x080101a1
 8010154:	080101a1 	.word	0x080101a1
 8010158:	080101a1 	.word	0x080101a1
 801015c:	080101a1 	.word	0x080101a1
 8010160:	080101a1 	.word	0x080101a1
 8010164:	080101a1 	.word	0x080101a1
 8010168:	080101a1 	.word	0x080101a1
 801016c:	08010199 	.word	0x08010199
 8010170:	2301      	movs	r3, #1
 8010172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010176:	e050      	b.n	801021a <UART_SetConfig+0x7ae>
 8010178:	2304      	movs	r3, #4
 801017a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801017e:	e04c      	b.n	801021a <UART_SetConfig+0x7ae>
 8010180:	2308      	movs	r3, #8
 8010182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010186:	e048      	b.n	801021a <UART_SetConfig+0x7ae>
 8010188:	2310      	movs	r3, #16
 801018a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801018e:	e044      	b.n	801021a <UART_SetConfig+0x7ae>
 8010190:	2320      	movs	r3, #32
 8010192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010196:	e040      	b.n	801021a <UART_SetConfig+0x7ae>
 8010198:	2340      	movs	r3, #64	@ 0x40
 801019a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801019e:	e03c      	b.n	801021a <UART_SetConfig+0x7ae>
 80101a0:	2380      	movs	r3, #128	@ 0x80
 80101a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101a6:	e038      	b.n	801021a <UART_SetConfig+0x7ae>
 80101a8:	697b      	ldr	r3, [r7, #20]
 80101aa:	681b      	ldr	r3, [r3, #0]
 80101ac:	4a71      	ldr	r2, [pc, #452]	@ (8010374 <UART_SetConfig+0x908>)
 80101ae:	4293      	cmp	r3, r2
 80101b0:	d130      	bne.n	8010214 <UART_SetConfig+0x7a8>
 80101b2:	4b6f      	ldr	r3, [pc, #444]	@ (8010370 <UART_SetConfig+0x904>)
 80101b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80101b6:	f003 0307 	and.w	r3, r3, #7
 80101ba:	2b05      	cmp	r3, #5
 80101bc:	d826      	bhi.n	801020c <UART_SetConfig+0x7a0>
 80101be:	a201      	add	r2, pc, #4	@ (adr r2, 80101c4 <UART_SetConfig+0x758>)
 80101c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101c4:	080101dd 	.word	0x080101dd
 80101c8:	080101e5 	.word	0x080101e5
 80101cc:	080101ed 	.word	0x080101ed
 80101d0:	080101f5 	.word	0x080101f5
 80101d4:	080101fd 	.word	0x080101fd
 80101d8:	08010205 	.word	0x08010205
 80101dc:	2302      	movs	r3, #2
 80101de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101e2:	e01a      	b.n	801021a <UART_SetConfig+0x7ae>
 80101e4:	2304      	movs	r3, #4
 80101e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101ea:	e016      	b.n	801021a <UART_SetConfig+0x7ae>
 80101ec:	2308      	movs	r3, #8
 80101ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101f2:	e012      	b.n	801021a <UART_SetConfig+0x7ae>
 80101f4:	2310      	movs	r3, #16
 80101f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80101fa:	e00e      	b.n	801021a <UART_SetConfig+0x7ae>
 80101fc:	2320      	movs	r3, #32
 80101fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010202:	e00a      	b.n	801021a <UART_SetConfig+0x7ae>
 8010204:	2340      	movs	r3, #64	@ 0x40
 8010206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801020a:	e006      	b.n	801021a <UART_SetConfig+0x7ae>
 801020c:	2380      	movs	r3, #128	@ 0x80
 801020e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010212:	e002      	b.n	801021a <UART_SetConfig+0x7ae>
 8010214:	2380      	movs	r3, #128	@ 0x80
 8010216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801021a:	697b      	ldr	r3, [r7, #20]
 801021c:	681b      	ldr	r3, [r3, #0]
 801021e:	4a55      	ldr	r2, [pc, #340]	@ (8010374 <UART_SetConfig+0x908>)
 8010220:	4293      	cmp	r3, r2
 8010222:	f040 80f8 	bne.w	8010416 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010226:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 801022a:	2b20      	cmp	r3, #32
 801022c:	dc46      	bgt.n	80102bc <UART_SetConfig+0x850>
 801022e:	2b02      	cmp	r3, #2
 8010230:	db75      	blt.n	801031e <UART_SetConfig+0x8b2>
 8010232:	3b02      	subs	r3, #2
 8010234:	2b1e      	cmp	r3, #30
 8010236:	d872      	bhi.n	801031e <UART_SetConfig+0x8b2>
 8010238:	a201      	add	r2, pc, #4	@ (adr r2, 8010240 <UART_SetConfig+0x7d4>)
 801023a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801023e:	bf00      	nop
 8010240:	080102c3 	.word	0x080102c3
 8010244:	0801031f 	.word	0x0801031f
 8010248:	080102cb 	.word	0x080102cb
 801024c:	0801031f 	.word	0x0801031f
 8010250:	0801031f 	.word	0x0801031f
 8010254:	0801031f 	.word	0x0801031f
 8010258:	080102db 	.word	0x080102db
 801025c:	0801031f 	.word	0x0801031f
 8010260:	0801031f 	.word	0x0801031f
 8010264:	0801031f 	.word	0x0801031f
 8010268:	0801031f 	.word	0x0801031f
 801026c:	0801031f 	.word	0x0801031f
 8010270:	0801031f 	.word	0x0801031f
 8010274:	0801031f 	.word	0x0801031f
 8010278:	080102eb 	.word	0x080102eb
 801027c:	0801031f 	.word	0x0801031f
 8010280:	0801031f 	.word	0x0801031f
 8010284:	0801031f 	.word	0x0801031f
 8010288:	0801031f 	.word	0x0801031f
 801028c:	0801031f 	.word	0x0801031f
 8010290:	0801031f 	.word	0x0801031f
 8010294:	0801031f 	.word	0x0801031f
 8010298:	0801031f 	.word	0x0801031f
 801029c:	0801031f 	.word	0x0801031f
 80102a0:	0801031f 	.word	0x0801031f
 80102a4:	0801031f 	.word	0x0801031f
 80102a8:	0801031f 	.word	0x0801031f
 80102ac:	0801031f 	.word	0x0801031f
 80102b0:	0801031f 	.word	0x0801031f
 80102b4:	0801031f 	.word	0x0801031f
 80102b8:	08010311 	.word	0x08010311
 80102bc:	2b40      	cmp	r3, #64	@ 0x40
 80102be:	d02a      	beq.n	8010316 <UART_SetConfig+0x8aa>
 80102c0:	e02d      	b.n	801031e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80102c2:	f7fb fead 	bl	800c020 <HAL_RCCEx_GetD3PCLK1Freq>
 80102c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80102c8:	e02f      	b.n	801032a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80102ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80102ce:	4618      	mov	r0, r3
 80102d0:	f7fb febc 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80102d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80102d8:	e027      	b.n	801032a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80102da:	f107 0318 	add.w	r3, r7, #24
 80102de:	4618      	mov	r0, r3
 80102e0:	f7fc f808 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80102e4:	69fb      	ldr	r3, [r7, #28]
 80102e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80102e8:	e01f      	b.n	801032a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80102ea:	4b21      	ldr	r3, [pc, #132]	@ (8010370 <UART_SetConfig+0x904>)
 80102ec:	681b      	ldr	r3, [r3, #0]
 80102ee:	f003 0320 	and.w	r3, r3, #32
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d009      	beq.n	801030a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80102f6:	4b1e      	ldr	r3, [pc, #120]	@ (8010370 <UART_SetConfig+0x904>)
 80102f8:	681b      	ldr	r3, [r3, #0]
 80102fa:	08db      	lsrs	r3, r3, #3
 80102fc:	f003 0303 	and.w	r3, r3, #3
 8010300:	4a1d      	ldr	r2, [pc, #116]	@ (8010378 <UART_SetConfig+0x90c>)
 8010302:	fa22 f303 	lsr.w	r3, r2, r3
 8010306:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010308:	e00f      	b.n	801032a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 801030a:	4b1b      	ldr	r3, [pc, #108]	@ (8010378 <UART_SetConfig+0x90c>)
 801030c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801030e:	e00c      	b.n	801032a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010310:	4b1a      	ldr	r3, [pc, #104]	@ (801037c <UART_SetConfig+0x910>)
 8010312:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010314:	e009      	b.n	801032a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010316:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801031a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801031c:	e005      	b.n	801032a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 801031e:	2300      	movs	r3, #0
 8010320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010322:	2301      	movs	r3, #1
 8010324:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010328:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801032a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801032c:	2b00      	cmp	r3, #0
 801032e:	f000 81ee 	beq.w	801070e <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010332:	697b      	ldr	r3, [r7, #20]
 8010334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010336:	4a12      	ldr	r2, [pc, #72]	@ (8010380 <UART_SetConfig+0x914>)
 8010338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801033c:	461a      	mov	r2, r3
 801033e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010340:	fbb3 f3f2 	udiv	r3, r3, r2
 8010344:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010346:	697b      	ldr	r3, [r7, #20]
 8010348:	685a      	ldr	r2, [r3, #4]
 801034a:	4613      	mov	r3, r2
 801034c:	005b      	lsls	r3, r3, #1
 801034e:	4413      	add	r3, r2
 8010350:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010352:	429a      	cmp	r2, r3
 8010354:	d305      	bcc.n	8010362 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010356:	697b      	ldr	r3, [r7, #20]
 8010358:	685b      	ldr	r3, [r3, #4]
 801035a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801035c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801035e:	429a      	cmp	r2, r3
 8010360:	d910      	bls.n	8010384 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8010362:	2301      	movs	r3, #1
 8010364:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010368:	e1d1      	b.n	801070e <UART_SetConfig+0xca2>
 801036a:	bf00      	nop
 801036c:	40011c00 	.word	0x40011c00
 8010370:	58024400 	.word	0x58024400
 8010374:	58000c00 	.word	0x58000c00
 8010378:	03d09000 	.word	0x03d09000
 801037c:	003d0900 	.word	0x003d0900
 8010380:	0801d0c8 	.word	0x0801d0c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010386:	2200      	movs	r2, #0
 8010388:	60bb      	str	r3, [r7, #8]
 801038a:	60fa      	str	r2, [r7, #12]
 801038c:	697b      	ldr	r3, [r7, #20]
 801038e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010390:	4ac0      	ldr	r2, [pc, #768]	@ (8010694 <UART_SetConfig+0xc28>)
 8010392:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010396:	b29b      	uxth	r3, r3
 8010398:	2200      	movs	r2, #0
 801039a:	603b      	str	r3, [r7, #0]
 801039c:	607a      	str	r2, [r7, #4]
 801039e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80103a2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80103a6:	f7f0 f80b 	bl	80003c0 <__aeabi_uldivmod>
 80103aa:	4602      	mov	r2, r0
 80103ac:	460b      	mov	r3, r1
 80103ae:	4610      	mov	r0, r2
 80103b0:	4619      	mov	r1, r3
 80103b2:	f04f 0200 	mov.w	r2, #0
 80103b6:	f04f 0300 	mov.w	r3, #0
 80103ba:	020b      	lsls	r3, r1, #8
 80103bc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80103c0:	0202      	lsls	r2, r0, #8
 80103c2:	6979      	ldr	r1, [r7, #20]
 80103c4:	6849      	ldr	r1, [r1, #4]
 80103c6:	0849      	lsrs	r1, r1, #1
 80103c8:	2000      	movs	r0, #0
 80103ca:	460c      	mov	r4, r1
 80103cc:	4605      	mov	r5, r0
 80103ce:	eb12 0804 	adds.w	r8, r2, r4
 80103d2:	eb43 0905 	adc.w	r9, r3, r5
 80103d6:	697b      	ldr	r3, [r7, #20]
 80103d8:	685b      	ldr	r3, [r3, #4]
 80103da:	2200      	movs	r2, #0
 80103dc:	469a      	mov	sl, r3
 80103de:	4693      	mov	fp, r2
 80103e0:	4652      	mov	r2, sl
 80103e2:	465b      	mov	r3, fp
 80103e4:	4640      	mov	r0, r8
 80103e6:	4649      	mov	r1, r9
 80103e8:	f7ef ffea 	bl	80003c0 <__aeabi_uldivmod>
 80103ec:	4602      	mov	r2, r0
 80103ee:	460b      	mov	r3, r1
 80103f0:	4613      	mov	r3, r2
 80103f2:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80103f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80103fa:	d308      	bcc.n	801040e <UART_SetConfig+0x9a2>
 80103fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010402:	d204      	bcs.n	801040e <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8010404:	697b      	ldr	r3, [r7, #20]
 8010406:	681b      	ldr	r3, [r3, #0]
 8010408:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801040a:	60da      	str	r2, [r3, #12]
 801040c:	e17f      	b.n	801070e <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 801040e:	2301      	movs	r3, #1
 8010410:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010414:	e17b      	b.n	801070e <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010416:	697b      	ldr	r3, [r7, #20]
 8010418:	69db      	ldr	r3, [r3, #28]
 801041a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801041e:	f040 80bd 	bne.w	801059c <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8010422:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010426:	2b20      	cmp	r3, #32
 8010428:	dc48      	bgt.n	80104bc <UART_SetConfig+0xa50>
 801042a:	2b00      	cmp	r3, #0
 801042c:	db7b      	blt.n	8010526 <UART_SetConfig+0xaba>
 801042e:	2b20      	cmp	r3, #32
 8010430:	d879      	bhi.n	8010526 <UART_SetConfig+0xaba>
 8010432:	a201      	add	r2, pc, #4	@ (adr r2, 8010438 <UART_SetConfig+0x9cc>)
 8010434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010438:	080104c3 	.word	0x080104c3
 801043c:	080104cb 	.word	0x080104cb
 8010440:	08010527 	.word	0x08010527
 8010444:	08010527 	.word	0x08010527
 8010448:	080104d3 	.word	0x080104d3
 801044c:	08010527 	.word	0x08010527
 8010450:	08010527 	.word	0x08010527
 8010454:	08010527 	.word	0x08010527
 8010458:	080104e3 	.word	0x080104e3
 801045c:	08010527 	.word	0x08010527
 8010460:	08010527 	.word	0x08010527
 8010464:	08010527 	.word	0x08010527
 8010468:	08010527 	.word	0x08010527
 801046c:	08010527 	.word	0x08010527
 8010470:	08010527 	.word	0x08010527
 8010474:	08010527 	.word	0x08010527
 8010478:	080104f3 	.word	0x080104f3
 801047c:	08010527 	.word	0x08010527
 8010480:	08010527 	.word	0x08010527
 8010484:	08010527 	.word	0x08010527
 8010488:	08010527 	.word	0x08010527
 801048c:	08010527 	.word	0x08010527
 8010490:	08010527 	.word	0x08010527
 8010494:	08010527 	.word	0x08010527
 8010498:	08010527 	.word	0x08010527
 801049c:	08010527 	.word	0x08010527
 80104a0:	08010527 	.word	0x08010527
 80104a4:	08010527 	.word	0x08010527
 80104a8:	08010527 	.word	0x08010527
 80104ac:	08010527 	.word	0x08010527
 80104b0:	08010527 	.word	0x08010527
 80104b4:	08010527 	.word	0x08010527
 80104b8:	08010519 	.word	0x08010519
 80104bc:	2b40      	cmp	r3, #64	@ 0x40
 80104be:	d02e      	beq.n	801051e <UART_SetConfig+0xab2>
 80104c0:	e031      	b.n	8010526 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80104c2:	f7f9 fecd 	bl	800a260 <HAL_RCC_GetPCLK1Freq>
 80104c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80104c8:	e033      	b.n	8010532 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80104ca:	f7f9 fedf 	bl	800a28c <HAL_RCC_GetPCLK2Freq>
 80104ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80104d0:	e02f      	b.n	8010532 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80104d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80104d6:	4618      	mov	r0, r3
 80104d8:	f7fb fdb8 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80104dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80104de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104e0:	e027      	b.n	8010532 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80104e2:	f107 0318 	add.w	r3, r7, #24
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7fb ff04 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80104ec:	69fb      	ldr	r3, [r7, #28]
 80104ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80104f0:	e01f      	b.n	8010532 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80104f2:	4b69      	ldr	r3, [pc, #420]	@ (8010698 <UART_SetConfig+0xc2c>)
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	f003 0320 	and.w	r3, r3, #32
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d009      	beq.n	8010512 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80104fe:	4b66      	ldr	r3, [pc, #408]	@ (8010698 <UART_SetConfig+0xc2c>)
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	08db      	lsrs	r3, r3, #3
 8010504:	f003 0303 	and.w	r3, r3, #3
 8010508:	4a64      	ldr	r2, [pc, #400]	@ (801069c <UART_SetConfig+0xc30>)
 801050a:	fa22 f303 	lsr.w	r3, r2, r3
 801050e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010510:	e00f      	b.n	8010532 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8010512:	4b62      	ldr	r3, [pc, #392]	@ (801069c <UART_SetConfig+0xc30>)
 8010514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010516:	e00c      	b.n	8010532 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010518:	4b61      	ldr	r3, [pc, #388]	@ (80106a0 <UART_SetConfig+0xc34>)
 801051a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801051c:	e009      	b.n	8010532 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801051e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010524:	e005      	b.n	8010532 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8010526:	2300      	movs	r3, #0
 8010528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 801052a:	2301      	movs	r3, #1
 801052c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010530:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010534:	2b00      	cmp	r3, #0
 8010536:	f000 80ea 	beq.w	801070e <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801053a:	697b      	ldr	r3, [r7, #20]
 801053c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801053e:	4a55      	ldr	r2, [pc, #340]	@ (8010694 <UART_SetConfig+0xc28>)
 8010540:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010544:	461a      	mov	r2, r3
 8010546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010548:	fbb3 f3f2 	udiv	r3, r3, r2
 801054c:	005a      	lsls	r2, r3, #1
 801054e:	697b      	ldr	r3, [r7, #20]
 8010550:	685b      	ldr	r3, [r3, #4]
 8010552:	085b      	lsrs	r3, r3, #1
 8010554:	441a      	add	r2, r3
 8010556:	697b      	ldr	r3, [r7, #20]
 8010558:	685b      	ldr	r3, [r3, #4]
 801055a:	fbb2 f3f3 	udiv	r3, r2, r3
 801055e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010562:	2b0f      	cmp	r3, #15
 8010564:	d916      	bls.n	8010594 <UART_SetConfig+0xb28>
 8010566:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010568:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801056c:	d212      	bcs.n	8010594 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801056e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010570:	b29b      	uxth	r3, r3
 8010572:	f023 030f 	bic.w	r3, r3, #15
 8010576:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801057a:	085b      	lsrs	r3, r3, #1
 801057c:	b29b      	uxth	r3, r3
 801057e:	f003 0307 	and.w	r3, r3, #7
 8010582:	b29a      	uxth	r2, r3
 8010584:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010586:	4313      	orrs	r3, r2
 8010588:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 801058a:	697b      	ldr	r3, [r7, #20]
 801058c:	681b      	ldr	r3, [r3, #0]
 801058e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010590:	60da      	str	r2, [r3, #12]
 8010592:	e0bc      	b.n	801070e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010594:	2301      	movs	r3, #1
 8010596:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801059a:	e0b8      	b.n	801070e <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 801059c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80105a0:	2b20      	cmp	r3, #32
 80105a2:	dc4b      	bgt.n	801063c <UART_SetConfig+0xbd0>
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	f2c0 8087 	blt.w	80106b8 <UART_SetConfig+0xc4c>
 80105aa:	2b20      	cmp	r3, #32
 80105ac:	f200 8084 	bhi.w	80106b8 <UART_SetConfig+0xc4c>
 80105b0:	a201      	add	r2, pc, #4	@ (adr r2, 80105b8 <UART_SetConfig+0xb4c>)
 80105b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105b6:	bf00      	nop
 80105b8:	08010643 	.word	0x08010643
 80105bc:	0801064b 	.word	0x0801064b
 80105c0:	080106b9 	.word	0x080106b9
 80105c4:	080106b9 	.word	0x080106b9
 80105c8:	08010653 	.word	0x08010653
 80105cc:	080106b9 	.word	0x080106b9
 80105d0:	080106b9 	.word	0x080106b9
 80105d4:	080106b9 	.word	0x080106b9
 80105d8:	08010663 	.word	0x08010663
 80105dc:	080106b9 	.word	0x080106b9
 80105e0:	080106b9 	.word	0x080106b9
 80105e4:	080106b9 	.word	0x080106b9
 80105e8:	080106b9 	.word	0x080106b9
 80105ec:	080106b9 	.word	0x080106b9
 80105f0:	080106b9 	.word	0x080106b9
 80105f4:	080106b9 	.word	0x080106b9
 80105f8:	08010673 	.word	0x08010673
 80105fc:	080106b9 	.word	0x080106b9
 8010600:	080106b9 	.word	0x080106b9
 8010604:	080106b9 	.word	0x080106b9
 8010608:	080106b9 	.word	0x080106b9
 801060c:	080106b9 	.word	0x080106b9
 8010610:	080106b9 	.word	0x080106b9
 8010614:	080106b9 	.word	0x080106b9
 8010618:	080106b9 	.word	0x080106b9
 801061c:	080106b9 	.word	0x080106b9
 8010620:	080106b9 	.word	0x080106b9
 8010624:	080106b9 	.word	0x080106b9
 8010628:	080106b9 	.word	0x080106b9
 801062c:	080106b9 	.word	0x080106b9
 8010630:	080106b9 	.word	0x080106b9
 8010634:	080106b9 	.word	0x080106b9
 8010638:	080106ab 	.word	0x080106ab
 801063c:	2b40      	cmp	r3, #64	@ 0x40
 801063e:	d037      	beq.n	80106b0 <UART_SetConfig+0xc44>
 8010640:	e03a      	b.n	80106b8 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010642:	f7f9 fe0d 	bl	800a260 <HAL_RCC_GetPCLK1Freq>
 8010646:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010648:	e03c      	b.n	80106c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801064a:	f7f9 fe1f 	bl	800a28c <HAL_RCC_GetPCLK2Freq>
 801064e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010650:	e038      	b.n	80106c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010652:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010656:	4618      	mov	r0, r3
 8010658:	f7fb fcf8 	bl	800c04c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 801065c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801065e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010660:	e030      	b.n	80106c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010662:	f107 0318 	add.w	r3, r7, #24
 8010666:	4618      	mov	r0, r3
 8010668:	f7fb fe44 	bl	800c2f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 801066c:	69fb      	ldr	r3, [r7, #28]
 801066e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010670:	e028      	b.n	80106c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010672:	4b09      	ldr	r3, [pc, #36]	@ (8010698 <UART_SetConfig+0xc2c>)
 8010674:	681b      	ldr	r3, [r3, #0]
 8010676:	f003 0320 	and.w	r3, r3, #32
 801067a:	2b00      	cmp	r3, #0
 801067c:	d012      	beq.n	80106a4 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801067e:	4b06      	ldr	r3, [pc, #24]	@ (8010698 <UART_SetConfig+0xc2c>)
 8010680:	681b      	ldr	r3, [r3, #0]
 8010682:	08db      	lsrs	r3, r3, #3
 8010684:	f003 0303 	and.w	r3, r3, #3
 8010688:	4a04      	ldr	r2, [pc, #16]	@ (801069c <UART_SetConfig+0xc30>)
 801068a:	fa22 f303 	lsr.w	r3, r2, r3
 801068e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010690:	e018      	b.n	80106c4 <UART_SetConfig+0xc58>
 8010692:	bf00      	nop
 8010694:	0801d0c8 	.word	0x0801d0c8
 8010698:	58024400 	.word	0x58024400
 801069c:	03d09000 	.word	0x03d09000
 80106a0:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80106a4:	4b24      	ldr	r3, [pc, #144]	@ (8010738 <UART_SetConfig+0xccc>)
 80106a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80106a8:	e00c      	b.n	80106c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80106aa:	4b24      	ldr	r3, [pc, #144]	@ (801073c <UART_SetConfig+0xcd0>)
 80106ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80106ae:	e009      	b.n	80106c4 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80106b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80106b6:	e005      	b.n	80106c4 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80106b8:	2300      	movs	r3, #0
 80106ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80106bc:	2301      	movs	r3, #1
 80106be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80106c2:	bf00      	nop
    }

    if (pclk != 0U)
 80106c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106c6:	2b00      	cmp	r3, #0
 80106c8:	d021      	beq.n	801070e <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80106ca:	697b      	ldr	r3, [r7, #20]
 80106cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106ce:	4a1c      	ldr	r2, [pc, #112]	@ (8010740 <UART_SetConfig+0xcd4>)
 80106d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80106d4:	461a      	mov	r2, r3
 80106d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80106d8:	fbb3 f2f2 	udiv	r2, r3, r2
 80106dc:	697b      	ldr	r3, [r7, #20]
 80106de:	685b      	ldr	r3, [r3, #4]
 80106e0:	085b      	lsrs	r3, r3, #1
 80106e2:	441a      	add	r2, r3
 80106e4:	697b      	ldr	r3, [r7, #20]
 80106e6:	685b      	ldr	r3, [r3, #4]
 80106e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80106ec:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80106ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106f0:	2b0f      	cmp	r3, #15
 80106f2:	d909      	bls.n	8010708 <UART_SetConfig+0xc9c>
 80106f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80106fa:	d205      	bcs.n	8010708 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80106fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106fe:	b29a      	uxth	r2, r3
 8010700:	697b      	ldr	r3, [r7, #20]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	60da      	str	r2, [r3, #12]
 8010706:	e002      	b.n	801070e <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8010708:	2301      	movs	r3, #1
 801070a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801070e:	697b      	ldr	r3, [r7, #20]
 8010710:	2201      	movs	r2, #1
 8010712:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010716:	697b      	ldr	r3, [r7, #20]
 8010718:	2201      	movs	r2, #1
 801071a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801071e:	697b      	ldr	r3, [r7, #20]
 8010720:	2200      	movs	r2, #0
 8010722:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	2200      	movs	r2, #0
 8010728:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 801072a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 801072e:	4618      	mov	r0, r3
 8010730:	3748      	adds	r7, #72	@ 0x48
 8010732:	46bd      	mov	sp, r7
 8010734:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010738:	03d09000 	.word	0x03d09000
 801073c:	003d0900 	.word	0x003d0900
 8010740:	0801d0c8 	.word	0x0801d0c8

08010744 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010744:	b480      	push	{r7}
 8010746:	b083      	sub	sp, #12
 8010748:	af00      	add	r7, sp, #0
 801074a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010750:	f003 0308 	and.w	r3, r3, #8
 8010754:	2b00      	cmp	r3, #0
 8010756:	d00a      	beq.n	801076e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	681b      	ldr	r3, [r3, #0]
 801075c:	685b      	ldr	r3, [r3, #4]
 801075e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	681b      	ldr	r3, [r3, #0]
 801076a:	430a      	orrs	r2, r1
 801076c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010772:	f003 0301 	and.w	r3, r3, #1
 8010776:	2b00      	cmp	r3, #0
 8010778:	d00a      	beq.n	8010790 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	685b      	ldr	r3, [r3, #4]
 8010780:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010784:	687b      	ldr	r3, [r7, #4]
 8010786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	681b      	ldr	r3, [r3, #0]
 801078c:	430a      	orrs	r2, r1
 801078e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010794:	f003 0302 	and.w	r3, r3, #2
 8010798:	2b00      	cmp	r3, #0
 801079a:	d00a      	beq.n	80107b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	685b      	ldr	r3, [r3, #4]
 80107a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	430a      	orrs	r2, r1
 80107b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107b6:	f003 0304 	and.w	r3, r3, #4
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d00a      	beq.n	80107d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	685b      	ldr	r3, [r3, #4]
 80107c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	681b      	ldr	r3, [r3, #0]
 80107d0:	430a      	orrs	r2, r1
 80107d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107d8:	f003 0310 	and.w	r3, r3, #16
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d00a      	beq.n	80107f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	689b      	ldr	r3, [r3, #8]
 80107e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	681b      	ldr	r3, [r3, #0]
 80107f2:	430a      	orrs	r2, r1
 80107f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80107fa:	f003 0320 	and.w	r3, r3, #32
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d00a      	beq.n	8010818 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	689b      	ldr	r3, [r3, #8]
 8010808:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	430a      	orrs	r2, r1
 8010816:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801081c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010820:	2b00      	cmp	r3, #0
 8010822:	d01a      	beq.n	801085a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	681b      	ldr	r3, [r3, #0]
 8010828:	685b      	ldr	r3, [r3, #4]
 801082a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	430a      	orrs	r2, r1
 8010838:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801083e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010842:	d10a      	bne.n	801085a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	681b      	ldr	r3, [r3, #0]
 8010848:	685b      	ldr	r3, [r3, #4]
 801084a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	430a      	orrs	r2, r1
 8010858:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801085e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010862:	2b00      	cmp	r3, #0
 8010864:	d00a      	beq.n	801087c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	681b      	ldr	r3, [r3, #0]
 801086a:	685b      	ldr	r3, [r3, #4]
 801086c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	681b      	ldr	r3, [r3, #0]
 8010878:	430a      	orrs	r2, r1
 801087a:	605a      	str	r2, [r3, #4]
  }
}
 801087c:	bf00      	nop
 801087e:	370c      	adds	r7, #12
 8010880:	46bd      	mov	sp, r7
 8010882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010886:	4770      	bx	lr

08010888 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010888:	b580      	push	{r7, lr}
 801088a:	b098      	sub	sp, #96	@ 0x60
 801088c:	af02      	add	r7, sp, #8
 801088e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	2200      	movs	r2, #0
 8010894:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010898:	f7f2 fabe 	bl	8002e18 <HAL_GetTick>
 801089c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	f003 0308 	and.w	r3, r3, #8
 80108a8:	2b08      	cmp	r3, #8
 80108aa:	d12f      	bne.n	801090c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80108b0:	9300      	str	r3, [sp, #0]
 80108b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80108b4:	2200      	movs	r2, #0
 80108b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80108ba:	6878      	ldr	r0, [r7, #4]
 80108bc:	f000 f88e 	bl	80109dc <UART_WaitOnFlagUntilTimeout>
 80108c0:	4603      	mov	r3, r0
 80108c2:	2b00      	cmp	r3, #0
 80108c4:	d022      	beq.n	801090c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108ce:	e853 3f00 	ldrex	r3, [r3]
 80108d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80108d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80108da:	653b      	str	r3, [r7, #80]	@ 0x50
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	681b      	ldr	r3, [r3, #0]
 80108e0:	461a      	mov	r2, r3
 80108e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80108e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80108e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80108ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80108ec:	e841 2300 	strex	r3, r2, [r1]
 80108f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80108f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d1e6      	bne.n	80108c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80108f8:	687b      	ldr	r3, [r7, #4]
 80108fa:	2220      	movs	r2, #32
 80108fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	2200      	movs	r2, #0
 8010904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010908:	2303      	movs	r3, #3
 801090a:	e063      	b.n	80109d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	f003 0304 	and.w	r3, r3, #4
 8010916:	2b04      	cmp	r3, #4
 8010918:	d149      	bne.n	80109ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801091a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 801091e:	9300      	str	r3, [sp, #0]
 8010920:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010922:	2200      	movs	r2, #0
 8010924:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010928:	6878      	ldr	r0, [r7, #4]
 801092a:	f000 f857 	bl	80109dc <UART_WaitOnFlagUntilTimeout>
 801092e:	4603      	mov	r3, r0
 8010930:	2b00      	cmp	r3, #0
 8010932:	d03c      	beq.n	80109ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681b      	ldr	r3, [r3, #0]
 8010938:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801093a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801093c:	e853 3f00 	ldrex	r3, [r3]
 8010940:	623b      	str	r3, [r7, #32]
   return(result);
 8010942:	6a3b      	ldr	r3, [r7, #32]
 8010944:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010948:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	461a      	mov	r2, r3
 8010950:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010952:	633b      	str	r3, [r7, #48]	@ 0x30
 8010954:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010956:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010958:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801095a:	e841 2300 	strex	r3, r2, [r1]
 801095e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010960:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010962:	2b00      	cmp	r3, #0
 8010964:	d1e6      	bne.n	8010934 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	681b      	ldr	r3, [r3, #0]
 801096a:	3308      	adds	r3, #8
 801096c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801096e:	693b      	ldr	r3, [r7, #16]
 8010970:	e853 3f00 	ldrex	r3, [r3]
 8010974:	60fb      	str	r3, [r7, #12]
   return(result);
 8010976:	68fb      	ldr	r3, [r7, #12]
 8010978:	f023 0301 	bic.w	r3, r3, #1
 801097c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	3308      	adds	r3, #8
 8010984:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010986:	61fa      	str	r2, [r7, #28]
 8010988:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801098a:	69b9      	ldr	r1, [r7, #24]
 801098c:	69fa      	ldr	r2, [r7, #28]
 801098e:	e841 2300 	strex	r3, r2, [r1]
 8010992:	617b      	str	r3, [r7, #20]
   return(result);
 8010994:	697b      	ldr	r3, [r7, #20]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d1e5      	bne.n	8010966 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	2220      	movs	r2, #32
 801099e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	2200      	movs	r2, #0
 80109a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80109aa:	2303      	movs	r3, #3
 80109ac:	e012      	b.n	80109d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	2220      	movs	r2, #32
 80109b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	2220      	movs	r2, #32
 80109ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	2200      	movs	r2, #0
 80109c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	2200      	movs	r2, #0
 80109c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	2200      	movs	r2, #0
 80109ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80109d2:	2300      	movs	r3, #0
}
 80109d4:	4618      	mov	r0, r3
 80109d6:	3758      	adds	r7, #88	@ 0x58
 80109d8:	46bd      	mov	sp, r7
 80109da:	bd80      	pop	{r7, pc}

080109dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80109dc:	b580      	push	{r7, lr}
 80109de:	b084      	sub	sp, #16
 80109e0:	af00      	add	r7, sp, #0
 80109e2:	60f8      	str	r0, [r7, #12]
 80109e4:	60b9      	str	r1, [r7, #8]
 80109e6:	603b      	str	r3, [r7, #0]
 80109e8:	4613      	mov	r3, r2
 80109ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80109ec:	e04f      	b.n	8010a8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80109ee:	69bb      	ldr	r3, [r7, #24]
 80109f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80109f4:	d04b      	beq.n	8010a8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80109f6:	f7f2 fa0f 	bl	8002e18 <HAL_GetTick>
 80109fa:	4602      	mov	r2, r0
 80109fc:	683b      	ldr	r3, [r7, #0]
 80109fe:	1ad3      	subs	r3, r2, r3
 8010a00:	69ba      	ldr	r2, [r7, #24]
 8010a02:	429a      	cmp	r2, r3
 8010a04:	d302      	bcc.n	8010a0c <UART_WaitOnFlagUntilTimeout+0x30>
 8010a06:	69bb      	ldr	r3, [r7, #24]
 8010a08:	2b00      	cmp	r3, #0
 8010a0a:	d101      	bne.n	8010a10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8010a0c:	2303      	movs	r3, #3
 8010a0e:	e04e      	b.n	8010aae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8010a10:	68fb      	ldr	r3, [r7, #12]
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	681b      	ldr	r3, [r3, #0]
 8010a16:	f003 0304 	and.w	r3, r3, #4
 8010a1a:	2b00      	cmp	r3, #0
 8010a1c:	d037      	beq.n	8010a8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a1e:	68bb      	ldr	r3, [r7, #8]
 8010a20:	2b80      	cmp	r3, #128	@ 0x80
 8010a22:	d034      	beq.n	8010a8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8010a24:	68bb      	ldr	r3, [r7, #8]
 8010a26:	2b40      	cmp	r3, #64	@ 0x40
 8010a28:	d031      	beq.n	8010a8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8010a2a:	68fb      	ldr	r3, [r7, #12]
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	69db      	ldr	r3, [r3, #28]
 8010a30:	f003 0308 	and.w	r3, r3, #8
 8010a34:	2b08      	cmp	r3, #8
 8010a36:	d110      	bne.n	8010a5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8010a38:	68fb      	ldr	r3, [r7, #12]
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	2208      	movs	r2, #8
 8010a3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010a40:	68f8      	ldr	r0, [r7, #12]
 8010a42:	f000 f95b 	bl	8010cfc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	2208      	movs	r2, #8
 8010a4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010a4e:	68fb      	ldr	r3, [r7, #12]
 8010a50:	2200      	movs	r2, #0
 8010a52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8010a56:	2301      	movs	r3, #1
 8010a58:	e029      	b.n	8010aae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	681b      	ldr	r3, [r3, #0]
 8010a5e:	69db      	ldr	r3, [r3, #28]
 8010a60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010a64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010a68:	d111      	bne.n	8010a8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010a72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010a74:	68f8      	ldr	r0, [r7, #12]
 8010a76:	f000 f941 	bl	8010cfc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	2220      	movs	r2, #32
 8010a7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010a82:	68fb      	ldr	r3, [r7, #12]
 8010a84:	2200      	movs	r2, #0
 8010a86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8010a8a:	2303      	movs	r3, #3
 8010a8c:	e00f      	b.n	8010aae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	69da      	ldr	r2, [r3, #28]
 8010a94:	68bb      	ldr	r3, [r7, #8]
 8010a96:	4013      	ands	r3, r2
 8010a98:	68ba      	ldr	r2, [r7, #8]
 8010a9a:	429a      	cmp	r2, r3
 8010a9c:	bf0c      	ite	eq
 8010a9e:	2301      	moveq	r3, #1
 8010aa0:	2300      	movne	r3, #0
 8010aa2:	b2db      	uxtb	r3, r3
 8010aa4:	461a      	mov	r2, r3
 8010aa6:	79fb      	ldrb	r3, [r7, #7]
 8010aa8:	429a      	cmp	r2, r3
 8010aaa:	d0a0      	beq.n	80109ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010aac:	2300      	movs	r3, #0
}
 8010aae:	4618      	mov	r0, r3
 8010ab0:	3710      	adds	r7, #16
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	bd80      	pop	{r7, pc}
	...

08010ab8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010ab8:	b480      	push	{r7}
 8010aba:	b0a3      	sub	sp, #140	@ 0x8c
 8010abc:	af00      	add	r7, sp, #0
 8010abe:	60f8      	str	r0, [r7, #12]
 8010ac0:	60b9      	str	r1, [r7, #8]
 8010ac2:	4613      	mov	r3, r2
 8010ac4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	68ba      	ldr	r2, [r7, #8]
 8010aca:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8010acc:	68fb      	ldr	r3, [r7, #12]
 8010ace:	88fa      	ldrh	r2, [r7, #6]
 8010ad0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	88fa      	ldrh	r2, [r7, #6]
 8010ad8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	2200      	movs	r2, #0
 8010ae0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	689b      	ldr	r3, [r3, #8]
 8010ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010aea:	d10e      	bne.n	8010b0a <UART_Start_Receive_IT+0x52>
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	691b      	ldr	r3, [r3, #16]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d105      	bne.n	8010b00 <UART_Start_Receive_IT+0x48>
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8010afa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010afe:	e02d      	b.n	8010b5c <UART_Start_Receive_IT+0xa4>
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	22ff      	movs	r2, #255	@ 0xff
 8010b04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010b08:	e028      	b.n	8010b5c <UART_Start_Receive_IT+0xa4>
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	689b      	ldr	r3, [r3, #8]
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d10d      	bne.n	8010b2e <UART_Start_Receive_IT+0x76>
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	691b      	ldr	r3, [r3, #16]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d104      	bne.n	8010b24 <UART_Start_Receive_IT+0x6c>
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	22ff      	movs	r2, #255	@ 0xff
 8010b1e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010b22:	e01b      	b.n	8010b5c <UART_Start_Receive_IT+0xa4>
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	227f      	movs	r2, #127	@ 0x7f
 8010b28:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010b2c:	e016      	b.n	8010b5c <UART_Start_Receive_IT+0xa4>
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	689b      	ldr	r3, [r3, #8]
 8010b32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010b36:	d10d      	bne.n	8010b54 <UART_Start_Receive_IT+0x9c>
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	691b      	ldr	r3, [r3, #16]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d104      	bne.n	8010b4a <UART_Start_Receive_IT+0x92>
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	227f      	movs	r2, #127	@ 0x7f
 8010b44:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010b48:	e008      	b.n	8010b5c <UART_Start_Receive_IT+0xa4>
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	223f      	movs	r2, #63	@ 0x3f
 8010b4e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8010b52:	e003      	b.n	8010b5c <UART_Start_Receive_IT+0xa4>
 8010b54:	68fb      	ldr	r3, [r7, #12]
 8010b56:	2200      	movs	r2, #0
 8010b58:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	2200      	movs	r2, #0
 8010b60:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010b64:	68fb      	ldr	r3, [r7, #12]
 8010b66:	2222      	movs	r2, #34	@ 0x22
 8010b68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010b6c:	68fb      	ldr	r3, [r7, #12]
 8010b6e:	681b      	ldr	r3, [r3, #0]
 8010b70:	3308      	adds	r3, #8
 8010b72:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010b76:	e853 3f00 	ldrex	r3, [r3]
 8010b7a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8010b7c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010b7e:	f043 0301 	orr.w	r3, r3, #1
 8010b82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010b86:	68fb      	ldr	r3, [r7, #12]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	3308      	adds	r3, #8
 8010b8c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8010b90:	673a      	str	r2, [r7, #112]	@ 0x70
 8010b92:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b94:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8010b96:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8010b98:	e841 2300 	strex	r3, r2, [r1]
 8010b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8010b9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d1e3      	bne.n	8010b6c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010ba8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8010bac:	d14f      	bne.n	8010c4e <UART_Start_Receive_IT+0x196>
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8010bb4:	88fa      	ldrh	r2, [r7, #6]
 8010bb6:	429a      	cmp	r2, r3
 8010bb8:	d349      	bcc.n	8010c4e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	689b      	ldr	r3, [r3, #8]
 8010bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010bc2:	d107      	bne.n	8010bd4 <UART_Start_Receive_IT+0x11c>
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	691b      	ldr	r3, [r3, #16]
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d103      	bne.n	8010bd4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	4a47      	ldr	r2, [pc, #284]	@ (8010cec <UART_Start_Receive_IT+0x234>)
 8010bd0:	675a      	str	r2, [r3, #116]	@ 0x74
 8010bd2:	e002      	b.n	8010bda <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8010bd4:	68fb      	ldr	r3, [r7, #12]
 8010bd6:	4a46      	ldr	r2, [pc, #280]	@ (8010cf0 <UART_Start_Receive_IT+0x238>)
 8010bd8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010bda:	68fb      	ldr	r3, [r7, #12]
 8010bdc:	691b      	ldr	r3, [r3, #16]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d01a      	beq.n	8010c18 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	681b      	ldr	r3, [r3, #0]
 8010be6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010be8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010bea:	e853 3f00 	ldrex	r3, [r3]
 8010bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8010bf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010bf6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	461a      	mov	r2, r3
 8010c00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8010c04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010c06:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c08:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8010c0a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010c0c:	e841 2300 	strex	r3, r2, [r1]
 8010c10:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8010c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010c14:	2b00      	cmp	r3, #0
 8010c16:	d1e4      	bne.n	8010be2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	681b      	ldr	r3, [r3, #0]
 8010c1c:	3308      	adds	r3, #8
 8010c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010c22:	e853 3f00 	ldrex	r3, [r3]
 8010c26:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010c28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010c2e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	3308      	adds	r3, #8
 8010c36:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8010c38:	64ba      	str	r2, [r7, #72]	@ 0x48
 8010c3a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c3c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010c3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010c40:	e841 2300 	strex	r3, r2, [r1]
 8010c44:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8010c46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	d1e5      	bne.n	8010c18 <UART_Start_Receive_IT+0x160>
 8010c4c:	e046      	b.n	8010cdc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010c4e:	68fb      	ldr	r3, [r7, #12]
 8010c50:	689b      	ldr	r3, [r3, #8]
 8010c52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010c56:	d107      	bne.n	8010c68 <UART_Start_Receive_IT+0x1b0>
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	691b      	ldr	r3, [r3, #16]
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d103      	bne.n	8010c68 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8010c60:	68fb      	ldr	r3, [r7, #12]
 8010c62:	4a24      	ldr	r2, [pc, #144]	@ (8010cf4 <UART_Start_Receive_IT+0x23c>)
 8010c64:	675a      	str	r2, [r3, #116]	@ 0x74
 8010c66:	e002      	b.n	8010c6e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	4a23      	ldr	r2, [pc, #140]	@ (8010cf8 <UART_Start_Receive_IT+0x240>)
 8010c6c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	691b      	ldr	r3, [r3, #16]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d019      	beq.n	8010caa <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8010c76:	68fb      	ldr	r3, [r7, #12]
 8010c78:	681b      	ldr	r3, [r3, #0]
 8010c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c7e:	e853 3f00 	ldrex	r3, [r3]
 8010c82:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c86:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8010c8a:	677b      	str	r3, [r7, #116]	@ 0x74
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	461a      	mov	r2, r3
 8010c92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010c94:	637b      	str	r3, [r7, #52]	@ 0x34
 8010c96:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c98:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010c9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010c9c:	e841 2300 	strex	r3, r2, [r1]
 8010ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8010ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d1e6      	bne.n	8010c76 <UART_Start_Receive_IT+0x1be>
 8010ca8:	e018      	b.n	8010cdc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	681b      	ldr	r3, [r3, #0]
 8010cae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010cb0:	697b      	ldr	r3, [r7, #20]
 8010cb2:	e853 3f00 	ldrex	r3, [r3]
 8010cb6:	613b      	str	r3, [r7, #16]
   return(result);
 8010cb8:	693b      	ldr	r3, [r7, #16]
 8010cba:	f043 0320 	orr.w	r3, r3, #32
 8010cbe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	681b      	ldr	r3, [r3, #0]
 8010cc4:	461a      	mov	r2, r3
 8010cc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010cc8:	623b      	str	r3, [r7, #32]
 8010cca:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ccc:	69f9      	ldr	r1, [r7, #28]
 8010cce:	6a3a      	ldr	r2, [r7, #32]
 8010cd0:	e841 2300 	strex	r3, r2, [r1]
 8010cd4:	61bb      	str	r3, [r7, #24]
   return(result);
 8010cd6:	69bb      	ldr	r3, [r7, #24]
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d1e6      	bne.n	8010caa <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8010cdc:	2300      	movs	r3, #0
}
 8010cde:	4618      	mov	r0, r3
 8010ce0:	378c      	adds	r7, #140	@ 0x8c
 8010ce2:	46bd      	mov	sp, r7
 8010ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce8:	4770      	bx	lr
 8010cea:	bf00      	nop
 8010cec:	08011519 	.word	0x08011519
 8010cf0:	080111b5 	.word	0x080111b5
 8010cf4:	08010ffd 	.word	0x08010ffd
 8010cf8:	08010e45 	.word	0x08010e45

08010cfc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010cfc:	b480      	push	{r7}
 8010cfe:	b095      	sub	sp, #84	@ 0x54
 8010d00:	af00      	add	r7, sp, #0
 8010d02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	681b      	ldr	r3, [r3, #0]
 8010d08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d0c:	e853 3f00 	ldrex	r3, [r3]
 8010d10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	681b      	ldr	r3, [r3, #0]
 8010d1e:	461a      	mov	r2, r3
 8010d20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010d22:	643b      	str	r3, [r7, #64]	@ 0x40
 8010d24:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010d28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010d2a:	e841 2300 	strex	r3, r2, [r1]
 8010d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d1e6      	bne.n	8010d04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010d36:	687b      	ldr	r3, [r7, #4]
 8010d38:	681b      	ldr	r3, [r3, #0]
 8010d3a:	3308      	adds	r3, #8
 8010d3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d3e:	6a3b      	ldr	r3, [r7, #32]
 8010d40:	e853 3f00 	ldrex	r3, [r3]
 8010d44:	61fb      	str	r3, [r7, #28]
   return(result);
 8010d46:	69fa      	ldr	r2, [r7, #28]
 8010d48:	4b1e      	ldr	r3, [pc, #120]	@ (8010dc4 <UART_EndRxTransfer+0xc8>)
 8010d4a:	4013      	ands	r3, r2
 8010d4c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010d4e:	687b      	ldr	r3, [r7, #4]
 8010d50:	681b      	ldr	r3, [r3, #0]
 8010d52:	3308      	adds	r3, #8
 8010d54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010d56:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8010d58:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d5a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010d5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010d5e:	e841 2300 	strex	r3, r2, [r1]
 8010d62:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d66:	2b00      	cmp	r3, #0
 8010d68:	d1e5      	bne.n	8010d36 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010d6e:	2b01      	cmp	r3, #1
 8010d70:	d118      	bne.n	8010da4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	681b      	ldr	r3, [r3, #0]
 8010d76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	e853 3f00 	ldrex	r3, [r3]
 8010d7e:	60bb      	str	r3, [r7, #8]
   return(result);
 8010d80:	68bb      	ldr	r3, [r7, #8]
 8010d82:	f023 0310 	bic.w	r3, r3, #16
 8010d86:	647b      	str	r3, [r7, #68]	@ 0x44
 8010d88:	687b      	ldr	r3, [r7, #4]
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	461a      	mov	r2, r3
 8010d8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d90:	61bb      	str	r3, [r7, #24]
 8010d92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010d94:	6979      	ldr	r1, [r7, #20]
 8010d96:	69ba      	ldr	r2, [r7, #24]
 8010d98:	e841 2300 	strex	r3, r2, [r1]
 8010d9c:	613b      	str	r3, [r7, #16]
   return(result);
 8010d9e:	693b      	ldr	r3, [r7, #16]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d1e6      	bne.n	8010d72 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010da4:	687b      	ldr	r3, [r7, #4]
 8010da6:	2220      	movs	r2, #32
 8010da8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	2200      	movs	r2, #0
 8010db0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	2200      	movs	r2, #0
 8010db6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8010db8:	bf00      	nop
 8010dba:	3754      	adds	r7, #84	@ 0x54
 8010dbc:	46bd      	mov	sp, r7
 8010dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc2:	4770      	bx	lr
 8010dc4:	effffffe 	.word	0xeffffffe

08010dc8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010dc8:	b580      	push	{r7, lr}
 8010dca:	b084      	sub	sp, #16
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010dd4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010dd6:	68fb      	ldr	r3, [r7, #12]
 8010dd8:	2200      	movs	r2, #0
 8010dda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010dde:	68f8      	ldr	r0, [r7, #12]
 8010de0:	f7fe fe2e 	bl	800fa40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010de4:	bf00      	nop
 8010de6:	3710      	adds	r7, #16
 8010de8:	46bd      	mov	sp, r7
 8010dea:	bd80      	pop	{r7, pc}

08010dec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b088      	sub	sp, #32
 8010df0:	af00      	add	r7, sp, #0
 8010df2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010df4:	687b      	ldr	r3, [r7, #4]
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	e853 3f00 	ldrex	r3, [r3]
 8010e00:	60bb      	str	r3, [r7, #8]
   return(result);
 8010e02:	68bb      	ldr	r3, [r7, #8]
 8010e04:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010e08:	61fb      	str	r3, [r7, #28]
 8010e0a:	687b      	ldr	r3, [r7, #4]
 8010e0c:	681b      	ldr	r3, [r3, #0]
 8010e0e:	461a      	mov	r2, r3
 8010e10:	69fb      	ldr	r3, [r7, #28]
 8010e12:	61bb      	str	r3, [r7, #24]
 8010e14:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e16:	6979      	ldr	r1, [r7, #20]
 8010e18:	69ba      	ldr	r2, [r7, #24]
 8010e1a:	e841 2300 	strex	r3, r2, [r1]
 8010e1e:	613b      	str	r3, [r7, #16]
   return(result);
 8010e20:	693b      	ldr	r3, [r7, #16]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d1e6      	bne.n	8010df4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010e26:	687b      	ldr	r3, [r7, #4]
 8010e28:	2220      	movs	r2, #32
 8010e2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010e2e:	687b      	ldr	r3, [r7, #4]
 8010e30:	2200      	movs	r2, #0
 8010e32:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010e34:	6878      	ldr	r0, [r7, #4]
 8010e36:	f7fe fdf9 	bl	800fa2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010e3a:	bf00      	nop
 8010e3c:	3720      	adds	r7, #32
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}
	...

08010e44 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8010e44:	b580      	push	{r7, lr}
 8010e46:	b09c      	sub	sp, #112	@ 0x70
 8010e48:	af00      	add	r7, sp, #0
 8010e4a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010e52:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010e56:	687b      	ldr	r3, [r7, #4]
 8010e58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010e5c:	2b22      	cmp	r3, #34	@ 0x22
 8010e5e:	f040 80be 	bne.w	8010fde <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e68:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8010e6c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010e70:	b2d9      	uxtb	r1, r3
 8010e72:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8010e76:	b2da      	uxtb	r2, r3
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010e7c:	400a      	ands	r2, r1
 8010e7e:	b2d2      	uxtb	r2, r2
 8010e80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010e86:	1c5a      	adds	r2, r3, #1
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8010e8c:	687b      	ldr	r3, [r7, #4]
 8010e8e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010e92:	b29b      	uxth	r3, r3
 8010e94:	3b01      	subs	r3, #1
 8010e96:	b29a      	uxth	r2, r3
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010ea4:	b29b      	uxth	r3, r3
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	f040 80a1 	bne.w	8010fee <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010eb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010eb4:	e853 3f00 	ldrex	r3, [r3]
 8010eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8010eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010ebc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	461a      	mov	r2, r3
 8010ec8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010eca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010ecc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ece:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010ed0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010ed2:	e841 2300 	strex	r3, r2, [r1]
 8010ed6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8010ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d1e6      	bne.n	8010eac <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	681b      	ldr	r3, [r3, #0]
 8010ee2:	3308      	adds	r3, #8
 8010ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ee8:	e853 3f00 	ldrex	r3, [r3]
 8010eec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ef0:	f023 0301 	bic.w	r3, r3, #1
 8010ef4:	667b      	str	r3, [r7, #100]	@ 0x64
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	3308      	adds	r3, #8
 8010efc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010efe:	647a      	str	r2, [r7, #68]	@ 0x44
 8010f00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f06:	e841 2300 	strex	r3, r2, [r1]
 8010f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010f0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d1e5      	bne.n	8010ede <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8010f12:	687b      	ldr	r3, [r7, #4]
 8010f14:	2220      	movs	r2, #32
 8010f16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	2200      	movs	r2, #0
 8010f1e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010f20:	687b      	ldr	r3, [r7, #4]
 8010f22:	2200      	movs	r2, #0
 8010f24:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	681b      	ldr	r3, [r3, #0]
 8010f2a:	4a33      	ldr	r2, [pc, #204]	@ (8010ff8 <UART_RxISR_8BIT+0x1b4>)
 8010f2c:	4293      	cmp	r3, r2
 8010f2e:	d01f      	beq.n	8010f70 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8010f30:	687b      	ldr	r3, [r7, #4]
 8010f32:	681b      	ldr	r3, [r3, #0]
 8010f34:	685b      	ldr	r3, [r3, #4]
 8010f36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d018      	beq.n	8010f70 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f46:	e853 3f00 	ldrex	r3, [r3]
 8010f4a:	623b      	str	r3, [r7, #32]
   return(result);
 8010f4c:	6a3b      	ldr	r3, [r7, #32]
 8010f4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8010f52:	663b      	str	r3, [r7, #96]	@ 0x60
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	461a      	mov	r2, r3
 8010f5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010f5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8010f5e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010f62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010f64:	e841 2300 	strex	r3, r2, [r1]
 8010f68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d1e6      	bne.n	8010f3e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f74:	2b01      	cmp	r3, #1
 8010f76:	d12e      	bne.n	8010fd6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	2200      	movs	r2, #0
 8010f7c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f84:	693b      	ldr	r3, [r7, #16]
 8010f86:	e853 3f00 	ldrex	r3, [r3]
 8010f8a:	60fb      	str	r3, [r7, #12]
   return(result);
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	f023 0310 	bic.w	r3, r3, #16
 8010f92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	681b      	ldr	r3, [r3, #0]
 8010f98:	461a      	mov	r2, r3
 8010f9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f9c:	61fb      	str	r3, [r7, #28]
 8010f9e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fa0:	69b9      	ldr	r1, [r7, #24]
 8010fa2:	69fa      	ldr	r2, [r7, #28]
 8010fa4:	e841 2300 	strex	r3, r2, [r1]
 8010fa8:	617b      	str	r3, [r7, #20]
   return(result);
 8010faa:	697b      	ldr	r3, [r7, #20]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d1e6      	bne.n	8010f7e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	681b      	ldr	r3, [r3, #0]
 8010fb4:	69db      	ldr	r3, [r3, #28]
 8010fb6:	f003 0310 	and.w	r3, r3, #16
 8010fba:	2b10      	cmp	r3, #16
 8010fbc:	d103      	bne.n	8010fc6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	2210      	movs	r2, #16
 8010fc4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010fc6:	687b      	ldr	r3, [r7, #4]
 8010fc8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010fcc:	4619      	mov	r1, r3
 8010fce:	6878      	ldr	r0, [r7, #4]
 8010fd0:	f7fe fd40 	bl	800fa54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010fd4:	e00b      	b.n	8010fee <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8010fd6:	6878      	ldr	r0, [r7, #4]
 8010fd8:	f7f1 fe26 	bl	8002c28 <HAL_UART_RxCpltCallback>
}
 8010fdc:	e007      	b.n	8010fee <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	699a      	ldr	r2, [r3, #24]
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	681b      	ldr	r3, [r3, #0]
 8010fe8:	f042 0208 	orr.w	r2, r2, #8
 8010fec:	619a      	str	r2, [r3, #24]
}
 8010fee:	bf00      	nop
 8010ff0:	3770      	adds	r7, #112	@ 0x70
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	bd80      	pop	{r7, pc}
 8010ff6:	bf00      	nop
 8010ff8:	58000c00 	.word	0x58000c00

08010ffc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b09c      	sub	sp, #112	@ 0x70
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801100a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801100e:	687b      	ldr	r3, [r7, #4]
 8011010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011014:	2b22      	cmp	r3, #34	@ 0x22
 8011016:	f040 80be 	bne.w	8011196 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011020:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8011024:	687b      	ldr	r3, [r7, #4]
 8011026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011028:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 801102a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 801102e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011032:	4013      	ands	r3, r2
 8011034:	b29a      	uxth	r2, r3
 8011036:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011038:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801103e:	1c9a      	adds	r2, r3, #2
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8011044:	687b      	ldr	r3, [r7, #4]
 8011046:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801104a:	b29b      	uxth	r3, r3
 801104c:	3b01      	subs	r3, #1
 801104e:	b29a      	uxth	r2, r3
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801105c:	b29b      	uxth	r3, r3
 801105e:	2b00      	cmp	r3, #0
 8011060:	f040 80a1 	bne.w	80111a6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	681b      	ldr	r3, [r3, #0]
 8011068:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801106a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801106c:	e853 3f00 	ldrex	r3, [r3]
 8011070:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8011072:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011074:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011078:	667b      	str	r3, [r7, #100]	@ 0x64
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	461a      	mov	r2, r3
 8011080:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011082:	657b      	str	r3, [r7, #84]	@ 0x54
 8011084:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011086:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8011088:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801108a:	e841 2300 	strex	r3, r2, [r1]
 801108e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8011090:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011092:	2b00      	cmp	r3, #0
 8011094:	d1e6      	bne.n	8011064 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	3308      	adds	r3, #8
 801109c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801109e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80110a0:	e853 3f00 	ldrex	r3, [r3]
 80110a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80110a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110a8:	f023 0301 	bic.w	r3, r3, #1
 80110ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	681b      	ldr	r3, [r3, #0]
 80110b2:	3308      	adds	r3, #8
 80110b4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80110b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80110b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80110bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80110be:	e841 2300 	strex	r3, r2, [r1]
 80110c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80110c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80110c6:	2b00      	cmp	r3, #0
 80110c8:	d1e5      	bne.n	8011096 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	2220      	movs	r2, #32
 80110ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	2200      	movs	r2, #0
 80110d6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	2200      	movs	r2, #0
 80110dc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	681b      	ldr	r3, [r3, #0]
 80110e2:	4a33      	ldr	r2, [pc, #204]	@ (80111b0 <UART_RxISR_16BIT+0x1b4>)
 80110e4:	4293      	cmp	r3, r2
 80110e6:	d01f      	beq.n	8011128 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	681b      	ldr	r3, [r3, #0]
 80110ec:	685b      	ldr	r3, [r3, #4]
 80110ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d018      	beq.n	8011128 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80110f6:	687b      	ldr	r3, [r7, #4]
 80110f8:	681b      	ldr	r3, [r3, #0]
 80110fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110fc:	6a3b      	ldr	r3, [r7, #32]
 80110fe:	e853 3f00 	ldrex	r3, [r3]
 8011102:	61fb      	str	r3, [r7, #28]
   return(result);
 8011104:	69fb      	ldr	r3, [r7, #28]
 8011106:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801110a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	461a      	mov	r2, r3
 8011112:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011114:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011116:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011118:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801111a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801111c:	e841 2300 	strex	r3, r2, [r1]
 8011120:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011124:	2b00      	cmp	r3, #0
 8011126:	d1e6      	bne.n	80110f6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801112c:	2b01      	cmp	r3, #1
 801112e:	d12e      	bne.n	801118e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	2200      	movs	r2, #0
 8011134:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	681b      	ldr	r3, [r3, #0]
 801113a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801113c:	68fb      	ldr	r3, [r7, #12]
 801113e:	e853 3f00 	ldrex	r3, [r3]
 8011142:	60bb      	str	r3, [r7, #8]
   return(result);
 8011144:	68bb      	ldr	r3, [r7, #8]
 8011146:	f023 0310 	bic.w	r3, r3, #16
 801114a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	461a      	mov	r2, r3
 8011152:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011154:	61bb      	str	r3, [r7, #24]
 8011156:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011158:	6979      	ldr	r1, [r7, #20]
 801115a:	69ba      	ldr	r2, [r7, #24]
 801115c:	e841 2300 	strex	r3, r2, [r1]
 8011160:	613b      	str	r3, [r7, #16]
   return(result);
 8011162:	693b      	ldr	r3, [r7, #16]
 8011164:	2b00      	cmp	r3, #0
 8011166:	d1e6      	bne.n	8011136 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	681b      	ldr	r3, [r3, #0]
 801116c:	69db      	ldr	r3, [r3, #28]
 801116e:	f003 0310 	and.w	r3, r3, #16
 8011172:	2b10      	cmp	r3, #16
 8011174:	d103      	bne.n	801117e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	2210      	movs	r2, #16
 801117c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011184:	4619      	mov	r1, r3
 8011186:	6878      	ldr	r0, [r7, #4]
 8011188:	f7fe fc64 	bl	800fa54 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801118c:	e00b      	b.n	80111a6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801118e:	6878      	ldr	r0, [r7, #4]
 8011190:	f7f1 fd4a 	bl	8002c28 <HAL_UART_RxCpltCallback>
}
 8011194:	e007      	b.n	80111a6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	699a      	ldr	r2, [r3, #24]
 801119c:	687b      	ldr	r3, [r7, #4]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	f042 0208 	orr.w	r2, r2, #8
 80111a4:	619a      	str	r2, [r3, #24]
}
 80111a6:	bf00      	nop
 80111a8:	3770      	adds	r7, #112	@ 0x70
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	58000c00 	.word	0x58000c00

080111b4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b0ac      	sub	sp, #176	@ 0xb0
 80111b8:	af00      	add	r7, sp, #0
 80111ba:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80111bc:	687b      	ldr	r3, [r7, #4]
 80111be:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80111c2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	681b      	ldr	r3, [r3, #0]
 80111ca:	69db      	ldr	r3, [r3, #28]
 80111cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80111d0:	687b      	ldr	r3, [r7, #4]
 80111d2:	681b      	ldr	r3, [r3, #0]
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	689b      	ldr	r3, [r3, #8]
 80111e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80111ea:	2b22      	cmp	r3, #34	@ 0x22
 80111ec:	f040 8181 	bne.w	80114f2 <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80111f0:	687b      	ldr	r3, [r7, #4]
 80111f2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80111f6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80111fa:	e124      	b.n	8011446 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011202:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8011206:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 801120a:	b2d9      	uxtb	r1, r3
 801120c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8011210:	b2da      	uxtb	r2, r3
 8011212:	687b      	ldr	r3, [r7, #4]
 8011214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011216:	400a      	ands	r2, r1
 8011218:	b2d2      	uxtb	r2, r2
 801121a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011220:	1c5a      	adds	r2, r3, #1
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8011226:	687b      	ldr	r3, [r7, #4]
 8011228:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801122c:	b29b      	uxth	r3, r3
 801122e:	3b01      	subs	r3, #1
 8011230:	b29a      	uxth	r2, r3
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	681b      	ldr	r3, [r3, #0]
 801123c:	69db      	ldr	r3, [r3, #28]
 801123e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8011242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011246:	f003 0307 	and.w	r3, r3, #7
 801124a:	2b00      	cmp	r3, #0
 801124c:	d053      	beq.n	80112f6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801124e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011252:	f003 0301 	and.w	r3, r3, #1
 8011256:	2b00      	cmp	r3, #0
 8011258:	d011      	beq.n	801127e <UART_RxISR_8BIT_FIFOEN+0xca>
 801125a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801125e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011262:	2b00      	cmp	r3, #0
 8011264:	d00b      	beq.n	801127e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	681b      	ldr	r3, [r3, #0]
 801126a:	2201      	movs	r2, #1
 801126c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011274:	f043 0201 	orr.w	r2, r3, #1
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801127e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011282:	f003 0302 	and.w	r3, r3, #2
 8011286:	2b00      	cmp	r3, #0
 8011288:	d011      	beq.n	80112ae <UART_RxISR_8BIT_FIFOEN+0xfa>
 801128a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 801128e:	f003 0301 	and.w	r3, r3, #1
 8011292:	2b00      	cmp	r3, #0
 8011294:	d00b      	beq.n	80112ae <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	2202      	movs	r2, #2
 801129c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80112a4:	f043 0204 	orr.w	r2, r3, #4
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80112ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80112b2:	f003 0304 	and.w	r3, r3, #4
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d011      	beq.n	80112de <UART_RxISR_8BIT_FIFOEN+0x12a>
 80112ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80112be:	f003 0301 	and.w	r3, r3, #1
 80112c2:	2b00      	cmp	r3, #0
 80112c4:	d00b      	beq.n	80112de <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80112c6:	687b      	ldr	r3, [r7, #4]
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	2204      	movs	r2, #4
 80112cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80112d4:	f043 0202 	orr.w	r2, r3, #2
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	d006      	beq.n	80112f6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80112e8:	6878      	ldr	r0, [r7, #4]
 80112ea:	f7fe fba9 	bl	800fa40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	2200      	movs	r2, #0
 80112f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80112fc:	b29b      	uxth	r3, r3
 80112fe:	2b00      	cmp	r3, #0
 8011300:	f040 80a1 	bne.w	8011446 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801130a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801130c:	e853 3f00 	ldrex	r3, [r3]
 8011310:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8011312:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011314:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011318:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	681b      	ldr	r3, [r3, #0]
 8011320:	461a      	mov	r2, r3
 8011322:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011326:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8011328:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801132a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801132c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801132e:	e841 2300 	strex	r3, r2, [r1]
 8011332:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8011334:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011336:	2b00      	cmp	r3, #0
 8011338:	d1e4      	bne.n	8011304 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	3308      	adds	r3, #8
 8011340:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011342:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011344:	e853 3f00 	ldrex	r3, [r3]
 8011348:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 801134a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801134c:	4b6f      	ldr	r3, [pc, #444]	@ (801150c <UART_RxISR_8BIT_FIFOEN+0x358>)
 801134e:	4013      	ands	r3, r2
 8011350:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	681b      	ldr	r3, [r3, #0]
 8011358:	3308      	adds	r3, #8
 801135a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801135e:	66ba      	str	r2, [r7, #104]	@ 0x68
 8011360:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011362:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8011364:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011366:	e841 2300 	strex	r3, r2, [r1]
 801136a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 801136c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801136e:	2b00      	cmp	r3, #0
 8011370:	d1e3      	bne.n	801133a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	2220      	movs	r2, #32
 8011376:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	2200      	movs	r2, #0
 801137e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011380:	687b      	ldr	r3, [r7, #4]
 8011382:	2200      	movs	r2, #0
 8011384:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8011386:	687b      	ldr	r3, [r7, #4]
 8011388:	681b      	ldr	r3, [r3, #0]
 801138a:	4a61      	ldr	r2, [pc, #388]	@ (8011510 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 801138c:	4293      	cmp	r3, r2
 801138e:	d021      	beq.n	80113d4 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	681b      	ldr	r3, [r3, #0]
 8011394:	685b      	ldr	r3, [r3, #4]
 8011396:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801139a:	2b00      	cmp	r3, #0
 801139c:	d01a      	beq.n	80113d4 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113a6:	e853 3f00 	ldrex	r3, [r3]
 80113aa:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80113ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113ae:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80113b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	681b      	ldr	r3, [r3, #0]
 80113ba:	461a      	mov	r2, r3
 80113bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80113c0:	657b      	str	r3, [r7, #84]	@ 0x54
 80113c2:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113c4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80113c6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80113c8:	e841 2300 	strex	r3, r2, [r1]
 80113cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80113ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d1e4      	bne.n	801139e <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80113d8:	2b01      	cmp	r3, #1
 80113da:	d130      	bne.n	801143e <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	2200      	movs	r2, #0
 80113e0:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113ea:	e853 3f00 	ldrex	r3, [r3]
 80113ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80113f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113f2:	f023 0310 	bic.w	r3, r3, #16
 80113f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	461a      	mov	r2, r3
 8011400:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011404:	643b      	str	r3, [r7, #64]	@ 0x40
 8011406:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011408:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801140a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801140c:	e841 2300 	strex	r3, r2, [r1]
 8011410:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011414:	2b00      	cmp	r3, #0
 8011416:	d1e4      	bne.n	80113e2 <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	69db      	ldr	r3, [r3, #28]
 801141e:	f003 0310 	and.w	r3, r3, #16
 8011422:	2b10      	cmp	r3, #16
 8011424:	d103      	bne.n	801142e <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	681b      	ldr	r3, [r3, #0]
 801142a:	2210      	movs	r2, #16
 801142c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011434:	4619      	mov	r1, r3
 8011436:	6878      	ldr	r0, [r7, #4]
 8011438:	f7fe fb0c 	bl	800fa54 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801143c:	e00e      	b.n	801145c <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 801143e:	6878      	ldr	r0, [r7, #4]
 8011440:	f7f1 fbf2 	bl	8002c28 <HAL_UART_RxCpltCallback>
        break;
 8011444:	e00a      	b.n	801145c <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8011446:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 801144a:	2b00      	cmp	r3, #0
 801144c:	d006      	beq.n	801145c <UART_RxISR_8BIT_FIFOEN+0x2a8>
 801144e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011452:	f003 0320 	and.w	r3, r3, #32
 8011456:	2b00      	cmp	r3, #0
 8011458:	f47f aed0 	bne.w	80111fc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011462:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8011466:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801146a:	2b00      	cmp	r3, #0
 801146c:	d049      	beq.n	8011502 <UART_RxISR_8BIT_FIFOEN+0x34e>
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8011474:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8011478:	429a      	cmp	r2, r3
 801147a:	d242      	bcs.n	8011502 <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	3308      	adds	r3, #8
 8011482:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011484:	6a3b      	ldr	r3, [r7, #32]
 8011486:	e853 3f00 	ldrex	r3, [r3]
 801148a:	61fb      	str	r3, [r7, #28]
   return(result);
 801148c:	69fb      	ldr	r3, [r7, #28]
 801148e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8011492:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	3308      	adds	r3, #8
 801149c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80114a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80114a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80114a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80114a8:	e841 2300 	strex	r3, r2, [r1]
 80114ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80114ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114b0:	2b00      	cmp	r3, #0
 80114b2:	d1e3      	bne.n	801147c <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	4a17      	ldr	r2, [pc, #92]	@ (8011514 <UART_RxISR_8BIT_FIFOEN+0x360>)
 80114b8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80114ba:	687b      	ldr	r3, [r7, #4]
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	e853 3f00 	ldrex	r3, [r3]
 80114c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80114c8:	68bb      	ldr	r3, [r7, #8]
 80114ca:	f043 0320 	orr.w	r3, r3, #32
 80114ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	681b      	ldr	r3, [r3, #0]
 80114d6:	461a      	mov	r2, r3
 80114d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80114dc:	61bb      	str	r3, [r7, #24]
 80114de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114e0:	6979      	ldr	r1, [r7, #20]
 80114e2:	69ba      	ldr	r2, [r7, #24]
 80114e4:	e841 2300 	strex	r3, r2, [r1]
 80114e8:	613b      	str	r3, [r7, #16]
   return(result);
 80114ea:	693b      	ldr	r3, [r7, #16]
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d1e4      	bne.n	80114ba <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80114f0:	e007      	b.n	8011502 <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	699a      	ldr	r2, [r3, #24]
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	f042 0208 	orr.w	r2, r2, #8
 8011500:	619a      	str	r2, [r3, #24]
}
 8011502:	bf00      	nop
 8011504:	37b0      	adds	r7, #176	@ 0xb0
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}
 801150a:	bf00      	nop
 801150c:	effffffe 	.word	0xeffffffe
 8011510:	58000c00 	.word	0x58000c00
 8011514:	08010e45 	.word	0x08010e45

08011518 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b0ae      	sub	sp, #184	@ 0xb8
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8011526:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801152a:	687b      	ldr	r3, [r7, #4]
 801152c:	681b      	ldr	r3, [r3, #0]
 801152e:	69db      	ldr	r3, [r3, #28]
 8011530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8011534:	687b      	ldr	r3, [r7, #4]
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	689b      	ldr	r3, [r3, #8]
 8011544:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801154e:	2b22      	cmp	r3, #34	@ 0x22
 8011550:	f040 8185 	bne.w	801185e <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801155a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801155e:	e128      	b.n	80117b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011566:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801156e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8011572:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8011576:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 801157a:	4013      	ands	r3, r2
 801157c:	b29a      	uxth	r2, r3
 801157e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011582:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011588:	1c9a      	adds	r2, r3, #2
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011594:	b29b      	uxth	r3, r3
 8011596:	3b01      	subs	r3, #1
 8011598:	b29a      	uxth	r2, r3
 801159a:	687b      	ldr	r3, [r7, #4]
 801159c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80115a0:	687b      	ldr	r3, [r7, #4]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	69db      	ldr	r3, [r3, #28]
 80115a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80115aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80115ae:	f003 0307 	and.w	r3, r3, #7
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d053      	beq.n	801165e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80115b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80115ba:	f003 0301 	and.w	r3, r3, #1
 80115be:	2b00      	cmp	r3, #0
 80115c0:	d011      	beq.n	80115e6 <UART_RxISR_16BIT_FIFOEN+0xce>
 80115c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d00b      	beq.n	80115e6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	681b      	ldr	r3, [r3, #0]
 80115d2:	2201      	movs	r2, #1
 80115d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80115dc:	f043 0201 	orr.w	r2, r3, #1
 80115e0:	687b      	ldr	r3, [r7, #4]
 80115e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80115e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80115ea:	f003 0302 	and.w	r3, r3, #2
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d011      	beq.n	8011616 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80115f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80115f6:	f003 0301 	and.w	r3, r3, #1
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d00b      	beq.n	8011616 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	2202      	movs	r2, #2
 8011604:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801160c:	f043 0204 	orr.w	r2, r3, #4
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011616:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801161a:	f003 0304 	and.w	r3, r3, #4
 801161e:	2b00      	cmp	r3, #0
 8011620:	d011      	beq.n	8011646 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8011622:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8011626:	f003 0301 	and.w	r3, r3, #1
 801162a:	2b00      	cmp	r3, #0
 801162c:	d00b      	beq.n	8011646 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	2204      	movs	r2, #4
 8011634:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801163c:	f043 0202 	orr.w	r2, r3, #2
 8011640:	687b      	ldr	r3, [r7, #4]
 8011642:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801164c:	2b00      	cmp	r3, #0
 801164e:	d006      	beq.n	801165e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f7fe f9f5 	bl	800fa40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2200      	movs	r2, #0
 801165a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011664:	b29b      	uxth	r3, r3
 8011666:	2b00      	cmp	r3, #0
 8011668:	f040 80a3 	bne.w	80117b2 <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	681b      	ldr	r3, [r3, #0]
 8011670:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011674:	e853 3f00 	ldrex	r3, [r3]
 8011678:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801167a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801167c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011680:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	681b      	ldr	r3, [r3, #0]
 8011688:	461a      	mov	r2, r3
 801168a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801168e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011692:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011694:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011696:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801169a:	e841 2300 	strex	r3, r2, [r1]
 801169e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80116a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d1e2      	bne.n	801166c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	681b      	ldr	r3, [r3, #0]
 80116aa:	3308      	adds	r3, #8
 80116ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80116b0:	e853 3f00 	ldrex	r3, [r3]
 80116b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80116b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80116b8:	4b6f      	ldr	r3, [pc, #444]	@ (8011878 <UART_RxISR_16BIT_FIFOEN+0x360>)
 80116ba:	4013      	ands	r3, r2
 80116bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	3308      	adds	r3, #8
 80116c6:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80116ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80116cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80116d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80116d2:	e841 2300 	strex	r3, r2, [r1]
 80116d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80116d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d1e3      	bne.n	80116a6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2220      	movs	r2, #32
 80116e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	2200      	movs	r2, #0
 80116ea:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	2200      	movs	r2, #0
 80116f0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	681b      	ldr	r3, [r3, #0]
 80116f6:	4a61      	ldr	r2, [pc, #388]	@ (801187c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80116f8:	4293      	cmp	r3, r2
 80116fa:	d021      	beq.n	8011740 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	685b      	ldr	r3, [r3, #4]
 8011702:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011706:	2b00      	cmp	r3, #0
 8011708:	d01a      	beq.n	8011740 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011710:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011712:	e853 3f00 	ldrex	r3, [r3]
 8011716:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011718:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801171a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801171e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	681b      	ldr	r3, [r3, #0]
 8011726:	461a      	mov	r2, r3
 8011728:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801172c:	65bb      	str	r3, [r7, #88]	@ 0x58
 801172e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011730:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011732:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011734:	e841 2300 	strex	r3, r2, [r1]
 8011738:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801173a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801173c:	2b00      	cmp	r3, #0
 801173e:	d1e4      	bne.n	801170a <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011744:	2b01      	cmp	r3, #1
 8011746:	d130      	bne.n	80117aa <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	2200      	movs	r2, #0
 801174c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011756:	e853 3f00 	ldrex	r3, [r3]
 801175a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801175c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801175e:	f023 0310 	bic.w	r3, r3, #16
 8011762:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8011766:	687b      	ldr	r3, [r7, #4]
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	461a      	mov	r2, r3
 801176c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8011770:	647b      	str	r3, [r7, #68]	@ 0x44
 8011772:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011774:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011776:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011778:	e841 2300 	strex	r3, r2, [r1]
 801177c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801177e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011780:	2b00      	cmp	r3, #0
 8011782:	d1e4      	bne.n	801174e <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8011784:	687b      	ldr	r3, [r7, #4]
 8011786:	681b      	ldr	r3, [r3, #0]
 8011788:	69db      	ldr	r3, [r3, #28]
 801178a:	f003 0310 	and.w	r3, r3, #16
 801178e:	2b10      	cmp	r3, #16
 8011790:	d103      	bne.n	801179a <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	681b      	ldr	r3, [r3, #0]
 8011796:	2210      	movs	r2, #16
 8011798:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801179a:	687b      	ldr	r3, [r7, #4]
 801179c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80117a0:	4619      	mov	r1, r3
 80117a2:	6878      	ldr	r0, [r7, #4]
 80117a4:	f7fe f956 	bl	800fa54 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80117a8:	e00e      	b.n	80117c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 80117aa:	6878      	ldr	r0, [r7, #4]
 80117ac:	f7f1 fa3c 	bl	8002c28 <HAL_UART_RxCpltCallback>
        break;
 80117b0:	e00a      	b.n	80117c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80117b2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d006      	beq.n	80117c8 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 80117ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80117be:	f003 0320 	and.w	r3, r3, #32
 80117c2:	2b00      	cmp	r3, #0
 80117c4:	f47f aecc 	bne.w	8011560 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80117ce:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80117d2:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	d049      	beq.n	801186e <UART_RxISR_16BIT_FIFOEN+0x356>
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80117e0:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80117e4:	429a      	cmp	r2, r3
 80117e6:	d242      	bcs.n	801186e <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	3308      	adds	r3, #8
 80117ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117f2:	e853 3f00 	ldrex	r3, [r3]
 80117f6:	623b      	str	r3, [r7, #32]
   return(result);
 80117f8:	6a3b      	ldr	r3, [r7, #32]
 80117fa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80117fe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	3308      	adds	r3, #8
 8011808:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801180c:	633a      	str	r2, [r7, #48]	@ 0x30
 801180e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011810:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011814:	e841 2300 	strex	r3, r2, [r1]
 8011818:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801181a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801181c:	2b00      	cmp	r3, #0
 801181e:	d1e3      	bne.n	80117e8 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8011820:	687b      	ldr	r3, [r7, #4]
 8011822:	4a17      	ldr	r2, [pc, #92]	@ (8011880 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8011824:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	681b      	ldr	r3, [r3, #0]
 801182a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801182c:	693b      	ldr	r3, [r7, #16]
 801182e:	e853 3f00 	ldrex	r3, [r3]
 8011832:	60fb      	str	r3, [r7, #12]
   return(result);
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	f043 0320 	orr.w	r3, r3, #32
 801183a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	461a      	mov	r2, r3
 8011844:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011848:	61fb      	str	r3, [r7, #28]
 801184a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801184c:	69b9      	ldr	r1, [r7, #24]
 801184e:	69fa      	ldr	r2, [r7, #28]
 8011850:	e841 2300 	strex	r3, r2, [r1]
 8011854:	617b      	str	r3, [r7, #20]
   return(result);
 8011856:	697b      	ldr	r3, [r7, #20]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d1e4      	bne.n	8011826 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801185c:	e007      	b.n	801186e <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	681b      	ldr	r3, [r3, #0]
 8011862:	699a      	ldr	r2, [r3, #24]
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	f042 0208 	orr.w	r2, r2, #8
 801186c:	619a      	str	r2, [r3, #24]
}
 801186e:	bf00      	nop
 8011870:	37b8      	adds	r7, #184	@ 0xb8
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}
 8011876:	bf00      	nop
 8011878:	effffffe 	.word	0xeffffffe
 801187c:	58000c00 	.word	0x58000c00
 8011880:	08010ffd 	.word	0x08010ffd

08011884 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8011884:	b580      	push	{r7, lr}
 8011886:	b086      	sub	sp, #24
 8011888:	af00      	add	r7, sp, #0
 801188a:	60f8      	str	r0, [r7, #12]
 801188c:	60b9      	str	r1, [r7, #8]
 801188e:	607a      	str	r2, [r7, #4]
 8011890:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	2b00      	cmp	r3, #0
 8011896:	d101      	bne.n	801189c <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8011898:	2301      	movs	r3, #1
 801189a:	e056      	b.n	801194a <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d106      	bne.n	80118b4 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80118a6:	68fb      	ldr	r3, [r7, #12]
 80118a8:	2200      	movs	r2, #0
 80118aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80118ae:	68f8      	ldr	r0, [r7, #12]
 80118b0:	f7f0 fde6 	bl	8002480 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80118b4:	68fb      	ldr	r3, [r7, #12]
 80118b6:	2224      	movs	r2, #36	@ 0x24
 80118b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	681a      	ldr	r2, [r3, #0]
 80118c2:	68fb      	ldr	r3, [r7, #12]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	f022 0201 	bic.w	r2, r2, #1
 80118ca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d002      	beq.n	80118da <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 80118d4:	68f8      	ldr	r0, [r7, #12]
 80118d6:	f7fe ff35 	bl	8010744 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80118da:	68f8      	ldr	r0, [r7, #12]
 80118dc:	f7fe f8c6 	bl	800fa6c <UART_SetConfig>
 80118e0:	4603      	mov	r3, r0
 80118e2:	2b01      	cmp	r3, #1
 80118e4:	d101      	bne.n	80118ea <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 80118e6:	2301      	movs	r3, #1
 80118e8:	e02f      	b.n	801194a <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80118ea:	68fb      	ldr	r3, [r7, #12]
 80118ec:	681b      	ldr	r3, [r3, #0]
 80118ee:	689a      	ldr	r2, [r3, #8]
 80118f0:	68fb      	ldr	r3, [r7, #12]
 80118f2:	681b      	ldr	r3, [r3, #0]
 80118f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80118f8:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	681b      	ldr	r3, [r3, #0]
 80118fe:	689b      	ldr	r3, [r3, #8]
 8011900:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	68ba      	ldr	r2, [r7, #8]
 801190a:	430a      	orrs	r2, r1
 801190c:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	055b      	lsls	r3, r3, #21
 8011912:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	041b      	lsls	r3, r3, #16
 8011918:	697a      	ldr	r2, [r7, #20]
 801191a:	4313      	orrs	r3, r2
 801191c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 801191e:	68fb      	ldr	r3, [r7, #12]
 8011920:	681b      	ldr	r3, [r3, #0]
 8011922:	681a      	ldr	r2, [r3, #0]
 8011924:	4b0b      	ldr	r3, [pc, #44]	@ (8011954 <HAL_RS485Ex_Init+0xd0>)
 8011926:	4013      	ands	r3, r2
 8011928:	68fa      	ldr	r2, [r7, #12]
 801192a:	6812      	ldr	r2, [r2, #0]
 801192c:	6979      	ldr	r1, [r7, #20]
 801192e:	430b      	orrs	r3, r1
 8011930:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8011932:	68fb      	ldr	r3, [r7, #12]
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	681a      	ldr	r2, [r3, #0]
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	681b      	ldr	r3, [r3, #0]
 801193c:	f042 0201 	orr.w	r2, r2, #1
 8011940:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8011942:	68f8      	ldr	r0, [r7, #12]
 8011944:	f7fe ffa0 	bl	8010888 <UART_CheckIdleState>
 8011948:	4603      	mov	r3, r0
}
 801194a:	4618      	mov	r0, r3
 801194c:	3718      	adds	r7, #24
 801194e:	46bd      	mov	sp, r7
 8011950:	bd80      	pop	{r7, pc}
 8011952:	bf00      	nop
 8011954:	fc00ffff 	.word	0xfc00ffff

08011958 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011958:	b480      	push	{r7}
 801195a:	b083      	sub	sp, #12
 801195c:	af00      	add	r7, sp, #0
 801195e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011960:	bf00      	nop
 8011962:	370c      	adds	r7, #12
 8011964:	46bd      	mov	sp, r7
 8011966:	f85d 7b04 	ldr.w	r7, [sp], #4
 801196a:	4770      	bx	lr

0801196c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801196c:	b480      	push	{r7}
 801196e:	b083      	sub	sp, #12
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011974:	bf00      	nop
 8011976:	370c      	adds	r7, #12
 8011978:	46bd      	mov	sp, r7
 801197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197e:	4770      	bx	lr

08011980 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011980:	b480      	push	{r7}
 8011982:	b083      	sub	sp, #12
 8011984:	af00      	add	r7, sp, #0
 8011986:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8011988:	bf00      	nop
 801198a:	370c      	adds	r7, #12
 801198c:	46bd      	mov	sp, r7
 801198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011992:	4770      	bx	lr

08011994 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011994:	b480      	push	{r7}
 8011996:	b085      	sub	sp, #20
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80119a2:	2b01      	cmp	r3, #1
 80119a4:	d101      	bne.n	80119aa <HAL_UARTEx_DisableFifoMode+0x16>
 80119a6:	2302      	movs	r3, #2
 80119a8:	e027      	b.n	80119fa <HAL_UARTEx_DisableFifoMode+0x66>
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2201      	movs	r2, #1
 80119ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	2224      	movs	r2, #36	@ 0x24
 80119b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	681a      	ldr	r2, [r3, #0]
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	f022 0201 	bic.w	r2, r2, #1
 80119d0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80119d8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	2200      	movs	r2, #0
 80119de:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	68fa      	ldr	r2, [r7, #12]
 80119e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	2220      	movs	r2, #32
 80119ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	2200      	movs	r2, #0
 80119f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80119f8:	2300      	movs	r3, #0
}
 80119fa:	4618      	mov	r0, r3
 80119fc:	3714      	adds	r7, #20
 80119fe:	46bd      	mov	sp, r7
 8011a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a04:	4770      	bx	lr

08011a06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011a06:	b580      	push	{r7, lr}
 8011a08:	b084      	sub	sp, #16
 8011a0a:	af00      	add	r7, sp, #0
 8011a0c:	6078      	str	r0, [r7, #4]
 8011a0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011a16:	2b01      	cmp	r3, #1
 8011a18:	d101      	bne.n	8011a1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011a1a:	2302      	movs	r3, #2
 8011a1c:	e02d      	b.n	8011a7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2201      	movs	r2, #1
 8011a22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	2224      	movs	r2, #36	@ 0x24
 8011a2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011a2e:	687b      	ldr	r3, [r7, #4]
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	681a      	ldr	r2, [r3, #0]
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	f022 0201 	bic.w	r2, r2, #1
 8011a44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	689b      	ldr	r3, [r3, #8]
 8011a4c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	681b      	ldr	r3, [r3, #0]
 8011a54:	683a      	ldr	r2, [r7, #0]
 8011a56:	430a      	orrs	r2, r1
 8011a58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	f000 f850 	bl	8011b00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	68fa      	ldr	r2, [r7, #12]
 8011a66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	2220      	movs	r2, #32
 8011a6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	2200      	movs	r2, #0
 8011a74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011a78:	2300      	movs	r3, #0
}
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	3710      	adds	r7, #16
 8011a7e:	46bd      	mov	sp, r7
 8011a80:	bd80      	pop	{r7, pc}

08011a82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011a82:	b580      	push	{r7, lr}
 8011a84:	b084      	sub	sp, #16
 8011a86:	af00      	add	r7, sp, #0
 8011a88:	6078      	str	r0, [r7, #4]
 8011a8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011a8c:	687b      	ldr	r3, [r7, #4]
 8011a8e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011a92:	2b01      	cmp	r3, #1
 8011a94:	d101      	bne.n	8011a9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011a96:	2302      	movs	r3, #2
 8011a98:	e02d      	b.n	8011af6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	2201      	movs	r2, #1
 8011a9e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011aa2:	687b      	ldr	r3, [r7, #4]
 8011aa4:	2224      	movs	r2, #36	@ 0x24
 8011aa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	681b      	ldr	r3, [r3, #0]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	681a      	ldr	r2, [r3, #0]
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	f022 0201 	bic.w	r2, r2, #1
 8011ac0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	689b      	ldr	r3, [r3, #8]
 8011ac8:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	683a      	ldr	r2, [r7, #0]
 8011ad2:	430a      	orrs	r2, r1
 8011ad4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011ad6:	6878      	ldr	r0, [r7, #4]
 8011ad8:	f000 f812 	bl	8011b00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	681b      	ldr	r3, [r3, #0]
 8011ae0:	68fa      	ldr	r2, [r7, #12]
 8011ae2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	2220      	movs	r2, #32
 8011ae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011aec:	687b      	ldr	r3, [r7, #4]
 8011aee:	2200      	movs	r2, #0
 8011af0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011af4:	2300      	movs	r3, #0
}
 8011af6:	4618      	mov	r0, r3
 8011af8:	3710      	adds	r7, #16
 8011afa:	46bd      	mov	sp, r7
 8011afc:	bd80      	pop	{r7, pc}
	...

08011b00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011b00:	b480      	push	{r7}
 8011b02:	b085      	sub	sp, #20
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d108      	bne.n	8011b22 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	2201      	movs	r2, #1
 8011b14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011b18:	687b      	ldr	r3, [r7, #4]
 8011b1a:	2201      	movs	r2, #1
 8011b1c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011b20:	e031      	b.n	8011b86 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011b22:	2310      	movs	r3, #16
 8011b24:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011b26:	2310      	movs	r3, #16
 8011b28:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	689b      	ldr	r3, [r3, #8]
 8011b30:	0e5b      	lsrs	r3, r3, #25
 8011b32:	b2db      	uxtb	r3, r3
 8011b34:	f003 0307 	and.w	r3, r3, #7
 8011b38:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	689b      	ldr	r3, [r3, #8]
 8011b40:	0f5b      	lsrs	r3, r3, #29
 8011b42:	b2db      	uxtb	r3, r3
 8011b44:	f003 0307 	and.w	r3, r3, #7
 8011b48:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011b4a:	7bbb      	ldrb	r3, [r7, #14]
 8011b4c:	7b3a      	ldrb	r2, [r7, #12]
 8011b4e:	4911      	ldr	r1, [pc, #68]	@ (8011b94 <UARTEx_SetNbDataToProcess+0x94>)
 8011b50:	5c8a      	ldrb	r2, [r1, r2]
 8011b52:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011b56:	7b3a      	ldrb	r2, [r7, #12]
 8011b58:	490f      	ldr	r1, [pc, #60]	@ (8011b98 <UARTEx_SetNbDataToProcess+0x98>)
 8011b5a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011b5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b60:	b29a      	uxth	r2, r3
 8011b62:	687b      	ldr	r3, [r7, #4]
 8011b64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011b68:	7bfb      	ldrb	r3, [r7, #15]
 8011b6a:	7b7a      	ldrb	r2, [r7, #13]
 8011b6c:	4909      	ldr	r1, [pc, #36]	@ (8011b94 <UARTEx_SetNbDataToProcess+0x94>)
 8011b6e:	5c8a      	ldrb	r2, [r1, r2]
 8011b70:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011b74:	7b7a      	ldrb	r2, [r7, #13]
 8011b76:	4908      	ldr	r1, [pc, #32]	@ (8011b98 <UARTEx_SetNbDataToProcess+0x98>)
 8011b78:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011b7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8011b7e:	b29a      	uxth	r2, r3
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8011b86:	bf00      	nop
 8011b88:	3714      	adds	r7, #20
 8011b8a:	46bd      	mov	sp, r7
 8011b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b90:	4770      	bx	lr
 8011b92:	bf00      	nop
 8011b94:	0801d0e0 	.word	0x0801d0e0
 8011b98:	0801d0e8 	.word	0x0801d0e8

08011b9c <lock_system_state>:
        system_state_mutex_id = osMutexNew(&system_state_mutex_attributes);
    }
}

// Lock the system state mutex
void lock_system_state(void) {
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	af00      	add	r7, sp, #0
    if (system_state_mutex_id != NULL) {
 8011ba0:	4b06      	ldr	r3, [pc, #24]	@ (8011bbc <lock_system_state+0x20>)
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	2b00      	cmp	r3, #0
 8011ba6:	d006      	beq.n	8011bb6 <lock_system_state+0x1a>
    	osMutexAcquire(system_state_mutex_id, osWaitForever);
 8011ba8:	4b04      	ldr	r3, [pc, #16]	@ (8011bbc <lock_system_state+0x20>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	f04f 31ff 	mov.w	r1, #4294967295
 8011bb0:	4618      	mov	r0, r3
 8011bb2:	f003 fd3d 	bl	8015630 <osMutexAcquire>
    }
}
 8011bb6:	bf00      	nop
 8011bb8:	bd80      	pop	{r7, pc}
 8011bba:	bf00      	nop
 8011bbc:	24001efc 	.word	0x24001efc

08011bc0 <unlock_system_state>:

// Unlock the system state mutex
void unlock_system_state(void) {
 8011bc0:	b580      	push	{r7, lr}
 8011bc2:	af00      	add	r7, sp, #0
    if (system_state_mutex_id != NULL) {
 8011bc4:	4b05      	ldr	r3, [pc, #20]	@ (8011bdc <unlock_system_state+0x1c>)
 8011bc6:	681b      	ldr	r3, [r3, #0]
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d004      	beq.n	8011bd6 <unlock_system_state+0x16>
        osMutexRelease(system_state_mutex_id);
 8011bcc:	4b03      	ldr	r3, [pc, #12]	@ (8011bdc <unlock_system_state+0x1c>)
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	4618      	mov	r0, r3
 8011bd2:	f003 fd78 	bl	80156c6 <osMutexRelease>
    }
}
 8011bd6:	bf00      	nop
 8011bd8:	bd80      	pop	{r7, pc}
 8011bda:	bf00      	nop
 8011bdc:	24001efc 	.word	0x24001efc

08011be0 <motor_control_init>:
// 电机命令队列
osMessageQueueId_t motorCommandQueue;


// 初始化电机控制
void motor_control_init(void) {
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b082      	sub	sp, #8
 8011be4:	af00      	add	r7, sp, #0

    // 创建电机命令队列
    motorCommandQueue = osMessageQueueNew(20, sizeof(MotorCommand_t), NULL);
 8011be6:	2200      	movs	r2, #0
 8011be8:	2108      	movs	r1, #8
 8011bea:	2014      	movs	r0, #20
 8011bec:	f003 fdec 	bl	80157c8 <osMessageQueueNew>
 8011bf0:	4603      	mov	r3, r0
 8011bf2:	4a3f      	ldr	r2, [pc, #252]	@ (8011cf0 <motor_control_init+0x110>)
 8011bf4:	6013      	str	r3, [r2, #0]


    // 初始化电机状态
    for (uint8_t i = 0; i < 2; i++) {
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	71fb      	strb	r3, [r7, #7]
 8011bfa:	e05c      	b.n	8011cb6 <motor_control_init+0xd6>
        motor_states[i].index = i;
 8011bfc:	79fa      	ldrb	r2, [r7, #7]
 8011bfe:	493d      	ldr	r1, [pc, #244]	@ (8011cf4 <motor_control_init+0x114>)
 8011c00:	4613      	mov	r3, r2
 8011c02:	00db      	lsls	r3, r3, #3
 8011c04:	1a9b      	subs	r3, r3, r2
 8011c06:	009b      	lsls	r3, r3, #2
 8011c08:	440b      	add	r3, r1
 8011c0a:	79fa      	ldrb	r2, [r7, #7]
 8011c0c:	701a      	strb	r2, [r3, #0]
        motor_states[i].mode = MOTOR_MODE_IDLE;
 8011c0e:	79fa      	ldrb	r2, [r7, #7]
 8011c10:	4938      	ldr	r1, [pc, #224]	@ (8011cf4 <motor_control_init+0x114>)
 8011c12:	4613      	mov	r3, r2
 8011c14:	00db      	lsls	r3, r3, #3
 8011c16:	1a9b      	subs	r3, r3, r2
 8011c18:	009b      	lsls	r3, r3, #2
 8011c1a:	440b      	add	r3, r1
 8011c1c:	3301      	adds	r3, #1
 8011c1e:	2200      	movs	r2, #0
 8011c20:	701a      	strb	r2, [r3, #0]
        motor_states[i].is_running = false;
 8011c22:	79fa      	ldrb	r2, [r7, #7]
 8011c24:	4933      	ldr	r1, [pc, #204]	@ (8011cf4 <motor_control_init+0x114>)
 8011c26:	4613      	mov	r3, r2
 8011c28:	00db      	lsls	r3, r3, #3
 8011c2a:	1a9b      	subs	r3, r3, r2
 8011c2c:	009b      	lsls	r3, r3, #2
 8011c2e:	440b      	add	r3, r1
 8011c30:	3302      	adds	r3, #2
 8011c32:	2200      	movs	r2, #0
 8011c34:	701a      	strb	r2, [r3, #0]
        motor_states[i].target_position = 0;
 8011c36:	79fa      	ldrb	r2, [r7, #7]
 8011c38:	492e      	ldr	r1, [pc, #184]	@ (8011cf4 <motor_control_init+0x114>)
 8011c3a:	4613      	mov	r3, r2
 8011c3c:	00db      	lsls	r3, r3, #3
 8011c3e:	1a9b      	subs	r3, r3, r2
 8011c40:	009b      	lsls	r3, r3, #2
 8011c42:	440b      	add	r3, r1
 8011c44:	3304      	adds	r3, #4
 8011c46:	2200      	movs	r2, #0
 8011c48:	601a      	str	r2, [r3, #0]
        motor_states[i].target_speed = 0;
 8011c4a:	79fa      	ldrb	r2, [r7, #7]
 8011c4c:	4929      	ldr	r1, [pc, #164]	@ (8011cf4 <motor_control_init+0x114>)
 8011c4e:	4613      	mov	r3, r2
 8011c50:	00db      	lsls	r3, r3, #3
 8011c52:	1a9b      	subs	r3, r3, r2
 8011c54:	009b      	lsls	r3, r3, #2
 8011c56:	440b      	add	r3, r1
 8011c58:	3308      	adds	r3, #8
 8011c5a:	2200      	movs	r2, #0
 8011c5c:	601a      	str	r2, [r3, #0]
        motor_states[i].target_torque = 0;
 8011c5e:	79fa      	ldrb	r2, [r7, #7]
 8011c60:	4924      	ldr	r1, [pc, #144]	@ (8011cf4 <motor_control_init+0x114>)
 8011c62:	4613      	mov	r3, r2
 8011c64:	00db      	lsls	r3, r3, #3
 8011c66:	1a9b      	subs	r3, r3, r2
 8011c68:	009b      	lsls	r3, r3, #2
 8011c6a:	440b      	add	r3, r1
 8011c6c:	330c      	adds	r3, #12
 8011c6e:	2200      	movs	r2, #0
 8011c70:	801a      	strh	r2, [r3, #0]
        motor_states[i].acceleration = 300000;  // 默认加速度
 8011c72:	79fa      	ldrb	r2, [r7, #7]
 8011c74:	491f      	ldr	r1, [pc, #124]	@ (8011cf4 <motor_control_init+0x114>)
 8011c76:	4613      	mov	r3, r2
 8011c78:	00db      	lsls	r3, r3, #3
 8011c7a:	1a9b      	subs	r3, r3, r2
 8011c7c:	009b      	lsls	r3, r3, #2
 8011c7e:	440b      	add	r3, r1
 8011c80:	3310      	adds	r3, #16
 8011c82:	4a1d      	ldr	r2, [pc, #116]	@ (8011cf8 <motor_control_init+0x118>)
 8011c84:	601a      	str	r2, [r3, #0]
        motor_states[i].deceleration = 300000;  // 默认减速度
 8011c86:	79fa      	ldrb	r2, [r7, #7]
 8011c88:	491a      	ldr	r1, [pc, #104]	@ (8011cf4 <motor_control_init+0x114>)
 8011c8a:	4613      	mov	r3, r2
 8011c8c:	00db      	lsls	r3, r3, #3
 8011c8e:	1a9b      	subs	r3, r3, r2
 8011c90:	009b      	lsls	r3, r3, #2
 8011c92:	440b      	add	r3, r1
 8011c94:	3314      	adds	r3, #20
 8011c96:	4a18      	ldr	r2, [pc, #96]	@ (8011cf8 <motor_control_init+0x118>)
 8011c98:	601a      	str	r2, [r3, #0]
        motor_states[i].max_current = 7000;    // 默认最大电流
 8011c9a:	79fa      	ldrb	r2, [r7, #7]
 8011c9c:	4915      	ldr	r1, [pc, #84]	@ (8011cf4 <motor_control_init+0x114>)
 8011c9e:	4613      	mov	r3, r2
 8011ca0:	00db      	lsls	r3, r3, #3
 8011ca2:	1a9b      	subs	r3, r3, r2
 8011ca4:	009b      	lsls	r3, r3, #2
 8011ca6:	440b      	add	r3, r1
 8011ca8:	3318      	adds	r3, #24
 8011caa:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8011cae:	801a      	strh	r2, [r3, #0]
    for (uint8_t i = 0; i < 2; i++) {
 8011cb0:	79fb      	ldrb	r3, [r7, #7]
 8011cb2:	3301      	adds	r3, #1
 8011cb4:	71fb      	strb	r3, [r7, #7]
 8011cb6:	79fb      	ldrb	r3, [r7, #7]
 8011cb8:	2b01      	cmp	r3, #1
 8011cba:	d99f      	bls.n	8011bfc <motor_control_init+0x1c>
    }

    // 初始化硬件
    MOTOR1_EN_ON();
 8011cbc:	2201      	movs	r2, #1
 8011cbe:	2104      	movs	r1, #4
 8011cc0:	480e      	ldr	r0, [pc, #56]	@ (8011cfc <motor_control_init+0x11c>)
 8011cc2:	f7f7 f9e7 	bl	8009094 <HAL_GPIO_WritePin>
    MOTOR2_EN_ON();
 8011cc6:	2201      	movs	r2, #1
 8011cc8:	2108      	movs	r1, #8
 8011cca:	480c      	ldr	r0, [pc, #48]	@ (8011cfc <motor_control_init+0x11c>)
 8011ccc:	f7f7 f9e2 	bl	8009094 <HAL_GPIO_WritePin>

    osDelay(4000);
 8011cd0:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8011cd4:	f003 fbd2 	bl	801547c <osDelay>

    // 初始化EPOS控制器
    Epos_INIT_Controller1();
 8011cd8:	f002 fb32 	bl	8014340 <Epos_INIT_Controller1>
    Epos_INIT_Controller2();
 8011cdc:	f002 fb60 	bl	80143a0 <Epos_INIT_Controller2>

    printf("Motor control module initialized\r\n");
 8011ce0:	4807      	ldr	r0, [pc, #28]	@ (8011d00 <motor_control_init+0x120>)
 8011ce2:	f007 fd6b 	bl	80197bc <puts>

//	while (!all_devices_initialized()) {
//		osDelay(100);
//	}
//	printf("All devices initialized, entering Motor main loop.\r\n");
}
 8011ce6:	bf00      	nop
 8011ce8:	3708      	adds	r7, #8
 8011cea:	46bd      	mov	sp, r7
 8011cec:	bd80      	pop	{r7, pc}
 8011cee:	bf00      	nop
 8011cf0:	24001f44 	.word	0x24001f44
 8011cf4:	24001f0c 	.word	0x24001f0c
 8011cf8:	000493e0 	.word	0x000493e0
 8011cfc:	58020c00 	.word	0x58020c00
 8011d00:	0801c604 	.word	0x0801c604

08011d04 <motor_send_command>:


// 发送电机命令（通过消息队列）
bool motor_send_command(MotorCommand_t* cmd) {
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b084      	sub	sp, #16
 8011d08:	af00      	add	r7, sp, #0
 8011d0a:	6078      	str	r0, [r7, #4]
    if (cmd == NULL || cmd->motor_idx > 1) return false;
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d003      	beq.n	8011d1a <motor_send_command+0x16>
 8011d12:	687b      	ldr	r3, [r7, #4]
 8011d14:	785b      	ldrb	r3, [r3, #1]
 8011d16:	2b01      	cmp	r3, #1
 8011d18:	d901      	bls.n	8011d1e <motor_send_command+0x1a>
 8011d1a:	2300      	movs	r3, #0
 8011d1c:	e00d      	b.n	8011d3a <motor_send_command+0x36>

    // 发送命令到队列
    osStatus_t status = osMessageQueuePut(motorCommandQueue, cmd, 0, 0);
 8011d1e:	4b09      	ldr	r3, [pc, #36]	@ (8011d44 <motor_send_command+0x40>)
 8011d20:	6818      	ldr	r0, [r3, #0]
 8011d22:	2300      	movs	r3, #0
 8011d24:	2200      	movs	r2, #0
 8011d26:	6879      	ldr	r1, [r7, #4]
 8011d28:	f003 fdc2 	bl	80158b0 <osMessageQueuePut>
 8011d2c:	60f8      	str	r0, [r7, #12]
    return (status == osOK);
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	bf0c      	ite	eq
 8011d34:	2301      	moveq	r3, #1
 8011d36:	2300      	movne	r3, #0
 8011d38:	b2db      	uxtb	r3, r3
}
 8011d3a:	4618      	mov	r0, r3
 8011d3c:	3710      	adds	r7, #16
 8011d3e:	46bd      	mov	sp, r7
 8011d40:	bd80      	pop	{r7, pc}
 8011d42:	bf00      	nop
 8011d44:	24001f44 	.word	0x24001f44

08011d48 <motor_set_mode>:


// 设置电机模式
bool motor_set_mode(uint8_t motor_idx, MotorMode_t mode) {
 8011d48:	b580      	push	{r7, lr}
 8011d4a:	b084      	sub	sp, #16
 8011d4c:	af00      	add	r7, sp, #0
 8011d4e:	4603      	mov	r3, r0
 8011d50:	460a      	mov	r2, r1
 8011d52:	71fb      	strb	r3, [r7, #7]
 8011d54:	4613      	mov	r3, r2
 8011d56:	71bb      	strb	r3, [r7, #6]
    if (motor_idx > 1) return false;
 8011d58:	79fb      	ldrb	r3, [r7, #7]
 8011d5a:	2b01      	cmp	r3, #1
 8011d5c:	d901      	bls.n	8011d62 <motor_set_mode+0x1a>
 8011d5e:	2300      	movs	r3, #0
 8011d60:	e033      	b.n	8011dca <motor_set_mode+0x82>

    // 保存新模式
    motor_states[motor_idx].mode = mode;
 8011d62:	79fa      	ldrb	r2, [r7, #7]
 8011d64:	491b      	ldr	r1, [pc, #108]	@ (8011dd4 <motor_set_mode+0x8c>)
 8011d66:	4613      	mov	r3, r2
 8011d68:	00db      	lsls	r3, r3, #3
 8011d6a:	1a9b      	subs	r3, r3, r2
 8011d6c:	009b      	lsls	r3, r3, #2
 8011d6e:	440b      	add	r3, r1
 8011d70:	3301      	adds	r3, #1
 8011d72:	79ba      	ldrb	r2, [r7, #6]
 8011d74:	701a      	strb	r2, [r3, #0]

    // 将内部模式映射到EPOS模式
    Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 8011d76:	79fb      	ldrb	r3, [r7, #7]
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d101      	bne.n	8011d80 <motor_set_mode+0x38>
 8011d7c:	4b16      	ldr	r3, [pc, #88]	@ (8011dd8 <motor_set_mode+0x90>)
 8011d7e:	e000      	b.n	8011d82 <motor_set_mode+0x3a>
 8011d80:	4b16      	ldr	r3, [pc, #88]	@ (8011ddc <motor_set_mode+0x94>)
 8011d82:	60fb      	str	r3, [r7, #12]

    switch (mode) {
 8011d84:	79bb      	ldrb	r3, [r7, #6]
 8011d86:	2b03      	cmp	r3, #3
 8011d88:	d010      	beq.n	8011dac <motor_set_mode+0x64>
 8011d8a:	2b03      	cmp	r3, #3
 8011d8c:	dc13      	bgt.n	8011db6 <motor_set_mode+0x6e>
 8011d8e:	2b01      	cmp	r3, #1
 8011d90:	d002      	beq.n	8011d98 <motor_set_mode+0x50>
 8011d92:	2b02      	cmp	r3, #2
 8011d94:	d005      	beq.n	8011da2 <motor_set_mode+0x5a>
 8011d96:	e00e      	b.n	8011db6 <motor_set_mode+0x6e>
        case MOTOR_MODE_POSITION:
            Epos_setMode(controller, Profile_Position_Mode);
 8011d98:	2101      	movs	r1, #1
 8011d9a:	68f8      	ldr	r0, [r7, #12]
 8011d9c:	f002 fc52 	bl	8014644 <Epos_setMode>
            break;
 8011da0:	e00b      	b.n	8011dba <motor_set_mode+0x72>

        case MOTOR_MODE_SPEED:
            Epos_setMode(controller, Profile_Velocity_Mode);
 8011da2:	2103      	movs	r1, #3
 8011da4:	68f8      	ldr	r0, [r7, #12]
 8011da6:	f002 fc4d 	bl	8014644 <Epos_setMode>
            break;
 8011daa:	e006      	b.n	8011dba <motor_set_mode+0x72>

        case MOTOR_MODE_TORQUE:
            Epos_setMode(controller, CST);
 8011dac:	210a      	movs	r1, #10
 8011dae:	68f8      	ldr	r0, [r7, #12]
 8011db0:	f002 fc48 	bl	8014644 <Epos_setMode>
            break;
 8011db4:	e001      	b.n	8011dba <motor_set_mode+0x72>

        default:
            return false;
 8011db6:	2300      	movs	r3, #0
 8011db8:	e007      	b.n	8011dca <motor_set_mode+0x82>
    }

    printf("Motor %d mode set to %d\r\n", motor_idx + 1, mode);
 8011dba:	79fb      	ldrb	r3, [r7, #7]
 8011dbc:	3301      	adds	r3, #1
 8011dbe:	79ba      	ldrb	r2, [r7, #6]
 8011dc0:	4619      	mov	r1, r3
 8011dc2:	4807      	ldr	r0, [pc, #28]	@ (8011de0 <motor_set_mode+0x98>)
 8011dc4:	f007 fc92 	bl	80196ec <iprintf>
    return true;
 8011dc8:	2301      	movs	r3, #1
}
 8011dca:	4618      	mov	r0, r3
 8011dcc:	3710      	adds	r7, #16
 8011dce:	46bd      	mov	sp, r7
 8011dd0:	bd80      	pop	{r7, pc}
 8011dd2:	bf00      	nop
 8011dd4:	24001f0c 	.word	0x24001f0c
 8011dd8:	24002078 	.word	0x24002078
 8011ddc:	240020a0 	.word	0x240020a0
 8011de0:	0801c628 	.word	0x0801c628

08011de4 <motor_start>:


// 启动电机
bool motor_start(uint8_t motor_idx) {
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b084      	sub	sp, #16
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	4603      	mov	r3, r0
 8011dec:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1) return false;
 8011dee:	79fb      	ldrb	r3, [r7, #7]
 8011df0:	2b01      	cmp	r3, #1
 8011df2:	d901      	bls.n	8011df8 <motor_start+0x14>
 8011df4:	2300      	movs	r3, #0
 8011df6:	e087      	b.n	8011f08 <motor_start+0x124>

    Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 8011df8:	79fb      	ldrb	r3, [r7, #7]
 8011dfa:	2b00      	cmp	r3, #0
 8011dfc:	d101      	bne.n	8011e02 <motor_start+0x1e>
 8011dfe:	4b44      	ldr	r3, [pc, #272]	@ (8011f10 <motor_start+0x12c>)
 8011e00:	e000      	b.n	8011e04 <motor_start+0x20>
 8011e02:	4b44      	ldr	r3, [pc, #272]	@ (8011f14 <motor_start+0x130>)
 8011e04:	60fb      	str	r3, [r7, #12]

    // 应用当前的加速度和减速度参数
    SDO_Write(controller, Profile_Acceleration, 0x00, motor_states[motor_idx].acceleration);
 8011e06:	79fa      	ldrb	r2, [r7, #7]
 8011e08:	4943      	ldr	r1, [pc, #268]	@ (8011f18 <motor_start+0x134>)
 8011e0a:	4613      	mov	r3, r2
 8011e0c:	00db      	lsls	r3, r3, #3
 8011e0e:	1a9b      	subs	r3, r3, r2
 8011e10:	009b      	lsls	r3, r3, #2
 8011e12:	440b      	add	r3, r1
 8011e14:	3310      	adds	r3, #16
 8011e16:	681b      	ldr	r3, [r3, #0]
 8011e18:	2200      	movs	r2, #0
 8011e1a:	f246 0183 	movw	r1, #24707	@ 0x6083
 8011e1e:	68f8      	ldr	r0, [r7, #12]
 8011e20:	f002 fd04 	bl	801482c <SDO_Write>
    SDO_Write(controller, Profile_Deceleration, 0x00, motor_states[motor_idx].deceleration);
 8011e24:	79fa      	ldrb	r2, [r7, #7]
 8011e26:	493c      	ldr	r1, [pc, #240]	@ (8011f18 <motor_start+0x134>)
 8011e28:	4613      	mov	r3, r2
 8011e2a:	00db      	lsls	r3, r3, #3
 8011e2c:	1a9b      	subs	r3, r3, r2
 8011e2e:	009b      	lsls	r3, r3, #2
 8011e30:	440b      	add	r3, r1
 8011e32:	3314      	adds	r3, #20
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	2200      	movs	r2, #0
 8011e38:	f246 0184 	movw	r1, #24708	@ 0x6084
 8011e3c:	68f8      	ldr	r0, [r7, #12]
 8011e3e:	f002 fcf5 	bl	801482c <SDO_Write>

    // 根据当前模式启动电机
    switch (motor_states[motor_idx].mode) {
 8011e42:	79fa      	ldrb	r2, [r7, #7]
 8011e44:	4934      	ldr	r1, [pc, #208]	@ (8011f18 <motor_start+0x134>)
 8011e46:	4613      	mov	r3, r2
 8011e48:	00db      	lsls	r3, r3, #3
 8011e4a:	1a9b      	subs	r3, r3, r2
 8011e4c:	009b      	lsls	r3, r3, #2
 8011e4e:	440b      	add	r3, r1
 8011e50:	3301      	adds	r3, #1
 8011e52:	781b      	ldrb	r3, [r3, #0]
 8011e54:	2b03      	cmp	r3, #3
 8011e56:	d028      	beq.n	8011eaa <motor_start+0xc6>
 8011e58:	2b03      	cmp	r3, #3
 8011e5a:	dc39      	bgt.n	8011ed0 <motor_start+0xec>
 8011e5c:	2b01      	cmp	r3, #1
 8011e5e:	d002      	beq.n	8011e66 <motor_start+0x82>
 8011e60:	2b02      	cmp	r3, #2
 8011e62:	d011      	beq.n	8011e88 <motor_start+0xa4>
 8011e64:	e034      	b.n	8011ed0 <motor_start+0xec>
        case MOTOR_MODE_POSITION:
            Epos_OperEn(controller);
 8011e66:	68f8      	ldr	r0, [r7, #12]
 8011e68:	f002 fcba 	bl	80147e0 <Epos_OperEn>
            Epos_PosSet(controller, motor_states[motor_idx].target_position);
 8011e6c:	79fa      	ldrb	r2, [r7, #7]
 8011e6e:	492a      	ldr	r1, [pc, #168]	@ (8011f18 <motor_start+0x134>)
 8011e70:	4613      	mov	r3, r2
 8011e72:	00db      	lsls	r3, r3, #3
 8011e74:	1a9b      	subs	r3, r3, r2
 8011e76:	009b      	lsls	r3, r3, #2
 8011e78:	440b      	add	r3, r1
 8011e7a:	3304      	adds	r3, #4
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	4619      	mov	r1, r3
 8011e80:	68f8      	ldr	r0, [r7, #12]
 8011e82:	f002 fae4 	bl	801444e <Epos_PosSet>
            break;
 8011e86:	e025      	b.n	8011ed4 <motor_start+0xf0>

        case MOTOR_MODE_SPEED:
            Epos_OperEn(controller);
 8011e88:	68f8      	ldr	r0, [r7, #12]
 8011e8a:	f002 fca9 	bl	80147e0 <Epos_OperEn>
            Epos_SpeedSet(controller, motor_states[motor_idx].target_speed);
 8011e8e:	79fa      	ldrb	r2, [r7, #7]
 8011e90:	4921      	ldr	r1, [pc, #132]	@ (8011f18 <motor_start+0x134>)
 8011e92:	4613      	mov	r3, r2
 8011e94:	00db      	lsls	r3, r3, #3
 8011e96:	1a9b      	subs	r3, r3, r2
 8011e98:	009b      	lsls	r3, r3, #2
 8011e9a:	440b      	add	r3, r1
 8011e9c:	3308      	adds	r3, #8
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	4619      	mov	r1, r3
 8011ea2:	68f8      	ldr	r0, [r7, #12]
 8011ea4:	f002 faac 	bl	8014400 <Epos_SpeedSet>
            break;
 8011ea8:	e014      	b.n	8011ed4 <motor_start+0xf0>

        case MOTOR_MODE_TORQUE:
            Epos_OperEn(controller);
 8011eaa:	68f8      	ldr	r0, [r7, #12]
 8011eac:	f002 fc98 	bl	80147e0 <Epos_OperEn>
            Epos_CSTSet(controller, motor_states[motor_idx].target_torque, 0);
 8011eb0:	79fa      	ldrb	r2, [r7, #7]
 8011eb2:	4919      	ldr	r1, [pc, #100]	@ (8011f18 <motor_start+0x134>)
 8011eb4:	4613      	mov	r3, r2
 8011eb6:	00db      	lsls	r3, r3, #3
 8011eb8:	1a9b      	subs	r3, r3, r2
 8011eba:	009b      	lsls	r3, r3, #2
 8011ebc:	440b      	add	r3, r1
 8011ebe:	330c      	adds	r3, #12
 8011ec0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8011ec4:	2200      	movs	r2, #0
 8011ec6:	4619      	mov	r1, r3
 8011ec8:	68f8      	ldr	r0, [r7, #12]
 8011eca:	f002 fadb 	bl	8014484 <Epos_CSTSet>
            break;
 8011ece:	e001      	b.n	8011ed4 <motor_start+0xf0>

        default:
            return false;
 8011ed0:	2300      	movs	r3, #0
 8011ed2:	e019      	b.n	8011f08 <motor_start+0x124>
    }

    motor_states[motor_idx].is_running = true;
 8011ed4:	79fa      	ldrb	r2, [r7, #7]
 8011ed6:	4910      	ldr	r1, [pc, #64]	@ (8011f18 <motor_start+0x134>)
 8011ed8:	4613      	mov	r3, r2
 8011eda:	00db      	lsls	r3, r3, #3
 8011edc:	1a9b      	subs	r3, r3, r2
 8011ede:	009b      	lsls	r3, r3, #2
 8011ee0:	440b      	add	r3, r1
 8011ee2:	3302      	adds	r3, #2
 8011ee4:	2201      	movs	r2, #1
 8011ee6:	701a      	strb	r2, [r3, #0]
    printf("Motor %d started in mode %d\r\n", motor_idx + 1, motor_states[motor_idx].mode);
 8011ee8:	79fb      	ldrb	r3, [r7, #7]
 8011eea:	1c59      	adds	r1, r3, #1
 8011eec:	79fa      	ldrb	r2, [r7, #7]
 8011eee:	480a      	ldr	r0, [pc, #40]	@ (8011f18 <motor_start+0x134>)
 8011ef0:	4613      	mov	r3, r2
 8011ef2:	00db      	lsls	r3, r3, #3
 8011ef4:	1a9b      	subs	r3, r3, r2
 8011ef6:	009b      	lsls	r3, r3, #2
 8011ef8:	4403      	add	r3, r0
 8011efa:	3301      	adds	r3, #1
 8011efc:	781b      	ldrb	r3, [r3, #0]
 8011efe:	461a      	mov	r2, r3
 8011f00:	4806      	ldr	r0, [pc, #24]	@ (8011f1c <motor_start+0x138>)
 8011f02:	f007 fbf3 	bl	80196ec <iprintf>
    return true;
 8011f06:	2301      	movs	r3, #1
}
 8011f08:	4618      	mov	r0, r3
 8011f0a:	3710      	adds	r7, #16
 8011f0c:	46bd      	mov	sp, r7
 8011f0e:	bd80      	pop	{r7, pc}
 8011f10:	24002078 	.word	0x24002078
 8011f14:	240020a0 	.word	0x240020a0
 8011f18:	24001f0c 	.word	0x24001f0c
 8011f1c:	0801c644 	.word	0x0801c644

08011f20 <motor_stop>:



// 停止电机
bool motor_stop(uint8_t motor_idx) {
 8011f20:	b580      	push	{r7, lr}
 8011f22:	b084      	sub	sp, #16
 8011f24:	af00      	add	r7, sp, #0
 8011f26:	4603      	mov	r3, r0
 8011f28:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1) return false;
 8011f2a:	79fb      	ldrb	r3, [r7, #7]
 8011f2c:	2b01      	cmp	r3, #1
 8011f2e:	d901      	bls.n	8011f34 <motor_stop+0x14>
 8011f30:	2300      	movs	r3, #0
 8011f32:	e01a      	b.n	8011f6a <motor_stop+0x4a>

    Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 8011f34:	79fb      	ldrb	r3, [r7, #7]
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d101      	bne.n	8011f3e <motor_stop+0x1e>
 8011f3a:	4b0e      	ldr	r3, [pc, #56]	@ (8011f74 <motor_stop+0x54>)
 8011f3c:	e000      	b.n	8011f40 <motor_stop+0x20>
 8011f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8011f78 <motor_stop+0x58>)
 8011f40:	60fb      	str	r3, [r7, #12]
    Epos_ClorEn(controller);
 8011f42:	68f8      	ldr	r0, [r7, #12]
 8011f44:	f002 fc62 	bl	801480c <Epos_ClorEn>

    motor_states[motor_idx].is_running = false;
 8011f48:	79fa      	ldrb	r2, [r7, #7]
 8011f4a:	490c      	ldr	r1, [pc, #48]	@ (8011f7c <motor_stop+0x5c>)
 8011f4c:	4613      	mov	r3, r2
 8011f4e:	00db      	lsls	r3, r3, #3
 8011f50:	1a9b      	subs	r3, r3, r2
 8011f52:	009b      	lsls	r3, r3, #2
 8011f54:	440b      	add	r3, r1
 8011f56:	3302      	adds	r3, #2
 8011f58:	2200      	movs	r2, #0
 8011f5a:	701a      	strb	r2, [r3, #0]
    printf("Motor %d stopped\r\n", motor_idx + 1);
 8011f5c:	79fb      	ldrb	r3, [r7, #7]
 8011f5e:	3301      	adds	r3, #1
 8011f60:	4619      	mov	r1, r3
 8011f62:	4807      	ldr	r0, [pc, #28]	@ (8011f80 <motor_stop+0x60>)
 8011f64:	f007 fbc2 	bl	80196ec <iprintf>
    return true;
 8011f68:	2301      	movs	r3, #1
}
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	3710      	adds	r7, #16
 8011f6e:	46bd      	mov	sp, r7
 8011f70:	bd80      	pop	{r7, pc}
 8011f72:	bf00      	nop
 8011f74:	24002078 	.word	0x24002078
 8011f78:	240020a0 	.word	0x240020a0
 8011f7c:	24001f0c 	.word	0x24001f0c
 8011f80:	0801c664 	.word	0x0801c664

08011f84 <motor_set_position>:



// 设置电机位置
bool motor_set_position(uint8_t motor_idx, int32_t position) {
 8011f84:	b580      	push	{r7, lr}
 8011f86:	b084      	sub	sp, #16
 8011f88:	af00      	add	r7, sp, #0
 8011f8a:	4603      	mov	r3, r0
 8011f8c:	6039      	str	r1, [r7, #0]
 8011f8e:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1) return false;
 8011f90:	79fb      	ldrb	r3, [r7, #7]
 8011f92:	2b01      	cmp	r3, #1
 8011f94:	d901      	bls.n	8011f9a <motor_set_position+0x16>
 8011f96:	2300      	movs	r3, #0
 8011f98:	e033      	b.n	8012002 <motor_set_position+0x7e>

    motor_states[motor_idx].target_position = position;
 8011f9a:	79fa      	ldrb	r2, [r7, #7]
 8011f9c:	491b      	ldr	r1, [pc, #108]	@ (801200c <motor_set_position+0x88>)
 8011f9e:	4613      	mov	r3, r2
 8011fa0:	00db      	lsls	r3, r3, #3
 8011fa2:	1a9b      	subs	r3, r3, r2
 8011fa4:	009b      	lsls	r3, r3, #2
 8011fa6:	440b      	add	r3, r1
 8011fa8:	3304      	adds	r3, #4
 8011faa:	683a      	ldr	r2, [r7, #0]
 8011fac:	601a      	str	r2, [r3, #0]

    // 如果当前处于位置模式且电机正在运行，则立即应用新的位置
    if (motor_states[motor_idx].mode == MOTOR_MODE_POSITION && motor_states[motor_idx].is_running) {
 8011fae:	79fa      	ldrb	r2, [r7, #7]
 8011fb0:	4916      	ldr	r1, [pc, #88]	@ (801200c <motor_set_position+0x88>)
 8011fb2:	4613      	mov	r3, r2
 8011fb4:	00db      	lsls	r3, r3, #3
 8011fb6:	1a9b      	subs	r3, r3, r2
 8011fb8:	009b      	lsls	r3, r3, #2
 8011fba:	440b      	add	r3, r1
 8011fbc:	3301      	adds	r3, #1
 8011fbe:	781b      	ldrb	r3, [r3, #0]
 8011fc0:	2b01      	cmp	r3, #1
 8011fc2:	d116      	bne.n	8011ff2 <motor_set_position+0x6e>
 8011fc4:	79fa      	ldrb	r2, [r7, #7]
 8011fc6:	4911      	ldr	r1, [pc, #68]	@ (801200c <motor_set_position+0x88>)
 8011fc8:	4613      	mov	r3, r2
 8011fca:	00db      	lsls	r3, r3, #3
 8011fcc:	1a9b      	subs	r3, r3, r2
 8011fce:	009b      	lsls	r3, r3, #2
 8011fd0:	440b      	add	r3, r1
 8011fd2:	3302      	adds	r3, #2
 8011fd4:	781b      	ldrb	r3, [r3, #0]
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	d00b      	beq.n	8011ff2 <motor_set_position+0x6e>
        Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 8011fda:	79fb      	ldrb	r3, [r7, #7]
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d101      	bne.n	8011fe4 <motor_set_position+0x60>
 8011fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8012010 <motor_set_position+0x8c>)
 8011fe2:	e000      	b.n	8011fe6 <motor_set_position+0x62>
 8011fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8012014 <motor_set_position+0x90>)
 8011fe6:	60fb      	str	r3, [r7, #12]
        Epos_PosSet(controller, position);
 8011fe8:	683b      	ldr	r3, [r7, #0]
 8011fea:	4619      	mov	r1, r3
 8011fec:	68f8      	ldr	r0, [r7, #12]
 8011fee:	f002 fa2e 	bl	801444e <Epos_PosSet>
    }

    printf("Motor %d target position set to %ld\r\n", motor_idx + 1, position);
 8011ff2:	79fb      	ldrb	r3, [r7, #7]
 8011ff4:	3301      	adds	r3, #1
 8011ff6:	683a      	ldr	r2, [r7, #0]
 8011ff8:	4619      	mov	r1, r3
 8011ffa:	4807      	ldr	r0, [pc, #28]	@ (8012018 <motor_set_position+0x94>)
 8011ffc:	f007 fb76 	bl	80196ec <iprintf>
    return true;
 8012000:	2301      	movs	r3, #1
}
 8012002:	4618      	mov	r0, r3
 8012004:	3710      	adds	r7, #16
 8012006:	46bd      	mov	sp, r7
 8012008:	bd80      	pop	{r7, pc}
 801200a:	bf00      	nop
 801200c:	24001f0c 	.word	0x24001f0c
 8012010:	24002078 	.word	0x24002078
 8012014:	240020a0 	.word	0x240020a0
 8012018:	0801c678 	.word	0x0801c678

0801201c <motor_set_speed>:


// 设置电机速度
bool motor_set_speed(uint8_t motor_idx, int32_t speed) {
 801201c:	b580      	push	{r7, lr}
 801201e:	b084      	sub	sp, #16
 8012020:	af00      	add	r7, sp, #0
 8012022:	4603      	mov	r3, r0
 8012024:	6039      	str	r1, [r7, #0]
 8012026:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1) return false;
 8012028:	79fb      	ldrb	r3, [r7, #7]
 801202a:	2b01      	cmp	r3, #1
 801202c:	d901      	bls.n	8012032 <motor_set_speed+0x16>
 801202e:	2300      	movs	r3, #0
 8012030:	e042      	b.n	80120b8 <motor_set_speed+0x9c>

    // 应用速度限制
    if (speed > 15000) speed = 15000;
 8012032:	683b      	ldr	r3, [r7, #0]
 8012034:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8012038:	4293      	cmp	r3, r2
 801203a:	dd03      	ble.n	8012044 <motor_set_speed+0x28>
 801203c:	f643 2398 	movw	r3, #15000	@ 0x3a98
 8012040:	603b      	str	r3, [r7, #0]
 8012042:	e005      	b.n	8012050 <motor_set_speed+0x34>
    else if (speed < -15000) speed = -15000;
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	4a1e      	ldr	r2, [pc, #120]	@ (80120c0 <motor_set_speed+0xa4>)
 8012048:	4293      	cmp	r3, r2
 801204a:	da01      	bge.n	8012050 <motor_set_speed+0x34>
 801204c:	4b1c      	ldr	r3, [pc, #112]	@ (80120c0 <motor_set_speed+0xa4>)
 801204e:	603b      	str	r3, [r7, #0]

    motor_states[motor_idx].target_speed = speed;
 8012050:	79fa      	ldrb	r2, [r7, #7]
 8012052:	491c      	ldr	r1, [pc, #112]	@ (80120c4 <motor_set_speed+0xa8>)
 8012054:	4613      	mov	r3, r2
 8012056:	00db      	lsls	r3, r3, #3
 8012058:	1a9b      	subs	r3, r3, r2
 801205a:	009b      	lsls	r3, r3, #2
 801205c:	440b      	add	r3, r1
 801205e:	3308      	adds	r3, #8
 8012060:	683a      	ldr	r2, [r7, #0]
 8012062:	601a      	str	r2, [r3, #0]

    // 如果当前处于速度模式且电机正在运行，则立即应用新的速度
    if (motor_states[motor_idx].mode == MOTOR_MODE_SPEED && motor_states[motor_idx].is_running) {
 8012064:	79fa      	ldrb	r2, [r7, #7]
 8012066:	4917      	ldr	r1, [pc, #92]	@ (80120c4 <motor_set_speed+0xa8>)
 8012068:	4613      	mov	r3, r2
 801206a:	00db      	lsls	r3, r3, #3
 801206c:	1a9b      	subs	r3, r3, r2
 801206e:	009b      	lsls	r3, r3, #2
 8012070:	440b      	add	r3, r1
 8012072:	3301      	adds	r3, #1
 8012074:	781b      	ldrb	r3, [r3, #0]
 8012076:	2b02      	cmp	r3, #2
 8012078:	d116      	bne.n	80120a8 <motor_set_speed+0x8c>
 801207a:	79fa      	ldrb	r2, [r7, #7]
 801207c:	4911      	ldr	r1, [pc, #68]	@ (80120c4 <motor_set_speed+0xa8>)
 801207e:	4613      	mov	r3, r2
 8012080:	00db      	lsls	r3, r3, #3
 8012082:	1a9b      	subs	r3, r3, r2
 8012084:	009b      	lsls	r3, r3, #2
 8012086:	440b      	add	r3, r1
 8012088:	3302      	adds	r3, #2
 801208a:	781b      	ldrb	r3, [r3, #0]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d00b      	beq.n	80120a8 <motor_set_speed+0x8c>
        Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 8012090:	79fb      	ldrb	r3, [r7, #7]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d101      	bne.n	801209a <motor_set_speed+0x7e>
 8012096:	4b0c      	ldr	r3, [pc, #48]	@ (80120c8 <motor_set_speed+0xac>)
 8012098:	e000      	b.n	801209c <motor_set_speed+0x80>
 801209a:	4b0c      	ldr	r3, [pc, #48]	@ (80120cc <motor_set_speed+0xb0>)
 801209c:	60fb      	str	r3, [r7, #12]
        Epos_SpeedSet(controller, speed);
 801209e:	683b      	ldr	r3, [r7, #0]
 80120a0:	4619      	mov	r1, r3
 80120a2:	68f8      	ldr	r0, [r7, #12]
 80120a4:	f002 f9ac 	bl	8014400 <Epos_SpeedSet>
    }

    printf("Motor %d target speed set to %ld\r\n", motor_idx + 1, speed);
 80120a8:	79fb      	ldrb	r3, [r7, #7]
 80120aa:	3301      	adds	r3, #1
 80120ac:	683a      	ldr	r2, [r7, #0]
 80120ae:	4619      	mov	r1, r3
 80120b0:	4807      	ldr	r0, [pc, #28]	@ (80120d0 <motor_set_speed+0xb4>)
 80120b2:	f007 fb1b 	bl	80196ec <iprintf>
    return true;
 80120b6:	2301      	movs	r3, #1
}
 80120b8:	4618      	mov	r0, r3
 80120ba:	3710      	adds	r7, #16
 80120bc:	46bd      	mov	sp, r7
 80120be:	bd80      	pop	{r7, pc}
 80120c0:	ffffc568 	.word	0xffffc568
 80120c4:	24001f0c 	.word	0x24001f0c
 80120c8:	24002078 	.word	0x24002078
 80120cc:	240020a0 	.word	0x240020a0
 80120d0:	0801c6a0 	.word	0x0801c6a0

080120d4 <motor_set_torque>:


// 设置电机力矩
bool motor_set_torque(uint8_t motor_idx, int16_t torque) {
 80120d4:	b580      	push	{r7, lr}
 80120d6:	b084      	sub	sp, #16
 80120d8:	af00      	add	r7, sp, #0
 80120da:	4603      	mov	r3, r0
 80120dc:	460a      	mov	r2, r1
 80120de:	71fb      	strb	r3, [r7, #7]
 80120e0:	4613      	mov	r3, r2
 80120e2:	80bb      	strh	r3, [r7, #4]
    if (motor_idx > 1) return false;
 80120e4:	79fb      	ldrb	r3, [r7, #7]
 80120e6:	2b01      	cmp	r3, #1
 80120e8:	d901      	bls.n	80120ee <motor_set_torque+0x1a>
 80120ea:	2300      	movs	r3, #0
 80120ec:	e047      	b.n	801217e <motor_set_torque+0xaa>

    // 应用力矩限制
    if (torque > 1000) torque = 1000;
 80120ee:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80120f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80120f6:	dd03      	ble.n	8012100 <motor_set_torque+0x2c>
 80120f8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80120fc:	80bb      	strh	r3, [r7, #4]
 80120fe:	e007      	b.n	8012110 <motor_set_torque+0x3c>
    else if (torque < -1000) torque = -1000;
 8012100:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8012104:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8012108:	da02      	bge.n	8012110 <motor_set_torque+0x3c>
 801210a:	f64f 4318 	movw	r3, #64536	@ 0xfc18
 801210e:	80bb      	strh	r3, [r7, #4]

    motor_states[motor_idx].target_torque = torque;
 8012110:	79fa      	ldrb	r2, [r7, #7]
 8012112:	491d      	ldr	r1, [pc, #116]	@ (8012188 <motor_set_torque+0xb4>)
 8012114:	4613      	mov	r3, r2
 8012116:	00db      	lsls	r3, r3, #3
 8012118:	1a9b      	subs	r3, r3, r2
 801211a:	009b      	lsls	r3, r3, #2
 801211c:	440b      	add	r3, r1
 801211e:	330c      	adds	r3, #12
 8012120:	88ba      	ldrh	r2, [r7, #4]
 8012122:	801a      	strh	r2, [r3, #0]

    // 如果当前处于力矩模式且电机正在运行，则立即应用新的力矩
    if (motor_states[motor_idx].mode == MOTOR_MODE_TORQUE && motor_states[motor_idx].is_running) {
 8012124:	79fa      	ldrb	r2, [r7, #7]
 8012126:	4918      	ldr	r1, [pc, #96]	@ (8012188 <motor_set_torque+0xb4>)
 8012128:	4613      	mov	r3, r2
 801212a:	00db      	lsls	r3, r3, #3
 801212c:	1a9b      	subs	r3, r3, r2
 801212e:	009b      	lsls	r3, r3, #2
 8012130:	440b      	add	r3, r1
 8012132:	3301      	adds	r3, #1
 8012134:	781b      	ldrb	r3, [r3, #0]
 8012136:	2b03      	cmp	r3, #3
 8012138:	d118      	bne.n	801216c <motor_set_torque+0x98>
 801213a:	79fa      	ldrb	r2, [r7, #7]
 801213c:	4912      	ldr	r1, [pc, #72]	@ (8012188 <motor_set_torque+0xb4>)
 801213e:	4613      	mov	r3, r2
 8012140:	00db      	lsls	r3, r3, #3
 8012142:	1a9b      	subs	r3, r3, r2
 8012144:	009b      	lsls	r3, r3, #2
 8012146:	440b      	add	r3, r1
 8012148:	3302      	adds	r3, #2
 801214a:	781b      	ldrb	r3, [r3, #0]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d00d      	beq.n	801216c <motor_set_torque+0x98>
        Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 8012150:	79fb      	ldrb	r3, [r7, #7]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d101      	bne.n	801215a <motor_set_torque+0x86>
 8012156:	4b0d      	ldr	r3, [pc, #52]	@ (801218c <motor_set_torque+0xb8>)
 8012158:	e000      	b.n	801215c <motor_set_torque+0x88>
 801215a:	4b0d      	ldr	r3, [pc, #52]	@ (8012190 <motor_set_torque+0xbc>)
 801215c:	60fb      	str	r3, [r7, #12]
        Epos_CSTSet(controller, torque, 0);
 801215e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8012162:	2200      	movs	r2, #0
 8012164:	4619      	mov	r1, r3
 8012166:	68f8      	ldr	r0, [r7, #12]
 8012168:	f002 f98c 	bl	8014484 <Epos_CSTSet>
    }

    printf("Motor %d target torque set to %d\r\n", motor_idx + 1, torque);
 801216c:	79fb      	ldrb	r3, [r7, #7]
 801216e:	3301      	adds	r3, #1
 8012170:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8012174:	4619      	mov	r1, r3
 8012176:	4807      	ldr	r0, [pc, #28]	@ (8012194 <motor_set_torque+0xc0>)
 8012178:	f007 fab8 	bl	80196ec <iprintf>
    return true;
 801217c:	2301      	movs	r3, #1
}
 801217e:	4618      	mov	r0, r3
 8012180:	3710      	adds	r7, #16
 8012182:	46bd      	mov	sp, r7
 8012184:	bd80      	pop	{r7, pc}
 8012186:	bf00      	nop
 8012188:	24001f0c 	.word	0x24001f0c
 801218c:	24002078 	.word	0x24002078
 8012190:	240020a0 	.word	0x240020a0
 8012194:	0801c6c4 	.word	0x0801c6c4

08012198 <motor_set_acceleration>:

// 设置电机加速度
bool motor_set_acceleration(uint8_t motor_idx, uint32_t acceleration) {
 8012198:	b580      	push	{r7, lr}
 801219a:	b084      	sub	sp, #16
 801219c:	af00      	add	r7, sp, #0
 801219e:	4603      	mov	r3, r0
 80121a0:	6039      	str	r1, [r7, #0]
 80121a2:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1) return false;
 80121a4:	79fb      	ldrb	r3, [r7, #7]
 80121a6:	2b01      	cmp	r3, #1
 80121a8:	d901      	bls.n	80121ae <motor_set_acceleration+0x16>
 80121aa:	2300      	movs	r3, #0
 80121ac:	e02a      	b.n	8012204 <motor_set_acceleration+0x6c>

    motor_states[motor_idx].acceleration = acceleration;
 80121ae:	79fa      	ldrb	r2, [r7, #7]
 80121b0:	4916      	ldr	r1, [pc, #88]	@ (801220c <motor_set_acceleration+0x74>)
 80121b2:	4613      	mov	r3, r2
 80121b4:	00db      	lsls	r3, r3, #3
 80121b6:	1a9b      	subs	r3, r3, r2
 80121b8:	009b      	lsls	r3, r3, #2
 80121ba:	440b      	add	r3, r1
 80121bc:	3310      	adds	r3, #16
 80121be:	683a      	ldr	r2, [r7, #0]
 80121c0:	601a      	str	r2, [r3, #0]

    // 如果电机正在运行，立即应用新的加速度
    if (motor_states[motor_idx].is_running) {
 80121c2:	79fa      	ldrb	r2, [r7, #7]
 80121c4:	4911      	ldr	r1, [pc, #68]	@ (801220c <motor_set_acceleration+0x74>)
 80121c6:	4613      	mov	r3, r2
 80121c8:	00db      	lsls	r3, r3, #3
 80121ca:	1a9b      	subs	r3, r3, r2
 80121cc:	009b      	lsls	r3, r3, #2
 80121ce:	440b      	add	r3, r1
 80121d0:	3302      	adds	r3, #2
 80121d2:	781b      	ldrb	r3, [r3, #0]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d00d      	beq.n	80121f4 <motor_set_acceleration+0x5c>
        Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 80121d8:	79fb      	ldrb	r3, [r7, #7]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d101      	bne.n	80121e2 <motor_set_acceleration+0x4a>
 80121de:	4b0c      	ldr	r3, [pc, #48]	@ (8012210 <motor_set_acceleration+0x78>)
 80121e0:	e000      	b.n	80121e4 <motor_set_acceleration+0x4c>
 80121e2:	4b0c      	ldr	r3, [pc, #48]	@ (8012214 <motor_set_acceleration+0x7c>)
 80121e4:	60fb      	str	r3, [r7, #12]
        SDO_Write(controller, Profile_Acceleration, 0x00, acceleration);
 80121e6:	683b      	ldr	r3, [r7, #0]
 80121e8:	2200      	movs	r2, #0
 80121ea:	f246 0183 	movw	r1, #24707	@ 0x6083
 80121ee:	68f8      	ldr	r0, [r7, #12]
 80121f0:	f002 fb1c 	bl	801482c <SDO_Write>
    }

    printf("Motor %d acceleration set to %lu\r\n", motor_idx + 1, acceleration);
 80121f4:	79fb      	ldrb	r3, [r7, #7]
 80121f6:	3301      	adds	r3, #1
 80121f8:	683a      	ldr	r2, [r7, #0]
 80121fa:	4619      	mov	r1, r3
 80121fc:	4806      	ldr	r0, [pc, #24]	@ (8012218 <motor_set_acceleration+0x80>)
 80121fe:	f007 fa75 	bl	80196ec <iprintf>
    return true;
 8012202:	2301      	movs	r3, #1
}
 8012204:	4618      	mov	r0, r3
 8012206:	3710      	adds	r7, #16
 8012208:	46bd      	mov	sp, r7
 801220a:	bd80      	pop	{r7, pc}
 801220c:	24001f0c 	.word	0x24001f0c
 8012210:	24002078 	.word	0x24002078
 8012214:	240020a0 	.word	0x240020a0
 8012218:	0801c6e8 	.word	0x0801c6e8

0801221c <motor_set_deceleration>:

// 设置电机减速度
bool motor_set_deceleration(uint8_t motor_idx, uint32_t deceleration) {
 801221c:	b580      	push	{r7, lr}
 801221e:	b084      	sub	sp, #16
 8012220:	af00      	add	r7, sp, #0
 8012222:	4603      	mov	r3, r0
 8012224:	6039      	str	r1, [r7, #0]
 8012226:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1) return false;
 8012228:	79fb      	ldrb	r3, [r7, #7]
 801222a:	2b01      	cmp	r3, #1
 801222c:	d901      	bls.n	8012232 <motor_set_deceleration+0x16>
 801222e:	2300      	movs	r3, #0
 8012230:	e02a      	b.n	8012288 <motor_set_deceleration+0x6c>

    motor_states[motor_idx].deceleration = deceleration;
 8012232:	79fa      	ldrb	r2, [r7, #7]
 8012234:	4916      	ldr	r1, [pc, #88]	@ (8012290 <motor_set_deceleration+0x74>)
 8012236:	4613      	mov	r3, r2
 8012238:	00db      	lsls	r3, r3, #3
 801223a:	1a9b      	subs	r3, r3, r2
 801223c:	009b      	lsls	r3, r3, #2
 801223e:	440b      	add	r3, r1
 8012240:	3314      	adds	r3, #20
 8012242:	683a      	ldr	r2, [r7, #0]
 8012244:	601a      	str	r2, [r3, #0]

    // 如果电机正在运行，立即应用新的减速度
    if (motor_states[motor_idx].is_running) {
 8012246:	79fa      	ldrb	r2, [r7, #7]
 8012248:	4911      	ldr	r1, [pc, #68]	@ (8012290 <motor_set_deceleration+0x74>)
 801224a:	4613      	mov	r3, r2
 801224c:	00db      	lsls	r3, r3, #3
 801224e:	1a9b      	subs	r3, r3, r2
 8012250:	009b      	lsls	r3, r3, #2
 8012252:	440b      	add	r3, r1
 8012254:	3302      	adds	r3, #2
 8012256:	781b      	ldrb	r3, [r3, #0]
 8012258:	2b00      	cmp	r3, #0
 801225a:	d00d      	beq.n	8012278 <motor_set_deceleration+0x5c>
        Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 801225c:	79fb      	ldrb	r3, [r7, #7]
 801225e:	2b00      	cmp	r3, #0
 8012260:	d101      	bne.n	8012266 <motor_set_deceleration+0x4a>
 8012262:	4b0c      	ldr	r3, [pc, #48]	@ (8012294 <motor_set_deceleration+0x78>)
 8012264:	e000      	b.n	8012268 <motor_set_deceleration+0x4c>
 8012266:	4b0c      	ldr	r3, [pc, #48]	@ (8012298 <motor_set_deceleration+0x7c>)
 8012268:	60fb      	str	r3, [r7, #12]
        SDO_Write(controller, Profile_Deceleration, 0x00, deceleration);
 801226a:	683b      	ldr	r3, [r7, #0]
 801226c:	2200      	movs	r2, #0
 801226e:	f246 0184 	movw	r1, #24708	@ 0x6084
 8012272:	68f8      	ldr	r0, [r7, #12]
 8012274:	f002 fada 	bl	801482c <SDO_Write>
    }

    printf("Motor %d deceleration set to %lu\r\n", motor_idx + 1, deceleration);
 8012278:	79fb      	ldrb	r3, [r7, #7]
 801227a:	3301      	adds	r3, #1
 801227c:	683a      	ldr	r2, [r7, #0]
 801227e:	4619      	mov	r1, r3
 8012280:	4806      	ldr	r0, [pc, #24]	@ (801229c <motor_set_deceleration+0x80>)
 8012282:	f007 fa33 	bl	80196ec <iprintf>
    return true;
 8012286:	2301      	movs	r3, #1
}
 8012288:	4618      	mov	r0, r3
 801228a:	3710      	adds	r7, #16
 801228c:	46bd      	mov	sp, r7
 801228e:	bd80      	pop	{r7, pc}
 8012290:	24001f0c 	.word	0x24001f0c
 8012294:	24002078 	.word	0x24002078
 8012298:	240020a0 	.word	0x240020a0
 801229c:	0801c70c 	.word	0x0801c70c

080122a0 <motor_set_zero_position>:

// 设置零位
bool motor_set_zero_position(uint8_t motor_idx) {
 80122a0:	b580      	push	{r7, lr}
 80122a2:	b084      	sub	sp, #16
 80122a4:	af00      	add	r7, sp, #0
 80122a6:	4603      	mov	r3, r0
 80122a8:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1) return false;
 80122aa:	79fb      	ldrb	r3, [r7, #7]
 80122ac:	2b01      	cmp	r3, #1
 80122ae:	d901      	bls.n	80122b4 <motor_set_zero_position+0x14>
 80122b0:	2300      	movs	r3, #0
 80122b2:	e016      	b.n	80122e2 <motor_set_zero_position+0x42>

    // 停止电机
    motor_stop(motor_idx);
 80122b4:	79fb      	ldrb	r3, [r7, #7]
 80122b6:	4618      	mov	r0, r3
 80122b8:	f7ff fe32 	bl	8011f20 <motor_stop>

    // 设置零位
    Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 80122bc:	79fb      	ldrb	r3, [r7, #7]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d101      	bne.n	80122c6 <motor_set_zero_position+0x26>
 80122c2:	4b0a      	ldr	r3, [pc, #40]	@ (80122ec <motor_set_zero_position+0x4c>)
 80122c4:	e000      	b.n	80122c8 <motor_set_zero_position+0x28>
 80122c6:	4b0a      	ldr	r3, [pc, #40]	@ (80122f0 <motor_set_zero_position+0x50>)
 80122c8:	60fb      	str	r3, [r7, #12]
    Epos_HMMSetNowZero(controller, 0, 0);
 80122ca:	2200      	movs	r2, #0
 80122cc:	2100      	movs	r1, #0
 80122ce:	68f8      	ldr	r0, [r7, #12]
 80122d0:	f002 f8f8 	bl	80144c4 <Epos_HMMSetNowZero>

    printf("Motor %d zero position set\r\n", motor_idx + 1);
 80122d4:	79fb      	ldrb	r3, [r7, #7]
 80122d6:	3301      	adds	r3, #1
 80122d8:	4619      	mov	r1, r3
 80122da:	4806      	ldr	r0, [pc, #24]	@ (80122f4 <motor_set_zero_position+0x54>)
 80122dc:	f007 fa06 	bl	80196ec <iprintf>
    return true;
 80122e0:	2301      	movs	r3, #1
}
 80122e2:	4618      	mov	r0, r3
 80122e4:	3710      	adds	r7, #16
 80122e6:	46bd      	mov	sp, r7
 80122e8:	bd80      	pop	{r7, pc}
 80122ea:	bf00      	nop
 80122ec:	24002078 	.word	0x24002078
 80122f0:	240020a0 	.word	0x240020a0
 80122f4:	0801c730 	.word	0x0801c730

080122f8 <motor_get_data>:

// 获取电机数据
void motor_get_data(uint8_t motor_idx, MotorData* data) {
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b084      	sub	sp, #16
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	4603      	mov	r3, r0
 8012300:	6039      	str	r1, [r7, #0]
 8012302:	71fb      	strb	r3, [r7, #7]
    if (motor_idx > 1 || data == NULL) return;
 8012304:	79fb      	ldrb	r3, [r7, #7]
 8012306:	2b01      	cmp	r3, #1
 8012308:	d822      	bhi.n	8012350 <motor_get_data+0x58>
 801230a:	683b      	ldr	r3, [r7, #0]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d01f      	beq.n	8012350 <motor_get_data+0x58>

    Epos* controller = (motor_idx == 0) ? &Controller1 : &Controller2;
 8012310:	79fb      	ldrb	r3, [r7, #7]
 8012312:	2b00      	cmp	r3, #0
 8012314:	d101      	bne.n	801231a <motor_get_data+0x22>
 8012316:	4b10      	ldr	r3, [pc, #64]	@ (8012358 <motor_get_data+0x60>)
 8012318:	e000      	b.n	801231c <motor_get_data+0x24>
 801231a:	4b10      	ldr	r3, [pc, #64]	@ (801235c <motor_get_data+0x64>)
 801231c:	60fb      	str	r3, [r7, #12]

    Epos_ReadPosition(controller, &data->position);
 801231e:	683b      	ldr	r3, [r7, #0]
 8012320:	4619      	mov	r1, r3
 8012322:	68f8      	ldr	r0, [r7, #12]
 8012324:	f002 f90e 	bl	8014544 <Epos_ReadPosition>
    Epos_ReadVelocity(controller, &data->velocity);
 8012328:	683b      	ldr	r3, [r7, #0]
 801232a:	3304      	adds	r3, #4
 801232c:	4619      	mov	r1, r3
 801232e:	68f8      	ldr	r0, [r7, #12]
 8012330:	f002 f91b 	bl	801456a <Epos_ReadVelocity>
    Epos_ReadTorque(controller, &data->torque);
 8012334:	683b      	ldr	r3, [r7, #0]
 8012336:	3308      	adds	r3, #8
 8012338:	4619      	mov	r1, r3
 801233a:	68f8      	ldr	r0, [r7, #12]
 801233c:	f002 f928 	bl	8014590 <Epos_ReadTorque>
    // 注意：current和status在原代码中未实现读取
    data->current = 0;
 8012340:	683b      	ldr	r3, [r7, #0]
 8012342:	f04f 0200 	mov.w	r2, #0
 8012346:	60da      	str	r2, [r3, #12]
    data->status = 0;
 8012348:	683b      	ldr	r3, [r7, #0]
 801234a:	2200      	movs	r2, #0
 801234c:	741a      	strb	r2, [r3, #16]
 801234e:	e000      	b.n	8012352 <motor_get_data+0x5a>
    if (motor_idx > 1 || data == NULL) return;
 8012350:	bf00      	nop
}
 8012352:	3710      	adds	r7, #16
 8012354:	46bd      	mov	sp, r7
 8012356:	bd80      	pop	{r7, pc}
 8012358:	24002078 	.word	0x24002078
 801235c:	240020a0 	.word	0x240020a0

08012360 <send_motor_data_to_ble>:


// 发送电机数据到蓝牙客户端
static void send_motor_data_to_ble(void) {
 8012360:	b580      	push	{r7, lr}
 8012362:	b0ac      	sub	sp, #176	@ 0xb0
 8012364:	af02      	add	r7, sp, #8
    static uint16_t counter = 0;

    // 每50个周期发送一次数据
    if (++counter >= 500) {
 8012366:	4b1f      	ldr	r3, [pc, #124]	@ (80123e4 <send_motor_data_to_ble+0x84>)
 8012368:	881b      	ldrh	r3, [r3, #0]
 801236a:	3301      	adds	r3, #1
 801236c:	b29a      	uxth	r2, r3
 801236e:	4b1d      	ldr	r3, [pc, #116]	@ (80123e4 <send_motor_data_to_ble+0x84>)
 8012370:	801a      	strh	r2, [r3, #0]
 8012372:	4b1c      	ldr	r3, [pc, #112]	@ (80123e4 <send_motor_data_to_ble+0x84>)
 8012374:	881b      	ldrh	r3, [r3, #0]
 8012376:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 801237a:	d32e      	bcc.n	80123da <send_motor_data_to_ble+0x7a>
        counter = 0;
 801237c:	4b19      	ldr	r3, [pc, #100]	@ (80123e4 <send_motor_data_to_ble+0x84>)
 801237e:	2200      	movs	r2, #0
 8012380:	801a      	strh	r2, [r3, #0]

        MotorData motor_data1, motor_data2;
        motor_get_data(0, &motor_data1);
 8012382:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8012386:	4619      	mov	r1, r3
 8012388:	2000      	movs	r0, #0
 801238a:	f7ff ffb5 	bl	80122f8 <motor_get_data>
        motor_get_data(1, &motor_data2);
 801238e:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 8012392:	4619      	mov	r1, r3
 8012394:	2001      	movs	r0, #1
 8012396:	f7ff ffaf 	bl	80122f8 <motor_get_data>

        char tx_buffer[128];

        // 发送电机1数据
        sprintf(tx_buffer, "M1,POS:%ld,VEL:%ld,TOR:%d",
 801239a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801239e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
                motor_data1.position,
                motor_data1.velocity,
                motor_data1.torque);
 80123a2:	f9b7 109c 	ldrsh.w	r1, [r7, #156]	@ 0x9c
        sprintf(tx_buffer, "M1,POS:%ld,VEL:%ld,TOR:%d",
 80123a6:	4638      	mov	r0, r7
 80123a8:	9100      	str	r1, [sp, #0]
 80123aa:	490f      	ldr	r1, [pc, #60]	@ (80123e8 <send_motor_data_to_ble+0x88>)
 80123ac:	f007 fa42 	bl	8019834 <siprintf>
        UART6_SendData("TX", tx_buffer);
 80123b0:	463b      	mov	r3, r7
 80123b2:	4619      	mov	r1, r3
 80123b4:	480d      	ldr	r0, [pc, #52]	@ (80123ec <send_motor_data_to_ble+0x8c>)
 80123b6:	f000 f8b9 	bl	801252c <UART6_SendData>

        // 发送电机2数据
        sprintf(tx_buffer, "M2,POS:%ld,VEL:%ld,TOR:%d",
 80123ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80123be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                motor_data2.position,
                motor_data2.velocity,
                motor_data2.torque);
 80123c2:	f9b7 1088 	ldrsh.w	r1, [r7, #136]	@ 0x88
        sprintf(tx_buffer, "M2,POS:%ld,VEL:%ld,TOR:%d",
 80123c6:	4638      	mov	r0, r7
 80123c8:	9100      	str	r1, [sp, #0]
 80123ca:	4909      	ldr	r1, [pc, #36]	@ (80123f0 <send_motor_data_to_ble+0x90>)
 80123cc:	f007 fa32 	bl	8019834 <siprintf>
        UART6_SendData("TX", tx_buffer);
 80123d0:	463b      	mov	r3, r7
 80123d2:	4619      	mov	r1, r3
 80123d4:	4805      	ldr	r0, [pc, #20]	@ (80123ec <send_motor_data_to_ble+0x8c>)
 80123d6:	f000 f8a9 	bl	801252c <UART6_SendData>
    }
}
 80123da:	bf00      	nop
 80123dc:	37a8      	adds	r7, #168	@ 0xa8
 80123de:	46bd      	mov	sp, r7
 80123e0:	bd80      	pop	{r7, pc}
 80123e2:	bf00      	nop
 80123e4:	24001f48 	.word	0x24001f48
 80123e8:	0801c750 	.word	0x0801c750
 80123ec:	0801c5e4 	.word	0x0801c5e4
 80123f0:	0801c76c 	.word	0x0801c76c

080123f4 <motor_control_task>:


// 电机控制主任务循环
void motor_control_task(void) {
 80123f4:	b580      	push	{r7, lr}
 80123f6:	b084      	sub	sp, #16
 80123f8:	af00      	add	r7, sp, #0
    MotorCommand_t cmd;

    // 检查并处理命令队列中的命令
    if (osMessageQueueGet(motorCommandQueue, &cmd, NULL, 0) == osOK) {
 80123fa:	4b48      	ldr	r3, [pc, #288]	@ (801251c <motor_control_task+0x128>)
 80123fc:	6818      	ldr	r0, [r3, #0]
 80123fe:	f107 0108 	add.w	r1, r7, #8
 8012402:	2300      	movs	r3, #0
 8012404:	2200      	movs	r2, #0
 8012406:	f003 fab3 	bl	8015970 <osMessageQueueGet>
 801240a:	4603      	mov	r3, r0
 801240c:	2b00      	cmp	r3, #0
 801240e:	d151      	bne.n	80124b4 <motor_control_task+0xc0>
        switch (cmd.cmd_type) {
 8012410:	7a3b      	ldrb	r3, [r7, #8]
 8012412:	2b08      	cmp	r3, #8
 8012414:	d84e      	bhi.n	80124b4 <motor_control_task+0xc0>
 8012416:	a201      	add	r2, pc, #4	@ (adr r2, 801241c <motor_control_task+0x28>)
 8012418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801241c:	08012441 	.word	0x08012441
 8012420:	0801244f 	.word	0x0801244f
 8012424:	08012459 	.word	0x08012459
 8012428:	08012463 	.word	0x08012463
 801242c:	08012471 	.word	0x08012471
 8012430:	0801247f 	.word	0x0801247f
 8012434:	0801248f 	.word	0x0801248f
 8012438:	0801249d 	.word	0x0801249d
 801243c:	080124ab 	.word	0x080124ab
            case MOTOR_CMD_SET_MODE:
                motor_set_mode(cmd.motor_idx, cmd.params.mode);
 8012440:	7a7b      	ldrb	r3, [r7, #9]
 8012442:	7b3a      	ldrb	r2, [r7, #12]
 8012444:	4611      	mov	r1, r2
 8012446:	4618      	mov	r0, r3
 8012448:	f7ff fc7e 	bl	8011d48 <motor_set_mode>
                break;
 801244c:	e032      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_START:
                motor_start(cmd.motor_idx);
 801244e:	7a7b      	ldrb	r3, [r7, #9]
 8012450:	4618      	mov	r0, r3
 8012452:	f7ff fcc7 	bl	8011de4 <motor_start>
                break;
 8012456:	e02d      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_STOP:
                motor_stop(cmd.motor_idx);
 8012458:	7a7b      	ldrb	r3, [r7, #9]
 801245a:	4618      	mov	r0, r3
 801245c:	f7ff fd60 	bl	8011f20 <motor_stop>
                break;
 8012460:	e028      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_SET_POSITION:
                motor_set_position(cmd.motor_idx, cmd.params.position);
 8012462:	7a7b      	ldrb	r3, [r7, #9]
 8012464:	68fa      	ldr	r2, [r7, #12]
 8012466:	4611      	mov	r1, r2
 8012468:	4618      	mov	r0, r3
 801246a:	f7ff fd8b 	bl	8011f84 <motor_set_position>
                break;
 801246e:	e021      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_SET_SPEED:
                motor_set_speed(cmd.motor_idx, cmd.params.speed);
 8012470:	7a7b      	ldrb	r3, [r7, #9]
 8012472:	68fa      	ldr	r2, [r7, #12]
 8012474:	4611      	mov	r1, r2
 8012476:	4618      	mov	r0, r3
 8012478:	f7ff fdd0 	bl	801201c <motor_set_speed>
                break;
 801247c:	e01a      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_SET_TORQUE:
                motor_set_torque(cmd.motor_idx, cmd.params.torque);
 801247e:	7a7b      	ldrb	r3, [r7, #9]
 8012480:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8012484:	4611      	mov	r1, r2
 8012486:	4618      	mov	r0, r3
 8012488:	f7ff fe24 	bl	80120d4 <motor_set_torque>
                break;
 801248c:	e012      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_SET_ACCELERATION:
                motor_set_acceleration(cmd.motor_idx, cmd.params.acceleration);
 801248e:	7a7b      	ldrb	r3, [r7, #9]
 8012490:	68fa      	ldr	r2, [r7, #12]
 8012492:	4611      	mov	r1, r2
 8012494:	4618      	mov	r0, r3
 8012496:	f7ff fe7f 	bl	8012198 <motor_set_acceleration>
                break;
 801249a:	e00b      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_SET_DECELERATION:
                motor_set_deceleration(cmd.motor_idx, cmd.params.deceleration);
 801249c:	7a7b      	ldrb	r3, [r7, #9]
 801249e:	68fa      	ldr	r2, [r7, #12]
 80124a0:	4611      	mov	r1, r2
 80124a2:	4618      	mov	r0, r3
 80124a4:	f7ff feba 	bl	801221c <motor_set_deceleration>
                break;
 80124a8:	e004      	b.n	80124b4 <motor_control_task+0xc0>

            case MOTOR_CMD_SET_ZERO:
                motor_set_zero_position(cmd.motor_idx);
 80124aa:	7a7b      	ldrb	r3, [r7, #9]
 80124ac:	4618      	mov	r0, r3
 80124ae:	f7ff fef7 	bl	80122a0 <motor_set_zero_position>
                break;
 80124b2:	bf00      	nop
        }
    }

    // 处理老的消息队列（兼容原有代码）
    uint8_t motor_idx;
    if (osMessageQueueGet(motorStartQueue, &motor_idx, NULL, 0) == osOK) {
 80124b4:	4b1a      	ldr	r3, [pc, #104]	@ (8012520 <motor_control_task+0x12c>)
 80124b6:	6818      	ldr	r0, [r3, #0]
 80124b8:	1df9      	adds	r1, r7, #7
 80124ba:	2300      	movs	r3, #0
 80124bc:	2200      	movs	r2, #0
 80124be:	f003 fa57 	bl	8015970 <osMessageQueueGet>
 80124c2:	4603      	mov	r3, r0
 80124c4:	2b00      	cmp	r3, #0
 80124c6:	d103      	bne.n	80124d0 <motor_control_task+0xdc>
        motor_start(motor_idx);
 80124c8:	79fb      	ldrb	r3, [r7, #7]
 80124ca:	4618      	mov	r0, r3
 80124cc:	f7ff fc8a 	bl	8011de4 <motor_start>
    }

    if (osMessageQueueGet(motorStopQueue, &motor_idx, NULL, 0) == osOK) {
 80124d0:	4b14      	ldr	r3, [pc, #80]	@ (8012524 <motor_control_task+0x130>)
 80124d2:	6818      	ldr	r0, [r3, #0]
 80124d4:	1df9      	adds	r1, r7, #7
 80124d6:	2300      	movs	r3, #0
 80124d8:	2200      	movs	r2, #0
 80124da:	f003 fa49 	bl	8015970 <osMessageQueueGet>
 80124de:	4603      	mov	r3, r0
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d103      	bne.n	80124ec <motor_control_task+0xf8>
        motor_stop(motor_idx);
 80124e4:	79fb      	ldrb	r3, [r7, #7]
 80124e6:	4618      	mov	r0, r3
 80124e8:	f7ff fd1a 	bl	8011f20 <motor_stop>
    }

    if (osMessageQueueGet(motorZeroQueue, &motor_idx, NULL, 0) == osOK) {
 80124ec:	4b0e      	ldr	r3, [pc, #56]	@ (8012528 <motor_control_task+0x134>)
 80124ee:	6818      	ldr	r0, [r3, #0]
 80124f0:	1df9      	adds	r1, r7, #7
 80124f2:	2300      	movs	r3, #0
 80124f4:	2200      	movs	r2, #0
 80124f6:	f003 fa3b 	bl	8015970 <osMessageQueueGet>
 80124fa:	4603      	mov	r3, r0
 80124fc:	2b00      	cmp	r3, #0
 80124fe:	d103      	bne.n	8012508 <motor_control_task+0x114>
        motor_set_zero_position(motor_idx);
 8012500:	79fb      	ldrb	r3, [r7, #7]
 8012502:	4618      	mov	r0, r3
 8012504:	f7ff fecc 	bl	80122a0 <motor_set_zero_position>
    }

    // 发送电机数据到蓝牙
    send_motor_data_to_ble();
 8012508:	f7ff ff2a 	bl	8012360 <send_motor_data_to_ble>

    // 短暂延时
    osDelay(2);
 801250c:	2002      	movs	r0, #2
 801250e:	f002 ffb5 	bl	801547c <osDelay>
}
 8012512:	bf00      	nop
 8012514:	3710      	adds	r7, #16
 8012516:	46bd      	mov	sp, r7
 8012518:	bd80      	pop	{r7, pc}
 801251a:	bf00      	nop
 801251c:	24001f44 	.word	0x24001f44
 8012520:	24001f00 	.word	0x24001f00
 8012524:	24001f04 	.word	0x24001f04
 8012528:	24001f08 	.word	0x24001f08

0801252c <UART6_SendData>:
volatile uint16_t ble_rxIndex = 0;


// (根据前缀和数据发送给 NRF52832)
void UART6_SendData(const char *prefix, const char *data)
{
 801252c:	b580      	push	{r7, lr}
 801252e:	b0c4      	sub	sp, #272	@ 0x110
 8012530:	af02      	add	r7, sp, #8
 8012532:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012536:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801253a:	6018      	str	r0, [r3, #0]
 801253c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012540:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8012544:	6019      	str	r1, [r3, #0]
    if (strncmp(prefix, "TX", 2) == 0)
 8012546:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 801254a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 801254e:	2202      	movs	r2, #2
 8012550:	4919      	ldr	r1, [pc, #100]	@ (80125b8 <UART6_SendData+0x8c>)
 8012552:	6818      	ldr	r0, [r3, #0]
 8012554:	f007 fab4 	bl	8019ac0 <strncmp>
 8012558:	4603      	mov	r3, r0
 801255a:	2b00      	cmp	r3, #0
 801255c:	d107      	bne.n	801256e <UART6_SendData+0x42>
    {
        if (current_ble_status != BLE_NOTIFICATION_ENABLED)
 801255e:	4b17      	ldr	r3, [pc, #92]	@ (80125bc <UART6_SendData+0x90>)
 8012560:	781b      	ldrb	r3, [r3, #0]
 8012562:	2b02      	cmp	r3, #2
 8012564:	d003      	beq.n	801256e <UART6_SendData+0x42>
        {
            printf("BLE not connected or notification not enabled, TX data not sent.\r\n");
 8012566:	4816      	ldr	r0, [pc, #88]	@ (80125c0 <UART6_SendData+0x94>)
 8012568:	f007 f928 	bl	80197bc <puts>
 801256c:	e01f      	b.n	80125ae <UART6_SendData+0x82>
            return;
        }
    }
    uint8_t buffer[BLE_TX_BUFFER_SIZE];
    snprintf((char *)buffer, BLE_TX_BUFFER_SIZE, "%s%s\r\n", prefix, data);
 801256e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8012572:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8012576:	f107 0008 	add.w	r0, r7, #8
 801257a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 801257e:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8012582:	6812      	ldr	r2, [r2, #0]
 8012584:	9200      	str	r2, [sp, #0]
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	4a0e      	ldr	r2, [pc, #56]	@ (80125c4 <UART6_SendData+0x98>)
 801258a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 801258e:	f007 f91d 	bl	80197cc <sniprintf>
    HAL_UART_Transmit(&huart6, buffer, strlen((char *)buffer), HAL_MAX_DELAY);
 8012592:	f107 0308 	add.w	r3, r7, #8
 8012596:	4618      	mov	r0, r3
 8012598:	f7ed ff0a 	bl	80003b0 <strlen>
 801259c:	4603      	mov	r3, r0
 801259e:	b29a      	uxth	r2, r3
 80125a0:	f107 0108 	add.w	r1, r7, #8
 80125a4:	f04f 33ff 	mov.w	r3, #4294967295
 80125a8:	4807      	ldr	r0, [pc, #28]	@ (80125c8 <UART6_SendData+0x9c>)
 80125aa:	f7fc fcc7 	bl	800ef3c <HAL_UART_Transmit>
}
 80125ae:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80125b2:	46bd      	mov	sp, r7
 80125b4:	bd80      	pop	{r7, pc}
 80125b6:	bf00      	nop
 80125b8:	0801c788 	.word	0x0801c788
 80125bc:	2400204d 	.word	0x2400204d
 80125c0:	0801c78c 	.word	0x0801c78c
 80125c4:	0801c7d0 	.word	0x0801c7d0
 80125c8:	24000950 	.word	0x24000950

080125cc <UART6_StartReceive>:

// 初始 UART5 接收中断
void UART6_StartReceive(void)
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&huart6, &ble_rxData, 1);  // ??启接收中??
 80125d0:	2201      	movs	r2, #1
 80125d2:	4903      	ldr	r1, [pc, #12]	@ (80125e0 <UART6_StartReceive+0x14>)
 80125d4:	4803      	ldr	r0, [pc, #12]	@ (80125e4 <UART6_StartReceive+0x18>)
 80125d6:	f7fc fe07 	bl	800f1e8 <HAL_UART_Receive_IT>
}
 80125da:	bf00      	nop
 80125dc:	bd80      	pop	{r7, pc}
 80125de:	bf00      	nop
 80125e0:	2400204c 	.word	0x2400204c
 80125e4:	24000950 	.word	0x24000950

080125e8 <findCommand>:


// 查找字符串中的命令模式
char* findCommand(const char* buffer, const char* cmd) {
 80125e8:	b580      	push	{r7, lr}
 80125ea:	b082      	sub	sp, #8
 80125ec:	af00      	add	r7, sp, #0
 80125ee:	6078      	str	r0, [r7, #4]
 80125f0:	6039      	str	r1, [r7, #0]
    return strstr(buffer, cmd);
 80125f2:	6839      	ldr	r1, [r7, #0]
 80125f4:	6878      	ldr	r0, [r7, #4]
 80125f6:	f007 fa75 	bl	8019ae4 <strstr>
 80125fa:	4603      	mov	r3, r0
}
 80125fc:	4618      	mov	r0, r3
 80125fe:	3708      	adds	r7, #8
 8012600:	46bd      	mov	sp, r7
 8012602:	bd80      	pop	{r7, pc}

08012604 <handle_motor_velocity_command>:




// 处理电机速度命令 (MV)
static void handle_motor_velocity_command(const char* cmd_ptr) {
 8012604:	b580      	push	{r7, lr}
 8012606:	b08a      	sub	sp, #40	@ 0x28
 8012608:	af00      	add	r7, sp, #0
 801260a:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 检查是否是启动命令
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	3302      	adds	r3, #2
 8012610:	4969      	ldr	r1, [pc, #420]	@ (80127b8 <handle_motor_velocity_command+0x1b4>)
 8012612:	4618      	mov	r0, r3
 8012614:	f7ff ffe8 	bl	80125e8 <findCommand>
 8012618:	4603      	mov	r3, r0
 801261a:	2b00      	cmp	r3, #0
 801261c:	d045      	beq.n	80126aa <handle_motor_velocity_command+0xa6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	3303      	adds	r3, #3
 8012622:	4966      	ldr	r1, [pc, #408]	@ (80127bc <handle_motor_velocity_command+0x1b8>)
 8012624:	4618      	mov	r0, r3
 8012626:	f7ff ffdf 	bl	80125e8 <findCommand>
 801262a:	4603      	mov	r3, r0
 801262c:	2b00      	cmp	r3, #0
 801262e:	d10c      	bne.n	801264a <handle_motor_velocity_command+0x46>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	3303      	adds	r3, #3
 8012634:	4962      	ldr	r1, [pc, #392]	@ (80127c0 <handle_motor_velocity_command+0x1bc>)
 8012636:	4618      	mov	r0, r3
 8012638:	f7ff ffd6 	bl	80125e8 <findCommand>
 801263c:	4603      	mov	r3, r0
 801263e:	2b00      	cmp	r3, #0
 8012640:	d001      	beq.n	8012646 <handle_motor_velocity_command+0x42>
 8012642:	4b5f      	ldr	r3, [pc, #380]	@ (80127c0 <handle_motor_velocity_command+0x1bc>)
 8012644:	e002      	b.n	801264c <handle_motor_velocity_command+0x48>
 8012646:	2300      	movs	r3, #0
 8012648:	e000      	b.n	801264c <handle_motor_velocity_command+0x48>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 801264a:	4b5c      	ldr	r3, [pc, #368]	@ (80127bc <handle_motor_velocity_command+0x1b8>)
 801264c:	61fb      	str	r3, [r7, #28]

        if (motor_id_ptr) {
 801264e:	69fb      	ldr	r3, [r7, #28]
 8012650:	2b00      	cmp	r3, #0
 8012652:	f000 80ad 	beq.w	80127b0 <handle_motor_velocity_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 8012656:	69fb      	ldr	r3, [r7, #28]
 8012658:	781b      	ldrb	r3, [r3, #0]
 801265a:	3b31      	subs	r3, #49	@ 0x31
 801265c:	61bb      	str	r3, [r7, #24]

            if (motor_idx >= 0 && motor_idx < 2) {
 801265e:	69bb      	ldr	r3, [r7, #24]
 8012660:	2b00      	cmp	r3, #0
 8012662:	f2c0 80a5 	blt.w	80127b0 <handle_motor_velocity_command+0x1ac>
 8012666:	69bb      	ldr	r3, [r7, #24]
 8012668:	2b01      	cmp	r3, #1
 801266a:	f300 80a1 	bgt.w	80127b0 <handle_motor_velocity_command+0x1ac>
                // 设置速度模式
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 801266e:	2300      	movs	r3, #0
 8012670:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012672:	69bb      	ldr	r3, [r7, #24]
 8012674:	b2db      	uxtb	r3, r3
 8012676:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.mode = MOTOR_MODE_SPEED;
 8012678:	2302      	movs	r3, #2
 801267a:	743b      	strb	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 801267c:	f107 030c 	add.w	r3, r7, #12
 8012680:	4618      	mov	r0, r3
 8012682:	f7ff fb3f 	bl	8011d04 <motor_send_command>

                // 启动电机
                motor_cmd.cmd_type = MOTOR_CMD_START;
 8012686:	2301      	movs	r3, #1
 8012688:	733b      	strb	r3, [r7, #12]
                motor_send_command(&motor_cmd);
 801268a:	f107 030c 	add.w	r3, r7, #12
 801268e:	4618      	mov	r0, r3
 8012690:	f7ff fb38 	bl	8011d04 <motor_send_command>

                printf("Motor %d speed mode command sent\r\n", motor_idx + 1);
 8012694:	69bb      	ldr	r3, [r7, #24]
 8012696:	3301      	adds	r3, #1
 8012698:	4619      	mov	r1, r3
 801269a:	484a      	ldr	r0, [pc, #296]	@ (80127c4 <handle_motor_velocity_command+0x1c0>)
 801269c:	f007 f826 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MVS");
 80126a0:	4949      	ldr	r1, [pc, #292]	@ (80127c8 <handle_motor_velocity_command+0x1c4>)
 80126a2:	484a      	ldr	r0, [pc, #296]	@ (80127cc <handle_motor_velocity_command+0x1c8>)
 80126a4:	f7ff ff42 	bl	801252c <UART6_SendData>
                printf("Motor %d speed set command sent: %d\r\n", motor_idx + 1, value);
                UART6_SendData("TX", "MV");
            }
        }
    }
}
 80126a8:	e082      	b.n	80127b0 <handle_motor_velocity_command+0x1ac>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 80126aa:	687b      	ldr	r3, [r7, #4]
 80126ac:	3302      	adds	r3, #2
 80126ae:	4948      	ldr	r1, [pc, #288]	@ (80127d0 <handle_motor_velocity_command+0x1cc>)
 80126b0:	4618      	mov	r0, r3
 80126b2:	f7ff ff99 	bl	80125e8 <findCommand>
 80126b6:	4603      	mov	r3, r0
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d039      	beq.n	8012730 <handle_motor_velocity_command+0x12c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	3303      	adds	r3, #3
 80126c0:	493e      	ldr	r1, [pc, #248]	@ (80127bc <handle_motor_velocity_command+0x1b8>)
 80126c2:	4618      	mov	r0, r3
 80126c4:	f7ff ff90 	bl	80125e8 <findCommand>
 80126c8:	4603      	mov	r3, r0
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d10c      	bne.n	80126e8 <handle_motor_velocity_command+0xe4>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 80126ce:	687b      	ldr	r3, [r7, #4]
 80126d0:	3303      	adds	r3, #3
 80126d2:	493b      	ldr	r1, [pc, #236]	@ (80127c0 <handle_motor_velocity_command+0x1bc>)
 80126d4:	4618      	mov	r0, r3
 80126d6:	f7ff ff87 	bl	80125e8 <findCommand>
 80126da:	4603      	mov	r3, r0
 80126dc:	2b00      	cmp	r3, #0
 80126de:	d001      	beq.n	80126e4 <handle_motor_velocity_command+0xe0>
 80126e0:	4b37      	ldr	r3, [pc, #220]	@ (80127c0 <handle_motor_velocity_command+0x1bc>)
 80126e2:	e002      	b.n	80126ea <handle_motor_velocity_command+0xe6>
 80126e4:	2300      	movs	r3, #0
 80126e6:	e000      	b.n	80126ea <handle_motor_velocity_command+0xe6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80126e8:	4b34      	ldr	r3, [pc, #208]	@ (80127bc <handle_motor_velocity_command+0x1b8>)
 80126ea:	623b      	str	r3, [r7, #32]
        if (motor_id_ptr) {
 80126ec:	6a3b      	ldr	r3, [r7, #32]
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d05e      	beq.n	80127b0 <handle_motor_velocity_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 80126f2:	6a3b      	ldr	r3, [r7, #32]
 80126f4:	781b      	ldrb	r3, [r3, #0]
 80126f6:	3b31      	subs	r3, #49	@ 0x31
 80126f8:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 80126fa:	69bb      	ldr	r3, [r7, #24]
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	db57      	blt.n	80127b0 <handle_motor_velocity_command+0x1ac>
 8012700:	69bb      	ldr	r3, [r7, #24]
 8012702:	2b01      	cmp	r3, #1
 8012704:	dc54      	bgt.n	80127b0 <handle_motor_velocity_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 8012706:	2302      	movs	r3, #2
 8012708:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 801270a:	69bb      	ldr	r3, [r7, #24]
 801270c:	b2db      	uxtb	r3, r3
 801270e:	737b      	strb	r3, [r7, #13]
                motor_send_command(&motor_cmd);
 8012710:	f107 030c 	add.w	r3, r7, #12
 8012714:	4618      	mov	r0, r3
 8012716:	f7ff faf5 	bl	8011d04 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 801271a:	69bb      	ldr	r3, [r7, #24]
 801271c:	3301      	adds	r3, #1
 801271e:	4619      	mov	r1, r3
 8012720:	482c      	ldr	r0, [pc, #176]	@ (80127d4 <handle_motor_velocity_command+0x1d0>)
 8012722:	f006 ffe3 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MVP");
 8012726:	492c      	ldr	r1, [pc, #176]	@ (80127d8 <handle_motor_velocity_command+0x1d4>)
 8012728:	4828      	ldr	r0, [pc, #160]	@ (80127cc <handle_motor_velocity_command+0x1c8>)
 801272a:	f7ff feff 	bl	801252c <UART6_SendData>
}
 801272e:	e03f      	b.n	80127b0 <handle_motor_velocity_command+0x1ac>
        char* num_ptr = cmd_ptr + 2;
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	3302      	adds	r3, #2
 8012734:	627b      	str	r3, [r7, #36]	@ 0x24
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 8012736:	e002      	b.n	801273e <handle_motor_velocity_command+0x13a>
 8012738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801273a:	3301      	adds	r3, #1
 801273c:	627b      	str	r3, [r7, #36]	@ 0x24
 801273e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012740:	781b      	ldrb	r3, [r3, #0]
 8012742:	2b00      	cmp	r3, #0
 8012744:	d009      	beq.n	801275a <handle_motor_velocity_command+0x156>
 8012746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012748:	781b      	ldrb	r3, [r3, #0]
 801274a:	3301      	adds	r3, #1
 801274c:	4a23      	ldr	r2, [pc, #140]	@ (80127dc <handle_motor_velocity_command+0x1d8>)
 801274e:	4413      	add	r3, r2
 8012750:	781b      	ldrb	r3, [r3, #0]
 8012752:	f003 0304 	and.w	r3, r3, #4
 8012756:	2b00      	cmp	r3, #0
 8012758:	d0ee      	beq.n	8012738 <handle_motor_velocity_command+0x134>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 801275a:	f107 0314 	add.w	r3, r7, #20
 801275e:	f107 0218 	add.w	r2, r7, #24
 8012762:	491f      	ldr	r1, [pc, #124]	@ (80127e0 <handle_motor_velocity_command+0x1dc>)
 8012764:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012766:	f007 f885 	bl	8019874 <siscanf>
 801276a:	4603      	mov	r3, r0
 801276c:	2b02      	cmp	r3, #2
 801276e:	d11f      	bne.n	80127b0 <handle_motor_velocity_command+0x1ac>
            motor_idx--; // 转换为0基索引
 8012770:	69bb      	ldr	r3, [r7, #24]
 8012772:	3b01      	subs	r3, #1
 8012774:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 8012776:	69bb      	ldr	r3, [r7, #24]
 8012778:	2b00      	cmp	r3, #0
 801277a:	db19      	blt.n	80127b0 <handle_motor_velocity_command+0x1ac>
 801277c:	69bb      	ldr	r3, [r7, #24]
 801277e:	2b01      	cmp	r3, #1
 8012780:	dc16      	bgt.n	80127b0 <handle_motor_velocity_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_SET_SPEED;
 8012782:	2304      	movs	r3, #4
 8012784:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012786:	69bb      	ldr	r3, [r7, #24]
 8012788:	b2db      	uxtb	r3, r3
 801278a:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.speed = value;
 801278c:	697b      	ldr	r3, [r7, #20]
 801278e:	613b      	str	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012790:	f107 030c 	add.w	r3, r7, #12
 8012794:	4618      	mov	r0, r3
 8012796:	f7ff fab5 	bl	8011d04 <motor_send_command>
                printf("Motor %d speed set command sent: %d\r\n", motor_idx + 1, value);
 801279a:	69bb      	ldr	r3, [r7, #24]
 801279c:	3301      	adds	r3, #1
 801279e:	697a      	ldr	r2, [r7, #20]
 80127a0:	4619      	mov	r1, r3
 80127a2:	4810      	ldr	r0, [pc, #64]	@ (80127e4 <handle_motor_velocity_command+0x1e0>)
 80127a4:	f006 ffa2 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MV");
 80127a8:	490f      	ldr	r1, [pc, #60]	@ (80127e8 <handle_motor_velocity_command+0x1e4>)
 80127aa:	4808      	ldr	r0, [pc, #32]	@ (80127cc <handle_motor_velocity_command+0x1c8>)
 80127ac:	f7ff febe 	bl	801252c <UART6_SendData>
}
 80127b0:	bf00      	nop
 80127b2:	3728      	adds	r7, #40	@ 0x28
 80127b4:	46bd      	mov	sp, r7
 80127b6:	bd80      	pop	{r7, pc}
 80127b8:	0801c7d8 	.word	0x0801c7d8
 80127bc:	0801c7dc 	.word	0x0801c7dc
 80127c0:	0801c7e0 	.word	0x0801c7e0
 80127c4:	0801c7e4 	.word	0x0801c7e4
 80127c8:	0801c808 	.word	0x0801c808
 80127cc:	0801c788 	.word	0x0801c788
 80127d0:	0801c80c 	.word	0x0801c80c
 80127d4:	0801c810 	.word	0x0801c810
 80127d8:	0801c830 	.word	0x0801c830
 80127dc:	0801d0f7 	.word	0x0801d0f7
 80127e0:	0801c834 	.word	0x0801c834
 80127e4:	0801c83c 	.word	0x0801c83c
 80127e8:	0801c864 	.word	0x0801c864

080127ec <handle_motor_position_command>:

// 处理电机位置命令 (MP)
static void handle_motor_position_command(const char* cmd_ptr) {
 80127ec:	b580      	push	{r7, lr}
 80127ee:	b08a      	sub	sp, #40	@ 0x28
 80127f0:	af00      	add	r7, sp, #0
 80127f2:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 检查是否是启动命令
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	3302      	adds	r3, #2
 80127f8:	4969      	ldr	r1, [pc, #420]	@ (80129a0 <handle_motor_position_command+0x1b4>)
 80127fa:	4618      	mov	r0, r3
 80127fc:	f7ff fef4 	bl	80125e8 <findCommand>
 8012800:	4603      	mov	r3, r0
 8012802:	2b00      	cmp	r3, #0
 8012804:	d045      	beq.n	8012892 <handle_motor_position_command+0xa6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	3303      	adds	r3, #3
 801280a:	4966      	ldr	r1, [pc, #408]	@ (80129a4 <handle_motor_position_command+0x1b8>)
 801280c:	4618      	mov	r0, r3
 801280e:	f7ff feeb 	bl	80125e8 <findCommand>
 8012812:	4603      	mov	r3, r0
 8012814:	2b00      	cmp	r3, #0
 8012816:	d10c      	bne.n	8012832 <handle_motor_position_command+0x46>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	3303      	adds	r3, #3
 801281c:	4962      	ldr	r1, [pc, #392]	@ (80129a8 <handle_motor_position_command+0x1bc>)
 801281e:	4618      	mov	r0, r3
 8012820:	f7ff fee2 	bl	80125e8 <findCommand>
 8012824:	4603      	mov	r3, r0
 8012826:	2b00      	cmp	r3, #0
 8012828:	d001      	beq.n	801282e <handle_motor_position_command+0x42>
 801282a:	4b5f      	ldr	r3, [pc, #380]	@ (80129a8 <handle_motor_position_command+0x1bc>)
 801282c:	e002      	b.n	8012834 <handle_motor_position_command+0x48>
 801282e:	2300      	movs	r3, #0
 8012830:	e000      	b.n	8012834 <handle_motor_position_command+0x48>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 8012832:	4b5c      	ldr	r3, [pc, #368]	@ (80129a4 <handle_motor_position_command+0x1b8>)
 8012834:	61fb      	str	r3, [r7, #28]

        if (motor_id_ptr) {
 8012836:	69fb      	ldr	r3, [r7, #28]
 8012838:	2b00      	cmp	r3, #0
 801283a:	f000 80ad 	beq.w	8012998 <handle_motor_position_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 801283e:	69fb      	ldr	r3, [r7, #28]
 8012840:	781b      	ldrb	r3, [r3, #0]
 8012842:	3b31      	subs	r3, #49	@ 0x31
 8012844:	61bb      	str	r3, [r7, #24]

            if (motor_idx >= 0 && motor_idx < 2) {
 8012846:	69bb      	ldr	r3, [r7, #24]
 8012848:	2b00      	cmp	r3, #0
 801284a:	f2c0 80a5 	blt.w	8012998 <handle_motor_position_command+0x1ac>
 801284e:	69bb      	ldr	r3, [r7, #24]
 8012850:	2b01      	cmp	r3, #1
 8012852:	f300 80a1 	bgt.w	8012998 <handle_motor_position_command+0x1ac>
                // 设置位置模式
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 8012856:	2300      	movs	r3, #0
 8012858:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 801285a:	69bb      	ldr	r3, [r7, #24]
 801285c:	b2db      	uxtb	r3, r3
 801285e:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.mode = MOTOR_MODE_POSITION;
 8012860:	2301      	movs	r3, #1
 8012862:	743b      	strb	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012864:	f107 030c 	add.w	r3, r7, #12
 8012868:	4618      	mov	r0, r3
 801286a:	f7ff fa4b 	bl	8011d04 <motor_send_command>

                // 启动电机
                motor_cmd.cmd_type = MOTOR_CMD_START;
 801286e:	2301      	movs	r3, #1
 8012870:	733b      	strb	r3, [r7, #12]
                motor_send_command(&motor_cmd);
 8012872:	f107 030c 	add.w	r3, r7, #12
 8012876:	4618      	mov	r0, r3
 8012878:	f7ff fa44 	bl	8011d04 <motor_send_command>

                printf("Motor %d position mode command sent\r\n", motor_idx + 1);
 801287c:	69bb      	ldr	r3, [r7, #24]
 801287e:	3301      	adds	r3, #1
 8012880:	4619      	mov	r1, r3
 8012882:	484a      	ldr	r0, [pc, #296]	@ (80129ac <handle_motor_position_command+0x1c0>)
 8012884:	f006 ff32 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MPS");
 8012888:	4949      	ldr	r1, [pc, #292]	@ (80129b0 <handle_motor_position_command+0x1c4>)
 801288a:	484a      	ldr	r0, [pc, #296]	@ (80129b4 <handle_motor_position_command+0x1c8>)
 801288c:	f7ff fe4e 	bl	801252c <UART6_SendData>
                printf("Motor %d position set command sent: %d\r\n", motor_idx + 1, value);
                UART6_SendData("TX", "MP");
            }
        }
    }
}
 8012890:	e082      	b.n	8012998 <handle_motor_position_command+0x1ac>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 8012892:	687b      	ldr	r3, [r7, #4]
 8012894:	3302      	adds	r3, #2
 8012896:	4948      	ldr	r1, [pc, #288]	@ (80129b8 <handle_motor_position_command+0x1cc>)
 8012898:	4618      	mov	r0, r3
 801289a:	f7ff fea5 	bl	80125e8 <findCommand>
 801289e:	4603      	mov	r3, r0
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d039      	beq.n	8012918 <handle_motor_position_command+0x12c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	3303      	adds	r3, #3
 80128a8:	493e      	ldr	r1, [pc, #248]	@ (80129a4 <handle_motor_position_command+0x1b8>)
 80128aa:	4618      	mov	r0, r3
 80128ac:	f7ff fe9c 	bl	80125e8 <findCommand>
 80128b0:	4603      	mov	r3, r0
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d10c      	bne.n	80128d0 <handle_motor_position_command+0xe4>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	3303      	adds	r3, #3
 80128ba:	493b      	ldr	r1, [pc, #236]	@ (80129a8 <handle_motor_position_command+0x1bc>)
 80128bc:	4618      	mov	r0, r3
 80128be:	f7ff fe93 	bl	80125e8 <findCommand>
 80128c2:	4603      	mov	r3, r0
 80128c4:	2b00      	cmp	r3, #0
 80128c6:	d001      	beq.n	80128cc <handle_motor_position_command+0xe0>
 80128c8:	4b37      	ldr	r3, [pc, #220]	@ (80129a8 <handle_motor_position_command+0x1bc>)
 80128ca:	e002      	b.n	80128d2 <handle_motor_position_command+0xe6>
 80128cc:	2300      	movs	r3, #0
 80128ce:	e000      	b.n	80128d2 <handle_motor_position_command+0xe6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80128d0:	4b34      	ldr	r3, [pc, #208]	@ (80129a4 <handle_motor_position_command+0x1b8>)
 80128d2:	623b      	str	r3, [r7, #32]
        if (motor_id_ptr) {
 80128d4:	6a3b      	ldr	r3, [r7, #32]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d05e      	beq.n	8012998 <handle_motor_position_command+0x1ac>
            motor_idx = *motor_id_ptr - '1';
 80128da:	6a3b      	ldr	r3, [r7, #32]
 80128dc:	781b      	ldrb	r3, [r3, #0]
 80128de:	3b31      	subs	r3, #49	@ 0x31
 80128e0:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 80128e2:	69bb      	ldr	r3, [r7, #24]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	db57      	blt.n	8012998 <handle_motor_position_command+0x1ac>
 80128e8:	69bb      	ldr	r3, [r7, #24]
 80128ea:	2b01      	cmp	r3, #1
 80128ec:	dc54      	bgt.n	8012998 <handle_motor_position_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 80128ee:	2302      	movs	r3, #2
 80128f0:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 80128f2:	69bb      	ldr	r3, [r7, #24]
 80128f4:	b2db      	uxtb	r3, r3
 80128f6:	737b      	strb	r3, [r7, #13]
                motor_send_command(&motor_cmd);
 80128f8:	f107 030c 	add.w	r3, r7, #12
 80128fc:	4618      	mov	r0, r3
 80128fe:	f7ff fa01 	bl	8011d04 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 8012902:	69bb      	ldr	r3, [r7, #24]
 8012904:	3301      	adds	r3, #1
 8012906:	4619      	mov	r1, r3
 8012908:	482c      	ldr	r0, [pc, #176]	@ (80129bc <handle_motor_position_command+0x1d0>)
 801290a:	f006 feef 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MPP");
 801290e:	492c      	ldr	r1, [pc, #176]	@ (80129c0 <handle_motor_position_command+0x1d4>)
 8012910:	4828      	ldr	r0, [pc, #160]	@ (80129b4 <handle_motor_position_command+0x1c8>)
 8012912:	f7ff fe0b 	bl	801252c <UART6_SendData>
}
 8012916:	e03f      	b.n	8012998 <handle_motor_position_command+0x1ac>
        char* num_ptr = cmd_ptr + 2;
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	3302      	adds	r3, #2
 801291c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 801291e:	e002      	b.n	8012926 <handle_motor_position_command+0x13a>
 8012920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012922:	3301      	adds	r3, #1
 8012924:	627b      	str	r3, [r7, #36]	@ 0x24
 8012926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012928:	781b      	ldrb	r3, [r3, #0]
 801292a:	2b00      	cmp	r3, #0
 801292c:	d009      	beq.n	8012942 <handle_motor_position_command+0x156>
 801292e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012930:	781b      	ldrb	r3, [r3, #0]
 8012932:	3301      	adds	r3, #1
 8012934:	4a23      	ldr	r2, [pc, #140]	@ (80129c4 <handle_motor_position_command+0x1d8>)
 8012936:	4413      	add	r3, r2
 8012938:	781b      	ldrb	r3, [r3, #0]
 801293a:	f003 0304 	and.w	r3, r3, #4
 801293e:	2b00      	cmp	r3, #0
 8012940:	d0ee      	beq.n	8012920 <handle_motor_position_command+0x134>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 8012942:	f107 0314 	add.w	r3, r7, #20
 8012946:	f107 0218 	add.w	r2, r7, #24
 801294a:	491f      	ldr	r1, [pc, #124]	@ (80129c8 <handle_motor_position_command+0x1dc>)
 801294c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801294e:	f006 ff91 	bl	8019874 <siscanf>
 8012952:	4603      	mov	r3, r0
 8012954:	2b02      	cmp	r3, #2
 8012956:	d11f      	bne.n	8012998 <handle_motor_position_command+0x1ac>
            motor_idx--; // 转换为0基索引
 8012958:	69bb      	ldr	r3, [r7, #24]
 801295a:	3b01      	subs	r3, #1
 801295c:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 801295e:	69bb      	ldr	r3, [r7, #24]
 8012960:	2b00      	cmp	r3, #0
 8012962:	db19      	blt.n	8012998 <handle_motor_position_command+0x1ac>
 8012964:	69bb      	ldr	r3, [r7, #24]
 8012966:	2b01      	cmp	r3, #1
 8012968:	dc16      	bgt.n	8012998 <handle_motor_position_command+0x1ac>
                motor_cmd.cmd_type = MOTOR_CMD_SET_POSITION;
 801296a:	2303      	movs	r3, #3
 801296c:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 801296e:	69bb      	ldr	r3, [r7, #24]
 8012970:	b2db      	uxtb	r3, r3
 8012972:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.position = value;
 8012974:	697b      	ldr	r3, [r7, #20]
 8012976:	613b      	str	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012978:	f107 030c 	add.w	r3, r7, #12
 801297c:	4618      	mov	r0, r3
 801297e:	f7ff f9c1 	bl	8011d04 <motor_send_command>
                printf("Motor %d position set command sent: %d\r\n", motor_idx + 1, value);
 8012982:	69bb      	ldr	r3, [r7, #24]
 8012984:	3301      	adds	r3, #1
 8012986:	697a      	ldr	r2, [r7, #20]
 8012988:	4619      	mov	r1, r3
 801298a:	4810      	ldr	r0, [pc, #64]	@ (80129cc <handle_motor_position_command+0x1e0>)
 801298c:	f006 feae 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MP");
 8012990:	490f      	ldr	r1, [pc, #60]	@ (80129d0 <handle_motor_position_command+0x1e4>)
 8012992:	4808      	ldr	r0, [pc, #32]	@ (80129b4 <handle_motor_position_command+0x1c8>)
 8012994:	f7ff fdca 	bl	801252c <UART6_SendData>
}
 8012998:	bf00      	nop
 801299a:	3728      	adds	r7, #40	@ 0x28
 801299c:	46bd      	mov	sp, r7
 801299e:	bd80      	pop	{r7, pc}
 80129a0:	0801c7d8 	.word	0x0801c7d8
 80129a4:	0801c7dc 	.word	0x0801c7dc
 80129a8:	0801c7e0 	.word	0x0801c7e0
 80129ac:	0801c868 	.word	0x0801c868
 80129b0:	0801c890 	.word	0x0801c890
 80129b4:	0801c788 	.word	0x0801c788
 80129b8:	0801c80c 	.word	0x0801c80c
 80129bc:	0801c810 	.word	0x0801c810
 80129c0:	0801c894 	.word	0x0801c894
 80129c4:	0801d0f7 	.word	0x0801d0f7
 80129c8:	0801c834 	.word	0x0801c834
 80129cc:	0801c898 	.word	0x0801c898
 80129d0:	0801c8c4 	.word	0x0801c8c4

080129d4 <handle_motor_torque_command>:

// 处理电机力矩命令 (MT)
static void handle_motor_torque_command(const char* cmd_ptr) {
 80129d4:	b580      	push	{r7, lr}
 80129d6:	b08a      	sub	sp, #40	@ 0x28
 80129d8:	af00      	add	r7, sp, #0
 80129da:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 检查是否是启动命令
    if (findCommand(cmd_ptr + 2, "S") != NULL) {
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	3302      	adds	r3, #2
 80129e0:	496a      	ldr	r1, [pc, #424]	@ (8012b8c <handle_motor_torque_command+0x1b8>)
 80129e2:	4618      	mov	r0, r3
 80129e4:	f7ff fe00 	bl	80125e8 <findCommand>
 80129e8:	4603      	mov	r3, r0
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d045      	beq.n	8012a7a <handle_motor_torque_command+0xa6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	3303      	adds	r3, #3
 80129f2:	4967      	ldr	r1, [pc, #412]	@ (8012b90 <handle_motor_torque_command+0x1bc>)
 80129f4:	4618      	mov	r0, r3
 80129f6:	f7ff fdf7 	bl	80125e8 <findCommand>
 80129fa:	4603      	mov	r3, r0
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d10c      	bne.n	8012a1a <handle_motor_torque_command+0x46>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 8012a00:	687b      	ldr	r3, [r7, #4]
 8012a02:	3303      	adds	r3, #3
 8012a04:	4963      	ldr	r1, [pc, #396]	@ (8012b94 <handle_motor_torque_command+0x1c0>)
 8012a06:	4618      	mov	r0, r3
 8012a08:	f7ff fdee 	bl	80125e8 <findCommand>
 8012a0c:	4603      	mov	r3, r0
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d001      	beq.n	8012a16 <handle_motor_torque_command+0x42>
 8012a12:	4b60      	ldr	r3, [pc, #384]	@ (8012b94 <handle_motor_torque_command+0x1c0>)
 8012a14:	e002      	b.n	8012a1c <handle_motor_torque_command+0x48>
 8012a16:	2300      	movs	r3, #0
 8012a18:	e000      	b.n	8012a1c <handle_motor_torque_command+0x48>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 8012a1a:	4b5d      	ldr	r3, [pc, #372]	@ (8012b90 <handle_motor_torque_command+0x1bc>)
 8012a1c:	61fb      	str	r3, [r7, #28]

        if (motor_id_ptr) {
 8012a1e:	69fb      	ldr	r3, [r7, #28]
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	f000 80ae 	beq.w	8012b82 <handle_motor_torque_command+0x1ae>
            motor_idx = *motor_id_ptr - '1';
 8012a26:	69fb      	ldr	r3, [r7, #28]
 8012a28:	781b      	ldrb	r3, [r3, #0]
 8012a2a:	3b31      	subs	r3, #49	@ 0x31
 8012a2c:	61bb      	str	r3, [r7, #24]

            if (motor_idx >= 0 && motor_idx < 2) {
 8012a2e:	69bb      	ldr	r3, [r7, #24]
 8012a30:	2b00      	cmp	r3, #0
 8012a32:	f2c0 80a6 	blt.w	8012b82 <handle_motor_torque_command+0x1ae>
 8012a36:	69bb      	ldr	r3, [r7, #24]
 8012a38:	2b01      	cmp	r3, #1
 8012a3a:	f300 80a2 	bgt.w	8012b82 <handle_motor_torque_command+0x1ae>
                // 设置力矩模式
                motor_cmd.cmd_type = MOTOR_CMD_SET_MODE;
 8012a3e:	2300      	movs	r3, #0
 8012a40:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012a42:	69bb      	ldr	r3, [r7, #24]
 8012a44:	b2db      	uxtb	r3, r3
 8012a46:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.mode = MOTOR_MODE_TORQUE;
 8012a48:	2303      	movs	r3, #3
 8012a4a:	743b      	strb	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012a4c:	f107 030c 	add.w	r3, r7, #12
 8012a50:	4618      	mov	r0, r3
 8012a52:	f7ff f957 	bl	8011d04 <motor_send_command>

                // 启动电机
                motor_cmd.cmd_type = MOTOR_CMD_START;
 8012a56:	2301      	movs	r3, #1
 8012a58:	733b      	strb	r3, [r7, #12]
                motor_send_command(&motor_cmd);
 8012a5a:	f107 030c 	add.w	r3, r7, #12
 8012a5e:	4618      	mov	r0, r3
 8012a60:	f7ff f950 	bl	8011d04 <motor_send_command>

                printf("Motor %d torque mode command sent\r\n", motor_idx + 1);
 8012a64:	69bb      	ldr	r3, [r7, #24]
 8012a66:	3301      	adds	r3, #1
 8012a68:	4619      	mov	r1, r3
 8012a6a:	484b      	ldr	r0, [pc, #300]	@ (8012b98 <handle_motor_torque_command+0x1c4>)
 8012a6c:	f006 fe3e 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MTS");
 8012a70:	494a      	ldr	r1, [pc, #296]	@ (8012b9c <handle_motor_torque_command+0x1c8>)
 8012a72:	484b      	ldr	r0, [pc, #300]	@ (8012ba0 <handle_motor_torque_command+0x1cc>)
 8012a74:	f7ff fd5a 	bl	801252c <UART6_SendData>
                printf("Motor %d torque set command sent: %d\r\n", motor_idx + 1, value);
                UART6_SendData("TX", "MT");
            }
        }
    }
}
 8012a78:	e083      	b.n	8012b82 <handle_motor_torque_command+0x1ae>
    else if (findCommand(cmd_ptr + 2, "P") != NULL) {
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	3302      	adds	r3, #2
 8012a7e:	4949      	ldr	r1, [pc, #292]	@ (8012ba4 <handle_motor_torque_command+0x1d0>)
 8012a80:	4618      	mov	r0, r3
 8012a82:	f7ff fdb1 	bl	80125e8 <findCommand>
 8012a86:	4603      	mov	r3, r0
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d039      	beq.n	8012b00 <handle_motor_torque_command+0x12c>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	3303      	adds	r3, #3
 8012a90:	493f      	ldr	r1, [pc, #252]	@ (8012b90 <handle_motor_torque_command+0x1bc>)
 8012a92:	4618      	mov	r0, r3
 8012a94:	f7ff fda8 	bl	80125e8 <findCommand>
 8012a98:	4603      	mov	r3, r0
 8012a9a:	2b00      	cmp	r3, #0
 8012a9c:	d10c      	bne.n	8012ab8 <handle_motor_torque_command+0xe4>
        		findCommand(cmd_ptr + 3, "2") ? "2" : NULL;
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	3303      	adds	r3, #3
 8012aa2:	493c      	ldr	r1, [pc, #240]	@ (8012b94 <handle_motor_torque_command+0x1c0>)
 8012aa4:	4618      	mov	r0, r3
 8012aa6:	f7ff fd9f 	bl	80125e8 <findCommand>
 8012aaa:	4603      	mov	r3, r0
 8012aac:	2b00      	cmp	r3, #0
 8012aae:	d001      	beq.n	8012ab4 <handle_motor_torque_command+0xe0>
 8012ab0:	4b38      	ldr	r3, [pc, #224]	@ (8012b94 <handle_motor_torque_command+0x1c0>)
 8012ab2:	e002      	b.n	8012aba <handle_motor_torque_command+0xe6>
 8012ab4:	2300      	movs	r3, #0
 8012ab6:	e000      	b.n	8012aba <handle_motor_torque_command+0xe6>
        char* motor_id_ptr = findCommand(cmd_ptr + 3, "1") ? "1" :
 8012ab8:	4b35      	ldr	r3, [pc, #212]	@ (8012b90 <handle_motor_torque_command+0x1bc>)
 8012aba:	623b      	str	r3, [r7, #32]
        if (motor_id_ptr) {
 8012abc:	6a3b      	ldr	r3, [r7, #32]
 8012abe:	2b00      	cmp	r3, #0
 8012ac0:	d05f      	beq.n	8012b82 <handle_motor_torque_command+0x1ae>
            motor_idx = *motor_id_ptr - '1';
 8012ac2:	6a3b      	ldr	r3, [r7, #32]
 8012ac4:	781b      	ldrb	r3, [r3, #0]
 8012ac6:	3b31      	subs	r3, #49	@ 0x31
 8012ac8:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 8012aca:	69bb      	ldr	r3, [r7, #24]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	db58      	blt.n	8012b82 <handle_motor_torque_command+0x1ae>
 8012ad0:	69bb      	ldr	r3, [r7, #24]
 8012ad2:	2b01      	cmp	r3, #1
 8012ad4:	dc55      	bgt.n	8012b82 <handle_motor_torque_command+0x1ae>
                motor_cmd.cmd_type = MOTOR_CMD_STOP;
 8012ad6:	2302      	movs	r3, #2
 8012ad8:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012ada:	69bb      	ldr	r3, [r7, #24]
 8012adc:	b2db      	uxtb	r3, r3
 8012ade:	737b      	strb	r3, [r7, #13]
                motor_send_command(&motor_cmd);
 8012ae0:	f107 030c 	add.w	r3, r7, #12
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	f7ff f90d 	bl	8011d04 <motor_send_command>
                printf("Motor %d stop command sent\r\n", motor_idx + 1);
 8012aea:	69bb      	ldr	r3, [r7, #24]
 8012aec:	3301      	adds	r3, #1
 8012aee:	4619      	mov	r1, r3
 8012af0:	482d      	ldr	r0, [pc, #180]	@ (8012ba8 <handle_motor_torque_command+0x1d4>)
 8012af2:	f006 fdfb 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MTP");
 8012af6:	492d      	ldr	r1, [pc, #180]	@ (8012bac <handle_motor_torque_command+0x1d8>)
 8012af8:	4829      	ldr	r0, [pc, #164]	@ (8012ba0 <handle_motor_torque_command+0x1cc>)
 8012afa:	f7ff fd17 	bl	801252c <UART6_SendData>
}
 8012afe:	e040      	b.n	8012b82 <handle_motor_torque_command+0x1ae>
        char* num_ptr = cmd_ptr + 2;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	3302      	adds	r3, #2
 8012b04:	627b      	str	r3, [r7, #36]	@ 0x24
        while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 8012b06:	e002      	b.n	8012b0e <handle_motor_torque_command+0x13a>
 8012b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b0a:	3301      	adds	r3, #1
 8012b0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8012b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b10:	781b      	ldrb	r3, [r3, #0]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	d009      	beq.n	8012b2a <handle_motor_torque_command+0x156>
 8012b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b18:	781b      	ldrb	r3, [r3, #0]
 8012b1a:	3301      	adds	r3, #1
 8012b1c:	4a24      	ldr	r2, [pc, #144]	@ (8012bb0 <handle_motor_torque_command+0x1dc>)
 8012b1e:	4413      	add	r3, r2
 8012b20:	781b      	ldrb	r3, [r3, #0]
 8012b22:	f003 0304 	and.w	r3, r3, #4
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d0ee      	beq.n	8012b08 <handle_motor_torque_command+0x134>
        if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 8012b2a:	f107 0314 	add.w	r3, r7, #20
 8012b2e:	f107 0218 	add.w	r2, r7, #24
 8012b32:	4920      	ldr	r1, [pc, #128]	@ (8012bb4 <handle_motor_torque_command+0x1e0>)
 8012b34:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012b36:	f006 fe9d 	bl	8019874 <siscanf>
 8012b3a:	4603      	mov	r3, r0
 8012b3c:	2b02      	cmp	r3, #2
 8012b3e:	d120      	bne.n	8012b82 <handle_motor_torque_command+0x1ae>
            motor_idx--; // 转换为0基索引
 8012b40:	69bb      	ldr	r3, [r7, #24]
 8012b42:	3b01      	subs	r3, #1
 8012b44:	61bb      	str	r3, [r7, #24]
            if (motor_idx >= 0 && motor_idx < 2) {
 8012b46:	69bb      	ldr	r3, [r7, #24]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	db1a      	blt.n	8012b82 <handle_motor_torque_command+0x1ae>
 8012b4c:	69bb      	ldr	r3, [r7, #24]
 8012b4e:	2b01      	cmp	r3, #1
 8012b50:	dc17      	bgt.n	8012b82 <handle_motor_torque_command+0x1ae>
                motor_cmd.cmd_type = MOTOR_CMD_SET_TORQUE;
 8012b52:	2305      	movs	r3, #5
 8012b54:	733b      	strb	r3, [r7, #12]
                motor_cmd.motor_idx = motor_idx;
 8012b56:	69bb      	ldr	r3, [r7, #24]
 8012b58:	b2db      	uxtb	r3, r3
 8012b5a:	737b      	strb	r3, [r7, #13]
                motor_cmd.params.torque = value;
 8012b5c:	697b      	ldr	r3, [r7, #20]
 8012b5e:	b21b      	sxth	r3, r3
 8012b60:	823b      	strh	r3, [r7, #16]
                motor_send_command(&motor_cmd);
 8012b62:	f107 030c 	add.w	r3, r7, #12
 8012b66:	4618      	mov	r0, r3
 8012b68:	f7ff f8cc 	bl	8011d04 <motor_send_command>
                printf("Motor %d torque set command sent: %d\r\n", motor_idx + 1, value);
 8012b6c:	69bb      	ldr	r3, [r7, #24]
 8012b6e:	3301      	adds	r3, #1
 8012b70:	697a      	ldr	r2, [r7, #20]
 8012b72:	4619      	mov	r1, r3
 8012b74:	4810      	ldr	r0, [pc, #64]	@ (8012bb8 <handle_motor_torque_command+0x1e4>)
 8012b76:	f006 fdb9 	bl	80196ec <iprintf>
                UART6_SendData("TX", "MT");
 8012b7a:	4910      	ldr	r1, [pc, #64]	@ (8012bbc <handle_motor_torque_command+0x1e8>)
 8012b7c:	4808      	ldr	r0, [pc, #32]	@ (8012ba0 <handle_motor_torque_command+0x1cc>)
 8012b7e:	f7ff fcd5 	bl	801252c <UART6_SendData>
}
 8012b82:	bf00      	nop
 8012b84:	3728      	adds	r7, #40	@ 0x28
 8012b86:	46bd      	mov	sp, r7
 8012b88:	bd80      	pop	{r7, pc}
 8012b8a:	bf00      	nop
 8012b8c:	0801c7d8 	.word	0x0801c7d8
 8012b90:	0801c7dc 	.word	0x0801c7dc
 8012b94:	0801c7e0 	.word	0x0801c7e0
 8012b98:	0801c8c8 	.word	0x0801c8c8
 8012b9c:	0801c8ec 	.word	0x0801c8ec
 8012ba0:	0801c788 	.word	0x0801c788
 8012ba4:	0801c80c 	.word	0x0801c80c
 8012ba8:	0801c810 	.word	0x0801c810
 8012bac:	0801c8f0 	.word	0x0801c8f0
 8012bb0:	0801d0f7 	.word	0x0801d0f7
 8012bb4:	0801c834 	.word	0x0801c834
 8012bb8:	0801c8f4 	.word	0x0801c8f4
 8012bbc:	0801c91c 	.word	0x0801c91c

08012bc0 <handle_motor_acceleration_command>:

// 处理电机加速度命令 (MA)
static void handle_motor_acceleration_command(const char* cmd_ptr) {
 8012bc0:	b580      	push	{r7, lr}
 8012bc2:	b088      	sub	sp, #32
 8012bc4:	af00      	add	r7, sp, #0
 8012bc6:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 查找MA命令后的数字
    char* num_ptr = cmd_ptr + 2;
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	3302      	adds	r3, #2
 8012bcc:	61fb      	str	r3, [r7, #28]
    while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 8012bce:	e002      	b.n	8012bd6 <handle_motor_acceleration_command+0x16>
 8012bd0:	69fb      	ldr	r3, [r7, #28]
 8012bd2:	3301      	adds	r3, #1
 8012bd4:	61fb      	str	r3, [r7, #28]
 8012bd6:	69fb      	ldr	r3, [r7, #28]
 8012bd8:	781b      	ldrb	r3, [r3, #0]
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d009      	beq.n	8012bf2 <handle_motor_acceleration_command+0x32>
 8012bde:	69fb      	ldr	r3, [r7, #28]
 8012be0:	781b      	ldrb	r3, [r3, #0]
 8012be2:	3301      	adds	r3, #1
 8012be4:	4a1a      	ldr	r2, [pc, #104]	@ (8012c50 <handle_motor_acceleration_command+0x90>)
 8012be6:	4413      	add	r3, r2
 8012be8:	781b      	ldrb	r3, [r3, #0]
 8012bea:	f003 0304 	and.w	r3, r3, #4
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d0ee      	beq.n	8012bd0 <handle_motor_acceleration_command+0x10>

    if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 8012bf2:	f107 0314 	add.w	r3, r7, #20
 8012bf6:	f107 0218 	add.w	r2, r7, #24
 8012bfa:	4916      	ldr	r1, [pc, #88]	@ (8012c54 <handle_motor_acceleration_command+0x94>)
 8012bfc:	69f8      	ldr	r0, [r7, #28]
 8012bfe:	f006 fe39 	bl	8019874 <siscanf>
 8012c02:	4603      	mov	r3, r0
 8012c04:	2b02      	cmp	r3, #2
 8012c06:	d11f      	bne.n	8012c48 <handle_motor_acceleration_command+0x88>
        motor_idx--; // 转换为0基索引
 8012c08:	69bb      	ldr	r3, [r7, #24]
 8012c0a:	3b01      	subs	r3, #1
 8012c0c:	61bb      	str	r3, [r7, #24]

        if (motor_idx >= 0 && motor_idx < 2) {
 8012c0e:	69bb      	ldr	r3, [r7, #24]
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	db19      	blt.n	8012c48 <handle_motor_acceleration_command+0x88>
 8012c14:	69bb      	ldr	r3, [r7, #24]
 8012c16:	2b01      	cmp	r3, #1
 8012c18:	dc16      	bgt.n	8012c48 <handle_motor_acceleration_command+0x88>
            // 设置加速度
            motor_cmd.cmd_type = MOTOR_CMD_SET_ACCELERATION;
 8012c1a:	2306      	movs	r3, #6
 8012c1c:	733b      	strb	r3, [r7, #12]
            motor_cmd.motor_idx = motor_idx;
 8012c1e:	69bb      	ldr	r3, [r7, #24]
 8012c20:	b2db      	uxtb	r3, r3
 8012c22:	737b      	strb	r3, [r7, #13]
            motor_cmd.params.acceleration = value;
 8012c24:	697b      	ldr	r3, [r7, #20]
 8012c26:	613b      	str	r3, [r7, #16]
            motor_send_command(&motor_cmd);
 8012c28:	f107 030c 	add.w	r3, r7, #12
 8012c2c:	4618      	mov	r0, r3
 8012c2e:	f7ff f869 	bl	8011d04 <motor_send_command>

            printf("Motor %d acceleration set command sent: %d\r\n", motor_idx + 1, value);
 8012c32:	69bb      	ldr	r3, [r7, #24]
 8012c34:	3301      	adds	r3, #1
 8012c36:	697a      	ldr	r2, [r7, #20]
 8012c38:	4619      	mov	r1, r3
 8012c3a:	4807      	ldr	r0, [pc, #28]	@ (8012c58 <handle_motor_acceleration_command+0x98>)
 8012c3c:	f006 fd56 	bl	80196ec <iprintf>
            UART6_SendData("TX", "MA");
 8012c40:	4906      	ldr	r1, [pc, #24]	@ (8012c5c <handle_motor_acceleration_command+0x9c>)
 8012c42:	4807      	ldr	r0, [pc, #28]	@ (8012c60 <handle_motor_acceleration_command+0xa0>)
 8012c44:	f7ff fc72 	bl	801252c <UART6_SendData>
        }
    }
}
 8012c48:	bf00      	nop
 8012c4a:	3720      	adds	r7, #32
 8012c4c:	46bd      	mov	sp, r7
 8012c4e:	bd80      	pop	{r7, pc}
 8012c50:	0801d0f7 	.word	0x0801d0f7
 8012c54:	0801c834 	.word	0x0801c834
 8012c58:	0801c920 	.word	0x0801c920
 8012c5c:	0801c950 	.word	0x0801c950
 8012c60:	0801c788 	.word	0x0801c788

08012c64 <handle_motor_deceleration_command>:

// 处理电机减速度命令 (MD)
static void handle_motor_deceleration_command(const char* cmd_ptr) {
 8012c64:	b580      	push	{r7, lr}
 8012c66:	b088      	sub	sp, #32
 8012c68:	af00      	add	r7, sp, #0
 8012c6a:	6078      	str	r0, [r7, #4]
    int motor_idx, value;
    MotorCommand_t motor_cmd;

    // 查找MD命令后的数字
    char* num_ptr = cmd_ptr + 2;
 8012c6c:	687b      	ldr	r3, [r7, #4]
 8012c6e:	3302      	adds	r3, #2
 8012c70:	61fb      	str	r3, [r7, #28]
    while (*num_ptr && !isdigit(*num_ptr)) num_ptr++;
 8012c72:	e002      	b.n	8012c7a <handle_motor_deceleration_command+0x16>
 8012c74:	69fb      	ldr	r3, [r7, #28]
 8012c76:	3301      	adds	r3, #1
 8012c78:	61fb      	str	r3, [r7, #28]
 8012c7a:	69fb      	ldr	r3, [r7, #28]
 8012c7c:	781b      	ldrb	r3, [r3, #0]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d009      	beq.n	8012c96 <handle_motor_deceleration_command+0x32>
 8012c82:	69fb      	ldr	r3, [r7, #28]
 8012c84:	781b      	ldrb	r3, [r3, #0]
 8012c86:	3301      	adds	r3, #1
 8012c88:	4a1a      	ldr	r2, [pc, #104]	@ (8012cf4 <handle_motor_deceleration_command+0x90>)
 8012c8a:	4413      	add	r3, r2
 8012c8c:	781b      	ldrb	r3, [r3, #0]
 8012c8e:	f003 0304 	and.w	r3, r3, #4
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d0ee      	beq.n	8012c74 <handle_motor_deceleration_command+0x10>

    if (sscanf(num_ptr, "%d,%d", &motor_idx, &value) == 2) {
 8012c96:	f107 0314 	add.w	r3, r7, #20
 8012c9a:	f107 0218 	add.w	r2, r7, #24
 8012c9e:	4916      	ldr	r1, [pc, #88]	@ (8012cf8 <handle_motor_deceleration_command+0x94>)
 8012ca0:	69f8      	ldr	r0, [r7, #28]
 8012ca2:	f006 fde7 	bl	8019874 <siscanf>
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	2b02      	cmp	r3, #2
 8012caa:	d11f      	bne.n	8012cec <handle_motor_deceleration_command+0x88>
        motor_idx--; // 转换为0基索引
 8012cac:	69bb      	ldr	r3, [r7, #24]
 8012cae:	3b01      	subs	r3, #1
 8012cb0:	61bb      	str	r3, [r7, #24]

        if (motor_idx >= 0 && motor_idx < 2) {
 8012cb2:	69bb      	ldr	r3, [r7, #24]
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	db19      	blt.n	8012cec <handle_motor_deceleration_command+0x88>
 8012cb8:	69bb      	ldr	r3, [r7, #24]
 8012cba:	2b01      	cmp	r3, #1
 8012cbc:	dc16      	bgt.n	8012cec <handle_motor_deceleration_command+0x88>
            // 设置减速度
            motor_cmd.cmd_type = MOTOR_CMD_SET_DECELERATION;
 8012cbe:	2307      	movs	r3, #7
 8012cc0:	733b      	strb	r3, [r7, #12]
            motor_cmd.motor_idx = motor_idx;
 8012cc2:	69bb      	ldr	r3, [r7, #24]
 8012cc4:	b2db      	uxtb	r3, r3
 8012cc6:	737b      	strb	r3, [r7, #13]
            motor_cmd.params.deceleration = value;
 8012cc8:	697b      	ldr	r3, [r7, #20]
 8012cca:	613b      	str	r3, [r7, #16]
            motor_send_command(&motor_cmd);
 8012ccc:	f107 030c 	add.w	r3, r7, #12
 8012cd0:	4618      	mov	r0, r3
 8012cd2:	f7ff f817 	bl	8011d04 <motor_send_command>

            printf("Motor %d deceleration set command sent: %d\r\n", motor_idx + 1, value);
 8012cd6:	69bb      	ldr	r3, [r7, #24]
 8012cd8:	3301      	adds	r3, #1
 8012cda:	697a      	ldr	r2, [r7, #20]
 8012cdc:	4619      	mov	r1, r3
 8012cde:	4807      	ldr	r0, [pc, #28]	@ (8012cfc <handle_motor_deceleration_command+0x98>)
 8012ce0:	f006 fd04 	bl	80196ec <iprintf>
            UART6_SendData("TX", "MD");
 8012ce4:	4906      	ldr	r1, [pc, #24]	@ (8012d00 <handle_motor_deceleration_command+0x9c>)
 8012ce6:	4807      	ldr	r0, [pc, #28]	@ (8012d04 <handle_motor_deceleration_command+0xa0>)
 8012ce8:	f7ff fc20 	bl	801252c <UART6_SendData>
        }
    }
}
 8012cec:	bf00      	nop
 8012cee:	3720      	adds	r7, #32
 8012cf0:	46bd      	mov	sp, r7
 8012cf2:	bd80      	pop	{r7, pc}
 8012cf4:	0801d0f7 	.word	0x0801d0f7
 8012cf8:	0801c834 	.word	0x0801c834
 8012cfc:	0801c954 	.word	0x0801c954
 8012d00:	0801c984 	.word	0x0801c984
 8012d04:	0801c788 	.word	0x0801c788

08012d08 <handle_motor_zero_command>:

// 处理电机零位命令 (MZ)
static void handle_motor_zero_command(const char* cmd_ptr) {
 8012d08:	b580      	push	{r7, lr}
 8012d0a:	b086      	sub	sp, #24
 8012d0c:	af00      	add	r7, sp, #0
 8012d0e:	6078      	str	r0, [r7, #4]
    int motor_idx;
    MotorCommand_t motor_cmd;

    char* motor_id_ptr = findCommand(cmd_ptr + 2, "1") ? "1" :
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	3302      	adds	r3, #2
 8012d14:	491d      	ldr	r1, [pc, #116]	@ (8012d8c <handle_motor_zero_command+0x84>)
 8012d16:	4618      	mov	r0, r3
 8012d18:	f7ff fc66 	bl	80125e8 <findCommand>
 8012d1c:	4603      	mov	r3, r0
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d10c      	bne.n	8012d3c <handle_motor_zero_command+0x34>
    		findCommand(cmd_ptr + 2, "2") ? "2" : NULL;
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	3302      	adds	r3, #2
 8012d26:	491a      	ldr	r1, [pc, #104]	@ (8012d90 <handle_motor_zero_command+0x88>)
 8012d28:	4618      	mov	r0, r3
 8012d2a:	f7ff fc5d 	bl	80125e8 <findCommand>
 8012d2e:	4603      	mov	r3, r0
 8012d30:	2b00      	cmp	r3, #0
 8012d32:	d001      	beq.n	8012d38 <handle_motor_zero_command+0x30>
 8012d34:	4b16      	ldr	r3, [pc, #88]	@ (8012d90 <handle_motor_zero_command+0x88>)
 8012d36:	e002      	b.n	8012d3e <handle_motor_zero_command+0x36>
 8012d38:	2300      	movs	r3, #0
 8012d3a:	e000      	b.n	8012d3e <handle_motor_zero_command+0x36>
    char* motor_id_ptr = findCommand(cmd_ptr + 2, "1") ? "1" :
 8012d3c:	4b13      	ldr	r3, [pc, #76]	@ (8012d8c <handle_motor_zero_command+0x84>)
 8012d3e:	617b      	str	r3, [r7, #20]

    if (motor_id_ptr) {
 8012d40:	697b      	ldr	r3, [r7, #20]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d01d      	beq.n	8012d82 <handle_motor_zero_command+0x7a>
        motor_idx = *motor_id_ptr - '1';
 8012d46:	697b      	ldr	r3, [r7, #20]
 8012d48:	781b      	ldrb	r3, [r3, #0]
 8012d4a:	3b31      	subs	r3, #49	@ 0x31
 8012d4c:	613b      	str	r3, [r7, #16]

        if (motor_idx >= 0 && motor_idx < 2) {
 8012d4e:	693b      	ldr	r3, [r7, #16]
 8012d50:	2b00      	cmp	r3, #0
 8012d52:	db16      	blt.n	8012d82 <handle_motor_zero_command+0x7a>
 8012d54:	693b      	ldr	r3, [r7, #16]
 8012d56:	2b01      	cmp	r3, #1
 8012d58:	dc13      	bgt.n	8012d82 <handle_motor_zero_command+0x7a>
            // 设置零位
            motor_cmd.cmd_type = MOTOR_CMD_SET_ZERO;
 8012d5a:	2308      	movs	r3, #8
 8012d5c:	723b      	strb	r3, [r7, #8]
            motor_cmd.motor_idx = motor_idx;
 8012d5e:	693b      	ldr	r3, [r7, #16]
 8012d60:	b2db      	uxtb	r3, r3
 8012d62:	727b      	strb	r3, [r7, #9]
            motor_send_command(&motor_cmd);
 8012d64:	f107 0308 	add.w	r3, r7, #8
 8012d68:	4618      	mov	r0, r3
 8012d6a:	f7fe ffcb 	bl	8011d04 <motor_send_command>

            printf("Motor %d zero position command sent\r\n", motor_idx + 1);
 8012d6e:	693b      	ldr	r3, [r7, #16]
 8012d70:	3301      	adds	r3, #1
 8012d72:	4619      	mov	r1, r3
 8012d74:	4807      	ldr	r0, [pc, #28]	@ (8012d94 <handle_motor_zero_command+0x8c>)
 8012d76:	f006 fcb9 	bl	80196ec <iprintf>
            UART6_SendData("TX", "MZ");
 8012d7a:	4907      	ldr	r1, [pc, #28]	@ (8012d98 <handle_motor_zero_command+0x90>)
 8012d7c:	4807      	ldr	r0, [pc, #28]	@ (8012d9c <handle_motor_zero_command+0x94>)
 8012d7e:	f7ff fbd5 	bl	801252c <UART6_SendData>
        }
    }
}
 8012d82:	bf00      	nop
 8012d84:	3718      	adds	r7, #24
 8012d86:	46bd      	mov	sp, r7
 8012d88:	bd80      	pop	{r7, pc}
 8012d8a:	bf00      	nop
 8012d8c:	0801c7dc 	.word	0x0801c7dc
 8012d90:	0801c7e0 	.word	0x0801c7e0
 8012d94:	0801c988 	.word	0x0801c988
 8012d98:	0801c9b0 	.word	0x0801c9b0
 8012d9c:	0801c788 	.word	0x0801c788

08012da0 <handle_data_transmission_command>:

// 处理数据回传控制命令 (D)
static void handle_data_transmission_command(const char* cmd_ptr) {
 8012da0:	b580      	push	{r7, lr}
 8012da2:	b086      	sub	sp, #24
 8012da4:	af00      	add	r7, sp, #0
 8012da6:	6078      	str	r0, [r7, #4]
    char sub_cmd = cmd_ptr[1];
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	3301      	adds	r3, #1
 8012dac:	781b      	ldrb	r3, [r3, #0]
 8012dae:	74fb      	strb	r3, [r7, #19]
    int enable;

    // 寻找启用/禁用状态
    char* status_ptr = cmd_ptr + 2;
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	3302      	adds	r3, #2
 8012db4:	617b      	str	r3, [r7, #20]
    while (*status_ptr && !isdigit(*status_ptr)) status_ptr++;
 8012db6:	e002      	b.n	8012dbe <handle_data_transmission_command+0x1e>
 8012db8:	697b      	ldr	r3, [r7, #20]
 8012dba:	3301      	adds	r3, #1
 8012dbc:	617b      	str	r3, [r7, #20]
 8012dbe:	697b      	ldr	r3, [r7, #20]
 8012dc0:	781b      	ldrb	r3, [r3, #0]
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d009      	beq.n	8012dda <handle_data_transmission_command+0x3a>
 8012dc6:	697b      	ldr	r3, [r7, #20]
 8012dc8:	781b      	ldrb	r3, [r3, #0]
 8012dca:	3301      	adds	r3, #1
 8012dcc:	4a30      	ldr	r2, [pc, #192]	@ (8012e90 <handle_data_transmission_command+0xf0>)
 8012dce:	4413      	add	r3, r2
 8012dd0:	781b      	ldrb	r3, [r3, #0]
 8012dd2:	f003 0304 	and.w	r3, r3, #4
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	d0ee      	beq.n	8012db8 <handle_data_transmission_command+0x18>

    if (*status_ptr) {
 8012dda:	697b      	ldr	r3, [r7, #20]
 8012ddc:	781b      	ldrb	r3, [r3, #0]
 8012dde:	2b00      	cmp	r3, #0
 8012de0:	d051      	beq.n	8012e86 <handle_data_transmission_command+0xe6>
        enable = *status_ptr - '0';
 8012de2:	697b      	ldr	r3, [r7, #20]
 8012de4:	781b      	ldrb	r3, [r3, #0]
 8012de6:	3b30      	subs	r3, #48	@ 0x30
 8012de8:	60fb      	str	r3, [r7, #12]

        switch(sub_cmd) {
 8012dea:	7cfb      	ldrb	r3, [r7, #19]
 8012dec:	2b4d      	cmp	r3, #77	@ 0x4d
 8012dee:	d033      	beq.n	8012e58 <handle_data_transmission_command+0xb8>
 8012df0:	2b4d      	cmp	r3, #77	@ 0x4d
 8012df2:	dc48      	bgt.n	8012e86 <handle_data_transmission_command+0xe6>
 8012df4:	2b45      	cmp	r3, #69	@ 0x45
 8012df6:	d018      	beq.n	8012e2a <handle_data_transmission_command+0x8a>
 8012df8:	2b49      	cmp	r3, #73	@ 0x49
 8012dfa:	d144      	bne.n	8012e86 <handle_data_transmission_command+0xe6>
            case 'I':  // IMU数据回传
                g_system_state.usb_settings.imu_data_enabled = enable;
 8012dfc:	68fb      	ldr	r3, [r7, #12]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	bf14      	ite	ne
 8012e02:	2301      	movne	r3, #1
 8012e04:	2300      	moveq	r3, #0
 8012e06:	b2da      	uxtb	r2, r3
 8012e08:	4b22      	ldr	r3, [pc, #136]	@ (8012e94 <handle_data_transmission_command+0xf4>)
 8012e0a:	701a      	strb	r2, [r3, #0]
                printf("IMU data transmission %s\r\n", enable ? "enabled" : "disabled");
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	d001      	beq.n	8012e16 <handle_data_transmission_command+0x76>
 8012e12:	4b21      	ldr	r3, [pc, #132]	@ (8012e98 <handle_data_transmission_command+0xf8>)
 8012e14:	e000      	b.n	8012e18 <handle_data_transmission_command+0x78>
 8012e16:	4b21      	ldr	r3, [pc, #132]	@ (8012e9c <handle_data_transmission_command+0xfc>)
 8012e18:	4619      	mov	r1, r3
 8012e1a:	4821      	ldr	r0, [pc, #132]	@ (8012ea0 <handle_data_transmission_command+0x100>)
 8012e1c:	f006 fc66 	bl	80196ec <iprintf>
                UART6_SendData("TX", "DI");
 8012e20:	4920      	ldr	r1, [pc, #128]	@ (8012ea4 <handle_data_transmission_command+0x104>)
 8012e22:	4821      	ldr	r0, [pc, #132]	@ (8012ea8 <handle_data_transmission_command+0x108>)
 8012e24:	f7ff fb82 	bl	801252c <UART6_SendData>
                break;
 8012e28:	e02d      	b.n	8012e86 <handle_data_transmission_command+0xe6>

            case 'E':  // 编码器数据回传
                g_system_state.usb_settings.encoder_data_enabled = enable;
 8012e2a:	68fb      	ldr	r3, [r7, #12]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	bf14      	ite	ne
 8012e30:	2301      	movne	r3, #1
 8012e32:	2300      	moveq	r3, #0
 8012e34:	b2da      	uxtb	r2, r3
 8012e36:	4b17      	ldr	r3, [pc, #92]	@ (8012e94 <handle_data_transmission_command+0xf4>)
 8012e38:	705a      	strb	r2, [r3, #1]
                printf("Encoder data transmission %s\r\n", enable ? "enabled" : "disabled");
 8012e3a:	68fb      	ldr	r3, [r7, #12]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d001      	beq.n	8012e44 <handle_data_transmission_command+0xa4>
 8012e40:	4b15      	ldr	r3, [pc, #84]	@ (8012e98 <handle_data_transmission_command+0xf8>)
 8012e42:	e000      	b.n	8012e46 <handle_data_transmission_command+0xa6>
 8012e44:	4b15      	ldr	r3, [pc, #84]	@ (8012e9c <handle_data_transmission_command+0xfc>)
 8012e46:	4619      	mov	r1, r3
 8012e48:	4818      	ldr	r0, [pc, #96]	@ (8012eac <handle_data_transmission_command+0x10c>)
 8012e4a:	f006 fc4f 	bl	80196ec <iprintf>
                UART6_SendData("TX", "DE");
 8012e4e:	4918      	ldr	r1, [pc, #96]	@ (8012eb0 <handle_data_transmission_command+0x110>)
 8012e50:	4815      	ldr	r0, [pc, #84]	@ (8012ea8 <handle_data_transmission_command+0x108>)
 8012e52:	f7ff fb6b 	bl	801252c <UART6_SendData>
                break;
 8012e56:	e016      	b.n	8012e86 <handle_data_transmission_command+0xe6>

            case 'M':  // 电机数据回传
                g_system_state.usb_settings.motor_data_enabled = enable;
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	2b00      	cmp	r3, #0
 8012e5c:	bf14      	ite	ne
 8012e5e:	2301      	movne	r3, #1
 8012e60:	2300      	moveq	r3, #0
 8012e62:	b2da      	uxtb	r2, r3
 8012e64:	4b0b      	ldr	r3, [pc, #44]	@ (8012e94 <handle_data_transmission_command+0xf4>)
 8012e66:	709a      	strb	r2, [r3, #2]
                printf("Motor data transmission %s\r\n", enable ? "enabled" : "disabled");
 8012e68:	68fb      	ldr	r3, [r7, #12]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d001      	beq.n	8012e72 <handle_data_transmission_command+0xd2>
 8012e6e:	4b0a      	ldr	r3, [pc, #40]	@ (8012e98 <handle_data_transmission_command+0xf8>)
 8012e70:	e000      	b.n	8012e74 <handle_data_transmission_command+0xd4>
 8012e72:	4b0a      	ldr	r3, [pc, #40]	@ (8012e9c <handle_data_transmission_command+0xfc>)
 8012e74:	4619      	mov	r1, r3
 8012e76:	480f      	ldr	r0, [pc, #60]	@ (8012eb4 <handle_data_transmission_command+0x114>)
 8012e78:	f006 fc38 	bl	80196ec <iprintf>
                UART6_SendData("TX", "DM");
 8012e7c:	490e      	ldr	r1, [pc, #56]	@ (8012eb8 <handle_data_transmission_command+0x118>)
 8012e7e:	480a      	ldr	r0, [pc, #40]	@ (8012ea8 <handle_data_transmission_command+0x108>)
 8012e80:	f7ff fb54 	bl	801252c <UART6_SendData>
                break;
 8012e84:	bf00      	nop
        }
    }
}
 8012e86:	bf00      	nop
 8012e88:	3718      	adds	r7, #24
 8012e8a:	46bd      	mov	sp, r7
 8012e8c:	bd80      	pop	{r7, pc}
 8012e8e:	bf00      	nop
 8012e90:	0801d0f7 	.word	0x0801d0f7
 8012e94:	24001dac 	.word	0x24001dac
 8012e98:	0801c9b4 	.word	0x0801c9b4
 8012e9c:	0801c9bc 	.word	0x0801c9bc
 8012ea0:	0801c9c8 	.word	0x0801c9c8
 8012ea4:	0801c9e4 	.word	0x0801c9e4
 8012ea8:	0801c788 	.word	0x0801c788
 8012eac:	0801c9e8 	.word	0x0801c9e8
 8012eb0:	0801ca08 	.word	0x0801ca08
 8012eb4:	0801ca0c 	.word	0x0801ca0c
 8012eb8:	0801ca2c 	.word	0x0801ca2c

08012ebc <handle_ble_status_command>:
//            break;
//    }
//}

// 处理蓝牙状态命令
static void handle_ble_status_command(const char* command) {
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b082      	sub	sp, #8
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	6078      	str	r0, [r7, #4]
    if (findCommand(command, "BLCONNECT") != NULL) {
 8012ec4:	491d      	ldr	r1, [pc, #116]	@ (8012f3c <handle_ble_status_command+0x80>)
 8012ec6:	6878      	ldr	r0, [r7, #4]
 8012ec8:	f7ff fb8e 	bl	80125e8 <findCommand>
 8012ecc:	4603      	mov	r3, r0
 8012ece:	2b00      	cmp	r3, #0
 8012ed0:	d006      	beq.n	8012ee0 <handle_ble_status_command+0x24>
        current_ble_status = BLE_CONNECTED;
 8012ed2:	4b1b      	ldr	r3, [pc, #108]	@ (8012f40 <handle_ble_status_command+0x84>)
 8012ed4:	2201      	movs	r2, #1
 8012ed6:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Connected\r\n");
 8012ed8:	481a      	ldr	r0, [pc, #104]	@ (8012f44 <handle_ble_status_command+0x88>)
 8012eda:	f006 fc6f 	bl	80197bc <puts>
    }
    else if (findCommand(command, "BLNUSDIS") != NULL) {
        current_ble_status = BLE_NOTIFICATION_DISABLED;
        printf("BLE Status: Notification Disabled\r\n");
    }
}
 8012ede:	e028      	b.n	8012f32 <handle_ble_status_command+0x76>
    else if (findCommand(command, "BLDISCONNECT") != NULL) {
 8012ee0:	4919      	ldr	r1, [pc, #100]	@ (8012f48 <handle_ble_status_command+0x8c>)
 8012ee2:	6878      	ldr	r0, [r7, #4]
 8012ee4:	f7ff fb80 	bl	80125e8 <findCommand>
 8012ee8:	4603      	mov	r3, r0
 8012eea:	2b00      	cmp	r3, #0
 8012eec:	d006      	beq.n	8012efc <handle_ble_status_command+0x40>
        current_ble_status = BLE_DISCONNECTED;
 8012eee:	4b14      	ldr	r3, [pc, #80]	@ (8012f40 <handle_ble_status_command+0x84>)
 8012ef0:	2200      	movs	r2, #0
 8012ef2:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Disconnected\r\n");
 8012ef4:	4815      	ldr	r0, [pc, #84]	@ (8012f4c <handle_ble_status_command+0x90>)
 8012ef6:	f006 fc61 	bl	80197bc <puts>
}
 8012efa:	e01a      	b.n	8012f32 <handle_ble_status_command+0x76>
    else if (findCommand(command, "BLNUSEN") != NULL) {
 8012efc:	4914      	ldr	r1, [pc, #80]	@ (8012f50 <handle_ble_status_command+0x94>)
 8012efe:	6878      	ldr	r0, [r7, #4]
 8012f00:	f7ff fb72 	bl	80125e8 <findCommand>
 8012f04:	4603      	mov	r3, r0
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d006      	beq.n	8012f18 <handle_ble_status_command+0x5c>
        current_ble_status = BLE_NOTIFICATION_ENABLED;
 8012f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8012f40 <handle_ble_status_command+0x84>)
 8012f0c:	2202      	movs	r2, #2
 8012f0e:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Notification Enabled\r\n");
 8012f10:	4810      	ldr	r0, [pc, #64]	@ (8012f54 <handle_ble_status_command+0x98>)
 8012f12:	f006 fc53 	bl	80197bc <puts>
}
 8012f16:	e00c      	b.n	8012f32 <handle_ble_status_command+0x76>
    else if (findCommand(command, "BLNUSDIS") != NULL) {
 8012f18:	490f      	ldr	r1, [pc, #60]	@ (8012f58 <handle_ble_status_command+0x9c>)
 8012f1a:	6878      	ldr	r0, [r7, #4]
 8012f1c:	f7ff fb64 	bl	80125e8 <findCommand>
 8012f20:	4603      	mov	r3, r0
 8012f22:	2b00      	cmp	r3, #0
 8012f24:	d005      	beq.n	8012f32 <handle_ble_status_command+0x76>
        current_ble_status = BLE_NOTIFICATION_DISABLED;
 8012f26:	4b06      	ldr	r3, [pc, #24]	@ (8012f40 <handle_ble_status_command+0x84>)
 8012f28:	2203      	movs	r2, #3
 8012f2a:	701a      	strb	r2, [r3, #0]
        printf("BLE Status: Notification Disabled\r\n");
 8012f2c:	480b      	ldr	r0, [pc, #44]	@ (8012f5c <handle_ble_status_command+0xa0>)
 8012f2e:	f006 fc45 	bl	80197bc <puts>
}
 8012f32:	bf00      	nop
 8012f34:	3708      	adds	r7, #8
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}
 8012f3a:	bf00      	nop
 8012f3c:	0801ca30 	.word	0x0801ca30
 8012f40:	2400204d 	.word	0x2400204d
 8012f44:	0801ca3c 	.word	0x0801ca3c
 8012f48:	0801ca54 	.word	0x0801ca54
 8012f4c:	0801ca64 	.word	0x0801ca64
 8012f50:	0801ca80 	.word	0x0801ca80
 8012f54:	0801ca88 	.word	0x0801ca88
 8012f58:	0801caac 	.word	0x0801caac
 8012f5c:	0801cab8 	.word	0x0801cab8

08012f60 <ble_handle_command>:

// 处理蓝牙命令
void ble_handle_command(const char* command) {
 8012f60:	b580      	push	{r7, lr}
 8012f62:	b088      	sub	sp, #32
 8012f64:	af00      	add	r7, sp, #0
 8012f66:	6078      	str	r0, [r7, #4]
    // 处理蓝牙状态命令
    if (findCommand(command, "BLCONNECT") != NULL ||
 8012f68:	495d      	ldr	r1, [pc, #372]	@ (80130e0 <ble_handle_command+0x180>)
 8012f6a:	6878      	ldr	r0, [r7, #4]
 8012f6c:	f7ff fb3c 	bl	80125e8 <findCommand>
 8012f70:	4603      	mov	r3, r0
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d114      	bne.n	8012fa0 <ble_handle_command+0x40>
        findCommand(command, "BLDISCONNECT") != NULL ||
 8012f76:	495b      	ldr	r1, [pc, #364]	@ (80130e4 <ble_handle_command+0x184>)
 8012f78:	6878      	ldr	r0, [r7, #4]
 8012f7a:	f7ff fb35 	bl	80125e8 <findCommand>
 8012f7e:	4603      	mov	r3, r0
    if (findCommand(command, "BLCONNECT") != NULL ||
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d10d      	bne.n	8012fa0 <ble_handle_command+0x40>
        findCommand(command, "BLNUSEN") != NULL ||
 8012f84:	4958      	ldr	r1, [pc, #352]	@ (80130e8 <ble_handle_command+0x188>)
 8012f86:	6878      	ldr	r0, [r7, #4]
 8012f88:	f7ff fb2e 	bl	80125e8 <findCommand>
 8012f8c:	4603      	mov	r3, r0
        findCommand(command, "BLDISCONNECT") != NULL ||
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d106      	bne.n	8012fa0 <ble_handle_command+0x40>
        findCommand(command, "BLNUSDIS") != NULL) {
 8012f92:	4956      	ldr	r1, [pc, #344]	@ (80130ec <ble_handle_command+0x18c>)
 8012f94:	6878      	ldr	r0, [r7, #4]
 8012f96:	f7ff fb27 	bl	80125e8 <findCommand>
 8012f9a:	4603      	mov	r3, r0
        findCommand(command, "BLNUSEN") != NULL ||
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d003      	beq.n	8012fa8 <ble_handle_command+0x48>
        handle_ble_status_command(command);
 8012fa0:	6878      	ldr	r0, [r7, #4]
 8012fa2:	f7ff ff8b 	bl	8012ebc <handle_ble_status_command>
        return;
 8012fa6:	e097      	b.n	80130d8 <ble_handle_command+0x178>
    }
    char *cmdPtr;
    // 检查是否是透传数据
    if ((cmdPtr = findCommand((char *)ble_rxBuffer, "RX")) != NULL) {
 8012fa8:	4951      	ldr	r1, [pc, #324]	@ (80130f0 <ble_handle_command+0x190>)
 8012faa:	4852      	ldr	r0, [pc, #328]	@ (80130f4 <ble_handle_command+0x194>)
 8012fac:	f7ff fb1c 	bl	80125e8 <findCommand>
 8012fb0:	61b8      	str	r0, [r7, #24]
 8012fb2:	69bb      	ldr	r3, [r7, #24]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	f000 808b 	beq.w	80130d0 <ble_handle_command+0x170>
        // 获取RX之后的命令内容
        const char* data_ptr = cmdPtr + 2;
 8012fba:	69bb      	ldr	r3, [r7, #24]
 8012fbc:	3302      	adds	r3, #2
 8012fbe:	617b      	str	r3, [r7, #20]
        printf("Transparent Data Received: %s\r\n", data_ptr);
 8012fc0:	6979      	ldr	r1, [r7, #20]
 8012fc2:	484d      	ldr	r0, [pc, #308]	@ (80130f8 <ble_handle_command+0x198>)
 8012fc4:	f006 fb92 	bl	80196ec <iprintf>

        // 查找电机命令 'M'
        char* m_cmd_ptr = findCommand(data_ptr, "M");
 8012fc8:	494c      	ldr	r1, [pc, #304]	@ (80130fc <ble_handle_command+0x19c>)
 8012fca:	6978      	ldr	r0, [r7, #20]
 8012fcc:	f7ff fb0c 	bl	80125e8 <findCommand>
 8012fd0:	6138      	str	r0, [r7, #16]
        if (m_cmd_ptr != NULL && m_cmd_ptr < data_ptr + 10) {
 8012fd2:	693b      	ldr	r3, [r7, #16]
 8012fd4:	2b00      	cmp	r3, #0
 8012fd6:	d063      	beq.n	80130a0 <ble_handle_command+0x140>
 8012fd8:	697b      	ldr	r3, [r7, #20]
 8012fda:	330a      	adds	r3, #10
 8012fdc:	693a      	ldr	r2, [r7, #16]
 8012fde:	429a      	cmp	r2, r3
 8012fe0:	d25e      	bcs.n	80130a0 <ble_handle_command+0x140>
            char sub_cmd = '\0';
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	77fb      	strb	r3, [r7, #31]
            if (strlen(m_cmd_ptr) > 1) {
 8012fe6:	6938      	ldr	r0, [r7, #16]
 8012fe8:	f7ed f9e2 	bl	80003b0 <strlen>
 8012fec:	4603      	mov	r3, r0
 8012fee:	2b01      	cmp	r3, #1
 8012ff0:	d902      	bls.n	8012ff8 <ble_handle_command+0x98>
                sub_cmd = m_cmd_ptr[1];
 8012ff2:	693b      	ldr	r3, [r7, #16]
 8012ff4:	785b      	ldrb	r3, [r3, #1]
 8012ff6:	77fb      	strb	r3, [r7, #31]
            }

            switch (sub_cmd) {
 8012ff8:	7ffb      	ldrb	r3, [r7, #31]
 8012ffa:	3b41      	subs	r3, #65	@ 0x41
 8012ffc:	2b19      	cmp	r3, #25
 8012ffe:	d84f      	bhi.n	80130a0 <ble_handle_command+0x140>
 8013000:	a201      	add	r2, pc, #4	@ (adr r2, 8013008 <ble_handle_command+0xa8>)
 8013002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013006:	bf00      	nop
 8013008:	08013089 	.word	0x08013089
 801300c:	080130a1 	.word	0x080130a1
 8013010:	080130a1 	.word	0x080130a1
 8013014:	08013091 	.word	0x08013091
 8013018:	080130a1 	.word	0x080130a1
 801301c:	080130a1 	.word	0x080130a1
 8013020:	080130a1 	.word	0x080130a1
 8013024:	080130a1 	.word	0x080130a1
 8013028:	080130a1 	.word	0x080130a1
 801302c:	080130a1 	.word	0x080130a1
 8013030:	080130a1 	.word	0x080130a1
 8013034:	080130a1 	.word	0x080130a1
 8013038:	080130a1 	.word	0x080130a1
 801303c:	080130a1 	.word	0x080130a1
 8013040:	080130a1 	.word	0x080130a1
 8013044:	08013079 	.word	0x08013079
 8013048:	080130a1 	.word	0x080130a1
 801304c:	080130a1 	.word	0x080130a1
 8013050:	080130a1 	.word	0x080130a1
 8013054:	08013081 	.word	0x08013081
 8013058:	080130a1 	.word	0x080130a1
 801305c:	08013071 	.word	0x08013071
 8013060:	080130a1 	.word	0x080130a1
 8013064:	080130a1 	.word	0x080130a1
 8013068:	080130a1 	.word	0x080130a1
 801306c:	08013099 	.word	0x08013099
                case 'V':  // 速度控制
                    handle_motor_velocity_command(m_cmd_ptr);
 8013070:	6938      	ldr	r0, [r7, #16]
 8013072:	f7ff fac7 	bl	8012604 <handle_motor_velocity_command>
                    break;
 8013076:	e013      	b.n	80130a0 <ble_handle_command+0x140>

                case 'P':  // 位置控制
                    handle_motor_position_command(m_cmd_ptr);
 8013078:	6938      	ldr	r0, [r7, #16]
 801307a:	f7ff fbb7 	bl	80127ec <handle_motor_position_command>
                    break;
 801307e:	e00f      	b.n	80130a0 <ble_handle_command+0x140>

                case 'T':  // 力矩控制
                    handle_motor_torque_command(m_cmd_ptr);
 8013080:	6938      	ldr	r0, [r7, #16]
 8013082:	f7ff fca7 	bl	80129d4 <handle_motor_torque_command>
                    break;
 8013086:	e00b      	b.n	80130a0 <ble_handle_command+0x140>

                case 'A':  // 设置加速度
                    handle_motor_acceleration_command(m_cmd_ptr);
 8013088:	6938      	ldr	r0, [r7, #16]
 801308a:	f7ff fd99 	bl	8012bc0 <handle_motor_acceleration_command>
                    break;
 801308e:	e007      	b.n	80130a0 <ble_handle_command+0x140>

                case 'D':  // 设置减速度
                    handle_motor_deceleration_command(m_cmd_ptr);
 8013090:	6938      	ldr	r0, [r7, #16]
 8013092:	f7ff fde7 	bl	8012c64 <handle_motor_deceleration_command>
                    break;
 8013096:	e003      	b.n	80130a0 <ble_handle_command+0x140>

                case 'Z':  // 零位置设置
                    handle_motor_zero_command(m_cmd_ptr);
 8013098:	6938      	ldr	r0, [r7, #16]
 801309a:	f7ff fe35 	bl	8012d08 <handle_motor_zero_command>
                    break;
 801309e:	bf00      	nop
            }
        }

        // 查找数据回传控制命令 'D'
        char* d_cmd_ptr = findCommand(data_ptr, "D");
 80130a0:	4917      	ldr	r1, [pc, #92]	@ (8013100 <ble_handle_command+0x1a0>)
 80130a2:	6978      	ldr	r0, [r7, #20]
 80130a4:	f7ff faa0 	bl	80125e8 <findCommand>
 80130a8:	60f8      	str	r0, [r7, #12]
        if (d_cmd_ptr != NULL && d_cmd_ptr < data_ptr + 10) {
 80130aa:	68fb      	ldr	r3, [r7, #12]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	d007      	beq.n	80130c0 <ble_handle_command+0x160>
 80130b0:	697b      	ldr	r3, [r7, #20]
 80130b2:	330a      	adds	r3, #10
 80130b4:	68fa      	ldr	r2, [r7, #12]
 80130b6:	429a      	cmp	r2, r3
 80130b8:	d202      	bcs.n	80130c0 <ble_handle_command+0x160>
            handle_data_transmission_command(d_cmd_ptr);
 80130ba:	68f8      	ldr	r0, [r7, #12]
 80130bc:	f7ff fe70 	bl	8012da0 <handle_data_transmission_command>
        }

        // 查找外骨骼控制命令 'K'
        char* k_cmd_ptr = findCommand(data_ptr, "K");
 80130c0:	4910      	ldr	r1, [pc, #64]	@ (8013104 <ble_handle_command+0x1a4>)
 80130c2:	6978      	ldr	r0, [r7, #20]
 80130c4:	f7ff fa90 	bl	80125e8 <findCommand>
 80130c8:	60b8      	str	r0, [r7, #8]
        if (k_cmd_ptr != NULL && k_cmd_ptr < data_ptr + 10) {
 80130ca:	68bb      	ldr	r3, [r7, #8]
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	e003      	b.n	80130d8 <ble_handle_command+0x178>
            //handle_exoskeleton_command(k_cmd_ptr);
        }
    }
    else {
        printf("Unknown Command: %s\r\n", command);
 80130d0:	6879      	ldr	r1, [r7, #4]
 80130d2:	480d      	ldr	r0, [pc, #52]	@ (8013108 <ble_handle_command+0x1a8>)
 80130d4:	f006 fb0a 	bl	80196ec <iprintf>
    }
}
 80130d8:	3720      	adds	r7, #32
 80130da:	46bd      	mov	sp, r7
 80130dc:	bd80      	pop	{r7, pc}
 80130de:	bf00      	nop
 80130e0:	0801ca30 	.word	0x0801ca30
 80130e4:	0801ca54 	.word	0x0801ca54
 80130e8:	0801ca80 	.word	0x0801ca80
 80130ec:	0801caac 	.word	0x0801caac
 80130f0:	0801cadc 	.word	0x0801cadc
 80130f4:	24001f4c 	.word	0x24001f4c
 80130f8:	0801cae0 	.word	0x0801cae0
 80130fc:	0801cb00 	.word	0x0801cb00
 8013100:	0801cb04 	.word	0x0801cb04
 8013104:	0801cb08 	.word	0x0801cb08
 8013108:	0801cb0c 	.word	0x0801cb0c

0801310c <ble_command_progress>:

void ble_command_progress() {
 801310c:	b580      	push	{r7, lr}
 801310e:	af00      	add	r7, sp, #0
    if (ble_rxIndex < BLE_RX_BUFFER_SIZE - 1) {
 8013110:	4b1f      	ldr	r3, [pc, #124]	@ (8013190 <ble_command_progress+0x84>)
 8013112:	881b      	ldrh	r3, [r3, #0]
 8013114:	b29b      	uxth	r3, r3
 8013116:	2bfe      	cmp	r3, #254	@ 0xfe
 8013118:	d82c      	bhi.n	8013174 <ble_command_progress+0x68>
        if (ble_rxData == '\n') {
 801311a:	4b1e      	ldr	r3, [pc, #120]	@ (8013194 <ble_command_progress+0x88>)
 801311c:	781b      	ldrb	r3, [r3, #0]
 801311e:	2b0a      	cmp	r3, #10
 8013120:	d117      	bne.n	8013152 <ble_command_progress+0x46>
            ble_rxBuffer[ble_rxIndex] = '\0';  // 添加字符串结束符
 8013122:	4b1b      	ldr	r3, [pc, #108]	@ (8013190 <ble_command_progress+0x84>)
 8013124:	881b      	ldrh	r3, [r3, #0]
 8013126:	b29b      	uxth	r3, r3
 8013128:	461a      	mov	r2, r3
 801312a:	4b1b      	ldr	r3, [pc, #108]	@ (8013198 <ble_command_progress+0x8c>)
 801312c:	2100      	movs	r1, #0
 801312e:	5499      	strb	r1, [r3, r2]
            printf("Received data from NRF: %s\r\n", ble_rxBuffer);  // 调试输出接收数据
 8013130:	4919      	ldr	r1, [pc, #100]	@ (8013198 <ble_command_progress+0x8c>)
 8013132:	481a      	ldr	r0, [pc, #104]	@ (801319c <ble_command_progress+0x90>)
 8013134:	f006 fada 	bl	80196ec <iprintf>

            // 调用新的命令处理函数，而不是直接在这里处理命令
            ble_handle_command((char *)ble_rxBuffer);
 8013138:	4817      	ldr	r0, [pc, #92]	@ (8013198 <ble_command_progress+0x8c>)
 801313a:	f7ff ff11 	bl	8012f60 <ble_handle_command>

            // 重置接收缓冲区
            ble_rxIndex = 0;
 801313e:	4b14      	ldr	r3, [pc, #80]	@ (8013190 <ble_command_progress+0x84>)
 8013140:	2200      	movs	r2, #0
 8013142:	801a      	strh	r2, [r3, #0]
            memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
 8013144:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013148:	2100      	movs	r1, #0
 801314a:	4813      	ldr	r0, [pc, #76]	@ (8013198 <ble_command_progress+0x8c>)
 801314c:	f006 fcb0 	bl	8019ab0 <memset>
    else {
        printf("RX Buffer Overflow\r\n");
        ble_rxIndex = 0;
        memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
    }
}
 8013150:	e01c      	b.n	801318c <ble_command_progress+0x80>
        else if (ble_rxData == 0x20) {
 8013152:	4b10      	ldr	r3, [pc, #64]	@ (8013194 <ble_command_progress+0x88>)
 8013154:	781b      	ldrb	r3, [r3, #0]
 8013156:	2b20      	cmp	r3, #32
 8013158:	d018      	beq.n	801318c <ble_command_progress+0x80>
            ble_rxBuffer[ble_rxIndex++] = ble_rxData;
 801315a:	4b0d      	ldr	r3, [pc, #52]	@ (8013190 <ble_command_progress+0x84>)
 801315c:	881b      	ldrh	r3, [r3, #0]
 801315e:	b29b      	uxth	r3, r3
 8013160:	1c5a      	adds	r2, r3, #1
 8013162:	b291      	uxth	r1, r2
 8013164:	4a0a      	ldr	r2, [pc, #40]	@ (8013190 <ble_command_progress+0x84>)
 8013166:	8011      	strh	r1, [r2, #0]
 8013168:	461a      	mov	r2, r3
 801316a:	4b0a      	ldr	r3, [pc, #40]	@ (8013194 <ble_command_progress+0x88>)
 801316c:	7819      	ldrb	r1, [r3, #0]
 801316e:	4b0a      	ldr	r3, [pc, #40]	@ (8013198 <ble_command_progress+0x8c>)
 8013170:	5499      	strb	r1, [r3, r2]
}
 8013172:	e00b      	b.n	801318c <ble_command_progress+0x80>
        printf("RX Buffer Overflow\r\n");
 8013174:	480a      	ldr	r0, [pc, #40]	@ (80131a0 <ble_command_progress+0x94>)
 8013176:	f006 fb21 	bl	80197bc <puts>
        ble_rxIndex = 0;
 801317a:	4b05      	ldr	r3, [pc, #20]	@ (8013190 <ble_command_progress+0x84>)
 801317c:	2200      	movs	r2, #0
 801317e:	801a      	strh	r2, [r3, #0]
        memset(ble_rxBuffer, 0, BLE_RX_BUFFER_SIZE);
 8013180:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013184:	2100      	movs	r1, #0
 8013186:	4804      	ldr	r0, [pc, #16]	@ (8013198 <ble_command_progress+0x8c>)
 8013188:	f006 fc92 	bl	8019ab0 <memset>
}
 801318c:	bf00      	nop
 801318e:	bd80      	pop	{r7, pc}
 8013190:	2400204e 	.word	0x2400204e
 8013194:	2400204c 	.word	0x2400204c
 8013198:	24001f4c 	.word	0x24001f4c
 801319c:	0801cb24 	.word	0x0801cb24
 80131a0:	0801cb44 	.word	0x0801cb44

080131a4 <BMI088_GPIO_init>:
* @retval:     	void
* @details:    	BMI088������GPIO��ʼ������
************************************************************************
**/
void BMI088_GPIO_init(void)
{
 80131a4:	b480      	push	{r7}
 80131a6:	af00      	add	r7, sp, #0

}
 80131a8:	bf00      	nop
 80131aa:	46bd      	mov	sp, r7
 80131ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b0:	4770      	bx	lr

080131b2 <BMI088_com_init>:
* @retval:     	void
* @details:    	BMI088������ͨ�ų�ʼ������
************************************************************************
**/
void BMI088_com_init(void)
{
 80131b2:	b480      	push	{r7}
 80131b4:	af00      	add	r7, sp, #0


}
 80131b6:	bf00      	nop
 80131b8:	46bd      	mov	sp, r7
 80131ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131be:	4770      	bx	lr

080131c0 <BMI088_delay_ms>:
* @retval:     	void
* @details:    	�ӳ�ָ���������ĺ���������΢���ӳ�ʵ��
************************************************************************
**/
void BMI088_delay_ms(uint16_t ms)
{
 80131c0:	b580      	push	{r7, lr}
 80131c2:	b082      	sub	sp, #8
 80131c4:	af00      	add	r7, sp, #0
 80131c6:	4603      	mov	r3, r0
 80131c8:	80fb      	strh	r3, [r7, #6]
    while(ms--)
 80131ca:	e003      	b.n	80131d4 <BMI088_delay_ms+0x14>
    {
        BMI088_delay_us(1000);
 80131cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80131d0:	f000 f80a 	bl	80131e8 <BMI088_delay_us>
    while(ms--)
 80131d4:	88fb      	ldrh	r3, [r7, #6]
 80131d6:	1e5a      	subs	r2, r3, #1
 80131d8:	80fa      	strh	r2, [r7, #6]
 80131da:	2b00      	cmp	r3, #0
 80131dc:	d1f6      	bne.n	80131cc <BMI088_delay_ms+0xc>
    }
}
 80131de:	bf00      	nop
 80131e0:	bf00      	nop
 80131e2:	3708      	adds	r7, #8
 80131e4:	46bd      	mov	sp, r7
 80131e6:	bd80      	pop	{r7, pc}

080131e8 <BMI088_delay_us>:
* @retval:     	void
* @details:    	΢�뼶�ӳٺ�����ʹ��SysTick��ʱ��ʵ��
************************************************************************
**/
void BMI088_delay_us(uint16_t us)
{
 80131e8:	b480      	push	{r7}
 80131ea:	b085      	sub	sp, #20
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	4603      	mov	r3, r0
 80131f0:	80fb      	strh	r3, [r7, #6]
//            {
//                break;
//            }
//        }
//    }
	uint16_t i = 550*us;
 80131f2:	88fb      	ldrh	r3, [r7, #6]
 80131f4:	461a      	mov	r2, r3
 80131f6:	00d2      	lsls	r2, r2, #3
 80131f8:	1ad2      	subs	r2, r2, r3
 80131fa:	00d2      	lsls	r2, r2, #3
 80131fc:	1ad3      	subs	r3, r2, r3
 80131fe:	461a      	mov	r2, r3
 8013200:	0091      	lsls	r1, r2, #2
 8013202:	461a      	mov	r2, r3
 8013204:	460b      	mov	r3, r1
 8013206:	4413      	add	r3, r2
 8013208:	005b      	lsls	r3, r3, #1
 801320a:	81fb      	strh	r3, [r7, #14]
	while(i--)
 801320c:	e000      	b.n	8013210 <BMI088_delay_us+0x28>
	{
		__NOP();
 801320e:	bf00      	nop
	while(i--)
 8013210:	89fb      	ldrh	r3, [r7, #14]
 8013212:	1e5a      	subs	r2, r3, #1
 8013214:	81fa      	strh	r2, [r7, #14]
 8013216:	2b00      	cmp	r3, #0
 8013218:	d1f9      	bne.n	801320e <BMI088_delay_us+0x26>
	}

}
 801321a:	bf00      	nop
 801321c:	bf00      	nop
 801321e:	3714      	adds	r7, #20
 8013220:	46bd      	mov	sp, r7
 8013222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013226:	4770      	bx	lr

08013228 <BMI088_ACCEL_NS_L>:
* @retval:     	void
* @details:    	��BMI088���ٶȼ�Ƭѡ�ź��õͣ�ʹ�䴦��ѡ��״̬
************************************************************************
**/
void BMI088_ACCEL_NS_L(void)
{
 8013228:	b580      	push	{r7, lr}
 801322a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_RESET);
 801322c:	2200      	movs	r2, #0
 801322e:	2101      	movs	r1, #1
 8013230:	4802      	ldr	r0, [pc, #8]	@ (801323c <BMI088_ACCEL_NS_L+0x14>)
 8013232:	f7f5 ff2f 	bl	8009094 <HAL_GPIO_WritePin>
}
 8013236:	bf00      	nop
 8013238:	bd80      	pop	{r7, pc}
 801323a:	bf00      	nop
 801323c:	58020800 	.word	0x58020800

08013240 <BMI088_ACCEL_NS_H>:
* @retval:     	void
* @details:    	��BMI088���ٶȼ�Ƭѡ�ź��øߣ�ʹ�䴦�ڷ�ѡ��״̬
************************************************************************
**/
void BMI088_ACCEL_NS_H(void)
{
 8013240:	b580      	push	{r7, lr}
 8013242:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ACC_CS_GPIO_Port, ACC_CS_Pin, GPIO_PIN_SET);
 8013244:	2201      	movs	r2, #1
 8013246:	2101      	movs	r1, #1
 8013248:	4802      	ldr	r0, [pc, #8]	@ (8013254 <BMI088_ACCEL_NS_H+0x14>)
 801324a:	f7f5 ff23 	bl	8009094 <HAL_GPIO_WritePin>
}
 801324e:	bf00      	nop
 8013250:	bd80      	pop	{r7, pc}
 8013252:	bf00      	nop
 8013254:	58020800 	.word	0x58020800

08013258 <BMI088_GYRO_NS_L>:
* @retval:     	void
* @details:    	��BMI088������Ƭѡ�ź��õͣ�ʹ�䴦��ѡ��״̬
************************************************************************
**/
void BMI088_GYRO_NS_L(void)
{
 8013258:	b580      	push	{r7, lr}
 801325a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 801325c:	2200      	movs	r2, #0
 801325e:	2108      	movs	r1, #8
 8013260:	4802      	ldr	r0, [pc, #8]	@ (801326c <BMI088_GYRO_NS_L+0x14>)
 8013262:	f7f5 ff17 	bl	8009094 <HAL_GPIO_WritePin>
}
 8013266:	bf00      	nop
 8013268:	bd80      	pop	{r7, pc}
 801326a:	bf00      	nop
 801326c:	58020800 	.word	0x58020800

08013270 <BMI088_GYRO_NS_H>:
* @retval:     	void
* @details:    	��BMI088������Ƭѡ�ź��øߣ�ʹ�䴦�ڷ�ѡ��״̬
************************************************************************
**/
void BMI088_GYRO_NS_H(void)
{
 8013270:	b580      	push	{r7, lr}
 8013272:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8013274:	2201      	movs	r2, #1
 8013276:	2108      	movs	r1, #8
 8013278:	4802      	ldr	r0, [pc, #8]	@ (8013284 <BMI088_GYRO_NS_H+0x14>)
 801327a:	f7f5 ff0b 	bl	8009094 <HAL_GPIO_WritePin>
}
 801327e:	bf00      	nop
 8013280:	bd80      	pop	{r7, pc}
 8013282:	bf00      	nop
 8013284:	58020800 	.word	0x58020800

08013288 <BMI088_read_write_byte>:
* @retval:     	uint8_t - ���յ�������
* @details:    	ͨ��BMI088ʹ�õ�SPI���߽��е��ֽڵĶ�д����
************************************************************************
**/
uint8_t BMI088_read_write_byte(uint8_t txdata)
{
 8013288:	b580      	push	{r7, lr}
 801328a:	b086      	sub	sp, #24
 801328c:	af02      	add	r7, sp, #8
 801328e:	4603      	mov	r3, r0
 8013290:	71fb      	strb	r3, [r7, #7]
    uint8_t rx_data;
    HAL_SPI_TransmitReceive(&BMI088_USING_SPI_UNIT, &txdata, &rx_data, 1, 1000);
 8013292:	f107 020f 	add.w	r2, r7, #15
 8013296:	1df9      	adds	r1, r7, #7
 8013298:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801329c:	9300      	str	r3, [sp, #0]
 801329e:	2301      	movs	r3, #1
 80132a0:	4803      	ldr	r0, [pc, #12]	@ (80132b0 <BMI088_read_write_byte+0x28>)
 80132a2:	f7f9 fd55 	bl	800cd50 <HAL_SPI_TransmitReceive>
    return rx_data;
 80132a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80132a8:	4618      	mov	r0, r3
 80132aa:	3710      	adds	r7, #16
 80132ac:	46bd      	mov	sp, r7
 80132ae:	bd80      	pop	{r7, pc}
 80132b0:	24000470 	.word	0x24000470

080132b4 <BMI088_init>:
* @retval:     	uint8_t - �������
* @details:    	BMI088��������ʼ������������GPIO��SPI��ʼ�����Լ����ٶȺ������ǵĳ�ʼ��
************************************************************************
**/
uint8_t BMI088_init(void)
{
 80132b4:	b580      	push	{r7, lr}
 80132b6:	b082      	sub	sp, #8
 80132b8:	af00      	add	r7, sp, #0
    uint8_t error = BMI088_NO_ERROR;
 80132ba:	2300      	movs	r3, #0
 80132bc:	71fb      	strb	r3, [r7, #7]
    // GPIO and SPI  Init .
    BMI088_GPIO_init();
 80132be:	f7ff ff71 	bl	80131a4 <BMI088_GPIO_init>
    BMI088_com_init();
 80132c2:	f7ff ff76 	bl	80131b2 <BMI088_com_init>
    error |= bmi088_accel_init();
 80132c6:	f000 f819 	bl	80132fc <bmi088_accel_init>
 80132ca:	4603      	mov	r3, r0
 80132cc:	461a      	mov	r2, r3
 80132ce:	79fb      	ldrb	r3, [r7, #7]
 80132d0:	4313      	orrs	r3, r2
 80132d2:	71fb      	strb	r3, [r7, #7]
    error |= bmi088_gyro_init();
 80132d4:	f000 f8ca 	bl	801346c <bmi088_gyro_init>
 80132d8:	4603      	mov	r3, r0
 80132da:	461a      	mov	r2, r3
 80132dc:	79fb      	ldrb	r3, [r7, #7]
 80132de:	4313      	orrs	r3, r2
 80132e0:	71fb      	strb	r3, [r7, #7]

    printf("%d\r\n",error);
 80132e2:	79fb      	ldrb	r3, [r7, #7]
 80132e4:	4619      	mov	r1, r3
 80132e6:	4804      	ldr	r0, [pc, #16]	@ (80132f8 <BMI088_init+0x44>)
 80132e8:	f006 fa00 	bl	80196ec <iprintf>

    return error;
 80132ec:	79fb      	ldrb	r3, [r7, #7]
}
 80132ee:	4618      	mov	r0, r3
 80132f0:	3708      	adds	r7, #8
 80132f2:	46bd      	mov	sp, r7
 80132f4:	bd80      	pop	{r7, pc}
 80132f6:	bf00      	nop
 80132f8:	0801cb58 	.word	0x0801cb58

080132fc <bmi088_accel_init>:
* @retval:     	uint8_t - �������
* @details:    	BMI088���ٶȴ�������ʼ������������ͨ�ż�顢�����λ�����üĴ���д�뼰���
************************************************************************
**/
uint8_t bmi088_accel_init(void)
{
 80132fc:	b580      	push	{r7, lr}
 80132fe:	b082      	sub	sp, #8
 8013300:	af00      	add	r7, sp, #0
    uint8_t res = 0;
 8013302:	2300      	movs	r3, #0
 8013304:	71bb      	strb	r3, [r7, #6]
    uint8_t write_reg_num = 0;
 8013306:	2300      	movs	r3, #0
 8013308:	71fb      	strb	r3, [r7, #7]

    //check commiunication
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 801330a:	f7ff ff8d 	bl	8013228 <BMI088_ACCEL_NS_L>
 801330e:	2080      	movs	r0, #128	@ 0x80
 8013310:	f7ff ffba 	bl	8013288 <BMI088_read_write_byte>
 8013314:	2055      	movs	r0, #85	@ 0x55
 8013316:	f7ff ffb7 	bl	8013288 <BMI088_read_write_byte>
 801331a:	2055      	movs	r0, #85	@ 0x55
 801331c:	f7ff ffb4 	bl	8013288 <BMI088_read_write_byte>
 8013320:	4603      	mov	r3, r0
 8013322:	71bb      	strb	r3, [r7, #6]
 8013324:	f7ff ff8c 	bl	8013240 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8013328:	2096      	movs	r0, #150	@ 0x96
 801332a:	f7ff ff5d 	bl	80131e8 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 801332e:	f7ff ff7b 	bl	8013228 <BMI088_ACCEL_NS_L>
 8013332:	2080      	movs	r0, #128	@ 0x80
 8013334:	f7ff ffa8 	bl	8013288 <BMI088_read_write_byte>
 8013338:	2055      	movs	r0, #85	@ 0x55
 801333a:	f7ff ffa5 	bl	8013288 <BMI088_read_write_byte>
 801333e:	2055      	movs	r0, #85	@ 0x55
 8013340:	f7ff ffa2 	bl	8013288 <BMI088_read_write_byte>
 8013344:	4603      	mov	r3, r0
 8013346:	71bb      	strb	r3, [r7, #6]
 8013348:	f7ff ff7a 	bl	8013240 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 801334c:	2096      	movs	r0, #150	@ 0x96
 801334e:	f7ff ff4b 	bl	80131e8 <BMI088_delay_us>

    //accel software reset
    BMI088_accel_write_single_reg(BMI088_ACC_SOFTRESET, BMI088_ACC_SOFTRESET_VALUE);
 8013352:	f7ff ff69 	bl	8013228 <BMI088_ACCEL_NS_L>
 8013356:	21b6      	movs	r1, #182	@ 0xb6
 8013358:	207e      	movs	r0, #126	@ 0x7e
 801335a:	f000 fa0d 	bl	8013778 <BMI088_write_single_reg>
 801335e:	f7ff ff6f 	bl	8013240 <BMI088_ACCEL_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 8013362:	2050      	movs	r0, #80	@ 0x50
 8013364:	f7ff ff2c 	bl	80131c0 <BMI088_delay_ms>

    //check commiunication is normal after reset
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 8013368:	f7ff ff5e 	bl	8013228 <BMI088_ACCEL_NS_L>
 801336c:	2080      	movs	r0, #128	@ 0x80
 801336e:	f7ff ff8b 	bl	8013288 <BMI088_read_write_byte>
 8013372:	2055      	movs	r0, #85	@ 0x55
 8013374:	f7ff ff88 	bl	8013288 <BMI088_read_write_byte>
 8013378:	2055      	movs	r0, #85	@ 0x55
 801337a:	f7ff ff85 	bl	8013288 <BMI088_read_write_byte>
 801337e:	4603      	mov	r3, r0
 8013380:	71bb      	strb	r3, [r7, #6]
 8013382:	f7ff ff5d 	bl	8013240 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8013386:	2096      	movs	r0, #150	@ 0x96
 8013388:	f7ff ff2e 	bl	80131e8 <BMI088_delay_us>
    BMI088_accel_read_single_reg(BMI088_ACC_CHIP_ID, res);
 801338c:	f7ff ff4c 	bl	8013228 <BMI088_ACCEL_NS_L>
 8013390:	2080      	movs	r0, #128	@ 0x80
 8013392:	f7ff ff79 	bl	8013288 <BMI088_read_write_byte>
 8013396:	2055      	movs	r0, #85	@ 0x55
 8013398:	f7ff ff76 	bl	8013288 <BMI088_read_write_byte>
 801339c:	2055      	movs	r0, #85	@ 0x55
 801339e:	f7ff ff73 	bl	8013288 <BMI088_read_write_byte>
 80133a2:	4603      	mov	r3, r0
 80133a4:	71bb      	strb	r3, [r7, #6]
 80133a6:	f7ff ff4b 	bl	8013240 <BMI088_ACCEL_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80133aa:	2096      	movs	r0, #150	@ 0x96
 80133ac:	f7ff ff1c 	bl	80131e8 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_ACC_CHIP_ID_VALUE)
 80133b0:	79bb      	ldrb	r3, [r7, #6]
 80133b2:	2b1e      	cmp	r3, #30
 80133b4:	d001      	beq.n	80133ba <bmi088_accel_init+0xbe>
    {
        return BMI088_NO_SENSOR;
 80133b6:	23ff      	movs	r3, #255	@ 0xff
 80133b8:	e052      	b.n	8013460 <bmi088_accel_init+0x164>
    }

    //set accel sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 80133ba:	2300      	movs	r3, #0
 80133bc:	71fb      	strb	r3, [r7, #7]
 80133be:	e04b      	b.n	8013458 <bmi088_accel_init+0x15c>
    {

        BMI088_accel_write_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], write_BMI088_accel_reg_data_error[write_reg_num][1]);
 80133c0:	f7ff ff32 	bl	8013228 <BMI088_ACCEL_NS_L>
 80133c4:	79fa      	ldrb	r2, [r7, #7]
 80133c6:	4928      	ldr	r1, [pc, #160]	@ (8013468 <bmi088_accel_init+0x16c>)
 80133c8:	4613      	mov	r3, r2
 80133ca:	005b      	lsls	r3, r3, #1
 80133cc:	4413      	add	r3, r2
 80133ce:	440b      	add	r3, r1
 80133d0:	7818      	ldrb	r0, [r3, #0]
 80133d2:	79fa      	ldrb	r2, [r7, #7]
 80133d4:	4924      	ldr	r1, [pc, #144]	@ (8013468 <bmi088_accel_init+0x16c>)
 80133d6:	4613      	mov	r3, r2
 80133d8:	005b      	lsls	r3, r3, #1
 80133da:	4413      	add	r3, r2
 80133dc:	440b      	add	r3, r1
 80133de:	3301      	adds	r3, #1
 80133e0:	781b      	ldrb	r3, [r3, #0]
 80133e2:	4619      	mov	r1, r3
 80133e4:	f000 f9c8 	bl	8013778 <BMI088_write_single_reg>
 80133e8:	f7ff ff2a 	bl	8013240 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80133ec:	2096      	movs	r0, #150	@ 0x96
 80133ee:	f7ff fefb 	bl	80131e8 <BMI088_delay_us>

        BMI088_accel_read_single_reg(write_BMI088_accel_reg_data_error[write_reg_num][0], res);
 80133f2:	f7ff ff19 	bl	8013228 <BMI088_ACCEL_NS_L>
 80133f6:	79fa      	ldrb	r2, [r7, #7]
 80133f8:	491b      	ldr	r1, [pc, #108]	@ (8013468 <bmi088_accel_init+0x16c>)
 80133fa:	4613      	mov	r3, r2
 80133fc:	005b      	lsls	r3, r3, #1
 80133fe:	4413      	add	r3, r2
 8013400:	440b      	add	r3, r1
 8013402:	781b      	ldrb	r3, [r3, #0]
 8013404:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8013408:	b2db      	uxtb	r3, r3
 801340a:	4618      	mov	r0, r3
 801340c:	f7ff ff3c 	bl	8013288 <BMI088_read_write_byte>
 8013410:	2055      	movs	r0, #85	@ 0x55
 8013412:	f7ff ff39 	bl	8013288 <BMI088_read_write_byte>
 8013416:	2055      	movs	r0, #85	@ 0x55
 8013418:	f7ff ff36 	bl	8013288 <BMI088_read_write_byte>
 801341c:	4603      	mov	r3, r0
 801341e:	71bb      	strb	r3, [r7, #6]
 8013420:	f7ff ff0e 	bl	8013240 <BMI088_ACCEL_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8013424:	2096      	movs	r0, #150	@ 0x96
 8013426:	f7ff fedf 	bl	80131e8 <BMI088_delay_us>

        if (res != write_BMI088_accel_reg_data_error[write_reg_num][1])
 801342a:	79fa      	ldrb	r2, [r7, #7]
 801342c:	490e      	ldr	r1, [pc, #56]	@ (8013468 <bmi088_accel_init+0x16c>)
 801342e:	4613      	mov	r3, r2
 8013430:	005b      	lsls	r3, r3, #1
 8013432:	4413      	add	r3, r2
 8013434:	440b      	add	r3, r1
 8013436:	3301      	adds	r3, #1
 8013438:	781b      	ldrb	r3, [r3, #0]
 801343a:	79ba      	ldrb	r2, [r7, #6]
 801343c:	429a      	cmp	r2, r3
 801343e:	d008      	beq.n	8013452 <bmi088_accel_init+0x156>
        {
            return write_BMI088_accel_reg_data_error[write_reg_num][2];
 8013440:	79fa      	ldrb	r2, [r7, #7]
 8013442:	4909      	ldr	r1, [pc, #36]	@ (8013468 <bmi088_accel_init+0x16c>)
 8013444:	4613      	mov	r3, r2
 8013446:	005b      	lsls	r3, r3, #1
 8013448:	4413      	add	r3, r2
 801344a:	440b      	add	r3, r1
 801344c:	3302      	adds	r3, #2
 801344e:	781b      	ldrb	r3, [r3, #0]
 8013450:	e006      	b.n	8013460 <bmi088_accel_init+0x164>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_ACCEL_REG_NUM; write_reg_num++)
 8013452:	79fb      	ldrb	r3, [r7, #7]
 8013454:	3301      	adds	r3, #1
 8013456:	71fb      	strb	r3, [r7, #7]
 8013458:	79fb      	ldrb	r3, [r7, #7]
 801345a:	2b05      	cmp	r3, #5
 801345c:	d9b0      	bls.n	80133c0 <bmi088_accel_init+0xc4>
        }
    }
    return BMI088_NO_ERROR;
 801345e:	2300      	movs	r3, #0
}
 8013460:	4618      	mov	r0, r3
 8013462:	3708      	adds	r7, #8
 8013464:	46bd      	mov	sp, r7
 8013466:	bd80      	pop	{r7, pc}
 8013468:	24000018 	.word	0x24000018

0801346c <bmi088_gyro_init>:
* @retval:     	uint8_t - �������
* @details:    	BMI088�����Ǵ�������ʼ������������ͨ�ż�顢�����λ�����üĴ���д�뼰���
************************************************************************
**/
uint8_t bmi088_gyro_init(void)
{
 801346c:	b580      	push	{r7, lr}
 801346e:	b082      	sub	sp, #8
 8013470:	af00      	add	r7, sp, #0
    uint8_t write_reg_num = 0;
 8013472:	2300      	movs	r3, #0
 8013474:	71fb      	strb	r3, [r7, #7]
    uint8_t res = 0;
 8013476:	2300      	movs	r3, #0
 8013478:	71bb      	strb	r3, [r7, #6]

    //check commiunication
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 801347a:	f7ff feed 	bl	8013258 <BMI088_GYRO_NS_L>
 801347e:	1dbb      	adds	r3, r7, #6
 8013480:	4619      	mov	r1, r3
 8013482:	2000      	movs	r0, #0
 8013484:	f000 f98c 	bl	80137a0 <BMI088_read_single_reg>
 8013488:	f7ff fef2 	bl	8013270 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 801348c:	2096      	movs	r0, #150	@ 0x96
 801348e:	f7ff feab 	bl	80131e8 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 8013492:	f7ff fee1 	bl	8013258 <BMI088_GYRO_NS_L>
 8013496:	1dbb      	adds	r3, r7, #6
 8013498:	4619      	mov	r1, r3
 801349a:	2000      	movs	r0, #0
 801349c:	f000 f980 	bl	80137a0 <BMI088_read_single_reg>
 80134a0:	f7ff fee6 	bl	8013270 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80134a4:	2096      	movs	r0, #150	@ 0x96
 80134a6:	f7ff fe9f 	bl	80131e8 <BMI088_delay_us>

    //reset the gyro sensor
    BMI088_gyro_write_single_reg(BMI088_GYRO_SOFTRESET, BMI088_GYRO_SOFTRESET_VALUE);
 80134aa:	f7ff fed5 	bl	8013258 <BMI088_GYRO_NS_L>
 80134ae:	21b6      	movs	r1, #182	@ 0xb6
 80134b0:	2014      	movs	r0, #20
 80134b2:	f000 f961 	bl	8013778 <BMI088_write_single_reg>
 80134b6:	f7ff fedb 	bl	8013270 <BMI088_GYRO_NS_H>
    BMI088_delay_ms(BMI088_LONG_DELAY_TIME);
 80134ba:	2050      	movs	r0, #80	@ 0x50
 80134bc:	f7ff fe80 	bl	80131c0 <BMI088_delay_ms>
    //check commiunication is normal after reset
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80134c0:	f7ff feca 	bl	8013258 <BMI088_GYRO_NS_L>
 80134c4:	1dbb      	adds	r3, r7, #6
 80134c6:	4619      	mov	r1, r3
 80134c8:	2000      	movs	r0, #0
 80134ca:	f000 f969 	bl	80137a0 <BMI088_read_single_reg>
 80134ce:	f7ff fecf 	bl	8013270 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80134d2:	2096      	movs	r0, #150	@ 0x96
 80134d4:	f7ff fe88 	bl	80131e8 <BMI088_delay_us>
    BMI088_gyro_read_single_reg(BMI088_GYRO_CHIP_ID, res);
 80134d8:	f7ff febe 	bl	8013258 <BMI088_GYRO_NS_L>
 80134dc:	1dbb      	adds	r3, r7, #6
 80134de:	4619      	mov	r1, r3
 80134e0:	2000      	movs	r0, #0
 80134e2:	f000 f95d 	bl	80137a0 <BMI088_read_single_reg>
 80134e6:	f7ff fec3 	bl	8013270 <BMI088_GYRO_NS_H>
    BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 80134ea:	2096      	movs	r0, #150	@ 0x96
 80134ec:	f7ff fe7c 	bl	80131e8 <BMI088_delay_us>

    // check the "who am I"
    if (res != BMI088_GYRO_CHIP_ID_VALUE)
 80134f0:	79bb      	ldrb	r3, [r7, #6]
 80134f2:	2b0f      	cmp	r3, #15
 80134f4:	d001      	beq.n	80134fa <bmi088_gyro_init+0x8e>
    {
        return BMI088_NO_SENSOR;
 80134f6:	23ff      	movs	r3, #255	@ 0xff
 80134f8:	e049      	b.n	801358e <bmi088_gyro_init+0x122>
    }

    //set gyro sonsor config and check
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 80134fa:	2300      	movs	r3, #0
 80134fc:	71fb      	strb	r3, [r7, #7]
 80134fe:	e042      	b.n	8013586 <bmi088_gyro_init+0x11a>
    {

        BMI088_gyro_write_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], write_BMI088_gyro_reg_data_error[write_reg_num][1]);
 8013500:	f7ff feaa 	bl	8013258 <BMI088_GYRO_NS_L>
 8013504:	79fa      	ldrb	r2, [r7, #7]
 8013506:	4924      	ldr	r1, [pc, #144]	@ (8013598 <bmi088_gyro_init+0x12c>)
 8013508:	4613      	mov	r3, r2
 801350a:	005b      	lsls	r3, r3, #1
 801350c:	4413      	add	r3, r2
 801350e:	440b      	add	r3, r1
 8013510:	7818      	ldrb	r0, [r3, #0]
 8013512:	79fa      	ldrb	r2, [r7, #7]
 8013514:	4920      	ldr	r1, [pc, #128]	@ (8013598 <bmi088_gyro_init+0x12c>)
 8013516:	4613      	mov	r3, r2
 8013518:	005b      	lsls	r3, r3, #1
 801351a:	4413      	add	r3, r2
 801351c:	440b      	add	r3, r1
 801351e:	3301      	adds	r3, #1
 8013520:	781b      	ldrb	r3, [r3, #0]
 8013522:	4619      	mov	r1, r3
 8013524:	f000 f928 	bl	8013778 <BMI088_write_single_reg>
 8013528:	f7ff fea2 	bl	8013270 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 801352c:	2096      	movs	r0, #150	@ 0x96
 801352e:	f7ff fe5b 	bl	80131e8 <BMI088_delay_us>

        BMI088_gyro_read_single_reg(write_BMI088_gyro_reg_data_error[write_reg_num][0], res);
 8013532:	f7ff fe91 	bl	8013258 <BMI088_GYRO_NS_L>
 8013536:	79fa      	ldrb	r2, [r7, #7]
 8013538:	4917      	ldr	r1, [pc, #92]	@ (8013598 <bmi088_gyro_init+0x12c>)
 801353a:	4613      	mov	r3, r2
 801353c:	005b      	lsls	r3, r3, #1
 801353e:	4413      	add	r3, r2
 8013540:	440b      	add	r3, r1
 8013542:	781b      	ldrb	r3, [r3, #0]
 8013544:	1dba      	adds	r2, r7, #6
 8013546:	4611      	mov	r1, r2
 8013548:	4618      	mov	r0, r3
 801354a:	f000 f929 	bl	80137a0 <BMI088_read_single_reg>
 801354e:	f7ff fe8f 	bl	8013270 <BMI088_GYRO_NS_H>
        BMI088_delay_us(BMI088_COM_WAIT_SENSOR_TIME);
 8013552:	2096      	movs	r0, #150	@ 0x96
 8013554:	f7ff fe48 	bl	80131e8 <BMI088_delay_us>

        if (res != write_BMI088_gyro_reg_data_error[write_reg_num][1])
 8013558:	79fa      	ldrb	r2, [r7, #7]
 801355a:	490f      	ldr	r1, [pc, #60]	@ (8013598 <bmi088_gyro_init+0x12c>)
 801355c:	4613      	mov	r3, r2
 801355e:	005b      	lsls	r3, r3, #1
 8013560:	4413      	add	r3, r2
 8013562:	440b      	add	r3, r1
 8013564:	3301      	adds	r3, #1
 8013566:	781a      	ldrb	r2, [r3, #0]
 8013568:	79bb      	ldrb	r3, [r7, #6]
 801356a:	429a      	cmp	r2, r3
 801356c:	d008      	beq.n	8013580 <bmi088_gyro_init+0x114>
        {
            return write_BMI088_gyro_reg_data_error[write_reg_num][2];
 801356e:	79fa      	ldrb	r2, [r7, #7]
 8013570:	4909      	ldr	r1, [pc, #36]	@ (8013598 <bmi088_gyro_init+0x12c>)
 8013572:	4613      	mov	r3, r2
 8013574:	005b      	lsls	r3, r3, #1
 8013576:	4413      	add	r3, r2
 8013578:	440b      	add	r3, r1
 801357a:	3302      	adds	r3, #2
 801357c:	781b      	ldrb	r3, [r3, #0]
 801357e:	e006      	b.n	801358e <bmi088_gyro_init+0x122>
    for (write_reg_num = 0; write_reg_num < BMI088_WRITE_GYRO_REG_NUM; write_reg_num++)
 8013580:	79fb      	ldrb	r3, [r7, #7]
 8013582:	3301      	adds	r3, #1
 8013584:	71fb      	strb	r3, [r7, #7]
 8013586:	79fb      	ldrb	r3, [r7, #7]
 8013588:	2b05      	cmp	r3, #5
 801358a:	d9b9      	bls.n	8013500 <bmi088_gyro_init+0x94>
        }
    }

    return BMI088_NO_ERROR;
 801358c:	2300      	movs	r3, #0
}
 801358e:	4618      	mov	r0, r3
 8013590:	3708      	adds	r7, #8
 8013592:	46bd      	mov	sp, r7
 8013594:	bd80      	pop	{r7, pc}
 8013596:	bf00      	nop
 8013598:	2400002c 	.word	0x2400002c

0801359c <BMI088_read>:
* @retval:     	void
* @details:    	��ȡBMI088���������ݣ��������ٶȡ������Ǻ��¶�
************************************************************************
**/
void BMI088_read(float gyro[3], float accel[3], float *temperate)
{
 801359c:	b580      	push	{r7, lr}
 801359e:	b088      	sub	sp, #32
 80135a0:	af00      	add	r7, sp, #0
 80135a2:	60f8      	str	r0, [r7, #12]
 80135a4:	60b9      	str	r1, [r7, #8]
 80135a6:	607a      	str	r2, [r7, #4]
    uint8_t buf[8] = {0, 0, 0, 0, 0, 0};
 80135a8:	4a70      	ldr	r2, [pc, #448]	@ (801376c <BMI088_read+0x1d0>)
 80135aa:	f107 0314 	add.w	r3, r7, #20
 80135ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80135b2:	6018      	str	r0, [r3, #0]
 80135b4:	3304      	adds	r3, #4
 80135b6:	8019      	strh	r1, [r3, #0]
 80135b8:	3302      	adds	r3, #2
 80135ba:	0c0a      	lsrs	r2, r1, #16
 80135bc:	701a      	strb	r2, [r3, #0]
 80135be:	2300      	movs	r3, #0
 80135c0:	76fb      	strb	r3, [r7, #27]
    int16_t bmi088_raw_temp;

    BMI088_accel_read_muli_reg(BMI088_ACCEL_XOUT_L, buf, 6);
 80135c2:	f7ff fe31 	bl	8013228 <BMI088_ACCEL_NS_L>
 80135c6:	2092      	movs	r0, #146	@ 0x92
 80135c8:	f7ff fe5e 	bl	8013288 <BMI088_read_write_byte>
 80135cc:	f107 0314 	add.w	r3, r7, #20
 80135d0:	2206      	movs	r2, #6
 80135d2:	4619      	mov	r1, r3
 80135d4:	2012      	movs	r0, #18
 80135d6:	f000 f8fb 	bl	80137d0 <BMI088_read_muli_reg>
 80135da:	f7ff fe31 	bl	8013240 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[1]) << 8) | buf[0];
 80135de:	7d7b      	ldrb	r3, [r7, #21]
 80135e0:	021b      	lsls	r3, r3, #8
 80135e2:	b21a      	sxth	r2, r3
 80135e4:	7d3b      	ldrb	r3, [r7, #20]
 80135e6:	b21b      	sxth	r3, r3
 80135e8:	4313      	orrs	r3, r2
 80135ea:	83fb      	strh	r3, [r7, #30]
    accel[0] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 80135ec:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80135f0:	ee07 3a90 	vmov	s15, r3
 80135f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80135f8:	4b5d      	ldr	r3, [pc, #372]	@ (8013770 <BMI088_read+0x1d4>)
 80135fa:	edd3 7a00 	vldr	s15, [r3]
 80135fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013602:	68bb      	ldr	r3, [r7, #8]
 8013604:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 8013608:	7dfb      	ldrb	r3, [r7, #23]
 801360a:	021b      	lsls	r3, r3, #8
 801360c:	b21a      	sxth	r2, r3
 801360e:	7dbb      	ldrb	r3, [r7, #22]
 8013610:	b21b      	sxth	r3, r3
 8013612:	4313      	orrs	r3, r2
 8013614:	83fb      	strh	r3, [r7, #30]
    accel[1] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8013616:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801361a:	ee07 3a90 	vmov	s15, r3
 801361e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013622:	4b53      	ldr	r3, [pc, #332]	@ (8013770 <BMI088_read+0x1d4>)
 8013624:	edd3 7a00 	vldr	s15, [r3]
 8013628:	68bb      	ldr	r3, [r7, #8]
 801362a:	3304      	adds	r3, #4
 801362c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8013630:	edc3 7a00 	vstr	s15, [r3]
    bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 8013634:	7e7b      	ldrb	r3, [r7, #25]
 8013636:	021b      	lsls	r3, r3, #8
 8013638:	b21a      	sxth	r2, r3
 801363a:	7e3b      	ldrb	r3, [r7, #24]
 801363c:	b21b      	sxth	r3, r3
 801363e:	4313      	orrs	r3, r2
 8013640:	83fb      	strh	r3, [r7, #30]
    accel[2] = bmi088_raw_temp * BMI088_ACCEL_SEN;
 8013642:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013646:	ee07 3a90 	vmov	s15, r3
 801364a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801364e:	4b48      	ldr	r3, [pc, #288]	@ (8013770 <BMI088_read+0x1d4>)
 8013650:	edd3 7a00 	vldr	s15, [r3]
 8013654:	68bb      	ldr	r3, [r7, #8]
 8013656:	3308      	adds	r3, #8
 8013658:	ee67 7a27 	vmul.f32	s15, s14, s15
 801365c:	edc3 7a00 	vstr	s15, [r3]

    BMI088_gyro_read_muli_reg(BMI088_GYRO_CHIP_ID, buf, 8);
 8013660:	f7ff fdfa 	bl	8013258 <BMI088_GYRO_NS_L>
 8013664:	f107 0314 	add.w	r3, r7, #20
 8013668:	2208      	movs	r2, #8
 801366a:	4619      	mov	r1, r3
 801366c:	2000      	movs	r0, #0
 801366e:	f000 f8af 	bl	80137d0 <BMI088_read_muli_reg>
 8013672:	f7ff fdfd 	bl	8013270 <BMI088_GYRO_NS_H>
    if(buf[0] == BMI088_GYRO_CHIP_ID_VALUE)
 8013676:	7d3b      	ldrb	r3, [r7, #20]
 8013678:	2b0f      	cmp	r3, #15
 801367a:	d140      	bne.n	80136fe <BMI088_read+0x162>
    {
        bmi088_raw_temp = (int16_t)((buf[3]) << 8) | buf[2];
 801367c:	7dfb      	ldrb	r3, [r7, #23]
 801367e:	021b      	lsls	r3, r3, #8
 8013680:	b21a      	sxth	r2, r3
 8013682:	7dbb      	ldrb	r3, [r7, #22]
 8013684:	b21b      	sxth	r3, r3
 8013686:	4313      	orrs	r3, r2
 8013688:	83fb      	strh	r3, [r7, #30]
        gyro[0] = bmi088_raw_temp * BMI088_GYRO_SEN;
 801368a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801368e:	ee07 3a90 	vmov	s15, r3
 8013692:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013696:	4b37      	ldr	r3, [pc, #220]	@ (8013774 <BMI088_read+0x1d8>)
 8013698:	edd3 7a00 	vldr	s15, [r3]
 801369c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80136a0:	68fb      	ldr	r3, [r7, #12]
 80136a2:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[5]) << 8) | buf[4];
 80136a6:	7e7b      	ldrb	r3, [r7, #25]
 80136a8:	021b      	lsls	r3, r3, #8
 80136aa:	b21a      	sxth	r2, r3
 80136ac:	7e3b      	ldrb	r3, [r7, #24]
 80136ae:	b21b      	sxth	r3, r3
 80136b0:	4313      	orrs	r3, r2
 80136b2:	83fb      	strh	r3, [r7, #30]
        gyro[1] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80136b4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80136b8:	ee07 3a90 	vmov	s15, r3
 80136bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80136c0:	4b2c      	ldr	r3, [pc, #176]	@ (8013774 <BMI088_read+0x1d8>)
 80136c2:	edd3 7a00 	vldr	s15, [r3]
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	3304      	adds	r3, #4
 80136ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80136ce:	edc3 7a00 	vstr	s15, [r3]
        bmi088_raw_temp = (int16_t)((buf[7]) << 8) | buf[6];
 80136d2:	7efb      	ldrb	r3, [r7, #27]
 80136d4:	021b      	lsls	r3, r3, #8
 80136d6:	b21a      	sxth	r2, r3
 80136d8:	7ebb      	ldrb	r3, [r7, #26]
 80136da:	b21b      	sxth	r3, r3
 80136dc:	4313      	orrs	r3, r2
 80136de:	83fb      	strh	r3, [r7, #30]
        gyro[2] = bmi088_raw_temp * BMI088_GYRO_SEN;
 80136e0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80136e4:	ee07 3a90 	vmov	s15, r3
 80136e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80136ec:	4b21      	ldr	r3, [pc, #132]	@ (8013774 <BMI088_read+0x1d8>)
 80136ee:	edd3 7a00 	vldr	s15, [r3]
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	3308      	adds	r3, #8
 80136f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80136fa:	edc3 7a00 	vstr	s15, [r3]
    }
    BMI088_accel_read_muli_reg(BMI088_TEMP_M, buf, 2);
 80136fe:	f7ff fd93 	bl	8013228 <BMI088_ACCEL_NS_L>
 8013702:	20a2      	movs	r0, #162	@ 0xa2
 8013704:	f7ff fdc0 	bl	8013288 <BMI088_read_write_byte>
 8013708:	f107 0314 	add.w	r3, r7, #20
 801370c:	2202      	movs	r2, #2
 801370e:	4619      	mov	r1, r3
 8013710:	2022      	movs	r0, #34	@ 0x22
 8013712:	f000 f85d 	bl	80137d0 <BMI088_read_muli_reg>
 8013716:	f7ff fd93 	bl	8013240 <BMI088_ACCEL_NS_H>

    bmi088_raw_temp = (int16_t)((buf[0] << 3) | (buf[1] >> 5));
 801371a:	7d3b      	ldrb	r3, [r7, #20]
 801371c:	00db      	lsls	r3, r3, #3
 801371e:	b21a      	sxth	r2, r3
 8013720:	7d7b      	ldrb	r3, [r7, #21]
 8013722:	095b      	lsrs	r3, r3, #5
 8013724:	b2db      	uxtb	r3, r3
 8013726:	b21b      	sxth	r3, r3
 8013728:	4313      	orrs	r3, r2
 801372a:	83fb      	strh	r3, [r7, #30]

    if (bmi088_raw_temp > 1023)
 801372c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013730:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013734:	db04      	blt.n	8013740 <BMI088_read+0x1a4>
    {
        bmi088_raw_temp -= 2048;
 8013736:	8bfb      	ldrh	r3, [r7, #30]
 8013738:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 801373c:	b29b      	uxth	r3, r3
 801373e:	83fb      	strh	r3, [r7, #30]
    }

    *temperate = bmi088_raw_temp * BMI088_TEMP_FACTOR + BMI088_TEMP_OFFSET;
 8013740:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013744:	ee07 3a90 	vmov	s15, r3
 8013748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801374c:	eeb4 7a00 	vmov.f32	s14, #64	@ 0x3e000000  0.125
 8013750:	ee67 7a87 	vmul.f32	s15, s15, s14
 8013754:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8013758:	ee77 7a87 	vadd.f32	s15, s15, s14
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	edc3 7a00 	vstr	s15, [r3]
}
 8013762:	bf00      	nop
 8013764:	3720      	adds	r7, #32
 8013766:	46bd      	mov	sp, r7
 8013768:	bd80      	pop	{r7, pc}
 801376a:	bf00      	nop
 801376c:	0801cb60 	.word	0x0801cb60
 8013770:	24000010 	.word	0x24000010
 8013774:	24000014 	.word	0x24000014

08013778 <BMI088_write_single_reg>:
* @retval:     	void
* @details:    	��BMI088������д�뵥���Ĵ���������
************************************************************************
**/
static void BMI088_write_single_reg(uint8_t reg, uint8_t data)
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b082      	sub	sp, #8
 801377c:	af00      	add	r7, sp, #0
 801377e:	4603      	mov	r3, r0
 8013780:	460a      	mov	r2, r1
 8013782:	71fb      	strb	r3, [r7, #7]
 8013784:	4613      	mov	r3, r2
 8013786:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg);
 8013788:	79fb      	ldrb	r3, [r7, #7]
 801378a:	4618      	mov	r0, r3
 801378c:	f7ff fd7c 	bl	8013288 <BMI088_read_write_byte>
    BMI088_read_write_byte(data);
 8013790:	79bb      	ldrb	r3, [r7, #6]
 8013792:	4618      	mov	r0, r3
 8013794:	f7ff fd78 	bl	8013288 <BMI088_read_write_byte>
}
 8013798:	bf00      	nop
 801379a:	3708      	adds	r7, #8
 801379c:	46bd      	mov	sp, r7
 801379e:	bd80      	pop	{r7, pc}

080137a0 <BMI088_read_single_reg>:
* @retval:     	void
* @details:    	��BMI088��������ȡ�����Ĵ���������
************************************************************************
**/
static void BMI088_read_single_reg(uint8_t reg, uint8_t *return_data)
{
 80137a0:	b580      	push	{r7, lr}
 80137a2:	b082      	sub	sp, #8
 80137a4:	af00      	add	r7, sp, #0
 80137a6:	4603      	mov	r3, r0
 80137a8:	6039      	str	r1, [r7, #0]
 80137aa:	71fb      	strb	r3, [r7, #7]
    BMI088_read_write_byte(reg | 0x80);
 80137ac:	79fb      	ldrb	r3, [r7, #7]
 80137ae:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80137b2:	b2db      	uxtb	r3, r3
 80137b4:	4618      	mov	r0, r3
 80137b6:	f7ff fd67 	bl	8013288 <BMI088_read_write_byte>
    *return_data = BMI088_read_write_byte(0x55);
 80137ba:	2055      	movs	r0, #85	@ 0x55
 80137bc:	f7ff fd64 	bl	8013288 <BMI088_read_write_byte>
 80137c0:	4603      	mov	r3, r0
 80137c2:	461a      	mov	r2, r3
 80137c4:	683b      	ldr	r3, [r7, #0]
 80137c6:	701a      	strb	r2, [r3, #0]
}
 80137c8:	bf00      	nop
 80137ca:	3708      	adds	r7, #8
 80137cc:	46bd      	mov	sp, r7
 80137ce:	bd80      	pop	{r7, pc}

080137d0 <BMI088_read_muli_reg>:
* @retval:     	void
* @details:    	��BMI088������������ȡ����Ĵ���������
************************************************************************
**/
static void BMI088_read_muli_reg(uint8_t reg, uint8_t *buf, uint8_t len)
{
 80137d0:	b580      	push	{r7, lr}
 80137d2:	b082      	sub	sp, #8
 80137d4:	af00      	add	r7, sp, #0
 80137d6:	4603      	mov	r3, r0
 80137d8:	6039      	str	r1, [r7, #0]
 80137da:	71fb      	strb	r3, [r7, #7]
 80137dc:	4613      	mov	r3, r2
 80137de:	71bb      	strb	r3, [r7, #6]
    BMI088_read_write_byte(reg | 0x80);
 80137e0:	79fb      	ldrb	r3, [r7, #7]
 80137e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80137e6:	b2db      	uxtb	r3, r3
 80137e8:	4618      	mov	r0, r3
 80137ea:	f7ff fd4d 	bl	8013288 <BMI088_read_write_byte>

    while (len != 0)
 80137ee:	e00c      	b.n	801380a <BMI088_read_muli_reg+0x3a>
    {

        *buf = BMI088_read_write_byte(0x55);
 80137f0:	2055      	movs	r0, #85	@ 0x55
 80137f2:	f7ff fd49 	bl	8013288 <BMI088_read_write_byte>
 80137f6:	4603      	mov	r3, r0
 80137f8:	461a      	mov	r2, r3
 80137fa:	683b      	ldr	r3, [r7, #0]
 80137fc:	701a      	strb	r2, [r3, #0]
        buf++;
 80137fe:	683b      	ldr	r3, [r7, #0]
 8013800:	3301      	adds	r3, #1
 8013802:	603b      	str	r3, [r7, #0]
        len--;
 8013804:	79bb      	ldrb	r3, [r7, #6]
 8013806:	3b01      	subs	r3, #1
 8013808:	71bb      	strb	r3, [r7, #6]
    while (len != 0)
 801380a:	79bb      	ldrb	r3, [r7, #6]
 801380c:	2b00      	cmp	r3, #0
 801380e:	d1ef      	bne.n	80137f0 <BMI088_read_muli_reg+0x20>
    }
}
 8013810:	bf00      	nop
 8013812:	bf00      	nop
 8013814:	3708      	adds	r7, #8
 8013816:	46bd      	mov	sp, r7
 8013818:	bd80      	pop	{r7, pc}
	...

0801381c <RS485_Master_Init>:
osTimerId_t rs485DataTimerId;

/**
 * @brief 初始化RS485主机通信
 */
void RS485_Master_Init(void) {
 801381c:	b580      	push	{r7, lr}
 801381e:	b084      	sub	sp, #16
 8013820:	af00      	add	r7, sp, #0
    // 初始化UART服务
    UART_Service_Init();
 8013822:	f7ef f855 	bl	80028d0 <UART_Service_Init>

    // 初始化RS485状态
    rs485_sensor_1.huart = &huart2;
 8013826:	4b16      	ldr	r3, [pc, #88]	@ (8013880 <RS485_Master_Init+0x64>)
 8013828:	4a16      	ldr	r2, [pc, #88]	@ (8013884 <RS485_Master_Init+0x68>)
 801382a:	601a      	str	r2, [r3, #0]
    rs485_sensor_1.uartState = &uart2_rx_state;
 801382c:	4b14      	ldr	r3, [pc, #80]	@ (8013880 <RS485_Master_Init+0x64>)
 801382e:	4a16      	ldr	r2, [pc, #88]	@ (8013888 <RS485_Master_Init+0x6c>)
 8013830:	605a      	str	r2, [r3, #4]
    rs485_sensor_1.sensorId = RS485_SENSOR_1;
 8013832:	4b13      	ldr	r3, [pc, #76]	@ (8013880 <RS485_Master_Init+0x64>)
 8013834:	2200      	movs	r2, #0
 8013836:	721a      	strb	r2, [r3, #8]
    rs485_sensor_1.initialized = false;
 8013838:	4b11      	ldr	r3, [pc, #68]	@ (8013880 <RS485_Master_Init+0x64>)
 801383a:	2200      	movs	r2, #0
 801383c:	725a      	strb	r2, [r3, #9]

    rs485_sensor_2.huart = &huart3;
 801383e:	4b13      	ldr	r3, [pc, #76]	@ (801388c <RS485_Master_Init+0x70>)
 8013840:	4a13      	ldr	r2, [pc, #76]	@ (8013890 <RS485_Master_Init+0x74>)
 8013842:	601a      	str	r2, [r3, #0]
    rs485_sensor_2.uartState = &uart3_rx_state;
 8013844:	4b11      	ldr	r3, [pc, #68]	@ (801388c <RS485_Master_Init+0x70>)
 8013846:	4a13      	ldr	r2, [pc, #76]	@ (8013894 <RS485_Master_Init+0x78>)
 8013848:	605a      	str	r2, [r3, #4]
    rs485_sensor_2.sensorId = RS485_SENSOR_2;
 801384a:	4b10      	ldr	r3, [pc, #64]	@ (801388c <RS485_Master_Init+0x70>)
 801384c:	2201      	movs	r2, #1
 801384e:	721a      	strb	r2, [r3, #8]
    rs485_sensor_2.initialized = false;
 8013850:	4b0e      	ldr	r3, [pc, #56]	@ (801388c <RS485_Master_Init+0x70>)
 8013852:	2200      	movs	r2, #0
 8013854:	725a      	strb	r2, [r3, #9]

    // 创建定时器，用于100Hz的数据采集
    osTimerAttr_t timer_attr = {
 8013856:	463b      	mov	r3, r7
 8013858:	2200      	movs	r2, #0
 801385a:	601a      	str	r2, [r3, #0]
 801385c:	605a      	str	r2, [r3, #4]
 801385e:	609a      	str	r2, [r3, #8]
 8013860:	60da      	str	r2, [r3, #12]
 8013862:	4b0d      	ldr	r3, [pc, #52]	@ (8013898 <RS485_Master_Init+0x7c>)
 8013864:	603b      	str	r3, [r7, #0]
        .name = "RS485DataTimer"
    };
    rs485DataTimerId = osTimerNew(RS485_DataAcquisitionCallback, osTimerPeriodic, NULL, &timer_attr);
 8013866:	463b      	mov	r3, r7
 8013868:	2200      	movs	r2, #0
 801386a:	2101      	movs	r1, #1
 801386c:	480b      	ldr	r0, [pc, #44]	@ (801389c <RS485_Master_Init+0x80>)
 801386e:	f001 fe35 	bl	80154dc <osTimerNew>
 8013872:	4603      	mov	r3, r0
 8013874:	4a0a      	ldr	r2, [pc, #40]	@ (80138a0 <RS485_Master_Init+0x84>)
 8013876:	6013      	str	r3, [r2, #0]
}
 8013878:	bf00      	nop
 801387a:	3710      	adds	r7, #16
 801387c:	46bd      	mov	sp, r7
 801387e:	bd80      	pop	{r7, pc}
 8013880:	24002050 	.word	0x24002050
 8013884:	24000828 	.word	0x24000828
 8013888:	24000a78 	.word	0x24000a78
 801388c:	2400205c 	.word	0x2400205c
 8013890:	240008bc 	.word	0x240008bc
 8013894:	24000e80 	.word	0x24000e80
 8013898:	0801cb68 	.word	0x0801cb68
 801389c:	0801408d 	.word	0x0801408d
 80138a0:	24002068 	.word	0x24002068

080138a4 <RS485_EnableRxMode>:

/**
 * @brief 切换到RS485接收模式
 * @param state RS485状态结构体
 */
void RS485_EnableRxMode(RS485_State *state) {
 80138a4:	b480      	push	{r7}
 80138a6:	b083      	sub	sp, #12
 80138a8:	af00      	add	r7, sp, #0
 80138aa:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(RS485_DE1_GPIO_Port, RS485_DE1_Pin, GPIO_PIN_RESET);
    } else {
        HAL_GPIO_WritePin(RS485_DE2_GPIO_Port, RS485_DE2_Pin, GPIO_PIN_RESET);
    }
    */
}
 80138ac:	bf00      	nop
 80138ae:	370c      	adds	r7, #12
 80138b0:	46bd      	mov	sp, r7
 80138b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138b6:	4770      	bx	lr

080138b8 <RS485_EnableTxMode>:

/**
 * @brief 切换到RS485发送模式
 * @param state RS485状态结构体
 */
void RS485_EnableTxMode(RS485_State *state) {
 80138b8:	b480      	push	{r7}
 80138ba:	b083      	sub	sp, #12
 80138bc:	af00      	add	r7, sp, #0
 80138be:	6078      	str	r0, [r7, #4]
        HAL_GPIO_WritePin(RS485_DE1_GPIO_Port, RS485_DE1_Pin, GPIO_PIN_SET);
    } else {
        HAL_GPIO_WritePin(RS485_DE2_GPIO_Port, RS485_DE2_Pin, GPIO_PIN_SET);
    }
    */
}
 80138c0:	bf00      	nop
 80138c2:	370c      	adds	r7, #12
 80138c4:	46bd      	mov	sp, r7
 80138c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80138ca:	4770      	bx	lr

080138cc <CalculateChecksum>:
 * @brief 计算校验和
 * @param data 数据缓冲区
 * @param length 数据长度
 * @return 校验和
 */
uint8_t CalculateChecksum(uint8_t *data, uint16_t length) {
 80138cc:	b480      	push	{r7}
 80138ce:	b085      	sub	sp, #20
 80138d0:	af00      	add	r7, sp, #0
 80138d2:	6078      	str	r0, [r7, #4]
 80138d4:	460b      	mov	r3, r1
 80138d6:	807b      	strh	r3, [r7, #2]
    uint8_t sum = 0;
 80138d8:	2300      	movs	r3, #0
 80138da:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < length; i++) {
 80138dc:	2300      	movs	r3, #0
 80138de:	81bb      	strh	r3, [r7, #12]
 80138e0:	e009      	b.n	80138f6 <CalculateChecksum+0x2a>
        sum += data[i];
 80138e2:	89bb      	ldrh	r3, [r7, #12]
 80138e4:	687a      	ldr	r2, [r7, #4]
 80138e6:	4413      	add	r3, r2
 80138e8:	781a      	ldrb	r2, [r3, #0]
 80138ea:	7bfb      	ldrb	r3, [r7, #15]
 80138ec:	4413      	add	r3, r2
 80138ee:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < length; i++) {
 80138f0:	89bb      	ldrh	r3, [r7, #12]
 80138f2:	3301      	adds	r3, #1
 80138f4:	81bb      	strh	r3, [r7, #12]
 80138f6:	89ba      	ldrh	r2, [r7, #12]
 80138f8:	887b      	ldrh	r3, [r7, #2]
 80138fa:	429a      	cmp	r2, r3
 80138fc:	d3f1      	bcc.n	80138e2 <CalculateChecksum+0x16>
    }
    return sum;
 80138fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8013900:	4618      	mov	r0, r3
 8013902:	3714      	adds	r7, #20
 8013904:	46bd      	mov	sp, r7
 8013906:	f85d 7b04 	ldr.w	r7, [sp], #4
 801390a:	4770      	bx	lr

0801390c <VerifyChecksum>:
 * @param buffer 数据缓冲区
 * @param headerPos 帧头位置
 * @param tailPos 帧尾位置
 * @return 校验和是否正确
 */
bool VerifyChecksum(uint8_t *buffer, uint16_t headerPos, uint16_t tailPos) {
 801390c:	b580      	push	{r7, lr}
 801390e:	b084      	sub	sp, #16
 8013910:	af00      	add	r7, sp, #0
 8013912:	6078      	str	r0, [r7, #4]
 8013914:	460b      	mov	r3, r1
 8013916:	807b      	strh	r3, [r7, #2]
 8013918:	4613      	mov	r3, r2
 801391a:	803b      	strh	r3, [r7, #0]
    if (tailPos <= headerPos + FRAME_HEADER_SIZE + 1) return false;
 801391c:	883a      	ldrh	r2, [r7, #0]
 801391e:	887b      	ldrh	r3, [r7, #2]
 8013920:	3304      	adds	r3, #4
 8013922:	429a      	cmp	r2, r3
 8013924:	dc01      	bgt.n	801392a <VerifyChecksum+0x1e>
 8013926:	2300      	movs	r3, #0
 8013928:	e01a      	b.n	8013960 <VerifyChecksum+0x54>

    uint8_t receivedChecksum = buffer[tailPos - 1];
 801392a:	883b      	ldrh	r3, [r7, #0]
 801392c:	3b01      	subs	r3, #1
 801392e:	687a      	ldr	r2, [r7, #4]
 8013930:	4413      	add	r3, r2
 8013932:	781b      	ldrb	r3, [r3, #0]
 8013934:	73fb      	strb	r3, [r7, #15]
    uint8_t calculatedChecksum = CalculateChecksum(&buffer[headerPos], tailPos - headerPos - 1);
 8013936:	887b      	ldrh	r3, [r7, #2]
 8013938:	687a      	ldr	r2, [r7, #4]
 801393a:	18d0      	adds	r0, r2, r3
 801393c:	883a      	ldrh	r2, [r7, #0]
 801393e:	887b      	ldrh	r3, [r7, #2]
 8013940:	1ad3      	subs	r3, r2, r3
 8013942:	b29b      	uxth	r3, r3
 8013944:	3b01      	subs	r3, #1
 8013946:	b29b      	uxth	r3, r3
 8013948:	4619      	mov	r1, r3
 801394a:	f7ff ffbf 	bl	80138cc <CalculateChecksum>
 801394e:	4603      	mov	r3, r0
 8013950:	73bb      	strb	r3, [r7, #14]

    return (receivedChecksum == calculatedChecksum);
 8013952:	7bfa      	ldrb	r2, [r7, #15]
 8013954:	7bbb      	ldrb	r3, [r7, #14]
 8013956:	429a      	cmp	r2, r3
 8013958:	bf0c      	ite	eq
 801395a:	2301      	moveq	r3, #1
 801395c:	2300      	movne	r3, #0
 801395e:	b2db      	uxtb	r3, r3
}
 8013960:	4618      	mov	r0, r3
 8013962:	3710      	adds	r7, #16
 8013964:	46bd      	mov	sp, r7
 8013966:	bd80      	pop	{r7, pc}

08013968 <RS485_Send>:
 * @brief 通过RS485发送数据
 * @param state RS485状态结构体
 * @param data 要发送的数据
 * @param size 数据大小
 */
void RS485_Send(RS485_State *state, uint8_t *data, uint16_t size) {
 8013968:	b580      	push	{r7, lr}
 801396a:	b084      	sub	sp, #16
 801396c:	af00      	add	r7, sp, #0
 801396e:	60f8      	str	r0, [r7, #12]
 8013970:	60b9      	str	r1, [r7, #8]
 8013972:	4613      	mov	r3, r2
 8013974:	80fb      	strh	r3, [r7, #6]
    // 切换到发送模式
    RS485_EnableTxMode(state);
 8013976:	68f8      	ldr	r0, [r7, #12]
 8013978:	f7ff ff9e 	bl	80138b8 <RS485_EnableTxMode>

    // 发送数据
    HAL_UART_Transmit(state->huart, data, size, 100);
 801397c:	68fb      	ldr	r3, [r7, #12]
 801397e:	6818      	ldr	r0, [r3, #0]
 8013980:	88fa      	ldrh	r2, [r7, #6]
 8013982:	2364      	movs	r3, #100	@ 0x64
 8013984:	68b9      	ldr	r1, [r7, #8]
 8013986:	f7fb fad9 	bl	800ef3c <HAL_UART_Transmit>

    // 切换回接收模式
    RS485_EnableRxMode(state);
 801398a:	68f8      	ldr	r0, [r7, #12]
 801398c:	f7ff ff8a 	bl	80138a4 <RS485_EnableRxMode>

    // 重新启动接收中断
    HAL_UART_Receive_IT(state->huart, &state->uartState->RxBuffer[state->uartState->RxCount], 1);
 8013990:	68fb      	ldr	r3, [r7, #12]
 8013992:	6818      	ldr	r0, [r3, #0]
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	685b      	ldr	r3, [r3, #4]
 8013998:	68fa      	ldr	r2, [r7, #12]
 801399a:	6852      	ldr	r2, [r2, #4]
 801399c:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	@ 0x400
 80139a0:	4413      	add	r3, r2
 80139a2:	2201      	movs	r2, #1
 80139a4:	4619      	mov	r1, r3
 80139a6:	f7fb fc1f 	bl	800f1e8 <HAL_UART_Receive_IT>
}
 80139aa:	bf00      	nop
 80139ac:	3710      	adds	r7, #16
 80139ae:	46bd      	mov	sp, r7
 80139b0:	bd80      	pop	{r7, pc}
	...

080139b4 <RS485_SendCommand>:
 * @brief 发送命令到从机
 * @param state RS485状态结构体
 * @param cmd 命令码
 * @return 发送是否成功
 */
bool RS485_SendCommand(RS485_State *state, uint8_t cmd) {
 80139b4:	b590      	push	{r4, r7, lr}
 80139b6:	b0c7      	sub	sp, #284	@ 0x11c
 80139b8:	af00      	add	r7, sp, #0
 80139ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80139be:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80139c2:	6018      	str	r0, [r3, #0]
 80139c4:	460a      	mov	r2, r1
 80139c6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80139ca:	f2a3 1315 	subw	r3, r3, #277	@ 0x115
 80139ce:	701a      	strb	r2, [r3, #0]
    uint8_t txBuffer[RS485_TX_BUFFER_SIZE];
    uint16_t txIndex = 0;
 80139d0:	2300      	movs	r3, #0
 80139d2:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

    // 添加帧头
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 80139d6:	2300      	movs	r3, #0
 80139d8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80139dc:	e014      	b.n	8013a08 <RS485_SendCommand+0x54>
        txBuffer[txIndex++] = FRAME_HEADER[i];
 80139de:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80139e2:	1c5a      	adds	r2, r3, #1
 80139e4:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 80139e8:	4619      	mov	r1, r3
 80139ea:	4a50      	ldr	r2, [pc, #320]	@ (8013b2c <RS485_SendCommand+0x178>)
 80139ec:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80139f0:	4413      	add	r3, r2
 80139f2:	781a      	ldrb	r2, [r3, #0]
 80139f4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80139f8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80139fc:	545a      	strb	r2, [r3, r1]
    for (int i = 0; i < FRAME_HEADER_SIZE; i++) {
 80139fe:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8013a02:	3301      	adds	r3, #1
 8013a04:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8013a08:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8013a0c:	2b02      	cmp	r3, #2
 8013a0e:	dde6      	ble.n	80139de <RS485_SendCommand+0x2a>
    }

    // 添加从机地址
    txBuffer[txIndex++] = SLAVE_ADDRESS;
 8013a10:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8013a14:	1c5a      	adds	r2, r3, #1
 8013a16:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8013a1a:	461a      	mov	r2, r3
 8013a1c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013a20:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013a24:	2101      	movs	r1, #1
 8013a26:	5499      	strb	r1, [r3, r2]

    // 添加命令码
    txBuffer[txIndex++] = cmd;
 8013a28:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8013a2c:	1c5a      	adds	r2, r3, #1
 8013a2e:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8013a32:	4619      	mov	r1, r3
 8013a34:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013a38:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013a3c:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8013a40:	f2a2 1215 	subw	r2, r2, #277	@ 0x115
 8013a44:	7812      	ldrb	r2, [r2, #0]
 8013a46:	545a      	strb	r2, [r3, r1]

    // 计算校验和
    txBuffer[txIndex] = CalculateChecksum(txBuffer, txIndex);
 8013a48:	f8b7 4116 	ldrh.w	r4, [r7, #278]	@ 0x116
 8013a4c:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8013a50:	f107 030c 	add.w	r3, r7, #12
 8013a54:	4611      	mov	r1, r2
 8013a56:	4618      	mov	r0, r3
 8013a58:	f7ff ff38 	bl	80138cc <CalculateChecksum>
 8013a5c:	4603      	mov	r3, r0
 8013a5e:	461a      	mov	r2, r3
 8013a60:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013a64:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013a68:	551a      	strb	r2, [r3, r4]
    txIndex++;
 8013a6a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8013a6e:	3301      	adds	r3, #1
 8013a70:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

    // 添加帧尾
    for (int i = 0; i < FRAME_TAIL_SIZE; i++) {
 8013a74:	2300      	movs	r3, #0
 8013a76:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8013a7a:	e014      	b.n	8013aa6 <RS485_SendCommand+0xf2>
        txBuffer[txIndex++] = FRAME_TAIL[i];
 8013a7c:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8013a80:	1c5a      	adds	r2, r3, #1
 8013a82:	f8a7 2116 	strh.w	r2, [r7, #278]	@ 0x116
 8013a86:	4619      	mov	r1, r3
 8013a88:	4a29      	ldr	r2, [pc, #164]	@ (8013b30 <RS485_SendCommand+0x17c>)
 8013a8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013a8e:	4413      	add	r3, r2
 8013a90:	781a      	ldrb	r2, [r3, #0]
 8013a92:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013a96:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8013a9a:	545a      	strb	r2, [r3, r1]
    for (int i = 0; i < FRAME_TAIL_SIZE; i++) {
 8013a9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013aa0:	3301      	adds	r3, #1
 8013aa2:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8013aa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8013aaa:	2b02      	cmp	r3, #2
 8013aac:	dde6      	ble.n	8013a7c <RS485_SendCommand+0xc8>
    }

    // 清空接收计数器，准备接收响应
    state->uartState->frameReceived = 0;
 8013aae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013ab2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013ab6:	681b      	ldr	r3, [r3, #0]
 8013ab8:	685b      	ldr	r3, [r3, #4]
 8013aba:	2200      	movs	r2, #0
 8013abc:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
    state->uartState->RxCount = 0;
 8013ac0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013ac4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	685b      	ldr	r3, [r3, #4]
 8013acc:	2200      	movs	r2, #0
 8013ace:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    state->uartState->lastHeaderPos = 0;
 8013ad2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013ad6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	685b      	ldr	r3, [r3, #4]
 8013ade:	2200      	movs	r2, #0
 8013ae0:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    state->uartState->headerFound = 0;
 8013ae4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013ae8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	685b      	ldr	r3, [r3, #4]
 8013af0:	2200      	movs	r2, #0
 8013af2:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
    state->uartState->searchOffset = 0;
 8013af6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013afa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013afe:	681b      	ldr	r3, [r3, #0]
 8013b00:	685b      	ldr	r3, [r3, #4]
 8013b02:	2200      	movs	r2, #0
 8013b04:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406


    // 发送命令
    RS485_Send(state, txBuffer, txIndex);
 8013b08:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 8013b0c:	f107 010c 	add.w	r1, r7, #12
 8013b10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8013b14:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8013b18:	6818      	ldr	r0, [r3, #0]
 8013b1a:	f7ff ff25 	bl	8013968 <RS485_Send>

    // 清空接收计数器，准备接收响应
//    state->uartState->frameReceived = 0;
//    state->uartState->RxCount = 0;

    return true;
 8013b1e:	2301      	movs	r3, #1
}
 8013b20:	4618      	mov	r0, r3
 8013b22:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8013b26:	46bd      	mov	sp, r7
 8013b28:	bd90      	pop	{r4, r7, pc}
 8013b2a:	bf00      	nop
 8013b2c:	0801d0f0 	.word	0x0801d0f0
 8013b30:	0801d0f4 	.word	0x0801d0f4

08013b34 <RS485_WaitForResponse>:
 * @brief 等待从机响应
 * @param state RS485状态结构体
 * @param timeout 超时时间（毫秒）
 * @return 是否接收到响应
 */
bool RS485_WaitForResponse(RS485_State *state, uint32_t timeout) {
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b084      	sub	sp, #16
 8013b38:	af00      	add	r7, sp, #0
 8013b3a:	6078      	str	r0, [r7, #4]
 8013b3c:	6039      	str	r1, [r7, #0]
    uint32_t startTime = HAL_GetTick();
 8013b3e:	f7ef f96b 	bl	8002e18 <HAL_GetTick>
 8013b42:	60f8      	str	r0, [r7, #12]

    while ((HAL_GetTick() - startTime) < timeout) {
 8013b44:	e00b      	b.n	8013b5e <RS485_WaitForResponse+0x2a>
        if (state->uartState->frameReceived) {
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	685b      	ldr	r3, [r3, #4]
 8013b4a:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8013b4e:	b2db      	uxtb	r3, r3
 8013b50:	2b00      	cmp	r3, #0
 8013b52:	d001      	beq.n	8013b58 <RS485_WaitForResponse+0x24>
            return true;
 8013b54:	2301      	movs	r3, #1
 8013b56:	e00b      	b.n	8013b70 <RS485_WaitForResponse+0x3c>
        }
        osDelay(1);
 8013b58:	2001      	movs	r0, #1
 8013b5a:	f001 fc8f 	bl	801547c <osDelay>
    while ((HAL_GetTick() - startTime) < timeout) {
 8013b5e:	f7ef f95b 	bl	8002e18 <HAL_GetTick>
 8013b62:	4602      	mov	r2, r0
 8013b64:	68fb      	ldr	r3, [r7, #12]
 8013b66:	1ad3      	subs	r3, r2, r3
 8013b68:	683a      	ldr	r2, [r7, #0]
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d8eb      	bhi.n	8013b46 <RS485_WaitForResponse+0x12>
    }

    return false;
 8013b6e:	2300      	movs	r3, #0
}
 8013b70:	4618      	mov	r0, r3
 8013b72:	3710      	adds	r7, #16
 8013b74:	46bd      	mov	sp, r7
 8013b76:	bd80      	pop	{r7, pc}

08013b78 <FindCompleteFrame>:
 * @param state UART接收状态结构体
 * @param headerPos 帧头位置的输出参数
 * @param tailPos 帧尾位置的输出参数
 * @return 是否找到完整帧
 */
bool FindCompleteFrame(UART_RxState *state, uint16_t *headerPos, uint16_t *tailPos) {
 8013b78:	b580      	push	{r7, lr}
 8013b7a:	b086      	sub	sp, #24
 8013b7c:	af00      	add	r7, sp, #0
 8013b7e:	60f8      	str	r0, [r7, #12]
 8013b80:	60b9      	str	r1, [r7, #8]
 8013b82:	607a      	str	r2, [r7, #4]
    // 查找帧头
    bool headerFound = false;
 8013b84:	2300      	movs	r3, #0
 8013b86:	75fb      	strb	r3, [r7, #23]
    *headerPos = 0;
 8013b88:	68bb      	ldr	r3, [r7, #8]
 8013b8a:	2200      	movs	r2, #0
 8013b8c:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = 0; i <= state->RxCount - FRAME_HEADER_SIZE; i++) {
 8013b8e:	2300      	movs	r3, #0
 8013b90:	82bb      	strh	r3, [r7, #20]
 8013b92:	e011      	b.n	8013bb8 <FindCompleteFrame+0x40>
        if (IsFrameHeaderFound(state->RxBuffer, i, FRAME_HEADER, FRAME_HEADER_SIZE)) {
 8013b94:	68f8      	ldr	r0, [r7, #12]
 8013b96:	8ab9      	ldrh	r1, [r7, #20]
 8013b98:	2303      	movs	r3, #3
 8013b9a:	4a23      	ldr	r2, [pc, #140]	@ (8013c28 <FindCompleteFrame+0xb0>)
 8013b9c:	f7ee ff1a 	bl	80029d4 <IsFrameHeaderFound>
 8013ba0:	4603      	mov	r3, r0
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d005      	beq.n	8013bb2 <FindCompleteFrame+0x3a>
            headerFound = true;
 8013ba6:	2301      	movs	r3, #1
 8013ba8:	75fb      	strb	r3, [r7, #23]
            *headerPos = i;
 8013baa:	68bb      	ldr	r3, [r7, #8]
 8013bac:	8aba      	ldrh	r2, [r7, #20]
 8013bae:	801a      	strh	r2, [r3, #0]
            break;
 8013bb0:	e009      	b.n	8013bc6 <FindCompleteFrame+0x4e>
    for (uint16_t i = 0; i <= state->RxCount - FRAME_HEADER_SIZE; i++) {
 8013bb2:	8abb      	ldrh	r3, [r7, #20]
 8013bb4:	3301      	adds	r3, #1
 8013bb6:	82bb      	strh	r3, [r7, #20]
 8013bb8:	68fb      	ldr	r3, [r7, #12]
 8013bba:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8013bbe:	1e9a      	subs	r2, r3, #2
 8013bc0:	8abb      	ldrh	r3, [r7, #20]
 8013bc2:	429a      	cmp	r2, r3
 8013bc4:	dce6      	bgt.n	8013b94 <FindCompleteFrame+0x1c>
        }
    }

    if (!headerFound) {
 8013bc6:	7dfb      	ldrb	r3, [r7, #23]
 8013bc8:	f083 0301 	eor.w	r3, r3, #1
 8013bcc:	b2db      	uxtb	r3, r3
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d001      	beq.n	8013bd6 <FindCompleteFrame+0x5e>
        return false;
 8013bd2:	2300      	movs	r3, #0
 8013bd4:	e023      	b.n	8013c1e <FindCompleteFrame+0xa6>
    }

    // 查找帧尾
    bool tailFound = false;
 8013bd6:	2300      	movs	r3, #0
 8013bd8:	74fb      	strb	r3, [r7, #19]
    *tailPos = 0;
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	2200      	movs	r2, #0
 8013bde:	801a      	strh	r2, [r3, #0]

    for (uint16_t i = *headerPos + FRAME_HEADER_SIZE; i <= state->RxCount - FRAME_TAIL_SIZE; i++) {
 8013be0:	68bb      	ldr	r3, [r7, #8]
 8013be2:	881b      	ldrh	r3, [r3, #0]
 8013be4:	3303      	adds	r3, #3
 8013be6:	823b      	strh	r3, [r7, #16]
 8013be8:	e011      	b.n	8013c0e <FindCompleteFrame+0x96>
        if (IsFrameTailFound(state->RxBuffer, i, FRAME_TAIL, FRAME_TAIL_SIZE)) {
 8013bea:	68f8      	ldr	r0, [r7, #12]
 8013bec:	8a39      	ldrh	r1, [r7, #16]
 8013bee:	2303      	movs	r3, #3
 8013bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8013c2c <FindCompleteFrame+0xb4>)
 8013bf2:	f7ee ff19 	bl	8002a28 <IsFrameTailFound>
 8013bf6:	4603      	mov	r3, r0
 8013bf8:	2b00      	cmp	r3, #0
 8013bfa:	d005      	beq.n	8013c08 <FindCompleteFrame+0x90>
            tailFound = true;
 8013bfc:	2301      	movs	r3, #1
 8013bfe:	74fb      	strb	r3, [r7, #19]
            *tailPos = i;
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	8a3a      	ldrh	r2, [r7, #16]
 8013c04:	801a      	strh	r2, [r3, #0]
            break;
 8013c06:	e009      	b.n	8013c1c <FindCompleteFrame+0xa4>
    for (uint16_t i = *headerPos + FRAME_HEADER_SIZE; i <= state->RxCount - FRAME_TAIL_SIZE; i++) {
 8013c08:	8a3b      	ldrh	r3, [r7, #16]
 8013c0a:	3301      	adds	r3, #1
 8013c0c:	823b      	strh	r3, [r7, #16]
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8013c14:	1e9a      	subs	r2, r3, #2
 8013c16:	8a3b      	ldrh	r3, [r7, #16]
 8013c18:	429a      	cmp	r2, r3
 8013c1a:	dce6      	bgt.n	8013bea <FindCompleteFrame+0x72>
        }
    }

    return tailFound;
 8013c1c:	7cfb      	ldrb	r3, [r7, #19]
}
 8013c1e:	4618      	mov	r0, r3
 8013c20:	3718      	adds	r7, #24
 8013c22:	46bd      	mov	sp, r7
 8013c24:	bd80      	pop	{r7, pc}
 8013c26:	bf00      	nop
 8013c28:	0801d0f0 	.word	0x0801d0f0
 8013c2c:	0801d0f4 	.word	0x0801d0f4

08013c30 <ProcessResponse>:

/**
 * @brief 处理接收到的响应
 * @param state RS485状态结构体
 */
void ProcessResponse(RS485_State *state) {
 8013c30:	b580      	push	{r7, lr}
 8013c32:	b088      	sub	sp, #32
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	6078      	str	r0, [r7, #4]
    UART_RxState *uartState = state->uartState;
 8013c38:	687b      	ldr	r3, [r7, #4]
 8013c3a:	685b      	ldr	r3, [r3, #4]
 8013c3c:	617b      	str	r3, [r7, #20]


    if (!uartState->frameReceived) {
 8013c3e:	697b      	ldr	r3, [r7, #20]
 8013c40:	f893 3402 	ldrb.w	r3, [r3, #1026]	@ 0x402
 8013c44:	b2db      	uxtb	r3, r3
 8013c46:	2b00      	cmp	r3, #0
 8013c48:	f000 819d 	beq.w	8013f86 <ProcessResponse+0x356>
        return;
    }

    uint16_t headerPos = 0;
 8013c4c:	2300      	movs	r3, #0
 8013c4e:	81bb      	strh	r3, [r7, #12]
    uint16_t tailPos = 0;
 8013c50:	2300      	movs	r3, #0
 8013c52:	817b      	strh	r3, [r7, #10]

    if (!FindCompleteFrame(uartState, &headerPos, &tailPos)) {
 8013c54:	f107 020a 	add.w	r2, r7, #10
 8013c58:	f107 030c 	add.w	r3, r7, #12
 8013c5c:	4619      	mov	r1, r3
 8013c5e:	6978      	ldr	r0, [r7, #20]
 8013c60:	f7ff ff8a 	bl	8013b78 <FindCompleteFrame>
 8013c64:	4603      	mov	r3, r0
 8013c66:	f083 0301 	eor.w	r3, r3, #1
 8013c6a:	b2db      	uxtb	r3, r3
 8013c6c:	2b00      	cmp	r3, #0
 8013c6e:	d006      	beq.n	8013c7e <ProcessResponse+0x4e>
        // 没有找到完整帧，重置接收状态
        ResetUartState(uartState);
 8013c70:	6978      	ldr	r0, [r7, #20]
 8013c72:	f7ee ffb9 	bl	8002be8 <ResetUartState>
        printf("NOT FindCompleteFrame\r\n");
 8013c76:	484d      	ldr	r0, [pc, #308]	@ (8013dac <ProcessResponse+0x17c>)
 8013c78:	f005 fda0 	bl	80197bc <puts>
        return;
 8013c7c:	e184      	b.n	8013f88 <ProcessResponse+0x358>
    }

    // 验证校验和
    if (!VerifyChecksum(uartState->RxBuffer, headerPos, tailPos)) {
 8013c7e:	697b      	ldr	r3, [r7, #20]
 8013c80:	89b9      	ldrh	r1, [r7, #12]
 8013c82:	897a      	ldrh	r2, [r7, #10]
 8013c84:	4618      	mov	r0, r3
 8013c86:	f7ff fe41 	bl	801390c <VerifyChecksum>
 8013c8a:	4603      	mov	r3, r0
 8013c8c:	f083 0301 	eor.w	r3, r3, #1
 8013c90:	b2db      	uxtb	r3, r3
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d006      	beq.n	8013ca4 <ProcessResponse+0x74>
        // 校验和错误，重置接收状态
        ResetUartState(uartState);
 8013c96:	6978      	ldr	r0, [r7, #20]
 8013c98:	f7ee ffa6 	bl	8002be8 <ResetUartState>
        printf("NOT VerifyChecksum\r\n");
 8013c9c:	4844      	ldr	r0, [pc, #272]	@ (8013db0 <ProcessResponse+0x180>)
 8013c9e:	f005 fd8d 	bl	80197bc <puts>
        return;
 8013ca2:	e171      	b.n	8013f88 <ProcessResponse+0x358>
    }

    // 验证从机地址
    if (uartState->RxBuffer[headerPos + FRAME_HEADER_SIZE] != SLAVE_ADDRESS) {
 8013ca4:	89bb      	ldrh	r3, [r7, #12]
 8013ca6:	3303      	adds	r3, #3
 8013ca8:	697a      	ldr	r2, [r7, #20]
 8013caa:	5cd3      	ldrb	r3, [r2, r3]
 8013cac:	2b01      	cmp	r3, #1
 8013cae:	d006      	beq.n	8013cbe <ProcessResponse+0x8e>
        // 不是发给本从机的，重置接收状态
        ResetUartState(uartState);
 8013cb0:	6978      	ldr	r0, [r7, #20]
 8013cb2:	f7ee ff99 	bl	8002be8 <ResetUartState>
        printf("NOT SLAVE_ADDRESS\r\n");
 8013cb6:	483f      	ldr	r0, [pc, #252]	@ (8013db4 <ProcessResponse+0x184>)
 8013cb8:	f005 fd80 	bl	80197bc <puts>
        return;
 8013cbc:	e164      	b.n	8013f88 <ProcessResponse+0x358>
    }

    // 获取命令码
    uint8_t cmd = uartState->RxBuffer[headerPos + FRAME_HEADER_SIZE + 1]; // 命令码在地址后面
 8013cbe:	89bb      	ldrh	r3, [r7, #12]
 8013cc0:	3304      	adds	r3, #4
 8013cc2:	697a      	ldr	r2, [r7, #20]
 8013cc4:	5cd3      	ldrb	r3, [r2, r3]
 8013cc6:	74fb      	strb	r3, [r7, #19]
    uint16_t rxIndex = headerPos + FRAME_HEADER_SIZE + 2; // 数据开始索引
 8013cc8:	89bb      	ldrh	r3, [r7, #12]
 8013cca:	3305      	adds	r3, #5
 8013ccc:	823b      	strh	r3, [r7, #16]

    // 处理不同命令的响应
    switch (cmd) {
 8013cce:	7cfb      	ldrb	r3, [r7, #19]
 8013cd0:	2b01      	cmp	r3, #1
 8013cd2:	d002      	beq.n	8013cda <ProcessResponse+0xaa>
 8013cd4:	2b0b      	cmp	r3, #11
 8013cd6:	d061      	beq.n	8013d9c <ProcessResponse+0x16c>

            break;
        }

        default:
            break;
 8013cd8:	e151      	b.n	8013f7e <ProcessResponse+0x34e>
            if (state->sensorId == RS485_SENSOR_1) {
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	7a1b      	ldrb	r3, [r3, #8]
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d102      	bne.n	8013ce8 <ProcessResponse+0xb8>
                deviceStatus = &g_device_status.rs485_sensor_devicestatus_1;
 8013ce2:	4b35      	ldr	r3, [pc, #212]	@ (8013db8 <ProcessResponse+0x188>)
 8013ce4:	61fb      	str	r3, [r7, #28]
 8013ce6:	e001      	b.n	8013cec <ProcessResponse+0xbc>
                deviceStatus = &g_device_status.rs485_sensor_devicestatus_2;
 8013ce8:	4b34      	ldr	r3, [pc, #208]	@ (8013dbc <ProcessResponse+0x18c>)
 8013cea:	61fb      	str	r3, [r7, #28]
            deviceStatus->imu_1_init = uartState->RxBuffer[rxIndex++];
 8013cec:	8a3b      	ldrh	r3, [r7, #16]
 8013cee:	1c5a      	adds	r2, r3, #1
 8013cf0:	823a      	strh	r2, [r7, #16]
 8013cf2:	461a      	mov	r2, r3
 8013cf4:	697b      	ldr	r3, [r7, #20]
 8013cf6:	5c9b      	ldrb	r3, [r3, r2]
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	bf14      	ite	ne
 8013cfc:	2301      	movne	r3, #1
 8013cfe:	2300      	moveq	r3, #0
 8013d00:	b2da      	uxtb	r2, r3
 8013d02:	69fb      	ldr	r3, [r7, #28]
 8013d04:	701a      	strb	r2, [r3, #0]
            deviceStatus->imu_2_init = uartState->RxBuffer[rxIndex++];
 8013d06:	8a3b      	ldrh	r3, [r7, #16]
 8013d08:	1c5a      	adds	r2, r3, #1
 8013d0a:	823a      	strh	r2, [r7, #16]
 8013d0c:	461a      	mov	r2, r3
 8013d0e:	697b      	ldr	r3, [r7, #20]
 8013d10:	5c9b      	ldrb	r3, [r3, r2]
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	bf14      	ite	ne
 8013d16:	2301      	movne	r3, #1
 8013d18:	2300      	moveq	r3, #0
 8013d1a:	b2da      	uxtb	r2, r3
 8013d1c:	69fb      	ldr	r3, [r7, #28]
 8013d1e:	705a      	strb	r2, [r3, #1]
            deviceStatus->mt6835_cs1_init = uartState->RxBuffer[rxIndex++];
 8013d20:	8a3b      	ldrh	r3, [r7, #16]
 8013d22:	1c5a      	adds	r2, r3, #1
 8013d24:	823a      	strh	r2, [r7, #16]
 8013d26:	461a      	mov	r2, r3
 8013d28:	697b      	ldr	r3, [r7, #20]
 8013d2a:	5c9b      	ldrb	r3, [r3, r2]
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	bf14      	ite	ne
 8013d30:	2301      	movne	r3, #1
 8013d32:	2300      	moveq	r3, #0
 8013d34:	b2da      	uxtb	r2, r3
 8013d36:	69fb      	ldr	r3, [r7, #28]
 8013d38:	709a      	strb	r2, [r3, #2]
            uint8_t errLen = uartState->RxBuffer[rxIndex++];
 8013d3a:	8a3b      	ldrh	r3, [r7, #16]
 8013d3c:	1c5a      	adds	r2, r3, #1
 8013d3e:	823a      	strh	r2, [r7, #16]
 8013d40:	461a      	mov	r2, r3
 8013d42:	697b      	ldr	r3, [r7, #20]
 8013d44:	5c9b      	ldrb	r3, [r3, r2]
 8013d46:	73fb      	strb	r3, [r7, #15]
            if (errLen > 0) {
 8013d48:	7bfb      	ldrb	r3, [r7, #15]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d00e      	beq.n	8013d6c <ProcessResponse+0x13c>
                memcpy(deviceStatus->error_message, &uartState->RxBuffer[rxIndex], errLen);
 8013d4e:	69fb      	ldr	r3, [r7, #28]
 8013d50:	1cd8      	adds	r0, r3, #3
 8013d52:	8a3b      	ldrh	r3, [r7, #16]
 8013d54:	697a      	ldr	r2, [r7, #20]
 8013d56:	4413      	add	r3, r2
 8013d58:	7bfa      	ldrb	r2, [r7, #15]
 8013d5a:	4619      	mov	r1, r3
 8013d5c:	f005 ffa5 	bl	8019caa <memcpy>
                deviceStatus->error_message[errLen] = '\0'; // 添加字符串结束符
 8013d60:	7bfb      	ldrb	r3, [r7, #15]
 8013d62:	69fa      	ldr	r2, [r7, #28]
 8013d64:	4413      	add	r3, r2
 8013d66:	2200      	movs	r2, #0
 8013d68:	70da      	strb	r2, [r3, #3]
 8013d6a:	e002      	b.n	8013d72 <ProcessResponse+0x142>
                deviceStatus->error_message[0] = '\0'; // 无错误信息
 8013d6c:	69fb      	ldr	r3, [r7, #28]
 8013d6e:	2200      	movs	r2, #0
 8013d70:	70da      	strb	r2, [r3, #3]
            state->initialized = deviceStatus->imu_1_init &&
 8013d72:	69fb      	ldr	r3, [r7, #28]
 8013d74:	781b      	ldrb	r3, [r3, #0]
                                deviceStatus->imu_2_init &&
 8013d76:	2b00      	cmp	r3, #0
 8013d78:	d009      	beq.n	8013d8e <ProcessResponse+0x15e>
 8013d7a:	69fb      	ldr	r3, [r7, #28]
 8013d7c:	785b      	ldrb	r3, [r3, #1]
            state->initialized = deviceStatus->imu_1_init &&
 8013d7e:	2b00      	cmp	r3, #0
 8013d80:	d005      	beq.n	8013d8e <ProcessResponse+0x15e>
                                deviceStatus->mt6835_cs1_init;
 8013d82:	69fb      	ldr	r3, [r7, #28]
 8013d84:	789b      	ldrb	r3, [r3, #2]
                                deviceStatus->imu_2_init &&
 8013d86:	2b00      	cmp	r3, #0
 8013d88:	d001      	beq.n	8013d8e <ProcessResponse+0x15e>
 8013d8a:	2301      	movs	r3, #1
 8013d8c:	e000      	b.n	8013d90 <ProcessResponse+0x160>
 8013d8e:	2300      	movs	r3, #0
 8013d90:	f003 0301 	and.w	r3, r3, #1
 8013d94:	b2da      	uxtb	r2, r3
            state->initialized = deviceStatus->imu_1_init &&
 8013d96:	687b      	ldr	r3, [r7, #4]
 8013d98:	725a      	strb	r2, [r3, #9]
            break;
 8013d9a:	e0f0      	b.n	8013f7e <ProcessResponse+0x34e>
            if (state->sensorId == RS485_SENSOR_1) {
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	7a1b      	ldrb	r3, [r3, #8]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d10f      	bne.n	8013dc4 <ProcessResponse+0x194>
                sensorData = &g_system_state.rs485_sensor_data_1;
 8013da4:	4b06      	ldr	r3, [pc, #24]	@ (8013dc0 <ProcessResponse+0x190>)
 8013da6:	61bb      	str	r3, [r7, #24]
 8013da8:	e00e      	b.n	8013dc8 <ProcessResponse+0x198>
 8013daa:	bf00      	nop
 8013dac:	0801cb78 	.word	0x0801cb78
 8013db0:	0801cb90 	.word	0x0801cb90
 8013db4:	0801cba4 	.word	0x0801cba4
 8013db8:	24001aa0 	.word	0x24001aa0
 8013dbc:	24001ba3 	.word	0x24001ba3
 8013dc0:	24001dd8 	.word	0x24001dd8
                sensorData = &g_system_state.rs485_sensor_data_2;
 8013dc4:	4b72      	ldr	r3, [pc, #456]	@ (8013f90 <ProcessResponse+0x360>)
 8013dc6:	61bb      	str	r3, [r7, #24]
            lock_system_state();
 8013dc8:	f7fd fee8 	bl	8011b9c <lock_system_state>
            memcpy(&sensorData->encoder_data.angle, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013dcc:	69bb      	ldr	r3, [r7, #24]
 8013dce:	8a3a      	ldrh	r2, [r7, #16]
 8013dd0:	6979      	ldr	r1, [r7, #20]
 8013dd2:	440a      	add	r2, r1
 8013dd4:	6812      	ldr	r2, [r2, #0]
 8013dd6:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013dd8:	8a3b      	ldrh	r3, [r7, #16]
 8013dda:	3304      	adds	r3, #4
 8013ddc:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013dde:	69bb      	ldr	r3, [r7, #24]
 8013de0:	3328      	adds	r3, #40	@ 0x28
 8013de2:	8a3a      	ldrh	r2, [r7, #16]
 8013de4:	6979      	ldr	r1, [r7, #20]
 8013de6:	440a      	add	r2, r1
 8013de8:	6812      	ldr	r2, [r2, #0]
 8013dea:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013dec:	8a3b      	ldrh	r3, [r7, #16]
 8013dee:	3304      	adds	r3, #4
 8013df0:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.quat.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013df2:	69bb      	ldr	r3, [r7, #24]
 8013df4:	332c      	adds	r3, #44	@ 0x2c
 8013df6:	8a3a      	ldrh	r2, [r7, #16]
 8013df8:	6979      	ldr	r1, [r7, #20]
 8013dfa:	440a      	add	r2, r1
 8013dfc:	6812      	ldr	r2, [r2, #0]
 8013dfe:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e00:	8a3b      	ldrh	r3, [r7, #16]
 8013e02:	3304      	adds	r3, #4
 8013e04:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e06:	69bb      	ldr	r3, [r7, #24]
 8013e08:	3330      	adds	r3, #48	@ 0x30
 8013e0a:	8a3a      	ldrh	r2, [r7, #16]
 8013e0c:	6979      	ldr	r1, [r7, #20]
 8013e0e:	440a      	add	r2, r1
 8013e10:	6812      	ldr	r2, [r2, #0]
 8013e12:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e14:	8a3b      	ldrh	r3, [r7, #16]
 8013e16:	3304      	adds	r3, #4
 8013e18:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e1a:	69bb      	ldr	r3, [r7, #24]
 8013e1c:	3334      	adds	r3, #52	@ 0x34
 8013e1e:	8a3a      	ldrh	r2, [r7, #16]
 8013e20:	6979      	ldr	r1, [r7, #20]
 8013e22:	440a      	add	r2, r1
 8013e24:	6812      	ldr	r2, [r2, #0]
 8013e26:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e28:	8a3b      	ldrh	r3, [r7, #16]
 8013e2a:	3304      	adds	r3, #4
 8013e2c:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e2e:	69bb      	ldr	r3, [r7, #24]
 8013e30:	3304      	adds	r3, #4
 8013e32:	8a3a      	ldrh	r2, [r7, #16]
 8013e34:	6979      	ldr	r1, [r7, #20]
 8013e36:	440a      	add	r2, r1
 8013e38:	6812      	ldr	r2, [r2, #0]
 8013e3a:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e3c:	8a3b      	ldrh	r3, [r7, #16]
 8013e3e:	3304      	adds	r3, #4
 8013e40:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e42:	69bb      	ldr	r3, [r7, #24]
 8013e44:	3308      	adds	r3, #8
 8013e46:	8a3a      	ldrh	r2, [r7, #16]
 8013e48:	6979      	ldr	r1, [r7, #20]
 8013e4a:	440a      	add	r2, r1
 8013e4c:	6812      	ldr	r2, [r2, #0]
 8013e4e:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e50:	8a3b      	ldrh	r3, [r7, #16]
 8013e52:	3304      	adds	r3, #4
 8013e54:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e56:	69bb      	ldr	r3, [r7, #24]
 8013e58:	330c      	adds	r3, #12
 8013e5a:	8a3a      	ldrh	r2, [r7, #16]
 8013e5c:	6979      	ldr	r1, [r7, #20]
 8013e5e:	440a      	add	r2, r1
 8013e60:	6812      	ldr	r2, [r2, #0]
 8013e62:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e64:	8a3b      	ldrh	r3, [r7, #16]
 8013e66:	3304      	adds	r3, #4
 8013e68:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e6a:	69bb      	ldr	r3, [r7, #24]
 8013e6c:	3310      	adds	r3, #16
 8013e6e:	8a3a      	ldrh	r2, [r7, #16]
 8013e70:	6979      	ldr	r1, [r7, #20]
 8013e72:	440a      	add	r2, r1
 8013e74:	6812      	ldr	r2, [r2, #0]
 8013e76:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e78:	8a3b      	ldrh	r3, [r7, #16]
 8013e7a:	3304      	adds	r3, #4
 8013e7c:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e7e:	69bb      	ldr	r3, [r7, #24]
 8013e80:	3314      	adds	r3, #20
 8013e82:	8a3a      	ldrh	r2, [r7, #16]
 8013e84:	6979      	ldr	r1, [r7, #20]
 8013e86:	440a      	add	r2, r1
 8013e88:	6812      	ldr	r2, [r2, #0]
 8013e8a:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013e8c:	8a3b      	ldrh	r3, [r7, #16]
 8013e8e:	3304      	adds	r3, #4
 8013e90:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_1.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013e92:	69bb      	ldr	r3, [r7, #24]
 8013e94:	3318      	adds	r3, #24
 8013e96:	8a3a      	ldrh	r2, [r7, #16]
 8013e98:	6979      	ldr	r1, [r7, #20]
 8013e9a:	440a      	add	r2, r1
 8013e9c:	6812      	ldr	r2, [r2, #0]
 8013e9e:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013ea0:	8a3b      	ldrh	r3, [r7, #16]
 8013ea2:	3304      	adds	r3, #4
 8013ea4:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.quat.w, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013ea6:	69bb      	ldr	r3, [r7, #24]
 8013ea8:	3360      	adds	r3, #96	@ 0x60
 8013eaa:	8a3a      	ldrh	r2, [r7, #16]
 8013eac:	6979      	ldr	r1, [r7, #20]
 8013eae:	440a      	add	r2, r1
 8013eb0:	6812      	ldr	r2, [r2, #0]
 8013eb2:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013eb4:	8a3b      	ldrh	r3, [r7, #16]
 8013eb6:	3304      	adds	r3, #4
 8013eb8:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.quat.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013eba:	69bb      	ldr	r3, [r7, #24]
 8013ebc:	3364      	adds	r3, #100	@ 0x64
 8013ebe:	8a3a      	ldrh	r2, [r7, #16]
 8013ec0:	6979      	ldr	r1, [r7, #20]
 8013ec2:	440a      	add	r2, r1
 8013ec4:	6812      	ldr	r2, [r2, #0]
 8013ec6:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013ec8:	8a3b      	ldrh	r3, [r7, #16]
 8013eca:	3304      	adds	r3, #4
 8013ecc:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.quat.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013ece:	69bb      	ldr	r3, [r7, #24]
 8013ed0:	3368      	adds	r3, #104	@ 0x68
 8013ed2:	8a3a      	ldrh	r2, [r7, #16]
 8013ed4:	6979      	ldr	r1, [r7, #20]
 8013ed6:	440a      	add	r2, r1
 8013ed8:	6812      	ldr	r2, [r2, #0]
 8013eda:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013edc:	8a3b      	ldrh	r3, [r7, #16]
 8013ede:	3304      	adds	r3, #4
 8013ee0:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.quat.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013ee2:	69bb      	ldr	r3, [r7, #24]
 8013ee4:	336c      	adds	r3, #108	@ 0x6c
 8013ee6:	8a3a      	ldrh	r2, [r7, #16]
 8013ee8:	6979      	ldr	r1, [r7, #20]
 8013eea:	440a      	add	r2, r1
 8013eec:	6812      	ldr	r2, [r2, #0]
 8013eee:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013ef0:	8a3b      	ldrh	r3, [r7, #16]
 8013ef2:	3304      	adds	r3, #4
 8013ef4:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.acc.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013ef6:	69bb      	ldr	r3, [r7, #24]
 8013ef8:	333c      	adds	r3, #60	@ 0x3c
 8013efa:	8a3a      	ldrh	r2, [r7, #16]
 8013efc:	6979      	ldr	r1, [r7, #20]
 8013efe:	440a      	add	r2, r1
 8013f00:	6812      	ldr	r2, [r2, #0]
 8013f02:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013f04:	8a3b      	ldrh	r3, [r7, #16]
 8013f06:	3304      	adds	r3, #4
 8013f08:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.acc.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013f0a:	69bb      	ldr	r3, [r7, #24]
 8013f0c:	3340      	adds	r3, #64	@ 0x40
 8013f0e:	8a3a      	ldrh	r2, [r7, #16]
 8013f10:	6979      	ldr	r1, [r7, #20]
 8013f12:	440a      	add	r2, r1
 8013f14:	6812      	ldr	r2, [r2, #0]
 8013f16:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013f18:	8a3b      	ldrh	r3, [r7, #16]
 8013f1a:	3304      	adds	r3, #4
 8013f1c:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.acc.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013f1e:	69bb      	ldr	r3, [r7, #24]
 8013f20:	3344      	adds	r3, #68	@ 0x44
 8013f22:	8a3a      	ldrh	r2, [r7, #16]
 8013f24:	6979      	ldr	r1, [r7, #20]
 8013f26:	440a      	add	r2, r1
 8013f28:	6812      	ldr	r2, [r2, #0]
 8013f2a:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013f2c:	8a3b      	ldrh	r3, [r7, #16]
 8013f2e:	3304      	adds	r3, #4
 8013f30:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.gyro.x, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013f32:	69bb      	ldr	r3, [r7, #24]
 8013f34:	3348      	adds	r3, #72	@ 0x48
 8013f36:	8a3a      	ldrh	r2, [r7, #16]
 8013f38:	6979      	ldr	r1, [r7, #20]
 8013f3a:	440a      	add	r2, r1
 8013f3c:	6812      	ldr	r2, [r2, #0]
 8013f3e:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013f40:	8a3b      	ldrh	r3, [r7, #16]
 8013f42:	3304      	adds	r3, #4
 8013f44:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.gyro.y, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013f46:	69bb      	ldr	r3, [r7, #24]
 8013f48:	334c      	adds	r3, #76	@ 0x4c
 8013f4a:	8a3a      	ldrh	r2, [r7, #16]
 8013f4c:	6979      	ldr	r1, [r7, #20]
 8013f4e:	440a      	add	r2, r1
 8013f50:	6812      	ldr	r2, [r2, #0]
 8013f52:	601a      	str	r2, [r3, #0]
            rxIndex += sizeof(float);
 8013f54:	8a3b      	ldrh	r3, [r7, #16]
 8013f56:	3304      	adds	r3, #4
 8013f58:	823b      	strh	r3, [r7, #16]
            memcpy(&sensorData->imu_data_2.gyro.z, &uartState->RxBuffer[rxIndex], sizeof(float));
 8013f5a:	69bb      	ldr	r3, [r7, #24]
 8013f5c:	3350      	adds	r3, #80	@ 0x50
 8013f5e:	8a3a      	ldrh	r2, [r7, #16]
 8013f60:	6979      	ldr	r1, [r7, #20]
 8013f62:	440a      	add	r2, r1
 8013f64:	6812      	ldr	r2, [r2, #0]
 8013f66:	601a      	str	r2, [r3, #0]
            sensorData->imu_data_1.dataReady = true;
 8013f68:	69bb      	ldr	r3, [r7, #24]
 8013f6a:	2201      	movs	r2, #1
 8013f6c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            sensorData->imu_data_2.dataReady = true;
 8013f70:	69bb      	ldr	r3, [r7, #24]
 8013f72:	2201      	movs	r2, #1
 8013f74:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
            unlock_system_state();
 8013f78:	f7fd fe22 	bl	8011bc0 <unlock_system_state>
            break;
 8013f7c:	bf00      	nop
    }

    // 重置接收状态，准备接收下一帧
    ResetUartState(uartState);
 8013f7e:	6978      	ldr	r0, [r7, #20]
 8013f80:	f7ee fe32 	bl	8002be8 <ResetUartState>
 8013f84:	e000      	b.n	8013f88 <ProcessResponse+0x358>
        return;
 8013f86:	bf00      	nop
}
 8013f88:	3720      	adds	r7, #32
 8013f8a:	46bd      	mov	sp, r7
 8013f8c:	bd80      	pop	{r7, pc}
 8013f8e:	bf00      	nop
 8013f90:	24001e4c 	.word	0x24001e4c

08013f94 <RS485_QueryStatus>:
/**
 * @brief 查询设备状态
 * @param state RS485状态结构体
 * @return 查询是否成功
 */
bool RS485_QueryStatus(RS485_State *state) {
 8013f94:	b580      	push	{r7, lr}
 8013f96:	b082      	sub	sp, #8
 8013f98:	af00      	add	r7, sp, #0
 8013f9a:	6078      	str	r0, [r7, #4]
    RS485_SendCommand(state, CMD_QUERY_STATUS);
 8013f9c:	2101      	movs	r1, #1
 8013f9e:	6878      	ldr	r0, [r7, #4]
 8013fa0:	f7ff fd08 	bl	80139b4 <RS485_SendCommand>

    if (RS485_WaitForResponse(state, 10)) {
 8013fa4:	210a      	movs	r1, #10
 8013fa6:	6878      	ldr	r0, [r7, #4]
 8013fa8:	f7ff fdc4 	bl	8013b34 <RS485_WaitForResponse>
 8013fac:	4603      	mov	r3, r0
 8013fae:	2b00      	cmp	r3, #0
 8013fb0:	d004      	beq.n	8013fbc <RS485_QueryStatus+0x28>
        ProcessResponse(state);
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	f7ff fe3c 	bl	8013c30 <ProcessResponse>
        return true;
 8013fb8:	2301      	movs	r3, #1
 8013fba:	e000      	b.n	8013fbe <RS485_QueryStatus+0x2a>
    }

    return false;
 8013fbc:	2300      	movs	r3, #0
}
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	3708      	adds	r7, #8
 8013fc2:	46bd      	mov	sp, r7
 8013fc4:	bd80      	pop	{r7, pc}
	...

08013fc8 <RS485_GetAllData>:
/**
 * @brief 获取所有传感器数据
 * @param state RS485状态结构体
 * @return 获取是否成功
 */
bool RS485_GetAllData(RS485_State *state) {
 8013fc8:	b580      	push	{r7, lr}
 8013fca:	b082      	sub	sp, #8
 8013fcc:	af00      	add	r7, sp, #0
 8013fce:	6078      	str	r0, [r7, #4]
    RS485_SendCommand(state, CMD_GET_ALL_DATA);
 8013fd0:	210b      	movs	r1, #11
 8013fd2:	6878      	ldr	r0, [r7, #4]
 8013fd4:	f7ff fcee 	bl	80139b4 <RS485_SendCommand>

    if (RS485_WaitForResponse(state, 4)) { // 缩短超时时间，保证100Hz的采集速率
 8013fd8:	2104      	movs	r1, #4
 8013fda:	6878      	ldr	r0, [r7, #4]
 8013fdc:	f7ff fdaa 	bl	8013b34 <RS485_WaitForResponse>
 8013fe0:	4603      	mov	r3, r0
 8013fe2:	2b00      	cmp	r3, #0
 8013fe4:	d004      	beq.n	8013ff0 <RS485_GetAllData+0x28>
        //printf("ProcessResponse\r\n");
    	ProcessResponse(state);
 8013fe6:	6878      	ldr	r0, [r7, #4]
 8013fe8:	f7ff fe22 	bl	8013c30 <ProcessResponse>
        return true;
 8013fec:	2301      	movs	r3, #1
 8013fee:	e006      	b.n	8013ffe <RS485_GetAllData+0x36>
    }
    printf("WaitForResponse Failed %d\r\n", state->sensorId);
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	7a1b      	ldrb	r3, [r3, #8]
 8013ff4:	4619      	mov	r1, r3
 8013ff6:	4804      	ldr	r0, [pc, #16]	@ (8014008 <RS485_GetAllData+0x40>)
 8013ff8:	f005 fb78 	bl	80196ec <iprintf>

    return false;
 8013ffc:	2300      	movs	r3, #0
}
 8013ffe:	4618      	mov	r0, r3
 8014000:	3708      	adds	r7, #8
 8014002:	46bd      	mov	sp, r7
 8014004:	bd80      	pop	{r7, pc}
 8014006:	bf00      	nop
 8014008:	0801cbb8 	.word	0x0801cbb8

0801400c <RS485_InitializeSensors>:

/**
 * @brief 初始化RS485传感器
 * @return 初始化是否成功
 */
bool RS485_InitializeSensors(void) {
 801400c:	b580      	push	{r7, lr}
 801400e:	b082      	sub	sp, #8
 8014010:	af00      	add	r7, sp, #0
    bool success = true;
 8014012:	2301      	movs	r3, #1
 8014014:	71fb      	strb	r3, [r7, #7]

    // 初始化RS485主机
    RS485_Master_Init();
 8014016:	f7ff fc01 	bl	801381c <RS485_Master_Init>

    // 查询RS485传感器1状态
    if (!RS485_QueryStatus(&rs485_sensor_1)) {
 801401a:	4818      	ldr	r0, [pc, #96]	@ (801407c <RS485_InitializeSensors+0x70>)
 801401c:	f7ff ffba 	bl	8013f94 <RS485_QueryStatus>
 8014020:	4603      	mov	r3, r0
 8014022:	f083 0301 	eor.w	r3, r3, #1
 8014026:	b2db      	uxtb	r3, r3
 8014028:	2b00      	cmp	r3, #0
 801402a:	d001      	beq.n	8014030 <RS485_InitializeSensors+0x24>
        //sprintf(g_device_status.error_message, "RS485 sensor 1 not responding");
        success = false;
 801402c:	2300      	movs	r3, #0
 801402e:	71fb      	strb	r3, [r7, #7]
    }

    // 查询RS485传感器2状态
    if (!RS485_QueryStatus(&rs485_sensor_2)) {
 8014030:	4813      	ldr	r0, [pc, #76]	@ (8014080 <RS485_InitializeSensors+0x74>)
 8014032:	f7ff ffaf 	bl	8013f94 <RS485_QueryStatus>
 8014036:	4603      	mov	r3, r0
 8014038:	f083 0301 	eor.w	r3, r3, #1
 801403c:	b2db      	uxtb	r3, r3
 801403e:	2b00      	cmp	r3, #0
 8014040:	d001      	beq.n	8014046 <RS485_InitializeSensors+0x3a>
        //sprintf(g_device_status.error_message, "RS485 sensor 2 not responding");
        success = false;
 8014042:	2300      	movs	r3, #0
 8014044:	71fb      	strb	r3, [r7, #7]
    }

    // 检查是否所有设备都已初始化
    if (success && rs485_sensor_1.initialized && rs485_sensor_2.initialized) {
 8014046:	79fb      	ldrb	r3, [r7, #7]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d012      	beq.n	8014072 <RS485_InitializeSensors+0x66>
 801404c:	4b0b      	ldr	r3, [pc, #44]	@ (801407c <RS485_InitializeSensors+0x70>)
 801404e:	7a5b      	ldrb	r3, [r3, #9]
 8014050:	2b00      	cmp	r3, #0
 8014052:	d00e      	beq.n	8014072 <RS485_InitializeSensors+0x66>
 8014054:	4b0a      	ldr	r3, [pc, #40]	@ (8014080 <RS485_InitializeSensors+0x74>)
 8014056:	7a5b      	ldrb	r3, [r3, #9]
 8014058:	2b00      	cmp	r3, #0
 801405a:	d00a      	beq.n	8014072 <RS485_InitializeSensors+0x66>
    	printf("Start rs485DataTimerId\r\n");
 801405c:	4809      	ldr	r0, [pc, #36]	@ (8014084 <RS485_InitializeSensors+0x78>)
 801405e:	f005 fbad 	bl	80197bc <puts>
        // 启动100Hz数据采集定时器
        osTimerStart(rs485DataTimerId, 10); // 10ms = 100Hz
 8014062:	4b09      	ldr	r3, [pc, #36]	@ (8014088 <RS485_InitializeSensors+0x7c>)
 8014064:	681b      	ldr	r3, [r3, #0]
 8014066:	210a      	movs	r1, #10
 8014068:	4618      	mov	r0, r3
 801406a:	f001 fab3 	bl	80155d4 <osTimerStart>
        return true;
 801406e:	2301      	movs	r3, #1
 8014070:	e000      	b.n	8014074 <RS485_InitializeSensors+0x68>
    }

    return false;
 8014072:	2300      	movs	r3, #0
}
 8014074:	4618      	mov	r0, r3
 8014076:	3708      	adds	r7, #8
 8014078:	46bd      	mov	sp, r7
 801407a:	bd80      	pop	{r7, pc}
 801407c:	24002050 	.word	0x24002050
 8014080:	2400205c 	.word	0x2400205c
 8014084:	0801cbd4 	.word	0x0801cbd4
 8014088:	24002068 	.word	0x24002068

0801408c <RS485_DataAcquisitionCallback>:
//int counttt = 100;
/**
 * @brief 100Hz数据采集回调函数
 * @param argument 回调参数
 */
void RS485_DataAcquisitionCallback(void *argument) {
 801408c:	b580      	push	{r7, lr}
 801408e:	b082      	sub	sp, #8
 8014090:	af00      	add	r7, sp, #0
 8014092:	6078      	str	r0, [r7, #4]
    // 读取RS485传感器1数据
    RS485_GetAllData(&rs485_sensor_1);
 8014094:	4804      	ldr	r0, [pc, #16]	@ (80140a8 <RS485_DataAcquisitionCallback+0x1c>)
 8014096:	f7ff ff97 	bl	8013fc8 <RS485_GetAllData>

    // 读取RS485传感器2数据
    RS485_GetAllData(&rs485_sensor_2);
 801409a:	4804      	ldr	r0, [pc, #16]	@ (80140ac <RS485_DataAcquisitionCallback+0x20>)
 801409c:	f7ff ff94 	bl	8013fc8 <RS485_GetAllData>
//	    printf("RS485_DataAcquisitionCallback\r\n");
//
//	    counttt = 100;
//	}

}
 80140a0:	bf00      	nop
 80140a2:	3708      	adds	r7, #8
 80140a4:	46bd      	mov	sp, r7
 80140a6:	bd80      	pop	{r7, pc}
 80140a8:	24002050 	.word	0x24002050
 80140ac:	2400205c 	.word	0x2400205c

080140b0 <can_bsp_init>:
* @retval:     	void
* @details:    	CAN ʹ
************************************************************************
**/
void can_bsp_init(void)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	af00      	add	r7, sp, #0
	can_filter_init();
 80140b4:	f000 f80c 	bl	80140d0 <can_filter_init>
	HAL_FDCAN_Start(&hfdcan1);                               //FDCAN
 80140b8:	4804      	ldr	r0, [pc, #16]	@ (80140cc <can_bsp_init+0x1c>)
 80140ba:	f7f3 fe4f 	bl	8007d5c <HAL_FDCAN_Start>
	HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 80140be:	2200      	movs	r2, #0
 80140c0:	2101      	movs	r1, #1
 80140c2:	4802      	ldr	r0, [pc, #8]	@ (80140cc <can_bsp_init+0x1c>)
 80140c4:	f7f4 f85a 	bl	800817c <HAL_FDCAN_ActivateNotification>
}
 80140c8:	bf00      	nop
 80140ca:	bd80      	pop	{r7, pc}
 80140cc:	24000310 	.word	0x24000310

080140d0 <can_filter_init>:
* @retval:     	void
* @details:    	CAN˲ʼ
************************************************************************
**/
void can_filter_init(void)
{
 80140d0:	b580      	push	{r7, lr}
 80140d2:	b088      	sub	sp, #32
 80140d4:	af00      	add	r7, sp, #0
	FDCAN_FilterTypeDef fdcan_filter;
	
	fdcan_filter.IdType = FDCAN_STANDARD_ID;                       //׼ID
 80140d6:	2300      	movs	r3, #0
 80140d8:	603b      	str	r3, [r7, #0]
	fdcan_filter.FilterIndex = 0;                                  //˲
 80140da:	2300      	movs	r3, #0
 80140dc:	607b      	str	r3, [r7, #4]
	fdcan_filter.FilterType = FDCAN_FILTER_RANGE;                  //˲
 80140de:	2300      	movs	r3, #0
 80140e0:	60bb      	str	r3, [r7, #8]
	fdcan_filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;           //0FIFO0
 80140e2:	2301      	movs	r3, #1
 80140e4:	60fb      	str	r3, [r7, #12]
	fdcan_filter.FilterID1 = 0x0580;                               //32λID
 80140e6:	f44f 63b0 	mov.w	r3, #1408	@ 0x580
 80140ea:	613b      	str	r3, [r7, #16]
	fdcan_filter.FilterID2 = 0x0583;                               //FDCANΪͳģʽĻ32λ
 80140ec:	f240 5383 	movw	r3, #1411	@ 0x583
 80140f0:	617b      	str	r3, [r7, #20]
	if(HAL_FDCAN_ConfigFilter(&hfdcan1,&fdcan_filter)!=HAL_OK) 		 //˲ʼ
 80140f2:	463b      	mov	r3, r7
 80140f4:	4619      	mov	r1, r3
 80140f6:	4806      	ldr	r0, [pc, #24]	@ (8014110 <can_filter_init+0x40>)
 80140f8:	f7f3 fdba 	bl	8007c70 <HAL_FDCAN_ConfigFilter>
 80140fc:	4603      	mov	r3, r0
 80140fe:	2b00      	cmp	r3, #0
 8014100:	d001      	beq.n	8014106 <can_filter_init+0x36>
	{
		Error_Handler();
 8014102:	f7ed fa01 	bl	8001508 <Error_Handler>
	}
	//HAL_FDCAN_ConfigFifoWatermark(&hfdcan1, FDCAN_RX_FIFO0, 1);
}
 8014106:	bf00      	nop
 8014108:	3720      	adds	r7, #32
 801410a:	46bd      	mov	sp, r7
 801410c:	bd80      	pop	{r7, pc}
 801410e:	bf00      	nop
 8014110:	24000310 	.word	0x24000310

08014114 <fdcanx_send_data>:
* @retval:     	void
* @details:    	
************************************************************************
**/
uint8_t fdcanx_send_data(FDCAN_HandleTypeDef *hfdcan, uint16_t id, uint8_t *data, uint32_t len)
{	
 8014114:	b580      	push	{r7, lr}
 8014116:	b08e      	sub	sp, #56	@ 0x38
 8014118:	af00      	add	r7, sp, #0
 801411a:	60f8      	str	r0, [r7, #12]
 801411c:	607a      	str	r2, [r7, #4]
 801411e:	603b      	str	r3, [r7, #0]
 8014120:	460b      	mov	r3, r1
 8014122:	817b      	strh	r3, [r7, #10]
	FDCAN_TxHeaderTypeDef TxHeader;
	
  TxHeader.Identifier = id;
 8014124:	897b      	ldrh	r3, [r7, #10]
 8014126:	617b      	str	r3, [r7, #20]
  TxHeader.IdType = FDCAN_STANDARD_ID;																// ׼ID
 8014128:	2300      	movs	r3, #0
 801412a:	61bb      	str	r3, [r7, #24]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;														// ֡
 801412c:	2300      	movs	r3, #0
 801412e:	61fb      	str	r3, [r7, #28]
  TxHeader.DataLength = len << 16;																		// ݳ
 8014130:	683b      	ldr	r3, [r7, #0]
 8014132:	041b      	lsls	r3, r3, #16
 8014134:	623b      	str	r3, [r7, #32]
	
	if(len<=8)
 8014136:	683b      	ldr	r3, [r7, #0]
 8014138:	2b08      	cmp	r3, #8
 801413a:	d801      	bhi.n	8014140 <fdcanx_send_data+0x2c>
		TxHeader.DataLength = len;
 801413c:	683b      	ldr	r3, [r7, #0]
 801413e:	623b      	str	r3, [r7, #32]
	if(len==12)
 8014140:	683b      	ldr	r3, [r7, #0]
 8014142:	2b0c      	cmp	r3, #12
 8014144:	d101      	bne.n	801414a <fdcanx_send_data+0x36>
		TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8014146:	2309      	movs	r3, #9
 8014148:	623b      	str	r3, [r7, #32]
	if(len==16)
 801414a:	683b      	ldr	r3, [r7, #0]
 801414c:	2b10      	cmp	r3, #16
 801414e:	d101      	bne.n	8014154 <fdcanx_send_data+0x40>
		TxHeader.DataLength = FDCAN_DLC_BYTES_16;
 8014150:	230a      	movs	r3, #10
 8014152:	623b      	str	r3, [r7, #32]
	if(len==20)
 8014154:	683b      	ldr	r3, [r7, #0]
 8014156:	2b14      	cmp	r3, #20
 8014158:	d101      	bne.n	801415e <fdcanx_send_data+0x4a>
		TxHeader.DataLength = FDCAN_DLC_BYTES_20;
 801415a:	230b      	movs	r3, #11
 801415c:	623b      	str	r3, [r7, #32]
	if(len==24)
 801415e:	683b      	ldr	r3, [r7, #0]
 8014160:	2b18      	cmp	r3, #24
 8014162:	d101      	bne.n	8014168 <fdcanx_send_data+0x54>
		TxHeader.DataLength = FDCAN_DLC_BYTES_24;
 8014164:	230c      	movs	r3, #12
 8014166:	623b      	str	r3, [r7, #32]
	if(len==32)
 8014168:	683b      	ldr	r3, [r7, #0]
 801416a:	2b20      	cmp	r3, #32
 801416c:	d101      	bne.n	8014172 <fdcanx_send_data+0x5e>
		TxHeader.DataLength = FDCAN_DLC_BYTES_32;
 801416e:	230d      	movs	r3, #13
 8014170:	623b      	str	r3, [r7, #32]
	if(len==48)
 8014172:	683b      	ldr	r3, [r7, #0]
 8014174:	2b30      	cmp	r3, #48	@ 0x30
 8014176:	d101      	bne.n	801417c <fdcanx_send_data+0x68>
		TxHeader.DataLength = FDCAN_DLC_BYTES_48;
 8014178:	230e      	movs	r3, #14
 801417a:	623b      	str	r3, [r7, #32]
	if(len==64)
 801417c:	683b      	ldr	r3, [r7, #0]
 801417e:	2b40      	cmp	r3, #64	@ 0x40
 8014180:	d101      	bne.n	8014186 <fdcanx_send_data+0x72>
		TxHeader.DataLength = FDCAN_DLC_BYTES_64;
 8014182:	230f      	movs	r3, #15
 8014184:	623b      	str	r3, [r7, #32]
	
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;										// ô״ָ̬ʾ
 8014186:	2300      	movs	r3, #0
 8014188:	627b      	str	r3, [r7, #36]	@ 0x24
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;															// ɱ䲨
 801418a:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801418e:	62bb      	str	r3, [r7, #40]	@ 0x28
  TxHeader.FDFormat = FDCAN_FD_CAN;															// ͨCANʽ
 8014190:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8014194:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;										// ڷ¼FIFO, 洢
 8014196:	2300      	movs	r3, #0
 8014198:	633b      	str	r3, [r7, #48]	@ 0x30
  TxHeader.MessageMarker = 0x00; 			// ڸƵTX EVENT FIFOϢMakerʶϢ״̬Χ00xFF
 801419a:	2300      	movs	r3, #0
 801419c:	637b      	str	r3, [r7, #52]	@ 0x34
    
  if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, data)!=HAL_OK){
 801419e:	f107 0314 	add.w	r3, r7, #20
 80141a2:	687a      	ldr	r2, [r7, #4]
 80141a4:	4619      	mov	r1, r3
 80141a6:	68f8      	ldr	r0, [r7, #12]
 80141a8:	f7f3 fe03 	bl	8007db2 <HAL_FDCAN_AddMessageToTxFifoQ>
 80141ac:	4603      	mov	r3, r0
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d004      	beq.n	80141bc <fdcanx_send_data+0xa8>
	  printf("Send Failed!\r\n");
 80141b2:	4805      	ldr	r0, [pc, #20]	@ (80141c8 <fdcanx_send_data+0xb4>)
 80141b4:	f005 fb02 	bl	80197bc <puts>
	  return 1;//
 80141b8:	2301      	movs	r3, #1
 80141ba:	e000      	b.n	80141be <fdcanx_send_data+0xaa>
  }
	return 0;	
 80141bc:	2300      	movs	r3, #0
}
 80141be:	4618      	mov	r0, r3
 80141c0:	3738      	adds	r7, #56	@ 0x38
 80141c2:	46bd      	mov	sp, r7
 80141c4:	bd80      	pop	{r7, pc}
 80141c6:	bf00      	nop
 80141c8:	0801cbec 	.word	0x0801cbec

080141cc <fdcanx_receive>:
* @retval:     	յݳ
* @details:    	
************************************************************************
**/
uint8_t fdcanx_receive(FDCAN_HandleTypeDef *hfdcan, uint16_t *rec_id, uint8_t *buf)
{    
 80141cc:	b580      	push	{r7, lr}
 80141ce:	b090      	sub	sp, #64	@ 0x40
 80141d0:	af00      	add	r7, sp, #0
 80141d2:	60f8      	str	r0, [r7, #12]
 80141d4:	60b9      	str	r1, [r7, #8]
 80141d6:	607a      	str	r2, [r7, #4]
    FDCAN_RxHeaderTypeDef pRxHeader;
    uint8_t len = 0;
 80141d8:	2300      	movs	r3, #0
 80141da:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    
    // FIFO0ǷϢ
    if(HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0)
 80141de:	2140      	movs	r1, #64	@ 0x40
 80141e0:	68f8      	ldr	r0, [r7, #12]
 80141e2:	f7f3 ffad 	bl	8008140 <HAL_FDCAN_GetRxFifoFillLevel>
 80141e6:	4603      	mov	r3, r0
 80141e8:	2b00      	cmp	r3, #0
 80141ea:	d047      	beq.n	801427c <fdcanx_receive+0xb0>
    {
        if(HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &pRxHeader, buf) == HAL_OK)
 80141ec:	f107 0214 	add.w	r2, r7, #20
 80141f0:	687b      	ldr	r3, [r7, #4]
 80141f2:	2140      	movs	r1, #64	@ 0x40
 80141f4:	68f8      	ldr	r0, [r7, #12]
 80141f6:	f7f3 fe37 	bl	8007e68 <HAL_FDCAN_GetRxMessage>
 80141fa:	4603      	mov	r3, r0
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d13d      	bne.n	801427c <fdcanx_receive+0xb0>
        {
            *rec_id = pRxHeader.Identifier;
 8014200:	697b      	ldr	r3, [r7, #20]
 8014202:	b29a      	uxth	r2, r3
 8014204:	68bb      	ldr	r3, [r7, #8]
 8014206:	801a      	strh	r2, [r3, #0]
            
            // ݳȴתΪʵֽ
            if(pRxHeader.DataLength <= FDCAN_DLC_BYTES_8)
 8014208:	6a3b      	ldr	r3, [r7, #32]
 801420a:	2b08      	cmp	r3, #8
 801420c:	d803      	bhi.n	8014216 <fdcanx_receive+0x4a>
                len = pRxHeader.DataLength;
 801420e:	6a3b      	ldr	r3, [r7, #32]
 8014210:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014214:	e02f      	b.n	8014276 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_12)
 8014216:	6a3b      	ldr	r3, [r7, #32]
 8014218:	2b09      	cmp	r3, #9
 801421a:	d103      	bne.n	8014224 <fdcanx_receive+0x58>
                len = 12;
 801421c:	230c      	movs	r3, #12
 801421e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014222:	e028      	b.n	8014276 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_16)
 8014224:	6a3b      	ldr	r3, [r7, #32]
 8014226:	2b0a      	cmp	r3, #10
 8014228:	d103      	bne.n	8014232 <fdcanx_receive+0x66>
                len = 16;
 801422a:	2310      	movs	r3, #16
 801422c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014230:	e021      	b.n	8014276 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_20)
 8014232:	6a3b      	ldr	r3, [r7, #32]
 8014234:	2b0b      	cmp	r3, #11
 8014236:	d103      	bne.n	8014240 <fdcanx_receive+0x74>
                len = 20;
 8014238:	2314      	movs	r3, #20
 801423a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801423e:	e01a      	b.n	8014276 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_24)
 8014240:	6a3b      	ldr	r3, [r7, #32]
 8014242:	2b0c      	cmp	r3, #12
 8014244:	d103      	bne.n	801424e <fdcanx_receive+0x82>
                len = 24;
 8014246:	2318      	movs	r3, #24
 8014248:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801424c:	e013      	b.n	8014276 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_32)
 801424e:	6a3b      	ldr	r3, [r7, #32]
 8014250:	2b0d      	cmp	r3, #13
 8014252:	d103      	bne.n	801425c <fdcanx_receive+0x90>
                len = 32;
 8014254:	2320      	movs	r3, #32
 8014256:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801425a:	e00c      	b.n	8014276 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_48)
 801425c:	6a3b      	ldr	r3, [r7, #32]
 801425e:	2b0e      	cmp	r3, #14
 8014260:	d103      	bne.n	801426a <fdcanx_receive+0x9e>
                len = 48;
 8014262:	2330      	movs	r3, #48	@ 0x30
 8014264:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8014268:	e005      	b.n	8014276 <fdcanx_receive+0xaa>
            else if(pRxHeader.DataLength == FDCAN_DLC_BYTES_64)
 801426a:	6a3b      	ldr	r3, [r7, #32]
 801426c:	2b0f      	cmp	r3, #15
 801426e:	d102      	bne.n	8014276 <fdcanx_receive+0xaa>
                len = 64;
 8014270:	2340      	movs	r3, #64	@ 0x40
 8014272:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            
            return len; // ؽյݳ
 8014276:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801427a:	e000      	b.n	801427e <fdcanx_receive+0xb2>
        }
    }
    return 0; // ûнյ
 801427c:	2300      	movs	r3, #0
}
 801427e:	4618      	mov	r0, r3
 8014280:	3740      	adds	r7, #64	@ 0x40
 8014282:	46bd      	mov	sp, r7
 8014284:	bd80      	pop	{r7, pc}

08014286 <fdcan_clear_rx_fifo>:
/**
* @brief FDCANFIFO
* @param hfdcan FDCAN
*/
void fdcan_clear_rx_fifo(FDCAN_HandleTypeDef *hfdcan)
{
 8014286:	b580      	push	{r7, lr}
 8014288:	b09c      	sub	sp, #112	@ 0x70
 801428a:	af00      	add	r7, sp, #0
 801428c:	6078      	str	r0, [r7, #4]
    FDCAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[64];  // ܵFDCANݳ
    
    // ѭȡFIFOеϢֱ
    while(HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0)
 801428e:	e00a      	b.n	80142a6 <fdcan_clear_rx_fifo+0x20>
    {
        HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData);
 8014290:	f107 0308 	add.w	r3, r7, #8
 8014294:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8014298:	2140      	movs	r1, #64	@ 0x40
 801429a:	6878      	ldr	r0, [r7, #4]
 801429c:	f7f3 fde4 	bl	8007e68 <HAL_FDCAN_GetRxMessage>
        HAL_Delay(1);  // ʱƵӲ
 80142a0:	2001      	movs	r0, #1
 80142a2:	f7ee fdc5 	bl	8002e30 <HAL_Delay>
    while(HAL_FDCAN_GetRxFifoFillLevel(hfdcan, FDCAN_RX_FIFO0) > 0)
 80142a6:	2140      	movs	r1, #64	@ 0x40
 80142a8:	6878      	ldr	r0, [r7, #4]
 80142aa:	f7f3 ff49 	bl	8008140 <HAL_FDCAN_GetRxFifoFillLevel>
 80142ae:	4603      	mov	r3, r0
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	d1ed      	bne.n	8014290 <fdcan_clear_rx_fifo+0xa>
    }
}
 80142b4:	bf00      	nop
 80142b6:	bf00      	nop
 80142b8:	3770      	adds	r7, #112	@ 0x70
 80142ba:	46bd      	mov	sp, r7
 80142bc:	bd80      	pop	{r7, pc}
	...

080142c0 <HAL_FDCAN_RxFifo0Callback>:
* @retval:     	void
* @details:    	HALFDCANжϻص
************************************************************************
**/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80142c0:	b580      	push	{r7, lr}
 80142c2:	b082      	sub	sp, #8
 80142c4:	af00      	add	r7, sp, #0
 80142c6:	6078      	str	r0, [r7, #4]
 80142c8:	6039      	str	r1, [r7, #0]
  if((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET)
 80142ca:	683b      	ldr	r3, [r7, #0]
 80142cc:	f003 0301 	and.w	r3, r3, #1
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d005      	beq.n	80142e0 <HAL_FDCAN_RxFifo0Callback+0x20>
  {
		if(hfdcan == &hfdcan1)
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	4a04      	ldr	r2, [pc, #16]	@ (80142e8 <HAL_FDCAN_RxFifo0Callback+0x28>)
 80142d8:	4293      	cmp	r3, r2
 80142da:	d101      	bne.n	80142e0 <HAL_FDCAN_RxFifo0Callback+0x20>
		{
			fdcan1_rx_callback();
 80142dc:	f000 f820 	bl	8014320 <fdcan1_rx_callback>
		}
	}
}
 80142e0:	bf00      	nop
 80142e2:	3708      	adds	r7, #8
 80142e4:	46bd      	mov	sp, r7
 80142e6:	bd80      	pop	{r7, pc}
 80142e8:	24000310 	.word	0x24000310

080142ec <fdcan_disable_interrupt>:
/**
* @brief رFDCANж
* @param hfdcan FDCAN
*/
void fdcan_disable_interrupt(FDCAN_HandleTypeDef *hfdcan)
{
 80142ec:	b580      	push	{r7, lr}
 80142ee:	b082      	sub	sp, #8
 80142f0:	af00      	add	r7, sp, #0
 80142f2:	6078      	str	r0, [r7, #4]
    HAL_FDCAN_DeactivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE);
 80142f4:	2101      	movs	r1, #1
 80142f6:	6878      	ldr	r0, [r7, #4]
 80142f8:	f7f3 ffba 	bl	8008270 <HAL_FDCAN_DeactivateNotification>
}
 80142fc:	bf00      	nop
 80142fe:	3708      	adds	r7, #8
 8014300:	46bd      	mov	sp, r7
 8014302:	bd80      	pop	{r7, pc}

08014304 <fdcan_enable_interrupt>:
/**
* @brief FDCANж
* @param hfdcan FDCAN
*/
void fdcan_enable_interrupt(FDCAN_HandleTypeDef *hfdcan)
{
 8014304:	b580      	push	{r7, lr}
 8014306:	b082      	sub	sp, #8
 8014308:	af00      	add	r7, sp, #0
 801430a:	6078      	str	r0, [r7, #4]
    HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 801430c:	2200      	movs	r2, #0
 801430e:	2101      	movs	r1, #1
 8014310:	6878      	ldr	r0, [r7, #4]
 8014312:	f7f3 ff33 	bl	800817c <HAL_FDCAN_ActivateNotification>
}
 8014316:	bf00      	nop
 8014318:	3708      	adds	r7, #8
 801431a:	46bd      	mov	sp, r7
 801431c:	bd80      	pop	{r7, pc}
	...

08014320 <fdcan1_rx_callback>:

uint8_t rx_data1[8] = {0};
uint16_t rec_id1;

void fdcan1_rx_callback(void)
{
 8014320:	b580      	push	{r7, lr}
 8014322:	af00      	add	r7, sp, #0
	uint8_t res;
	fdcanx_receive(&hfdcan1, &rec_id1, rx_data1);
 8014324:	4a03      	ldr	r2, [pc, #12]	@ (8014334 <fdcan1_rx_callback+0x14>)
 8014326:	4904      	ldr	r1, [pc, #16]	@ (8014338 <fdcan1_rx_callback+0x18>)
 8014328:	4804      	ldr	r0, [pc, #16]	@ (801433c <fdcan1_rx_callback+0x1c>)
 801432a:	f7ff ff4f 	bl	80141cc <fdcanx_receive>
//	}
//	else{
//		print_rx_data_with_message("ճɹ", rx_data1, res);
//	}
	//print_rx_data_with_message("", rx_data1, res);
}
 801432e:	bf00      	nop
 8014330:	bd80      	pop	{r7, pc}
 8014332:	bf00      	nop
 8014334:	2400206c 	.word	0x2400206c
 8014338:	24002074 	.word	0x24002074
 801433c:	24000310 	.word	0x24000310

08014340 <Epos_INIT_Controller1>:
Uint8 NODE_ID2 = 2;
Epos Controller1,Controller2;        				 //����������


void Epos_INIT_Controller1()
{
 8014340:	b580      	push	{r7, lr}
 8014342:	af00      	add	r7, sp, #0
    Epos_Init(&Controller1, NOT_USED, NODE_ID1);	//��ʼ�������ٶȣ��ٶȣ�������������1M/s��
 8014344:	4b0f      	ldr	r3, [pc, #60]	@ (8014384 <Epos_INIT_Controller1+0x44>)
 8014346:	781b      	ldrb	r3, [r3, #0]
 8014348:	461a      	mov	r2, r3
 801434a:	2100      	movs	r1, #0
 801434c:	480e      	ldr	r0, [pc, #56]	@ (8014388 <Epos_INIT_Controller1+0x48>)
 801434e:	f000 f947 	bl	80145e0 <Epos_Init>
    printf("\r\nInitial EPOS done Controller1!\r\n\r\n");
 8014352:	480e      	ldr	r0, [pc, #56]	@ (801438c <Epos_INIT_Controller1+0x4c>)
 8014354:	f005 fa32 	bl	80197bc <puts>
    osDelay(500);
 8014358:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 801435c:	f001 f88e 	bl	801547c <osDelay>
    //osDelay(500);

    //printf("\r\n Mode set \r\n");
    
    //******** ʹ��EPOS *******
    Epos_OperEn(&Controller1);                                               //Switch On Disable to Operation Enable
 8014360:	4809      	ldr	r0, [pc, #36]	@ (8014388 <Epos_INIT_Controller1+0x48>)
 8014362:	f000 fa3d 	bl	80147e0 <Epos_OperEn>
    printf("\r\n Enable EPOS Controller1 \r\n\r\n");
 8014366:	480a      	ldr	r0, [pc, #40]	@ (8014390 <Epos_INIT_Controller1+0x50>)
 8014368:	f005 fa28 	bl	80197bc <puts>

    g_device_status.motor_devicestatus_1 = success;
 801436c:	4b09      	ldr	r3, [pc, #36]	@ (8014394 <Epos_INIT_Controller1+0x54>)
 801436e:	781a      	ldrb	r2, [r3, #0]
 8014370:	4b09      	ldr	r3, [pc, #36]	@ (8014398 <Epos_INIT_Controller1+0x58>)
 8014372:	f883 2207 	strb.w	r2, [r3, #519]	@ 0x207
    // �ͷ��ź���֪ͨLCD����״̬�и���
    osSemaphoreRelease(initSemaphore);
 8014376:	4b09      	ldr	r3, [pc, #36]	@ (801439c <Epos_INIT_Controller1+0x5c>)
 8014378:	681b      	ldr	r3, [r3, #0]
 801437a:	4618      	mov	r0, r3
 801437c:	f001 f9e0 	bl	8015740 <osSemaphoreRelease>
}
 8014380:	bf00      	nop
 8014382:	bd80      	pop	{r7, pc}
 8014384:	2400003e 	.word	0x2400003e
 8014388:	24002078 	.word	0x24002078
 801438c:	0801cc98 	.word	0x0801cc98
 8014390:	0801ccbc 	.word	0x0801ccbc
 8014394:	2400000d 	.word	0x2400000d
 8014398:	24001aa0 	.word	0x24001aa0
 801439c:	24001a9c 	.word	0x24001a9c

080143a0 <Epos_INIT_Controller2>:




void Epos_INIT_Controller2()
{
 80143a0:	b580      	push	{r7, lr}
 80143a2:	af00      	add	r7, sp, #0
    Epos_Init(&Controller2, NOT_USED, NODE_ID2);	//��ʼ�������ٶȣ��ٶȣ�������������1M/s��
 80143a4:	4b0f      	ldr	r3, [pc, #60]	@ (80143e4 <Epos_INIT_Controller2+0x44>)
 80143a6:	781b      	ldrb	r3, [r3, #0]
 80143a8:	461a      	mov	r2, r3
 80143aa:	2100      	movs	r1, #0
 80143ac:	480e      	ldr	r0, [pc, #56]	@ (80143e8 <Epos_INIT_Controller2+0x48>)
 80143ae:	f000 f917 	bl	80145e0 <Epos_Init>
    printf("\r\nInitial EPOS done Controller2!\r\n\r\n");
 80143b2:	480e      	ldr	r0, [pc, #56]	@ (80143ec <Epos_INIT_Controller2+0x4c>)
 80143b4:	f005 fa02 	bl	80197bc <puts>
    osDelay(500);
 80143b8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80143bc:	f001 f85e 	bl	801547c <osDelay>
    //Epos_setMode(&Controller1, Profile_Position_Mode);
    //osDelay(500);
    //printf("\r\n Mode set \r\n");

    //******** ʹ��EPOS *******
    Epos_OperEn(&Controller2);                                               //Switch On Disable to Operation Enable
 80143c0:	4809      	ldr	r0, [pc, #36]	@ (80143e8 <Epos_INIT_Controller2+0x48>)
 80143c2:	f000 fa0d 	bl	80147e0 <Epos_OperEn>
    printf("\r\n Enable EPOS Controller2 \r\n\r\n");
 80143c6:	480a      	ldr	r0, [pc, #40]	@ (80143f0 <Epos_INIT_Controller2+0x50>)
 80143c8:	f005 f9f8 	bl	80197bc <puts>
    g_device_status.motor_devicestatus_2 = success;
 80143cc:	4b09      	ldr	r3, [pc, #36]	@ (80143f4 <Epos_INIT_Controller2+0x54>)
 80143ce:	781a      	ldrb	r2, [r3, #0]
 80143d0:	4b09      	ldr	r3, [pc, #36]	@ (80143f8 <Epos_INIT_Controller2+0x58>)
 80143d2:	f883 2208 	strb.w	r2, [r3, #520]	@ 0x208
    osSemaphoreRelease(initSemaphore);
 80143d6:	4b09      	ldr	r3, [pc, #36]	@ (80143fc <Epos_INIT_Controller2+0x5c>)
 80143d8:	681b      	ldr	r3, [r3, #0]
 80143da:	4618      	mov	r0, r3
 80143dc:	f001 f9b0 	bl	8015740 <osSemaphoreRelease>
}
 80143e0:	bf00      	nop
 80143e2:	bd80      	pop	{r7, pc}
 80143e4:	2400003f 	.word	0x2400003f
 80143e8:	240020a0 	.word	0x240020a0
 80143ec:	0801ccdc 	.word	0x0801ccdc
 80143f0:	0801cd00 	.word	0x0801cd00
 80143f4:	2400000d 	.word	0x2400000d
 80143f8:	24001aa0 	.word	0x24001aa0
 80143fc:	24001a9c 	.word	0x24001a9c

08014400 <Epos_SpeedSet>:


/** �ٶ�ģʽ���ٶ����� */
void Epos_SpeedSet(Epos* epos, Uint32 speed){
 8014400:	b580      	push	{r7, lr}
 8014402:	b082      	sub	sp, #8
 8014404:	af00      	add	r7, sp, #0
 8014406:	6078      	str	r0, [r7, #4]
 8014408:	6039      	str	r1, [r7, #0]
	
	SDO_Write(epos,Target_Velocity,0x00,speed);
 801440a:	683b      	ldr	r3, [r7, #0]
 801440c:	2200      	movs	r2, #0
 801440e:	f246 01ff 	movw	r1, #24831	@ 0x60ff
 8014412:	6878      	ldr	r0, [r7, #4]
 8014414:	f000 fa0a 	bl	801482c <SDO_Write>
	SDO_Write(epos,OD_CTRL_WORD ,0x00,0x0F);
 8014418:	230f      	movs	r3, #15
 801441a:	2200      	movs	r2, #0
 801441c:	f246 0140 	movw	r1, #24640	@ 0x6040
 8014420:	6878      	ldr	r0, [r7, #4]
 8014422:	f000 fa03 	bl	801482c <SDO_Write>
}
 8014426:	bf00      	nop
 8014428:	3708      	adds	r7, #8
 801442a:	46bd      	mov	sp, r7
 801442c:	bd80      	pop	{r7, pc}

0801442e <PM_SetAngle>:


/** λ��ģʽ��λ������ */
/**************Position Mode*********************************/
void PM_SetAngle(Epos* epos, Uint32 angle){
 801442e:	b580      	push	{r7, lr}
 8014430:	b082      	sub	sp, #8
 8014432:	af00      	add	r7, sp, #0
 8014434:	6078      	str	r0, [r7, #4]
 8014436:	6039      	str	r1, [r7, #0]
    
    #if defined SDO
    SDO_Write(epos, Target_pos, 0x00, angle);
 8014438:	683b      	ldr	r3, [r7, #0]
 801443a:	2200      	movs	r2, #0
 801443c:	f246 017a 	movw	r1, #24698	@ 0x607a
 8014440:	6878      	ldr	r0, [r7, #4]
 8014442:	f000 f9f3 	bl	801482c <SDO_Write>
    #endif 
}
 8014446:	bf00      	nop
 8014448:	3708      	adds	r7, #8
 801444a:	46bd      	mov	sp, r7
 801444c:	bd80      	pop	{r7, pc}

0801444e <Epos_PosSet>:

/** Position Set */
void Epos_PosSet(Epos* epos, Uint32 pos){
 801444e:	b580      	push	{r7, lr}
 8014450:	b082      	sub	sp, #8
 8014452:	af00      	add	r7, sp, #0
 8014454:	6078      	str	r0, [r7, #4]
 8014456:	6039      	str	r1, [r7, #0]
	
	SDO_Write(epos,OD_CTRL_WORD ,0x00,0x0F);
 8014458:	230f      	movs	r3, #15
 801445a:	2200      	movs	r2, #0
 801445c:	f246 0140 	movw	r1, #24640	@ 0x6040
 8014460:	6878      	ldr	r0, [r7, #4]
 8014462:	f000 f9e3 	bl	801482c <SDO_Write>
	PM_SetAngle(epos,pos);
 8014466:	6839      	ldr	r1, [r7, #0]
 8014468:	6878      	ldr	r0, [r7, #4]
 801446a:	f7ff ffe0 	bl	801442e <PM_SetAngle>
	SDO_Write(epos,OD_CTRL_WORD ,0x00,0x7F);
 801446e:	237f      	movs	r3, #127	@ 0x7f
 8014470:	2200      	movs	r2, #0
 8014472:	f246 0140 	movw	r1, #24640	@ 0x6040
 8014476:	6878      	ldr	r0, [r7, #4]
 8014478:	f000 f9d8 	bl	801482c <SDO_Write>
	
}
 801447c:	bf00      	nop
 801447e:	3708      	adds	r7, #8
 8014480:	46bd      	mov	sp, r7
 8014482:	bd80      	pop	{r7, pc}

08014484 <Epos_CSTSet>:

/** ѭ������Ť��ģʽCST */
void Epos_CSTSet(Epos* epos, Uint32 torque, Uint32 offset){
 8014484:	b580      	push	{r7, lr}
 8014486:	b084      	sub	sp, #16
 8014488:	af00      	add	r7, sp, #0
 801448a:	60f8      	str	r0, [r7, #12]
 801448c:	60b9      	str	r1, [r7, #8]
 801448e:	607a      	str	r2, [r7, #4]
	
	SDO_Write(epos,Torque_offset ,0x00,offset);
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	2200      	movs	r2, #0
 8014494:	f246 01b2 	movw	r1, #24754	@ 0x60b2
 8014498:	68f8      	ldr	r0, [r7, #12]
 801449a:	f000 f9c7 	bl	801482c <SDO_Write>
	SDO_Write(epos,Target_torque ,0x00,torque);
 801449e:	68bb      	ldr	r3, [r7, #8]
 80144a0:	2200      	movs	r2, #0
 80144a2:	f246 0171 	movw	r1, #24689	@ 0x6071
 80144a6:	68f8      	ldr	r0, [r7, #12]
 80144a8:	f000 f9c0 	bl	801482c <SDO_Write>
	SDO_Write(epos,OD_CTRL_WORD ,0x00,0x0F);
 80144ac:	230f      	movs	r3, #15
 80144ae:	2200      	movs	r2, #0
 80144b0:	f246 0140 	movw	r1, #24640	@ 0x6040
 80144b4:	68f8      	ldr	r0, [r7, #12]
 80144b6:	f000 f9b9 	bl	801482c <SDO_Write>
}
 80144ba:	bf00      	nop
 80144bc:	3710      	adds	r7, #16
 80144be:	46bd      	mov	sp, r7
 80144c0:	bd80      	pop	{r7, pc}
	...

080144c4 <Epos_HMMSetNowZero>:


/** ������λ�� */
void Epos_HMMSetNowZero(Epos* epos, Uint32 pos, Uint32 offset)
{
 80144c4:	b580      	push	{r7, lr}
 80144c6:	b084      	sub	sp, #16
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	60f8      	str	r0, [r7, #12]
 80144cc:	60b9      	str	r1, [r7, #8]
 80144ce:	607a      	str	r2, [r7, #4]
		printf("����0λ��");
 80144d0:	481a      	ldr	r0, [pc, #104]	@ (801453c <Epos_HMMSetNowZero+0x78>)
 80144d2:	f005 f90b 	bl	80196ec <iprintf>
	
		Epos_setMode(epos, Homing_Mode);
 80144d6:	2106      	movs	r1, #6
 80144d8:	68f8      	ldr	r0, [r7, #12]
 80144da:	f000 f8b3 	bl	8014644 <Epos_setMode>
	
		SDO_Write(epos,Home_SetNowPos ,0x00,pos);	
 80144de:	68bb      	ldr	r3, [r7, #8]
 80144e0:	2200      	movs	r2, #0
 80144e2:	f243 01b0 	movw	r1, #12464	@ 0x30b0
 80144e6:	68f8      	ldr	r0, [r7, #12]
 80144e8:	f000 f9a0 	bl	801482c <SDO_Write>
		SDO_Write(epos,Home_SetNowOffSet ,0x00,offset);	
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	2200      	movs	r2, #0
 80144f0:	f243 01b1 	movw	r1, #12465	@ 0x30b1
 80144f4:	68f8      	ldr	r0, [r7, #12]
 80144f6:	f000 f999 	bl	801482c <SDO_Write>
	
		osDelay(1);
 80144fa:	2001      	movs	r0, #1
 80144fc:	f000 ffbe 	bl	801547c <osDelay>
	
		SDO_Write(epos,Homing_Method ,0x00,37); //ACTUAL Position
 8014500:	2325      	movs	r3, #37	@ 0x25
 8014502:	2200      	movs	r2, #0
 8014504:	f246 0198 	movw	r1, #24728	@ 0x6098
 8014508:	68f8      	ldr	r0, [r7, #12]
 801450a:	f000 f98f 	bl	801482c <SDO_Write>
	
		Epos_OperEn(&Controller1);
 801450e:	480c      	ldr	r0, [pc, #48]	@ (8014540 <Epos_HMMSetNowZero+0x7c>)
 8014510:	f000 f966 	bl	80147e0 <Epos_OperEn>

		osDelay(1);
 8014514:	2001      	movs	r0, #1
 8014516:	f000 ffb1 	bl	801547c <osDelay>
	
		SDO_Write(epos,OD_CTRL_WORD ,0x00,0x001F); //ACTUAL Position
 801451a:	231f      	movs	r3, #31
 801451c:	2200      	movs	r2, #0
 801451e:	f246 0140 	movw	r1, #24640	@ 0x6040
 8014522:	68f8      	ldr	r0, [r7, #12]
 8014524:	f000 f982 	bl	801482c <SDO_Write>
	
		osDelay(1);
 8014528:	2001      	movs	r0, #1
 801452a:	f000 ffa7 	bl	801547c <osDelay>
	
		Epos_ClorEn(epos);
 801452e:	68f8      	ldr	r0, [r7, #12]
 8014530:	f000 f96c 	bl	801480c <Epos_ClorEn>

}
 8014534:	bf00      	nop
 8014536:	3710      	adds	r7, #16
 8014538:	46bd      	mov	sp, r7
 801453a:	bd80      	pop	{r7, pc}
 801453c:	0801cd20 	.word	0x0801cd20
 8014540:	24002078 	.word	0x24002078

08014544 <Epos_ReadPosition>:
	osDelay(10);
}



void Epos_ReadPosition(Epos* epos, int32_t* position){
 8014544:	b580      	push	{r7, lr}
 8014546:	b082      	sub	sp, #8
 8014548:	af00      	add	r7, sp, #0
 801454a:	6078      	str	r0, [r7, #4]
 801454c:	6039      	str	r1, [r7, #0]

	*position = SDO_Read(epos, Pos_Actual_Value,0x00);
 801454e:	2200      	movs	r2, #0
 8014550:	f246 0164 	movw	r1, #24676	@ 0x6064
 8014554:	6878      	ldr	r0, [r7, #4]
 8014556:	f000 fa59 	bl	8014a0c <SDO_Read>
 801455a:	4603      	mov	r3, r0
 801455c:	461a      	mov	r2, r3
 801455e:	683b      	ldr	r3, [r7, #0]
 8014560:	601a      	str	r2, [r3, #0]
}
 8014562:	bf00      	nop
 8014564:	3708      	adds	r7, #8
 8014566:	46bd      	mov	sp, r7
 8014568:	bd80      	pop	{r7, pc}

0801456a <Epos_ReadVelocity>:

void Epos_ReadVelocity(Epos* epos, int32_t* velocity){
 801456a:	b580      	push	{r7, lr}
 801456c:	b082      	sub	sp, #8
 801456e:	af00      	add	r7, sp, #0
 8014570:	6078      	str	r0, [r7, #4]
 8014572:	6039      	str	r1, [r7, #0]

	*velocity = SDO_Read(epos, Velocity_actual_value,0x00);
 8014574:	2200      	movs	r2, #0
 8014576:	f246 016c 	movw	r1, #24684	@ 0x606c
 801457a:	6878      	ldr	r0, [r7, #4]
 801457c:	f000 fa46 	bl	8014a0c <SDO_Read>
 8014580:	4603      	mov	r3, r0
 8014582:	461a      	mov	r2, r3
 8014584:	683b      	ldr	r3, [r7, #0]
 8014586:	601a      	str	r2, [r3, #0]
}
 8014588:	bf00      	nop
 801458a:	3708      	adds	r7, #8
 801458c:	46bd      	mov	sp, r7
 801458e:	bd80      	pop	{r7, pc}

08014590 <Epos_ReadTorque>:

void Epos_ReadTorque(Epos* epos, int16_t* torque){
 8014590:	b580      	push	{r7, lr}
 8014592:	b082      	sub	sp, #8
 8014594:	af00      	add	r7, sp, #0
 8014596:	6078      	str	r0, [r7, #4]
 8014598:	6039      	str	r1, [r7, #0]

	*torque = SDO_Read(epos, Torque_actual_value,0x00);
 801459a:	2200      	movs	r2, #0
 801459c:	f246 0177 	movw	r1, #24695	@ 0x6077
 80145a0:	6878      	ldr	r0, [r7, #4]
 80145a2:	f000 fa33 	bl	8014a0c <SDO_Read>
 80145a6:	4603      	mov	r3, r0
 80145a8:	b21a      	sxth	r2, r3
 80145aa:	683b      	ldr	r3, [r7, #0]
 80145ac:	801a      	strh	r2, [r3, #0]
}
 80145ae:	bf00      	nop
 80145b0:	3708      	adds	r7, #8
 80145b2:	46bd      	mov	sp, r7
 80145b4:	bd80      	pop	{r7, pc}
	...

080145b8 <Epos_ParamInit>:
/*
*输入：EPOS结构体，串口对象fd1.
*功能：启动EPOS，并且设置最大的跟踪误差，最大的速度、加速度、负加速度，以及快速停止的负加速度设定
*/
void Epos_ParamInit(Epos* epos)
{
 80145b8:	b580      	push	{r7, lr}
 80145ba:	b082      	sub	sp, #8
 80145bc:	af00      	add	r7, sp, #0
 80145be:	6078      	str	r0, [r7, #4]
    //SDO_Read(epos,OD_STATUS_WORD,0x00);                                 //Fault Status=0x0108  红灯闪烁

    SDO_Write(epos, OD_CTRL_WORD, 0x00, Fault_Reset);      //Fault_Reset command 控制字设置为0x80 第7位置1，参考固件手册 Fault reset figure3-3 事件15 驱动初始化完成
 80145c0:	2380      	movs	r3, #128	@ 0x80
 80145c2:	2200      	movs	r2, #0
 80145c4:	f246 0140 	movw	r1, #24640	@ 0x6040
 80145c8:	6878      	ldr	r0, [r7, #4]
 80145ca:	f000 f92f 	bl	801482c <SDO_Write>

//    SDO_Write(epos, OD_QS_DECELERATION, 0x00, QDEC);     //快速停止负加速度

    //SDO_Write(epos,OD_CAN_BITRATE,0x00,0x00);              //set value = 0. set CAN bitrate 1M/s. 

    printf("Epos_ParamInit \r\n");
 80145ce:	4803      	ldr	r0, [pc, #12]	@ (80145dc <Epos_ParamInit+0x24>)
 80145d0:	f005 f8f4 	bl	80197bc <puts>
}
 80145d4:	bf00      	nop
 80145d6:	3708      	adds	r7, #8
 80145d8:	46bd      	mov	sp, r7
 80145da:	bd80      	pop	{r7, pc}
 80145dc:	0801cee8 	.word	0x0801cee8

080145e0 <Epos_Init>:
/*
*输入：EPOS结构体，CAN设备(节点)序号 CAN_ID，节点的ID：NODE_ID1，串口对象 fd1
*功能：启动EPOS，并且设置最大的跟踪误差，最大的速度、加速度、负加速度，以及快速停止的负加速度设定
*/
void Epos_Init(Epos* epos, Uint8 CAN_ID, Uint8 NODE_ID)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	b082      	sub	sp, #8
 80145e4:	af00      	add	r7, sp, #0
 80145e6:	6078      	str	r0, [r7, #4]
 80145e8:	460b      	mov	r3, r1
 80145ea:	70fb      	strb	r3, [r7, #3]
 80145ec:	4613      	mov	r3, r2
 80145ee:	70bb      	strb	r3, [r7, #2]
    // EPOS结构体初始化
    epos->b_init = 0;
 80145f0:	687b      	ldr	r3, [r7, #4]
 80145f2:	2200      	movs	r2, #0
 80145f4:	751a      	strb	r2, [r3, #20]
    epos->CAN_Handles = NULL;
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	2200      	movs	r2, #0
 80145fa:	601a      	str	r2, [r3, #0]
    epos->node_ID = NODE_ID;               //节点ID设置
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	78ba      	ldrb	r2, [r7, #2]
 8014600:	755a      	strb	r2, [r3, #21]
    
    epos->b_init = 1;                      //EPOS 初始化标志
 8014602:	687b      	ldr	r3, [r7, #4]
 8014604:	2201      	movs	r2, #1
 8014606:	751a      	strb	r2, [r3, #20]
    epos->cur_mode = MODE_NONE;            //控制模式
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	2200      	movs	r2, #0
 801460c:	759a      	strb	r2, [r3, #22]
    epos->opt = 0x001f;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	221f      	movs	r2, #31
 8014612:	619a      	str	r2, [r3, #24]
    epos->acc = MAX_ACC;                   //最大加速度
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	f242 7210 	movw	r2, #10000	@ 0x2710
 801461a:	61da      	str	r2, [r3, #28]
    epos->dec = MAX_DEC;                   //最大负加速度
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014622:	621a      	str	r2, [r3, #32]
    epos->b_need_shutdown = 0;             //是否需要关闭控制器
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	2200      	movs	r2, #0
 8014628:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    // 通过canopen设定EPOS控制器参数
    Epos_ParamInit(epos);
 801462c:	6878      	ldr	r0, [r7, #4]
 801462e:	f7ff ffc3 	bl	80145b8 <Epos_ParamInit>

    printf("Epos_SInit\r\n");
 8014632:	4803      	ldr	r0, [pc, #12]	@ (8014640 <Epos_Init+0x60>)
 8014634:	f005 f8c2 	bl	80197bc <puts>
}
 8014638:	bf00      	nop
 801463a:	3708      	adds	r7, #8
 801463c:	46bd      	mov	sp, r7
 801463e:	bd80      	pop	{r7, pc}
 8014640:	0801cefc 	.word	0x0801cefc

08014644 <Epos_setMode>:



/****** 设置EPOS工作模式 *****/
void Epos_setMode(Epos* epos, Uint16 mode){
 8014644:	b580      	push	{r7, lr}
 8014646:	b082      	sub	sp, #8
 8014648:	af00      	add	r7, sp, #0
 801464a:	6078      	str	r0, [r7, #4]
 801464c:	460b      	mov	r3, r1
 801464e:	807b      	strh	r3, [r7, #2]

    epos->cur_mode = mode;
 8014650:	887b      	ldrh	r3, [r7, #2]
 8014652:	b2da      	uxtb	r2, r3
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	759a      	strb	r2, [r3, #22]
    
    SDO_Write(epos,OP_MODE,0x00,mode); 
 8014658:	887b      	ldrh	r3, [r7, #2]
 801465a:	2200      	movs	r2, #0
 801465c:	f246 0160 	movw	r1, #24672	@ 0x6060
 8014660:	6878      	ldr	r0, [r7, #4]
 8014662:	f000 f8e3 	bl	801482c <SDO_Write>
                
    switch(mode){
 8014666:	887b      	ldrh	r3, [r7, #2]
 8014668:	2bfe      	cmp	r3, #254	@ 0xfe
 801466a:	d046      	beq.n	80146fa <Epos_setMode+0xb6>
 801466c:	2bfe      	cmp	r3, #254	@ 0xfe
 801466e:	f300 80ab 	bgt.w	80147c8 <Epos_setMode+0x184>
 8014672:	2b0a      	cmp	r3, #10
 8014674:	dc1e      	bgt.n	80146b4 <Epos_setMode+0x70>
 8014676:	2b00      	cmp	r3, #0
 8014678:	f340 80a6 	ble.w	80147c8 <Epos_setMode+0x184>
 801467c:	3b01      	subs	r3, #1
 801467e:	2b09      	cmp	r3, #9
 8014680:	f200 80a2 	bhi.w	80147c8 <Epos_setMode+0x184>
 8014684:	a201      	add	r2, pc, #4	@ (adr r2, 801468c <Epos_setMode+0x48>)
 8014686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801468a:	bf00      	nop
 801468c:	080147d1 	.word	0x080147d1
 8014690:	080147c9 	.word	0x080147c9
 8014694:	080147d1 	.word	0x080147d1
 8014698:	080147c9 	.word	0x080147c9
 801469c:	080147c9 	.word	0x080147c9
 80146a0:	080147d1 	.word	0x080147d1
 80146a4:	0801476b 	.word	0x0801476b
 80146a8:	080146bb 	.word	0x080146bb
 80146ac:	080147c9 	.word	0x080147c9
 80146b0:	080146eb 	.word	0x080146eb
 80146b4:	2bfd      	cmp	r3, #253	@ 0xfd
 80146b6:	d031      	beq.n	801471c <Epos_setMode+0xd8>
 80146b8:	e086      	b.n	80147c8 <Epos_setMode+0x184>
                //SDO_Write(epos, Pos_control_para , 0x03, 16000);//D      
                //SDO_Write(epos, Pos_control_para, 0x04, 0);  //Position controller FF velocity gain		
                //SDO_Write(epos, Pos_control_para, 0x05, 0);  //Position controller FF acceleration gain
				
				
                SDO_Write(epos, OD_P_DECELERATION, 0x00,3000); 
 80146ba:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80146be:	2200      	movs	r2, #0
 80146c0:	f246 0184 	movw	r1, #24708	@ 0x6084
 80146c4:	6878      	ldr	r0, [r7, #4]
 80146c6:	f000 f8b1 	bl	801482c <SDO_Write>
                SDO_Write(epos, OD_QS_DECELERATION , 0x00, 5000);
 80146ca:	f241 3388 	movw	r3, #5000	@ 0x1388
 80146ce:	2200      	movs	r2, #0
 80146d0:	f246 0185 	movw	r1, #24709	@ 0x6085
 80146d4:	6878      	ldr	r0, [r7, #4]
 80146d6:	f000 f8a9 	bl	801482c <SDO_Write>
				
				SDO_Write(epos, OD_Following_ERR_window , 0x00, 0);
 80146da:	2300      	movs	r3, #0
 80146dc:	2200      	movs	r2, #0
 80146de:	f246 0165 	movw	r1, #24677	@ 0x6065
 80146e2:	6878      	ldr	r0, [r7, #4]
 80146e4:	f000 f8a2 	bl	801482c <SDO_Write>
				
                //SDO_Write(epos, Soft_P_Limit, 0x01, 0x80000000);                //-2147483648
                //SDO_Write(epos, Soft_P_Limit, 0x02, 0x7FFFFFFF);                //2147483647
				
                break;
 80146e8:	e073      	b.n	80147d2 <Epos_setMode+0x18e>
								
		case(CST):
				SDO_Write(epos, Torque_offset, 0x00,0);
 80146ea:	2300      	movs	r3, #0
 80146ec:	2200      	movs	r2, #0
 80146ee:	f246 01b2 	movw	r1, #24754	@ 0x60b2
 80146f2:	6878      	ldr	r0, [r7, #4]
 80146f4:	f000 f89a 	bl	801482c <SDO_Write>
				break;
 80146f8:	e06b      	b.n	80147d2 <Epos_setMode+0x18e>
        
        case(Velocity_Mode):		//CONFIGURATION PARAMETERS
                //SDO_Write(epos,OP_MODE,0x00,Velocity_Mode); 
                SDO_Write(epos,OD_Max_Acceleration,0x00,1000);                                                  // set Max Acceleration
 80146fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80146fe:	2200      	movs	r2, #0
 8014700:	f246 01c5 	movw	r1, #24773	@ 0x60c5
 8014704:	6878      	ldr	r0, [r7, #4]
 8014706:	f000 f891 	bl	801482c <SDO_Write>
                SDO_Write(epos, OD_MAX_P_VELOCITY, 0x00, MAX_P_V);                                            // Maximal Profile Velocity 
 801470a:	f641 3358 	movw	r3, #7000	@ 0x1b58
 801470e:	2200      	movs	r2, #0
 8014710:	f246 017f 	movw	r1, #24703	@ 0x607f
 8014714:	6878      	ldr	r0, [r7, #4]
 8014716:	f000 f889 	bl	801482c <SDO_Write>
                break;
 801471a:	e05a      	b.n	80147d2 <Epos_setMode+0x18e>
                
        case(Current_Mode):
                SDO_Write(epos,OD_MOTOR_DATA,0x01,6000);         // set Continuous Current Limit 连续输出电流最大值 mA
 801471c:	f241 7370 	movw	r3, #6000	@ 0x1770
 8014720:	2201      	movs	r2, #1
 8014722:	f243 0101 	movw	r1, #12289	@ 0x3001
 8014726:	6878      	ldr	r0, [r7, #4]
 8014728:	f000 f880 	bl	801482c <SDO_Write>
                SDO_Write(epos, OD_MOTOR_DATA, 0x02, 12000);     //输出最大电流，推荐为两倍连续最大电流
 801472c:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8014730:	2202      	movs	r2, #2
 8014732:	f243 0101 	movw	r1, #12289	@ 0x3001
 8014736:	6878      	ldr	r0, [r7, #4]
 8014738:	f000 f878 	bl	801482c <SDO_Write>
                SDO_Write(epos, OD_MOTOR_DATA, 0x03, 1);        //Changes only in “Disable” state.Number of magnetic pole pairs 参考电机手册
 801473c:	2301      	movs	r3, #1
 801473e:	2203      	movs	r2, #3
 8014740:	f243 0101 	movw	r1, #12289	@ 0x3001
 8014744:	6878      	ldr	r0, [r7, #4]
 8014746:	f000 f871 	bl	801482c <SDO_Write>
                SDO_Write(epos, OD_MOTOR_DATA, 0x04, 12000);     //限制电机最大速度 rpm
 801474a:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 801474e:	2204      	movs	r2, #4
 8014750:	f243 0101 	movw	r1, #12289	@ 0x3001
 8014754:	6878      	ldr	r0, [r7, #4]
 8014756:	f000 f869 	bl	801482c <SDO_Write>
                SDO_Write(epos, OD_MOTOR_DATA, 0x05, 1);         // thermal time constant
 801475a:	2301      	movs	r3, #1
 801475c:	2205      	movs	r2, #5
 801475e:	f243 0101 	movw	r1, #12289	@ 0x3001
 8014762:	6878      	ldr	r0, [r7, #4]
 8014764:	f000 f862 	bl	801482c <SDO_Write>
                break;
 8014768:	e033      	b.n	80147d2 <Epos_setMode+0x18e>
        case(Homing_Mode):      //可以将该功能配置给某个数字口
                //SDO_Write(epos, OD_Motion_Profile_Type, 0x00,1);                 //sin2  ramp 
                break;
                
        case(Interpolated_Position_Mode):
                SDO_Write(epos, OD_Interpolation_Sub_Mode, 0x00,(Uint32)(-1));//always -1 cubic spline interpolation (PVT)
 801476a:	f04f 33ff 	mov.w	r3, #4294967295
 801476e:	2200      	movs	r2, #0
 8014770:	f246 01c0 	movw	r1, #24768	@ 0x60c0
 8014774:	6878      	ldr	r0, [r7, #4]
 8014776:	f000 f859 	bl	801482c <SDO_Write>
                SDO_Write(epos, Interpolation_Time_Period, 0x01,1);//always 1
 801477a:	2301      	movs	r3, #1
 801477c:	2201      	movs	r2, #1
 801477e:	f246 01c2 	movw	r1, #24770	@ 0x60c2
 8014782:	6878      	ldr	r0, [r7, #4]
 8014784:	f000 f852 	bl	801482c <SDO_Write>
                SDO_Write(epos, Interpolation_Time_Period, 0x02,(Uint32)(-3));//always -3  插值周期 10^-3s
 8014788:	f06f 0302 	mvn.w	r3, #2
 801478c:	2202      	movs	r2, #2
 801478e:	f246 01c2 	movw	r1, #24770	@ 0x60c2
 8014792:	6878      	ldr	r0, [r7, #4]
 8014794:	f000 f84a 	bl	801482c <SDO_Write>
                SDO_Write(epos, Soft_P_Limit, 0x01, 0x80000000);                //-2147483648
 8014798:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 801479c:	2201      	movs	r2, #1
 801479e:	f246 017d 	movw	r1, #24701	@ 0x607d
 80147a2:	6878      	ldr	r0, [r7, #4]
 80147a4:	f000 f842 	bl	801482c <SDO_Write>
                SDO_Write(epos, Soft_P_Limit, 0x02, 0x7FFFFFFF);                //2147483647
 80147a8:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80147ac:	2202      	movs	r2, #2
 80147ae:	f246 017d 	movw	r1, #24701	@ 0x607d
 80147b2:	6878      	ldr	r0, [r7, #4]
 80147b4:	f000 f83a 	bl	801482c <SDO_Write>
                //SDO_Write(epos,OD_Position_Window, 0x00,4294967295);             //关闭 position window
                SDO_Write(epos, Pos_Window_Time, 0x00, 0);
 80147b8:	2300      	movs	r3, #0
 80147ba:	2200      	movs	r2, #0
 80147bc:	f246 0168 	movw	r1, #24680	@ 0x6068
 80147c0:	6878      	ldr	r0, [r7, #4]
 80147c2:	f000 f833 	bl	801482c <SDO_Write>
                break;
 80147c6:	e004      	b.n	80147d2 <Epos_setMode+0x18e>
                
        default: 
                printf("\r\nerror mode\r\n");
 80147c8:	4804      	ldr	r0, [pc, #16]	@ (80147dc <Epos_setMode+0x198>)
 80147ca:	f004 fff7 	bl	80197bc <puts>
        
    }
}
 80147ce:	e000      	b.n	80147d2 <Epos_setMode+0x18e>
                break;
 80147d0:	bf00      	nop
}
 80147d2:	bf00      	nop
 80147d4:	3708      	adds	r7, #8
 80147d6:	46bd      	mov	sp, r7
 80147d8:	bd80      	pop	{r7, pc}
 80147da:	bf00      	nop
 80147dc:	0801cf08 	.word	0x0801cf08

080147e0 <Epos_OperEn>:

    
void Epos_OperEn(Epos* epos){
 80147e0:	b580      	push	{r7, lr}
 80147e2:	b082      	sub	sp, #8
 80147e4:	af00      	add	r7, sp, #0
 80147e6:	6078      	str	r0, [r7, #4]
    SDO_Write(epos,OD_CTRL_WORD,0x00,0x06);                    // Shut down  驱动函数失能
 80147e8:	2306      	movs	r3, #6
 80147ea:	2200      	movs	r2, #0
 80147ec:	f246 0140 	movw	r1, #24640	@ 0x6040
 80147f0:	6878      	ldr	r0, [r7, #4]
 80147f2:	f000 f81b 	bl	801482c <SDO_Write>
    //osDelay(1);

    //SDO_Read(epos,OD_STATUS_WORD,0x00);                                                // Ready to Switch On    Status=0x0121   绿灯闪烁
    
    SDO_Write(epos,OD_CTRL_WORD,0x00,0x0F);                    // Switch on AND Enable Operation 驱动参数设定
 80147f6:	230f      	movs	r3, #15
 80147f8:	2200      	movs	r2, #0
 80147fa:	f246 0140 	movw	r1, #24640	@ 0x6040
 80147fe:	6878      	ldr	r0, [r7, #4]
 8014800:	f000 f814 	bl	801482c <SDO_Write>
    //osDelay(1);
    
    //SDO_Read(epos,OD_STATUS_WORD,0x00);                                                // Operation Enable      Status=0x0137   绿灯常亮
}
 8014804:	bf00      	nop
 8014806:	3708      	adds	r7, #8
 8014808:	46bd      	mov	sp, r7
 801480a:	bd80      	pop	{r7, pc}

0801480c <Epos_ClorEn>:


void Epos_ClorEn(Epos* epos){
 801480c:	b580      	push	{r7, lr}
 801480e:	b082      	sub	sp, #8
 8014810:	af00      	add	r7, sp, #0
 8014812:	6078      	str	r0, [r7, #4]
	SDO_Write(epos,OD_CTRL_WORD,0x00,0x06);                    // Shut down  驱动函数失能
 8014814:	2306      	movs	r3, #6
 8014816:	2200      	movs	r2, #0
 8014818:	f246 0140 	movw	r1, #24640	@ 0x6040
 801481c:	6878      	ldr	r0, [r7, #4]
 801481e:	f000 f805 	bl	801482c <SDO_Write>
    //osDelay(1);
}
 8014822:	bf00      	nop
 8014824:	3708      	adds	r7, #8
 8014826:	46bd      	mov	sp, r7
 8014828:	bd80      	pop	{r7, pc}
	...

0801482c <SDO_Write>:
******/

int NEST = 0;           //嵌套层数

void SDO_Write(Epos* epos, Uint16 Index, Uint8 SubIndex, Uint32 param)
{
 801482c:	b580      	push	{r7, lr}
 801482e:	b08e      	sub	sp, #56	@ 0x38
 8014830:	af02      	add	r7, sp, #8
 8014832:	60f8      	str	r0, [r7, #12]
 8014834:	607b      	str	r3, [r7, #4]
 8014836:	460b      	mov	r3, r1
 8014838:	817b      	strh	r3, [r7, #10]
 801483a:	4613      	mov	r3, r2
 801483c:	727b      	strb	r3, [r7, #9]
    int n;
    uint8_t TxData[8] = {0};
 801483e:	2300      	movs	r3, #0
 8014840:	61fb      	str	r3, [r7, #28]
 8014842:	2300      	movs	r3, #0
 8014844:	623b      	str	r3, [r7, #32]
    uint8_t RxData[8] = {0};
 8014846:	2300      	movs	r3, #0
 8014848:	617b      	str	r3, [r7, #20]
 801484a:	2300      	movs	r3, #0
 801484c:	61bb      	str	r3, [r7, #24]
    uint16_t rec_id = 0;
 801484e:	2300      	movs	r3, #0
 8014850:	827b      	strh	r3, [r7, #18]
    
    //printf("Send %d-%X-%X\r\n", epos->node_ID, Index, SubIndex);
    
    // 检查嵌套层数，防止无限递归
    if(++NEST < 6) {
 8014852:	4b68      	ldr	r3, [pc, #416]	@ (80149f4 <SDO_Write+0x1c8>)
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	3301      	adds	r3, #1
 8014858:	4a66      	ldr	r2, [pc, #408]	@ (80149f4 <SDO_Write+0x1c8>)
 801485a:	6013      	str	r3, [r2, #0]
 801485c:	4b65      	ldr	r3, [pc, #404]	@ (80149f4 <SDO_Write+0x1c8>)
 801485e:	681b      	ldr	r3, [r3, #0]
 8014860:	2b05      	cmp	r3, #5
 8014862:	f300 80b3 	bgt.w	80149cc <SDO_Write+0x1a0>
        //printf("nest = %d\r\n", NEST);
        
        // 关闭FDCAN接收中断
        fdcan_disable_interrupt(&hfdcan1);
 8014866:	4864      	ldr	r0, [pc, #400]	@ (80149f8 <SDO_Write+0x1cc>)
 8014868:	f7ff fd40 	bl	80142ec <fdcan_disable_interrupt>
			
			  // 清空FIFO0邮箱，防止旧消息干扰
        fdcan_clear_rx_fifo(&hfdcan1);
 801486c:	4862      	ldr	r0, [pc, #392]	@ (80149f8 <SDO_Write+0x1cc>)
 801486e:	f7ff fd0a 	bl	8014286 <fdcan_clear_rx_fifo>
        
        // 准备发送数据
        uint32_t low_4byte = 0x22 + ((Uint32)Index << 8) + ((Uint32)SubIndex << 24);
 8014872:	897b      	ldrh	r3, [r7, #10]
 8014874:	021a      	lsls	r2, r3, #8
 8014876:	7a7b      	ldrb	r3, [r7, #9]
 8014878:	061b      	lsls	r3, r3, #24
 801487a:	4413      	add	r3, r2
 801487c:	3322      	adds	r3, #34	@ 0x22
 801487e:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        // 填充数据数组
        TxData[0] = (low_4byte) & 0xFF;
 8014880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014882:	b2db      	uxtb	r3, r3
 8014884:	773b      	strb	r3, [r7, #28]
        TxData[1] = (low_4byte >> 8) & 0xFF;
 8014886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014888:	0a1b      	lsrs	r3, r3, #8
 801488a:	b2db      	uxtb	r3, r3
 801488c:	777b      	strb	r3, [r7, #29]
        TxData[2] = (low_4byte >> 16) & 0xFF;
 801488e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014890:	0c1b      	lsrs	r3, r3, #16
 8014892:	b2db      	uxtb	r3, r3
 8014894:	77bb      	strb	r3, [r7, #30]
        TxData[3] = (low_4byte >> 24) & 0xFF;
 8014896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014898:	0e1b      	lsrs	r3, r3, #24
 801489a:	b2db      	uxtb	r3, r3
 801489c:	77fb      	strb	r3, [r7, #31]
        TxData[4] = (param) & 0xFF;
 801489e:	687b      	ldr	r3, [r7, #4]
 80148a0:	b2db      	uxtb	r3, r3
 80148a2:	f887 3020 	strb.w	r3, [r7, #32]
        TxData[5] = (param >> 8) & 0xFF;
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	0a1b      	lsrs	r3, r3, #8
 80148aa:	b2db      	uxtb	r3, r3
 80148ac:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        TxData[6] = (param >> 16) & 0xFF;
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	0c1b      	lsrs	r3, r3, #16
 80148b4:	b2db      	uxtb	r3, r3
 80148b6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        TxData[7] = (param >> 24) & 0xFF;
 80148ba:	687b      	ldr	r3, [r7, #4]
 80148bc:	0e1b      	lsrs	r3, r3, #24
 80148be:	b2db      	uxtb	r3, r3
 80148c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        
        // 发送CAN消息
        uint16_t msgId = 0x600 + epos->node_ID;
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	7d5b      	ldrb	r3, [r3, #21]
 80148c8:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80148cc:	84fb      	strh	r3, [r7, #38]	@ 0x26
        

        fdcanx_send_data(&hfdcan1, msgId, TxData, 8);
 80148ce:	f107 021c 	add.w	r2, r7, #28
 80148d2:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 80148d4:	2308      	movs	r3, #8
 80148d6:	4848      	ldr	r0, [pc, #288]	@ (80149f8 <SDO_Write+0x1cc>)
 80148d8:	f7ff fc1c 	bl	8014114 <fdcanx_send_data>


        // 等待接收回复
        n = 5;
 80148dc:	2305      	movs	r3, #5
 80148de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t res = 0;
 80148e0:	2300      	movs	r3, #0
 80148e2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        
        while(n-- > 0) {
 80148e6:	e05b      	b.n	80149a0 <SDO_Write+0x174>
            // 直接调用接收函数，使用轮询模式
            res = fdcanx_receive(&hfdcan1, &rec_id, RxData);
 80148e8:	f107 0214 	add.w	r2, r7, #20
 80148ec:	f107 0312 	add.w	r3, r7, #18
 80148f0:	4619      	mov	r1, r3
 80148f2:	4841      	ldr	r0, [pc, #260]	@ (80149f8 <SDO_Write+0x1cc>)
 80148f4:	f7ff fc6a 	bl	80141cc <fdcanx_receive>
 80148f8:	4603      	mov	r3, r0
 80148fa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
            
            if(res > 0 && rec_id == (0x580 + epos->node_ID)) {
 80148fe:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8014902:	2b00      	cmp	r3, #0
 8014904:	d049      	beq.n	801499a <SDO_Write+0x16e>
 8014906:	8a7b      	ldrh	r3, [r7, #18]
 8014908:	461a      	mov	r2, r3
 801490a:	68fb      	ldr	r3, [r7, #12]
 801490c:	7d5b      	ldrb	r3, [r3, #21]
 801490e:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8014912:	429a      	cmp	r2, r3
 8014914:	d141      	bne.n	801499a <SDO_Write+0x16e>
                // 检查接收到的消息类型
                switch(RxData[0]) {
 8014916:	7d3b      	ldrb	r3, [r7, #20]
 8014918:	2b60      	cmp	r3, #96	@ 0x60
 801491a:	d002      	beq.n	8014922 <SDO_Write+0xf6>
 801491c:	2b80      	cmp	r3, #128	@ 0x80
 801491e:	d01c      	beq.n	801495a <SDO_Write+0x12e>
 8014920:	e031      	b.n	8014986 <SDO_Write+0x15a>
                    case 0x60:
                        // 检查索引和子索引是否匹配
                        if((Index == (((Uint16)RxData[2] << 8) + RxData[1])) && 
 8014922:	897a      	ldrh	r2, [r7, #10]
 8014924:	7dbb      	ldrb	r3, [r7, #22]
 8014926:	021b      	lsls	r3, r3, #8
 8014928:	7d79      	ldrb	r1, [r7, #21]
 801492a:	440b      	add	r3, r1
 801492c:	429a      	cmp	r2, r3
 801492e:	d10a      	bne.n	8014946 <SDO_Write+0x11a>
                           (SubIndex == RxData[3])) {
 8014930:	7dfb      	ldrb	r3, [r7, #23]
                        if((Index == (((Uint16)RxData[2] << 8) + RxData[1])) && 
 8014932:	7a7a      	ldrb	r2, [r7, #9]
 8014934:	429a      	cmp	r2, r3
 8014936:	d106      	bne.n	8014946 <SDO_Write+0x11a>
                            //printf("WoK\r\n");
                            
                            // 重新启用FDCAN接收中断
                            fdcan_enable_interrupt(&hfdcan1);
 8014938:	482f      	ldr	r0, [pc, #188]	@ (80149f8 <SDO_Write+0x1cc>)
 801493a:	f7ff fce3 	bl	8014304 <fdcan_enable_interrupt>
                            
                            NEST = 0;
 801493e:	4b2d      	ldr	r3, [pc, #180]	@ (80149f4 <SDO_Write+0x1c8>)
 8014940:	2200      	movs	r2, #0
 8014942:	601a      	str	r2, [r3, #0]
                            return;  // 成功接收匹配的应答
 8014944:	e053      	b.n	80149ee <SDO_Write+0x1c2>
                        } else {
                            // 重新启用FDCAN接收中断
                            fdcan_enable_interrupt(&hfdcan1);
 8014946:	482c      	ldr	r0, [pc, #176]	@ (80149f8 <SDO_Write+0x1cc>)
 8014948:	f7ff fcdc 	bl	8014304 <fdcan_enable_interrupt>
                            
                            SDO_Write(epos, Index, SubIndex, param);
 801494c:	7a7a      	ldrb	r2, [r7, #9]
 801494e:	8979      	ldrh	r1, [r7, #10]
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	68f8      	ldr	r0, [r7, #12]
 8014954:	f7ff ff6a 	bl	801482c <SDO_Write>
                            return;
 8014958:	e049      	b.n	80149ee <SDO_Write+0x1c2>
                        }
                        
                    case 0x80:
                        // 错误应答
                        printf("Error code: %02X%02X%02X%02X\r\n",
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 801495a:	7efb      	ldrb	r3, [r7, #27]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 801495c:	4619      	mov	r1, r3
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 801495e:	7ebb      	ldrb	r3, [r7, #26]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 8014960:	461a      	mov	r2, r3
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 8014962:	7e7b      	ldrb	r3, [r7, #25]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 8014964:	4618      	mov	r0, r3
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 8014966:	7e3b      	ldrb	r3, [r7, #24]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 8014968:	9300      	str	r3, [sp, #0]
 801496a:	4603      	mov	r3, r0
 801496c:	4823      	ldr	r0, [pc, #140]	@ (80149fc <SDO_Write+0x1d0>)
 801496e:	f004 febd 	bl	80196ec <iprintf>
                        
                        // 重新启用FDCAN接收中断
                        fdcan_enable_interrupt(&hfdcan1);
 8014972:	4821      	ldr	r0, [pc, #132]	@ (80149f8 <SDO_Write+0x1cc>)
 8014974:	f7ff fcc6 	bl	8014304 <fdcan_enable_interrupt>
                        
                        SDO_Write(epos, Index, SubIndex, param);
 8014978:	7a7a      	ldrb	r2, [r7, #9]
 801497a:	8979      	ldrh	r1, [r7, #10]
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	68f8      	ldr	r0, [r7, #12]
 8014980:	f7ff ff54 	bl	801482c <SDO_Write>
                        return;
 8014984:	e033      	b.n	80149ee <SDO_Write+0x1c2>
                        
                    default:
                        // 重新启用FDCAN接收中断
                        fdcan_enable_interrupt(&hfdcan1);
 8014986:	481c      	ldr	r0, [pc, #112]	@ (80149f8 <SDO_Write+0x1cc>)
 8014988:	f7ff fcbc 	bl	8014304 <fdcan_enable_interrupt>
                        
                        SDO_Write(epos, Index, SubIndex, param);
 801498c:	7a7a      	ldrb	r2, [r7, #9]
 801498e:	8979      	ldrh	r1, [r7, #10]
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	68f8      	ldr	r0, [r7, #12]
 8014994:	f7ff ff4a 	bl	801482c <SDO_Write>
                        return;
 8014998:	e029      	b.n	80149ee <SDO_Write+0x1c2>
                }
            }
            osDelay(2);  // 延时等待接收
 801499a:	2002      	movs	r0, #2
 801499c:	f000 fd6e 	bl	801547c <osDelay>
        while(n-- > 0) {
 80149a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149a2:	1e5a      	subs	r2, r3, #1
 80149a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80149a6:	2b00      	cmp	r3, #0
 80149a8:	dc9e      	bgt.n	80148e8 <SDO_Write+0xbc>
        }
        
        // 如果超时未收到消息
        if(n == -1) {
 80149aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80149ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149b0:	d117      	bne.n	80149e2 <SDO_Write+0x1b6>
            // 重新启用FDCAN接收中断
            fdcan_enable_interrupt(&hfdcan1);
 80149b2:	4811      	ldr	r0, [pc, #68]	@ (80149f8 <SDO_Write+0x1cc>)
 80149b4:	f7ff fca6 	bl	8014304 <fdcan_enable_interrupt>
            
            SDO_Write(epos, Index, SubIndex, param);
 80149b8:	7a7a      	ldrb	r2, [r7, #9]
 80149ba:	8979      	ldrh	r1, [r7, #10]
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	68f8      	ldr	r0, [r7, #12]
 80149c0:	f7ff ff34 	bl	801482c <SDO_Write>
            printf("No Received\r\n");
 80149c4:	480e      	ldr	r0, [pc, #56]	@ (8014a00 <SDO_Write+0x1d4>)
 80149c6:	f004 fef9 	bl	80197bc <puts>
            return;
 80149ca:	e010      	b.n	80149ee <SDO_Write+0x1c2>
        }
    } else {
        printf("\r\nwrong--%d-%X-%X \r\n", epos->node_ID, Index, SubIndex);
 80149cc:	68fb      	ldr	r3, [r7, #12]
 80149ce:	7d5b      	ldrb	r3, [r3, #21]
 80149d0:	4619      	mov	r1, r3
 80149d2:	897a      	ldrh	r2, [r7, #10]
 80149d4:	7a7b      	ldrb	r3, [r7, #9]
 80149d6:	480b      	ldr	r0, [pc, #44]	@ (8014a04 <SDO_Write+0x1d8>)
 80149d8:	f004 fe88 	bl	80196ec <iprintf>
        printf("Too many retries\r\n");
 80149dc:	480a      	ldr	r0, [pc, #40]	@ (8014a08 <SDO_Write+0x1dc>)
 80149de:	f004 feed 	bl	80197bc <puts>
    }
    
    // 确保在所有情况下都重新启用中断
    fdcan_enable_interrupt(&hfdcan1);
 80149e2:	4805      	ldr	r0, [pc, #20]	@ (80149f8 <SDO_Write+0x1cc>)
 80149e4:	f7ff fc8e 	bl	8014304 <fdcan_enable_interrupt>
    
    NEST = 0;
 80149e8:	4b02      	ldr	r3, [pc, #8]	@ (80149f4 <SDO_Write+0x1c8>)
 80149ea:	2200      	movs	r2, #0
 80149ec:	601a      	str	r2, [r3, #0]
}
 80149ee:	3730      	adds	r7, #48	@ 0x30
 80149f0:	46bd      	mov	sp, r7
 80149f2:	bd80      	pop	{r7, pc}
 80149f4:	240020c8 	.word	0x240020c8
 80149f8:	24000310 	.word	0x24000310
 80149fc:	0801cf18 	.word	0x0801cf18
 8014a00:	0801cf38 	.word	0x0801cf38
 8014a04:	0801cf48 	.word	0x0801cf48
 8014a08:	0801cf60 	.word	0x0801cf60

08014a0c <SDO_Read>:


/**** 发送CAN SDO读报文，并接受返回值 ***/
/**** 发送CAN SDO读报文，并接受返回值 ***/
Uint32 SDO_Read(Epos* epos, Uint16 Index, Uint8 SubIndex)
{
 8014a0c:	b580      	push	{r7, lr}
 8014a0e:	b08e      	sub	sp, #56	@ 0x38
 8014a10:	af02      	add	r7, sp, #8
 8014a12:	6078      	str	r0, [r7, #4]
 8014a14:	460b      	mov	r3, r1
 8014a16:	807b      	strh	r3, [r7, #2]
 8014a18:	4613      	mov	r3, r2
 8014a1a:	707b      	strb	r3, [r7, #1]
    int n;
    Uint32 data = 0;
 8014a1c:	2300      	movs	r3, #0
 8014a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t TxData[8] = {0};
 8014a20:	2300      	movs	r3, #0
 8014a22:	61bb      	str	r3, [r7, #24]
 8014a24:	2300      	movs	r3, #0
 8014a26:	61fb      	str	r3, [r7, #28]
    uint8_t RxData[8] = {0};
 8014a28:	2300      	movs	r3, #0
 8014a2a:	613b      	str	r3, [r7, #16]
 8014a2c:	2300      	movs	r3, #0
 8014a2e:	617b      	str	r3, [r7, #20]
    uint16_t rec_id = 0;
 8014a30:	2300      	movs	r3, #0
 8014a32:	81fb      	strh	r3, [r7, #14]
    
    if(++NEST < 6) {
 8014a34:	4b7f      	ldr	r3, [pc, #508]	@ (8014c34 <SDO_Read+0x228>)
 8014a36:	681b      	ldr	r3, [r3, #0]
 8014a38:	3301      	adds	r3, #1
 8014a3a:	4a7e      	ldr	r2, [pc, #504]	@ (8014c34 <SDO_Read+0x228>)
 8014a3c:	6013      	str	r3, [r2, #0]
 8014a3e:	4b7d      	ldr	r3, [pc, #500]	@ (8014c34 <SDO_Read+0x228>)
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	2b05      	cmp	r3, #5
 8014a44:	f300 80d6 	bgt.w	8014bf4 <SDO_Read+0x1e8>
        // 关闭FDCAN接收中断
        fdcan_disable_interrupt(&hfdcan1);
 8014a48:	487b      	ldr	r0, [pc, #492]	@ (8014c38 <SDO_Read+0x22c>)
 8014a4a:	f7ff fc4f 	bl	80142ec <fdcan_disable_interrupt>
			
			  // 清空FIFO0邮箱，防止旧消息干扰
        fdcan_clear_rx_fifo(&hfdcan1);
 8014a4e:	487a      	ldr	r0, [pc, #488]	@ (8014c38 <SDO_Read+0x22c>)
 8014a50:	f7ff fc19 	bl	8014286 <fdcan_clear_rx_fifo>
        
        // 准备发送数据
        uint32_t low_4byte = 0x40 + ((Uint32)Index << 8) + ((Uint32)SubIndex << 24);
 8014a54:	887b      	ldrh	r3, [r7, #2]
 8014a56:	021a      	lsls	r2, r3, #8
 8014a58:	787b      	ldrb	r3, [r7, #1]
 8014a5a:	061b      	lsls	r3, r3, #24
 8014a5c:	4413      	add	r3, r2
 8014a5e:	3340      	adds	r3, #64	@ 0x40
 8014a60:	627b      	str	r3, [r7, #36]	@ 0x24
        
        // 填充数据数组
        TxData[0] = (low_4byte) & 0xFF;
 8014a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a64:	b2db      	uxtb	r3, r3
 8014a66:	763b      	strb	r3, [r7, #24]
        TxData[1] = (low_4byte >> 8) & 0xFF;
 8014a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a6a:	0a1b      	lsrs	r3, r3, #8
 8014a6c:	b2db      	uxtb	r3, r3
 8014a6e:	767b      	strb	r3, [r7, #25]
        TxData[2] = (low_4byte >> 16) & 0xFF;
 8014a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a72:	0c1b      	lsrs	r3, r3, #16
 8014a74:	b2db      	uxtb	r3, r3
 8014a76:	76bb      	strb	r3, [r7, #26]
        TxData[3] = (low_4byte >> 24) & 0xFF;
 8014a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a7a:	0e1b      	lsrs	r3, r3, #24
 8014a7c:	b2db      	uxtb	r3, r3
 8014a7e:	76fb      	strb	r3, [r7, #27]
        TxData[4] = 0;
 8014a80:	2300      	movs	r3, #0
 8014a82:	773b      	strb	r3, [r7, #28]
        TxData[5] = 0;
 8014a84:	2300      	movs	r3, #0
 8014a86:	777b      	strb	r3, [r7, #29]
        TxData[6] = 0;
 8014a88:	2300      	movs	r3, #0
 8014a8a:	77bb      	strb	r3, [r7, #30]
        TxData[7] = 0;
 8014a8c:	2300      	movs	r3, #0
 8014a8e:	77fb      	strb	r3, [r7, #31]
        
        // 发送CAN消息
        uint16_t msgId = 0x600 + epos->node_ID;
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	7d5b      	ldrb	r3, [r3, #21]
 8014a94:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8014a98:	847b      	strh	r3, [r7, #34]	@ 0x22
        fdcanx_send_data(&hfdcan1, msgId, TxData, 8);
 8014a9a:	f107 0218 	add.w	r2, r7, #24
 8014a9e:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 8014aa0:	2308      	movs	r3, #8
 8014aa2:	4865      	ldr	r0, [pc, #404]	@ (8014c38 <SDO_Read+0x22c>)
 8014aa4:	f7ff fb36 	bl	8014114 <fdcanx_send_data>
        
        // 等待接收回复
        n = 5;
 8014aa8:	2305      	movs	r3, #5
 8014aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        uint8_t res = 0;
 8014aac:	2300      	movs	r3, #0
 8014aae:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
        
        while(n-- > 0) {
 8014ab2:	e083      	b.n	8014bbc <SDO_Read+0x1b0>
            // 直接调用接收函数，使用轮询模式
            res = fdcanx_receive(&hfdcan1, &rec_id, RxData);
 8014ab4:	f107 0210 	add.w	r2, r7, #16
 8014ab8:	f107 030e 	add.w	r3, r7, #14
 8014abc:	4619      	mov	r1, r3
 8014abe:	485e      	ldr	r0, [pc, #376]	@ (8014c38 <SDO_Read+0x22c>)
 8014ac0:	f7ff fb84 	bl	80141cc <fdcanx_receive>
 8014ac4:	4603      	mov	r3, r0
 8014ac6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
            
            if(res > 0 && rec_id == (0x580 + epos->node_ID)) {
 8014aca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d071      	beq.n	8014bb6 <SDO_Read+0x1aa>
 8014ad2:	89fb      	ldrh	r3, [r7, #14]
 8014ad4:	461a      	mov	r2, r3
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	7d5b      	ldrb	r3, [r3, #21]
 8014ada:	f503 63b0 	add.w	r3, r3, #1408	@ 0x580
 8014ade:	429a      	cmp	r2, r3
 8014ae0:	d169      	bne.n	8014bb6 <SDO_Read+0x1aa>
                switch(RxData[0]) {
 8014ae2:	7c3b      	ldrb	r3, [r7, #16]
 8014ae4:	2b4f      	cmp	r3, #79	@ 0x4f
 8014ae6:	dc10      	bgt.n	8014b0a <SDO_Read+0xfe>
 8014ae8:	2b43      	cmp	r3, #67	@ 0x43
 8014aea:	db53      	blt.n	8014b94 <SDO_Read+0x188>
 8014aec:	3b43      	subs	r3, #67	@ 0x43
 8014aee:	f241 1211 	movw	r2, #4369	@ 0x1111
 8014af2:	fa22 f303 	lsr.w	r3, r2, r3
 8014af6:	f003 0301 	and.w	r3, r3, #1
 8014afa:	2b00      	cmp	r3, #0
 8014afc:	bf14      	ite	ne
 8014afe:	2301      	movne	r3, #1
 8014b00:	2300      	moveq	r3, #0
 8014b02:	b2db      	uxtb	r3, r3
 8014b04:	2b00      	cmp	r3, #0
 8014b06:	d103      	bne.n	8014b10 <SDO_Read+0x104>
 8014b08:	e044      	b.n	8014b94 <SDO_Read+0x188>
 8014b0a:	2b80      	cmp	r3, #128	@ 0x80
 8014b0c:	d02a      	beq.n	8014b64 <SDO_Read+0x158>
 8014b0e:	e041      	b.n	8014b94 <SDO_Read+0x188>
                    case 0x4F:  // 1字节数据
                    case 0x4B:  // 2字节数据
                    case 0x47:  // 3字节数据
                    case 0x43:  // 4字节数据
                        if(Index == (((Uint16)RxData[2] << 8) + RxData[1]) && 
 8014b10:	887a      	ldrh	r2, [r7, #2]
 8014b12:	7cbb      	ldrb	r3, [r7, #18]
 8014b14:	021b      	lsls	r3, r3, #8
 8014b16:	7c79      	ldrb	r1, [r7, #17]
 8014b18:	440b      	add	r3, r1
 8014b1a:	429a      	cmp	r2, r3
 8014b1c:	d116      	bne.n	8014b4c <SDO_Read+0x140>
                           SubIndex == RxData[3]) {
 8014b1e:	7cfb      	ldrb	r3, [r7, #19]
                        if(Index == (((Uint16)RxData[2] << 8) + RxData[1]) && 
 8014b20:	787a      	ldrb	r2, [r7, #1]
 8014b22:	429a      	cmp	r2, r3
 8014b24:	d112      	bne.n	8014b4c <SDO_Read+0x140>
                            data = ((Uint32)RxData[7] << 24) + 
 8014b26:	7dfb      	ldrb	r3, [r7, #23]
 8014b28:	061a      	lsls	r2, r3, #24
                                   ((Uint32)RxData[6] << 16) + 
 8014b2a:	7dbb      	ldrb	r3, [r7, #22]
 8014b2c:	041b      	lsls	r3, r3, #16
                            data = ((Uint32)RxData[7] << 24) + 
 8014b2e:	441a      	add	r2, r3
                                   (RxData[5] << 8) + 
 8014b30:	7d7b      	ldrb	r3, [r7, #21]
 8014b32:	021b      	lsls	r3, r3, #8
                                   ((Uint32)RxData[6] << 16) + 
 8014b34:	4413      	add	r3, r2
                                    RxData[4];
 8014b36:	7d3a      	ldrb	r2, [r7, #20]
                            data = ((Uint32)RxData[7] << 24) + 
 8014b38:	4413      	add	r3, r2
 8014b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
                            
                            // 重新启用FDCAN接收中断
                            fdcan_enable_interrupt(&hfdcan1);
 8014b3c:	483e      	ldr	r0, [pc, #248]	@ (8014c38 <SDO_Read+0x22c>)
 8014b3e:	f7ff fbe1 	bl	8014304 <fdcan_enable_interrupt>
                            
                            NEST = 0;
 8014b42:	4b3c      	ldr	r3, [pc, #240]	@ (8014c34 <SDO_Read+0x228>)
 8014b44:	2200      	movs	r2, #0
 8014b46:	601a      	str	r2, [r3, #0]
                            return data;
 8014b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b4a:	e06f      	b.n	8014c2c <SDO_Read+0x220>
                        } else {
                            // 重新启用FDCAN接收中断
                            fdcan_enable_interrupt(&hfdcan1);
 8014b4c:	483a      	ldr	r0, [pc, #232]	@ (8014c38 <SDO_Read+0x22c>)
 8014b4e:	f7ff fbd9 	bl	8014304 <fdcan_enable_interrupt>
                            
                            data = SDO_Read(epos, Index, SubIndex);
 8014b52:	787a      	ldrb	r2, [r7, #1]
 8014b54:	887b      	ldrh	r3, [r7, #2]
 8014b56:	4619      	mov	r1, r3
 8014b58:	6878      	ldr	r0, [r7, #4]
 8014b5a:	f7ff ff57 	bl	8014a0c <SDO_Read>
 8014b5e:	62b8      	str	r0, [r7, #40]	@ 0x28
                            return data;
 8014b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b62:	e063      	b.n	8014c2c <SDO_Read+0x220>
                        }
                        
                    case 0x80:  // 错误应答
                        printf("Error code: %02X%02X%02X%02X\r\n",
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 8014b64:	7dfb      	ldrb	r3, [r7, #23]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 8014b66:	4619      	mov	r1, r3
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 8014b68:	7dbb      	ldrb	r3, [r7, #22]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 8014b6a:	461a      	mov	r2, r3
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 8014b6c:	7d7b      	ldrb	r3, [r7, #21]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 8014b6e:	4618      	mov	r0, r3
                               RxData[7], RxData[6], RxData[5], RxData[4]);
 8014b70:	7d3b      	ldrb	r3, [r7, #20]
                        printf("Error code: %02X%02X%02X%02X\r\n",
 8014b72:	9300      	str	r3, [sp, #0]
 8014b74:	4603      	mov	r3, r0
 8014b76:	4831      	ldr	r0, [pc, #196]	@ (8014c3c <SDO_Read+0x230>)
 8014b78:	f004 fdb8 	bl	80196ec <iprintf>
                        
                        // 重新启用FDCAN接收中断
                        fdcan_enable_interrupt(&hfdcan1);
 8014b7c:	482e      	ldr	r0, [pc, #184]	@ (8014c38 <SDO_Read+0x22c>)
 8014b7e:	f7ff fbc1 	bl	8014304 <fdcan_enable_interrupt>
                        
                        data = SDO_Read(epos, Index, SubIndex);
 8014b82:	787a      	ldrb	r2, [r7, #1]
 8014b84:	887b      	ldrh	r3, [r7, #2]
 8014b86:	4619      	mov	r1, r3
 8014b88:	6878      	ldr	r0, [r7, #4]
 8014b8a:	f7ff ff3f 	bl	8014a0c <SDO_Read>
 8014b8e:	62b8      	str	r0, [r7, #40]	@ 0x28
                        return data;
 8014b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b92:	e04b      	b.n	8014c2c <SDO_Read+0x220>
                        
                    default:
                        printf("Unexpected response: %02X\r\n", RxData[0]);
 8014b94:	7c3b      	ldrb	r3, [r7, #16]
 8014b96:	4619      	mov	r1, r3
 8014b98:	4829      	ldr	r0, [pc, #164]	@ (8014c40 <SDO_Read+0x234>)
 8014b9a:	f004 fda7 	bl	80196ec <iprintf>
                        
                        // 重新启用FDCAN接收中断
                        fdcan_enable_interrupt(&hfdcan1);
 8014b9e:	4826      	ldr	r0, [pc, #152]	@ (8014c38 <SDO_Read+0x22c>)
 8014ba0:	f7ff fbb0 	bl	8014304 <fdcan_enable_interrupt>
                        
                        data = SDO_Read(epos, Index, SubIndex);
 8014ba4:	787a      	ldrb	r2, [r7, #1]
 8014ba6:	887b      	ldrh	r3, [r7, #2]
 8014ba8:	4619      	mov	r1, r3
 8014baa:	6878      	ldr	r0, [r7, #4]
 8014bac:	f7ff ff2e 	bl	8014a0c <SDO_Read>
 8014bb0:	62b8      	str	r0, [r7, #40]	@ 0x28
                        return data;
 8014bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bb4:	e03a      	b.n	8014c2c <SDO_Read+0x220>
                }
            }
            osDelay(2);  // 延时等待接收
 8014bb6:	2002      	movs	r0, #2
 8014bb8:	f000 fc60 	bl	801547c <osDelay>
        while(n-- > 0) {
 8014bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bbe:	1e5a      	subs	r2, r3, #1
 8014bc0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	f73f af76 	bgt.w	8014ab4 <SDO_Read+0xa8>
        }
        
        // 如果超时未收到消息
        if(n == -1) {
 8014bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bce:	d111      	bne.n	8014bf4 <SDO_Read+0x1e8>
            printf("Read timeout for index %04X:%02X\r\n", Index, SubIndex);
 8014bd0:	887b      	ldrh	r3, [r7, #2]
 8014bd2:	787a      	ldrb	r2, [r7, #1]
 8014bd4:	4619      	mov	r1, r3
 8014bd6:	481b      	ldr	r0, [pc, #108]	@ (8014c44 <SDO_Read+0x238>)
 8014bd8:	f004 fd88 	bl	80196ec <iprintf>
            
            // 重新启用FDCAN接收中断
            fdcan_enable_interrupt(&hfdcan1);
 8014bdc:	4816      	ldr	r0, [pc, #88]	@ (8014c38 <SDO_Read+0x22c>)
 8014bde:	f7ff fb91 	bl	8014304 <fdcan_enable_interrupt>
            
            data = SDO_Read(epos, Index, SubIndex);
 8014be2:	787a      	ldrb	r2, [r7, #1]
 8014be4:	887b      	ldrh	r3, [r7, #2]
 8014be6:	4619      	mov	r1, r3
 8014be8:	6878      	ldr	r0, [r7, #4]
 8014bea:	f7ff ff0f 	bl	8014a0c <SDO_Read>
 8014bee:	62b8      	str	r0, [r7, #40]	@ 0x28
            return data;
 8014bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bf2:	e01b      	b.n	8014c2c <SDO_Read+0x220>
        }
    }
    
    if(NEST == 6) {
 8014bf4:	4b0f      	ldr	r3, [pc, #60]	@ (8014c34 <SDO_Read+0x228>)
 8014bf6:	681b      	ldr	r3, [r3, #0]
 8014bf8:	2b06      	cmp	r3, #6
 8014bfa:	d110      	bne.n	8014c1e <SDO_Read+0x212>
        printf("wrong read--%X-%X\r\n", Index, SubIndex);
 8014bfc:	887b      	ldrh	r3, [r7, #2]
 8014bfe:	787a      	ldrb	r2, [r7, #1]
 8014c00:	4619      	mov	r1, r3
 8014c02:	4811      	ldr	r0, [pc, #68]	@ (8014c48 <SDO_Read+0x23c>)
 8014c04:	f004 fd72 	bl	80196ec <iprintf>
        printf("Too many retries\r\n");
 8014c08:	4810      	ldr	r0, [pc, #64]	@ (8014c4c <SDO_Read+0x240>)
 8014c0a:	f004 fdd7 	bl	80197bc <puts>
        
        // 确保在达到最大重试次数时也重新启用中断
        fdcan_enable_interrupt(&hfdcan1);
 8014c0e:	480a      	ldr	r0, [pc, #40]	@ (8014c38 <SDO_Read+0x22c>)
 8014c10:	f7ff fb78 	bl	8014304 <fdcan_enable_interrupt>
        
        NEST = 0;
 8014c14:	4b07      	ldr	r3, [pc, #28]	@ (8014c34 <SDO_Read+0x228>)
 8014c16:	2200      	movs	r2, #0
 8014c18:	601a      	str	r2, [r3, #0]
        return 0;
 8014c1a:	2300      	movs	r3, #0
 8014c1c:	e006      	b.n	8014c2c <SDO_Read+0x220>
    }
    
    // 确保在所有情况下都重新启用中断
    fdcan_enable_interrupt(&hfdcan1);
 8014c1e:	4806      	ldr	r0, [pc, #24]	@ (8014c38 <SDO_Read+0x22c>)
 8014c20:	f7ff fb70 	bl	8014304 <fdcan_enable_interrupt>
    
    NEST = 0;
 8014c24:	4b03      	ldr	r3, [pc, #12]	@ (8014c34 <SDO_Read+0x228>)
 8014c26:	2200      	movs	r2, #0
 8014c28:	601a      	str	r2, [r3, #0]
    return data;
 8014c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	3730      	adds	r7, #48	@ 0x30
 8014c30:	46bd      	mov	sp, r7
 8014c32:	bd80      	pop	{r7, pc}
 8014c34:	240020c8 	.word	0x240020c8
 8014c38:	24000310 	.word	0x24000310
 8014c3c:	0801cf18 	.word	0x0801cf18
 8014c40:	0801cf74 	.word	0x0801cf74
 8014c44:	0801cf90 	.word	0x0801cf90
 8014c48:	0801cfb4 	.word	0x0801cfb4
 8014c4c:	0801cf60 	.word	0x0801cf60

08014c50 <Delay_850nS>:
@Input      :无
@Retrun     :无
@Others     :T1H T0L 时间在  580ns~1.6us,取850ns   实测855us
----------------------------------------------------------------------------*/
void Delay_850nS(void)
{
 8014c50:	b480      	push	{r7}
 8014c52:	af00      	add	r7, sp, #0
	//进入函数所用的时间约为310ns
	DELAY_100nS;
 8014c54:	bf00      	nop
 8014c56:	bf00      	nop
 8014c58:	bf00      	nop
 8014c5a:	bf00      	nop
 8014c5c:	bf00      	nop
 8014c5e:	bf00      	nop
 8014c60:	bf00      	nop
 8014c62:	bf00      	nop
 8014c64:	bf00      	nop
 8014c66:	bf00      	nop
 8014c68:	bf00      	nop
 8014c6a:	bf00      	nop
 8014c6c:	bf00      	nop
 8014c6e:	bf00      	nop
 8014c70:	bf00      	nop
 8014c72:	bf00      	nop
 8014c74:	bf00      	nop
 8014c76:	bf00      	nop
 8014c78:	bf00      	nop
 8014c7a:	bf00      	nop
 8014c7c:	bf00      	nop
 8014c7e:	bf00      	nop
 8014c80:	bf00      	nop
 8014c82:	bf00      	nop
 8014c84:	bf00      	nop
 8014c86:	bf00      	nop
 8014c88:	bf00      	nop
 8014c8a:	bf00      	nop
 8014c8c:	bf00      	nop
 8014c8e:	bf00      	nop
 8014c90:	bf00      	nop
 8014c92:	bf00      	nop
 8014c94:	bf00      	nop
 8014c96:	bf00      	nop
 8014c98:	bf00      	nop
 8014c9a:	bf00      	nop
 8014c9c:	bf00      	nop
 8014c9e:	bf00      	nop
 8014ca0:	bf00      	nop
 8014ca2:	bf00      	nop
 8014ca4:	bf00      	nop
 8014ca6:	bf00      	nop
 8014ca8:	bf00      	nop
 8014caa:	bf00      	nop
 8014cac:	bf00      	nop
 8014cae:	bf00      	nop
 8014cb0:	bf00      	nop
 8014cb2:	bf00      	nop
 8014cb4:	bf00      	nop
 8014cb6:	bf00      	nop
	DELAY_100nS;
 8014cb8:	bf00      	nop
 8014cba:	bf00      	nop
 8014cbc:	bf00      	nop
 8014cbe:	bf00      	nop
 8014cc0:	bf00      	nop
 8014cc2:	bf00      	nop
 8014cc4:	bf00      	nop
 8014cc6:	bf00      	nop
 8014cc8:	bf00      	nop
 8014cca:	bf00      	nop
 8014ccc:	bf00      	nop
 8014cce:	bf00      	nop
 8014cd0:	bf00      	nop
 8014cd2:	bf00      	nop
 8014cd4:	bf00      	nop
 8014cd6:	bf00      	nop
 8014cd8:	bf00      	nop
 8014cda:	bf00      	nop
 8014cdc:	bf00      	nop
 8014cde:	bf00      	nop
 8014ce0:	bf00      	nop
 8014ce2:	bf00      	nop
 8014ce4:	bf00      	nop
 8014ce6:	bf00      	nop
 8014ce8:	bf00      	nop
 8014cea:	bf00      	nop
 8014cec:	bf00      	nop
 8014cee:	bf00      	nop
 8014cf0:	bf00      	nop
 8014cf2:	bf00      	nop
 8014cf4:	bf00      	nop
 8014cf6:	bf00      	nop
 8014cf8:	bf00      	nop
 8014cfa:	bf00      	nop
 8014cfc:	bf00      	nop
 8014cfe:	bf00      	nop
 8014d00:	bf00      	nop
 8014d02:	bf00      	nop
 8014d04:	bf00      	nop
 8014d06:	bf00      	nop
 8014d08:	bf00      	nop
 8014d0a:	bf00      	nop
 8014d0c:	bf00      	nop
 8014d0e:	bf00      	nop
 8014d10:	bf00      	nop
 8014d12:	bf00      	nop
 8014d14:	bf00      	nop
 8014d16:	bf00      	nop
 8014d18:	bf00      	nop
 8014d1a:	bf00      	nop
	DELAY_320nS;
 8014d1c:	bf00      	nop
 8014d1e:	bf00      	nop
 8014d20:	bf00      	nop
 8014d22:	bf00      	nop
 8014d24:	bf00      	nop
 8014d26:	bf00      	nop
 8014d28:	bf00      	nop
 8014d2a:	bf00      	nop
 8014d2c:	bf00      	nop
 8014d2e:	bf00      	nop
 8014d30:	bf00      	nop
 8014d32:	bf00      	nop
 8014d34:	bf00      	nop
 8014d36:	bf00      	nop
 8014d38:	bf00      	nop
 8014d3a:	bf00      	nop
 8014d3c:	bf00      	nop
 8014d3e:	bf00      	nop
 8014d40:	bf00      	nop
 8014d42:	bf00      	nop
 8014d44:	bf00      	nop
 8014d46:	bf00      	nop
 8014d48:	bf00      	nop
 8014d4a:	bf00      	nop
 8014d4c:	bf00      	nop
 8014d4e:	bf00      	nop
 8014d50:	bf00      	nop
 8014d52:	bf00      	nop
 8014d54:	bf00      	nop
 8014d56:	bf00      	nop
 8014d58:	bf00      	nop
 8014d5a:	bf00      	nop
 8014d5c:	bf00      	nop
 8014d5e:	bf00      	nop
 8014d60:	bf00      	nop
 8014d62:	bf00      	nop
 8014d64:	bf00      	nop
 8014d66:	bf00      	nop
 8014d68:	bf00      	nop
 8014d6a:	bf00      	nop
 8014d6c:	bf00      	nop
 8014d6e:	bf00      	nop
 8014d70:	bf00      	nop
 8014d72:	bf00      	nop
 8014d74:	bf00      	nop
 8014d76:	bf00      	nop
 8014d78:	bf00      	nop
 8014d7a:	bf00      	nop
 8014d7c:	bf00      	nop
 8014d7e:	bf00      	nop
 8014d80:	bf00      	nop
 8014d82:	bf00      	nop
 8014d84:	bf00      	nop
 8014d86:	bf00      	nop
 8014d88:	bf00      	nop
 8014d8a:	bf00      	nop
 8014d8c:	bf00      	nop
 8014d8e:	bf00      	nop
 8014d90:	bf00      	nop
 8014d92:	bf00      	nop
 8014d94:	bf00      	nop
 8014d96:	bf00      	nop
 8014d98:	bf00      	nop
 8014d9a:	bf00      	nop
 8014d9c:	bf00      	nop
 8014d9e:	bf00      	nop
 8014da0:	bf00      	nop
 8014da2:	bf00      	nop
 8014da4:	bf00      	nop
 8014da6:	bf00      	nop
 8014da8:	bf00      	nop
 8014daa:	bf00      	nop
 8014dac:	bf00      	nop
 8014dae:	bf00      	nop
 8014db0:	bf00      	nop
 8014db2:	bf00      	nop
 8014db4:	bf00      	nop
 8014db6:	bf00      	nop
 8014db8:	bf00      	nop
 8014dba:	bf00      	nop
 8014dbc:	bf00      	nop
 8014dbe:	bf00      	nop
 8014dc0:	bf00      	nop
 8014dc2:	bf00      	nop
 8014dc4:	bf00      	nop
 8014dc6:	bf00      	nop
 8014dc8:	bf00      	nop
 8014dca:	bf00      	nop
 8014dcc:	bf00      	nop
 8014dce:	bf00      	nop
 8014dd0:	bf00      	nop
 8014dd2:	bf00      	nop
 8014dd4:	bf00      	nop
 8014dd6:	bf00      	nop
 8014dd8:	bf00      	nop
 8014dda:	bf00      	nop
 8014ddc:	bf00      	nop
 8014dde:	bf00      	nop
 8014de0:	bf00      	nop
 8014de2:	bf00      	nop
 8014de4:	bf00      	nop
 8014de6:	bf00      	nop
 8014de8:	bf00      	nop
 8014dea:	bf00      	nop
 8014dec:	bf00      	nop
 8014dee:	bf00      	nop
 8014df0:	bf00      	nop
 8014df2:	bf00      	nop
 8014df4:	bf00      	nop
 8014df6:	bf00      	nop
 8014df8:	bf00      	nop
 8014dfa:	bf00      	nop
 8014dfc:	bf00      	nop
 8014dfe:	bf00      	nop
 8014e00:	bf00      	nop
 8014e02:	bf00      	nop
 8014e04:	bf00      	nop
 8014e06:	bf00      	nop
 8014e08:	bf00      	nop
 8014e0a:	bf00      	nop
 8014e0c:	bf00      	nop
 8014e0e:	bf00      	nop
 8014e10:	bf00      	nop
 8014e12:	bf00      	nop
 8014e14:	bf00      	nop
 8014e16:	bf00      	nop
 8014e18:	bf00      	nop
 8014e1a:	bf00      	nop
 8014e1c:	bf00      	nop
 8014e1e:	bf00      	nop
 8014e20:	bf00      	nop
 8014e22:	bf00      	nop
 8014e24:	bf00      	nop
 8014e26:	bf00      	nop
 8014e28:	bf00      	nop
 8014e2a:	bf00      	nop
 8014e2c:	bf00      	nop
 8014e2e:	bf00      	nop
 8014e30:	bf00      	nop
 8014e32:	bf00      	nop
 8014e34:	bf00      	nop
 8014e36:	bf00      	nop
 8014e38:	bf00      	nop
 8014e3a:	bf00      	nop
 8014e3c:	bf00      	nop
 8014e3e:	bf00      	nop
 8014e40:	bf00      	nop
 8014e42:	bf00      	nop
 8014e44:	bf00      	nop
 8014e46:	bf00      	nop
	DELAY_20nS;
 8014e48:	bf00      	nop
 8014e4a:	bf00      	nop
 8014e4c:	bf00      	nop
 8014e4e:	bf00      	nop
 8014e50:	bf00      	nop
 8014e52:	bf00      	nop
 8014e54:	bf00      	nop
 8014e56:	bf00      	nop
 8014e58:	bf00      	nop
 8014e5a:	bf00      	nop
}
 8014e5c:	bf00      	nop
 8014e5e:	46bd      	mov	sp, r7
 8014e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e64:	4770      	bx	lr
	...

08014e68 <WS2812B_WriteByte>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_WriteByte(uint8_t dat)
{
 8014e68:	b580      	push	{r7, lr}
 8014e6a:	b084      	sub	sp, #16
 8014e6c:	af00      	add	r7, sp, #0
 8014e6e:	4603      	mov	r3, r0
 8014e70:	71fb      	strb	r3, [r7, #7]
	u8 i;
	for (i=0;i<8;i++)
 8014e72:	2300      	movs	r3, #0
 8014e74:	73fb      	strb	r3, [r7, #15]
 8014e76:	e155      	b.n	8015124 <WS2812B_WriteByte+0x2bc>
	{
		//先发送高位
		if (dat & 0x80) //1
 8014e78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	f280 80a7 	bge.w	8014fd0 <WS2812B_WriteByte+0x168>
		{
			WS2812B_Hi();
 8014e82:	2201      	movs	r2, #1
 8014e84:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8014e88:	4850      	ldr	r0, [pc, #320]	@ (8014fcc <WS2812B_WriteByte+0x164>)
 8014e8a:	f7f4 f903 	bl	8009094 <HAL_GPIO_WritePin>
			Delay_850nS(); //T1H
 8014e8e:	f7ff fedf 	bl	8014c50 <Delay_850nS>
			WS2812B_Low();
 8014e92:	2200      	movs	r2, #0
 8014e94:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8014e98:	484c      	ldr	r0, [pc, #304]	@ (8014fcc <WS2812B_WriteByte+0x164>)
 8014e9a:	f7f4 f8fb 	bl	8009094 <HAL_GPIO_WritePin>
			DELAY_320nS; //T1L
 8014e9e:	bf00      	nop
 8014ea0:	bf00      	nop
 8014ea2:	bf00      	nop
 8014ea4:	bf00      	nop
 8014ea6:	bf00      	nop
 8014ea8:	bf00      	nop
 8014eaa:	bf00      	nop
 8014eac:	bf00      	nop
 8014eae:	bf00      	nop
 8014eb0:	bf00      	nop
 8014eb2:	bf00      	nop
 8014eb4:	bf00      	nop
 8014eb6:	bf00      	nop
 8014eb8:	bf00      	nop
 8014eba:	bf00      	nop
 8014ebc:	bf00      	nop
 8014ebe:	bf00      	nop
 8014ec0:	bf00      	nop
 8014ec2:	bf00      	nop
 8014ec4:	bf00      	nop
 8014ec6:	bf00      	nop
 8014ec8:	bf00      	nop
 8014eca:	bf00      	nop
 8014ecc:	bf00      	nop
 8014ece:	bf00      	nop
 8014ed0:	bf00      	nop
 8014ed2:	bf00      	nop
 8014ed4:	bf00      	nop
 8014ed6:	bf00      	nop
 8014ed8:	bf00      	nop
 8014eda:	bf00      	nop
 8014edc:	bf00      	nop
 8014ede:	bf00      	nop
 8014ee0:	bf00      	nop
 8014ee2:	bf00      	nop
 8014ee4:	bf00      	nop
 8014ee6:	bf00      	nop
 8014ee8:	bf00      	nop
 8014eea:	bf00      	nop
 8014eec:	bf00      	nop
 8014eee:	bf00      	nop
 8014ef0:	bf00      	nop
 8014ef2:	bf00      	nop
 8014ef4:	bf00      	nop
 8014ef6:	bf00      	nop
 8014ef8:	bf00      	nop
 8014efa:	bf00      	nop
 8014efc:	bf00      	nop
 8014efe:	bf00      	nop
 8014f00:	bf00      	nop
 8014f02:	bf00      	nop
 8014f04:	bf00      	nop
 8014f06:	bf00      	nop
 8014f08:	bf00      	nop
 8014f0a:	bf00      	nop
 8014f0c:	bf00      	nop
 8014f0e:	bf00      	nop
 8014f10:	bf00      	nop
 8014f12:	bf00      	nop
 8014f14:	bf00      	nop
 8014f16:	bf00      	nop
 8014f18:	bf00      	nop
 8014f1a:	bf00      	nop
 8014f1c:	bf00      	nop
 8014f1e:	bf00      	nop
 8014f20:	bf00      	nop
 8014f22:	bf00      	nop
 8014f24:	bf00      	nop
 8014f26:	bf00      	nop
 8014f28:	bf00      	nop
 8014f2a:	bf00      	nop
 8014f2c:	bf00      	nop
 8014f2e:	bf00      	nop
 8014f30:	bf00      	nop
 8014f32:	bf00      	nop
 8014f34:	bf00      	nop
 8014f36:	bf00      	nop
 8014f38:	bf00      	nop
 8014f3a:	bf00      	nop
 8014f3c:	bf00      	nop
 8014f3e:	bf00      	nop
 8014f40:	bf00      	nop
 8014f42:	bf00      	nop
 8014f44:	bf00      	nop
 8014f46:	bf00      	nop
 8014f48:	bf00      	nop
 8014f4a:	bf00      	nop
 8014f4c:	bf00      	nop
 8014f4e:	bf00      	nop
 8014f50:	bf00      	nop
 8014f52:	bf00      	nop
 8014f54:	bf00      	nop
 8014f56:	bf00      	nop
 8014f58:	bf00      	nop
 8014f5a:	bf00      	nop
 8014f5c:	bf00      	nop
 8014f5e:	bf00      	nop
 8014f60:	bf00      	nop
 8014f62:	bf00      	nop
 8014f64:	bf00      	nop
 8014f66:	bf00      	nop
 8014f68:	bf00      	nop
 8014f6a:	bf00      	nop
 8014f6c:	bf00      	nop
 8014f6e:	bf00      	nop
 8014f70:	bf00      	nop
 8014f72:	bf00      	nop
 8014f74:	bf00      	nop
 8014f76:	bf00      	nop
 8014f78:	bf00      	nop
 8014f7a:	bf00      	nop
 8014f7c:	bf00      	nop
 8014f7e:	bf00      	nop
 8014f80:	bf00      	nop
 8014f82:	bf00      	nop
 8014f84:	bf00      	nop
 8014f86:	bf00      	nop
 8014f88:	bf00      	nop
 8014f8a:	bf00      	nop
 8014f8c:	bf00      	nop
 8014f8e:	bf00      	nop
 8014f90:	bf00      	nop
 8014f92:	bf00      	nop
 8014f94:	bf00      	nop
 8014f96:	bf00      	nop
 8014f98:	bf00      	nop
 8014f9a:	bf00      	nop
 8014f9c:	bf00      	nop
 8014f9e:	bf00      	nop
 8014fa0:	bf00      	nop
 8014fa2:	bf00      	nop
 8014fa4:	bf00      	nop
 8014fa6:	bf00      	nop
 8014fa8:	bf00      	nop
 8014faa:	bf00      	nop
 8014fac:	bf00      	nop
 8014fae:	bf00      	nop
 8014fb0:	bf00      	nop
 8014fb2:	bf00      	nop
 8014fb4:	bf00      	nop
 8014fb6:	bf00      	nop
 8014fb8:	bf00      	nop
 8014fba:	bf00      	nop
 8014fbc:	bf00      	nop
 8014fbe:	bf00      	nop
 8014fc0:	bf00      	nop
 8014fc2:	bf00      	nop
 8014fc4:	bf00      	nop
 8014fc6:	bf00      	nop
 8014fc8:	bf00      	nop
 8014fca:	e0a5      	b.n	8015118 <WS2812B_WriteByte+0x2b0>
 8014fcc:	58020c00 	.word	0x58020c00
		}
		else	//0
		{
			WS2812B_Hi();
 8014fd0:	2201      	movs	r2, #1
 8014fd2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8014fd6:	4858      	ldr	r0, [pc, #352]	@ (8015138 <WS2812B_WriteByte+0x2d0>)
 8014fd8:	f7f4 f85c 	bl	8009094 <HAL_GPIO_WritePin>
			DELAY_320nS; //T0H
 8014fdc:	bf00      	nop
 8014fde:	bf00      	nop
 8014fe0:	bf00      	nop
 8014fe2:	bf00      	nop
 8014fe4:	bf00      	nop
 8014fe6:	bf00      	nop
 8014fe8:	bf00      	nop
 8014fea:	bf00      	nop
 8014fec:	bf00      	nop
 8014fee:	bf00      	nop
 8014ff0:	bf00      	nop
 8014ff2:	bf00      	nop
 8014ff4:	bf00      	nop
 8014ff6:	bf00      	nop
 8014ff8:	bf00      	nop
 8014ffa:	bf00      	nop
 8014ffc:	bf00      	nop
 8014ffe:	bf00      	nop
 8015000:	bf00      	nop
 8015002:	bf00      	nop
 8015004:	bf00      	nop
 8015006:	bf00      	nop
 8015008:	bf00      	nop
 801500a:	bf00      	nop
 801500c:	bf00      	nop
 801500e:	bf00      	nop
 8015010:	bf00      	nop
 8015012:	bf00      	nop
 8015014:	bf00      	nop
 8015016:	bf00      	nop
 8015018:	bf00      	nop
 801501a:	bf00      	nop
 801501c:	bf00      	nop
 801501e:	bf00      	nop
 8015020:	bf00      	nop
 8015022:	bf00      	nop
 8015024:	bf00      	nop
 8015026:	bf00      	nop
 8015028:	bf00      	nop
 801502a:	bf00      	nop
 801502c:	bf00      	nop
 801502e:	bf00      	nop
 8015030:	bf00      	nop
 8015032:	bf00      	nop
 8015034:	bf00      	nop
 8015036:	bf00      	nop
 8015038:	bf00      	nop
 801503a:	bf00      	nop
 801503c:	bf00      	nop
 801503e:	bf00      	nop
 8015040:	bf00      	nop
 8015042:	bf00      	nop
 8015044:	bf00      	nop
 8015046:	bf00      	nop
 8015048:	bf00      	nop
 801504a:	bf00      	nop
 801504c:	bf00      	nop
 801504e:	bf00      	nop
 8015050:	bf00      	nop
 8015052:	bf00      	nop
 8015054:	bf00      	nop
 8015056:	bf00      	nop
 8015058:	bf00      	nop
 801505a:	bf00      	nop
 801505c:	bf00      	nop
 801505e:	bf00      	nop
 8015060:	bf00      	nop
 8015062:	bf00      	nop
 8015064:	bf00      	nop
 8015066:	bf00      	nop
 8015068:	bf00      	nop
 801506a:	bf00      	nop
 801506c:	bf00      	nop
 801506e:	bf00      	nop
 8015070:	bf00      	nop
 8015072:	bf00      	nop
 8015074:	bf00      	nop
 8015076:	bf00      	nop
 8015078:	bf00      	nop
 801507a:	bf00      	nop
 801507c:	bf00      	nop
 801507e:	bf00      	nop
 8015080:	bf00      	nop
 8015082:	bf00      	nop
 8015084:	bf00      	nop
 8015086:	bf00      	nop
 8015088:	bf00      	nop
 801508a:	bf00      	nop
 801508c:	bf00      	nop
 801508e:	bf00      	nop
 8015090:	bf00      	nop
 8015092:	bf00      	nop
 8015094:	bf00      	nop
 8015096:	bf00      	nop
 8015098:	bf00      	nop
 801509a:	bf00      	nop
 801509c:	bf00      	nop
 801509e:	bf00      	nop
 80150a0:	bf00      	nop
 80150a2:	bf00      	nop
 80150a4:	bf00      	nop
 80150a6:	bf00      	nop
 80150a8:	bf00      	nop
 80150aa:	bf00      	nop
 80150ac:	bf00      	nop
 80150ae:	bf00      	nop
 80150b0:	bf00      	nop
 80150b2:	bf00      	nop
 80150b4:	bf00      	nop
 80150b6:	bf00      	nop
 80150b8:	bf00      	nop
 80150ba:	bf00      	nop
 80150bc:	bf00      	nop
 80150be:	bf00      	nop
 80150c0:	bf00      	nop
 80150c2:	bf00      	nop
 80150c4:	bf00      	nop
 80150c6:	bf00      	nop
 80150c8:	bf00      	nop
 80150ca:	bf00      	nop
 80150cc:	bf00      	nop
 80150ce:	bf00      	nop
 80150d0:	bf00      	nop
 80150d2:	bf00      	nop
 80150d4:	bf00      	nop
 80150d6:	bf00      	nop
 80150d8:	bf00      	nop
 80150da:	bf00      	nop
 80150dc:	bf00      	nop
 80150de:	bf00      	nop
 80150e0:	bf00      	nop
 80150e2:	bf00      	nop
 80150e4:	bf00      	nop
 80150e6:	bf00      	nop
 80150e8:	bf00      	nop
 80150ea:	bf00      	nop
 80150ec:	bf00      	nop
 80150ee:	bf00      	nop
 80150f0:	bf00      	nop
 80150f2:	bf00      	nop
 80150f4:	bf00      	nop
 80150f6:	bf00      	nop
 80150f8:	bf00      	nop
 80150fa:	bf00      	nop
 80150fc:	bf00      	nop
 80150fe:	bf00      	nop
 8015100:	bf00      	nop
 8015102:	bf00      	nop
 8015104:	bf00      	nop
 8015106:	bf00      	nop
			WS2812B_Low();
 8015108:	2200      	movs	r2, #0
 801510a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 801510e:	480a      	ldr	r0, [pc, #40]	@ (8015138 <WS2812B_WriteByte+0x2d0>)
 8015110:	f7f3 ffc0 	bl	8009094 <HAL_GPIO_WritePin>
			Delay_850nS(); //T0L
 8015114:	f7ff fd9c 	bl	8014c50 <Delay_850nS>
		}
		dat<<=1;
 8015118:	79fb      	ldrb	r3, [r7, #7]
 801511a:	005b      	lsls	r3, r3, #1
 801511c:	71fb      	strb	r3, [r7, #7]
	for (i=0;i<8;i++)
 801511e:	7bfb      	ldrb	r3, [r7, #15]
 8015120:	3301      	adds	r3, #1
 8015122:	73fb      	strb	r3, [r7, #15]
 8015124:	7bfb      	ldrb	r3, [r7, #15]
 8015126:	2b07      	cmp	r3, #7
 8015128:	f67f aea6 	bls.w	8014e78 <WS2812B_WriteByte+0x10>
	}
}
 801512c:	bf00      	nop
 801512e:	bf00      	nop
 8015130:	3710      	adds	r7, #16
 8015132:	46bd      	mov	sp, r7
 8015134:	bd80      	pop	{r7, pc}
 8015136:	bf00      	nop
 8015138:	58020c00 	.word	0x58020c00

0801513c <WS2812B_WriteColor>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_WriteColor(Color_TypeDef *pColor)
{
 801513c:	b580      	push	{r7, lr}
 801513e:	b082      	sub	sp, #8
 8015140:	af00      	add	r7, sp, #0
 8015142:	6078      	str	r0, [r7, #4]
	WS2812B_WriteByte(pColor->G);
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	781b      	ldrb	r3, [r3, #0]
 8015148:	4618      	mov	r0, r3
 801514a:	f7ff fe8d 	bl	8014e68 <WS2812B_WriteByte>
	WS2812B_WriteByte(pColor->R);
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	785b      	ldrb	r3, [r3, #1]
 8015152:	4618      	mov	r0, r3
 8015154:	f7ff fe88 	bl	8014e68 <WS2812B_WriteByte>
	WS2812B_WriteByte(pColor->B);
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	789b      	ldrb	r3, [r3, #2]
 801515c:	4618      	mov	r0, r3
 801515e:	f7ff fe83 	bl	8014e68 <WS2812B_WriteByte>
}
 8015162:	bf00      	nop
 8015164:	3708      	adds	r7, #8
 8015166:	46bd      	mov	sp, r7
 8015168:	bd80      	pop	{r7, pc}
	...

0801516c <WS2812B_RefreshPixel>:
@Input      :无
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_RefreshPixel(void)
{
 801516c:	b580      	push	{r7, lr}
 801516e:	b082      	sub	sp, #8
 8015170:	af00      	add	r7, sp, #0
	u8 i;

	for(i=0;i<PIXEL_NUM;i++)
 8015172:	2300      	movs	r3, #0
 8015174:	71fb      	strb	r3, [r7, #7]
 8015176:	e00b      	b.n	8015190 <WS2812B_RefreshPixel+0x24>
	{
		WS2812B_WriteColor(&PixelBuf[i]);
 8015178:	79fa      	ldrb	r2, [r7, #7]
 801517a:	4613      	mov	r3, r2
 801517c:	005b      	lsls	r3, r3, #1
 801517e:	4413      	add	r3, r2
 8015180:	4a07      	ldr	r2, [pc, #28]	@ (80151a0 <WS2812B_RefreshPixel+0x34>)
 8015182:	4413      	add	r3, r2
 8015184:	4618      	mov	r0, r3
 8015186:	f7ff ffd9 	bl	801513c <WS2812B_WriteColor>
	for(i=0;i<PIXEL_NUM;i++)
 801518a:	79fb      	ldrb	r3, [r7, #7]
 801518c:	3301      	adds	r3, #1
 801518e:	71fb      	strb	r3, [r7, #7]
 8015190:	79fb      	ldrb	r3, [r7, #7]
 8015192:	2b00      	cmp	r3, #0
 8015194:	d0f0      	beq.n	8015178 <WS2812B_RefreshPixel+0xc>
	}
}
 8015196:	bf00      	nop
 8015198:	bf00      	nop
 801519a:	3708      	adds	r7, #8
 801519c:	46bd      	mov	sp, r7
 801519e:	bd80      	pop	{r7, pc}
 80151a0:	240020cc 	.word	0x240020cc

080151a4 <Copy_Color>:

//============================================================================
void Copy_Color(Color_TypeDef *pDst,Color_TypeDef *pScr)
{
 80151a4:	b480      	push	{r7}
 80151a6:	b083      	sub	sp, #12
 80151a8:	af00      	add	r7, sp, #0
 80151aa:	6078      	str	r0, [r7, #4]
 80151ac:	6039      	str	r1, [r7, #0]
	pDst->R = pScr->R;
 80151ae:	683b      	ldr	r3, [r7, #0]
 80151b0:	785a      	ldrb	r2, [r3, #1]
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	705a      	strb	r2, [r3, #1]
	pDst->G = pScr->G;
 80151b6:	683b      	ldr	r3, [r7, #0]
 80151b8:	781a      	ldrb	r2, [r3, #0]
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	701a      	strb	r2, [r3, #0]
	pDst->B = pScr->B;
 80151be:	683b      	ldr	r3, [r7, #0]
 80151c0:	789a      	ldrb	r2, [r3, #2]
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	709a      	strb	r2, [r3, #2]
}
 80151c6:	bf00      	nop
 80151c8:	370c      	adds	r7, #12
 80151ca:	46bd      	mov	sp, r7
 80151cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151d0:	4770      	bx	lr
	...

080151d4 <WS2812B_FillColor>:
@Input      :start：开始位置;end:结束信置;pColor:颜色值
@Retrun     :无
@Others     :
----------------------------------------------------------------------------*/
void WS2812B_FillColor(u16 start,u16 end,Color_TypeDef *pColor)
{
 80151d4:	b580      	push	{r7, lr}
 80151d6:	b084      	sub	sp, #16
 80151d8:	af00      	add	r7, sp, #0
 80151da:	4603      	mov	r3, r0
 80151dc:	603a      	str	r2, [r7, #0]
 80151de:	80fb      	strh	r3, [r7, #6]
 80151e0:	460b      	mov	r3, r1
 80151e2:	80bb      	strh	r3, [r7, #4]
	if (start > end) //交换位置
 80151e4:	88fa      	ldrh	r2, [r7, #6]
 80151e6:	88bb      	ldrh	r3, [r7, #4]
 80151e8:	429a      	cmp	r2, r3
 80151ea:	d905      	bls.n	80151f8 <WS2812B_FillColor+0x24>
	{
		u16 temp;
		temp = start;
 80151ec:	88fb      	ldrh	r3, [r7, #6]
 80151ee:	81fb      	strh	r3, [r7, #14]
		start = end;
 80151f0:	88bb      	ldrh	r3, [r7, #4]
 80151f2:	80fb      	strh	r3, [r7, #6]
		end = temp;
 80151f4:	89fb      	ldrh	r3, [r7, #14]
 80151f6:	80bb      	strh	r3, [r7, #4]
	}

	if (start >= PIXEL_NUM)return; //超出范围
 80151f8:	88fb      	ldrh	r3, [r7, #6]
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d117      	bne.n	801522e <WS2812B_FillColor+0x5a>
	if (end >= PIXEL_NUM)end = PIXEL_NUM-1;
 80151fe:	88bb      	ldrh	r3, [r7, #4]
 8015200:	2b00      	cmp	r3, #0
 8015202:	d00f      	beq.n	8015224 <WS2812B_FillColor+0x50>
 8015204:	2300      	movs	r3, #0
 8015206:	80bb      	strh	r3, [r7, #4]

	//填充颜色值
	while(start <= end)
 8015208:	e00c      	b.n	8015224 <WS2812B_FillColor+0x50>
	{
		Copy_Color(&PixelBuf[start],pColor);
 801520a:	88fa      	ldrh	r2, [r7, #6]
 801520c:	4613      	mov	r3, r2
 801520e:	005b      	lsls	r3, r3, #1
 8015210:	4413      	add	r3, r2
 8015212:	4a09      	ldr	r2, [pc, #36]	@ (8015238 <WS2812B_FillColor+0x64>)
 8015214:	4413      	add	r3, r2
 8015216:	6839      	ldr	r1, [r7, #0]
 8015218:	4618      	mov	r0, r3
 801521a:	f7ff ffc3 	bl	80151a4 <Copy_Color>
		start++;
 801521e:	88fb      	ldrh	r3, [r7, #6]
 8015220:	3301      	adds	r3, #1
 8015222:	80fb      	strh	r3, [r7, #6]
	while(start <= end)
 8015224:	88fa      	ldrh	r2, [r7, #6]
 8015226:	88bb      	ldrh	r3, [r7, #4]
 8015228:	429a      	cmp	r2, r3
 801522a:	d9ee      	bls.n	801520a <WS2812B_FillColor+0x36>
 801522c:	e000      	b.n	8015230 <WS2812B_FillColor+0x5c>
	if (start >= PIXEL_NUM)return; //超出范围
 801522e:	bf00      	nop
	}
}
 8015230:	3710      	adds	r7, #16
 8015232:	46bd      	mov	sp, r7
 8015234:	bd80      	pop	{r7, pc}
 8015236:	bf00      	nop
 8015238:	240020cc 	.word	0x240020cc

0801523c <__NVIC_SetPriority>:
{
 801523c:	b480      	push	{r7}
 801523e:	b083      	sub	sp, #12
 8015240:	af00      	add	r7, sp, #0
 8015242:	4603      	mov	r3, r0
 8015244:	6039      	str	r1, [r7, #0]
 8015246:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8015248:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801524c:	2b00      	cmp	r3, #0
 801524e:	db0a      	blt.n	8015266 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015250:	683b      	ldr	r3, [r7, #0]
 8015252:	b2da      	uxtb	r2, r3
 8015254:	490c      	ldr	r1, [pc, #48]	@ (8015288 <__NVIC_SetPriority+0x4c>)
 8015256:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801525a:	0112      	lsls	r2, r2, #4
 801525c:	b2d2      	uxtb	r2, r2
 801525e:	440b      	add	r3, r1
 8015260:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8015264:	e00a      	b.n	801527c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015266:	683b      	ldr	r3, [r7, #0]
 8015268:	b2da      	uxtb	r2, r3
 801526a:	4908      	ldr	r1, [pc, #32]	@ (801528c <__NVIC_SetPriority+0x50>)
 801526c:	88fb      	ldrh	r3, [r7, #6]
 801526e:	f003 030f 	and.w	r3, r3, #15
 8015272:	3b04      	subs	r3, #4
 8015274:	0112      	lsls	r2, r2, #4
 8015276:	b2d2      	uxtb	r2, r2
 8015278:	440b      	add	r3, r1
 801527a:	761a      	strb	r2, [r3, #24]
}
 801527c:	bf00      	nop
 801527e:	370c      	adds	r7, #12
 8015280:	46bd      	mov	sp, r7
 8015282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015286:	4770      	bx	lr
 8015288:	e000e100 	.word	0xe000e100
 801528c:	e000ed00 	.word	0xe000ed00

08015290 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8015290:	b580      	push	{r7, lr}
 8015292:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8015294:	4b05      	ldr	r3, [pc, #20]	@ (80152ac <SysTick_Handler+0x1c>)
 8015296:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8015298:	f002 faf4 	bl	8017884 <xTaskGetSchedulerState>
 801529c:	4603      	mov	r3, r0
 801529e:	2b01      	cmp	r3, #1
 80152a0:	d001      	beq.n	80152a6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80152a2:	f003 faa9 	bl	80187f8 <xPortSysTickHandler>
  }
}
 80152a6:	bf00      	nop
 80152a8:	bd80      	pop	{r7, pc}
 80152aa:	bf00      	nop
 80152ac:	e000e010 	.word	0xe000e010

080152b0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80152b0:	b580      	push	{r7, lr}
 80152b2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80152b4:	2100      	movs	r1, #0
 80152b6:	f06f 0004 	mvn.w	r0, #4
 80152ba:	f7ff ffbf 	bl	801523c <__NVIC_SetPriority>
#endif
}
 80152be:	bf00      	nop
 80152c0:	bd80      	pop	{r7, pc}
	...

080152c4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80152c4:	b480      	push	{r7}
 80152c6:	b083      	sub	sp, #12
 80152c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80152ca:	f3ef 8305 	mrs	r3, IPSR
 80152ce:	603b      	str	r3, [r7, #0]
  return(result);
 80152d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d003      	beq.n	80152de <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80152d6:	f06f 0305 	mvn.w	r3, #5
 80152da:	607b      	str	r3, [r7, #4]
 80152dc:	e00c      	b.n	80152f8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80152de:	4b0a      	ldr	r3, [pc, #40]	@ (8015308 <osKernelInitialize+0x44>)
 80152e0:	681b      	ldr	r3, [r3, #0]
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d105      	bne.n	80152f2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80152e6:	4b08      	ldr	r3, [pc, #32]	@ (8015308 <osKernelInitialize+0x44>)
 80152e8:	2201      	movs	r2, #1
 80152ea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80152ec:	2300      	movs	r3, #0
 80152ee:	607b      	str	r3, [r7, #4]
 80152f0:	e002      	b.n	80152f8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80152f2:	f04f 33ff 	mov.w	r3, #4294967295
 80152f6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80152f8:	687b      	ldr	r3, [r7, #4]
}
 80152fa:	4618      	mov	r0, r3
 80152fc:	370c      	adds	r7, #12
 80152fe:	46bd      	mov	sp, r7
 8015300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015304:	4770      	bx	lr
 8015306:	bf00      	nop
 8015308:	240020d0 	.word	0x240020d0

0801530c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 801530c:	b580      	push	{r7, lr}
 801530e:	b082      	sub	sp, #8
 8015310:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015312:	f3ef 8305 	mrs	r3, IPSR
 8015316:	603b      	str	r3, [r7, #0]
  return(result);
 8015318:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 801531a:	2b00      	cmp	r3, #0
 801531c:	d003      	beq.n	8015326 <osKernelStart+0x1a>
    stat = osErrorISR;
 801531e:	f06f 0305 	mvn.w	r3, #5
 8015322:	607b      	str	r3, [r7, #4]
 8015324:	e010      	b.n	8015348 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8015326:	4b0b      	ldr	r3, [pc, #44]	@ (8015354 <osKernelStart+0x48>)
 8015328:	681b      	ldr	r3, [r3, #0]
 801532a:	2b01      	cmp	r3, #1
 801532c:	d109      	bne.n	8015342 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801532e:	f7ff ffbf 	bl	80152b0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8015332:	4b08      	ldr	r3, [pc, #32]	@ (8015354 <osKernelStart+0x48>)
 8015334:	2202      	movs	r2, #2
 8015336:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8015338:	f001 fe30 	bl	8016f9c <vTaskStartScheduler>
      stat = osOK;
 801533c:	2300      	movs	r3, #0
 801533e:	607b      	str	r3, [r7, #4]
 8015340:	e002      	b.n	8015348 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8015342:	f04f 33ff 	mov.w	r3, #4294967295
 8015346:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015348:	687b      	ldr	r3, [r7, #4]
}
 801534a:	4618      	mov	r0, r3
 801534c:	3708      	adds	r7, #8
 801534e:	46bd      	mov	sp, r7
 8015350:	bd80      	pop	{r7, pc}
 8015352:	bf00      	nop
 8015354:	240020d0 	.word	0x240020d0

08015358 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8015358:	b580      	push	{r7, lr}
 801535a:	b08e      	sub	sp, #56	@ 0x38
 801535c:	af04      	add	r7, sp, #16
 801535e:	60f8      	str	r0, [r7, #12]
 8015360:	60b9      	str	r1, [r7, #8]
 8015362:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8015364:	2300      	movs	r3, #0
 8015366:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015368:	f3ef 8305 	mrs	r3, IPSR
 801536c:	617b      	str	r3, [r7, #20]
  return(result);
 801536e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8015370:	2b00      	cmp	r3, #0
 8015372:	d17e      	bne.n	8015472 <osThreadNew+0x11a>
 8015374:	68fb      	ldr	r3, [r7, #12]
 8015376:	2b00      	cmp	r3, #0
 8015378:	d07b      	beq.n	8015472 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801537a:	2380      	movs	r3, #128	@ 0x80
 801537c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 801537e:	2318      	movs	r3, #24
 8015380:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8015382:	2300      	movs	r3, #0
 8015384:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8015386:	f04f 33ff 	mov.w	r3, #4294967295
 801538a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	2b00      	cmp	r3, #0
 8015390:	d045      	beq.n	801541e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8015392:	687b      	ldr	r3, [r7, #4]
 8015394:	681b      	ldr	r3, [r3, #0]
 8015396:	2b00      	cmp	r3, #0
 8015398:	d002      	beq.n	80153a0 <osThreadNew+0x48>
        name = attr->name;
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	699b      	ldr	r3, [r3, #24]
 80153a4:	2b00      	cmp	r3, #0
 80153a6:	d002      	beq.n	80153ae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	699b      	ldr	r3, [r3, #24]
 80153ac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80153ae:	69fb      	ldr	r3, [r7, #28]
 80153b0:	2b00      	cmp	r3, #0
 80153b2:	d008      	beq.n	80153c6 <osThreadNew+0x6e>
 80153b4:	69fb      	ldr	r3, [r7, #28]
 80153b6:	2b38      	cmp	r3, #56	@ 0x38
 80153b8:	d805      	bhi.n	80153c6 <osThreadNew+0x6e>
 80153ba:	687b      	ldr	r3, [r7, #4]
 80153bc:	685b      	ldr	r3, [r3, #4]
 80153be:	f003 0301 	and.w	r3, r3, #1
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	d001      	beq.n	80153ca <osThreadNew+0x72>
        return (NULL);
 80153c6:	2300      	movs	r3, #0
 80153c8:	e054      	b.n	8015474 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	695b      	ldr	r3, [r3, #20]
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	d003      	beq.n	80153da <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80153d2:	687b      	ldr	r3, [r7, #4]
 80153d4:	695b      	ldr	r3, [r3, #20]
 80153d6:	089b      	lsrs	r3, r3, #2
 80153d8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80153da:	687b      	ldr	r3, [r7, #4]
 80153dc:	689b      	ldr	r3, [r3, #8]
 80153de:	2b00      	cmp	r3, #0
 80153e0:	d00e      	beq.n	8015400 <osThreadNew+0xa8>
 80153e2:	687b      	ldr	r3, [r7, #4]
 80153e4:	68db      	ldr	r3, [r3, #12]
 80153e6:	2ba7      	cmp	r3, #167	@ 0xa7
 80153e8:	d90a      	bls.n	8015400 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d006      	beq.n	8015400 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	695b      	ldr	r3, [r3, #20]
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	d002      	beq.n	8015400 <osThreadNew+0xa8>
        mem = 1;
 80153fa:	2301      	movs	r3, #1
 80153fc:	61bb      	str	r3, [r7, #24]
 80153fe:	e010      	b.n	8015422 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8015400:	687b      	ldr	r3, [r7, #4]
 8015402:	689b      	ldr	r3, [r3, #8]
 8015404:	2b00      	cmp	r3, #0
 8015406:	d10c      	bne.n	8015422 <osThreadNew+0xca>
 8015408:	687b      	ldr	r3, [r7, #4]
 801540a:	68db      	ldr	r3, [r3, #12]
 801540c:	2b00      	cmp	r3, #0
 801540e:	d108      	bne.n	8015422 <osThreadNew+0xca>
 8015410:	687b      	ldr	r3, [r7, #4]
 8015412:	691b      	ldr	r3, [r3, #16]
 8015414:	2b00      	cmp	r3, #0
 8015416:	d104      	bne.n	8015422 <osThreadNew+0xca>
          mem = 0;
 8015418:	2300      	movs	r3, #0
 801541a:	61bb      	str	r3, [r7, #24]
 801541c:	e001      	b.n	8015422 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801541e:	2300      	movs	r3, #0
 8015420:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8015422:	69bb      	ldr	r3, [r7, #24]
 8015424:	2b01      	cmp	r3, #1
 8015426:	d110      	bne.n	801544a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 801542c:	687a      	ldr	r2, [r7, #4]
 801542e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015430:	9202      	str	r2, [sp, #8]
 8015432:	9301      	str	r3, [sp, #4]
 8015434:	69fb      	ldr	r3, [r7, #28]
 8015436:	9300      	str	r3, [sp, #0]
 8015438:	68bb      	ldr	r3, [r7, #8]
 801543a:	6a3a      	ldr	r2, [r7, #32]
 801543c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801543e:	68f8      	ldr	r0, [r7, #12]
 8015440:	f001 fbb8 	bl	8016bb4 <xTaskCreateStatic>
 8015444:	4603      	mov	r3, r0
 8015446:	613b      	str	r3, [r7, #16]
 8015448:	e013      	b.n	8015472 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 801544a:	69bb      	ldr	r3, [r7, #24]
 801544c:	2b00      	cmp	r3, #0
 801544e:	d110      	bne.n	8015472 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8015450:	6a3b      	ldr	r3, [r7, #32]
 8015452:	b29a      	uxth	r2, r3
 8015454:	f107 0310 	add.w	r3, r7, #16
 8015458:	9301      	str	r3, [sp, #4]
 801545a:	69fb      	ldr	r3, [r7, #28]
 801545c:	9300      	str	r3, [sp, #0]
 801545e:	68bb      	ldr	r3, [r7, #8]
 8015460:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015462:	68f8      	ldr	r0, [r7, #12]
 8015464:	f001 fc06 	bl	8016c74 <xTaskCreate>
 8015468:	4603      	mov	r3, r0
 801546a:	2b01      	cmp	r3, #1
 801546c:	d001      	beq.n	8015472 <osThreadNew+0x11a>
            hTask = NULL;
 801546e:	2300      	movs	r3, #0
 8015470:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8015472:	693b      	ldr	r3, [r7, #16]
}
 8015474:	4618      	mov	r0, r3
 8015476:	3728      	adds	r7, #40	@ 0x28
 8015478:	46bd      	mov	sp, r7
 801547a:	bd80      	pop	{r7, pc}

0801547c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801547c:	b580      	push	{r7, lr}
 801547e:	b084      	sub	sp, #16
 8015480:	af00      	add	r7, sp, #0
 8015482:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015484:	f3ef 8305 	mrs	r3, IPSR
 8015488:	60bb      	str	r3, [r7, #8]
  return(result);
 801548a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801548c:	2b00      	cmp	r3, #0
 801548e:	d003      	beq.n	8015498 <osDelay+0x1c>
    stat = osErrorISR;
 8015490:	f06f 0305 	mvn.w	r3, #5
 8015494:	60fb      	str	r3, [r7, #12]
 8015496:	e007      	b.n	80154a8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8015498:	2300      	movs	r3, #0
 801549a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801549c:	687b      	ldr	r3, [r7, #4]
 801549e:	2b00      	cmp	r3, #0
 80154a0:	d002      	beq.n	80154a8 <osDelay+0x2c>
      vTaskDelay(ticks);
 80154a2:	6878      	ldr	r0, [r7, #4]
 80154a4:	f001 fd44 	bl	8016f30 <vTaskDelay>
    }
  }

  return (stat);
 80154a8:	68fb      	ldr	r3, [r7, #12]
}
 80154aa:	4618      	mov	r0, r3
 80154ac:	3710      	adds	r7, #16
 80154ae:	46bd      	mov	sp, r7
 80154b0:	bd80      	pop	{r7, pc}

080154b2 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 80154b2:	b580      	push	{r7, lr}
 80154b4:	b084      	sub	sp, #16
 80154b6:	af00      	add	r7, sp, #0
 80154b8:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 80154ba:	6878      	ldr	r0, [r7, #4]
 80154bc:	f002 ffbc 	bl	8018438 <pvTimerGetTimerID>
 80154c0:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 80154c2:	68fb      	ldr	r3, [r7, #12]
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d005      	beq.n	80154d4 <TimerCallback+0x22>
    callb->func (callb->arg);
 80154c8:	68fb      	ldr	r3, [r7, #12]
 80154ca:	681b      	ldr	r3, [r3, #0]
 80154cc:	68fa      	ldr	r2, [r7, #12]
 80154ce:	6852      	ldr	r2, [r2, #4]
 80154d0:	4610      	mov	r0, r2
 80154d2:	4798      	blx	r3
  }
}
 80154d4:	bf00      	nop
 80154d6:	3710      	adds	r7, #16
 80154d8:	46bd      	mov	sp, r7
 80154da:	bd80      	pop	{r7, pc}

080154dc <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 80154dc:	b580      	push	{r7, lr}
 80154de:	b08c      	sub	sp, #48	@ 0x30
 80154e0:	af02      	add	r7, sp, #8
 80154e2:	60f8      	str	r0, [r7, #12]
 80154e4:	607a      	str	r2, [r7, #4]
 80154e6:	603b      	str	r3, [r7, #0]
 80154e8:	460b      	mov	r3, r1
 80154ea:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 80154ec:	2300      	movs	r3, #0
 80154ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80154f0:	f3ef 8305 	mrs	r3, IPSR
 80154f4:	613b      	str	r3, [r7, #16]
  return(result);
 80154f6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d163      	bne.n	80155c4 <osTimerNew+0xe8>
 80154fc:	68fb      	ldr	r3, [r7, #12]
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d060      	beq.n	80155c4 <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8015502:	2008      	movs	r0, #8
 8015504:	f003 fa0a 	bl	801891c <pvPortMalloc>
 8015508:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 801550a:	697b      	ldr	r3, [r7, #20]
 801550c:	2b00      	cmp	r3, #0
 801550e:	d059      	beq.n	80155c4 <osTimerNew+0xe8>
      callb->func = func;
 8015510:	697b      	ldr	r3, [r7, #20]
 8015512:	68fa      	ldr	r2, [r7, #12]
 8015514:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8015516:	697b      	ldr	r3, [r7, #20]
 8015518:	687a      	ldr	r2, [r7, #4]
 801551a:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 801551c:	7afb      	ldrb	r3, [r7, #11]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d102      	bne.n	8015528 <osTimerNew+0x4c>
        reload = pdFALSE;
 8015522:	2300      	movs	r3, #0
 8015524:	61fb      	str	r3, [r7, #28]
 8015526:	e001      	b.n	801552c <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8015528:	2301      	movs	r3, #1
 801552a:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 801552c:	f04f 33ff 	mov.w	r3, #4294967295
 8015530:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8015532:	2300      	movs	r3, #0
 8015534:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8015536:	683b      	ldr	r3, [r7, #0]
 8015538:	2b00      	cmp	r3, #0
 801553a:	d01c      	beq.n	8015576 <osTimerNew+0x9a>
        if (attr->name != NULL) {
 801553c:	683b      	ldr	r3, [r7, #0]
 801553e:	681b      	ldr	r3, [r3, #0]
 8015540:	2b00      	cmp	r3, #0
 8015542:	d002      	beq.n	801554a <osTimerNew+0x6e>
          name = attr->name;
 8015544:	683b      	ldr	r3, [r7, #0]
 8015546:	681b      	ldr	r3, [r3, #0]
 8015548:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 801554a:	683b      	ldr	r3, [r7, #0]
 801554c:	689b      	ldr	r3, [r3, #8]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d006      	beq.n	8015560 <osTimerNew+0x84>
 8015552:	683b      	ldr	r3, [r7, #0]
 8015554:	68db      	ldr	r3, [r3, #12]
 8015556:	2b2b      	cmp	r3, #43	@ 0x2b
 8015558:	d902      	bls.n	8015560 <osTimerNew+0x84>
          mem = 1;
 801555a:	2301      	movs	r3, #1
 801555c:	61bb      	str	r3, [r7, #24]
 801555e:	e00c      	b.n	801557a <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8015560:	683b      	ldr	r3, [r7, #0]
 8015562:	689b      	ldr	r3, [r3, #8]
 8015564:	2b00      	cmp	r3, #0
 8015566:	d108      	bne.n	801557a <osTimerNew+0x9e>
 8015568:	683b      	ldr	r3, [r7, #0]
 801556a:	68db      	ldr	r3, [r3, #12]
 801556c:	2b00      	cmp	r3, #0
 801556e:	d104      	bne.n	801557a <osTimerNew+0x9e>
            mem = 0;
 8015570:	2300      	movs	r3, #0
 8015572:	61bb      	str	r3, [r7, #24]
 8015574:	e001      	b.n	801557a <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8015576:	2300      	movs	r3, #0
 8015578:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 801557a:	69bb      	ldr	r3, [r7, #24]
 801557c:	2b01      	cmp	r3, #1
 801557e:	d10c      	bne.n	801559a <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8015580:	683b      	ldr	r3, [r7, #0]
 8015582:	689b      	ldr	r3, [r3, #8]
 8015584:	9301      	str	r3, [sp, #4]
 8015586:	4b12      	ldr	r3, [pc, #72]	@ (80155d0 <osTimerNew+0xf4>)
 8015588:	9300      	str	r3, [sp, #0]
 801558a:	697b      	ldr	r3, [r7, #20]
 801558c:	69fa      	ldr	r2, [r7, #28]
 801558e:	2101      	movs	r1, #1
 8015590:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015592:	f002 fbc4 	bl	8017d1e <xTimerCreateStatic>
 8015596:	6238      	str	r0, [r7, #32]
 8015598:	e00b      	b.n	80155b2 <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 801559a:	69bb      	ldr	r3, [r7, #24]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d108      	bne.n	80155b2 <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 80155a0:	4b0b      	ldr	r3, [pc, #44]	@ (80155d0 <osTimerNew+0xf4>)
 80155a2:	9300      	str	r3, [sp, #0]
 80155a4:	697b      	ldr	r3, [r7, #20]
 80155a6:	69fa      	ldr	r2, [r7, #28]
 80155a8:	2101      	movs	r1, #1
 80155aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80155ac:	f002 fb96 	bl	8017cdc <xTimerCreate>
 80155b0:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 80155b2:	6a3b      	ldr	r3, [r7, #32]
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d105      	bne.n	80155c4 <osTimerNew+0xe8>
 80155b8:	697b      	ldr	r3, [r7, #20]
 80155ba:	2b00      	cmp	r3, #0
 80155bc:	d002      	beq.n	80155c4 <osTimerNew+0xe8>
        vPortFree (callb);
 80155be:	6978      	ldr	r0, [r7, #20]
 80155c0:	f003 fa7a 	bl	8018ab8 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 80155c4:	6a3b      	ldr	r3, [r7, #32]
}
 80155c6:	4618      	mov	r0, r3
 80155c8:	3728      	adds	r7, #40	@ 0x28
 80155ca:	46bd      	mov	sp, r7
 80155cc:	bd80      	pop	{r7, pc}
 80155ce:	bf00      	nop
 80155d0:	080154b3 	.word	0x080154b3

080155d4 <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 80155d4:	b580      	push	{r7, lr}
 80155d6:	b088      	sub	sp, #32
 80155d8:	af02      	add	r7, sp, #8
 80155da:	6078      	str	r0, [r7, #4]
 80155dc:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 80155de:	687b      	ldr	r3, [r7, #4]
 80155e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80155e2:	f3ef 8305 	mrs	r3, IPSR
 80155e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80155e8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80155ea:	2b00      	cmp	r3, #0
 80155ec:	d003      	beq.n	80155f6 <osTimerStart+0x22>
    stat = osErrorISR;
 80155ee:	f06f 0305 	mvn.w	r3, #5
 80155f2:	617b      	str	r3, [r7, #20]
 80155f4:	e017      	b.n	8015626 <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 80155f6:	693b      	ldr	r3, [r7, #16]
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d103      	bne.n	8015604 <osTimerStart+0x30>
    stat = osErrorParameter;
 80155fc:	f06f 0303 	mvn.w	r3, #3
 8015600:	617b      	str	r3, [r7, #20]
 8015602:	e010      	b.n	8015626 <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8015604:	2300      	movs	r3, #0
 8015606:	9300      	str	r3, [sp, #0]
 8015608:	2300      	movs	r3, #0
 801560a:	683a      	ldr	r2, [r7, #0]
 801560c:	2104      	movs	r1, #4
 801560e:	6938      	ldr	r0, [r7, #16]
 8015610:	f002 fc02 	bl	8017e18 <xTimerGenericCommand>
 8015614:	4603      	mov	r3, r0
 8015616:	2b01      	cmp	r3, #1
 8015618:	d102      	bne.n	8015620 <osTimerStart+0x4c>
      stat = osOK;
 801561a:	2300      	movs	r3, #0
 801561c:	617b      	str	r3, [r7, #20]
 801561e:	e002      	b.n	8015626 <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8015620:	f06f 0302 	mvn.w	r3, #2
 8015624:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8015626:	697b      	ldr	r3, [r7, #20]
}
 8015628:	4618      	mov	r0, r3
 801562a:	3718      	adds	r7, #24
 801562c:	46bd      	mov	sp, r7
 801562e:	bd80      	pop	{r7, pc}

08015630 <osMutexAcquire>:
  }

  return ((osMutexId_t)hMutex);
}

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8015630:	b580      	push	{r7, lr}
 8015632:	b086      	sub	sp, #24
 8015634:	af00      	add	r7, sp, #0
 8015636:	6078      	str	r0, [r7, #4]
 8015638:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	f023 0301 	bic.w	r3, r3, #1
 8015640:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8015642:	687b      	ldr	r3, [r7, #4]
 8015644:	f003 0301 	and.w	r3, r3, #1
 8015648:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 801564a:	2300      	movs	r3, #0
 801564c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801564e:	f3ef 8305 	mrs	r3, IPSR
 8015652:	60bb      	str	r3, [r7, #8]
  return(result);
 8015654:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8015656:	2b00      	cmp	r3, #0
 8015658:	d003      	beq.n	8015662 <osMutexAcquire+0x32>
    stat = osErrorISR;
 801565a:	f06f 0305 	mvn.w	r3, #5
 801565e:	617b      	str	r3, [r7, #20]
 8015660:	e02c      	b.n	80156bc <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8015662:	693b      	ldr	r3, [r7, #16]
 8015664:	2b00      	cmp	r3, #0
 8015666:	d103      	bne.n	8015670 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8015668:	f06f 0303 	mvn.w	r3, #3
 801566c:	617b      	str	r3, [r7, #20]
 801566e:	e025      	b.n	80156bc <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8015670:	68fb      	ldr	r3, [r7, #12]
 8015672:	2b00      	cmp	r3, #0
 8015674:	d011      	beq.n	801569a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8015676:	6839      	ldr	r1, [r7, #0]
 8015678:	6938      	ldr	r0, [r7, #16]
 801567a:	f000 fc39 	bl	8015ef0 <xQueueTakeMutexRecursive>
 801567e:	4603      	mov	r3, r0
 8015680:	2b01      	cmp	r3, #1
 8015682:	d01b      	beq.n	80156bc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8015684:	683b      	ldr	r3, [r7, #0]
 8015686:	2b00      	cmp	r3, #0
 8015688:	d003      	beq.n	8015692 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 801568a:	f06f 0301 	mvn.w	r3, #1
 801568e:	617b      	str	r3, [r7, #20]
 8015690:	e014      	b.n	80156bc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8015692:	f06f 0302 	mvn.w	r3, #2
 8015696:	617b      	str	r3, [r7, #20]
 8015698:	e010      	b.n	80156bc <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 801569a:	6839      	ldr	r1, [r7, #0]
 801569c:	6938      	ldr	r0, [r7, #16]
 801569e:	f000 ff71 	bl	8016584 <xQueueSemaphoreTake>
 80156a2:	4603      	mov	r3, r0
 80156a4:	2b01      	cmp	r3, #1
 80156a6:	d009      	beq.n	80156bc <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80156a8:	683b      	ldr	r3, [r7, #0]
 80156aa:	2b00      	cmp	r3, #0
 80156ac:	d003      	beq.n	80156b6 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80156ae:	f06f 0301 	mvn.w	r3, #1
 80156b2:	617b      	str	r3, [r7, #20]
 80156b4:	e002      	b.n	80156bc <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80156b6:	f06f 0302 	mvn.w	r3, #2
 80156ba:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80156bc:	697b      	ldr	r3, [r7, #20]
}
 80156be:	4618      	mov	r0, r3
 80156c0:	3718      	adds	r7, #24
 80156c2:	46bd      	mov	sp, r7
 80156c4:	bd80      	pop	{r7, pc}

080156c6 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80156c6:	b580      	push	{r7, lr}
 80156c8:	b086      	sub	sp, #24
 80156ca:	af00      	add	r7, sp, #0
 80156cc:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	f023 0301 	bic.w	r3, r3, #1
 80156d4:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80156d6:	687b      	ldr	r3, [r7, #4]
 80156d8:	f003 0301 	and.w	r3, r3, #1
 80156dc:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80156de:	2300      	movs	r3, #0
 80156e0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80156e2:	f3ef 8305 	mrs	r3, IPSR
 80156e6:	60bb      	str	r3, [r7, #8]
  return(result);
 80156e8:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d003      	beq.n	80156f6 <osMutexRelease+0x30>
    stat = osErrorISR;
 80156ee:	f06f 0305 	mvn.w	r3, #5
 80156f2:	617b      	str	r3, [r7, #20]
 80156f4:	e01f      	b.n	8015736 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80156f6:	693b      	ldr	r3, [r7, #16]
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	d103      	bne.n	8015704 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80156fc:	f06f 0303 	mvn.w	r3, #3
 8015700:	617b      	str	r3, [r7, #20]
 8015702:	e018      	b.n	8015736 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8015704:	68fb      	ldr	r3, [r7, #12]
 8015706:	2b00      	cmp	r3, #0
 8015708:	d009      	beq.n	801571e <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 801570a:	6938      	ldr	r0, [r7, #16]
 801570c:	f000 fbbb 	bl	8015e86 <xQueueGiveMutexRecursive>
 8015710:	4603      	mov	r3, r0
 8015712:	2b01      	cmp	r3, #1
 8015714:	d00f      	beq.n	8015736 <osMutexRelease+0x70>
        stat = osErrorResource;
 8015716:	f06f 0302 	mvn.w	r3, #2
 801571a:	617b      	str	r3, [r7, #20]
 801571c:	e00b      	b.n	8015736 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 801571e:	2300      	movs	r3, #0
 8015720:	2200      	movs	r2, #0
 8015722:	2100      	movs	r1, #0
 8015724:	6938      	ldr	r0, [r7, #16]
 8015726:	f000 fc1b 	bl	8015f60 <xQueueGenericSend>
 801572a:	4603      	mov	r3, r0
 801572c:	2b01      	cmp	r3, #1
 801572e:	d002      	beq.n	8015736 <osMutexRelease+0x70>
        stat = osErrorResource;
 8015730:	f06f 0302 	mvn.w	r3, #2
 8015734:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8015736:	697b      	ldr	r3, [r7, #20]
}
 8015738:	4618      	mov	r0, r3
 801573a:	3718      	adds	r7, #24
 801573c:	46bd      	mov	sp, r7
 801573e:	bd80      	pop	{r7, pc}

08015740 <osSemaphoreRelease>:
  }

  return (stat);
}

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8015740:	b580      	push	{r7, lr}
 8015742:	b086      	sub	sp, #24
 8015744:	af00      	add	r7, sp, #0
 8015746:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 801574c:	2300      	movs	r3, #0
 801574e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8015750:	693b      	ldr	r3, [r7, #16]
 8015752:	2b00      	cmp	r3, #0
 8015754:	d103      	bne.n	801575e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8015756:	f06f 0303 	mvn.w	r3, #3
 801575a:	617b      	str	r3, [r7, #20]
 801575c:	e02c      	b.n	80157b8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801575e:	f3ef 8305 	mrs	r3, IPSR
 8015762:	60fb      	str	r3, [r7, #12]
  return(result);
 8015764:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8015766:	2b00      	cmp	r3, #0
 8015768:	d01a      	beq.n	80157a0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 801576a:	2300      	movs	r3, #0
 801576c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 801576e:	f107 0308 	add.w	r3, r7, #8
 8015772:	4619      	mov	r1, r3
 8015774:	6938      	ldr	r0, [r7, #16]
 8015776:	f000 fd93 	bl	80162a0 <xQueueGiveFromISR>
 801577a:	4603      	mov	r3, r0
 801577c:	2b01      	cmp	r3, #1
 801577e:	d003      	beq.n	8015788 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8015780:	f06f 0302 	mvn.w	r3, #2
 8015784:	617b      	str	r3, [r7, #20]
 8015786:	e017      	b.n	80157b8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8015788:	68bb      	ldr	r3, [r7, #8]
 801578a:	2b00      	cmp	r3, #0
 801578c:	d014      	beq.n	80157b8 <osSemaphoreRelease+0x78>
 801578e:	4b0d      	ldr	r3, [pc, #52]	@ (80157c4 <osSemaphoreRelease+0x84>)
 8015790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015794:	601a      	str	r2, [r3, #0]
 8015796:	f3bf 8f4f 	dsb	sy
 801579a:	f3bf 8f6f 	isb	sy
 801579e:	e00b      	b.n	80157b8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80157a0:	2300      	movs	r3, #0
 80157a2:	2200      	movs	r2, #0
 80157a4:	2100      	movs	r1, #0
 80157a6:	6938      	ldr	r0, [r7, #16]
 80157a8:	f000 fbda 	bl	8015f60 <xQueueGenericSend>
 80157ac:	4603      	mov	r3, r0
 80157ae:	2b01      	cmp	r3, #1
 80157b0:	d002      	beq.n	80157b8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80157b2:	f06f 0302 	mvn.w	r3, #2
 80157b6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80157b8:	697b      	ldr	r3, [r7, #20]
}
 80157ba:	4618      	mov	r0, r3
 80157bc:	3718      	adds	r7, #24
 80157be:	46bd      	mov	sp, r7
 80157c0:	bd80      	pop	{r7, pc}
 80157c2:	bf00      	nop
 80157c4:	e000ed04 	.word	0xe000ed04

080157c8 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80157c8:	b580      	push	{r7, lr}
 80157ca:	b08a      	sub	sp, #40	@ 0x28
 80157cc:	af02      	add	r7, sp, #8
 80157ce:	60f8      	str	r0, [r7, #12]
 80157d0:	60b9      	str	r1, [r7, #8]
 80157d2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80157d4:	2300      	movs	r3, #0
 80157d6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80157d8:	f3ef 8305 	mrs	r3, IPSR
 80157dc:	613b      	str	r3, [r7, #16]
  return(result);
 80157de:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d15f      	bne.n	80158a4 <osMessageQueueNew+0xdc>
 80157e4:	68fb      	ldr	r3, [r7, #12]
 80157e6:	2b00      	cmp	r3, #0
 80157e8:	d05c      	beq.n	80158a4 <osMessageQueueNew+0xdc>
 80157ea:	68bb      	ldr	r3, [r7, #8]
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d059      	beq.n	80158a4 <osMessageQueueNew+0xdc>
    mem = -1;
 80157f0:	f04f 33ff 	mov.w	r3, #4294967295
 80157f4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d029      	beq.n	8015850 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80157fc:	687b      	ldr	r3, [r7, #4]
 80157fe:	689b      	ldr	r3, [r3, #8]
 8015800:	2b00      	cmp	r3, #0
 8015802:	d012      	beq.n	801582a <osMessageQueueNew+0x62>
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	68db      	ldr	r3, [r3, #12]
 8015808:	2b4f      	cmp	r3, #79	@ 0x4f
 801580a:	d90e      	bls.n	801582a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 801580c:	687b      	ldr	r3, [r7, #4]
 801580e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8015810:	2b00      	cmp	r3, #0
 8015812:	d00a      	beq.n	801582a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8015814:	687b      	ldr	r3, [r7, #4]
 8015816:	695a      	ldr	r2, [r3, #20]
 8015818:	68fb      	ldr	r3, [r7, #12]
 801581a:	68b9      	ldr	r1, [r7, #8]
 801581c:	fb01 f303 	mul.w	r3, r1, r3
 8015820:	429a      	cmp	r2, r3
 8015822:	d302      	bcc.n	801582a <osMessageQueueNew+0x62>
        mem = 1;
 8015824:	2301      	movs	r3, #1
 8015826:	61bb      	str	r3, [r7, #24]
 8015828:	e014      	b.n	8015854 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801582a:	687b      	ldr	r3, [r7, #4]
 801582c:	689b      	ldr	r3, [r3, #8]
 801582e:	2b00      	cmp	r3, #0
 8015830:	d110      	bne.n	8015854 <osMessageQueueNew+0x8c>
 8015832:	687b      	ldr	r3, [r7, #4]
 8015834:	68db      	ldr	r3, [r3, #12]
 8015836:	2b00      	cmp	r3, #0
 8015838:	d10c      	bne.n	8015854 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 801583a:	687b      	ldr	r3, [r7, #4]
 801583c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 801583e:	2b00      	cmp	r3, #0
 8015840:	d108      	bne.n	8015854 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	695b      	ldr	r3, [r3, #20]
 8015846:	2b00      	cmp	r3, #0
 8015848:	d104      	bne.n	8015854 <osMessageQueueNew+0x8c>
          mem = 0;
 801584a:	2300      	movs	r3, #0
 801584c:	61bb      	str	r3, [r7, #24]
 801584e:	e001      	b.n	8015854 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8015850:	2300      	movs	r3, #0
 8015852:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8015854:	69bb      	ldr	r3, [r7, #24]
 8015856:	2b01      	cmp	r3, #1
 8015858:	d10b      	bne.n	8015872 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	691a      	ldr	r2, [r3, #16]
 801585e:	687b      	ldr	r3, [r7, #4]
 8015860:	689b      	ldr	r3, [r3, #8]
 8015862:	2100      	movs	r1, #0
 8015864:	9100      	str	r1, [sp, #0]
 8015866:	68b9      	ldr	r1, [r7, #8]
 8015868:	68f8      	ldr	r0, [r7, #12]
 801586a:	f000 fa31 	bl	8015cd0 <xQueueGenericCreateStatic>
 801586e:	61f8      	str	r0, [r7, #28]
 8015870:	e008      	b.n	8015884 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8015872:	69bb      	ldr	r3, [r7, #24]
 8015874:	2b00      	cmp	r3, #0
 8015876:	d105      	bne.n	8015884 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8015878:	2200      	movs	r2, #0
 801587a:	68b9      	ldr	r1, [r7, #8]
 801587c:	68f8      	ldr	r0, [r7, #12]
 801587e:	f000 faa4 	bl	8015dca <xQueueGenericCreate>
 8015882:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8015884:	69fb      	ldr	r3, [r7, #28]
 8015886:	2b00      	cmp	r3, #0
 8015888:	d00c      	beq.n	80158a4 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 801588a:	687b      	ldr	r3, [r7, #4]
 801588c:	2b00      	cmp	r3, #0
 801588e:	d003      	beq.n	8015898 <osMessageQueueNew+0xd0>
        name = attr->name;
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	617b      	str	r3, [r7, #20]
 8015896:	e001      	b.n	801589c <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8015898:	2300      	movs	r3, #0
 801589a:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 801589c:	6979      	ldr	r1, [r7, #20]
 801589e:	69f8      	ldr	r0, [r7, #28]
 80158a0:	f001 f92a 	bl	8016af8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80158a4:	69fb      	ldr	r3, [r7, #28]
}
 80158a6:	4618      	mov	r0, r3
 80158a8:	3720      	adds	r7, #32
 80158aa:	46bd      	mov	sp, r7
 80158ac:	bd80      	pop	{r7, pc}
	...

080158b0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80158b0:	b580      	push	{r7, lr}
 80158b2:	b088      	sub	sp, #32
 80158b4:	af00      	add	r7, sp, #0
 80158b6:	60f8      	str	r0, [r7, #12]
 80158b8:	60b9      	str	r1, [r7, #8]
 80158ba:	603b      	str	r3, [r7, #0]
 80158bc:	4613      	mov	r3, r2
 80158be:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80158c0:	68fb      	ldr	r3, [r7, #12]
 80158c2:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80158c4:	2300      	movs	r3, #0
 80158c6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80158c8:	f3ef 8305 	mrs	r3, IPSR
 80158cc:	617b      	str	r3, [r7, #20]
  return(result);
 80158ce:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d028      	beq.n	8015926 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80158d4:	69bb      	ldr	r3, [r7, #24]
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	d005      	beq.n	80158e6 <osMessageQueuePut+0x36>
 80158da:	68bb      	ldr	r3, [r7, #8]
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d002      	beq.n	80158e6 <osMessageQueuePut+0x36>
 80158e0:	683b      	ldr	r3, [r7, #0]
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d003      	beq.n	80158ee <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80158e6:	f06f 0303 	mvn.w	r3, #3
 80158ea:	61fb      	str	r3, [r7, #28]
 80158ec:	e038      	b.n	8015960 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80158ee:	2300      	movs	r3, #0
 80158f0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80158f2:	f107 0210 	add.w	r2, r7, #16
 80158f6:	2300      	movs	r3, #0
 80158f8:	68b9      	ldr	r1, [r7, #8]
 80158fa:	69b8      	ldr	r0, [r7, #24]
 80158fc:	f000 fc32 	bl	8016164 <xQueueGenericSendFromISR>
 8015900:	4603      	mov	r3, r0
 8015902:	2b01      	cmp	r3, #1
 8015904:	d003      	beq.n	801590e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8015906:	f06f 0302 	mvn.w	r3, #2
 801590a:	61fb      	str	r3, [r7, #28]
 801590c:	e028      	b.n	8015960 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 801590e:	693b      	ldr	r3, [r7, #16]
 8015910:	2b00      	cmp	r3, #0
 8015912:	d025      	beq.n	8015960 <osMessageQueuePut+0xb0>
 8015914:	4b15      	ldr	r3, [pc, #84]	@ (801596c <osMessageQueuePut+0xbc>)
 8015916:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801591a:	601a      	str	r2, [r3, #0]
 801591c:	f3bf 8f4f 	dsb	sy
 8015920:	f3bf 8f6f 	isb	sy
 8015924:	e01c      	b.n	8015960 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8015926:	69bb      	ldr	r3, [r7, #24]
 8015928:	2b00      	cmp	r3, #0
 801592a:	d002      	beq.n	8015932 <osMessageQueuePut+0x82>
 801592c:	68bb      	ldr	r3, [r7, #8]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d103      	bne.n	801593a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8015932:	f06f 0303 	mvn.w	r3, #3
 8015936:	61fb      	str	r3, [r7, #28]
 8015938:	e012      	b.n	8015960 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 801593a:	2300      	movs	r3, #0
 801593c:	683a      	ldr	r2, [r7, #0]
 801593e:	68b9      	ldr	r1, [r7, #8]
 8015940:	69b8      	ldr	r0, [r7, #24]
 8015942:	f000 fb0d 	bl	8015f60 <xQueueGenericSend>
 8015946:	4603      	mov	r3, r0
 8015948:	2b01      	cmp	r3, #1
 801594a:	d009      	beq.n	8015960 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 801594c:	683b      	ldr	r3, [r7, #0]
 801594e:	2b00      	cmp	r3, #0
 8015950:	d003      	beq.n	801595a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8015952:	f06f 0301 	mvn.w	r3, #1
 8015956:	61fb      	str	r3, [r7, #28]
 8015958:	e002      	b.n	8015960 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 801595a:	f06f 0302 	mvn.w	r3, #2
 801595e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8015960:	69fb      	ldr	r3, [r7, #28]
}
 8015962:	4618      	mov	r0, r3
 8015964:	3720      	adds	r7, #32
 8015966:	46bd      	mov	sp, r7
 8015968:	bd80      	pop	{r7, pc}
 801596a:	bf00      	nop
 801596c:	e000ed04 	.word	0xe000ed04

08015970 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8015970:	b580      	push	{r7, lr}
 8015972:	b088      	sub	sp, #32
 8015974:	af00      	add	r7, sp, #0
 8015976:	60f8      	str	r0, [r7, #12]
 8015978:	60b9      	str	r1, [r7, #8]
 801597a:	607a      	str	r2, [r7, #4]
 801597c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 801597e:	68fb      	ldr	r3, [r7, #12]
 8015980:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8015982:	2300      	movs	r3, #0
 8015984:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015986:	f3ef 8305 	mrs	r3, IPSR
 801598a:	617b      	str	r3, [r7, #20]
  return(result);
 801598c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 801598e:	2b00      	cmp	r3, #0
 8015990:	d028      	beq.n	80159e4 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8015992:	69bb      	ldr	r3, [r7, #24]
 8015994:	2b00      	cmp	r3, #0
 8015996:	d005      	beq.n	80159a4 <osMessageQueueGet+0x34>
 8015998:	68bb      	ldr	r3, [r7, #8]
 801599a:	2b00      	cmp	r3, #0
 801599c:	d002      	beq.n	80159a4 <osMessageQueueGet+0x34>
 801599e:	683b      	ldr	r3, [r7, #0]
 80159a0:	2b00      	cmp	r3, #0
 80159a2:	d003      	beq.n	80159ac <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80159a4:	f06f 0303 	mvn.w	r3, #3
 80159a8:	61fb      	str	r3, [r7, #28]
 80159aa:	e037      	b.n	8015a1c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80159ac:	2300      	movs	r3, #0
 80159ae:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80159b0:	f107 0310 	add.w	r3, r7, #16
 80159b4:	461a      	mov	r2, r3
 80159b6:	68b9      	ldr	r1, [r7, #8]
 80159b8:	69b8      	ldr	r0, [r7, #24]
 80159ba:	f000 fef3 	bl	80167a4 <xQueueReceiveFromISR>
 80159be:	4603      	mov	r3, r0
 80159c0:	2b01      	cmp	r3, #1
 80159c2:	d003      	beq.n	80159cc <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80159c4:	f06f 0302 	mvn.w	r3, #2
 80159c8:	61fb      	str	r3, [r7, #28]
 80159ca:	e027      	b.n	8015a1c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80159cc:	693b      	ldr	r3, [r7, #16]
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d024      	beq.n	8015a1c <osMessageQueueGet+0xac>
 80159d2:	4b15      	ldr	r3, [pc, #84]	@ (8015a28 <osMessageQueueGet+0xb8>)
 80159d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80159d8:	601a      	str	r2, [r3, #0]
 80159da:	f3bf 8f4f 	dsb	sy
 80159de:	f3bf 8f6f 	isb	sy
 80159e2:	e01b      	b.n	8015a1c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80159e4:	69bb      	ldr	r3, [r7, #24]
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d002      	beq.n	80159f0 <osMessageQueueGet+0x80>
 80159ea:	68bb      	ldr	r3, [r7, #8]
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d103      	bne.n	80159f8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80159f0:	f06f 0303 	mvn.w	r3, #3
 80159f4:	61fb      	str	r3, [r7, #28]
 80159f6:	e011      	b.n	8015a1c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80159f8:	683a      	ldr	r2, [r7, #0]
 80159fa:	68b9      	ldr	r1, [r7, #8]
 80159fc:	69b8      	ldr	r0, [r7, #24]
 80159fe:	f000 fcdf 	bl	80163c0 <xQueueReceive>
 8015a02:	4603      	mov	r3, r0
 8015a04:	2b01      	cmp	r3, #1
 8015a06:	d009      	beq.n	8015a1c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8015a08:	683b      	ldr	r3, [r7, #0]
 8015a0a:	2b00      	cmp	r3, #0
 8015a0c:	d003      	beq.n	8015a16 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8015a0e:	f06f 0301 	mvn.w	r3, #1
 8015a12:	61fb      	str	r3, [r7, #28]
 8015a14:	e002      	b.n	8015a1c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8015a16:	f06f 0302 	mvn.w	r3, #2
 8015a1a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8015a1c:	69fb      	ldr	r3, [r7, #28]
}
 8015a1e:	4618      	mov	r0, r3
 8015a20:	3720      	adds	r7, #32
 8015a22:	46bd      	mov	sp, r7
 8015a24:	bd80      	pop	{r7, pc}
 8015a26:	bf00      	nop
 8015a28:	e000ed04 	.word	0xe000ed04

08015a2c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8015a2c:	b480      	push	{r7}
 8015a2e:	b085      	sub	sp, #20
 8015a30:	af00      	add	r7, sp, #0
 8015a32:	60f8      	str	r0, [r7, #12]
 8015a34:	60b9      	str	r1, [r7, #8]
 8015a36:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8015a38:	68fb      	ldr	r3, [r7, #12]
 8015a3a:	4a07      	ldr	r2, [pc, #28]	@ (8015a58 <vApplicationGetIdleTaskMemory+0x2c>)
 8015a3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8015a3e:	68bb      	ldr	r3, [r7, #8]
 8015a40:	4a06      	ldr	r2, [pc, #24]	@ (8015a5c <vApplicationGetIdleTaskMemory+0x30>)
 8015a42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8015a44:	687b      	ldr	r3, [r7, #4]
 8015a46:	2280      	movs	r2, #128	@ 0x80
 8015a48:	601a      	str	r2, [r3, #0]
}
 8015a4a:	bf00      	nop
 8015a4c:	3714      	adds	r7, #20
 8015a4e:	46bd      	mov	sp, r7
 8015a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a54:	4770      	bx	lr
 8015a56:	bf00      	nop
 8015a58:	240020d4 	.word	0x240020d4
 8015a5c:	2400217c 	.word	0x2400217c

08015a60 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8015a60:	b480      	push	{r7}
 8015a62:	b085      	sub	sp, #20
 8015a64:	af00      	add	r7, sp, #0
 8015a66:	60f8      	str	r0, [r7, #12]
 8015a68:	60b9      	str	r1, [r7, #8]
 8015a6a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8015a6c:	68fb      	ldr	r3, [r7, #12]
 8015a6e:	4a07      	ldr	r2, [pc, #28]	@ (8015a8c <vApplicationGetTimerTaskMemory+0x2c>)
 8015a70:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8015a72:	68bb      	ldr	r3, [r7, #8]
 8015a74:	4a06      	ldr	r2, [pc, #24]	@ (8015a90 <vApplicationGetTimerTaskMemory+0x30>)
 8015a76:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8015a7e:	601a      	str	r2, [r3, #0]
}
 8015a80:	bf00      	nop
 8015a82:	3714      	adds	r7, #20
 8015a84:	46bd      	mov	sp, r7
 8015a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a8a:	4770      	bx	lr
 8015a8c:	2400237c 	.word	0x2400237c
 8015a90:	24002424 	.word	0x24002424

08015a94 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8015a94:	b480      	push	{r7}
 8015a96:	b083      	sub	sp, #12
 8015a98:	af00      	add	r7, sp, #0
 8015a9a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	f103 0208 	add.w	r2, r3, #8
 8015aa2:	687b      	ldr	r3, [r7, #4]
 8015aa4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8015aac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015aae:	687b      	ldr	r3, [r7, #4]
 8015ab0:	f103 0208 	add.w	r2, r3, #8
 8015ab4:	687b      	ldr	r3, [r7, #4]
 8015ab6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015ab8:	687b      	ldr	r3, [r7, #4]
 8015aba:	f103 0208 	add.w	r2, r3, #8
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8015ac2:	687b      	ldr	r3, [r7, #4]
 8015ac4:	2200      	movs	r2, #0
 8015ac6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8015ac8:	bf00      	nop
 8015aca:	370c      	adds	r7, #12
 8015acc:	46bd      	mov	sp, r7
 8015ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ad2:	4770      	bx	lr

08015ad4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8015ad4:	b480      	push	{r7}
 8015ad6:	b083      	sub	sp, #12
 8015ad8:	af00      	add	r7, sp, #0
 8015ada:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	2200      	movs	r2, #0
 8015ae0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8015ae2:	bf00      	nop
 8015ae4:	370c      	adds	r7, #12
 8015ae6:	46bd      	mov	sp, r7
 8015ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015aec:	4770      	bx	lr

08015aee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015aee:	b480      	push	{r7}
 8015af0:	b085      	sub	sp, #20
 8015af2:	af00      	add	r7, sp, #0
 8015af4:	6078      	str	r0, [r7, #4]
 8015af6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8015af8:	687b      	ldr	r3, [r7, #4]
 8015afa:	685b      	ldr	r3, [r3, #4]
 8015afc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8015afe:	683b      	ldr	r3, [r7, #0]
 8015b00:	68fa      	ldr	r2, [r7, #12]
 8015b02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8015b04:	68fb      	ldr	r3, [r7, #12]
 8015b06:	689a      	ldr	r2, [r3, #8]
 8015b08:	683b      	ldr	r3, [r7, #0]
 8015b0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8015b0c:	68fb      	ldr	r3, [r7, #12]
 8015b0e:	689b      	ldr	r3, [r3, #8]
 8015b10:	683a      	ldr	r2, [r7, #0]
 8015b12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8015b14:	68fb      	ldr	r3, [r7, #12]
 8015b16:	683a      	ldr	r2, [r7, #0]
 8015b18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015b1a:	683b      	ldr	r3, [r7, #0]
 8015b1c:	687a      	ldr	r2, [r7, #4]
 8015b1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015b20:	687b      	ldr	r3, [r7, #4]
 8015b22:	681b      	ldr	r3, [r3, #0]
 8015b24:	1c5a      	adds	r2, r3, #1
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	601a      	str	r2, [r3, #0]
}
 8015b2a:	bf00      	nop
 8015b2c:	3714      	adds	r7, #20
 8015b2e:	46bd      	mov	sp, r7
 8015b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b34:	4770      	bx	lr

08015b36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8015b36:	b480      	push	{r7}
 8015b38:	b085      	sub	sp, #20
 8015b3a:	af00      	add	r7, sp, #0
 8015b3c:	6078      	str	r0, [r7, #4]
 8015b3e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015b40:	683b      	ldr	r3, [r7, #0]
 8015b42:	681b      	ldr	r3, [r3, #0]
 8015b44:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8015b46:	68bb      	ldr	r3, [r7, #8]
 8015b48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015b4c:	d103      	bne.n	8015b56 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015b4e:	687b      	ldr	r3, [r7, #4]
 8015b50:	691b      	ldr	r3, [r3, #16]
 8015b52:	60fb      	str	r3, [r7, #12]
 8015b54:	e00c      	b.n	8015b70 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	3308      	adds	r3, #8
 8015b5a:	60fb      	str	r3, [r7, #12]
 8015b5c:	e002      	b.n	8015b64 <vListInsert+0x2e>
 8015b5e:	68fb      	ldr	r3, [r7, #12]
 8015b60:	685b      	ldr	r3, [r3, #4]
 8015b62:	60fb      	str	r3, [r7, #12]
 8015b64:	68fb      	ldr	r3, [r7, #12]
 8015b66:	685b      	ldr	r3, [r3, #4]
 8015b68:	681b      	ldr	r3, [r3, #0]
 8015b6a:	68ba      	ldr	r2, [r7, #8]
 8015b6c:	429a      	cmp	r2, r3
 8015b6e:	d2f6      	bcs.n	8015b5e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015b70:	68fb      	ldr	r3, [r7, #12]
 8015b72:	685a      	ldr	r2, [r3, #4]
 8015b74:	683b      	ldr	r3, [r7, #0]
 8015b76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8015b78:	683b      	ldr	r3, [r7, #0]
 8015b7a:	685b      	ldr	r3, [r3, #4]
 8015b7c:	683a      	ldr	r2, [r7, #0]
 8015b7e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8015b80:	683b      	ldr	r3, [r7, #0]
 8015b82:	68fa      	ldr	r2, [r7, #12]
 8015b84:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	683a      	ldr	r2, [r7, #0]
 8015b8a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8015b8c:	683b      	ldr	r3, [r7, #0]
 8015b8e:	687a      	ldr	r2, [r7, #4]
 8015b90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	681b      	ldr	r3, [r3, #0]
 8015b96:	1c5a      	adds	r2, r3, #1
 8015b98:	687b      	ldr	r3, [r7, #4]
 8015b9a:	601a      	str	r2, [r3, #0]
}
 8015b9c:	bf00      	nop
 8015b9e:	3714      	adds	r7, #20
 8015ba0:	46bd      	mov	sp, r7
 8015ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ba6:	4770      	bx	lr

08015ba8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015ba8:	b480      	push	{r7}
 8015baa:	b085      	sub	sp, #20
 8015bac:	af00      	add	r7, sp, #0
 8015bae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015bb0:	687b      	ldr	r3, [r7, #4]
 8015bb2:	691b      	ldr	r3, [r3, #16]
 8015bb4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8015bb6:	687b      	ldr	r3, [r7, #4]
 8015bb8:	685b      	ldr	r3, [r3, #4]
 8015bba:	687a      	ldr	r2, [r7, #4]
 8015bbc:	6892      	ldr	r2, [r2, #8]
 8015bbe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	689b      	ldr	r3, [r3, #8]
 8015bc4:	687a      	ldr	r2, [r7, #4]
 8015bc6:	6852      	ldr	r2, [r2, #4]
 8015bc8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	685b      	ldr	r3, [r3, #4]
 8015bce:	687a      	ldr	r2, [r7, #4]
 8015bd0:	429a      	cmp	r2, r3
 8015bd2:	d103      	bne.n	8015bdc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8015bd4:	687b      	ldr	r3, [r7, #4]
 8015bd6:	689a      	ldr	r2, [r3, #8]
 8015bd8:	68fb      	ldr	r3, [r7, #12]
 8015bda:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8015bdc:	687b      	ldr	r3, [r7, #4]
 8015bde:	2200      	movs	r2, #0
 8015be0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8015be2:	68fb      	ldr	r3, [r7, #12]
 8015be4:	681b      	ldr	r3, [r3, #0]
 8015be6:	1e5a      	subs	r2, r3, #1
 8015be8:	68fb      	ldr	r3, [r7, #12]
 8015bea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8015bec:	68fb      	ldr	r3, [r7, #12]
 8015bee:	681b      	ldr	r3, [r3, #0]
}
 8015bf0:	4618      	mov	r0, r3
 8015bf2:	3714      	adds	r7, #20
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bfa:	4770      	bx	lr

08015bfc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8015bfc:	b580      	push	{r7, lr}
 8015bfe:	b084      	sub	sp, #16
 8015c00:	af00      	add	r7, sp, #0
 8015c02:	6078      	str	r0, [r7, #4]
 8015c04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8015c06:	687b      	ldr	r3, [r7, #4]
 8015c08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8015c0a:	68fb      	ldr	r3, [r7, #12]
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d10b      	bne.n	8015c28 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8015c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c14:	f383 8811 	msr	BASEPRI, r3
 8015c18:	f3bf 8f6f 	isb	sy
 8015c1c:	f3bf 8f4f 	dsb	sy
 8015c20:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8015c22:	bf00      	nop
 8015c24:	bf00      	nop
 8015c26:	e7fd      	b.n	8015c24 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8015c28:	f002 fd56 	bl	80186d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015c2c:	68fb      	ldr	r3, [r7, #12]
 8015c2e:	681a      	ldr	r2, [r3, #0]
 8015c30:	68fb      	ldr	r3, [r7, #12]
 8015c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015c34:	68f9      	ldr	r1, [r7, #12]
 8015c36:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015c38:	fb01 f303 	mul.w	r3, r1, r3
 8015c3c:	441a      	add	r2, r3
 8015c3e:	68fb      	ldr	r3, [r7, #12]
 8015c40:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8015c42:	68fb      	ldr	r3, [r7, #12]
 8015c44:	2200      	movs	r2, #0
 8015c46:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015c48:	68fb      	ldr	r3, [r7, #12]
 8015c4a:	681a      	ldr	r2, [r3, #0]
 8015c4c:	68fb      	ldr	r3, [r7, #12]
 8015c4e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015c50:	68fb      	ldr	r3, [r7, #12]
 8015c52:	681a      	ldr	r2, [r3, #0]
 8015c54:	68fb      	ldr	r3, [r7, #12]
 8015c56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015c58:	3b01      	subs	r3, #1
 8015c5a:	68f9      	ldr	r1, [r7, #12]
 8015c5c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015c5e:	fb01 f303 	mul.w	r3, r1, r3
 8015c62:	441a      	add	r2, r3
 8015c64:	68fb      	ldr	r3, [r7, #12]
 8015c66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015c68:	68fb      	ldr	r3, [r7, #12]
 8015c6a:	22ff      	movs	r2, #255	@ 0xff
 8015c6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8015c70:	68fb      	ldr	r3, [r7, #12]
 8015c72:	22ff      	movs	r2, #255	@ 0xff
 8015c74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8015c78:	683b      	ldr	r3, [r7, #0]
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	d114      	bne.n	8015ca8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015c7e:	68fb      	ldr	r3, [r7, #12]
 8015c80:	691b      	ldr	r3, [r3, #16]
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d01a      	beq.n	8015cbc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	3310      	adds	r3, #16
 8015c8a:	4618      	mov	r0, r3
 8015c8c:	f001 fc24 	bl	80174d8 <xTaskRemoveFromEventList>
 8015c90:	4603      	mov	r3, r0
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d012      	beq.n	8015cbc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8015c96:	4b0d      	ldr	r3, [pc, #52]	@ (8015ccc <xQueueGenericReset+0xd0>)
 8015c98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015c9c:	601a      	str	r2, [r3, #0]
 8015c9e:	f3bf 8f4f 	dsb	sy
 8015ca2:	f3bf 8f6f 	isb	sy
 8015ca6:	e009      	b.n	8015cbc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	3310      	adds	r3, #16
 8015cac:	4618      	mov	r0, r3
 8015cae:	f7ff fef1 	bl	8015a94 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	3324      	adds	r3, #36	@ 0x24
 8015cb6:	4618      	mov	r0, r3
 8015cb8:	f7ff feec 	bl	8015a94 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8015cbc:	f002 fd3e 	bl	801873c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8015cc0:	2301      	movs	r3, #1
}
 8015cc2:	4618      	mov	r0, r3
 8015cc4:	3710      	adds	r7, #16
 8015cc6:	46bd      	mov	sp, r7
 8015cc8:	bd80      	pop	{r7, pc}
 8015cca:	bf00      	nop
 8015ccc:	e000ed04 	.word	0xe000ed04

08015cd0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8015cd0:	b580      	push	{r7, lr}
 8015cd2:	b08e      	sub	sp, #56	@ 0x38
 8015cd4:	af02      	add	r7, sp, #8
 8015cd6:	60f8      	str	r0, [r7, #12]
 8015cd8:	60b9      	str	r1, [r7, #8]
 8015cda:	607a      	str	r2, [r7, #4]
 8015cdc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015cde:	68fb      	ldr	r3, [r7, #12]
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d10b      	bne.n	8015cfc <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8015ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015ce8:	f383 8811 	msr	BASEPRI, r3
 8015cec:	f3bf 8f6f 	isb	sy
 8015cf0:	f3bf 8f4f 	dsb	sy
 8015cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015cf6:	bf00      	nop
 8015cf8:	bf00      	nop
 8015cfa:	e7fd      	b.n	8015cf8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8015cfc:	683b      	ldr	r3, [r7, #0]
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d10b      	bne.n	8015d1a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8015d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d06:	f383 8811 	msr	BASEPRI, r3
 8015d0a:	f3bf 8f6f 	isb	sy
 8015d0e:	f3bf 8f4f 	dsb	sy
 8015d12:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015d14:	bf00      	nop
 8015d16:	bf00      	nop
 8015d18:	e7fd      	b.n	8015d16 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d002      	beq.n	8015d26 <xQueueGenericCreateStatic+0x56>
 8015d20:	68bb      	ldr	r3, [r7, #8]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d001      	beq.n	8015d2a <xQueueGenericCreateStatic+0x5a>
 8015d26:	2301      	movs	r3, #1
 8015d28:	e000      	b.n	8015d2c <xQueueGenericCreateStatic+0x5c>
 8015d2a:	2300      	movs	r3, #0
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	d10b      	bne.n	8015d48 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8015d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d34:	f383 8811 	msr	BASEPRI, r3
 8015d38:	f3bf 8f6f 	isb	sy
 8015d3c:	f3bf 8f4f 	dsb	sy
 8015d40:	623b      	str	r3, [r7, #32]
}
 8015d42:	bf00      	nop
 8015d44:	bf00      	nop
 8015d46:	e7fd      	b.n	8015d44 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	2b00      	cmp	r3, #0
 8015d4c:	d102      	bne.n	8015d54 <xQueueGenericCreateStatic+0x84>
 8015d4e:	68bb      	ldr	r3, [r7, #8]
 8015d50:	2b00      	cmp	r3, #0
 8015d52:	d101      	bne.n	8015d58 <xQueueGenericCreateStatic+0x88>
 8015d54:	2301      	movs	r3, #1
 8015d56:	e000      	b.n	8015d5a <xQueueGenericCreateStatic+0x8a>
 8015d58:	2300      	movs	r3, #0
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d10b      	bne.n	8015d76 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8015d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d62:	f383 8811 	msr	BASEPRI, r3
 8015d66:	f3bf 8f6f 	isb	sy
 8015d6a:	f3bf 8f4f 	dsb	sy
 8015d6e:	61fb      	str	r3, [r7, #28]
}
 8015d70:	bf00      	nop
 8015d72:	bf00      	nop
 8015d74:	e7fd      	b.n	8015d72 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015d76:	2350      	movs	r3, #80	@ 0x50
 8015d78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8015d7a:	697b      	ldr	r3, [r7, #20]
 8015d7c:	2b50      	cmp	r3, #80	@ 0x50
 8015d7e:	d00b      	beq.n	8015d98 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8015d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d84:	f383 8811 	msr	BASEPRI, r3
 8015d88:	f3bf 8f6f 	isb	sy
 8015d8c:	f3bf 8f4f 	dsb	sy
 8015d90:	61bb      	str	r3, [r7, #24]
}
 8015d92:	bf00      	nop
 8015d94:	bf00      	nop
 8015d96:	e7fd      	b.n	8015d94 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015d98:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015d9a:	683b      	ldr	r3, [r7, #0]
 8015d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8015d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d00d      	beq.n	8015dc0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8015da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015da6:	2201      	movs	r2, #1
 8015da8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015dac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8015db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015db2:	9300      	str	r3, [sp, #0]
 8015db4:	4613      	mov	r3, r2
 8015db6:	687a      	ldr	r2, [r7, #4]
 8015db8:	68b9      	ldr	r1, [r7, #8]
 8015dba:	68f8      	ldr	r0, [r7, #12]
 8015dbc:	f000 f840 	bl	8015e40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8015dc2:	4618      	mov	r0, r3
 8015dc4:	3730      	adds	r7, #48	@ 0x30
 8015dc6:	46bd      	mov	sp, r7
 8015dc8:	bd80      	pop	{r7, pc}

08015dca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8015dca:	b580      	push	{r7, lr}
 8015dcc:	b08a      	sub	sp, #40	@ 0x28
 8015dce:	af02      	add	r7, sp, #8
 8015dd0:	60f8      	str	r0, [r7, #12]
 8015dd2:	60b9      	str	r1, [r7, #8]
 8015dd4:	4613      	mov	r3, r2
 8015dd6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8015dd8:	68fb      	ldr	r3, [r7, #12]
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d10b      	bne.n	8015df6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8015dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015de2:	f383 8811 	msr	BASEPRI, r3
 8015de6:	f3bf 8f6f 	isb	sy
 8015dea:	f3bf 8f4f 	dsb	sy
 8015dee:	613b      	str	r3, [r7, #16]
}
 8015df0:	bf00      	nop
 8015df2:	bf00      	nop
 8015df4:	e7fd      	b.n	8015df2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015df6:	68fb      	ldr	r3, [r7, #12]
 8015df8:	68ba      	ldr	r2, [r7, #8]
 8015dfa:	fb02 f303 	mul.w	r3, r2, r3
 8015dfe:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015e00:	69fb      	ldr	r3, [r7, #28]
 8015e02:	3350      	adds	r3, #80	@ 0x50
 8015e04:	4618      	mov	r0, r3
 8015e06:	f002 fd89 	bl	801891c <pvPortMalloc>
 8015e0a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8015e0c:	69bb      	ldr	r3, [r7, #24]
 8015e0e:	2b00      	cmp	r3, #0
 8015e10:	d011      	beq.n	8015e36 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015e12:	69bb      	ldr	r3, [r7, #24]
 8015e14:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015e16:	697b      	ldr	r3, [r7, #20]
 8015e18:	3350      	adds	r3, #80	@ 0x50
 8015e1a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8015e1c:	69bb      	ldr	r3, [r7, #24]
 8015e1e:	2200      	movs	r2, #0
 8015e20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015e24:	79fa      	ldrb	r2, [r7, #7]
 8015e26:	69bb      	ldr	r3, [r7, #24]
 8015e28:	9300      	str	r3, [sp, #0]
 8015e2a:	4613      	mov	r3, r2
 8015e2c:	697a      	ldr	r2, [r7, #20]
 8015e2e:	68b9      	ldr	r1, [r7, #8]
 8015e30:	68f8      	ldr	r0, [r7, #12]
 8015e32:	f000 f805 	bl	8015e40 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015e36:	69bb      	ldr	r3, [r7, #24]
	}
 8015e38:	4618      	mov	r0, r3
 8015e3a:	3720      	adds	r7, #32
 8015e3c:	46bd      	mov	sp, r7
 8015e3e:	bd80      	pop	{r7, pc}

08015e40 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015e40:	b580      	push	{r7, lr}
 8015e42:	b084      	sub	sp, #16
 8015e44:	af00      	add	r7, sp, #0
 8015e46:	60f8      	str	r0, [r7, #12]
 8015e48:	60b9      	str	r1, [r7, #8]
 8015e4a:	607a      	str	r2, [r7, #4]
 8015e4c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8015e4e:	68bb      	ldr	r3, [r7, #8]
 8015e50:	2b00      	cmp	r3, #0
 8015e52:	d103      	bne.n	8015e5c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015e54:	69bb      	ldr	r3, [r7, #24]
 8015e56:	69ba      	ldr	r2, [r7, #24]
 8015e58:	601a      	str	r2, [r3, #0]
 8015e5a:	e002      	b.n	8015e62 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8015e5c:	69bb      	ldr	r3, [r7, #24]
 8015e5e:	687a      	ldr	r2, [r7, #4]
 8015e60:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015e62:	69bb      	ldr	r3, [r7, #24]
 8015e64:	68fa      	ldr	r2, [r7, #12]
 8015e66:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015e68:	69bb      	ldr	r3, [r7, #24]
 8015e6a:	68ba      	ldr	r2, [r7, #8]
 8015e6c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8015e6e:	2101      	movs	r1, #1
 8015e70:	69b8      	ldr	r0, [r7, #24]
 8015e72:	f7ff fec3 	bl	8015bfc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8015e76:	69bb      	ldr	r3, [r7, #24]
 8015e78:	78fa      	ldrb	r2, [r7, #3]
 8015e7a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8015e7e:	bf00      	nop
 8015e80:	3710      	adds	r7, #16
 8015e82:	46bd      	mov	sp, r7
 8015e84:	bd80      	pop	{r7, pc}

08015e86 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8015e86:	b590      	push	{r4, r7, lr}
 8015e88:	b087      	sub	sp, #28
 8015e8a:	af00      	add	r7, sp, #0
 8015e8c:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8015e92:	693b      	ldr	r3, [r7, #16]
 8015e94:	2b00      	cmp	r3, #0
 8015e96:	d10b      	bne.n	8015eb0 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8015e98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e9c:	f383 8811 	msr	BASEPRI, r3
 8015ea0:	f3bf 8f6f 	isb	sy
 8015ea4:	f3bf 8f4f 	dsb	sy
 8015ea8:	60fb      	str	r3, [r7, #12]
}
 8015eaa:	bf00      	nop
 8015eac:	bf00      	nop
 8015eae:	e7fd      	b.n	8015eac <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8015eb0:	693b      	ldr	r3, [r7, #16]
 8015eb2:	689c      	ldr	r4, [r3, #8]
 8015eb4:	f001 fcd6 	bl	8017864 <xTaskGetCurrentTaskHandle>
 8015eb8:	4603      	mov	r3, r0
 8015eba:	429c      	cmp	r4, r3
 8015ebc:	d111      	bne.n	8015ee2 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8015ebe:	693b      	ldr	r3, [r7, #16]
 8015ec0:	68db      	ldr	r3, [r3, #12]
 8015ec2:	1e5a      	subs	r2, r3, #1
 8015ec4:	693b      	ldr	r3, [r7, #16]
 8015ec6:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8015ec8:	693b      	ldr	r3, [r7, #16]
 8015eca:	68db      	ldr	r3, [r3, #12]
 8015ecc:	2b00      	cmp	r3, #0
 8015ece:	d105      	bne.n	8015edc <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8015ed0:	2300      	movs	r3, #0
 8015ed2:	2200      	movs	r2, #0
 8015ed4:	2100      	movs	r1, #0
 8015ed6:	6938      	ldr	r0, [r7, #16]
 8015ed8:	f000 f842 	bl	8015f60 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8015edc:	2301      	movs	r3, #1
 8015ede:	617b      	str	r3, [r7, #20]
 8015ee0:	e001      	b.n	8015ee6 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8015ee2:	2300      	movs	r3, #0
 8015ee4:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8015ee6:	697b      	ldr	r3, [r7, #20]
	}
 8015ee8:	4618      	mov	r0, r3
 8015eea:	371c      	adds	r7, #28
 8015eec:	46bd      	mov	sp, r7
 8015eee:	bd90      	pop	{r4, r7, pc}

08015ef0 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8015ef0:	b590      	push	{r4, r7, lr}
 8015ef2:	b087      	sub	sp, #28
 8015ef4:	af00      	add	r7, sp, #0
 8015ef6:	6078      	str	r0, [r7, #4]
 8015ef8:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8015efe:	693b      	ldr	r3, [r7, #16]
 8015f00:	2b00      	cmp	r3, #0
 8015f02:	d10b      	bne.n	8015f1c <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8015f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f08:	f383 8811 	msr	BASEPRI, r3
 8015f0c:	f3bf 8f6f 	isb	sy
 8015f10:	f3bf 8f4f 	dsb	sy
 8015f14:	60fb      	str	r3, [r7, #12]
}
 8015f16:	bf00      	nop
 8015f18:	bf00      	nop
 8015f1a:	e7fd      	b.n	8015f18 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8015f1c:	693b      	ldr	r3, [r7, #16]
 8015f1e:	689c      	ldr	r4, [r3, #8]
 8015f20:	f001 fca0 	bl	8017864 <xTaskGetCurrentTaskHandle>
 8015f24:	4603      	mov	r3, r0
 8015f26:	429c      	cmp	r4, r3
 8015f28:	d107      	bne.n	8015f3a <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8015f2a:	693b      	ldr	r3, [r7, #16]
 8015f2c:	68db      	ldr	r3, [r3, #12]
 8015f2e:	1c5a      	adds	r2, r3, #1
 8015f30:	693b      	ldr	r3, [r7, #16]
 8015f32:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8015f34:	2301      	movs	r3, #1
 8015f36:	617b      	str	r3, [r7, #20]
 8015f38:	e00c      	b.n	8015f54 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8015f3a:	6839      	ldr	r1, [r7, #0]
 8015f3c:	6938      	ldr	r0, [r7, #16]
 8015f3e:	f000 fb21 	bl	8016584 <xQueueSemaphoreTake>
 8015f42:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8015f44:	697b      	ldr	r3, [r7, #20]
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d004      	beq.n	8015f54 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8015f4a:	693b      	ldr	r3, [r7, #16]
 8015f4c:	68db      	ldr	r3, [r3, #12]
 8015f4e:	1c5a      	adds	r2, r3, #1
 8015f50:	693b      	ldr	r3, [r7, #16]
 8015f52:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8015f54:	697b      	ldr	r3, [r7, #20]
	}
 8015f56:	4618      	mov	r0, r3
 8015f58:	371c      	adds	r7, #28
 8015f5a:	46bd      	mov	sp, r7
 8015f5c:	bd90      	pop	{r4, r7, pc}
	...

08015f60 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015f60:	b580      	push	{r7, lr}
 8015f62:	b08e      	sub	sp, #56	@ 0x38
 8015f64:	af00      	add	r7, sp, #0
 8015f66:	60f8      	str	r0, [r7, #12]
 8015f68:	60b9      	str	r1, [r7, #8]
 8015f6a:	607a      	str	r2, [r7, #4]
 8015f6c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8015f6e:	2300      	movs	r3, #0
 8015f70:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8015f72:	68fb      	ldr	r3, [r7, #12]
 8015f74:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f78:	2b00      	cmp	r3, #0
 8015f7a:	d10b      	bne.n	8015f94 <xQueueGenericSend+0x34>
	__asm volatile
 8015f7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f80:	f383 8811 	msr	BASEPRI, r3
 8015f84:	f3bf 8f6f 	isb	sy
 8015f88:	f3bf 8f4f 	dsb	sy
 8015f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8015f8e:	bf00      	nop
 8015f90:	bf00      	nop
 8015f92:	e7fd      	b.n	8015f90 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015f94:	68bb      	ldr	r3, [r7, #8]
 8015f96:	2b00      	cmp	r3, #0
 8015f98:	d103      	bne.n	8015fa2 <xQueueGenericSend+0x42>
 8015f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015f9e:	2b00      	cmp	r3, #0
 8015fa0:	d101      	bne.n	8015fa6 <xQueueGenericSend+0x46>
 8015fa2:	2301      	movs	r3, #1
 8015fa4:	e000      	b.n	8015fa8 <xQueueGenericSend+0x48>
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	2b00      	cmp	r3, #0
 8015faa:	d10b      	bne.n	8015fc4 <xQueueGenericSend+0x64>
	__asm volatile
 8015fac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fb0:	f383 8811 	msr	BASEPRI, r3
 8015fb4:	f3bf 8f6f 	isb	sy
 8015fb8:	f3bf 8f4f 	dsb	sy
 8015fbc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015fbe:	bf00      	nop
 8015fc0:	bf00      	nop
 8015fc2:	e7fd      	b.n	8015fc0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8015fc4:	683b      	ldr	r3, [r7, #0]
 8015fc6:	2b02      	cmp	r3, #2
 8015fc8:	d103      	bne.n	8015fd2 <xQueueGenericSend+0x72>
 8015fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015fce:	2b01      	cmp	r3, #1
 8015fd0:	d101      	bne.n	8015fd6 <xQueueGenericSend+0x76>
 8015fd2:	2301      	movs	r3, #1
 8015fd4:	e000      	b.n	8015fd8 <xQueueGenericSend+0x78>
 8015fd6:	2300      	movs	r3, #0
 8015fd8:	2b00      	cmp	r3, #0
 8015fda:	d10b      	bne.n	8015ff4 <xQueueGenericSend+0x94>
	__asm volatile
 8015fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fe0:	f383 8811 	msr	BASEPRI, r3
 8015fe4:	f3bf 8f6f 	isb	sy
 8015fe8:	f3bf 8f4f 	dsb	sy
 8015fec:	623b      	str	r3, [r7, #32]
}
 8015fee:	bf00      	nop
 8015ff0:	bf00      	nop
 8015ff2:	e7fd      	b.n	8015ff0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015ff4:	f001 fc46 	bl	8017884 <xTaskGetSchedulerState>
 8015ff8:	4603      	mov	r3, r0
 8015ffa:	2b00      	cmp	r3, #0
 8015ffc:	d102      	bne.n	8016004 <xQueueGenericSend+0xa4>
 8015ffe:	687b      	ldr	r3, [r7, #4]
 8016000:	2b00      	cmp	r3, #0
 8016002:	d101      	bne.n	8016008 <xQueueGenericSend+0xa8>
 8016004:	2301      	movs	r3, #1
 8016006:	e000      	b.n	801600a <xQueueGenericSend+0xaa>
 8016008:	2300      	movs	r3, #0
 801600a:	2b00      	cmp	r3, #0
 801600c:	d10b      	bne.n	8016026 <xQueueGenericSend+0xc6>
	__asm volatile
 801600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016012:	f383 8811 	msr	BASEPRI, r3
 8016016:	f3bf 8f6f 	isb	sy
 801601a:	f3bf 8f4f 	dsb	sy
 801601e:	61fb      	str	r3, [r7, #28]
}
 8016020:	bf00      	nop
 8016022:	bf00      	nop
 8016024:	e7fd      	b.n	8016022 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016026:	f002 fb57 	bl	80186d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801602a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801602c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801602e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016030:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016032:	429a      	cmp	r2, r3
 8016034:	d302      	bcc.n	801603c <xQueueGenericSend+0xdc>
 8016036:	683b      	ldr	r3, [r7, #0]
 8016038:	2b02      	cmp	r3, #2
 801603a:	d129      	bne.n	8016090 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801603c:	683a      	ldr	r2, [r7, #0]
 801603e:	68b9      	ldr	r1, [r7, #8]
 8016040:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016042:	f000 fc49 	bl	80168d8 <prvCopyDataToQueue>
 8016046:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801604a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801604c:	2b00      	cmp	r3, #0
 801604e:	d010      	beq.n	8016072 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016052:	3324      	adds	r3, #36	@ 0x24
 8016054:	4618      	mov	r0, r3
 8016056:	f001 fa3f 	bl	80174d8 <xTaskRemoveFromEventList>
 801605a:	4603      	mov	r3, r0
 801605c:	2b00      	cmp	r3, #0
 801605e:	d013      	beq.n	8016088 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8016060:	4b3f      	ldr	r3, [pc, #252]	@ (8016160 <xQueueGenericSend+0x200>)
 8016062:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016066:	601a      	str	r2, [r3, #0]
 8016068:	f3bf 8f4f 	dsb	sy
 801606c:	f3bf 8f6f 	isb	sy
 8016070:	e00a      	b.n	8016088 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8016072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016074:	2b00      	cmp	r3, #0
 8016076:	d007      	beq.n	8016088 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016078:	4b39      	ldr	r3, [pc, #228]	@ (8016160 <xQueueGenericSend+0x200>)
 801607a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801607e:	601a      	str	r2, [r3, #0]
 8016080:	f3bf 8f4f 	dsb	sy
 8016084:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016088:	f002 fb58 	bl	801873c <vPortExitCritical>
				return pdPASS;
 801608c:	2301      	movs	r3, #1
 801608e:	e063      	b.n	8016158 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	2b00      	cmp	r3, #0
 8016094:	d103      	bne.n	801609e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016096:	f002 fb51 	bl	801873c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801609a:	2300      	movs	r3, #0
 801609c:	e05c      	b.n	8016158 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801609e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d106      	bne.n	80160b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80160a4:	f107 0314 	add.w	r3, r7, #20
 80160a8:	4618      	mov	r0, r3
 80160aa:	f001 fa79 	bl	80175a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80160ae:	2301      	movs	r3, #1
 80160b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80160b2:	f002 fb43 	bl	801873c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80160b6:	f000 ffe1 	bl	801707c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80160ba:	f002 fb0d 	bl	80186d8 <vPortEnterCritical>
 80160be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80160c4:	b25b      	sxtb	r3, r3
 80160c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80160ca:	d103      	bne.n	80160d4 <xQueueGenericSend+0x174>
 80160cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160ce:	2200      	movs	r2, #0
 80160d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80160d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80160da:	b25b      	sxtb	r3, r3
 80160dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80160e0:	d103      	bne.n	80160ea <xQueueGenericSend+0x18a>
 80160e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160e4:	2200      	movs	r2, #0
 80160e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80160ea:	f002 fb27 	bl	801873c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80160ee:	1d3a      	adds	r2, r7, #4
 80160f0:	f107 0314 	add.w	r3, r7, #20
 80160f4:	4611      	mov	r1, r2
 80160f6:	4618      	mov	r0, r3
 80160f8:	f001 fa68 	bl	80175cc <xTaskCheckForTimeOut>
 80160fc:	4603      	mov	r3, r0
 80160fe:	2b00      	cmp	r3, #0
 8016100:	d124      	bne.n	801614c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8016102:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016104:	f000 fce0 	bl	8016ac8 <prvIsQueueFull>
 8016108:	4603      	mov	r3, r0
 801610a:	2b00      	cmp	r3, #0
 801610c:	d018      	beq.n	8016140 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801610e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016110:	3310      	adds	r3, #16
 8016112:	687a      	ldr	r2, [r7, #4]
 8016114:	4611      	mov	r1, r2
 8016116:	4618      	mov	r0, r3
 8016118:	f001 f98c 	bl	8017434 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801611c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801611e:	f000 fc6b 	bl	80169f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016122:	f000 ffb9 	bl	8017098 <xTaskResumeAll>
 8016126:	4603      	mov	r3, r0
 8016128:	2b00      	cmp	r3, #0
 801612a:	f47f af7c 	bne.w	8016026 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801612e:	4b0c      	ldr	r3, [pc, #48]	@ (8016160 <xQueueGenericSend+0x200>)
 8016130:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016134:	601a      	str	r2, [r3, #0]
 8016136:	f3bf 8f4f 	dsb	sy
 801613a:	f3bf 8f6f 	isb	sy
 801613e:	e772      	b.n	8016026 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016140:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8016142:	f000 fc59 	bl	80169f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016146:	f000 ffa7 	bl	8017098 <xTaskResumeAll>
 801614a:	e76c      	b.n	8016026 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801614c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801614e:	f000 fc53 	bl	80169f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016152:	f000 ffa1 	bl	8017098 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016156:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016158:	4618      	mov	r0, r3
 801615a:	3738      	adds	r7, #56	@ 0x38
 801615c:	46bd      	mov	sp, r7
 801615e:	bd80      	pop	{r7, pc}
 8016160:	e000ed04 	.word	0xe000ed04

08016164 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016164:	b580      	push	{r7, lr}
 8016166:	b090      	sub	sp, #64	@ 0x40
 8016168:	af00      	add	r7, sp, #0
 801616a:	60f8      	str	r0, [r7, #12]
 801616c:	60b9      	str	r1, [r7, #8]
 801616e:	607a      	str	r2, [r7, #4]
 8016170:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016172:	68fb      	ldr	r3, [r7, #12]
 8016174:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8016176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016178:	2b00      	cmp	r3, #0
 801617a:	d10b      	bne.n	8016194 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 801617c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016180:	f383 8811 	msr	BASEPRI, r3
 8016184:	f3bf 8f6f 	isb	sy
 8016188:	f3bf 8f4f 	dsb	sy
 801618c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801618e:	bf00      	nop
 8016190:	bf00      	nop
 8016192:	e7fd      	b.n	8016190 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016194:	68bb      	ldr	r3, [r7, #8]
 8016196:	2b00      	cmp	r3, #0
 8016198:	d103      	bne.n	80161a2 <xQueueGenericSendFromISR+0x3e>
 801619a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801619c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801619e:	2b00      	cmp	r3, #0
 80161a0:	d101      	bne.n	80161a6 <xQueueGenericSendFromISR+0x42>
 80161a2:	2301      	movs	r3, #1
 80161a4:	e000      	b.n	80161a8 <xQueueGenericSendFromISR+0x44>
 80161a6:	2300      	movs	r3, #0
 80161a8:	2b00      	cmp	r3, #0
 80161aa:	d10b      	bne.n	80161c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80161ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161b0:	f383 8811 	msr	BASEPRI, r3
 80161b4:	f3bf 8f6f 	isb	sy
 80161b8:	f3bf 8f4f 	dsb	sy
 80161bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80161be:	bf00      	nop
 80161c0:	bf00      	nop
 80161c2:	e7fd      	b.n	80161c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80161c4:	683b      	ldr	r3, [r7, #0]
 80161c6:	2b02      	cmp	r3, #2
 80161c8:	d103      	bne.n	80161d2 <xQueueGenericSendFromISR+0x6e>
 80161ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80161ce:	2b01      	cmp	r3, #1
 80161d0:	d101      	bne.n	80161d6 <xQueueGenericSendFromISR+0x72>
 80161d2:	2301      	movs	r3, #1
 80161d4:	e000      	b.n	80161d8 <xQueueGenericSendFromISR+0x74>
 80161d6:	2300      	movs	r3, #0
 80161d8:	2b00      	cmp	r3, #0
 80161da:	d10b      	bne.n	80161f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80161dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161e0:	f383 8811 	msr	BASEPRI, r3
 80161e4:	f3bf 8f6f 	isb	sy
 80161e8:	f3bf 8f4f 	dsb	sy
 80161ec:	623b      	str	r3, [r7, #32]
}
 80161ee:	bf00      	nop
 80161f0:	bf00      	nop
 80161f2:	e7fd      	b.n	80161f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80161f4:	f002 fb50 	bl	8018898 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80161f8:	f3ef 8211 	mrs	r2, BASEPRI
 80161fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016200:	f383 8811 	msr	BASEPRI, r3
 8016204:	f3bf 8f6f 	isb	sy
 8016208:	f3bf 8f4f 	dsb	sy
 801620c:	61fa      	str	r2, [r7, #28]
 801620e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8016210:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016212:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8016214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016216:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801621a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801621c:	429a      	cmp	r2, r3
 801621e:	d302      	bcc.n	8016226 <xQueueGenericSendFromISR+0xc2>
 8016220:	683b      	ldr	r3, [r7, #0]
 8016222:	2b02      	cmp	r3, #2
 8016224:	d12f      	bne.n	8016286 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016228:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801622c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016230:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016234:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016236:	683a      	ldr	r2, [r7, #0]
 8016238:	68b9      	ldr	r1, [r7, #8]
 801623a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801623c:	f000 fb4c 	bl	80168d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016240:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8016244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016248:	d112      	bne.n	8016270 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801624a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801624c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801624e:	2b00      	cmp	r3, #0
 8016250:	d016      	beq.n	8016280 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016254:	3324      	adds	r3, #36	@ 0x24
 8016256:	4618      	mov	r0, r3
 8016258:	f001 f93e 	bl	80174d8 <xTaskRemoveFromEventList>
 801625c:	4603      	mov	r3, r0
 801625e:	2b00      	cmp	r3, #0
 8016260:	d00e      	beq.n	8016280 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016262:	687b      	ldr	r3, [r7, #4]
 8016264:	2b00      	cmp	r3, #0
 8016266:	d00b      	beq.n	8016280 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	2201      	movs	r2, #1
 801626c:	601a      	str	r2, [r3, #0]
 801626e:	e007      	b.n	8016280 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016270:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8016274:	3301      	adds	r3, #1
 8016276:	b2db      	uxtb	r3, r3
 8016278:	b25a      	sxtb	r2, r3
 801627a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801627c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8016280:	2301      	movs	r3, #1
 8016282:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8016284:	e001      	b.n	801628a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016286:	2300      	movs	r3, #0
 8016288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801628a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801628c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801628e:	697b      	ldr	r3, [r7, #20]
 8016290:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8016294:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8016298:	4618      	mov	r0, r3
 801629a:	3740      	adds	r7, #64	@ 0x40
 801629c:	46bd      	mov	sp, r7
 801629e:	bd80      	pop	{r7, pc}

080162a0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80162a0:	b580      	push	{r7, lr}
 80162a2:	b08e      	sub	sp, #56	@ 0x38
 80162a4:	af00      	add	r7, sp, #0
 80162a6:	6078      	str	r0, [r7, #4]
 80162a8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80162aa:	687b      	ldr	r3, [r7, #4]
 80162ac:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80162ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162b0:	2b00      	cmp	r3, #0
 80162b2:	d10b      	bne.n	80162cc <xQueueGiveFromISR+0x2c>
	__asm volatile
 80162b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162b8:	f383 8811 	msr	BASEPRI, r3
 80162bc:	f3bf 8f6f 	isb	sy
 80162c0:	f3bf 8f4f 	dsb	sy
 80162c4:	623b      	str	r3, [r7, #32]
}
 80162c6:	bf00      	nop
 80162c8:	bf00      	nop
 80162ca:	e7fd      	b.n	80162c8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80162cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d00b      	beq.n	80162ec <xQueueGiveFromISR+0x4c>
	__asm volatile
 80162d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162d8:	f383 8811 	msr	BASEPRI, r3
 80162dc:	f3bf 8f6f 	isb	sy
 80162e0:	f3bf 8f4f 	dsb	sy
 80162e4:	61fb      	str	r3, [r7, #28]
}
 80162e6:	bf00      	nop
 80162e8:	bf00      	nop
 80162ea:	e7fd      	b.n	80162e8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80162ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162ee:	681b      	ldr	r3, [r3, #0]
 80162f0:	2b00      	cmp	r3, #0
 80162f2:	d103      	bne.n	80162fc <xQueueGiveFromISR+0x5c>
 80162f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80162f6:	689b      	ldr	r3, [r3, #8]
 80162f8:	2b00      	cmp	r3, #0
 80162fa:	d101      	bne.n	8016300 <xQueueGiveFromISR+0x60>
 80162fc:	2301      	movs	r3, #1
 80162fe:	e000      	b.n	8016302 <xQueueGiveFromISR+0x62>
 8016300:	2300      	movs	r3, #0
 8016302:	2b00      	cmp	r3, #0
 8016304:	d10b      	bne.n	801631e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8016306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801630a:	f383 8811 	msr	BASEPRI, r3
 801630e:	f3bf 8f6f 	isb	sy
 8016312:	f3bf 8f4f 	dsb	sy
 8016316:	61bb      	str	r3, [r7, #24]
}
 8016318:	bf00      	nop
 801631a:	bf00      	nop
 801631c:	e7fd      	b.n	801631a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801631e:	f002 fabb 	bl	8018898 <vPortValidateInterruptPriority>
	__asm volatile
 8016322:	f3ef 8211 	mrs	r2, BASEPRI
 8016326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801632a:	f383 8811 	msr	BASEPRI, r3
 801632e:	f3bf 8f6f 	isb	sy
 8016332:	f3bf 8f4f 	dsb	sy
 8016336:	617a      	str	r2, [r7, #20]
 8016338:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801633a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801633c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801633e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016342:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8016344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016348:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801634a:	429a      	cmp	r2, r3
 801634c:	d22b      	bcs.n	80163a6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801634e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016350:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016354:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801635a:	1c5a      	adds	r2, r3, #1
 801635c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801635e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016360:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8016364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016368:	d112      	bne.n	8016390 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801636a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801636c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801636e:	2b00      	cmp	r3, #0
 8016370:	d016      	beq.n	80163a0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016374:	3324      	adds	r3, #36	@ 0x24
 8016376:	4618      	mov	r0, r3
 8016378:	f001 f8ae 	bl	80174d8 <xTaskRemoveFromEventList>
 801637c:	4603      	mov	r3, r0
 801637e:	2b00      	cmp	r3, #0
 8016380:	d00e      	beq.n	80163a0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016382:	683b      	ldr	r3, [r7, #0]
 8016384:	2b00      	cmp	r3, #0
 8016386:	d00b      	beq.n	80163a0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016388:	683b      	ldr	r3, [r7, #0]
 801638a:	2201      	movs	r2, #1
 801638c:	601a      	str	r2, [r3, #0]
 801638e:	e007      	b.n	80163a0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016390:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016394:	3301      	adds	r3, #1
 8016396:	b2db      	uxtb	r3, r3
 8016398:	b25a      	sxtb	r2, r3
 801639a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801639c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80163a0:	2301      	movs	r3, #1
 80163a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80163a4:	e001      	b.n	80163aa <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80163a6:	2300      	movs	r3, #0
 80163a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80163aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80163ac:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80163ae:	68fb      	ldr	r3, [r7, #12]
 80163b0:	f383 8811 	msr	BASEPRI, r3
}
 80163b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80163b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80163b8:	4618      	mov	r0, r3
 80163ba:	3738      	adds	r7, #56	@ 0x38
 80163bc:	46bd      	mov	sp, r7
 80163be:	bd80      	pop	{r7, pc}

080163c0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80163c0:	b580      	push	{r7, lr}
 80163c2:	b08c      	sub	sp, #48	@ 0x30
 80163c4:	af00      	add	r7, sp, #0
 80163c6:	60f8      	str	r0, [r7, #12]
 80163c8:	60b9      	str	r1, [r7, #8]
 80163ca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80163cc:	2300      	movs	r3, #0
 80163ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80163d0:	68fb      	ldr	r3, [r7, #12]
 80163d2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80163d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	d10b      	bne.n	80163f2 <xQueueReceive+0x32>
	__asm volatile
 80163da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163de:	f383 8811 	msr	BASEPRI, r3
 80163e2:	f3bf 8f6f 	isb	sy
 80163e6:	f3bf 8f4f 	dsb	sy
 80163ea:	623b      	str	r3, [r7, #32]
}
 80163ec:	bf00      	nop
 80163ee:	bf00      	nop
 80163f0:	e7fd      	b.n	80163ee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80163f2:	68bb      	ldr	r3, [r7, #8]
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	d103      	bne.n	8016400 <xQueueReceive+0x40>
 80163f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80163fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80163fc:	2b00      	cmp	r3, #0
 80163fe:	d101      	bne.n	8016404 <xQueueReceive+0x44>
 8016400:	2301      	movs	r3, #1
 8016402:	e000      	b.n	8016406 <xQueueReceive+0x46>
 8016404:	2300      	movs	r3, #0
 8016406:	2b00      	cmp	r3, #0
 8016408:	d10b      	bne.n	8016422 <xQueueReceive+0x62>
	__asm volatile
 801640a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801640e:	f383 8811 	msr	BASEPRI, r3
 8016412:	f3bf 8f6f 	isb	sy
 8016416:	f3bf 8f4f 	dsb	sy
 801641a:	61fb      	str	r3, [r7, #28]
}
 801641c:	bf00      	nop
 801641e:	bf00      	nop
 8016420:	e7fd      	b.n	801641e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016422:	f001 fa2f 	bl	8017884 <xTaskGetSchedulerState>
 8016426:	4603      	mov	r3, r0
 8016428:	2b00      	cmp	r3, #0
 801642a:	d102      	bne.n	8016432 <xQueueReceive+0x72>
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	2b00      	cmp	r3, #0
 8016430:	d101      	bne.n	8016436 <xQueueReceive+0x76>
 8016432:	2301      	movs	r3, #1
 8016434:	e000      	b.n	8016438 <xQueueReceive+0x78>
 8016436:	2300      	movs	r3, #0
 8016438:	2b00      	cmp	r3, #0
 801643a:	d10b      	bne.n	8016454 <xQueueReceive+0x94>
	__asm volatile
 801643c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016440:	f383 8811 	msr	BASEPRI, r3
 8016444:	f3bf 8f6f 	isb	sy
 8016448:	f3bf 8f4f 	dsb	sy
 801644c:	61bb      	str	r3, [r7, #24]
}
 801644e:	bf00      	nop
 8016450:	bf00      	nop
 8016452:	e7fd      	b.n	8016450 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016454:	f002 f940 	bl	80186d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801645a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801645c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801645e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016460:	2b00      	cmp	r3, #0
 8016462:	d01f      	beq.n	80164a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016464:	68b9      	ldr	r1, [r7, #8]
 8016466:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016468:	f000 faa0 	bl	80169ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801646c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801646e:	1e5a      	subs	r2, r3, #1
 8016470:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016472:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016476:	691b      	ldr	r3, [r3, #16]
 8016478:	2b00      	cmp	r3, #0
 801647a:	d00f      	beq.n	801649c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801647c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801647e:	3310      	adds	r3, #16
 8016480:	4618      	mov	r0, r3
 8016482:	f001 f829 	bl	80174d8 <xTaskRemoveFromEventList>
 8016486:	4603      	mov	r3, r0
 8016488:	2b00      	cmp	r3, #0
 801648a:	d007      	beq.n	801649c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801648c:	4b3c      	ldr	r3, [pc, #240]	@ (8016580 <xQueueReceive+0x1c0>)
 801648e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016492:	601a      	str	r2, [r3, #0]
 8016494:	f3bf 8f4f 	dsb	sy
 8016498:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801649c:	f002 f94e 	bl	801873c <vPortExitCritical>
				return pdPASS;
 80164a0:	2301      	movs	r3, #1
 80164a2:	e069      	b.n	8016578 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	2b00      	cmp	r3, #0
 80164a8:	d103      	bne.n	80164b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80164aa:	f002 f947 	bl	801873c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80164ae:	2300      	movs	r3, #0
 80164b0:	e062      	b.n	8016578 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80164b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80164b4:	2b00      	cmp	r3, #0
 80164b6:	d106      	bne.n	80164c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80164b8:	f107 0310 	add.w	r3, r7, #16
 80164bc:	4618      	mov	r0, r3
 80164be:	f001 f86f 	bl	80175a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80164c2:	2301      	movs	r3, #1
 80164c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80164c6:	f002 f939 	bl	801873c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80164ca:	f000 fdd7 	bl	801707c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80164ce:	f002 f903 	bl	80186d8 <vPortEnterCritical>
 80164d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80164d8:	b25b      	sxtb	r3, r3
 80164da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164de:	d103      	bne.n	80164e8 <xQueueReceive+0x128>
 80164e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164e2:	2200      	movs	r2, #0
 80164e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80164e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80164ee:	b25b      	sxtb	r3, r3
 80164f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80164f4:	d103      	bne.n	80164fe <xQueueReceive+0x13e>
 80164f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80164f8:	2200      	movs	r2, #0
 80164fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80164fe:	f002 f91d 	bl	801873c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016502:	1d3a      	adds	r2, r7, #4
 8016504:	f107 0310 	add.w	r3, r7, #16
 8016508:	4611      	mov	r1, r2
 801650a:	4618      	mov	r0, r3
 801650c:	f001 f85e 	bl	80175cc <xTaskCheckForTimeOut>
 8016510:	4603      	mov	r3, r0
 8016512:	2b00      	cmp	r3, #0
 8016514:	d123      	bne.n	801655e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016518:	f000 fac0 	bl	8016a9c <prvIsQueueEmpty>
 801651c:	4603      	mov	r3, r0
 801651e:	2b00      	cmp	r3, #0
 8016520:	d017      	beq.n	8016552 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016524:	3324      	adds	r3, #36	@ 0x24
 8016526:	687a      	ldr	r2, [r7, #4]
 8016528:	4611      	mov	r1, r2
 801652a:	4618      	mov	r0, r3
 801652c:	f000 ff82 	bl	8017434 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016530:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016532:	f000 fa61 	bl	80169f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016536:	f000 fdaf 	bl	8017098 <xTaskResumeAll>
 801653a:	4603      	mov	r3, r0
 801653c:	2b00      	cmp	r3, #0
 801653e:	d189      	bne.n	8016454 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8016540:	4b0f      	ldr	r3, [pc, #60]	@ (8016580 <xQueueReceive+0x1c0>)
 8016542:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016546:	601a      	str	r2, [r3, #0]
 8016548:	f3bf 8f4f 	dsb	sy
 801654c:	f3bf 8f6f 	isb	sy
 8016550:	e780      	b.n	8016454 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8016552:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016554:	f000 fa50 	bl	80169f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016558:	f000 fd9e 	bl	8017098 <xTaskResumeAll>
 801655c:	e77a      	b.n	8016454 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801655e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8016560:	f000 fa4a 	bl	80169f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016564:	f000 fd98 	bl	8017098 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016568:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801656a:	f000 fa97 	bl	8016a9c <prvIsQueueEmpty>
 801656e:	4603      	mov	r3, r0
 8016570:	2b00      	cmp	r3, #0
 8016572:	f43f af6f 	beq.w	8016454 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016576:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016578:	4618      	mov	r0, r3
 801657a:	3730      	adds	r7, #48	@ 0x30
 801657c:	46bd      	mov	sp, r7
 801657e:	bd80      	pop	{r7, pc}
 8016580:	e000ed04 	.word	0xe000ed04

08016584 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8016584:	b580      	push	{r7, lr}
 8016586:	b08e      	sub	sp, #56	@ 0x38
 8016588:	af00      	add	r7, sp, #0
 801658a:	6078      	str	r0, [r7, #4]
 801658c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801658e:	2300      	movs	r3, #0
 8016590:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8016596:	2300      	movs	r3, #0
 8016598:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801659a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801659c:	2b00      	cmp	r3, #0
 801659e:	d10b      	bne.n	80165b8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80165a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165a4:	f383 8811 	msr	BASEPRI, r3
 80165a8:	f3bf 8f6f 	isb	sy
 80165ac:	f3bf 8f4f 	dsb	sy
 80165b0:	623b      	str	r3, [r7, #32]
}
 80165b2:	bf00      	nop
 80165b4:	bf00      	nop
 80165b6:	e7fd      	b.n	80165b4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80165b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80165ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d00b      	beq.n	80165d8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80165c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165c4:	f383 8811 	msr	BASEPRI, r3
 80165c8:	f3bf 8f6f 	isb	sy
 80165cc:	f3bf 8f4f 	dsb	sy
 80165d0:	61fb      	str	r3, [r7, #28]
}
 80165d2:	bf00      	nop
 80165d4:	bf00      	nop
 80165d6:	e7fd      	b.n	80165d4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80165d8:	f001 f954 	bl	8017884 <xTaskGetSchedulerState>
 80165dc:	4603      	mov	r3, r0
 80165de:	2b00      	cmp	r3, #0
 80165e0:	d102      	bne.n	80165e8 <xQueueSemaphoreTake+0x64>
 80165e2:	683b      	ldr	r3, [r7, #0]
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d101      	bne.n	80165ec <xQueueSemaphoreTake+0x68>
 80165e8:	2301      	movs	r3, #1
 80165ea:	e000      	b.n	80165ee <xQueueSemaphoreTake+0x6a>
 80165ec:	2300      	movs	r3, #0
 80165ee:	2b00      	cmp	r3, #0
 80165f0:	d10b      	bne.n	801660a <xQueueSemaphoreTake+0x86>
	__asm volatile
 80165f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165f6:	f383 8811 	msr	BASEPRI, r3
 80165fa:	f3bf 8f6f 	isb	sy
 80165fe:	f3bf 8f4f 	dsb	sy
 8016602:	61bb      	str	r3, [r7, #24]
}
 8016604:	bf00      	nop
 8016606:	bf00      	nop
 8016608:	e7fd      	b.n	8016606 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801660a:	f002 f865 	bl	80186d8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801660e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016612:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8016614:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016616:	2b00      	cmp	r3, #0
 8016618:	d024      	beq.n	8016664 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801661a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801661c:	1e5a      	subs	r2, r3, #1
 801661e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016620:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	2b00      	cmp	r3, #0
 8016628:	d104      	bne.n	8016634 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801662a:	f001 faa5 	bl	8017b78 <pvTaskIncrementMutexHeldCount>
 801662e:	4602      	mov	r2, r0
 8016630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016632:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016636:	691b      	ldr	r3, [r3, #16]
 8016638:	2b00      	cmp	r3, #0
 801663a:	d00f      	beq.n	801665c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801663c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801663e:	3310      	adds	r3, #16
 8016640:	4618      	mov	r0, r3
 8016642:	f000 ff49 	bl	80174d8 <xTaskRemoveFromEventList>
 8016646:	4603      	mov	r3, r0
 8016648:	2b00      	cmp	r3, #0
 801664a:	d007      	beq.n	801665c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801664c:	4b54      	ldr	r3, [pc, #336]	@ (80167a0 <xQueueSemaphoreTake+0x21c>)
 801664e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016652:	601a      	str	r2, [r3, #0]
 8016654:	f3bf 8f4f 	dsb	sy
 8016658:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801665c:	f002 f86e 	bl	801873c <vPortExitCritical>
				return pdPASS;
 8016660:	2301      	movs	r3, #1
 8016662:	e098      	b.n	8016796 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016664:	683b      	ldr	r3, [r7, #0]
 8016666:	2b00      	cmp	r3, #0
 8016668:	d112      	bne.n	8016690 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801666a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801666c:	2b00      	cmp	r3, #0
 801666e:	d00b      	beq.n	8016688 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8016670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016674:	f383 8811 	msr	BASEPRI, r3
 8016678:	f3bf 8f6f 	isb	sy
 801667c:	f3bf 8f4f 	dsb	sy
 8016680:	617b      	str	r3, [r7, #20]
}
 8016682:	bf00      	nop
 8016684:	bf00      	nop
 8016686:	e7fd      	b.n	8016684 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8016688:	f002 f858 	bl	801873c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801668c:	2300      	movs	r3, #0
 801668e:	e082      	b.n	8016796 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016690:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016692:	2b00      	cmp	r3, #0
 8016694:	d106      	bne.n	80166a4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016696:	f107 030c 	add.w	r3, r7, #12
 801669a:	4618      	mov	r0, r3
 801669c:	f000 ff80 	bl	80175a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80166a0:	2301      	movs	r3, #1
 80166a2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80166a4:	f002 f84a 	bl	801873c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80166a8:	f000 fce8 	bl	801707c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80166ac:	f002 f814 	bl	80186d8 <vPortEnterCritical>
 80166b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80166b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80166b6:	b25b      	sxtb	r3, r3
 80166b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80166bc:	d103      	bne.n	80166c6 <xQueueSemaphoreTake+0x142>
 80166be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80166c0:	2200      	movs	r2, #0
 80166c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80166c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80166c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80166cc:	b25b      	sxtb	r3, r3
 80166ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80166d2:	d103      	bne.n	80166dc <xQueueSemaphoreTake+0x158>
 80166d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80166d6:	2200      	movs	r2, #0
 80166d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80166dc:	f002 f82e 	bl	801873c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80166e0:	463a      	mov	r2, r7
 80166e2:	f107 030c 	add.w	r3, r7, #12
 80166e6:	4611      	mov	r1, r2
 80166e8:	4618      	mov	r0, r3
 80166ea:	f000 ff6f 	bl	80175cc <xTaskCheckForTimeOut>
 80166ee:	4603      	mov	r3, r0
 80166f0:	2b00      	cmp	r3, #0
 80166f2:	d132      	bne.n	801675a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80166f4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80166f6:	f000 f9d1 	bl	8016a9c <prvIsQueueEmpty>
 80166fa:	4603      	mov	r3, r0
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d026      	beq.n	801674e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016702:	681b      	ldr	r3, [r3, #0]
 8016704:	2b00      	cmp	r3, #0
 8016706:	d109      	bne.n	801671c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8016708:	f001 ffe6 	bl	80186d8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801670c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801670e:	689b      	ldr	r3, [r3, #8]
 8016710:	4618      	mov	r0, r3
 8016712:	f001 f8d5 	bl	80178c0 <xTaskPriorityInherit>
 8016716:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8016718:	f002 f810 	bl	801873c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801671c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801671e:	3324      	adds	r3, #36	@ 0x24
 8016720:	683a      	ldr	r2, [r7, #0]
 8016722:	4611      	mov	r1, r2
 8016724:	4618      	mov	r0, r3
 8016726:	f000 fe85 	bl	8017434 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801672a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801672c:	f000 f964 	bl	80169f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016730:	f000 fcb2 	bl	8017098 <xTaskResumeAll>
 8016734:	4603      	mov	r3, r0
 8016736:	2b00      	cmp	r3, #0
 8016738:	f47f af67 	bne.w	801660a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 801673c:	4b18      	ldr	r3, [pc, #96]	@ (80167a0 <xQueueSemaphoreTake+0x21c>)
 801673e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016742:	601a      	str	r2, [r3, #0]
 8016744:	f3bf 8f4f 	dsb	sy
 8016748:	f3bf 8f6f 	isb	sy
 801674c:	e75d      	b.n	801660a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801674e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016750:	f000 f952 	bl	80169f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016754:	f000 fca0 	bl	8017098 <xTaskResumeAll>
 8016758:	e757      	b.n	801660a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801675a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801675c:	f000 f94c 	bl	80169f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016760:	f000 fc9a 	bl	8017098 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016764:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8016766:	f000 f999 	bl	8016a9c <prvIsQueueEmpty>
 801676a:	4603      	mov	r3, r0
 801676c:	2b00      	cmp	r3, #0
 801676e:	f43f af4c 	beq.w	801660a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8016772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016774:	2b00      	cmp	r3, #0
 8016776:	d00d      	beq.n	8016794 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8016778:	f001 ffae 	bl	80186d8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801677c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801677e:	f000 f893 	bl	80168a8 <prvGetDisinheritPriorityAfterTimeout>
 8016782:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8016784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016786:	689b      	ldr	r3, [r3, #8]
 8016788:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801678a:	4618      	mov	r0, r3
 801678c:	f001 f970 	bl	8017a70 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8016790:	f001 ffd4 	bl	801873c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016794:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016796:	4618      	mov	r0, r3
 8016798:	3738      	adds	r7, #56	@ 0x38
 801679a:	46bd      	mov	sp, r7
 801679c:	bd80      	pop	{r7, pc}
 801679e:	bf00      	nop
 80167a0:	e000ed04 	.word	0xe000ed04

080167a4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80167a4:	b580      	push	{r7, lr}
 80167a6:	b08e      	sub	sp, #56	@ 0x38
 80167a8:	af00      	add	r7, sp, #0
 80167aa:	60f8      	str	r0, [r7, #12]
 80167ac:	60b9      	str	r1, [r7, #8]
 80167ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80167b0:	68fb      	ldr	r3, [r7, #12]
 80167b2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80167b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167b6:	2b00      	cmp	r3, #0
 80167b8:	d10b      	bne.n	80167d2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80167ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167be:	f383 8811 	msr	BASEPRI, r3
 80167c2:	f3bf 8f6f 	isb	sy
 80167c6:	f3bf 8f4f 	dsb	sy
 80167ca:	623b      	str	r3, [r7, #32]
}
 80167cc:	bf00      	nop
 80167ce:	bf00      	nop
 80167d0:	e7fd      	b.n	80167ce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80167d2:	68bb      	ldr	r3, [r7, #8]
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	d103      	bne.n	80167e0 <xQueueReceiveFromISR+0x3c>
 80167d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80167da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80167dc:	2b00      	cmp	r3, #0
 80167de:	d101      	bne.n	80167e4 <xQueueReceiveFromISR+0x40>
 80167e0:	2301      	movs	r3, #1
 80167e2:	e000      	b.n	80167e6 <xQueueReceiveFromISR+0x42>
 80167e4:	2300      	movs	r3, #0
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	d10b      	bne.n	8016802 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80167ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167ee:	f383 8811 	msr	BASEPRI, r3
 80167f2:	f3bf 8f6f 	isb	sy
 80167f6:	f3bf 8f4f 	dsb	sy
 80167fa:	61fb      	str	r3, [r7, #28]
}
 80167fc:	bf00      	nop
 80167fe:	bf00      	nop
 8016800:	e7fd      	b.n	80167fe <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016802:	f002 f849 	bl	8018898 <vPortValidateInterruptPriority>
	__asm volatile
 8016806:	f3ef 8211 	mrs	r2, BASEPRI
 801680a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801680e:	f383 8811 	msr	BASEPRI, r3
 8016812:	f3bf 8f6f 	isb	sy
 8016816:	f3bf 8f4f 	dsb	sy
 801681a:	61ba      	str	r2, [r7, #24]
 801681c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801681e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016820:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016826:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801682a:	2b00      	cmp	r3, #0
 801682c:	d02f      	beq.n	801688e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801682e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016830:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016834:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016838:	68b9      	ldr	r1, [r7, #8]
 801683a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801683c:	f000 f8b6 	bl	80169ac <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016842:	1e5a      	subs	r2, r3, #1
 8016844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016846:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8016848:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801684c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016850:	d112      	bne.n	8016878 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016854:	691b      	ldr	r3, [r3, #16]
 8016856:	2b00      	cmp	r3, #0
 8016858:	d016      	beq.n	8016888 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801685a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801685c:	3310      	adds	r3, #16
 801685e:	4618      	mov	r0, r3
 8016860:	f000 fe3a 	bl	80174d8 <xTaskRemoveFromEventList>
 8016864:	4603      	mov	r3, r0
 8016866:	2b00      	cmp	r3, #0
 8016868:	d00e      	beq.n	8016888 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	2b00      	cmp	r3, #0
 801686e:	d00b      	beq.n	8016888 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016870:	687b      	ldr	r3, [r7, #4]
 8016872:	2201      	movs	r2, #1
 8016874:	601a      	str	r2, [r3, #0]
 8016876:	e007      	b.n	8016888 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8016878:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801687c:	3301      	adds	r3, #1
 801687e:	b2db      	uxtb	r3, r3
 8016880:	b25a      	sxtb	r2, r3
 8016882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8016888:	2301      	movs	r3, #1
 801688a:	637b      	str	r3, [r7, #52]	@ 0x34
 801688c:	e001      	b.n	8016892 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 801688e:	2300      	movs	r3, #0
 8016890:	637b      	str	r3, [r7, #52]	@ 0x34
 8016892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016894:	613b      	str	r3, [r7, #16]
	__asm volatile
 8016896:	693b      	ldr	r3, [r7, #16]
 8016898:	f383 8811 	msr	BASEPRI, r3
}
 801689c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801689e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80168a0:	4618      	mov	r0, r3
 80168a2:	3738      	adds	r7, #56	@ 0x38
 80168a4:	46bd      	mov	sp, r7
 80168a6:	bd80      	pop	{r7, pc}

080168a8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80168a8:	b480      	push	{r7}
 80168aa:	b085      	sub	sp, #20
 80168ac:	af00      	add	r7, sp, #0
 80168ae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d006      	beq.n	80168c6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80168b8:	687b      	ldr	r3, [r7, #4]
 80168ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80168bc:	681b      	ldr	r3, [r3, #0]
 80168be:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80168c2:	60fb      	str	r3, [r7, #12]
 80168c4:	e001      	b.n	80168ca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80168c6:	2300      	movs	r3, #0
 80168c8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80168ca:	68fb      	ldr	r3, [r7, #12]
	}
 80168cc:	4618      	mov	r0, r3
 80168ce:	3714      	adds	r7, #20
 80168d0:	46bd      	mov	sp, r7
 80168d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168d6:	4770      	bx	lr

080168d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80168d8:	b580      	push	{r7, lr}
 80168da:	b086      	sub	sp, #24
 80168dc:	af00      	add	r7, sp, #0
 80168de:	60f8      	str	r0, [r7, #12]
 80168e0:	60b9      	str	r1, [r7, #8]
 80168e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80168e4:	2300      	movs	r3, #0
 80168e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80168e8:	68fb      	ldr	r3, [r7, #12]
 80168ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80168ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80168ee:	68fb      	ldr	r3, [r7, #12]
 80168f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80168f2:	2b00      	cmp	r3, #0
 80168f4:	d10d      	bne.n	8016912 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80168f6:	68fb      	ldr	r3, [r7, #12]
 80168f8:	681b      	ldr	r3, [r3, #0]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d14d      	bne.n	801699a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80168fe:	68fb      	ldr	r3, [r7, #12]
 8016900:	689b      	ldr	r3, [r3, #8]
 8016902:	4618      	mov	r0, r3
 8016904:	f001 f844 	bl	8017990 <xTaskPriorityDisinherit>
 8016908:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801690a:	68fb      	ldr	r3, [r7, #12]
 801690c:	2200      	movs	r2, #0
 801690e:	609a      	str	r2, [r3, #8]
 8016910:	e043      	b.n	801699a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	2b00      	cmp	r3, #0
 8016916:	d119      	bne.n	801694c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	6858      	ldr	r0, [r3, #4]
 801691c:	68fb      	ldr	r3, [r7, #12]
 801691e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016920:	461a      	mov	r2, r3
 8016922:	68b9      	ldr	r1, [r7, #8]
 8016924:	f003 f9c1 	bl	8019caa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8016928:	68fb      	ldr	r3, [r7, #12]
 801692a:	685a      	ldr	r2, [r3, #4]
 801692c:	68fb      	ldr	r3, [r7, #12]
 801692e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016930:	441a      	add	r2, r3
 8016932:	68fb      	ldr	r3, [r7, #12]
 8016934:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8016936:	68fb      	ldr	r3, [r7, #12]
 8016938:	685a      	ldr	r2, [r3, #4]
 801693a:	68fb      	ldr	r3, [r7, #12]
 801693c:	689b      	ldr	r3, [r3, #8]
 801693e:	429a      	cmp	r2, r3
 8016940:	d32b      	bcc.n	801699a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8016942:	68fb      	ldr	r3, [r7, #12]
 8016944:	681a      	ldr	r2, [r3, #0]
 8016946:	68fb      	ldr	r3, [r7, #12]
 8016948:	605a      	str	r2, [r3, #4]
 801694a:	e026      	b.n	801699a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	68d8      	ldr	r0, [r3, #12]
 8016950:	68fb      	ldr	r3, [r7, #12]
 8016952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016954:	461a      	mov	r2, r3
 8016956:	68b9      	ldr	r1, [r7, #8]
 8016958:	f003 f9a7 	bl	8019caa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 801695c:	68fb      	ldr	r3, [r7, #12]
 801695e:	68da      	ldr	r2, [r3, #12]
 8016960:	68fb      	ldr	r3, [r7, #12]
 8016962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016964:	425b      	negs	r3, r3
 8016966:	441a      	add	r2, r3
 8016968:	68fb      	ldr	r3, [r7, #12]
 801696a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801696c:	68fb      	ldr	r3, [r7, #12]
 801696e:	68da      	ldr	r2, [r3, #12]
 8016970:	68fb      	ldr	r3, [r7, #12]
 8016972:	681b      	ldr	r3, [r3, #0]
 8016974:	429a      	cmp	r2, r3
 8016976:	d207      	bcs.n	8016988 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8016978:	68fb      	ldr	r3, [r7, #12]
 801697a:	689a      	ldr	r2, [r3, #8]
 801697c:	68fb      	ldr	r3, [r7, #12]
 801697e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016980:	425b      	negs	r3, r3
 8016982:	441a      	add	r2, r3
 8016984:	68fb      	ldr	r3, [r7, #12]
 8016986:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8016988:	687b      	ldr	r3, [r7, #4]
 801698a:	2b02      	cmp	r3, #2
 801698c:	d105      	bne.n	801699a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801698e:	693b      	ldr	r3, [r7, #16]
 8016990:	2b00      	cmp	r3, #0
 8016992:	d002      	beq.n	801699a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8016994:	693b      	ldr	r3, [r7, #16]
 8016996:	3b01      	subs	r3, #1
 8016998:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801699a:	693b      	ldr	r3, [r7, #16]
 801699c:	1c5a      	adds	r2, r3, #1
 801699e:	68fb      	ldr	r3, [r7, #12]
 80169a0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80169a2:	697b      	ldr	r3, [r7, #20]
}
 80169a4:	4618      	mov	r0, r3
 80169a6:	3718      	adds	r7, #24
 80169a8:	46bd      	mov	sp, r7
 80169aa:	bd80      	pop	{r7, pc}

080169ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80169ac:	b580      	push	{r7, lr}
 80169ae:	b082      	sub	sp, #8
 80169b0:	af00      	add	r7, sp, #0
 80169b2:	6078      	str	r0, [r7, #4]
 80169b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80169b6:	687b      	ldr	r3, [r7, #4]
 80169b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d018      	beq.n	80169f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80169be:	687b      	ldr	r3, [r7, #4]
 80169c0:	68da      	ldr	r2, [r3, #12]
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80169c6:	441a      	add	r2, r3
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80169cc:	687b      	ldr	r3, [r7, #4]
 80169ce:	68da      	ldr	r2, [r3, #12]
 80169d0:	687b      	ldr	r3, [r7, #4]
 80169d2:	689b      	ldr	r3, [r3, #8]
 80169d4:	429a      	cmp	r2, r3
 80169d6:	d303      	bcc.n	80169e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	681a      	ldr	r2, [r3, #0]
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	68d9      	ldr	r1, [r3, #12]
 80169e4:	687b      	ldr	r3, [r7, #4]
 80169e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80169e8:	461a      	mov	r2, r3
 80169ea:	6838      	ldr	r0, [r7, #0]
 80169ec:	f003 f95d 	bl	8019caa <memcpy>
	}
}
 80169f0:	bf00      	nop
 80169f2:	3708      	adds	r7, #8
 80169f4:	46bd      	mov	sp, r7
 80169f6:	bd80      	pop	{r7, pc}

080169f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80169f8:	b580      	push	{r7, lr}
 80169fa:	b084      	sub	sp, #16
 80169fc:	af00      	add	r7, sp, #0
 80169fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8016a00:	f001 fe6a 	bl	80186d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016a0a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016a0c:	e011      	b.n	8016a32 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016a0e:	687b      	ldr	r3, [r7, #4]
 8016a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d012      	beq.n	8016a3c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016a16:	687b      	ldr	r3, [r7, #4]
 8016a18:	3324      	adds	r3, #36	@ 0x24
 8016a1a:	4618      	mov	r0, r3
 8016a1c:	f000 fd5c 	bl	80174d8 <xTaskRemoveFromEventList>
 8016a20:	4603      	mov	r3, r0
 8016a22:	2b00      	cmp	r3, #0
 8016a24:	d001      	beq.n	8016a2a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8016a26:	f000 fe35 	bl	8017694 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8016a2a:	7bfb      	ldrb	r3, [r7, #15]
 8016a2c:	3b01      	subs	r3, #1
 8016a2e:	b2db      	uxtb	r3, r3
 8016a30:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8016a32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016a36:	2b00      	cmp	r3, #0
 8016a38:	dce9      	bgt.n	8016a0e <prvUnlockQueue+0x16>
 8016a3a:	e000      	b.n	8016a3e <prvUnlockQueue+0x46>
					break;
 8016a3c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8016a3e:	687b      	ldr	r3, [r7, #4]
 8016a40:	22ff      	movs	r2, #255	@ 0xff
 8016a42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8016a46:	f001 fe79 	bl	801873c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8016a4a:	f001 fe45 	bl	80186d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016a54:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016a56:	e011      	b.n	8016a7c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016a58:	687b      	ldr	r3, [r7, #4]
 8016a5a:	691b      	ldr	r3, [r3, #16]
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d012      	beq.n	8016a86 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016a60:	687b      	ldr	r3, [r7, #4]
 8016a62:	3310      	adds	r3, #16
 8016a64:	4618      	mov	r0, r3
 8016a66:	f000 fd37 	bl	80174d8 <xTaskRemoveFromEventList>
 8016a6a:	4603      	mov	r3, r0
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d001      	beq.n	8016a74 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8016a70:	f000 fe10 	bl	8017694 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8016a74:	7bbb      	ldrb	r3, [r7, #14]
 8016a76:	3b01      	subs	r3, #1
 8016a78:	b2db      	uxtb	r3, r3
 8016a7a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8016a7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016a80:	2b00      	cmp	r3, #0
 8016a82:	dce9      	bgt.n	8016a58 <prvUnlockQueue+0x60>
 8016a84:	e000      	b.n	8016a88 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8016a86:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8016a88:	687b      	ldr	r3, [r7, #4]
 8016a8a:	22ff      	movs	r2, #255	@ 0xff
 8016a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8016a90:	f001 fe54 	bl	801873c <vPortExitCritical>
}
 8016a94:	bf00      	nop
 8016a96:	3710      	adds	r7, #16
 8016a98:	46bd      	mov	sp, r7
 8016a9a:	bd80      	pop	{r7, pc}

08016a9c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8016a9c:	b580      	push	{r7, lr}
 8016a9e:	b084      	sub	sp, #16
 8016aa0:	af00      	add	r7, sp, #0
 8016aa2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016aa4:	f001 fe18 	bl	80186d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016aac:	2b00      	cmp	r3, #0
 8016aae:	d102      	bne.n	8016ab6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8016ab0:	2301      	movs	r3, #1
 8016ab2:	60fb      	str	r3, [r7, #12]
 8016ab4:	e001      	b.n	8016aba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8016ab6:	2300      	movs	r3, #0
 8016ab8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016aba:	f001 fe3f 	bl	801873c <vPortExitCritical>

	return xReturn;
 8016abe:	68fb      	ldr	r3, [r7, #12]
}
 8016ac0:	4618      	mov	r0, r3
 8016ac2:	3710      	adds	r7, #16
 8016ac4:	46bd      	mov	sp, r7
 8016ac6:	bd80      	pop	{r7, pc}

08016ac8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8016ac8:	b580      	push	{r7, lr}
 8016aca:	b084      	sub	sp, #16
 8016acc:	af00      	add	r7, sp, #0
 8016ace:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8016ad0:	f001 fe02 	bl	80186d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016ad8:	687b      	ldr	r3, [r7, #4]
 8016ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8016adc:	429a      	cmp	r2, r3
 8016ade:	d102      	bne.n	8016ae6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8016ae0:	2301      	movs	r3, #1
 8016ae2:	60fb      	str	r3, [r7, #12]
 8016ae4:	e001      	b.n	8016aea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8016ae6:	2300      	movs	r3, #0
 8016ae8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8016aea:	f001 fe27 	bl	801873c <vPortExitCritical>

	return xReturn;
 8016aee:	68fb      	ldr	r3, [r7, #12]
}
 8016af0:	4618      	mov	r0, r3
 8016af2:	3710      	adds	r7, #16
 8016af4:	46bd      	mov	sp, r7
 8016af6:	bd80      	pop	{r7, pc}

08016af8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8016af8:	b480      	push	{r7}
 8016afa:	b085      	sub	sp, #20
 8016afc:	af00      	add	r7, sp, #0
 8016afe:	6078      	str	r0, [r7, #4]
 8016b00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8016b02:	2300      	movs	r3, #0
 8016b04:	60fb      	str	r3, [r7, #12]
 8016b06:	e014      	b.n	8016b32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8016b08:	4a0f      	ldr	r2, [pc, #60]	@ (8016b48 <vQueueAddToRegistry+0x50>)
 8016b0a:	68fb      	ldr	r3, [r7, #12]
 8016b0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	d10b      	bne.n	8016b2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8016b14:	490c      	ldr	r1, [pc, #48]	@ (8016b48 <vQueueAddToRegistry+0x50>)
 8016b16:	68fb      	ldr	r3, [r7, #12]
 8016b18:	683a      	ldr	r2, [r7, #0]
 8016b1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8016b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8016b48 <vQueueAddToRegistry+0x50>)
 8016b20:	68fb      	ldr	r3, [r7, #12]
 8016b22:	00db      	lsls	r3, r3, #3
 8016b24:	4413      	add	r3, r2
 8016b26:	687a      	ldr	r2, [r7, #4]
 8016b28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8016b2a:	e006      	b.n	8016b3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	3301      	adds	r3, #1
 8016b30:	60fb      	str	r3, [r7, #12]
 8016b32:	68fb      	ldr	r3, [r7, #12]
 8016b34:	2b07      	cmp	r3, #7
 8016b36:	d9e7      	bls.n	8016b08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8016b38:	bf00      	nop
 8016b3a:	bf00      	nop
 8016b3c:	3714      	adds	r7, #20
 8016b3e:	46bd      	mov	sp, r7
 8016b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b44:	4770      	bx	lr
 8016b46:	bf00      	nop
 8016b48:	24002824 	.word	0x24002824

08016b4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8016b4c:	b580      	push	{r7, lr}
 8016b4e:	b086      	sub	sp, #24
 8016b50:	af00      	add	r7, sp, #0
 8016b52:	60f8      	str	r0, [r7, #12]
 8016b54:	60b9      	str	r1, [r7, #8]
 8016b56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8016b58:	68fb      	ldr	r3, [r7, #12]
 8016b5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8016b5c:	f001 fdbc 	bl	80186d8 <vPortEnterCritical>
 8016b60:	697b      	ldr	r3, [r7, #20]
 8016b62:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8016b66:	b25b      	sxtb	r3, r3
 8016b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b6c:	d103      	bne.n	8016b76 <vQueueWaitForMessageRestricted+0x2a>
 8016b6e:	697b      	ldr	r3, [r7, #20]
 8016b70:	2200      	movs	r2, #0
 8016b72:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8016b76:	697b      	ldr	r3, [r7, #20]
 8016b78:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8016b7c:	b25b      	sxtb	r3, r3
 8016b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016b82:	d103      	bne.n	8016b8c <vQueueWaitForMessageRestricted+0x40>
 8016b84:	697b      	ldr	r3, [r7, #20]
 8016b86:	2200      	movs	r2, #0
 8016b88:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8016b8c:	f001 fdd6 	bl	801873c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8016b90:	697b      	ldr	r3, [r7, #20]
 8016b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016b94:	2b00      	cmp	r3, #0
 8016b96:	d106      	bne.n	8016ba6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8016b98:	697b      	ldr	r3, [r7, #20]
 8016b9a:	3324      	adds	r3, #36	@ 0x24
 8016b9c:	687a      	ldr	r2, [r7, #4]
 8016b9e:	68b9      	ldr	r1, [r7, #8]
 8016ba0:	4618      	mov	r0, r3
 8016ba2:	f000 fc6d 	bl	8017480 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8016ba6:	6978      	ldr	r0, [r7, #20]
 8016ba8:	f7ff ff26 	bl	80169f8 <prvUnlockQueue>
	}
 8016bac:	bf00      	nop
 8016bae:	3718      	adds	r7, #24
 8016bb0:	46bd      	mov	sp, r7
 8016bb2:	bd80      	pop	{r7, pc}

08016bb4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8016bb4:	b580      	push	{r7, lr}
 8016bb6:	b08e      	sub	sp, #56	@ 0x38
 8016bb8:	af04      	add	r7, sp, #16
 8016bba:	60f8      	str	r0, [r7, #12]
 8016bbc:	60b9      	str	r1, [r7, #8]
 8016bbe:	607a      	str	r2, [r7, #4]
 8016bc0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8016bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d10b      	bne.n	8016be0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8016bc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bcc:	f383 8811 	msr	BASEPRI, r3
 8016bd0:	f3bf 8f6f 	isb	sy
 8016bd4:	f3bf 8f4f 	dsb	sy
 8016bd8:	623b      	str	r3, [r7, #32]
}
 8016bda:	bf00      	nop
 8016bdc:	bf00      	nop
 8016bde:	e7fd      	b.n	8016bdc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8016be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	d10b      	bne.n	8016bfe <xTaskCreateStatic+0x4a>
	__asm volatile
 8016be6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016bea:	f383 8811 	msr	BASEPRI, r3
 8016bee:	f3bf 8f6f 	isb	sy
 8016bf2:	f3bf 8f4f 	dsb	sy
 8016bf6:	61fb      	str	r3, [r7, #28]
}
 8016bf8:	bf00      	nop
 8016bfa:	bf00      	nop
 8016bfc:	e7fd      	b.n	8016bfa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8016bfe:	23a8      	movs	r3, #168	@ 0xa8
 8016c00:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8016c02:	693b      	ldr	r3, [r7, #16]
 8016c04:	2ba8      	cmp	r3, #168	@ 0xa8
 8016c06:	d00b      	beq.n	8016c20 <xTaskCreateStatic+0x6c>
	__asm volatile
 8016c08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c0c:	f383 8811 	msr	BASEPRI, r3
 8016c10:	f3bf 8f6f 	isb	sy
 8016c14:	f3bf 8f4f 	dsb	sy
 8016c18:	61bb      	str	r3, [r7, #24]
}
 8016c1a:	bf00      	nop
 8016c1c:	bf00      	nop
 8016c1e:	e7fd      	b.n	8016c1c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8016c20:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8016c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c24:	2b00      	cmp	r3, #0
 8016c26:	d01e      	beq.n	8016c66 <xTaskCreateStatic+0xb2>
 8016c28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d01b      	beq.n	8016c66 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c30:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8016c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016c36:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016c38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c3a:	2202      	movs	r2, #2
 8016c3c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016c40:	2300      	movs	r3, #0
 8016c42:	9303      	str	r3, [sp, #12]
 8016c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c46:	9302      	str	r3, [sp, #8]
 8016c48:	f107 0314 	add.w	r3, r7, #20
 8016c4c:	9301      	str	r3, [sp, #4]
 8016c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016c50:	9300      	str	r3, [sp, #0]
 8016c52:	683b      	ldr	r3, [r7, #0]
 8016c54:	687a      	ldr	r2, [r7, #4]
 8016c56:	68b9      	ldr	r1, [r7, #8]
 8016c58:	68f8      	ldr	r0, [r7, #12]
 8016c5a:	f000 f851 	bl	8016d00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016c5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016c60:	f000 f8f6 	bl	8016e50 <prvAddNewTaskToReadyList>
 8016c64:	e001      	b.n	8016c6a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8016c66:	2300      	movs	r3, #0
 8016c68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8016c6a:	697b      	ldr	r3, [r7, #20]
	}
 8016c6c:	4618      	mov	r0, r3
 8016c6e:	3728      	adds	r7, #40	@ 0x28
 8016c70:	46bd      	mov	sp, r7
 8016c72:	bd80      	pop	{r7, pc}

08016c74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8016c74:	b580      	push	{r7, lr}
 8016c76:	b08c      	sub	sp, #48	@ 0x30
 8016c78:	af04      	add	r7, sp, #16
 8016c7a:	60f8      	str	r0, [r7, #12]
 8016c7c:	60b9      	str	r1, [r7, #8]
 8016c7e:	603b      	str	r3, [r7, #0]
 8016c80:	4613      	mov	r3, r2
 8016c82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8016c84:	88fb      	ldrh	r3, [r7, #6]
 8016c86:	009b      	lsls	r3, r3, #2
 8016c88:	4618      	mov	r0, r3
 8016c8a:	f001 fe47 	bl	801891c <pvPortMalloc>
 8016c8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8016c90:	697b      	ldr	r3, [r7, #20]
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d00e      	beq.n	8016cb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8016c96:	20a8      	movs	r0, #168	@ 0xa8
 8016c98:	f001 fe40 	bl	801891c <pvPortMalloc>
 8016c9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8016c9e:	69fb      	ldr	r3, [r7, #28]
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d003      	beq.n	8016cac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8016ca4:	69fb      	ldr	r3, [r7, #28]
 8016ca6:	697a      	ldr	r2, [r7, #20]
 8016ca8:	631a      	str	r2, [r3, #48]	@ 0x30
 8016caa:	e005      	b.n	8016cb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8016cac:	6978      	ldr	r0, [r7, #20]
 8016cae:	f001 ff03 	bl	8018ab8 <vPortFree>
 8016cb2:	e001      	b.n	8016cb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8016cb4:	2300      	movs	r3, #0
 8016cb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8016cb8:	69fb      	ldr	r3, [r7, #28]
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d017      	beq.n	8016cee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8016cbe:	69fb      	ldr	r3, [r7, #28]
 8016cc0:	2200      	movs	r2, #0
 8016cc2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8016cc6:	88fa      	ldrh	r2, [r7, #6]
 8016cc8:	2300      	movs	r3, #0
 8016cca:	9303      	str	r3, [sp, #12]
 8016ccc:	69fb      	ldr	r3, [r7, #28]
 8016cce:	9302      	str	r3, [sp, #8]
 8016cd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016cd2:	9301      	str	r3, [sp, #4]
 8016cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016cd6:	9300      	str	r3, [sp, #0]
 8016cd8:	683b      	ldr	r3, [r7, #0]
 8016cda:	68b9      	ldr	r1, [r7, #8]
 8016cdc:	68f8      	ldr	r0, [r7, #12]
 8016cde:	f000 f80f 	bl	8016d00 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016ce2:	69f8      	ldr	r0, [r7, #28]
 8016ce4:	f000 f8b4 	bl	8016e50 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8016ce8:	2301      	movs	r3, #1
 8016cea:	61bb      	str	r3, [r7, #24]
 8016cec:	e002      	b.n	8016cf4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8016cee:	f04f 33ff 	mov.w	r3, #4294967295
 8016cf2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8016cf4:	69bb      	ldr	r3, [r7, #24]
	}
 8016cf6:	4618      	mov	r0, r3
 8016cf8:	3720      	adds	r7, #32
 8016cfa:	46bd      	mov	sp, r7
 8016cfc:	bd80      	pop	{r7, pc}
	...

08016d00 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8016d00:	b580      	push	{r7, lr}
 8016d02:	b088      	sub	sp, #32
 8016d04:	af00      	add	r7, sp, #0
 8016d06:	60f8      	str	r0, [r7, #12]
 8016d08:	60b9      	str	r1, [r7, #8]
 8016d0a:	607a      	str	r2, [r7, #4]
 8016d0c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8016d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d10:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8016d12:	687b      	ldr	r3, [r7, #4]
 8016d14:	009b      	lsls	r3, r3, #2
 8016d16:	461a      	mov	r2, r3
 8016d18:	21a5      	movs	r1, #165	@ 0xa5
 8016d1a:	f002 fec9 	bl	8019ab0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8016d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016d22:	6879      	ldr	r1, [r7, #4]
 8016d24:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8016d28:	440b      	add	r3, r1
 8016d2a:	009b      	lsls	r3, r3, #2
 8016d2c:	4413      	add	r3, r2
 8016d2e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8016d30:	69bb      	ldr	r3, [r7, #24]
 8016d32:	f023 0307 	bic.w	r3, r3, #7
 8016d36:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8016d38:	69bb      	ldr	r3, [r7, #24]
 8016d3a:	f003 0307 	and.w	r3, r3, #7
 8016d3e:	2b00      	cmp	r3, #0
 8016d40:	d00b      	beq.n	8016d5a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8016d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016d46:	f383 8811 	msr	BASEPRI, r3
 8016d4a:	f3bf 8f6f 	isb	sy
 8016d4e:	f3bf 8f4f 	dsb	sy
 8016d52:	617b      	str	r3, [r7, #20]
}
 8016d54:	bf00      	nop
 8016d56:	bf00      	nop
 8016d58:	e7fd      	b.n	8016d56 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016d5a:	68bb      	ldr	r3, [r7, #8]
 8016d5c:	2b00      	cmp	r3, #0
 8016d5e:	d01f      	beq.n	8016da0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016d60:	2300      	movs	r3, #0
 8016d62:	61fb      	str	r3, [r7, #28]
 8016d64:	e012      	b.n	8016d8c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016d66:	68ba      	ldr	r2, [r7, #8]
 8016d68:	69fb      	ldr	r3, [r7, #28]
 8016d6a:	4413      	add	r3, r2
 8016d6c:	7819      	ldrb	r1, [r3, #0]
 8016d6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016d70:	69fb      	ldr	r3, [r7, #28]
 8016d72:	4413      	add	r3, r2
 8016d74:	3334      	adds	r3, #52	@ 0x34
 8016d76:	460a      	mov	r2, r1
 8016d78:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016d7a:	68ba      	ldr	r2, [r7, #8]
 8016d7c:	69fb      	ldr	r3, [r7, #28]
 8016d7e:	4413      	add	r3, r2
 8016d80:	781b      	ldrb	r3, [r3, #0]
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	d006      	beq.n	8016d94 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016d86:	69fb      	ldr	r3, [r7, #28]
 8016d88:	3301      	adds	r3, #1
 8016d8a:	61fb      	str	r3, [r7, #28]
 8016d8c:	69fb      	ldr	r3, [r7, #28]
 8016d8e:	2b0f      	cmp	r3, #15
 8016d90:	d9e9      	bls.n	8016d66 <prvInitialiseNewTask+0x66>
 8016d92:	e000      	b.n	8016d96 <prvInitialiseNewTask+0x96>
			{
				break;
 8016d94:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8016d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016d98:	2200      	movs	r2, #0
 8016d9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016d9e:	e003      	b.n	8016da8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8016da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016da2:	2200      	movs	r2, #0
 8016da4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8016da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016daa:	2b37      	cmp	r3, #55	@ 0x37
 8016dac:	d901      	bls.n	8016db2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8016dae:	2337      	movs	r3, #55	@ 0x37
 8016db0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8016db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016db4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016db6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8016db8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016dbc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8016dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dc0:	2200      	movs	r2, #0
 8016dc2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8016dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dc6:	3304      	adds	r3, #4
 8016dc8:	4618      	mov	r0, r3
 8016dca:	f7fe fe83 	bl	8015ad4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8016dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dd0:	3318      	adds	r3, #24
 8016dd2:	4618      	mov	r0, r3
 8016dd4:	f7fe fe7e 	bl	8015ad4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8016dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016ddc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016de0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8016de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016de6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8016de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016dea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016dec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8016dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016df0:	2200      	movs	r2, #0
 8016df2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8016df6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016df8:	2200      	movs	r2, #0
 8016dfa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8016dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e00:	3354      	adds	r3, #84	@ 0x54
 8016e02:	224c      	movs	r2, #76	@ 0x4c
 8016e04:	2100      	movs	r1, #0
 8016e06:	4618      	mov	r0, r3
 8016e08:	f002 fe52 	bl	8019ab0 <memset>
 8016e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e0e:	4a0d      	ldr	r2, [pc, #52]	@ (8016e44 <prvInitialiseNewTask+0x144>)
 8016e10:	659a      	str	r2, [r3, #88]	@ 0x58
 8016e12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e14:	4a0c      	ldr	r2, [pc, #48]	@ (8016e48 <prvInitialiseNewTask+0x148>)
 8016e16:	65da      	str	r2, [r3, #92]	@ 0x5c
 8016e18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e1a:	4a0c      	ldr	r2, [pc, #48]	@ (8016e4c <prvInitialiseNewTask+0x14c>)
 8016e1c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8016e1e:	683a      	ldr	r2, [r7, #0]
 8016e20:	68f9      	ldr	r1, [r7, #12]
 8016e22:	69b8      	ldr	r0, [r7, #24]
 8016e24:	f001 fb2a 	bl	801847c <pxPortInitialiseStack>
 8016e28:	4602      	mov	r2, r0
 8016e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e2c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8016e2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d002      	beq.n	8016e3a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8016e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016e36:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016e38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016e3a:	bf00      	nop
 8016e3c:	3720      	adds	r7, #32
 8016e3e:	46bd      	mov	sp, r7
 8016e40:	bd80      	pop	{r7, pc}
 8016e42:	bf00      	nop
 8016e44:	2400f5c8 	.word	0x2400f5c8
 8016e48:	2400f630 	.word	0x2400f630
 8016e4c:	2400f698 	.word	0x2400f698

08016e50 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8016e50:	b580      	push	{r7, lr}
 8016e52:	b082      	sub	sp, #8
 8016e54:	af00      	add	r7, sp, #0
 8016e56:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8016e58:	f001 fc3e 	bl	80186d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8016e5c:	4b2d      	ldr	r3, [pc, #180]	@ (8016f14 <prvAddNewTaskToReadyList+0xc4>)
 8016e5e:	681b      	ldr	r3, [r3, #0]
 8016e60:	3301      	adds	r3, #1
 8016e62:	4a2c      	ldr	r2, [pc, #176]	@ (8016f14 <prvAddNewTaskToReadyList+0xc4>)
 8016e64:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016e66:	4b2c      	ldr	r3, [pc, #176]	@ (8016f18 <prvAddNewTaskToReadyList+0xc8>)
 8016e68:	681b      	ldr	r3, [r3, #0]
 8016e6a:	2b00      	cmp	r3, #0
 8016e6c:	d109      	bne.n	8016e82 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8016e6e:	4a2a      	ldr	r2, [pc, #168]	@ (8016f18 <prvAddNewTaskToReadyList+0xc8>)
 8016e70:	687b      	ldr	r3, [r7, #4]
 8016e72:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016e74:	4b27      	ldr	r3, [pc, #156]	@ (8016f14 <prvAddNewTaskToReadyList+0xc4>)
 8016e76:	681b      	ldr	r3, [r3, #0]
 8016e78:	2b01      	cmp	r3, #1
 8016e7a:	d110      	bne.n	8016e9e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8016e7c:	f000 fc2e 	bl	80176dc <prvInitialiseTaskLists>
 8016e80:	e00d      	b.n	8016e9e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016e82:	4b26      	ldr	r3, [pc, #152]	@ (8016f1c <prvAddNewTaskToReadyList+0xcc>)
 8016e84:	681b      	ldr	r3, [r3, #0]
 8016e86:	2b00      	cmp	r3, #0
 8016e88:	d109      	bne.n	8016e9e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8016e8a:	4b23      	ldr	r3, [pc, #140]	@ (8016f18 <prvAddNewTaskToReadyList+0xc8>)
 8016e8c:	681b      	ldr	r3, [r3, #0]
 8016e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016e94:	429a      	cmp	r2, r3
 8016e96:	d802      	bhi.n	8016e9e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016e98:	4a1f      	ldr	r2, [pc, #124]	@ (8016f18 <prvAddNewTaskToReadyList+0xc8>)
 8016e9a:	687b      	ldr	r3, [r7, #4]
 8016e9c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8016e9e:	4b20      	ldr	r3, [pc, #128]	@ (8016f20 <prvAddNewTaskToReadyList+0xd0>)
 8016ea0:	681b      	ldr	r3, [r3, #0]
 8016ea2:	3301      	adds	r3, #1
 8016ea4:	4a1e      	ldr	r2, [pc, #120]	@ (8016f20 <prvAddNewTaskToReadyList+0xd0>)
 8016ea6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8016ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8016f20 <prvAddNewTaskToReadyList+0xd0>)
 8016eaa:	681a      	ldr	r2, [r3, #0]
 8016eac:	687b      	ldr	r3, [r7, #4]
 8016eae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016eb0:	687b      	ldr	r3, [r7, #4]
 8016eb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8016f24 <prvAddNewTaskToReadyList+0xd4>)
 8016eb6:	681b      	ldr	r3, [r3, #0]
 8016eb8:	429a      	cmp	r2, r3
 8016eba:	d903      	bls.n	8016ec4 <prvAddNewTaskToReadyList+0x74>
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ec0:	4a18      	ldr	r2, [pc, #96]	@ (8016f24 <prvAddNewTaskToReadyList+0xd4>)
 8016ec2:	6013      	str	r3, [r2, #0]
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016ec8:	4613      	mov	r3, r2
 8016eca:	009b      	lsls	r3, r3, #2
 8016ecc:	4413      	add	r3, r2
 8016ece:	009b      	lsls	r3, r3, #2
 8016ed0:	4a15      	ldr	r2, [pc, #84]	@ (8016f28 <prvAddNewTaskToReadyList+0xd8>)
 8016ed2:	441a      	add	r2, r3
 8016ed4:	687b      	ldr	r3, [r7, #4]
 8016ed6:	3304      	adds	r3, #4
 8016ed8:	4619      	mov	r1, r3
 8016eda:	4610      	mov	r0, r2
 8016edc:	f7fe fe07 	bl	8015aee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8016ee0:	f001 fc2c 	bl	801873c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8016ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8016f1c <prvAddNewTaskToReadyList+0xcc>)
 8016ee6:	681b      	ldr	r3, [r3, #0]
 8016ee8:	2b00      	cmp	r3, #0
 8016eea:	d00e      	beq.n	8016f0a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8016eec:	4b0a      	ldr	r3, [pc, #40]	@ (8016f18 <prvAddNewTaskToReadyList+0xc8>)
 8016eee:	681b      	ldr	r3, [r3, #0]
 8016ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ef6:	429a      	cmp	r2, r3
 8016ef8:	d207      	bcs.n	8016f0a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016efa:	4b0c      	ldr	r3, [pc, #48]	@ (8016f2c <prvAddNewTaskToReadyList+0xdc>)
 8016efc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016f00:	601a      	str	r2, [r3, #0]
 8016f02:	f3bf 8f4f 	dsb	sy
 8016f06:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016f0a:	bf00      	nop
 8016f0c:	3708      	adds	r7, #8
 8016f0e:	46bd      	mov	sp, r7
 8016f10:	bd80      	pop	{r7, pc}
 8016f12:	bf00      	nop
 8016f14:	24002d38 	.word	0x24002d38
 8016f18:	24002864 	.word	0x24002864
 8016f1c:	24002d44 	.word	0x24002d44
 8016f20:	24002d54 	.word	0x24002d54
 8016f24:	24002d40 	.word	0x24002d40
 8016f28:	24002868 	.word	0x24002868
 8016f2c:	e000ed04 	.word	0xe000ed04

08016f30 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8016f30:	b580      	push	{r7, lr}
 8016f32:	b084      	sub	sp, #16
 8016f34:	af00      	add	r7, sp, #0
 8016f36:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8016f38:	2300      	movs	r3, #0
 8016f3a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8016f3c:	687b      	ldr	r3, [r7, #4]
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	d018      	beq.n	8016f74 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8016f42:	4b14      	ldr	r3, [pc, #80]	@ (8016f94 <vTaskDelay+0x64>)
 8016f44:	681b      	ldr	r3, [r3, #0]
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	d00b      	beq.n	8016f62 <vTaskDelay+0x32>
	__asm volatile
 8016f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016f4e:	f383 8811 	msr	BASEPRI, r3
 8016f52:	f3bf 8f6f 	isb	sy
 8016f56:	f3bf 8f4f 	dsb	sy
 8016f5a:	60bb      	str	r3, [r7, #8]
}
 8016f5c:	bf00      	nop
 8016f5e:	bf00      	nop
 8016f60:	e7fd      	b.n	8016f5e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8016f62:	f000 f88b 	bl	801707c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8016f66:	2100      	movs	r1, #0
 8016f68:	6878      	ldr	r0, [r7, #4]
 8016f6a:	f000 fe19 	bl	8017ba0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016f6e:	f000 f893 	bl	8017098 <xTaskResumeAll>
 8016f72:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8016f74:	68fb      	ldr	r3, [r7, #12]
 8016f76:	2b00      	cmp	r3, #0
 8016f78:	d107      	bne.n	8016f8a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8016f7a:	4b07      	ldr	r3, [pc, #28]	@ (8016f98 <vTaskDelay+0x68>)
 8016f7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016f80:	601a      	str	r2, [r3, #0]
 8016f82:	f3bf 8f4f 	dsb	sy
 8016f86:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016f8a:	bf00      	nop
 8016f8c:	3710      	adds	r7, #16
 8016f8e:	46bd      	mov	sp, r7
 8016f90:	bd80      	pop	{r7, pc}
 8016f92:	bf00      	nop
 8016f94:	24002d60 	.word	0x24002d60
 8016f98:	e000ed04 	.word	0xe000ed04

08016f9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016f9c:	b580      	push	{r7, lr}
 8016f9e:	b08a      	sub	sp, #40	@ 0x28
 8016fa0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8016fa2:	2300      	movs	r3, #0
 8016fa4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8016fa6:	2300      	movs	r3, #0
 8016fa8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8016faa:	463a      	mov	r2, r7
 8016fac:	1d39      	adds	r1, r7, #4
 8016fae:	f107 0308 	add.w	r3, r7, #8
 8016fb2:	4618      	mov	r0, r3
 8016fb4:	f7fe fd3a 	bl	8015a2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8016fb8:	6839      	ldr	r1, [r7, #0]
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	68ba      	ldr	r2, [r7, #8]
 8016fbe:	9202      	str	r2, [sp, #8]
 8016fc0:	9301      	str	r3, [sp, #4]
 8016fc2:	2300      	movs	r3, #0
 8016fc4:	9300      	str	r3, [sp, #0]
 8016fc6:	2300      	movs	r3, #0
 8016fc8:	460a      	mov	r2, r1
 8016fca:	4924      	ldr	r1, [pc, #144]	@ (801705c <vTaskStartScheduler+0xc0>)
 8016fcc:	4824      	ldr	r0, [pc, #144]	@ (8017060 <vTaskStartScheduler+0xc4>)
 8016fce:	f7ff fdf1 	bl	8016bb4 <xTaskCreateStatic>
 8016fd2:	4603      	mov	r3, r0
 8016fd4:	4a23      	ldr	r2, [pc, #140]	@ (8017064 <vTaskStartScheduler+0xc8>)
 8016fd6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8016fd8:	4b22      	ldr	r3, [pc, #136]	@ (8017064 <vTaskStartScheduler+0xc8>)
 8016fda:	681b      	ldr	r3, [r3, #0]
 8016fdc:	2b00      	cmp	r3, #0
 8016fde:	d002      	beq.n	8016fe6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8016fe0:	2301      	movs	r3, #1
 8016fe2:	617b      	str	r3, [r7, #20]
 8016fe4:	e001      	b.n	8016fea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8016fe6:	2300      	movs	r3, #0
 8016fe8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8016fea:	697b      	ldr	r3, [r7, #20]
 8016fec:	2b01      	cmp	r3, #1
 8016fee:	d102      	bne.n	8016ff6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8016ff0:	f000 fe2a 	bl	8017c48 <xTimerCreateTimerTask>
 8016ff4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016ff6:	697b      	ldr	r3, [r7, #20]
 8016ff8:	2b01      	cmp	r3, #1
 8016ffa:	d11b      	bne.n	8017034 <vTaskStartScheduler+0x98>
	__asm volatile
 8016ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017000:	f383 8811 	msr	BASEPRI, r3
 8017004:	f3bf 8f6f 	isb	sy
 8017008:	f3bf 8f4f 	dsb	sy
 801700c:	613b      	str	r3, [r7, #16]
}
 801700e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017010:	4b15      	ldr	r3, [pc, #84]	@ (8017068 <vTaskStartScheduler+0xcc>)
 8017012:	681b      	ldr	r3, [r3, #0]
 8017014:	3354      	adds	r3, #84	@ 0x54
 8017016:	4a15      	ldr	r2, [pc, #84]	@ (801706c <vTaskStartScheduler+0xd0>)
 8017018:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801701a:	4b15      	ldr	r3, [pc, #84]	@ (8017070 <vTaskStartScheduler+0xd4>)
 801701c:	f04f 32ff 	mov.w	r2, #4294967295
 8017020:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017022:	4b14      	ldr	r3, [pc, #80]	@ (8017074 <vTaskStartScheduler+0xd8>)
 8017024:	2201      	movs	r2, #1
 8017026:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017028:	4b13      	ldr	r3, [pc, #76]	@ (8017078 <vTaskStartScheduler+0xdc>)
 801702a:	2200      	movs	r2, #0
 801702c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801702e:	f001 faaf 	bl	8018590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017032:	e00f      	b.n	8017054 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017034:	697b      	ldr	r3, [r7, #20]
 8017036:	f1b3 3fff 	cmp.w	r3, #4294967295
 801703a:	d10b      	bne.n	8017054 <vTaskStartScheduler+0xb8>
	__asm volatile
 801703c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017040:	f383 8811 	msr	BASEPRI, r3
 8017044:	f3bf 8f6f 	isb	sy
 8017048:	f3bf 8f4f 	dsb	sy
 801704c:	60fb      	str	r3, [r7, #12]
}
 801704e:	bf00      	nop
 8017050:	bf00      	nop
 8017052:	e7fd      	b.n	8017050 <vTaskStartScheduler+0xb4>
}
 8017054:	bf00      	nop
 8017056:	3718      	adds	r7, #24
 8017058:	46bd      	mov	sp, r7
 801705a:	bd80      	pop	{r7, pc}
 801705c:	0801cfc8 	.word	0x0801cfc8
 8017060:	080176ad 	.word	0x080176ad
 8017064:	24002d5c 	.word	0x24002d5c
 8017068:	24002864 	.word	0x24002864
 801706c:	24000050 	.word	0x24000050
 8017070:	24002d58 	.word	0x24002d58
 8017074:	24002d44 	.word	0x24002d44
 8017078:	24002d3c 	.word	0x24002d3c

0801707c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801707c:	b480      	push	{r7}
 801707e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017080:	4b04      	ldr	r3, [pc, #16]	@ (8017094 <vTaskSuspendAll+0x18>)
 8017082:	681b      	ldr	r3, [r3, #0]
 8017084:	3301      	adds	r3, #1
 8017086:	4a03      	ldr	r2, [pc, #12]	@ (8017094 <vTaskSuspendAll+0x18>)
 8017088:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801708a:	bf00      	nop
 801708c:	46bd      	mov	sp, r7
 801708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017092:	4770      	bx	lr
 8017094:	24002d60 	.word	0x24002d60

08017098 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017098:	b580      	push	{r7, lr}
 801709a:	b084      	sub	sp, #16
 801709c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801709e:	2300      	movs	r3, #0
 80170a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80170a2:	2300      	movs	r3, #0
 80170a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80170a6:	4b42      	ldr	r3, [pc, #264]	@ (80171b0 <xTaskResumeAll+0x118>)
 80170a8:	681b      	ldr	r3, [r3, #0]
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d10b      	bne.n	80170c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80170ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170b2:	f383 8811 	msr	BASEPRI, r3
 80170b6:	f3bf 8f6f 	isb	sy
 80170ba:	f3bf 8f4f 	dsb	sy
 80170be:	603b      	str	r3, [r7, #0]
}
 80170c0:	bf00      	nop
 80170c2:	bf00      	nop
 80170c4:	e7fd      	b.n	80170c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80170c6:	f001 fb07 	bl	80186d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80170ca:	4b39      	ldr	r3, [pc, #228]	@ (80171b0 <xTaskResumeAll+0x118>)
 80170cc:	681b      	ldr	r3, [r3, #0]
 80170ce:	3b01      	subs	r3, #1
 80170d0:	4a37      	ldr	r2, [pc, #220]	@ (80171b0 <xTaskResumeAll+0x118>)
 80170d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80170d4:	4b36      	ldr	r3, [pc, #216]	@ (80171b0 <xTaskResumeAll+0x118>)
 80170d6:	681b      	ldr	r3, [r3, #0]
 80170d8:	2b00      	cmp	r3, #0
 80170da:	d162      	bne.n	80171a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80170dc:	4b35      	ldr	r3, [pc, #212]	@ (80171b4 <xTaskResumeAll+0x11c>)
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d05e      	beq.n	80171a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80170e4:	e02f      	b.n	8017146 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80170e6:	4b34      	ldr	r3, [pc, #208]	@ (80171b8 <xTaskResumeAll+0x120>)
 80170e8:	68db      	ldr	r3, [r3, #12]
 80170ea:	68db      	ldr	r3, [r3, #12]
 80170ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	3318      	adds	r3, #24
 80170f2:	4618      	mov	r0, r3
 80170f4:	f7fe fd58 	bl	8015ba8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80170f8:	68fb      	ldr	r3, [r7, #12]
 80170fa:	3304      	adds	r3, #4
 80170fc:	4618      	mov	r0, r3
 80170fe:	f7fe fd53 	bl	8015ba8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017102:	68fb      	ldr	r3, [r7, #12]
 8017104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017106:	4b2d      	ldr	r3, [pc, #180]	@ (80171bc <xTaskResumeAll+0x124>)
 8017108:	681b      	ldr	r3, [r3, #0]
 801710a:	429a      	cmp	r2, r3
 801710c:	d903      	bls.n	8017116 <xTaskResumeAll+0x7e>
 801710e:	68fb      	ldr	r3, [r7, #12]
 8017110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017112:	4a2a      	ldr	r2, [pc, #168]	@ (80171bc <xTaskResumeAll+0x124>)
 8017114:	6013      	str	r3, [r2, #0]
 8017116:	68fb      	ldr	r3, [r7, #12]
 8017118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801711a:	4613      	mov	r3, r2
 801711c:	009b      	lsls	r3, r3, #2
 801711e:	4413      	add	r3, r2
 8017120:	009b      	lsls	r3, r3, #2
 8017122:	4a27      	ldr	r2, [pc, #156]	@ (80171c0 <xTaskResumeAll+0x128>)
 8017124:	441a      	add	r2, r3
 8017126:	68fb      	ldr	r3, [r7, #12]
 8017128:	3304      	adds	r3, #4
 801712a:	4619      	mov	r1, r3
 801712c:	4610      	mov	r0, r2
 801712e:	f7fe fcde 	bl	8015aee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017132:	68fb      	ldr	r3, [r7, #12]
 8017134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017136:	4b23      	ldr	r3, [pc, #140]	@ (80171c4 <xTaskResumeAll+0x12c>)
 8017138:	681b      	ldr	r3, [r3, #0]
 801713a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801713c:	429a      	cmp	r2, r3
 801713e:	d302      	bcc.n	8017146 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8017140:	4b21      	ldr	r3, [pc, #132]	@ (80171c8 <xTaskResumeAll+0x130>)
 8017142:	2201      	movs	r2, #1
 8017144:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017146:	4b1c      	ldr	r3, [pc, #112]	@ (80171b8 <xTaskResumeAll+0x120>)
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	2b00      	cmp	r3, #0
 801714c:	d1cb      	bne.n	80170e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801714e:	68fb      	ldr	r3, [r7, #12]
 8017150:	2b00      	cmp	r3, #0
 8017152:	d001      	beq.n	8017158 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017154:	f000 fb66 	bl	8017824 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8017158:	4b1c      	ldr	r3, [pc, #112]	@ (80171cc <xTaskResumeAll+0x134>)
 801715a:	681b      	ldr	r3, [r3, #0]
 801715c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	2b00      	cmp	r3, #0
 8017162:	d010      	beq.n	8017186 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017164:	f000 f846 	bl	80171f4 <xTaskIncrementTick>
 8017168:	4603      	mov	r3, r0
 801716a:	2b00      	cmp	r3, #0
 801716c:	d002      	beq.n	8017174 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801716e:	4b16      	ldr	r3, [pc, #88]	@ (80171c8 <xTaskResumeAll+0x130>)
 8017170:	2201      	movs	r2, #1
 8017172:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017174:	687b      	ldr	r3, [r7, #4]
 8017176:	3b01      	subs	r3, #1
 8017178:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801717a:	687b      	ldr	r3, [r7, #4]
 801717c:	2b00      	cmp	r3, #0
 801717e:	d1f1      	bne.n	8017164 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8017180:	4b12      	ldr	r3, [pc, #72]	@ (80171cc <xTaskResumeAll+0x134>)
 8017182:	2200      	movs	r2, #0
 8017184:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017186:	4b10      	ldr	r3, [pc, #64]	@ (80171c8 <xTaskResumeAll+0x130>)
 8017188:	681b      	ldr	r3, [r3, #0]
 801718a:	2b00      	cmp	r3, #0
 801718c:	d009      	beq.n	80171a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801718e:	2301      	movs	r3, #1
 8017190:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017192:	4b0f      	ldr	r3, [pc, #60]	@ (80171d0 <xTaskResumeAll+0x138>)
 8017194:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017198:	601a      	str	r2, [r3, #0]
 801719a:	f3bf 8f4f 	dsb	sy
 801719e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80171a2:	f001 facb 	bl	801873c <vPortExitCritical>

	return xAlreadyYielded;
 80171a6:	68bb      	ldr	r3, [r7, #8]
}
 80171a8:	4618      	mov	r0, r3
 80171aa:	3710      	adds	r7, #16
 80171ac:	46bd      	mov	sp, r7
 80171ae:	bd80      	pop	{r7, pc}
 80171b0:	24002d60 	.word	0x24002d60
 80171b4:	24002d38 	.word	0x24002d38
 80171b8:	24002cf8 	.word	0x24002cf8
 80171bc:	24002d40 	.word	0x24002d40
 80171c0:	24002868 	.word	0x24002868
 80171c4:	24002864 	.word	0x24002864
 80171c8:	24002d4c 	.word	0x24002d4c
 80171cc:	24002d48 	.word	0x24002d48
 80171d0:	e000ed04 	.word	0xe000ed04

080171d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80171d4:	b480      	push	{r7}
 80171d6:	b083      	sub	sp, #12
 80171d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80171da:	4b05      	ldr	r3, [pc, #20]	@ (80171f0 <xTaskGetTickCount+0x1c>)
 80171dc:	681b      	ldr	r3, [r3, #0]
 80171de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80171e0:	687b      	ldr	r3, [r7, #4]
}
 80171e2:	4618      	mov	r0, r3
 80171e4:	370c      	adds	r7, #12
 80171e6:	46bd      	mov	sp, r7
 80171e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171ec:	4770      	bx	lr
 80171ee:	bf00      	nop
 80171f0:	24002d3c 	.word	0x24002d3c

080171f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80171f4:	b580      	push	{r7, lr}
 80171f6:	b086      	sub	sp, #24
 80171f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80171fa:	2300      	movs	r3, #0
 80171fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80171fe:	4b4f      	ldr	r3, [pc, #316]	@ (801733c <xTaskIncrementTick+0x148>)
 8017200:	681b      	ldr	r3, [r3, #0]
 8017202:	2b00      	cmp	r3, #0
 8017204:	f040 8090 	bne.w	8017328 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017208:	4b4d      	ldr	r3, [pc, #308]	@ (8017340 <xTaskIncrementTick+0x14c>)
 801720a:	681b      	ldr	r3, [r3, #0]
 801720c:	3301      	adds	r3, #1
 801720e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017210:	4a4b      	ldr	r2, [pc, #300]	@ (8017340 <xTaskIncrementTick+0x14c>)
 8017212:	693b      	ldr	r3, [r7, #16]
 8017214:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017216:	693b      	ldr	r3, [r7, #16]
 8017218:	2b00      	cmp	r3, #0
 801721a:	d121      	bne.n	8017260 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801721c:	4b49      	ldr	r3, [pc, #292]	@ (8017344 <xTaskIncrementTick+0x150>)
 801721e:	681b      	ldr	r3, [r3, #0]
 8017220:	681b      	ldr	r3, [r3, #0]
 8017222:	2b00      	cmp	r3, #0
 8017224:	d00b      	beq.n	801723e <xTaskIncrementTick+0x4a>
	__asm volatile
 8017226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801722a:	f383 8811 	msr	BASEPRI, r3
 801722e:	f3bf 8f6f 	isb	sy
 8017232:	f3bf 8f4f 	dsb	sy
 8017236:	603b      	str	r3, [r7, #0]
}
 8017238:	bf00      	nop
 801723a:	bf00      	nop
 801723c:	e7fd      	b.n	801723a <xTaskIncrementTick+0x46>
 801723e:	4b41      	ldr	r3, [pc, #260]	@ (8017344 <xTaskIncrementTick+0x150>)
 8017240:	681b      	ldr	r3, [r3, #0]
 8017242:	60fb      	str	r3, [r7, #12]
 8017244:	4b40      	ldr	r3, [pc, #256]	@ (8017348 <xTaskIncrementTick+0x154>)
 8017246:	681b      	ldr	r3, [r3, #0]
 8017248:	4a3e      	ldr	r2, [pc, #248]	@ (8017344 <xTaskIncrementTick+0x150>)
 801724a:	6013      	str	r3, [r2, #0]
 801724c:	4a3e      	ldr	r2, [pc, #248]	@ (8017348 <xTaskIncrementTick+0x154>)
 801724e:	68fb      	ldr	r3, [r7, #12]
 8017250:	6013      	str	r3, [r2, #0]
 8017252:	4b3e      	ldr	r3, [pc, #248]	@ (801734c <xTaskIncrementTick+0x158>)
 8017254:	681b      	ldr	r3, [r3, #0]
 8017256:	3301      	adds	r3, #1
 8017258:	4a3c      	ldr	r2, [pc, #240]	@ (801734c <xTaskIncrementTick+0x158>)
 801725a:	6013      	str	r3, [r2, #0]
 801725c:	f000 fae2 	bl	8017824 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017260:	4b3b      	ldr	r3, [pc, #236]	@ (8017350 <xTaskIncrementTick+0x15c>)
 8017262:	681b      	ldr	r3, [r3, #0]
 8017264:	693a      	ldr	r2, [r7, #16]
 8017266:	429a      	cmp	r2, r3
 8017268:	d349      	bcc.n	80172fe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801726a:	4b36      	ldr	r3, [pc, #216]	@ (8017344 <xTaskIncrementTick+0x150>)
 801726c:	681b      	ldr	r3, [r3, #0]
 801726e:	681b      	ldr	r3, [r3, #0]
 8017270:	2b00      	cmp	r3, #0
 8017272:	d104      	bne.n	801727e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017274:	4b36      	ldr	r3, [pc, #216]	@ (8017350 <xTaskIncrementTick+0x15c>)
 8017276:	f04f 32ff 	mov.w	r2, #4294967295
 801727a:	601a      	str	r2, [r3, #0]
					break;
 801727c:	e03f      	b.n	80172fe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801727e:	4b31      	ldr	r3, [pc, #196]	@ (8017344 <xTaskIncrementTick+0x150>)
 8017280:	681b      	ldr	r3, [r3, #0]
 8017282:	68db      	ldr	r3, [r3, #12]
 8017284:	68db      	ldr	r3, [r3, #12]
 8017286:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017288:	68bb      	ldr	r3, [r7, #8]
 801728a:	685b      	ldr	r3, [r3, #4]
 801728c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801728e:	693a      	ldr	r2, [r7, #16]
 8017290:	687b      	ldr	r3, [r7, #4]
 8017292:	429a      	cmp	r2, r3
 8017294:	d203      	bcs.n	801729e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017296:	4a2e      	ldr	r2, [pc, #184]	@ (8017350 <xTaskIncrementTick+0x15c>)
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801729c:	e02f      	b.n	80172fe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801729e:	68bb      	ldr	r3, [r7, #8]
 80172a0:	3304      	adds	r3, #4
 80172a2:	4618      	mov	r0, r3
 80172a4:	f7fe fc80 	bl	8015ba8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80172a8:	68bb      	ldr	r3, [r7, #8]
 80172aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d004      	beq.n	80172ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80172b0:	68bb      	ldr	r3, [r7, #8]
 80172b2:	3318      	adds	r3, #24
 80172b4:	4618      	mov	r0, r3
 80172b6:	f7fe fc77 	bl	8015ba8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80172ba:	68bb      	ldr	r3, [r7, #8]
 80172bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172be:	4b25      	ldr	r3, [pc, #148]	@ (8017354 <xTaskIncrementTick+0x160>)
 80172c0:	681b      	ldr	r3, [r3, #0]
 80172c2:	429a      	cmp	r2, r3
 80172c4:	d903      	bls.n	80172ce <xTaskIncrementTick+0xda>
 80172c6:	68bb      	ldr	r3, [r7, #8]
 80172c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172ca:	4a22      	ldr	r2, [pc, #136]	@ (8017354 <xTaskIncrementTick+0x160>)
 80172cc:	6013      	str	r3, [r2, #0]
 80172ce:	68bb      	ldr	r3, [r7, #8]
 80172d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172d2:	4613      	mov	r3, r2
 80172d4:	009b      	lsls	r3, r3, #2
 80172d6:	4413      	add	r3, r2
 80172d8:	009b      	lsls	r3, r3, #2
 80172da:	4a1f      	ldr	r2, [pc, #124]	@ (8017358 <xTaskIncrementTick+0x164>)
 80172dc:	441a      	add	r2, r3
 80172de:	68bb      	ldr	r3, [r7, #8]
 80172e0:	3304      	adds	r3, #4
 80172e2:	4619      	mov	r1, r3
 80172e4:	4610      	mov	r0, r2
 80172e6:	f7fe fc02 	bl	8015aee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80172ea:	68bb      	ldr	r3, [r7, #8]
 80172ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80172ee:	4b1b      	ldr	r3, [pc, #108]	@ (801735c <xTaskIncrementTick+0x168>)
 80172f0:	681b      	ldr	r3, [r3, #0]
 80172f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80172f4:	429a      	cmp	r2, r3
 80172f6:	d3b8      	bcc.n	801726a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80172f8:	2301      	movs	r3, #1
 80172fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80172fc:	e7b5      	b.n	801726a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80172fe:	4b17      	ldr	r3, [pc, #92]	@ (801735c <xTaskIncrementTick+0x168>)
 8017300:	681b      	ldr	r3, [r3, #0]
 8017302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017304:	4914      	ldr	r1, [pc, #80]	@ (8017358 <xTaskIncrementTick+0x164>)
 8017306:	4613      	mov	r3, r2
 8017308:	009b      	lsls	r3, r3, #2
 801730a:	4413      	add	r3, r2
 801730c:	009b      	lsls	r3, r3, #2
 801730e:	440b      	add	r3, r1
 8017310:	681b      	ldr	r3, [r3, #0]
 8017312:	2b01      	cmp	r3, #1
 8017314:	d901      	bls.n	801731a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8017316:	2301      	movs	r3, #1
 8017318:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801731a:	4b11      	ldr	r3, [pc, #68]	@ (8017360 <xTaskIncrementTick+0x16c>)
 801731c:	681b      	ldr	r3, [r3, #0]
 801731e:	2b00      	cmp	r3, #0
 8017320:	d007      	beq.n	8017332 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8017322:	2301      	movs	r3, #1
 8017324:	617b      	str	r3, [r7, #20]
 8017326:	e004      	b.n	8017332 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8017328:	4b0e      	ldr	r3, [pc, #56]	@ (8017364 <xTaskIncrementTick+0x170>)
 801732a:	681b      	ldr	r3, [r3, #0]
 801732c:	3301      	adds	r3, #1
 801732e:	4a0d      	ldr	r2, [pc, #52]	@ (8017364 <xTaskIncrementTick+0x170>)
 8017330:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8017332:	697b      	ldr	r3, [r7, #20]
}
 8017334:	4618      	mov	r0, r3
 8017336:	3718      	adds	r7, #24
 8017338:	46bd      	mov	sp, r7
 801733a:	bd80      	pop	{r7, pc}
 801733c:	24002d60 	.word	0x24002d60
 8017340:	24002d3c 	.word	0x24002d3c
 8017344:	24002cf0 	.word	0x24002cf0
 8017348:	24002cf4 	.word	0x24002cf4
 801734c:	24002d50 	.word	0x24002d50
 8017350:	24002d58 	.word	0x24002d58
 8017354:	24002d40 	.word	0x24002d40
 8017358:	24002868 	.word	0x24002868
 801735c:	24002864 	.word	0x24002864
 8017360:	24002d4c 	.word	0x24002d4c
 8017364:	24002d48 	.word	0x24002d48

08017368 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8017368:	b480      	push	{r7}
 801736a:	b085      	sub	sp, #20
 801736c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801736e:	4b2b      	ldr	r3, [pc, #172]	@ (801741c <vTaskSwitchContext+0xb4>)
 8017370:	681b      	ldr	r3, [r3, #0]
 8017372:	2b00      	cmp	r3, #0
 8017374:	d003      	beq.n	801737e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8017376:	4b2a      	ldr	r3, [pc, #168]	@ (8017420 <vTaskSwitchContext+0xb8>)
 8017378:	2201      	movs	r2, #1
 801737a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801737c:	e047      	b.n	801740e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 801737e:	4b28      	ldr	r3, [pc, #160]	@ (8017420 <vTaskSwitchContext+0xb8>)
 8017380:	2200      	movs	r2, #0
 8017382:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017384:	4b27      	ldr	r3, [pc, #156]	@ (8017424 <vTaskSwitchContext+0xbc>)
 8017386:	681b      	ldr	r3, [r3, #0]
 8017388:	60fb      	str	r3, [r7, #12]
 801738a:	e011      	b.n	80173b0 <vTaskSwitchContext+0x48>
 801738c:	68fb      	ldr	r3, [r7, #12]
 801738e:	2b00      	cmp	r3, #0
 8017390:	d10b      	bne.n	80173aa <vTaskSwitchContext+0x42>
	__asm volatile
 8017392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017396:	f383 8811 	msr	BASEPRI, r3
 801739a:	f3bf 8f6f 	isb	sy
 801739e:	f3bf 8f4f 	dsb	sy
 80173a2:	607b      	str	r3, [r7, #4]
}
 80173a4:	bf00      	nop
 80173a6:	bf00      	nop
 80173a8:	e7fd      	b.n	80173a6 <vTaskSwitchContext+0x3e>
 80173aa:	68fb      	ldr	r3, [r7, #12]
 80173ac:	3b01      	subs	r3, #1
 80173ae:	60fb      	str	r3, [r7, #12]
 80173b0:	491d      	ldr	r1, [pc, #116]	@ (8017428 <vTaskSwitchContext+0xc0>)
 80173b2:	68fa      	ldr	r2, [r7, #12]
 80173b4:	4613      	mov	r3, r2
 80173b6:	009b      	lsls	r3, r3, #2
 80173b8:	4413      	add	r3, r2
 80173ba:	009b      	lsls	r3, r3, #2
 80173bc:	440b      	add	r3, r1
 80173be:	681b      	ldr	r3, [r3, #0]
 80173c0:	2b00      	cmp	r3, #0
 80173c2:	d0e3      	beq.n	801738c <vTaskSwitchContext+0x24>
 80173c4:	68fa      	ldr	r2, [r7, #12]
 80173c6:	4613      	mov	r3, r2
 80173c8:	009b      	lsls	r3, r3, #2
 80173ca:	4413      	add	r3, r2
 80173cc:	009b      	lsls	r3, r3, #2
 80173ce:	4a16      	ldr	r2, [pc, #88]	@ (8017428 <vTaskSwitchContext+0xc0>)
 80173d0:	4413      	add	r3, r2
 80173d2:	60bb      	str	r3, [r7, #8]
 80173d4:	68bb      	ldr	r3, [r7, #8]
 80173d6:	685b      	ldr	r3, [r3, #4]
 80173d8:	685a      	ldr	r2, [r3, #4]
 80173da:	68bb      	ldr	r3, [r7, #8]
 80173dc:	605a      	str	r2, [r3, #4]
 80173de:	68bb      	ldr	r3, [r7, #8]
 80173e0:	685a      	ldr	r2, [r3, #4]
 80173e2:	68bb      	ldr	r3, [r7, #8]
 80173e4:	3308      	adds	r3, #8
 80173e6:	429a      	cmp	r2, r3
 80173e8:	d104      	bne.n	80173f4 <vTaskSwitchContext+0x8c>
 80173ea:	68bb      	ldr	r3, [r7, #8]
 80173ec:	685b      	ldr	r3, [r3, #4]
 80173ee:	685a      	ldr	r2, [r3, #4]
 80173f0:	68bb      	ldr	r3, [r7, #8]
 80173f2:	605a      	str	r2, [r3, #4]
 80173f4:	68bb      	ldr	r3, [r7, #8]
 80173f6:	685b      	ldr	r3, [r3, #4]
 80173f8:	68db      	ldr	r3, [r3, #12]
 80173fa:	4a0c      	ldr	r2, [pc, #48]	@ (801742c <vTaskSwitchContext+0xc4>)
 80173fc:	6013      	str	r3, [r2, #0]
 80173fe:	4a09      	ldr	r2, [pc, #36]	@ (8017424 <vTaskSwitchContext+0xbc>)
 8017400:	68fb      	ldr	r3, [r7, #12]
 8017402:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017404:	4b09      	ldr	r3, [pc, #36]	@ (801742c <vTaskSwitchContext+0xc4>)
 8017406:	681b      	ldr	r3, [r3, #0]
 8017408:	3354      	adds	r3, #84	@ 0x54
 801740a:	4a09      	ldr	r2, [pc, #36]	@ (8017430 <vTaskSwitchContext+0xc8>)
 801740c:	6013      	str	r3, [r2, #0]
}
 801740e:	bf00      	nop
 8017410:	3714      	adds	r7, #20
 8017412:	46bd      	mov	sp, r7
 8017414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017418:	4770      	bx	lr
 801741a:	bf00      	nop
 801741c:	24002d60 	.word	0x24002d60
 8017420:	24002d4c 	.word	0x24002d4c
 8017424:	24002d40 	.word	0x24002d40
 8017428:	24002868 	.word	0x24002868
 801742c:	24002864 	.word	0x24002864
 8017430:	24000050 	.word	0x24000050

08017434 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8017434:	b580      	push	{r7, lr}
 8017436:	b084      	sub	sp, #16
 8017438:	af00      	add	r7, sp, #0
 801743a:	6078      	str	r0, [r7, #4]
 801743c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	2b00      	cmp	r3, #0
 8017442:	d10b      	bne.n	801745c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8017444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017448:	f383 8811 	msr	BASEPRI, r3
 801744c:	f3bf 8f6f 	isb	sy
 8017450:	f3bf 8f4f 	dsb	sy
 8017454:	60fb      	str	r3, [r7, #12]
}
 8017456:	bf00      	nop
 8017458:	bf00      	nop
 801745a:	e7fd      	b.n	8017458 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801745c:	4b07      	ldr	r3, [pc, #28]	@ (801747c <vTaskPlaceOnEventList+0x48>)
 801745e:	681b      	ldr	r3, [r3, #0]
 8017460:	3318      	adds	r3, #24
 8017462:	4619      	mov	r1, r3
 8017464:	6878      	ldr	r0, [r7, #4]
 8017466:	f7fe fb66 	bl	8015b36 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801746a:	2101      	movs	r1, #1
 801746c:	6838      	ldr	r0, [r7, #0]
 801746e:	f000 fb97 	bl	8017ba0 <prvAddCurrentTaskToDelayedList>
}
 8017472:	bf00      	nop
 8017474:	3710      	adds	r7, #16
 8017476:	46bd      	mov	sp, r7
 8017478:	bd80      	pop	{r7, pc}
 801747a:	bf00      	nop
 801747c:	24002864 	.word	0x24002864

08017480 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017480:	b580      	push	{r7, lr}
 8017482:	b086      	sub	sp, #24
 8017484:	af00      	add	r7, sp, #0
 8017486:	60f8      	str	r0, [r7, #12]
 8017488:	60b9      	str	r1, [r7, #8]
 801748a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801748c:	68fb      	ldr	r3, [r7, #12]
 801748e:	2b00      	cmp	r3, #0
 8017490:	d10b      	bne.n	80174aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8017492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017496:	f383 8811 	msr	BASEPRI, r3
 801749a:	f3bf 8f6f 	isb	sy
 801749e:	f3bf 8f4f 	dsb	sy
 80174a2:	617b      	str	r3, [r7, #20]
}
 80174a4:	bf00      	nop
 80174a6:	bf00      	nop
 80174a8:	e7fd      	b.n	80174a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80174aa:	4b0a      	ldr	r3, [pc, #40]	@ (80174d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	3318      	adds	r3, #24
 80174b0:	4619      	mov	r1, r3
 80174b2:	68f8      	ldr	r0, [r7, #12]
 80174b4:	f7fe fb1b 	bl	8015aee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	2b00      	cmp	r3, #0
 80174bc:	d002      	beq.n	80174c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80174be:	f04f 33ff 	mov.w	r3, #4294967295
 80174c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80174c4:	6879      	ldr	r1, [r7, #4]
 80174c6:	68b8      	ldr	r0, [r7, #8]
 80174c8:	f000 fb6a 	bl	8017ba0 <prvAddCurrentTaskToDelayedList>
	}
 80174cc:	bf00      	nop
 80174ce:	3718      	adds	r7, #24
 80174d0:	46bd      	mov	sp, r7
 80174d2:	bd80      	pop	{r7, pc}
 80174d4:	24002864 	.word	0x24002864

080174d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80174d8:	b580      	push	{r7, lr}
 80174da:	b086      	sub	sp, #24
 80174dc:	af00      	add	r7, sp, #0
 80174de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	68db      	ldr	r3, [r3, #12]
 80174e4:	68db      	ldr	r3, [r3, #12]
 80174e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80174e8:	693b      	ldr	r3, [r7, #16]
 80174ea:	2b00      	cmp	r3, #0
 80174ec:	d10b      	bne.n	8017506 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80174ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80174f2:	f383 8811 	msr	BASEPRI, r3
 80174f6:	f3bf 8f6f 	isb	sy
 80174fa:	f3bf 8f4f 	dsb	sy
 80174fe:	60fb      	str	r3, [r7, #12]
}
 8017500:	bf00      	nop
 8017502:	bf00      	nop
 8017504:	e7fd      	b.n	8017502 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017506:	693b      	ldr	r3, [r7, #16]
 8017508:	3318      	adds	r3, #24
 801750a:	4618      	mov	r0, r3
 801750c:	f7fe fb4c 	bl	8015ba8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017510:	4b1d      	ldr	r3, [pc, #116]	@ (8017588 <xTaskRemoveFromEventList+0xb0>)
 8017512:	681b      	ldr	r3, [r3, #0]
 8017514:	2b00      	cmp	r3, #0
 8017516:	d11d      	bne.n	8017554 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8017518:	693b      	ldr	r3, [r7, #16]
 801751a:	3304      	adds	r3, #4
 801751c:	4618      	mov	r0, r3
 801751e:	f7fe fb43 	bl	8015ba8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8017522:	693b      	ldr	r3, [r7, #16]
 8017524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017526:	4b19      	ldr	r3, [pc, #100]	@ (801758c <xTaskRemoveFromEventList+0xb4>)
 8017528:	681b      	ldr	r3, [r3, #0]
 801752a:	429a      	cmp	r2, r3
 801752c:	d903      	bls.n	8017536 <xTaskRemoveFromEventList+0x5e>
 801752e:	693b      	ldr	r3, [r7, #16]
 8017530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017532:	4a16      	ldr	r2, [pc, #88]	@ (801758c <xTaskRemoveFromEventList+0xb4>)
 8017534:	6013      	str	r3, [r2, #0]
 8017536:	693b      	ldr	r3, [r7, #16]
 8017538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801753a:	4613      	mov	r3, r2
 801753c:	009b      	lsls	r3, r3, #2
 801753e:	4413      	add	r3, r2
 8017540:	009b      	lsls	r3, r3, #2
 8017542:	4a13      	ldr	r2, [pc, #76]	@ (8017590 <xTaskRemoveFromEventList+0xb8>)
 8017544:	441a      	add	r2, r3
 8017546:	693b      	ldr	r3, [r7, #16]
 8017548:	3304      	adds	r3, #4
 801754a:	4619      	mov	r1, r3
 801754c:	4610      	mov	r0, r2
 801754e:	f7fe face 	bl	8015aee <vListInsertEnd>
 8017552:	e005      	b.n	8017560 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8017554:	693b      	ldr	r3, [r7, #16]
 8017556:	3318      	adds	r3, #24
 8017558:	4619      	mov	r1, r3
 801755a:	480e      	ldr	r0, [pc, #56]	@ (8017594 <xTaskRemoveFromEventList+0xbc>)
 801755c:	f7fe fac7 	bl	8015aee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017560:	693b      	ldr	r3, [r7, #16]
 8017562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017564:	4b0c      	ldr	r3, [pc, #48]	@ (8017598 <xTaskRemoveFromEventList+0xc0>)
 8017566:	681b      	ldr	r3, [r3, #0]
 8017568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801756a:	429a      	cmp	r2, r3
 801756c:	d905      	bls.n	801757a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801756e:	2301      	movs	r3, #1
 8017570:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8017572:	4b0a      	ldr	r3, [pc, #40]	@ (801759c <xTaskRemoveFromEventList+0xc4>)
 8017574:	2201      	movs	r2, #1
 8017576:	601a      	str	r2, [r3, #0]
 8017578:	e001      	b.n	801757e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801757a:	2300      	movs	r3, #0
 801757c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801757e:	697b      	ldr	r3, [r7, #20]
}
 8017580:	4618      	mov	r0, r3
 8017582:	3718      	adds	r7, #24
 8017584:	46bd      	mov	sp, r7
 8017586:	bd80      	pop	{r7, pc}
 8017588:	24002d60 	.word	0x24002d60
 801758c:	24002d40 	.word	0x24002d40
 8017590:	24002868 	.word	0x24002868
 8017594:	24002cf8 	.word	0x24002cf8
 8017598:	24002864 	.word	0x24002864
 801759c:	24002d4c 	.word	0x24002d4c

080175a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80175a0:	b480      	push	{r7}
 80175a2:	b083      	sub	sp, #12
 80175a4:	af00      	add	r7, sp, #0
 80175a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80175a8:	4b06      	ldr	r3, [pc, #24]	@ (80175c4 <vTaskInternalSetTimeOutState+0x24>)
 80175aa:	681a      	ldr	r2, [r3, #0]
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80175b0:	4b05      	ldr	r3, [pc, #20]	@ (80175c8 <vTaskInternalSetTimeOutState+0x28>)
 80175b2:	681a      	ldr	r2, [r3, #0]
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	605a      	str	r2, [r3, #4]
}
 80175b8:	bf00      	nop
 80175ba:	370c      	adds	r7, #12
 80175bc:	46bd      	mov	sp, r7
 80175be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175c2:	4770      	bx	lr
 80175c4:	24002d50 	.word	0x24002d50
 80175c8:	24002d3c 	.word	0x24002d3c

080175cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80175cc:	b580      	push	{r7, lr}
 80175ce:	b088      	sub	sp, #32
 80175d0:	af00      	add	r7, sp, #0
 80175d2:	6078      	str	r0, [r7, #4]
 80175d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80175d6:	687b      	ldr	r3, [r7, #4]
 80175d8:	2b00      	cmp	r3, #0
 80175da:	d10b      	bne.n	80175f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80175dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175e0:	f383 8811 	msr	BASEPRI, r3
 80175e4:	f3bf 8f6f 	isb	sy
 80175e8:	f3bf 8f4f 	dsb	sy
 80175ec:	613b      	str	r3, [r7, #16]
}
 80175ee:	bf00      	nop
 80175f0:	bf00      	nop
 80175f2:	e7fd      	b.n	80175f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80175f4:	683b      	ldr	r3, [r7, #0]
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	d10b      	bne.n	8017612 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80175fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80175fe:	f383 8811 	msr	BASEPRI, r3
 8017602:	f3bf 8f6f 	isb	sy
 8017606:	f3bf 8f4f 	dsb	sy
 801760a:	60fb      	str	r3, [r7, #12]
}
 801760c:	bf00      	nop
 801760e:	bf00      	nop
 8017610:	e7fd      	b.n	801760e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8017612:	f001 f861 	bl	80186d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8017616:	4b1d      	ldr	r3, [pc, #116]	@ (801768c <xTaskCheckForTimeOut+0xc0>)
 8017618:	681b      	ldr	r3, [r3, #0]
 801761a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801761c:	687b      	ldr	r3, [r7, #4]
 801761e:	685b      	ldr	r3, [r3, #4]
 8017620:	69ba      	ldr	r2, [r7, #24]
 8017622:	1ad3      	subs	r3, r2, r3
 8017624:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8017626:	683b      	ldr	r3, [r7, #0]
 8017628:	681b      	ldr	r3, [r3, #0]
 801762a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801762e:	d102      	bne.n	8017636 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8017630:	2300      	movs	r3, #0
 8017632:	61fb      	str	r3, [r7, #28]
 8017634:	e023      	b.n	801767e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8017636:	687b      	ldr	r3, [r7, #4]
 8017638:	681a      	ldr	r2, [r3, #0]
 801763a:	4b15      	ldr	r3, [pc, #84]	@ (8017690 <xTaskCheckForTimeOut+0xc4>)
 801763c:	681b      	ldr	r3, [r3, #0]
 801763e:	429a      	cmp	r2, r3
 8017640:	d007      	beq.n	8017652 <xTaskCheckForTimeOut+0x86>
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	685b      	ldr	r3, [r3, #4]
 8017646:	69ba      	ldr	r2, [r7, #24]
 8017648:	429a      	cmp	r2, r3
 801764a:	d302      	bcc.n	8017652 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801764c:	2301      	movs	r3, #1
 801764e:	61fb      	str	r3, [r7, #28]
 8017650:	e015      	b.n	801767e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8017652:	683b      	ldr	r3, [r7, #0]
 8017654:	681b      	ldr	r3, [r3, #0]
 8017656:	697a      	ldr	r2, [r7, #20]
 8017658:	429a      	cmp	r2, r3
 801765a:	d20b      	bcs.n	8017674 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801765c:	683b      	ldr	r3, [r7, #0]
 801765e:	681a      	ldr	r2, [r3, #0]
 8017660:	697b      	ldr	r3, [r7, #20]
 8017662:	1ad2      	subs	r2, r2, r3
 8017664:	683b      	ldr	r3, [r7, #0]
 8017666:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8017668:	6878      	ldr	r0, [r7, #4]
 801766a:	f7ff ff99 	bl	80175a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801766e:	2300      	movs	r3, #0
 8017670:	61fb      	str	r3, [r7, #28]
 8017672:	e004      	b.n	801767e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8017674:	683b      	ldr	r3, [r7, #0]
 8017676:	2200      	movs	r2, #0
 8017678:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801767a:	2301      	movs	r3, #1
 801767c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801767e:	f001 f85d 	bl	801873c <vPortExitCritical>

	return xReturn;
 8017682:	69fb      	ldr	r3, [r7, #28]
}
 8017684:	4618      	mov	r0, r3
 8017686:	3720      	adds	r7, #32
 8017688:	46bd      	mov	sp, r7
 801768a:	bd80      	pop	{r7, pc}
 801768c:	24002d3c 	.word	0x24002d3c
 8017690:	24002d50 	.word	0x24002d50

08017694 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8017694:	b480      	push	{r7}
 8017696:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8017698:	4b03      	ldr	r3, [pc, #12]	@ (80176a8 <vTaskMissedYield+0x14>)
 801769a:	2201      	movs	r2, #1
 801769c:	601a      	str	r2, [r3, #0]
}
 801769e:	bf00      	nop
 80176a0:	46bd      	mov	sp, r7
 80176a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a6:	4770      	bx	lr
 80176a8:	24002d4c 	.word	0x24002d4c

080176ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80176ac:	b580      	push	{r7, lr}
 80176ae:	b082      	sub	sp, #8
 80176b0:	af00      	add	r7, sp, #0
 80176b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80176b4:	f000 f852 	bl	801775c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80176b8:	4b06      	ldr	r3, [pc, #24]	@ (80176d4 <prvIdleTask+0x28>)
 80176ba:	681b      	ldr	r3, [r3, #0]
 80176bc:	2b01      	cmp	r3, #1
 80176be:	d9f9      	bls.n	80176b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80176c0:	4b05      	ldr	r3, [pc, #20]	@ (80176d8 <prvIdleTask+0x2c>)
 80176c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80176c6:	601a      	str	r2, [r3, #0]
 80176c8:	f3bf 8f4f 	dsb	sy
 80176cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80176d0:	e7f0      	b.n	80176b4 <prvIdleTask+0x8>
 80176d2:	bf00      	nop
 80176d4:	24002868 	.word	0x24002868
 80176d8:	e000ed04 	.word	0xe000ed04

080176dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80176dc:	b580      	push	{r7, lr}
 80176de:	b082      	sub	sp, #8
 80176e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80176e2:	2300      	movs	r3, #0
 80176e4:	607b      	str	r3, [r7, #4]
 80176e6:	e00c      	b.n	8017702 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80176e8:	687a      	ldr	r2, [r7, #4]
 80176ea:	4613      	mov	r3, r2
 80176ec:	009b      	lsls	r3, r3, #2
 80176ee:	4413      	add	r3, r2
 80176f0:	009b      	lsls	r3, r3, #2
 80176f2:	4a12      	ldr	r2, [pc, #72]	@ (801773c <prvInitialiseTaskLists+0x60>)
 80176f4:	4413      	add	r3, r2
 80176f6:	4618      	mov	r0, r3
 80176f8:	f7fe f9cc 	bl	8015a94 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80176fc:	687b      	ldr	r3, [r7, #4]
 80176fe:	3301      	adds	r3, #1
 8017700:	607b      	str	r3, [r7, #4]
 8017702:	687b      	ldr	r3, [r7, #4]
 8017704:	2b37      	cmp	r3, #55	@ 0x37
 8017706:	d9ef      	bls.n	80176e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8017708:	480d      	ldr	r0, [pc, #52]	@ (8017740 <prvInitialiseTaskLists+0x64>)
 801770a:	f7fe f9c3 	bl	8015a94 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801770e:	480d      	ldr	r0, [pc, #52]	@ (8017744 <prvInitialiseTaskLists+0x68>)
 8017710:	f7fe f9c0 	bl	8015a94 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8017714:	480c      	ldr	r0, [pc, #48]	@ (8017748 <prvInitialiseTaskLists+0x6c>)
 8017716:	f7fe f9bd 	bl	8015a94 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801771a:	480c      	ldr	r0, [pc, #48]	@ (801774c <prvInitialiseTaskLists+0x70>)
 801771c:	f7fe f9ba 	bl	8015a94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8017720:	480b      	ldr	r0, [pc, #44]	@ (8017750 <prvInitialiseTaskLists+0x74>)
 8017722:	f7fe f9b7 	bl	8015a94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8017726:	4b0b      	ldr	r3, [pc, #44]	@ (8017754 <prvInitialiseTaskLists+0x78>)
 8017728:	4a05      	ldr	r2, [pc, #20]	@ (8017740 <prvInitialiseTaskLists+0x64>)
 801772a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801772c:	4b0a      	ldr	r3, [pc, #40]	@ (8017758 <prvInitialiseTaskLists+0x7c>)
 801772e:	4a05      	ldr	r2, [pc, #20]	@ (8017744 <prvInitialiseTaskLists+0x68>)
 8017730:	601a      	str	r2, [r3, #0]
}
 8017732:	bf00      	nop
 8017734:	3708      	adds	r7, #8
 8017736:	46bd      	mov	sp, r7
 8017738:	bd80      	pop	{r7, pc}
 801773a:	bf00      	nop
 801773c:	24002868 	.word	0x24002868
 8017740:	24002cc8 	.word	0x24002cc8
 8017744:	24002cdc 	.word	0x24002cdc
 8017748:	24002cf8 	.word	0x24002cf8
 801774c:	24002d0c 	.word	0x24002d0c
 8017750:	24002d24 	.word	0x24002d24
 8017754:	24002cf0 	.word	0x24002cf0
 8017758:	24002cf4 	.word	0x24002cf4

0801775c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801775c:	b580      	push	{r7, lr}
 801775e:	b082      	sub	sp, #8
 8017760:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017762:	e019      	b.n	8017798 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8017764:	f000 ffb8 	bl	80186d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017768:	4b10      	ldr	r3, [pc, #64]	@ (80177ac <prvCheckTasksWaitingTermination+0x50>)
 801776a:	68db      	ldr	r3, [r3, #12]
 801776c:	68db      	ldr	r3, [r3, #12]
 801776e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	3304      	adds	r3, #4
 8017774:	4618      	mov	r0, r3
 8017776:	f7fe fa17 	bl	8015ba8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801777a:	4b0d      	ldr	r3, [pc, #52]	@ (80177b0 <prvCheckTasksWaitingTermination+0x54>)
 801777c:	681b      	ldr	r3, [r3, #0]
 801777e:	3b01      	subs	r3, #1
 8017780:	4a0b      	ldr	r2, [pc, #44]	@ (80177b0 <prvCheckTasksWaitingTermination+0x54>)
 8017782:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8017784:	4b0b      	ldr	r3, [pc, #44]	@ (80177b4 <prvCheckTasksWaitingTermination+0x58>)
 8017786:	681b      	ldr	r3, [r3, #0]
 8017788:	3b01      	subs	r3, #1
 801778a:	4a0a      	ldr	r2, [pc, #40]	@ (80177b4 <prvCheckTasksWaitingTermination+0x58>)
 801778c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801778e:	f000 ffd5 	bl	801873c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8017792:	6878      	ldr	r0, [r7, #4]
 8017794:	f000 f810 	bl	80177b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8017798:	4b06      	ldr	r3, [pc, #24]	@ (80177b4 <prvCheckTasksWaitingTermination+0x58>)
 801779a:	681b      	ldr	r3, [r3, #0]
 801779c:	2b00      	cmp	r3, #0
 801779e:	d1e1      	bne.n	8017764 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80177a0:	bf00      	nop
 80177a2:	bf00      	nop
 80177a4:	3708      	adds	r7, #8
 80177a6:	46bd      	mov	sp, r7
 80177a8:	bd80      	pop	{r7, pc}
 80177aa:	bf00      	nop
 80177ac:	24002d0c 	.word	0x24002d0c
 80177b0:	24002d38 	.word	0x24002d38
 80177b4:	24002d20 	.word	0x24002d20

080177b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80177b8:	b580      	push	{r7, lr}
 80177ba:	b084      	sub	sp, #16
 80177bc:	af00      	add	r7, sp, #0
 80177be:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	3354      	adds	r3, #84	@ 0x54
 80177c4:	4618      	mov	r0, r3
 80177c6:	f002 f9b7 	bl	8019b38 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80177ca:	687b      	ldr	r3, [r7, #4]
 80177cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80177d0:	2b00      	cmp	r3, #0
 80177d2:	d108      	bne.n	80177e6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80177d8:	4618      	mov	r0, r3
 80177da:	f001 f96d 	bl	8018ab8 <vPortFree>
				vPortFree( pxTCB );
 80177de:	6878      	ldr	r0, [r7, #4]
 80177e0:	f001 f96a 	bl	8018ab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80177e4:	e019      	b.n	801781a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80177e6:	687b      	ldr	r3, [r7, #4]
 80177e8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80177ec:	2b01      	cmp	r3, #1
 80177ee:	d103      	bne.n	80177f8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80177f0:	6878      	ldr	r0, [r7, #4]
 80177f2:	f001 f961 	bl	8018ab8 <vPortFree>
	}
 80177f6:	e010      	b.n	801781a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80177f8:	687b      	ldr	r3, [r7, #4]
 80177fa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80177fe:	2b02      	cmp	r3, #2
 8017800:	d00b      	beq.n	801781a <prvDeleteTCB+0x62>
	__asm volatile
 8017802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017806:	f383 8811 	msr	BASEPRI, r3
 801780a:	f3bf 8f6f 	isb	sy
 801780e:	f3bf 8f4f 	dsb	sy
 8017812:	60fb      	str	r3, [r7, #12]
}
 8017814:	bf00      	nop
 8017816:	bf00      	nop
 8017818:	e7fd      	b.n	8017816 <prvDeleteTCB+0x5e>
	}
 801781a:	bf00      	nop
 801781c:	3710      	adds	r7, #16
 801781e:	46bd      	mov	sp, r7
 8017820:	bd80      	pop	{r7, pc}
	...

08017824 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8017824:	b480      	push	{r7}
 8017826:	b083      	sub	sp, #12
 8017828:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801782a:	4b0c      	ldr	r3, [pc, #48]	@ (801785c <prvResetNextTaskUnblockTime+0x38>)
 801782c:	681b      	ldr	r3, [r3, #0]
 801782e:	681b      	ldr	r3, [r3, #0]
 8017830:	2b00      	cmp	r3, #0
 8017832:	d104      	bne.n	801783e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8017834:	4b0a      	ldr	r3, [pc, #40]	@ (8017860 <prvResetNextTaskUnblockTime+0x3c>)
 8017836:	f04f 32ff 	mov.w	r2, #4294967295
 801783a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801783c:	e008      	b.n	8017850 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801783e:	4b07      	ldr	r3, [pc, #28]	@ (801785c <prvResetNextTaskUnblockTime+0x38>)
 8017840:	681b      	ldr	r3, [r3, #0]
 8017842:	68db      	ldr	r3, [r3, #12]
 8017844:	68db      	ldr	r3, [r3, #12]
 8017846:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	685b      	ldr	r3, [r3, #4]
 801784c:	4a04      	ldr	r2, [pc, #16]	@ (8017860 <prvResetNextTaskUnblockTime+0x3c>)
 801784e:	6013      	str	r3, [r2, #0]
}
 8017850:	bf00      	nop
 8017852:	370c      	adds	r7, #12
 8017854:	46bd      	mov	sp, r7
 8017856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801785a:	4770      	bx	lr
 801785c:	24002cf0 	.word	0x24002cf0
 8017860:	24002d58 	.word	0x24002d58

08017864 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8017864:	b480      	push	{r7}
 8017866:	b083      	sub	sp, #12
 8017868:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801786a:	4b05      	ldr	r3, [pc, #20]	@ (8017880 <xTaskGetCurrentTaskHandle+0x1c>)
 801786c:	681b      	ldr	r3, [r3, #0]
 801786e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8017870:	687b      	ldr	r3, [r7, #4]
	}
 8017872:	4618      	mov	r0, r3
 8017874:	370c      	adds	r7, #12
 8017876:	46bd      	mov	sp, r7
 8017878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801787c:	4770      	bx	lr
 801787e:	bf00      	nop
 8017880:	24002864 	.word	0x24002864

08017884 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8017884:	b480      	push	{r7}
 8017886:	b083      	sub	sp, #12
 8017888:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801788a:	4b0b      	ldr	r3, [pc, #44]	@ (80178b8 <xTaskGetSchedulerState+0x34>)
 801788c:	681b      	ldr	r3, [r3, #0]
 801788e:	2b00      	cmp	r3, #0
 8017890:	d102      	bne.n	8017898 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8017892:	2301      	movs	r3, #1
 8017894:	607b      	str	r3, [r7, #4]
 8017896:	e008      	b.n	80178aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017898:	4b08      	ldr	r3, [pc, #32]	@ (80178bc <xTaskGetSchedulerState+0x38>)
 801789a:	681b      	ldr	r3, [r3, #0]
 801789c:	2b00      	cmp	r3, #0
 801789e:	d102      	bne.n	80178a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80178a0:	2302      	movs	r3, #2
 80178a2:	607b      	str	r3, [r7, #4]
 80178a4:	e001      	b.n	80178aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80178a6:	2300      	movs	r3, #0
 80178a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80178aa:	687b      	ldr	r3, [r7, #4]
	}
 80178ac:	4618      	mov	r0, r3
 80178ae:	370c      	adds	r7, #12
 80178b0:	46bd      	mov	sp, r7
 80178b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178b6:	4770      	bx	lr
 80178b8:	24002d44 	.word	0x24002d44
 80178bc:	24002d60 	.word	0x24002d60

080178c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80178c0:	b580      	push	{r7, lr}
 80178c2:	b084      	sub	sp, #16
 80178c4:	af00      	add	r7, sp, #0
 80178c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80178cc:	2300      	movs	r3, #0
 80178ce:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	2b00      	cmp	r3, #0
 80178d4:	d051      	beq.n	801797a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80178d6:	68bb      	ldr	r3, [r7, #8]
 80178d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80178da:	4b2a      	ldr	r3, [pc, #168]	@ (8017984 <xTaskPriorityInherit+0xc4>)
 80178dc:	681b      	ldr	r3, [r3, #0]
 80178de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80178e0:	429a      	cmp	r2, r3
 80178e2:	d241      	bcs.n	8017968 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80178e4:	68bb      	ldr	r3, [r7, #8]
 80178e6:	699b      	ldr	r3, [r3, #24]
 80178e8:	2b00      	cmp	r3, #0
 80178ea:	db06      	blt.n	80178fa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80178ec:	4b25      	ldr	r3, [pc, #148]	@ (8017984 <xTaskPriorityInherit+0xc4>)
 80178ee:	681b      	ldr	r3, [r3, #0]
 80178f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80178f2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80178f6:	68bb      	ldr	r3, [r7, #8]
 80178f8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80178fa:	68bb      	ldr	r3, [r7, #8]
 80178fc:	6959      	ldr	r1, [r3, #20]
 80178fe:	68bb      	ldr	r3, [r7, #8]
 8017900:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017902:	4613      	mov	r3, r2
 8017904:	009b      	lsls	r3, r3, #2
 8017906:	4413      	add	r3, r2
 8017908:	009b      	lsls	r3, r3, #2
 801790a:	4a1f      	ldr	r2, [pc, #124]	@ (8017988 <xTaskPriorityInherit+0xc8>)
 801790c:	4413      	add	r3, r2
 801790e:	4299      	cmp	r1, r3
 8017910:	d122      	bne.n	8017958 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017912:	68bb      	ldr	r3, [r7, #8]
 8017914:	3304      	adds	r3, #4
 8017916:	4618      	mov	r0, r3
 8017918:	f7fe f946 	bl	8015ba8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801791c:	4b19      	ldr	r3, [pc, #100]	@ (8017984 <xTaskPriorityInherit+0xc4>)
 801791e:	681b      	ldr	r3, [r3, #0]
 8017920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017922:	68bb      	ldr	r3, [r7, #8]
 8017924:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8017926:	68bb      	ldr	r3, [r7, #8]
 8017928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801792a:	4b18      	ldr	r3, [pc, #96]	@ (801798c <xTaskPriorityInherit+0xcc>)
 801792c:	681b      	ldr	r3, [r3, #0]
 801792e:	429a      	cmp	r2, r3
 8017930:	d903      	bls.n	801793a <xTaskPriorityInherit+0x7a>
 8017932:	68bb      	ldr	r3, [r7, #8]
 8017934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017936:	4a15      	ldr	r2, [pc, #84]	@ (801798c <xTaskPriorityInherit+0xcc>)
 8017938:	6013      	str	r3, [r2, #0]
 801793a:	68bb      	ldr	r3, [r7, #8]
 801793c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801793e:	4613      	mov	r3, r2
 8017940:	009b      	lsls	r3, r3, #2
 8017942:	4413      	add	r3, r2
 8017944:	009b      	lsls	r3, r3, #2
 8017946:	4a10      	ldr	r2, [pc, #64]	@ (8017988 <xTaskPriorityInherit+0xc8>)
 8017948:	441a      	add	r2, r3
 801794a:	68bb      	ldr	r3, [r7, #8]
 801794c:	3304      	adds	r3, #4
 801794e:	4619      	mov	r1, r3
 8017950:	4610      	mov	r0, r2
 8017952:	f7fe f8cc 	bl	8015aee <vListInsertEnd>
 8017956:	e004      	b.n	8017962 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8017958:	4b0a      	ldr	r3, [pc, #40]	@ (8017984 <xTaskPriorityInherit+0xc4>)
 801795a:	681b      	ldr	r3, [r3, #0]
 801795c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801795e:	68bb      	ldr	r3, [r7, #8]
 8017960:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8017962:	2301      	movs	r3, #1
 8017964:	60fb      	str	r3, [r7, #12]
 8017966:	e008      	b.n	801797a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8017968:	68bb      	ldr	r3, [r7, #8]
 801796a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801796c:	4b05      	ldr	r3, [pc, #20]	@ (8017984 <xTaskPriorityInherit+0xc4>)
 801796e:	681b      	ldr	r3, [r3, #0]
 8017970:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017972:	429a      	cmp	r2, r3
 8017974:	d201      	bcs.n	801797a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8017976:	2301      	movs	r3, #1
 8017978:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801797a:	68fb      	ldr	r3, [r7, #12]
	}
 801797c:	4618      	mov	r0, r3
 801797e:	3710      	adds	r7, #16
 8017980:	46bd      	mov	sp, r7
 8017982:	bd80      	pop	{r7, pc}
 8017984:	24002864 	.word	0x24002864
 8017988:	24002868 	.word	0x24002868
 801798c:	24002d40 	.word	0x24002d40

08017990 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8017990:	b580      	push	{r7, lr}
 8017992:	b086      	sub	sp, #24
 8017994:	af00      	add	r7, sp, #0
 8017996:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8017998:	687b      	ldr	r3, [r7, #4]
 801799a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801799c:	2300      	movs	r3, #0
 801799e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	2b00      	cmp	r3, #0
 80179a4:	d058      	beq.n	8017a58 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80179a6:	4b2f      	ldr	r3, [pc, #188]	@ (8017a64 <xTaskPriorityDisinherit+0xd4>)
 80179a8:	681b      	ldr	r3, [r3, #0]
 80179aa:	693a      	ldr	r2, [r7, #16]
 80179ac:	429a      	cmp	r2, r3
 80179ae:	d00b      	beq.n	80179c8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80179b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80179b4:	f383 8811 	msr	BASEPRI, r3
 80179b8:	f3bf 8f6f 	isb	sy
 80179bc:	f3bf 8f4f 	dsb	sy
 80179c0:	60fb      	str	r3, [r7, #12]
}
 80179c2:	bf00      	nop
 80179c4:	bf00      	nop
 80179c6:	e7fd      	b.n	80179c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80179c8:	693b      	ldr	r3, [r7, #16]
 80179ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80179cc:	2b00      	cmp	r3, #0
 80179ce:	d10b      	bne.n	80179e8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80179d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80179d4:	f383 8811 	msr	BASEPRI, r3
 80179d8:	f3bf 8f6f 	isb	sy
 80179dc:	f3bf 8f4f 	dsb	sy
 80179e0:	60bb      	str	r3, [r7, #8]
}
 80179e2:	bf00      	nop
 80179e4:	bf00      	nop
 80179e6:	e7fd      	b.n	80179e4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80179e8:	693b      	ldr	r3, [r7, #16]
 80179ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80179ec:	1e5a      	subs	r2, r3, #1
 80179ee:	693b      	ldr	r3, [r7, #16]
 80179f0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80179f2:	693b      	ldr	r3, [r7, #16]
 80179f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80179f6:	693b      	ldr	r3, [r7, #16]
 80179f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80179fa:	429a      	cmp	r2, r3
 80179fc:	d02c      	beq.n	8017a58 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80179fe:	693b      	ldr	r3, [r7, #16]
 8017a00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	d128      	bne.n	8017a58 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017a06:	693b      	ldr	r3, [r7, #16]
 8017a08:	3304      	adds	r3, #4
 8017a0a:	4618      	mov	r0, r3
 8017a0c:	f7fe f8cc 	bl	8015ba8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8017a10:	693b      	ldr	r3, [r7, #16]
 8017a12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8017a14:	693b      	ldr	r3, [r7, #16]
 8017a16:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017a18:	693b      	ldr	r3, [r7, #16]
 8017a1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a1c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8017a20:	693b      	ldr	r3, [r7, #16]
 8017a22:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8017a24:	693b      	ldr	r3, [r7, #16]
 8017a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a28:	4b0f      	ldr	r3, [pc, #60]	@ (8017a68 <xTaskPriorityDisinherit+0xd8>)
 8017a2a:	681b      	ldr	r3, [r3, #0]
 8017a2c:	429a      	cmp	r2, r3
 8017a2e:	d903      	bls.n	8017a38 <xTaskPriorityDisinherit+0xa8>
 8017a30:	693b      	ldr	r3, [r7, #16]
 8017a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017a34:	4a0c      	ldr	r2, [pc, #48]	@ (8017a68 <xTaskPriorityDisinherit+0xd8>)
 8017a36:	6013      	str	r3, [r2, #0]
 8017a38:	693b      	ldr	r3, [r7, #16]
 8017a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017a3c:	4613      	mov	r3, r2
 8017a3e:	009b      	lsls	r3, r3, #2
 8017a40:	4413      	add	r3, r2
 8017a42:	009b      	lsls	r3, r3, #2
 8017a44:	4a09      	ldr	r2, [pc, #36]	@ (8017a6c <xTaskPriorityDisinherit+0xdc>)
 8017a46:	441a      	add	r2, r3
 8017a48:	693b      	ldr	r3, [r7, #16]
 8017a4a:	3304      	adds	r3, #4
 8017a4c:	4619      	mov	r1, r3
 8017a4e:	4610      	mov	r0, r2
 8017a50:	f7fe f84d 	bl	8015aee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8017a54:	2301      	movs	r3, #1
 8017a56:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8017a58:	697b      	ldr	r3, [r7, #20]
	}
 8017a5a:	4618      	mov	r0, r3
 8017a5c:	3718      	adds	r7, #24
 8017a5e:	46bd      	mov	sp, r7
 8017a60:	bd80      	pop	{r7, pc}
 8017a62:	bf00      	nop
 8017a64:	24002864 	.word	0x24002864
 8017a68:	24002d40 	.word	0x24002d40
 8017a6c:	24002868 	.word	0x24002868

08017a70 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8017a70:	b580      	push	{r7, lr}
 8017a72:	b088      	sub	sp, #32
 8017a74:	af00      	add	r7, sp, #0
 8017a76:	6078      	str	r0, [r7, #4]
 8017a78:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8017a7e:	2301      	movs	r3, #1
 8017a80:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8017a82:	687b      	ldr	r3, [r7, #4]
 8017a84:	2b00      	cmp	r3, #0
 8017a86:	d06c      	beq.n	8017b62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8017a88:	69bb      	ldr	r3, [r7, #24]
 8017a8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d10b      	bne.n	8017aa8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8017a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017a94:	f383 8811 	msr	BASEPRI, r3
 8017a98:	f3bf 8f6f 	isb	sy
 8017a9c:	f3bf 8f4f 	dsb	sy
 8017aa0:	60fb      	str	r3, [r7, #12]
}
 8017aa2:	bf00      	nop
 8017aa4:	bf00      	nop
 8017aa6:	e7fd      	b.n	8017aa4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8017aa8:	69bb      	ldr	r3, [r7, #24]
 8017aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017aac:	683a      	ldr	r2, [r7, #0]
 8017aae:	429a      	cmp	r2, r3
 8017ab0:	d902      	bls.n	8017ab8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8017ab2:	683b      	ldr	r3, [r7, #0]
 8017ab4:	61fb      	str	r3, [r7, #28]
 8017ab6:	e002      	b.n	8017abe <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8017ab8:	69bb      	ldr	r3, [r7, #24]
 8017aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017abc:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8017abe:	69bb      	ldr	r3, [r7, #24]
 8017ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ac2:	69fa      	ldr	r2, [r7, #28]
 8017ac4:	429a      	cmp	r2, r3
 8017ac6:	d04c      	beq.n	8017b62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8017ac8:	69bb      	ldr	r3, [r7, #24]
 8017aca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017acc:	697a      	ldr	r2, [r7, #20]
 8017ace:	429a      	cmp	r2, r3
 8017ad0:	d147      	bne.n	8017b62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8017ad2:	4b26      	ldr	r3, [pc, #152]	@ (8017b6c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8017ad4:	681b      	ldr	r3, [r3, #0]
 8017ad6:	69ba      	ldr	r2, [r7, #24]
 8017ad8:	429a      	cmp	r2, r3
 8017ada:	d10b      	bne.n	8017af4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8017adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017ae0:	f383 8811 	msr	BASEPRI, r3
 8017ae4:	f3bf 8f6f 	isb	sy
 8017ae8:	f3bf 8f4f 	dsb	sy
 8017aec:	60bb      	str	r3, [r7, #8]
}
 8017aee:	bf00      	nop
 8017af0:	bf00      	nop
 8017af2:	e7fd      	b.n	8017af0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8017af4:	69bb      	ldr	r3, [r7, #24]
 8017af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017af8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8017afa:	69bb      	ldr	r3, [r7, #24]
 8017afc:	69fa      	ldr	r2, [r7, #28]
 8017afe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8017b00:	69bb      	ldr	r3, [r7, #24]
 8017b02:	699b      	ldr	r3, [r3, #24]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	db04      	blt.n	8017b12 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017b08:	69fb      	ldr	r3, [r7, #28]
 8017b0a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8017b0e:	69bb      	ldr	r3, [r7, #24]
 8017b10:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8017b12:	69bb      	ldr	r3, [r7, #24]
 8017b14:	6959      	ldr	r1, [r3, #20]
 8017b16:	693a      	ldr	r2, [r7, #16]
 8017b18:	4613      	mov	r3, r2
 8017b1a:	009b      	lsls	r3, r3, #2
 8017b1c:	4413      	add	r3, r2
 8017b1e:	009b      	lsls	r3, r3, #2
 8017b20:	4a13      	ldr	r2, [pc, #76]	@ (8017b70 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8017b22:	4413      	add	r3, r2
 8017b24:	4299      	cmp	r1, r3
 8017b26:	d11c      	bne.n	8017b62 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017b28:	69bb      	ldr	r3, [r7, #24]
 8017b2a:	3304      	adds	r3, #4
 8017b2c:	4618      	mov	r0, r3
 8017b2e:	f7fe f83b 	bl	8015ba8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8017b32:	69bb      	ldr	r3, [r7, #24]
 8017b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017b36:	4b0f      	ldr	r3, [pc, #60]	@ (8017b74 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	429a      	cmp	r2, r3
 8017b3c:	d903      	bls.n	8017b46 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8017b3e:	69bb      	ldr	r3, [r7, #24]
 8017b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b42:	4a0c      	ldr	r2, [pc, #48]	@ (8017b74 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8017b44:	6013      	str	r3, [r2, #0]
 8017b46:	69bb      	ldr	r3, [r7, #24]
 8017b48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017b4a:	4613      	mov	r3, r2
 8017b4c:	009b      	lsls	r3, r3, #2
 8017b4e:	4413      	add	r3, r2
 8017b50:	009b      	lsls	r3, r3, #2
 8017b52:	4a07      	ldr	r2, [pc, #28]	@ (8017b70 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8017b54:	441a      	add	r2, r3
 8017b56:	69bb      	ldr	r3, [r7, #24]
 8017b58:	3304      	adds	r3, #4
 8017b5a:	4619      	mov	r1, r3
 8017b5c:	4610      	mov	r0, r2
 8017b5e:	f7fd ffc6 	bl	8015aee <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8017b62:	bf00      	nop
 8017b64:	3720      	adds	r7, #32
 8017b66:	46bd      	mov	sp, r7
 8017b68:	bd80      	pop	{r7, pc}
 8017b6a:	bf00      	nop
 8017b6c:	24002864 	.word	0x24002864
 8017b70:	24002868 	.word	0x24002868
 8017b74:	24002d40 	.word	0x24002d40

08017b78 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8017b78:	b480      	push	{r7}
 8017b7a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8017b7c:	4b07      	ldr	r3, [pc, #28]	@ (8017b9c <pvTaskIncrementMutexHeldCount+0x24>)
 8017b7e:	681b      	ldr	r3, [r3, #0]
 8017b80:	2b00      	cmp	r3, #0
 8017b82:	d004      	beq.n	8017b8e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8017b84:	4b05      	ldr	r3, [pc, #20]	@ (8017b9c <pvTaskIncrementMutexHeldCount+0x24>)
 8017b86:	681b      	ldr	r3, [r3, #0]
 8017b88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8017b8a:	3201      	adds	r2, #1
 8017b8c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8017b8e:	4b03      	ldr	r3, [pc, #12]	@ (8017b9c <pvTaskIncrementMutexHeldCount+0x24>)
 8017b90:	681b      	ldr	r3, [r3, #0]
	}
 8017b92:	4618      	mov	r0, r3
 8017b94:	46bd      	mov	sp, r7
 8017b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b9a:	4770      	bx	lr
 8017b9c:	24002864 	.word	0x24002864

08017ba0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8017ba0:	b580      	push	{r7, lr}
 8017ba2:	b084      	sub	sp, #16
 8017ba4:	af00      	add	r7, sp, #0
 8017ba6:	6078      	str	r0, [r7, #4]
 8017ba8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8017baa:	4b21      	ldr	r3, [pc, #132]	@ (8017c30 <prvAddCurrentTaskToDelayedList+0x90>)
 8017bac:	681b      	ldr	r3, [r3, #0]
 8017bae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8017bb0:	4b20      	ldr	r3, [pc, #128]	@ (8017c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8017bb2:	681b      	ldr	r3, [r3, #0]
 8017bb4:	3304      	adds	r3, #4
 8017bb6:	4618      	mov	r0, r3
 8017bb8:	f7fd fff6 	bl	8015ba8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017bc2:	d10a      	bne.n	8017bda <prvAddCurrentTaskToDelayedList+0x3a>
 8017bc4:	683b      	ldr	r3, [r7, #0]
 8017bc6:	2b00      	cmp	r3, #0
 8017bc8:	d007      	beq.n	8017bda <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017bca:	4b1a      	ldr	r3, [pc, #104]	@ (8017c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8017bcc:	681b      	ldr	r3, [r3, #0]
 8017bce:	3304      	adds	r3, #4
 8017bd0:	4619      	mov	r1, r3
 8017bd2:	4819      	ldr	r0, [pc, #100]	@ (8017c38 <prvAddCurrentTaskToDelayedList+0x98>)
 8017bd4:	f7fd ff8b 	bl	8015aee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8017bd8:	e026      	b.n	8017c28 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8017bda:	68fa      	ldr	r2, [r7, #12]
 8017bdc:	687b      	ldr	r3, [r7, #4]
 8017bde:	4413      	add	r3, r2
 8017be0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8017be2:	4b14      	ldr	r3, [pc, #80]	@ (8017c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8017be4:	681b      	ldr	r3, [r3, #0]
 8017be6:	68ba      	ldr	r2, [r7, #8]
 8017be8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8017bea:	68ba      	ldr	r2, [r7, #8]
 8017bec:	68fb      	ldr	r3, [r7, #12]
 8017bee:	429a      	cmp	r2, r3
 8017bf0:	d209      	bcs.n	8017c06 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017bf2:	4b12      	ldr	r3, [pc, #72]	@ (8017c3c <prvAddCurrentTaskToDelayedList+0x9c>)
 8017bf4:	681a      	ldr	r2, [r3, #0]
 8017bf6:	4b0f      	ldr	r3, [pc, #60]	@ (8017c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8017bf8:	681b      	ldr	r3, [r3, #0]
 8017bfa:	3304      	adds	r3, #4
 8017bfc:	4619      	mov	r1, r3
 8017bfe:	4610      	mov	r0, r2
 8017c00:	f7fd ff99 	bl	8015b36 <vListInsert>
}
 8017c04:	e010      	b.n	8017c28 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8017c06:	4b0e      	ldr	r3, [pc, #56]	@ (8017c40 <prvAddCurrentTaskToDelayedList+0xa0>)
 8017c08:	681a      	ldr	r2, [r3, #0]
 8017c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8017c34 <prvAddCurrentTaskToDelayedList+0x94>)
 8017c0c:	681b      	ldr	r3, [r3, #0]
 8017c0e:	3304      	adds	r3, #4
 8017c10:	4619      	mov	r1, r3
 8017c12:	4610      	mov	r0, r2
 8017c14:	f7fd ff8f 	bl	8015b36 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8017c18:	4b0a      	ldr	r3, [pc, #40]	@ (8017c44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8017c1a:	681b      	ldr	r3, [r3, #0]
 8017c1c:	68ba      	ldr	r2, [r7, #8]
 8017c1e:	429a      	cmp	r2, r3
 8017c20:	d202      	bcs.n	8017c28 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8017c22:	4a08      	ldr	r2, [pc, #32]	@ (8017c44 <prvAddCurrentTaskToDelayedList+0xa4>)
 8017c24:	68bb      	ldr	r3, [r7, #8]
 8017c26:	6013      	str	r3, [r2, #0]
}
 8017c28:	bf00      	nop
 8017c2a:	3710      	adds	r7, #16
 8017c2c:	46bd      	mov	sp, r7
 8017c2e:	bd80      	pop	{r7, pc}
 8017c30:	24002d3c 	.word	0x24002d3c
 8017c34:	24002864 	.word	0x24002864
 8017c38:	24002d24 	.word	0x24002d24
 8017c3c:	24002cf4 	.word	0x24002cf4
 8017c40:	24002cf0 	.word	0x24002cf0
 8017c44:	24002d58 	.word	0x24002d58

08017c48 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8017c48:	b580      	push	{r7, lr}
 8017c4a:	b08a      	sub	sp, #40	@ 0x28
 8017c4c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8017c4e:	2300      	movs	r3, #0
 8017c50:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8017c52:	f000 fbb1 	bl	80183b8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8017c56:	4b1d      	ldr	r3, [pc, #116]	@ (8017ccc <xTimerCreateTimerTask+0x84>)
 8017c58:	681b      	ldr	r3, [r3, #0]
 8017c5a:	2b00      	cmp	r3, #0
 8017c5c:	d021      	beq.n	8017ca2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8017c5e:	2300      	movs	r3, #0
 8017c60:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8017c62:	2300      	movs	r3, #0
 8017c64:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8017c66:	1d3a      	adds	r2, r7, #4
 8017c68:	f107 0108 	add.w	r1, r7, #8
 8017c6c:	f107 030c 	add.w	r3, r7, #12
 8017c70:	4618      	mov	r0, r3
 8017c72:	f7fd fef5 	bl	8015a60 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8017c76:	6879      	ldr	r1, [r7, #4]
 8017c78:	68bb      	ldr	r3, [r7, #8]
 8017c7a:	68fa      	ldr	r2, [r7, #12]
 8017c7c:	9202      	str	r2, [sp, #8]
 8017c7e:	9301      	str	r3, [sp, #4]
 8017c80:	2302      	movs	r3, #2
 8017c82:	9300      	str	r3, [sp, #0]
 8017c84:	2300      	movs	r3, #0
 8017c86:	460a      	mov	r2, r1
 8017c88:	4911      	ldr	r1, [pc, #68]	@ (8017cd0 <xTimerCreateTimerTask+0x88>)
 8017c8a:	4812      	ldr	r0, [pc, #72]	@ (8017cd4 <xTimerCreateTimerTask+0x8c>)
 8017c8c:	f7fe ff92 	bl	8016bb4 <xTaskCreateStatic>
 8017c90:	4603      	mov	r3, r0
 8017c92:	4a11      	ldr	r2, [pc, #68]	@ (8017cd8 <xTimerCreateTimerTask+0x90>)
 8017c94:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8017c96:	4b10      	ldr	r3, [pc, #64]	@ (8017cd8 <xTimerCreateTimerTask+0x90>)
 8017c98:	681b      	ldr	r3, [r3, #0]
 8017c9a:	2b00      	cmp	r3, #0
 8017c9c:	d001      	beq.n	8017ca2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8017c9e:	2301      	movs	r3, #1
 8017ca0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8017ca2:	697b      	ldr	r3, [r7, #20]
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	d10b      	bne.n	8017cc0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8017ca8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017cac:	f383 8811 	msr	BASEPRI, r3
 8017cb0:	f3bf 8f6f 	isb	sy
 8017cb4:	f3bf 8f4f 	dsb	sy
 8017cb8:	613b      	str	r3, [r7, #16]
}
 8017cba:	bf00      	nop
 8017cbc:	bf00      	nop
 8017cbe:	e7fd      	b.n	8017cbc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8017cc0:	697b      	ldr	r3, [r7, #20]
}
 8017cc2:	4618      	mov	r0, r3
 8017cc4:	3718      	adds	r7, #24
 8017cc6:	46bd      	mov	sp, r7
 8017cc8:	bd80      	pop	{r7, pc}
 8017cca:	bf00      	nop
 8017ccc:	24002d94 	.word	0x24002d94
 8017cd0:	0801cfd0 	.word	0x0801cfd0
 8017cd4:	08017f51 	.word	0x08017f51
 8017cd8:	24002d98 	.word	0x24002d98

08017cdc <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	b088      	sub	sp, #32
 8017ce0:	af02      	add	r7, sp, #8
 8017ce2:	60f8      	str	r0, [r7, #12]
 8017ce4:	60b9      	str	r1, [r7, #8]
 8017ce6:	607a      	str	r2, [r7, #4]
 8017ce8:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8017cea:	202c      	movs	r0, #44	@ 0x2c
 8017cec:	f000 fe16 	bl	801891c <pvPortMalloc>
 8017cf0:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8017cf2:	697b      	ldr	r3, [r7, #20]
 8017cf4:	2b00      	cmp	r3, #0
 8017cf6:	d00d      	beq.n	8017d14 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8017cf8:	697b      	ldr	r3, [r7, #20]
 8017cfa:	2200      	movs	r2, #0
 8017cfc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8017d00:	697b      	ldr	r3, [r7, #20]
 8017d02:	9301      	str	r3, [sp, #4]
 8017d04:	6a3b      	ldr	r3, [r7, #32]
 8017d06:	9300      	str	r3, [sp, #0]
 8017d08:	683b      	ldr	r3, [r7, #0]
 8017d0a:	687a      	ldr	r2, [r7, #4]
 8017d0c:	68b9      	ldr	r1, [r7, #8]
 8017d0e:	68f8      	ldr	r0, [r7, #12]
 8017d10:	f000 f845 	bl	8017d9e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8017d14:	697b      	ldr	r3, [r7, #20]
	}
 8017d16:	4618      	mov	r0, r3
 8017d18:	3718      	adds	r7, #24
 8017d1a:	46bd      	mov	sp, r7
 8017d1c:	bd80      	pop	{r7, pc}

08017d1e <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 8017d1e:	b580      	push	{r7, lr}
 8017d20:	b08a      	sub	sp, #40	@ 0x28
 8017d22:	af02      	add	r7, sp, #8
 8017d24:	60f8      	str	r0, [r7, #12]
 8017d26:	60b9      	str	r1, [r7, #8]
 8017d28:	607a      	str	r2, [r7, #4]
 8017d2a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 8017d2c:	232c      	movs	r3, #44	@ 0x2c
 8017d2e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 8017d30:	693b      	ldr	r3, [r7, #16]
 8017d32:	2b2c      	cmp	r3, #44	@ 0x2c
 8017d34:	d00b      	beq.n	8017d4e <xTimerCreateStatic+0x30>
	__asm volatile
 8017d36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d3a:	f383 8811 	msr	BASEPRI, r3
 8017d3e:	f3bf 8f6f 	isb	sy
 8017d42:	f3bf 8f4f 	dsb	sy
 8017d46:	61bb      	str	r3, [r7, #24]
}
 8017d48:	bf00      	nop
 8017d4a:	bf00      	nop
 8017d4c:	e7fd      	b.n	8017d4a <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8017d4e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8017d50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d10b      	bne.n	8017d6e <xTimerCreateStatic+0x50>
	__asm volatile
 8017d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017d5a:	f383 8811 	msr	BASEPRI, r3
 8017d5e:	f3bf 8f6f 	isb	sy
 8017d62:	f3bf 8f4f 	dsb	sy
 8017d66:	617b      	str	r3, [r7, #20]
}
 8017d68:	bf00      	nop
 8017d6a:	bf00      	nop
 8017d6c:	e7fd      	b.n	8017d6a <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8017d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d70:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8017d72:	69fb      	ldr	r3, [r7, #28]
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	d00d      	beq.n	8017d94 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 8017d78:	69fb      	ldr	r3, [r7, #28]
 8017d7a:	2202      	movs	r2, #2
 8017d7c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8017d80:	69fb      	ldr	r3, [r7, #28]
 8017d82:	9301      	str	r3, [sp, #4]
 8017d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d86:	9300      	str	r3, [sp, #0]
 8017d88:	683b      	ldr	r3, [r7, #0]
 8017d8a:	687a      	ldr	r2, [r7, #4]
 8017d8c:	68b9      	ldr	r1, [r7, #8]
 8017d8e:	68f8      	ldr	r0, [r7, #12]
 8017d90:	f000 f805 	bl	8017d9e <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8017d94:	69fb      	ldr	r3, [r7, #28]
	}
 8017d96:	4618      	mov	r0, r3
 8017d98:	3720      	adds	r7, #32
 8017d9a:	46bd      	mov	sp, r7
 8017d9c:	bd80      	pop	{r7, pc}

08017d9e <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8017d9e:	b580      	push	{r7, lr}
 8017da0:	b086      	sub	sp, #24
 8017da2:	af00      	add	r7, sp, #0
 8017da4:	60f8      	str	r0, [r7, #12]
 8017da6:	60b9      	str	r1, [r7, #8]
 8017da8:	607a      	str	r2, [r7, #4]
 8017daa:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8017dac:	68bb      	ldr	r3, [r7, #8]
 8017dae:	2b00      	cmp	r3, #0
 8017db0:	d10b      	bne.n	8017dca <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8017db2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017db6:	f383 8811 	msr	BASEPRI, r3
 8017dba:	f3bf 8f6f 	isb	sy
 8017dbe:	f3bf 8f4f 	dsb	sy
 8017dc2:	617b      	str	r3, [r7, #20]
}
 8017dc4:	bf00      	nop
 8017dc6:	bf00      	nop
 8017dc8:	e7fd      	b.n	8017dc6 <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8017dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dcc:	2b00      	cmp	r3, #0
 8017dce:	d01e      	beq.n	8017e0e <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8017dd0:	f000 faf2 	bl	80183b8 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8017dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dd6:	68fa      	ldr	r2, [r7, #12]
 8017dd8:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8017dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ddc:	68ba      	ldr	r2, [r7, #8]
 8017dde:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8017de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017de2:	683a      	ldr	r2, [r7, #0]
 8017de4:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8017de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017de8:	6a3a      	ldr	r2, [r7, #32]
 8017dea:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8017dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dee:	3304      	adds	r3, #4
 8017df0:	4618      	mov	r0, r3
 8017df2:	f7fd fe6f 	bl	8015ad4 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8017df6:	687b      	ldr	r3, [r7, #4]
 8017df8:	2b00      	cmp	r3, #0
 8017dfa:	d008      	beq.n	8017e0e <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8017dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017dfe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017e02:	f043 0304 	orr.w	r3, r3, #4
 8017e06:	b2da      	uxtb	r2, r3
 8017e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8017e0e:	bf00      	nop
 8017e10:	3718      	adds	r7, #24
 8017e12:	46bd      	mov	sp, r7
 8017e14:	bd80      	pop	{r7, pc}
	...

08017e18 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8017e18:	b580      	push	{r7, lr}
 8017e1a:	b08a      	sub	sp, #40	@ 0x28
 8017e1c:	af00      	add	r7, sp, #0
 8017e1e:	60f8      	str	r0, [r7, #12]
 8017e20:	60b9      	str	r1, [r7, #8]
 8017e22:	607a      	str	r2, [r7, #4]
 8017e24:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8017e26:	2300      	movs	r3, #0
 8017e28:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8017e2a:	68fb      	ldr	r3, [r7, #12]
 8017e2c:	2b00      	cmp	r3, #0
 8017e2e:	d10b      	bne.n	8017e48 <xTimerGenericCommand+0x30>
	__asm volatile
 8017e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017e34:	f383 8811 	msr	BASEPRI, r3
 8017e38:	f3bf 8f6f 	isb	sy
 8017e3c:	f3bf 8f4f 	dsb	sy
 8017e40:	623b      	str	r3, [r7, #32]
}
 8017e42:	bf00      	nop
 8017e44:	bf00      	nop
 8017e46:	e7fd      	b.n	8017e44 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8017e48:	4b19      	ldr	r3, [pc, #100]	@ (8017eb0 <xTimerGenericCommand+0x98>)
 8017e4a:	681b      	ldr	r3, [r3, #0]
 8017e4c:	2b00      	cmp	r3, #0
 8017e4e:	d02a      	beq.n	8017ea6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8017e50:	68bb      	ldr	r3, [r7, #8]
 8017e52:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8017e54:	687b      	ldr	r3, [r7, #4]
 8017e56:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8017e58:	68fb      	ldr	r3, [r7, #12]
 8017e5a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8017e5c:	68bb      	ldr	r3, [r7, #8]
 8017e5e:	2b05      	cmp	r3, #5
 8017e60:	dc18      	bgt.n	8017e94 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8017e62:	f7ff fd0f 	bl	8017884 <xTaskGetSchedulerState>
 8017e66:	4603      	mov	r3, r0
 8017e68:	2b02      	cmp	r3, #2
 8017e6a:	d109      	bne.n	8017e80 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8017e6c:	4b10      	ldr	r3, [pc, #64]	@ (8017eb0 <xTimerGenericCommand+0x98>)
 8017e6e:	6818      	ldr	r0, [r3, #0]
 8017e70:	f107 0110 	add.w	r1, r7, #16
 8017e74:	2300      	movs	r3, #0
 8017e76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017e78:	f7fe f872 	bl	8015f60 <xQueueGenericSend>
 8017e7c:	6278      	str	r0, [r7, #36]	@ 0x24
 8017e7e:	e012      	b.n	8017ea6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8017e80:	4b0b      	ldr	r3, [pc, #44]	@ (8017eb0 <xTimerGenericCommand+0x98>)
 8017e82:	6818      	ldr	r0, [r3, #0]
 8017e84:	f107 0110 	add.w	r1, r7, #16
 8017e88:	2300      	movs	r3, #0
 8017e8a:	2200      	movs	r2, #0
 8017e8c:	f7fe f868 	bl	8015f60 <xQueueGenericSend>
 8017e90:	6278      	str	r0, [r7, #36]	@ 0x24
 8017e92:	e008      	b.n	8017ea6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8017e94:	4b06      	ldr	r3, [pc, #24]	@ (8017eb0 <xTimerGenericCommand+0x98>)
 8017e96:	6818      	ldr	r0, [r3, #0]
 8017e98:	f107 0110 	add.w	r1, r7, #16
 8017e9c:	2300      	movs	r3, #0
 8017e9e:	683a      	ldr	r2, [r7, #0]
 8017ea0:	f7fe f960 	bl	8016164 <xQueueGenericSendFromISR>
 8017ea4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8017ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8017ea8:	4618      	mov	r0, r3
 8017eaa:	3728      	adds	r7, #40	@ 0x28
 8017eac:	46bd      	mov	sp, r7
 8017eae:	bd80      	pop	{r7, pc}
 8017eb0:	24002d94 	.word	0x24002d94

08017eb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8017eb4:	b580      	push	{r7, lr}
 8017eb6:	b088      	sub	sp, #32
 8017eb8:	af02      	add	r7, sp, #8
 8017eba:	6078      	str	r0, [r7, #4]
 8017ebc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017ebe:	4b23      	ldr	r3, [pc, #140]	@ (8017f4c <prvProcessExpiredTimer+0x98>)
 8017ec0:	681b      	ldr	r3, [r3, #0]
 8017ec2:	68db      	ldr	r3, [r3, #12]
 8017ec4:	68db      	ldr	r3, [r3, #12]
 8017ec6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8017ec8:	697b      	ldr	r3, [r7, #20]
 8017eca:	3304      	adds	r3, #4
 8017ecc:	4618      	mov	r0, r3
 8017ece:	f7fd fe6b 	bl	8015ba8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8017ed2:	697b      	ldr	r3, [r7, #20]
 8017ed4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017ed8:	f003 0304 	and.w	r3, r3, #4
 8017edc:	2b00      	cmp	r3, #0
 8017ede:	d023      	beq.n	8017f28 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8017ee0:	697b      	ldr	r3, [r7, #20]
 8017ee2:	699a      	ldr	r2, [r3, #24]
 8017ee4:	687b      	ldr	r3, [r7, #4]
 8017ee6:	18d1      	adds	r1, r2, r3
 8017ee8:	687b      	ldr	r3, [r7, #4]
 8017eea:	683a      	ldr	r2, [r7, #0]
 8017eec:	6978      	ldr	r0, [r7, #20]
 8017eee:	f000 f8d5 	bl	801809c <prvInsertTimerInActiveList>
 8017ef2:	4603      	mov	r3, r0
 8017ef4:	2b00      	cmp	r3, #0
 8017ef6:	d020      	beq.n	8017f3a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8017ef8:	2300      	movs	r3, #0
 8017efa:	9300      	str	r3, [sp, #0]
 8017efc:	2300      	movs	r3, #0
 8017efe:	687a      	ldr	r2, [r7, #4]
 8017f00:	2100      	movs	r1, #0
 8017f02:	6978      	ldr	r0, [r7, #20]
 8017f04:	f7ff ff88 	bl	8017e18 <xTimerGenericCommand>
 8017f08:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8017f0a:	693b      	ldr	r3, [r7, #16]
 8017f0c:	2b00      	cmp	r3, #0
 8017f0e:	d114      	bne.n	8017f3a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8017f10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017f14:	f383 8811 	msr	BASEPRI, r3
 8017f18:	f3bf 8f6f 	isb	sy
 8017f1c:	f3bf 8f4f 	dsb	sy
 8017f20:	60fb      	str	r3, [r7, #12]
}
 8017f22:	bf00      	nop
 8017f24:	bf00      	nop
 8017f26:	e7fd      	b.n	8017f24 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8017f28:	697b      	ldr	r3, [r7, #20]
 8017f2a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8017f2e:	f023 0301 	bic.w	r3, r3, #1
 8017f32:	b2da      	uxtb	r2, r3
 8017f34:	697b      	ldr	r3, [r7, #20]
 8017f36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8017f3a:	697b      	ldr	r3, [r7, #20]
 8017f3c:	6a1b      	ldr	r3, [r3, #32]
 8017f3e:	6978      	ldr	r0, [r7, #20]
 8017f40:	4798      	blx	r3
}
 8017f42:	bf00      	nop
 8017f44:	3718      	adds	r7, #24
 8017f46:	46bd      	mov	sp, r7
 8017f48:	bd80      	pop	{r7, pc}
 8017f4a:	bf00      	nop
 8017f4c:	24002d8c 	.word	0x24002d8c

08017f50 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8017f50:	b580      	push	{r7, lr}
 8017f52:	b084      	sub	sp, #16
 8017f54:	af00      	add	r7, sp, #0
 8017f56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8017f58:	f107 0308 	add.w	r3, r7, #8
 8017f5c:	4618      	mov	r0, r3
 8017f5e:	f000 f859 	bl	8018014 <prvGetNextExpireTime>
 8017f62:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8017f64:	68bb      	ldr	r3, [r7, #8]
 8017f66:	4619      	mov	r1, r3
 8017f68:	68f8      	ldr	r0, [r7, #12]
 8017f6a:	f000 f805 	bl	8017f78 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8017f6e:	f000 f8d7 	bl	8018120 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8017f72:	bf00      	nop
 8017f74:	e7f0      	b.n	8017f58 <prvTimerTask+0x8>
	...

08017f78 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8017f78:	b580      	push	{r7, lr}
 8017f7a:	b084      	sub	sp, #16
 8017f7c:	af00      	add	r7, sp, #0
 8017f7e:	6078      	str	r0, [r7, #4]
 8017f80:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8017f82:	f7ff f87b 	bl	801707c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8017f86:	f107 0308 	add.w	r3, r7, #8
 8017f8a:	4618      	mov	r0, r3
 8017f8c:	f000 f866 	bl	801805c <prvSampleTimeNow>
 8017f90:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8017f92:	68bb      	ldr	r3, [r7, #8]
 8017f94:	2b00      	cmp	r3, #0
 8017f96:	d130      	bne.n	8017ffa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8017f98:	683b      	ldr	r3, [r7, #0]
 8017f9a:	2b00      	cmp	r3, #0
 8017f9c:	d10a      	bne.n	8017fb4 <prvProcessTimerOrBlockTask+0x3c>
 8017f9e:	687a      	ldr	r2, [r7, #4]
 8017fa0:	68fb      	ldr	r3, [r7, #12]
 8017fa2:	429a      	cmp	r2, r3
 8017fa4:	d806      	bhi.n	8017fb4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8017fa6:	f7ff f877 	bl	8017098 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8017faa:	68f9      	ldr	r1, [r7, #12]
 8017fac:	6878      	ldr	r0, [r7, #4]
 8017fae:	f7ff ff81 	bl	8017eb4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8017fb2:	e024      	b.n	8017ffe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8017fb4:	683b      	ldr	r3, [r7, #0]
 8017fb6:	2b00      	cmp	r3, #0
 8017fb8:	d008      	beq.n	8017fcc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8017fba:	4b13      	ldr	r3, [pc, #76]	@ (8018008 <prvProcessTimerOrBlockTask+0x90>)
 8017fbc:	681b      	ldr	r3, [r3, #0]
 8017fbe:	681b      	ldr	r3, [r3, #0]
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d101      	bne.n	8017fc8 <prvProcessTimerOrBlockTask+0x50>
 8017fc4:	2301      	movs	r3, #1
 8017fc6:	e000      	b.n	8017fca <prvProcessTimerOrBlockTask+0x52>
 8017fc8:	2300      	movs	r3, #0
 8017fca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8017fcc:	4b0f      	ldr	r3, [pc, #60]	@ (801800c <prvProcessTimerOrBlockTask+0x94>)
 8017fce:	6818      	ldr	r0, [r3, #0]
 8017fd0:	687a      	ldr	r2, [r7, #4]
 8017fd2:	68fb      	ldr	r3, [r7, #12]
 8017fd4:	1ad3      	subs	r3, r2, r3
 8017fd6:	683a      	ldr	r2, [r7, #0]
 8017fd8:	4619      	mov	r1, r3
 8017fda:	f7fe fdb7 	bl	8016b4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8017fde:	f7ff f85b 	bl	8017098 <xTaskResumeAll>
 8017fe2:	4603      	mov	r3, r0
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d10a      	bne.n	8017ffe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8017fe8:	4b09      	ldr	r3, [pc, #36]	@ (8018010 <prvProcessTimerOrBlockTask+0x98>)
 8017fea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017fee:	601a      	str	r2, [r3, #0]
 8017ff0:	f3bf 8f4f 	dsb	sy
 8017ff4:	f3bf 8f6f 	isb	sy
}
 8017ff8:	e001      	b.n	8017ffe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8017ffa:	f7ff f84d 	bl	8017098 <xTaskResumeAll>
}
 8017ffe:	bf00      	nop
 8018000:	3710      	adds	r7, #16
 8018002:	46bd      	mov	sp, r7
 8018004:	bd80      	pop	{r7, pc}
 8018006:	bf00      	nop
 8018008:	24002d90 	.word	0x24002d90
 801800c:	24002d94 	.word	0x24002d94
 8018010:	e000ed04 	.word	0xe000ed04

08018014 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8018014:	b480      	push	{r7}
 8018016:	b085      	sub	sp, #20
 8018018:	af00      	add	r7, sp, #0
 801801a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801801c:	4b0e      	ldr	r3, [pc, #56]	@ (8018058 <prvGetNextExpireTime+0x44>)
 801801e:	681b      	ldr	r3, [r3, #0]
 8018020:	681b      	ldr	r3, [r3, #0]
 8018022:	2b00      	cmp	r3, #0
 8018024:	d101      	bne.n	801802a <prvGetNextExpireTime+0x16>
 8018026:	2201      	movs	r2, #1
 8018028:	e000      	b.n	801802c <prvGetNextExpireTime+0x18>
 801802a:	2200      	movs	r2, #0
 801802c:	687b      	ldr	r3, [r7, #4]
 801802e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	681b      	ldr	r3, [r3, #0]
 8018034:	2b00      	cmp	r3, #0
 8018036:	d105      	bne.n	8018044 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018038:	4b07      	ldr	r3, [pc, #28]	@ (8018058 <prvGetNextExpireTime+0x44>)
 801803a:	681b      	ldr	r3, [r3, #0]
 801803c:	68db      	ldr	r3, [r3, #12]
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	60fb      	str	r3, [r7, #12]
 8018042:	e001      	b.n	8018048 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8018044:	2300      	movs	r3, #0
 8018046:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8018048:	68fb      	ldr	r3, [r7, #12]
}
 801804a:	4618      	mov	r0, r3
 801804c:	3714      	adds	r7, #20
 801804e:	46bd      	mov	sp, r7
 8018050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018054:	4770      	bx	lr
 8018056:	bf00      	nop
 8018058:	24002d8c 	.word	0x24002d8c

0801805c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801805c:	b580      	push	{r7, lr}
 801805e:	b084      	sub	sp, #16
 8018060:	af00      	add	r7, sp, #0
 8018062:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8018064:	f7ff f8b6 	bl	80171d4 <xTaskGetTickCount>
 8018068:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801806a:	4b0b      	ldr	r3, [pc, #44]	@ (8018098 <prvSampleTimeNow+0x3c>)
 801806c:	681b      	ldr	r3, [r3, #0]
 801806e:	68fa      	ldr	r2, [r7, #12]
 8018070:	429a      	cmp	r2, r3
 8018072:	d205      	bcs.n	8018080 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8018074:	f000 f93a 	bl	80182ec <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8018078:	687b      	ldr	r3, [r7, #4]
 801807a:	2201      	movs	r2, #1
 801807c:	601a      	str	r2, [r3, #0]
 801807e:	e002      	b.n	8018086 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018080:	687b      	ldr	r3, [r7, #4]
 8018082:	2200      	movs	r2, #0
 8018084:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018086:	4a04      	ldr	r2, [pc, #16]	@ (8018098 <prvSampleTimeNow+0x3c>)
 8018088:	68fb      	ldr	r3, [r7, #12]
 801808a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801808c:	68fb      	ldr	r3, [r7, #12]
}
 801808e:	4618      	mov	r0, r3
 8018090:	3710      	adds	r7, #16
 8018092:	46bd      	mov	sp, r7
 8018094:	bd80      	pop	{r7, pc}
 8018096:	bf00      	nop
 8018098:	24002d9c 	.word	0x24002d9c

0801809c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801809c:	b580      	push	{r7, lr}
 801809e:	b086      	sub	sp, #24
 80180a0:	af00      	add	r7, sp, #0
 80180a2:	60f8      	str	r0, [r7, #12]
 80180a4:	60b9      	str	r1, [r7, #8]
 80180a6:	607a      	str	r2, [r7, #4]
 80180a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80180aa:	2300      	movs	r3, #0
 80180ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80180ae:	68fb      	ldr	r3, [r7, #12]
 80180b0:	68ba      	ldr	r2, [r7, #8]
 80180b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80180b4:	68fb      	ldr	r3, [r7, #12]
 80180b6:	68fa      	ldr	r2, [r7, #12]
 80180b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80180ba:	68ba      	ldr	r2, [r7, #8]
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	429a      	cmp	r2, r3
 80180c0:	d812      	bhi.n	80180e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80180c2:	687a      	ldr	r2, [r7, #4]
 80180c4:	683b      	ldr	r3, [r7, #0]
 80180c6:	1ad2      	subs	r2, r2, r3
 80180c8:	68fb      	ldr	r3, [r7, #12]
 80180ca:	699b      	ldr	r3, [r3, #24]
 80180cc:	429a      	cmp	r2, r3
 80180ce:	d302      	bcc.n	80180d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80180d0:	2301      	movs	r3, #1
 80180d2:	617b      	str	r3, [r7, #20]
 80180d4:	e01b      	b.n	801810e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80180d6:	4b10      	ldr	r3, [pc, #64]	@ (8018118 <prvInsertTimerInActiveList+0x7c>)
 80180d8:	681a      	ldr	r2, [r3, #0]
 80180da:	68fb      	ldr	r3, [r7, #12]
 80180dc:	3304      	adds	r3, #4
 80180de:	4619      	mov	r1, r3
 80180e0:	4610      	mov	r0, r2
 80180e2:	f7fd fd28 	bl	8015b36 <vListInsert>
 80180e6:	e012      	b.n	801810e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80180e8:	687a      	ldr	r2, [r7, #4]
 80180ea:	683b      	ldr	r3, [r7, #0]
 80180ec:	429a      	cmp	r2, r3
 80180ee:	d206      	bcs.n	80180fe <prvInsertTimerInActiveList+0x62>
 80180f0:	68ba      	ldr	r2, [r7, #8]
 80180f2:	683b      	ldr	r3, [r7, #0]
 80180f4:	429a      	cmp	r2, r3
 80180f6:	d302      	bcc.n	80180fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80180f8:	2301      	movs	r3, #1
 80180fa:	617b      	str	r3, [r7, #20]
 80180fc:	e007      	b.n	801810e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80180fe:	4b07      	ldr	r3, [pc, #28]	@ (801811c <prvInsertTimerInActiveList+0x80>)
 8018100:	681a      	ldr	r2, [r3, #0]
 8018102:	68fb      	ldr	r3, [r7, #12]
 8018104:	3304      	adds	r3, #4
 8018106:	4619      	mov	r1, r3
 8018108:	4610      	mov	r0, r2
 801810a:	f7fd fd14 	bl	8015b36 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801810e:	697b      	ldr	r3, [r7, #20]
}
 8018110:	4618      	mov	r0, r3
 8018112:	3718      	adds	r7, #24
 8018114:	46bd      	mov	sp, r7
 8018116:	bd80      	pop	{r7, pc}
 8018118:	24002d90 	.word	0x24002d90
 801811c:	24002d8c 	.word	0x24002d8c

08018120 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8018120:	b580      	push	{r7, lr}
 8018122:	b08e      	sub	sp, #56	@ 0x38
 8018124:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018126:	e0ce      	b.n	80182c6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8018128:	687b      	ldr	r3, [r7, #4]
 801812a:	2b00      	cmp	r3, #0
 801812c:	da19      	bge.n	8018162 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801812e:	1d3b      	adds	r3, r7, #4
 8018130:	3304      	adds	r3, #4
 8018132:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8018134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018136:	2b00      	cmp	r3, #0
 8018138:	d10b      	bne.n	8018152 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801813a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801813e:	f383 8811 	msr	BASEPRI, r3
 8018142:	f3bf 8f6f 	isb	sy
 8018146:	f3bf 8f4f 	dsb	sy
 801814a:	61fb      	str	r3, [r7, #28]
}
 801814c:	bf00      	nop
 801814e:	bf00      	nop
 8018150:	e7fd      	b.n	801814e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018154:	681b      	ldr	r3, [r3, #0]
 8018156:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018158:	6850      	ldr	r0, [r2, #4]
 801815a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801815c:	6892      	ldr	r2, [r2, #8]
 801815e:	4611      	mov	r1, r2
 8018160:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018162:	687b      	ldr	r3, [r7, #4]
 8018164:	2b00      	cmp	r3, #0
 8018166:	f2c0 80ae 	blt.w	80182c6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801816a:	68fb      	ldr	r3, [r7, #12]
 801816c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 801816e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018170:	695b      	ldr	r3, [r3, #20]
 8018172:	2b00      	cmp	r3, #0
 8018174:	d004      	beq.n	8018180 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018178:	3304      	adds	r3, #4
 801817a:	4618      	mov	r0, r3
 801817c:	f7fd fd14 	bl	8015ba8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018180:	463b      	mov	r3, r7
 8018182:	4618      	mov	r0, r3
 8018184:	f7ff ff6a 	bl	801805c <prvSampleTimeNow>
 8018188:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801818a:	687b      	ldr	r3, [r7, #4]
 801818c:	2b09      	cmp	r3, #9
 801818e:	f200 8097 	bhi.w	80182c0 <prvProcessReceivedCommands+0x1a0>
 8018192:	a201      	add	r2, pc, #4	@ (adr r2, 8018198 <prvProcessReceivedCommands+0x78>)
 8018194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018198:	080181c1 	.word	0x080181c1
 801819c:	080181c1 	.word	0x080181c1
 80181a0:	080181c1 	.word	0x080181c1
 80181a4:	08018237 	.word	0x08018237
 80181a8:	0801824b 	.word	0x0801824b
 80181ac:	08018297 	.word	0x08018297
 80181b0:	080181c1 	.word	0x080181c1
 80181b4:	080181c1 	.word	0x080181c1
 80181b8:	08018237 	.word	0x08018237
 80181bc:	0801824b 	.word	0x0801824b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80181c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80181c6:	f043 0301 	orr.w	r3, r3, #1
 80181ca:	b2da      	uxtb	r2, r3
 80181cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80181d2:	68ba      	ldr	r2, [r7, #8]
 80181d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181d6:	699b      	ldr	r3, [r3, #24]
 80181d8:	18d1      	adds	r1, r2, r3
 80181da:	68bb      	ldr	r3, [r7, #8]
 80181dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80181de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80181e0:	f7ff ff5c 	bl	801809c <prvInsertTimerInActiveList>
 80181e4:	4603      	mov	r3, r0
 80181e6:	2b00      	cmp	r3, #0
 80181e8:	d06c      	beq.n	80182c4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80181ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181ec:	6a1b      	ldr	r3, [r3, #32]
 80181ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80181f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80181f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80181f4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80181f8:	f003 0304 	and.w	r3, r3, #4
 80181fc:	2b00      	cmp	r3, #0
 80181fe:	d061      	beq.n	80182c4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018200:	68ba      	ldr	r2, [r7, #8]
 8018202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018204:	699b      	ldr	r3, [r3, #24]
 8018206:	441a      	add	r2, r3
 8018208:	2300      	movs	r3, #0
 801820a:	9300      	str	r3, [sp, #0]
 801820c:	2300      	movs	r3, #0
 801820e:	2100      	movs	r1, #0
 8018210:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018212:	f7ff fe01 	bl	8017e18 <xTimerGenericCommand>
 8018216:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018218:	6a3b      	ldr	r3, [r7, #32]
 801821a:	2b00      	cmp	r3, #0
 801821c:	d152      	bne.n	80182c4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 801821e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018222:	f383 8811 	msr	BASEPRI, r3
 8018226:	f3bf 8f6f 	isb	sy
 801822a:	f3bf 8f4f 	dsb	sy
 801822e:	61bb      	str	r3, [r7, #24]
}
 8018230:	bf00      	nop
 8018232:	bf00      	nop
 8018234:	e7fd      	b.n	8018232 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018238:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801823c:	f023 0301 	bic.w	r3, r3, #1
 8018240:	b2da      	uxtb	r2, r3
 8018242:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018244:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8018248:	e03d      	b.n	80182c6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 801824a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801824c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018250:	f043 0301 	orr.w	r3, r3, #1
 8018254:	b2da      	uxtb	r2, r3
 8018256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018258:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 801825c:	68ba      	ldr	r2, [r7, #8]
 801825e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018260:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018264:	699b      	ldr	r3, [r3, #24]
 8018266:	2b00      	cmp	r3, #0
 8018268:	d10b      	bne.n	8018282 <prvProcessReceivedCommands+0x162>
	__asm volatile
 801826a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801826e:	f383 8811 	msr	BASEPRI, r3
 8018272:	f3bf 8f6f 	isb	sy
 8018276:	f3bf 8f4f 	dsb	sy
 801827a:	617b      	str	r3, [r7, #20]
}
 801827c:	bf00      	nop
 801827e:	bf00      	nop
 8018280:	e7fd      	b.n	801827e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8018282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018284:	699a      	ldr	r2, [r3, #24]
 8018286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018288:	18d1      	adds	r1, r2, r3
 801828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801828c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801828e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8018290:	f7ff ff04 	bl	801809c <prvInsertTimerInActiveList>
					break;
 8018294:	e017      	b.n	80182c6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018298:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801829c:	f003 0302 	and.w	r3, r3, #2
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	d103      	bne.n	80182ac <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80182a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80182a6:	f000 fc07 	bl	8018ab8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80182aa:	e00c      	b.n	80182c6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80182ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80182ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80182b2:	f023 0301 	bic.w	r3, r3, #1
 80182b6:	b2da      	uxtb	r2, r3
 80182b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80182ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80182be:	e002      	b.n	80182c6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80182c0:	bf00      	nop
 80182c2:	e000      	b.n	80182c6 <prvProcessReceivedCommands+0x1a6>
					break;
 80182c4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80182c6:	4b08      	ldr	r3, [pc, #32]	@ (80182e8 <prvProcessReceivedCommands+0x1c8>)
 80182c8:	681b      	ldr	r3, [r3, #0]
 80182ca:	1d39      	adds	r1, r7, #4
 80182cc:	2200      	movs	r2, #0
 80182ce:	4618      	mov	r0, r3
 80182d0:	f7fe f876 	bl	80163c0 <xQueueReceive>
 80182d4:	4603      	mov	r3, r0
 80182d6:	2b00      	cmp	r3, #0
 80182d8:	f47f af26 	bne.w	8018128 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80182dc:	bf00      	nop
 80182de:	bf00      	nop
 80182e0:	3730      	adds	r7, #48	@ 0x30
 80182e2:	46bd      	mov	sp, r7
 80182e4:	bd80      	pop	{r7, pc}
 80182e6:	bf00      	nop
 80182e8:	24002d94 	.word	0x24002d94

080182ec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80182ec:	b580      	push	{r7, lr}
 80182ee:	b088      	sub	sp, #32
 80182f0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80182f2:	e049      	b.n	8018388 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80182f4:	4b2e      	ldr	r3, [pc, #184]	@ (80183b0 <prvSwitchTimerLists+0xc4>)
 80182f6:	681b      	ldr	r3, [r3, #0]
 80182f8:	68db      	ldr	r3, [r3, #12]
 80182fa:	681b      	ldr	r3, [r3, #0]
 80182fc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80182fe:	4b2c      	ldr	r3, [pc, #176]	@ (80183b0 <prvSwitchTimerLists+0xc4>)
 8018300:	681b      	ldr	r3, [r3, #0]
 8018302:	68db      	ldr	r3, [r3, #12]
 8018304:	68db      	ldr	r3, [r3, #12]
 8018306:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018308:	68fb      	ldr	r3, [r7, #12]
 801830a:	3304      	adds	r3, #4
 801830c:	4618      	mov	r0, r3
 801830e:	f7fd fc4b 	bl	8015ba8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018312:	68fb      	ldr	r3, [r7, #12]
 8018314:	6a1b      	ldr	r3, [r3, #32]
 8018316:	68f8      	ldr	r0, [r7, #12]
 8018318:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801831a:	68fb      	ldr	r3, [r7, #12]
 801831c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8018320:	f003 0304 	and.w	r3, r3, #4
 8018324:	2b00      	cmp	r3, #0
 8018326:	d02f      	beq.n	8018388 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018328:	68fb      	ldr	r3, [r7, #12]
 801832a:	699b      	ldr	r3, [r3, #24]
 801832c:	693a      	ldr	r2, [r7, #16]
 801832e:	4413      	add	r3, r2
 8018330:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018332:	68ba      	ldr	r2, [r7, #8]
 8018334:	693b      	ldr	r3, [r7, #16]
 8018336:	429a      	cmp	r2, r3
 8018338:	d90e      	bls.n	8018358 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801833a:	68fb      	ldr	r3, [r7, #12]
 801833c:	68ba      	ldr	r2, [r7, #8]
 801833e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	68fa      	ldr	r2, [r7, #12]
 8018344:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018346:	4b1a      	ldr	r3, [pc, #104]	@ (80183b0 <prvSwitchTimerLists+0xc4>)
 8018348:	681a      	ldr	r2, [r3, #0]
 801834a:	68fb      	ldr	r3, [r7, #12]
 801834c:	3304      	adds	r3, #4
 801834e:	4619      	mov	r1, r3
 8018350:	4610      	mov	r0, r2
 8018352:	f7fd fbf0 	bl	8015b36 <vListInsert>
 8018356:	e017      	b.n	8018388 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018358:	2300      	movs	r3, #0
 801835a:	9300      	str	r3, [sp, #0]
 801835c:	2300      	movs	r3, #0
 801835e:	693a      	ldr	r2, [r7, #16]
 8018360:	2100      	movs	r1, #0
 8018362:	68f8      	ldr	r0, [r7, #12]
 8018364:	f7ff fd58 	bl	8017e18 <xTimerGenericCommand>
 8018368:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 801836a:	687b      	ldr	r3, [r7, #4]
 801836c:	2b00      	cmp	r3, #0
 801836e:	d10b      	bne.n	8018388 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8018370:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018374:	f383 8811 	msr	BASEPRI, r3
 8018378:	f3bf 8f6f 	isb	sy
 801837c:	f3bf 8f4f 	dsb	sy
 8018380:	603b      	str	r3, [r7, #0]
}
 8018382:	bf00      	nop
 8018384:	bf00      	nop
 8018386:	e7fd      	b.n	8018384 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018388:	4b09      	ldr	r3, [pc, #36]	@ (80183b0 <prvSwitchTimerLists+0xc4>)
 801838a:	681b      	ldr	r3, [r3, #0]
 801838c:	681b      	ldr	r3, [r3, #0]
 801838e:	2b00      	cmp	r3, #0
 8018390:	d1b0      	bne.n	80182f4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018392:	4b07      	ldr	r3, [pc, #28]	@ (80183b0 <prvSwitchTimerLists+0xc4>)
 8018394:	681b      	ldr	r3, [r3, #0]
 8018396:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8018398:	4b06      	ldr	r3, [pc, #24]	@ (80183b4 <prvSwitchTimerLists+0xc8>)
 801839a:	681b      	ldr	r3, [r3, #0]
 801839c:	4a04      	ldr	r2, [pc, #16]	@ (80183b0 <prvSwitchTimerLists+0xc4>)
 801839e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80183a0:	4a04      	ldr	r2, [pc, #16]	@ (80183b4 <prvSwitchTimerLists+0xc8>)
 80183a2:	697b      	ldr	r3, [r7, #20]
 80183a4:	6013      	str	r3, [r2, #0]
}
 80183a6:	bf00      	nop
 80183a8:	3718      	adds	r7, #24
 80183aa:	46bd      	mov	sp, r7
 80183ac:	bd80      	pop	{r7, pc}
 80183ae:	bf00      	nop
 80183b0:	24002d8c 	.word	0x24002d8c
 80183b4:	24002d90 	.word	0x24002d90

080183b8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80183b8:	b580      	push	{r7, lr}
 80183ba:	b082      	sub	sp, #8
 80183bc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80183be:	f000 f98b 	bl	80186d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80183c2:	4b15      	ldr	r3, [pc, #84]	@ (8018418 <prvCheckForValidListAndQueue+0x60>)
 80183c4:	681b      	ldr	r3, [r3, #0]
 80183c6:	2b00      	cmp	r3, #0
 80183c8:	d120      	bne.n	801840c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80183ca:	4814      	ldr	r0, [pc, #80]	@ (801841c <prvCheckForValidListAndQueue+0x64>)
 80183cc:	f7fd fb62 	bl	8015a94 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80183d0:	4813      	ldr	r0, [pc, #76]	@ (8018420 <prvCheckForValidListAndQueue+0x68>)
 80183d2:	f7fd fb5f 	bl	8015a94 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80183d6:	4b13      	ldr	r3, [pc, #76]	@ (8018424 <prvCheckForValidListAndQueue+0x6c>)
 80183d8:	4a10      	ldr	r2, [pc, #64]	@ (801841c <prvCheckForValidListAndQueue+0x64>)
 80183da:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80183dc:	4b12      	ldr	r3, [pc, #72]	@ (8018428 <prvCheckForValidListAndQueue+0x70>)
 80183de:	4a10      	ldr	r2, [pc, #64]	@ (8018420 <prvCheckForValidListAndQueue+0x68>)
 80183e0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80183e2:	2300      	movs	r3, #0
 80183e4:	9300      	str	r3, [sp, #0]
 80183e6:	4b11      	ldr	r3, [pc, #68]	@ (801842c <prvCheckForValidListAndQueue+0x74>)
 80183e8:	4a11      	ldr	r2, [pc, #68]	@ (8018430 <prvCheckForValidListAndQueue+0x78>)
 80183ea:	2110      	movs	r1, #16
 80183ec:	200a      	movs	r0, #10
 80183ee:	f7fd fc6f 	bl	8015cd0 <xQueueGenericCreateStatic>
 80183f2:	4603      	mov	r3, r0
 80183f4:	4a08      	ldr	r2, [pc, #32]	@ (8018418 <prvCheckForValidListAndQueue+0x60>)
 80183f6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80183f8:	4b07      	ldr	r3, [pc, #28]	@ (8018418 <prvCheckForValidListAndQueue+0x60>)
 80183fa:	681b      	ldr	r3, [r3, #0]
 80183fc:	2b00      	cmp	r3, #0
 80183fe:	d005      	beq.n	801840c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018400:	4b05      	ldr	r3, [pc, #20]	@ (8018418 <prvCheckForValidListAndQueue+0x60>)
 8018402:	681b      	ldr	r3, [r3, #0]
 8018404:	490b      	ldr	r1, [pc, #44]	@ (8018434 <prvCheckForValidListAndQueue+0x7c>)
 8018406:	4618      	mov	r0, r3
 8018408:	f7fe fb76 	bl	8016af8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801840c:	f000 f996 	bl	801873c <vPortExitCritical>
}
 8018410:	bf00      	nop
 8018412:	46bd      	mov	sp, r7
 8018414:	bd80      	pop	{r7, pc}
 8018416:	bf00      	nop
 8018418:	24002d94 	.word	0x24002d94
 801841c:	24002d64 	.word	0x24002d64
 8018420:	24002d78 	.word	0x24002d78
 8018424:	24002d8c 	.word	0x24002d8c
 8018428:	24002d90 	.word	0x24002d90
 801842c:	24002e40 	.word	0x24002e40
 8018430:	24002da0 	.word	0x24002da0
 8018434:	0801cfd8 	.word	0x0801cfd8

08018438 <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8018438:	b580      	push	{r7, lr}
 801843a:	b086      	sub	sp, #24
 801843c:	af00      	add	r7, sp, #0
 801843e:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8018444:	687b      	ldr	r3, [r7, #4]
 8018446:	2b00      	cmp	r3, #0
 8018448:	d10b      	bne.n	8018462 <pvTimerGetTimerID+0x2a>
	__asm volatile
 801844a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801844e:	f383 8811 	msr	BASEPRI, r3
 8018452:	f3bf 8f6f 	isb	sy
 8018456:	f3bf 8f4f 	dsb	sy
 801845a:	60fb      	str	r3, [r7, #12]
}
 801845c:	bf00      	nop
 801845e:	bf00      	nop
 8018460:	e7fd      	b.n	801845e <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8018462:	f000 f939 	bl	80186d8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8018466:	697b      	ldr	r3, [r7, #20]
 8018468:	69db      	ldr	r3, [r3, #28]
 801846a:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 801846c:	f000 f966 	bl	801873c <vPortExitCritical>

	return pvReturn;
 8018470:	693b      	ldr	r3, [r7, #16]
}
 8018472:	4618      	mov	r0, r3
 8018474:	3718      	adds	r7, #24
 8018476:	46bd      	mov	sp, r7
 8018478:	bd80      	pop	{r7, pc}
	...

0801847c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 801847c:	b480      	push	{r7}
 801847e:	b085      	sub	sp, #20
 8018480:	af00      	add	r7, sp, #0
 8018482:	60f8      	str	r0, [r7, #12]
 8018484:	60b9      	str	r1, [r7, #8]
 8018486:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8018488:	68fb      	ldr	r3, [r7, #12]
 801848a:	3b04      	subs	r3, #4
 801848c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801848e:	68fb      	ldr	r3, [r7, #12]
 8018490:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8018494:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018496:	68fb      	ldr	r3, [r7, #12]
 8018498:	3b04      	subs	r3, #4
 801849a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 801849c:	68bb      	ldr	r3, [r7, #8]
 801849e:	f023 0201 	bic.w	r2, r3, #1
 80184a2:	68fb      	ldr	r3, [r7, #12]
 80184a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80184a6:	68fb      	ldr	r3, [r7, #12]
 80184a8:	3b04      	subs	r3, #4
 80184aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80184ac:	4a0c      	ldr	r2, [pc, #48]	@ (80184e0 <pxPortInitialiseStack+0x64>)
 80184ae:	68fb      	ldr	r3, [r7, #12]
 80184b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80184b2:	68fb      	ldr	r3, [r7, #12]
 80184b4:	3b14      	subs	r3, #20
 80184b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80184b8:	687a      	ldr	r2, [r7, #4]
 80184ba:	68fb      	ldr	r3, [r7, #12]
 80184bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80184be:	68fb      	ldr	r3, [r7, #12]
 80184c0:	3b04      	subs	r3, #4
 80184c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80184c4:	68fb      	ldr	r3, [r7, #12]
 80184c6:	f06f 0202 	mvn.w	r2, #2
 80184ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80184cc:	68fb      	ldr	r3, [r7, #12]
 80184ce:	3b20      	subs	r3, #32
 80184d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80184d2:	68fb      	ldr	r3, [r7, #12]
}
 80184d4:	4618      	mov	r0, r3
 80184d6:	3714      	adds	r7, #20
 80184d8:	46bd      	mov	sp, r7
 80184da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184de:	4770      	bx	lr
 80184e0:	080184e5 	.word	0x080184e5

080184e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80184e4:	b480      	push	{r7}
 80184e6:	b085      	sub	sp, #20
 80184e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80184ea:	2300      	movs	r3, #0
 80184ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80184ee:	4b13      	ldr	r3, [pc, #76]	@ (801853c <prvTaskExitError+0x58>)
 80184f0:	681b      	ldr	r3, [r3, #0]
 80184f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80184f6:	d00b      	beq.n	8018510 <prvTaskExitError+0x2c>
	__asm volatile
 80184f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80184fc:	f383 8811 	msr	BASEPRI, r3
 8018500:	f3bf 8f6f 	isb	sy
 8018504:	f3bf 8f4f 	dsb	sy
 8018508:	60fb      	str	r3, [r7, #12]
}
 801850a:	bf00      	nop
 801850c:	bf00      	nop
 801850e:	e7fd      	b.n	801850c <prvTaskExitError+0x28>
	__asm volatile
 8018510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018514:	f383 8811 	msr	BASEPRI, r3
 8018518:	f3bf 8f6f 	isb	sy
 801851c:	f3bf 8f4f 	dsb	sy
 8018520:	60bb      	str	r3, [r7, #8]
}
 8018522:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8018524:	bf00      	nop
 8018526:	687b      	ldr	r3, [r7, #4]
 8018528:	2b00      	cmp	r3, #0
 801852a:	d0fc      	beq.n	8018526 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 801852c:	bf00      	nop
 801852e:	bf00      	nop
 8018530:	3714      	adds	r7, #20
 8018532:	46bd      	mov	sp, r7
 8018534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018538:	4770      	bx	lr
 801853a:	bf00      	nop
 801853c:	24000040 	.word	0x24000040

08018540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8018540:	4b07      	ldr	r3, [pc, #28]	@ (8018560 <pxCurrentTCBConst2>)
 8018542:	6819      	ldr	r1, [r3, #0]
 8018544:	6808      	ldr	r0, [r1, #0]
 8018546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801854a:	f380 8809 	msr	PSP, r0
 801854e:	f3bf 8f6f 	isb	sy
 8018552:	f04f 0000 	mov.w	r0, #0
 8018556:	f380 8811 	msr	BASEPRI, r0
 801855a:	4770      	bx	lr
 801855c:	f3af 8000 	nop.w

08018560 <pxCurrentTCBConst2>:
 8018560:	24002864 	.word	0x24002864
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8018564:	bf00      	nop
 8018566:	bf00      	nop

08018568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018568:	4808      	ldr	r0, [pc, #32]	@ (801858c <prvPortStartFirstTask+0x24>)
 801856a:	6800      	ldr	r0, [r0, #0]
 801856c:	6800      	ldr	r0, [r0, #0]
 801856e:	f380 8808 	msr	MSP, r0
 8018572:	f04f 0000 	mov.w	r0, #0
 8018576:	f380 8814 	msr	CONTROL, r0
 801857a:	b662      	cpsie	i
 801857c:	b661      	cpsie	f
 801857e:	f3bf 8f4f 	dsb	sy
 8018582:	f3bf 8f6f 	isb	sy
 8018586:	df00      	svc	0
 8018588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801858a:	bf00      	nop
 801858c:	e000ed08 	.word	0xe000ed08

08018590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8018590:	b580      	push	{r7, lr}
 8018592:	b086      	sub	sp, #24
 8018594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8018596:	4b47      	ldr	r3, [pc, #284]	@ (80186b4 <xPortStartScheduler+0x124>)
 8018598:	681b      	ldr	r3, [r3, #0]
 801859a:	4a47      	ldr	r2, [pc, #284]	@ (80186b8 <xPortStartScheduler+0x128>)
 801859c:	4293      	cmp	r3, r2
 801859e:	d10b      	bne.n	80185b8 <xPortStartScheduler+0x28>
	__asm volatile
 80185a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80185a4:	f383 8811 	msr	BASEPRI, r3
 80185a8:	f3bf 8f6f 	isb	sy
 80185ac:	f3bf 8f4f 	dsb	sy
 80185b0:	613b      	str	r3, [r7, #16]
}
 80185b2:	bf00      	nop
 80185b4:	bf00      	nop
 80185b6:	e7fd      	b.n	80185b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80185b8:	4b3e      	ldr	r3, [pc, #248]	@ (80186b4 <xPortStartScheduler+0x124>)
 80185ba:	681b      	ldr	r3, [r3, #0]
 80185bc:	4a3f      	ldr	r2, [pc, #252]	@ (80186bc <xPortStartScheduler+0x12c>)
 80185be:	4293      	cmp	r3, r2
 80185c0:	d10b      	bne.n	80185da <xPortStartScheduler+0x4a>
	__asm volatile
 80185c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80185c6:	f383 8811 	msr	BASEPRI, r3
 80185ca:	f3bf 8f6f 	isb	sy
 80185ce:	f3bf 8f4f 	dsb	sy
 80185d2:	60fb      	str	r3, [r7, #12]
}
 80185d4:	bf00      	nop
 80185d6:	bf00      	nop
 80185d8:	e7fd      	b.n	80185d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80185da:	4b39      	ldr	r3, [pc, #228]	@ (80186c0 <xPortStartScheduler+0x130>)
 80185dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80185de:	697b      	ldr	r3, [r7, #20]
 80185e0:	781b      	ldrb	r3, [r3, #0]
 80185e2:	b2db      	uxtb	r3, r3
 80185e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80185e6:	697b      	ldr	r3, [r7, #20]
 80185e8:	22ff      	movs	r2, #255	@ 0xff
 80185ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80185ec:	697b      	ldr	r3, [r7, #20]
 80185ee:	781b      	ldrb	r3, [r3, #0]
 80185f0:	b2db      	uxtb	r3, r3
 80185f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80185f4:	78fb      	ldrb	r3, [r7, #3]
 80185f6:	b2db      	uxtb	r3, r3
 80185f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80185fc:	b2da      	uxtb	r2, r3
 80185fe:	4b31      	ldr	r3, [pc, #196]	@ (80186c4 <xPortStartScheduler+0x134>)
 8018600:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018602:	4b31      	ldr	r3, [pc, #196]	@ (80186c8 <xPortStartScheduler+0x138>)
 8018604:	2207      	movs	r2, #7
 8018606:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018608:	e009      	b.n	801861e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801860a:	4b2f      	ldr	r3, [pc, #188]	@ (80186c8 <xPortStartScheduler+0x138>)
 801860c:	681b      	ldr	r3, [r3, #0]
 801860e:	3b01      	subs	r3, #1
 8018610:	4a2d      	ldr	r2, [pc, #180]	@ (80186c8 <xPortStartScheduler+0x138>)
 8018612:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018614:	78fb      	ldrb	r3, [r7, #3]
 8018616:	b2db      	uxtb	r3, r3
 8018618:	005b      	lsls	r3, r3, #1
 801861a:	b2db      	uxtb	r3, r3
 801861c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801861e:	78fb      	ldrb	r3, [r7, #3]
 8018620:	b2db      	uxtb	r3, r3
 8018622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8018626:	2b80      	cmp	r3, #128	@ 0x80
 8018628:	d0ef      	beq.n	801860a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801862a:	4b27      	ldr	r3, [pc, #156]	@ (80186c8 <xPortStartScheduler+0x138>)
 801862c:	681b      	ldr	r3, [r3, #0]
 801862e:	f1c3 0307 	rsb	r3, r3, #7
 8018632:	2b04      	cmp	r3, #4
 8018634:	d00b      	beq.n	801864e <xPortStartScheduler+0xbe>
	__asm volatile
 8018636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801863a:	f383 8811 	msr	BASEPRI, r3
 801863e:	f3bf 8f6f 	isb	sy
 8018642:	f3bf 8f4f 	dsb	sy
 8018646:	60bb      	str	r3, [r7, #8]
}
 8018648:	bf00      	nop
 801864a:	bf00      	nop
 801864c:	e7fd      	b.n	801864a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801864e:	4b1e      	ldr	r3, [pc, #120]	@ (80186c8 <xPortStartScheduler+0x138>)
 8018650:	681b      	ldr	r3, [r3, #0]
 8018652:	021b      	lsls	r3, r3, #8
 8018654:	4a1c      	ldr	r2, [pc, #112]	@ (80186c8 <xPortStartScheduler+0x138>)
 8018656:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018658:	4b1b      	ldr	r3, [pc, #108]	@ (80186c8 <xPortStartScheduler+0x138>)
 801865a:	681b      	ldr	r3, [r3, #0]
 801865c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8018660:	4a19      	ldr	r2, [pc, #100]	@ (80186c8 <xPortStartScheduler+0x138>)
 8018662:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018664:	687b      	ldr	r3, [r7, #4]
 8018666:	b2da      	uxtb	r2, r3
 8018668:	697b      	ldr	r3, [r7, #20]
 801866a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801866c:	4b17      	ldr	r3, [pc, #92]	@ (80186cc <xPortStartScheduler+0x13c>)
 801866e:	681b      	ldr	r3, [r3, #0]
 8018670:	4a16      	ldr	r2, [pc, #88]	@ (80186cc <xPortStartScheduler+0x13c>)
 8018672:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8018676:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8018678:	4b14      	ldr	r3, [pc, #80]	@ (80186cc <xPortStartScheduler+0x13c>)
 801867a:	681b      	ldr	r3, [r3, #0]
 801867c:	4a13      	ldr	r2, [pc, #76]	@ (80186cc <xPortStartScheduler+0x13c>)
 801867e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8018682:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8018684:	f000 f8da 	bl	801883c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8018688:	4b11      	ldr	r3, [pc, #68]	@ (80186d0 <xPortStartScheduler+0x140>)
 801868a:	2200      	movs	r2, #0
 801868c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801868e:	f000 f8f9 	bl	8018884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018692:	4b10      	ldr	r3, [pc, #64]	@ (80186d4 <xPortStartScheduler+0x144>)
 8018694:	681b      	ldr	r3, [r3, #0]
 8018696:	4a0f      	ldr	r2, [pc, #60]	@ (80186d4 <xPortStartScheduler+0x144>)
 8018698:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801869c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801869e:	f7ff ff63 	bl	8018568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80186a2:	f7fe fe61 	bl	8017368 <vTaskSwitchContext>
	prvTaskExitError();
 80186a6:	f7ff ff1d 	bl	80184e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80186aa:	2300      	movs	r3, #0
}
 80186ac:	4618      	mov	r0, r3
 80186ae:	3718      	adds	r7, #24
 80186b0:	46bd      	mov	sp, r7
 80186b2:	bd80      	pop	{r7, pc}
 80186b4:	e000ed00 	.word	0xe000ed00
 80186b8:	410fc271 	.word	0x410fc271
 80186bc:	410fc270 	.word	0x410fc270
 80186c0:	e000e400 	.word	0xe000e400
 80186c4:	24002e90 	.word	0x24002e90
 80186c8:	24002e94 	.word	0x24002e94
 80186cc:	e000ed20 	.word	0xe000ed20
 80186d0:	24000040 	.word	0x24000040
 80186d4:	e000ef34 	.word	0xe000ef34

080186d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80186d8:	b480      	push	{r7}
 80186da:	b083      	sub	sp, #12
 80186dc:	af00      	add	r7, sp, #0
	__asm volatile
 80186de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80186e2:	f383 8811 	msr	BASEPRI, r3
 80186e6:	f3bf 8f6f 	isb	sy
 80186ea:	f3bf 8f4f 	dsb	sy
 80186ee:	607b      	str	r3, [r7, #4]
}
 80186f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80186f2:	4b10      	ldr	r3, [pc, #64]	@ (8018734 <vPortEnterCritical+0x5c>)
 80186f4:	681b      	ldr	r3, [r3, #0]
 80186f6:	3301      	adds	r3, #1
 80186f8:	4a0e      	ldr	r2, [pc, #56]	@ (8018734 <vPortEnterCritical+0x5c>)
 80186fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80186fc:	4b0d      	ldr	r3, [pc, #52]	@ (8018734 <vPortEnterCritical+0x5c>)
 80186fe:	681b      	ldr	r3, [r3, #0]
 8018700:	2b01      	cmp	r3, #1
 8018702:	d110      	bne.n	8018726 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8018704:	4b0c      	ldr	r3, [pc, #48]	@ (8018738 <vPortEnterCritical+0x60>)
 8018706:	681b      	ldr	r3, [r3, #0]
 8018708:	b2db      	uxtb	r3, r3
 801870a:	2b00      	cmp	r3, #0
 801870c:	d00b      	beq.n	8018726 <vPortEnterCritical+0x4e>
	__asm volatile
 801870e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018712:	f383 8811 	msr	BASEPRI, r3
 8018716:	f3bf 8f6f 	isb	sy
 801871a:	f3bf 8f4f 	dsb	sy
 801871e:	603b      	str	r3, [r7, #0]
}
 8018720:	bf00      	nop
 8018722:	bf00      	nop
 8018724:	e7fd      	b.n	8018722 <vPortEnterCritical+0x4a>
	}
}
 8018726:	bf00      	nop
 8018728:	370c      	adds	r7, #12
 801872a:	46bd      	mov	sp, r7
 801872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018730:	4770      	bx	lr
 8018732:	bf00      	nop
 8018734:	24000040 	.word	0x24000040
 8018738:	e000ed04 	.word	0xe000ed04

0801873c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801873c:	b480      	push	{r7}
 801873e:	b083      	sub	sp, #12
 8018740:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8018742:	4b12      	ldr	r3, [pc, #72]	@ (801878c <vPortExitCritical+0x50>)
 8018744:	681b      	ldr	r3, [r3, #0]
 8018746:	2b00      	cmp	r3, #0
 8018748:	d10b      	bne.n	8018762 <vPortExitCritical+0x26>
	__asm volatile
 801874a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801874e:	f383 8811 	msr	BASEPRI, r3
 8018752:	f3bf 8f6f 	isb	sy
 8018756:	f3bf 8f4f 	dsb	sy
 801875a:	607b      	str	r3, [r7, #4]
}
 801875c:	bf00      	nop
 801875e:	bf00      	nop
 8018760:	e7fd      	b.n	801875e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8018762:	4b0a      	ldr	r3, [pc, #40]	@ (801878c <vPortExitCritical+0x50>)
 8018764:	681b      	ldr	r3, [r3, #0]
 8018766:	3b01      	subs	r3, #1
 8018768:	4a08      	ldr	r2, [pc, #32]	@ (801878c <vPortExitCritical+0x50>)
 801876a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801876c:	4b07      	ldr	r3, [pc, #28]	@ (801878c <vPortExitCritical+0x50>)
 801876e:	681b      	ldr	r3, [r3, #0]
 8018770:	2b00      	cmp	r3, #0
 8018772:	d105      	bne.n	8018780 <vPortExitCritical+0x44>
 8018774:	2300      	movs	r3, #0
 8018776:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018778:	683b      	ldr	r3, [r7, #0]
 801877a:	f383 8811 	msr	BASEPRI, r3
}
 801877e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8018780:	bf00      	nop
 8018782:	370c      	adds	r7, #12
 8018784:	46bd      	mov	sp, r7
 8018786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801878a:	4770      	bx	lr
 801878c:	24000040 	.word	0x24000040

08018790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8018790:	f3ef 8009 	mrs	r0, PSP
 8018794:	f3bf 8f6f 	isb	sy
 8018798:	4b15      	ldr	r3, [pc, #84]	@ (80187f0 <pxCurrentTCBConst>)
 801879a:	681a      	ldr	r2, [r3, #0]
 801879c:	f01e 0f10 	tst.w	lr, #16
 80187a0:	bf08      	it	eq
 80187a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80187a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187aa:	6010      	str	r0, [r2, #0]
 80187ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80187b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80187b4:	f380 8811 	msr	BASEPRI, r0
 80187b8:	f3bf 8f4f 	dsb	sy
 80187bc:	f3bf 8f6f 	isb	sy
 80187c0:	f7fe fdd2 	bl	8017368 <vTaskSwitchContext>
 80187c4:	f04f 0000 	mov.w	r0, #0
 80187c8:	f380 8811 	msr	BASEPRI, r0
 80187cc:	bc09      	pop	{r0, r3}
 80187ce:	6819      	ldr	r1, [r3, #0]
 80187d0:	6808      	ldr	r0, [r1, #0]
 80187d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187d6:	f01e 0f10 	tst.w	lr, #16
 80187da:	bf08      	it	eq
 80187dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80187e0:	f380 8809 	msr	PSP, r0
 80187e4:	f3bf 8f6f 	isb	sy
 80187e8:	4770      	bx	lr
 80187ea:	bf00      	nop
 80187ec:	f3af 8000 	nop.w

080187f0 <pxCurrentTCBConst>:
 80187f0:	24002864 	.word	0x24002864
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80187f4:	bf00      	nop
 80187f6:	bf00      	nop

080187f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80187f8:	b580      	push	{r7, lr}
 80187fa:	b082      	sub	sp, #8
 80187fc:	af00      	add	r7, sp, #0
	__asm volatile
 80187fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018802:	f383 8811 	msr	BASEPRI, r3
 8018806:	f3bf 8f6f 	isb	sy
 801880a:	f3bf 8f4f 	dsb	sy
 801880e:	607b      	str	r3, [r7, #4]
}
 8018810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8018812:	f7fe fcef 	bl	80171f4 <xTaskIncrementTick>
 8018816:	4603      	mov	r3, r0
 8018818:	2b00      	cmp	r3, #0
 801881a:	d003      	beq.n	8018824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801881c:	4b06      	ldr	r3, [pc, #24]	@ (8018838 <xPortSysTickHandler+0x40>)
 801881e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8018822:	601a      	str	r2, [r3, #0]
 8018824:	2300      	movs	r3, #0
 8018826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018828:	683b      	ldr	r3, [r7, #0]
 801882a:	f383 8811 	msr	BASEPRI, r3
}
 801882e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8018830:	bf00      	nop
 8018832:	3708      	adds	r7, #8
 8018834:	46bd      	mov	sp, r7
 8018836:	bd80      	pop	{r7, pc}
 8018838:	e000ed04 	.word	0xe000ed04

0801883c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801883c:	b480      	push	{r7}
 801883e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8018840:	4b0b      	ldr	r3, [pc, #44]	@ (8018870 <vPortSetupTimerInterrupt+0x34>)
 8018842:	2200      	movs	r2, #0
 8018844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8018846:	4b0b      	ldr	r3, [pc, #44]	@ (8018874 <vPortSetupTimerInterrupt+0x38>)
 8018848:	2200      	movs	r2, #0
 801884a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801884c:	4b0a      	ldr	r3, [pc, #40]	@ (8018878 <vPortSetupTimerInterrupt+0x3c>)
 801884e:	681b      	ldr	r3, [r3, #0]
 8018850:	4a0a      	ldr	r2, [pc, #40]	@ (801887c <vPortSetupTimerInterrupt+0x40>)
 8018852:	fba2 2303 	umull	r2, r3, r2, r3
 8018856:	099b      	lsrs	r3, r3, #6
 8018858:	4a09      	ldr	r2, [pc, #36]	@ (8018880 <vPortSetupTimerInterrupt+0x44>)
 801885a:	3b01      	subs	r3, #1
 801885c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801885e:	4b04      	ldr	r3, [pc, #16]	@ (8018870 <vPortSetupTimerInterrupt+0x34>)
 8018860:	2207      	movs	r2, #7
 8018862:	601a      	str	r2, [r3, #0]
}
 8018864:	bf00      	nop
 8018866:	46bd      	mov	sp, r7
 8018868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801886c:	4770      	bx	lr
 801886e:	bf00      	nop
 8018870:	e000e010 	.word	0xe000e010
 8018874:	e000e018 	.word	0xe000e018
 8018878:	24000000 	.word	0x24000000
 801887c:	10624dd3 	.word	0x10624dd3
 8018880:	e000e014 	.word	0xe000e014

08018884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8018884:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8018894 <vPortEnableVFP+0x10>
 8018888:	6801      	ldr	r1, [r0, #0]
 801888a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801888e:	6001      	str	r1, [r0, #0]
 8018890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8018892:	bf00      	nop
 8018894:	e000ed88 	.word	0xe000ed88

08018898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8018898:	b480      	push	{r7}
 801889a:	b085      	sub	sp, #20
 801889c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801889e:	f3ef 8305 	mrs	r3, IPSR
 80188a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80188a4:	68fb      	ldr	r3, [r7, #12]
 80188a6:	2b0f      	cmp	r3, #15
 80188a8:	d915      	bls.n	80188d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80188aa:	4a18      	ldr	r2, [pc, #96]	@ (801890c <vPortValidateInterruptPriority+0x74>)
 80188ac:	68fb      	ldr	r3, [r7, #12]
 80188ae:	4413      	add	r3, r2
 80188b0:	781b      	ldrb	r3, [r3, #0]
 80188b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80188b4:	4b16      	ldr	r3, [pc, #88]	@ (8018910 <vPortValidateInterruptPriority+0x78>)
 80188b6:	781b      	ldrb	r3, [r3, #0]
 80188b8:	7afa      	ldrb	r2, [r7, #11]
 80188ba:	429a      	cmp	r2, r3
 80188bc:	d20b      	bcs.n	80188d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80188be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80188c2:	f383 8811 	msr	BASEPRI, r3
 80188c6:	f3bf 8f6f 	isb	sy
 80188ca:	f3bf 8f4f 	dsb	sy
 80188ce:	607b      	str	r3, [r7, #4]
}
 80188d0:	bf00      	nop
 80188d2:	bf00      	nop
 80188d4:	e7fd      	b.n	80188d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80188d6:	4b0f      	ldr	r3, [pc, #60]	@ (8018914 <vPortValidateInterruptPriority+0x7c>)
 80188d8:	681b      	ldr	r3, [r3, #0]
 80188da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80188de:	4b0e      	ldr	r3, [pc, #56]	@ (8018918 <vPortValidateInterruptPriority+0x80>)
 80188e0:	681b      	ldr	r3, [r3, #0]
 80188e2:	429a      	cmp	r2, r3
 80188e4:	d90b      	bls.n	80188fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80188e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80188ea:	f383 8811 	msr	BASEPRI, r3
 80188ee:	f3bf 8f6f 	isb	sy
 80188f2:	f3bf 8f4f 	dsb	sy
 80188f6:	603b      	str	r3, [r7, #0]
}
 80188f8:	bf00      	nop
 80188fa:	bf00      	nop
 80188fc:	e7fd      	b.n	80188fa <vPortValidateInterruptPriority+0x62>
	}
 80188fe:	bf00      	nop
 8018900:	3714      	adds	r7, #20
 8018902:	46bd      	mov	sp, r7
 8018904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018908:	4770      	bx	lr
 801890a:	bf00      	nop
 801890c:	e000e3f0 	.word	0xe000e3f0
 8018910:	24002e90 	.word	0x24002e90
 8018914:	e000ed0c 	.word	0xe000ed0c
 8018918:	24002e94 	.word	0x24002e94

0801891c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801891c:	b580      	push	{r7, lr}
 801891e:	b08a      	sub	sp, #40	@ 0x28
 8018920:	af00      	add	r7, sp, #0
 8018922:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8018924:	2300      	movs	r3, #0
 8018926:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8018928:	f7fe fba8 	bl	801707c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801892c:	4b5c      	ldr	r3, [pc, #368]	@ (8018aa0 <pvPortMalloc+0x184>)
 801892e:	681b      	ldr	r3, [r3, #0]
 8018930:	2b00      	cmp	r3, #0
 8018932:	d101      	bne.n	8018938 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8018934:	f000 f924 	bl	8018b80 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8018938:	4b5a      	ldr	r3, [pc, #360]	@ (8018aa4 <pvPortMalloc+0x188>)
 801893a:	681a      	ldr	r2, [r3, #0]
 801893c:	687b      	ldr	r3, [r7, #4]
 801893e:	4013      	ands	r3, r2
 8018940:	2b00      	cmp	r3, #0
 8018942:	f040 8095 	bne.w	8018a70 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8018946:	687b      	ldr	r3, [r7, #4]
 8018948:	2b00      	cmp	r3, #0
 801894a:	d01e      	beq.n	801898a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801894c:	2208      	movs	r2, #8
 801894e:	687b      	ldr	r3, [r7, #4]
 8018950:	4413      	add	r3, r2
 8018952:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8018954:	687b      	ldr	r3, [r7, #4]
 8018956:	f003 0307 	and.w	r3, r3, #7
 801895a:	2b00      	cmp	r3, #0
 801895c:	d015      	beq.n	801898a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801895e:	687b      	ldr	r3, [r7, #4]
 8018960:	f023 0307 	bic.w	r3, r3, #7
 8018964:	3308      	adds	r3, #8
 8018966:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8018968:	687b      	ldr	r3, [r7, #4]
 801896a:	f003 0307 	and.w	r3, r3, #7
 801896e:	2b00      	cmp	r3, #0
 8018970:	d00b      	beq.n	801898a <pvPortMalloc+0x6e>
	__asm volatile
 8018972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018976:	f383 8811 	msr	BASEPRI, r3
 801897a:	f3bf 8f6f 	isb	sy
 801897e:	f3bf 8f4f 	dsb	sy
 8018982:	617b      	str	r3, [r7, #20]
}
 8018984:	bf00      	nop
 8018986:	bf00      	nop
 8018988:	e7fd      	b.n	8018986 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	2b00      	cmp	r3, #0
 801898e:	d06f      	beq.n	8018a70 <pvPortMalloc+0x154>
 8018990:	4b45      	ldr	r3, [pc, #276]	@ (8018aa8 <pvPortMalloc+0x18c>)
 8018992:	681b      	ldr	r3, [r3, #0]
 8018994:	687a      	ldr	r2, [r7, #4]
 8018996:	429a      	cmp	r2, r3
 8018998:	d86a      	bhi.n	8018a70 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801899a:	4b44      	ldr	r3, [pc, #272]	@ (8018aac <pvPortMalloc+0x190>)
 801899c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801899e:	4b43      	ldr	r3, [pc, #268]	@ (8018aac <pvPortMalloc+0x190>)
 80189a0:	681b      	ldr	r3, [r3, #0]
 80189a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80189a4:	e004      	b.n	80189b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80189a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80189aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189ac:	681b      	ldr	r3, [r3, #0]
 80189ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80189b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189b2:	685b      	ldr	r3, [r3, #4]
 80189b4:	687a      	ldr	r2, [r7, #4]
 80189b6:	429a      	cmp	r2, r3
 80189b8:	d903      	bls.n	80189c2 <pvPortMalloc+0xa6>
 80189ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189bc:	681b      	ldr	r3, [r3, #0]
 80189be:	2b00      	cmp	r3, #0
 80189c0:	d1f1      	bne.n	80189a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80189c2:	4b37      	ldr	r3, [pc, #220]	@ (8018aa0 <pvPortMalloc+0x184>)
 80189c4:	681b      	ldr	r3, [r3, #0]
 80189c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80189c8:	429a      	cmp	r2, r3
 80189ca:	d051      	beq.n	8018a70 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80189cc:	6a3b      	ldr	r3, [r7, #32]
 80189ce:	681b      	ldr	r3, [r3, #0]
 80189d0:	2208      	movs	r2, #8
 80189d2:	4413      	add	r3, r2
 80189d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80189d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189d8:	681a      	ldr	r2, [r3, #0]
 80189da:	6a3b      	ldr	r3, [r7, #32]
 80189dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80189de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189e0:	685a      	ldr	r2, [r3, #4]
 80189e2:	687b      	ldr	r3, [r7, #4]
 80189e4:	1ad2      	subs	r2, r2, r3
 80189e6:	2308      	movs	r3, #8
 80189e8:	005b      	lsls	r3, r3, #1
 80189ea:	429a      	cmp	r2, r3
 80189ec:	d920      	bls.n	8018a30 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80189ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80189f0:	687b      	ldr	r3, [r7, #4]
 80189f2:	4413      	add	r3, r2
 80189f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80189f6:	69bb      	ldr	r3, [r7, #24]
 80189f8:	f003 0307 	and.w	r3, r3, #7
 80189fc:	2b00      	cmp	r3, #0
 80189fe:	d00b      	beq.n	8018a18 <pvPortMalloc+0xfc>
	__asm volatile
 8018a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018a04:	f383 8811 	msr	BASEPRI, r3
 8018a08:	f3bf 8f6f 	isb	sy
 8018a0c:	f3bf 8f4f 	dsb	sy
 8018a10:	613b      	str	r3, [r7, #16]
}
 8018a12:	bf00      	nop
 8018a14:	bf00      	nop
 8018a16:	e7fd      	b.n	8018a14 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8018a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a1a:	685a      	ldr	r2, [r3, #4]
 8018a1c:	687b      	ldr	r3, [r7, #4]
 8018a1e:	1ad2      	subs	r2, r2, r3
 8018a20:	69bb      	ldr	r3, [r7, #24]
 8018a22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8018a24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a26:	687a      	ldr	r2, [r7, #4]
 8018a28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8018a2a:	69b8      	ldr	r0, [r7, #24]
 8018a2c:	f000 f90a 	bl	8018c44 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8018a30:	4b1d      	ldr	r3, [pc, #116]	@ (8018aa8 <pvPortMalloc+0x18c>)
 8018a32:	681a      	ldr	r2, [r3, #0]
 8018a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a36:	685b      	ldr	r3, [r3, #4]
 8018a38:	1ad3      	subs	r3, r2, r3
 8018a3a:	4a1b      	ldr	r2, [pc, #108]	@ (8018aa8 <pvPortMalloc+0x18c>)
 8018a3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8018a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8018aa8 <pvPortMalloc+0x18c>)
 8018a40:	681a      	ldr	r2, [r3, #0]
 8018a42:	4b1b      	ldr	r3, [pc, #108]	@ (8018ab0 <pvPortMalloc+0x194>)
 8018a44:	681b      	ldr	r3, [r3, #0]
 8018a46:	429a      	cmp	r2, r3
 8018a48:	d203      	bcs.n	8018a52 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8018a4a:	4b17      	ldr	r3, [pc, #92]	@ (8018aa8 <pvPortMalloc+0x18c>)
 8018a4c:	681b      	ldr	r3, [r3, #0]
 8018a4e:	4a18      	ldr	r2, [pc, #96]	@ (8018ab0 <pvPortMalloc+0x194>)
 8018a50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8018a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a54:	685a      	ldr	r2, [r3, #4]
 8018a56:	4b13      	ldr	r3, [pc, #76]	@ (8018aa4 <pvPortMalloc+0x188>)
 8018a58:	681b      	ldr	r3, [r3, #0]
 8018a5a:	431a      	orrs	r2, r3
 8018a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8018a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018a62:	2200      	movs	r2, #0
 8018a64:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8018a66:	4b13      	ldr	r3, [pc, #76]	@ (8018ab4 <pvPortMalloc+0x198>)
 8018a68:	681b      	ldr	r3, [r3, #0]
 8018a6a:	3301      	adds	r3, #1
 8018a6c:	4a11      	ldr	r2, [pc, #68]	@ (8018ab4 <pvPortMalloc+0x198>)
 8018a6e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8018a70:	f7fe fb12 	bl	8017098 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8018a74:	69fb      	ldr	r3, [r7, #28]
 8018a76:	f003 0307 	and.w	r3, r3, #7
 8018a7a:	2b00      	cmp	r3, #0
 8018a7c:	d00b      	beq.n	8018a96 <pvPortMalloc+0x17a>
	__asm volatile
 8018a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018a82:	f383 8811 	msr	BASEPRI, r3
 8018a86:	f3bf 8f6f 	isb	sy
 8018a8a:	f3bf 8f4f 	dsb	sy
 8018a8e:	60fb      	str	r3, [r7, #12]
}
 8018a90:	bf00      	nop
 8018a92:	bf00      	nop
 8018a94:	e7fd      	b.n	8018a92 <pvPortMalloc+0x176>
	return pvReturn;
 8018a96:	69fb      	ldr	r3, [r7, #28]
}
 8018a98:	4618      	mov	r0, r3
 8018a9a:	3728      	adds	r7, #40	@ 0x28
 8018a9c:	46bd      	mov	sp, r7
 8018a9e:	bd80      	pop	{r7, pc}
 8018aa0:	2400f5b0 	.word	0x2400f5b0
 8018aa4:	2400f5c4 	.word	0x2400f5c4
 8018aa8:	2400f5b4 	.word	0x2400f5b4
 8018aac:	2400f5a8 	.word	0x2400f5a8
 8018ab0:	2400f5b8 	.word	0x2400f5b8
 8018ab4:	2400f5bc 	.word	0x2400f5bc

08018ab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8018ab8:	b580      	push	{r7, lr}
 8018aba:	b086      	sub	sp, #24
 8018abc:	af00      	add	r7, sp, #0
 8018abe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	2b00      	cmp	r3, #0
 8018ac8:	d04f      	beq.n	8018b6a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8018aca:	2308      	movs	r3, #8
 8018acc:	425b      	negs	r3, r3
 8018ace:	697a      	ldr	r2, [r7, #20]
 8018ad0:	4413      	add	r3, r2
 8018ad2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8018ad4:	697b      	ldr	r3, [r7, #20]
 8018ad6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8018ad8:	693b      	ldr	r3, [r7, #16]
 8018ada:	685a      	ldr	r2, [r3, #4]
 8018adc:	4b25      	ldr	r3, [pc, #148]	@ (8018b74 <vPortFree+0xbc>)
 8018ade:	681b      	ldr	r3, [r3, #0]
 8018ae0:	4013      	ands	r3, r2
 8018ae2:	2b00      	cmp	r3, #0
 8018ae4:	d10b      	bne.n	8018afe <vPortFree+0x46>
	__asm volatile
 8018ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018aea:	f383 8811 	msr	BASEPRI, r3
 8018aee:	f3bf 8f6f 	isb	sy
 8018af2:	f3bf 8f4f 	dsb	sy
 8018af6:	60fb      	str	r3, [r7, #12]
}
 8018af8:	bf00      	nop
 8018afa:	bf00      	nop
 8018afc:	e7fd      	b.n	8018afa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8018afe:	693b      	ldr	r3, [r7, #16]
 8018b00:	681b      	ldr	r3, [r3, #0]
 8018b02:	2b00      	cmp	r3, #0
 8018b04:	d00b      	beq.n	8018b1e <vPortFree+0x66>
	__asm volatile
 8018b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8018b0a:	f383 8811 	msr	BASEPRI, r3
 8018b0e:	f3bf 8f6f 	isb	sy
 8018b12:	f3bf 8f4f 	dsb	sy
 8018b16:	60bb      	str	r3, [r7, #8]
}
 8018b18:	bf00      	nop
 8018b1a:	bf00      	nop
 8018b1c:	e7fd      	b.n	8018b1a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8018b1e:	693b      	ldr	r3, [r7, #16]
 8018b20:	685a      	ldr	r2, [r3, #4]
 8018b22:	4b14      	ldr	r3, [pc, #80]	@ (8018b74 <vPortFree+0xbc>)
 8018b24:	681b      	ldr	r3, [r3, #0]
 8018b26:	4013      	ands	r3, r2
 8018b28:	2b00      	cmp	r3, #0
 8018b2a:	d01e      	beq.n	8018b6a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8018b2c:	693b      	ldr	r3, [r7, #16]
 8018b2e:	681b      	ldr	r3, [r3, #0]
 8018b30:	2b00      	cmp	r3, #0
 8018b32:	d11a      	bne.n	8018b6a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8018b34:	693b      	ldr	r3, [r7, #16]
 8018b36:	685a      	ldr	r2, [r3, #4]
 8018b38:	4b0e      	ldr	r3, [pc, #56]	@ (8018b74 <vPortFree+0xbc>)
 8018b3a:	681b      	ldr	r3, [r3, #0]
 8018b3c:	43db      	mvns	r3, r3
 8018b3e:	401a      	ands	r2, r3
 8018b40:	693b      	ldr	r3, [r7, #16]
 8018b42:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8018b44:	f7fe fa9a 	bl	801707c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8018b48:	693b      	ldr	r3, [r7, #16]
 8018b4a:	685a      	ldr	r2, [r3, #4]
 8018b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8018b78 <vPortFree+0xc0>)
 8018b4e:	681b      	ldr	r3, [r3, #0]
 8018b50:	4413      	add	r3, r2
 8018b52:	4a09      	ldr	r2, [pc, #36]	@ (8018b78 <vPortFree+0xc0>)
 8018b54:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8018b56:	6938      	ldr	r0, [r7, #16]
 8018b58:	f000 f874 	bl	8018c44 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8018b5c:	4b07      	ldr	r3, [pc, #28]	@ (8018b7c <vPortFree+0xc4>)
 8018b5e:	681b      	ldr	r3, [r3, #0]
 8018b60:	3301      	adds	r3, #1
 8018b62:	4a06      	ldr	r2, [pc, #24]	@ (8018b7c <vPortFree+0xc4>)
 8018b64:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8018b66:	f7fe fa97 	bl	8017098 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8018b6a:	bf00      	nop
 8018b6c:	3718      	adds	r7, #24
 8018b6e:	46bd      	mov	sp, r7
 8018b70:	bd80      	pop	{r7, pc}
 8018b72:	bf00      	nop
 8018b74:	2400f5c4 	.word	0x2400f5c4
 8018b78:	2400f5b4 	.word	0x2400f5b4
 8018b7c:	2400f5c0 	.word	0x2400f5c0

08018b80 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8018b80:	b480      	push	{r7}
 8018b82:	b085      	sub	sp, #20
 8018b84:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8018b86:	f24c 7310 	movw	r3, #50960	@ 0xc710
 8018b8a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8018b8c:	4b27      	ldr	r3, [pc, #156]	@ (8018c2c <prvHeapInit+0xac>)
 8018b8e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8018b90:	68fb      	ldr	r3, [r7, #12]
 8018b92:	f003 0307 	and.w	r3, r3, #7
 8018b96:	2b00      	cmp	r3, #0
 8018b98:	d00c      	beq.n	8018bb4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8018b9a:	68fb      	ldr	r3, [r7, #12]
 8018b9c:	3307      	adds	r3, #7
 8018b9e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018ba0:	68fb      	ldr	r3, [r7, #12]
 8018ba2:	f023 0307 	bic.w	r3, r3, #7
 8018ba6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8018ba8:	68ba      	ldr	r2, [r7, #8]
 8018baa:	68fb      	ldr	r3, [r7, #12]
 8018bac:	1ad3      	subs	r3, r2, r3
 8018bae:	4a1f      	ldr	r2, [pc, #124]	@ (8018c2c <prvHeapInit+0xac>)
 8018bb0:	4413      	add	r3, r2
 8018bb2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8018bb4:	68fb      	ldr	r3, [r7, #12]
 8018bb6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8018bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8018c30 <prvHeapInit+0xb0>)
 8018bba:	687b      	ldr	r3, [r7, #4]
 8018bbc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8018bbe:	4b1c      	ldr	r3, [pc, #112]	@ (8018c30 <prvHeapInit+0xb0>)
 8018bc0:	2200      	movs	r2, #0
 8018bc2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8018bc4:	687b      	ldr	r3, [r7, #4]
 8018bc6:	68ba      	ldr	r2, [r7, #8]
 8018bc8:	4413      	add	r3, r2
 8018bca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8018bcc:	2208      	movs	r2, #8
 8018bce:	68fb      	ldr	r3, [r7, #12]
 8018bd0:	1a9b      	subs	r3, r3, r2
 8018bd2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8018bd4:	68fb      	ldr	r3, [r7, #12]
 8018bd6:	f023 0307 	bic.w	r3, r3, #7
 8018bda:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8018bdc:	68fb      	ldr	r3, [r7, #12]
 8018bde:	4a15      	ldr	r2, [pc, #84]	@ (8018c34 <prvHeapInit+0xb4>)
 8018be0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8018be2:	4b14      	ldr	r3, [pc, #80]	@ (8018c34 <prvHeapInit+0xb4>)
 8018be4:	681b      	ldr	r3, [r3, #0]
 8018be6:	2200      	movs	r2, #0
 8018be8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8018bea:	4b12      	ldr	r3, [pc, #72]	@ (8018c34 <prvHeapInit+0xb4>)
 8018bec:	681b      	ldr	r3, [r3, #0]
 8018bee:	2200      	movs	r2, #0
 8018bf0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8018bf2:	687b      	ldr	r3, [r7, #4]
 8018bf4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8018bf6:	683b      	ldr	r3, [r7, #0]
 8018bf8:	68fa      	ldr	r2, [r7, #12]
 8018bfa:	1ad2      	subs	r2, r2, r3
 8018bfc:	683b      	ldr	r3, [r7, #0]
 8018bfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8018c00:	4b0c      	ldr	r3, [pc, #48]	@ (8018c34 <prvHeapInit+0xb4>)
 8018c02:	681a      	ldr	r2, [r3, #0]
 8018c04:	683b      	ldr	r3, [r7, #0]
 8018c06:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018c08:	683b      	ldr	r3, [r7, #0]
 8018c0a:	685b      	ldr	r3, [r3, #4]
 8018c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8018c38 <prvHeapInit+0xb8>)
 8018c0e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8018c10:	683b      	ldr	r3, [r7, #0]
 8018c12:	685b      	ldr	r3, [r3, #4]
 8018c14:	4a09      	ldr	r2, [pc, #36]	@ (8018c3c <prvHeapInit+0xbc>)
 8018c16:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8018c18:	4b09      	ldr	r3, [pc, #36]	@ (8018c40 <prvHeapInit+0xc0>)
 8018c1a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8018c1e:	601a      	str	r2, [r3, #0]
}
 8018c20:	bf00      	nop
 8018c22:	3714      	adds	r7, #20
 8018c24:	46bd      	mov	sp, r7
 8018c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c2a:	4770      	bx	lr
 8018c2c:	24002e98 	.word	0x24002e98
 8018c30:	2400f5a8 	.word	0x2400f5a8
 8018c34:	2400f5b0 	.word	0x2400f5b0
 8018c38:	2400f5b8 	.word	0x2400f5b8
 8018c3c:	2400f5b4 	.word	0x2400f5b4
 8018c40:	2400f5c4 	.word	0x2400f5c4

08018c44 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8018c44:	b480      	push	{r7}
 8018c46:	b085      	sub	sp, #20
 8018c48:	af00      	add	r7, sp, #0
 8018c4a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8018c4c:	4b28      	ldr	r3, [pc, #160]	@ (8018cf0 <prvInsertBlockIntoFreeList+0xac>)
 8018c4e:	60fb      	str	r3, [r7, #12]
 8018c50:	e002      	b.n	8018c58 <prvInsertBlockIntoFreeList+0x14>
 8018c52:	68fb      	ldr	r3, [r7, #12]
 8018c54:	681b      	ldr	r3, [r3, #0]
 8018c56:	60fb      	str	r3, [r7, #12]
 8018c58:	68fb      	ldr	r3, [r7, #12]
 8018c5a:	681b      	ldr	r3, [r3, #0]
 8018c5c:	687a      	ldr	r2, [r7, #4]
 8018c5e:	429a      	cmp	r2, r3
 8018c60:	d8f7      	bhi.n	8018c52 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8018c62:	68fb      	ldr	r3, [r7, #12]
 8018c64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8018c66:	68fb      	ldr	r3, [r7, #12]
 8018c68:	685b      	ldr	r3, [r3, #4]
 8018c6a:	68ba      	ldr	r2, [r7, #8]
 8018c6c:	4413      	add	r3, r2
 8018c6e:	687a      	ldr	r2, [r7, #4]
 8018c70:	429a      	cmp	r2, r3
 8018c72:	d108      	bne.n	8018c86 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8018c74:	68fb      	ldr	r3, [r7, #12]
 8018c76:	685a      	ldr	r2, [r3, #4]
 8018c78:	687b      	ldr	r3, [r7, #4]
 8018c7a:	685b      	ldr	r3, [r3, #4]
 8018c7c:	441a      	add	r2, r3
 8018c7e:	68fb      	ldr	r3, [r7, #12]
 8018c80:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8018c82:	68fb      	ldr	r3, [r7, #12]
 8018c84:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8018c86:	687b      	ldr	r3, [r7, #4]
 8018c88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	685b      	ldr	r3, [r3, #4]
 8018c8e:	68ba      	ldr	r2, [r7, #8]
 8018c90:	441a      	add	r2, r3
 8018c92:	68fb      	ldr	r3, [r7, #12]
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	429a      	cmp	r2, r3
 8018c98:	d118      	bne.n	8018ccc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8018c9a:	68fb      	ldr	r3, [r7, #12]
 8018c9c:	681a      	ldr	r2, [r3, #0]
 8018c9e:	4b15      	ldr	r3, [pc, #84]	@ (8018cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8018ca0:	681b      	ldr	r3, [r3, #0]
 8018ca2:	429a      	cmp	r2, r3
 8018ca4:	d00d      	beq.n	8018cc2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8018ca6:	687b      	ldr	r3, [r7, #4]
 8018ca8:	685a      	ldr	r2, [r3, #4]
 8018caa:	68fb      	ldr	r3, [r7, #12]
 8018cac:	681b      	ldr	r3, [r3, #0]
 8018cae:	685b      	ldr	r3, [r3, #4]
 8018cb0:	441a      	add	r2, r3
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	681b      	ldr	r3, [r3, #0]
 8018cba:	681a      	ldr	r2, [r3, #0]
 8018cbc:	687b      	ldr	r3, [r7, #4]
 8018cbe:	601a      	str	r2, [r3, #0]
 8018cc0:	e008      	b.n	8018cd4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8018cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8018cf4 <prvInsertBlockIntoFreeList+0xb0>)
 8018cc4:	681a      	ldr	r2, [r3, #0]
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	601a      	str	r2, [r3, #0]
 8018cca:	e003      	b.n	8018cd4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8018ccc:	68fb      	ldr	r3, [r7, #12]
 8018cce:	681a      	ldr	r2, [r3, #0]
 8018cd0:	687b      	ldr	r3, [r7, #4]
 8018cd2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8018cd4:	68fa      	ldr	r2, [r7, #12]
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	429a      	cmp	r2, r3
 8018cda:	d002      	beq.n	8018ce2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8018cdc:	68fb      	ldr	r3, [r7, #12]
 8018cde:	687a      	ldr	r2, [r7, #4]
 8018ce0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8018ce2:	bf00      	nop
 8018ce4:	3714      	adds	r7, #20
 8018ce6:	46bd      	mov	sp, r7
 8018ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cec:	4770      	bx	lr
 8018cee:	bf00      	nop
 8018cf0:	2400f5a8 	.word	0x2400f5a8
 8018cf4:	2400f5b0 	.word	0x2400f5b0

08018cf8 <__cvt>:
 8018cf8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018cfa:	ed2d 8b02 	vpush	{d8}
 8018cfe:	eeb0 8b40 	vmov.f64	d8, d0
 8018d02:	b085      	sub	sp, #20
 8018d04:	4617      	mov	r7, r2
 8018d06:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8018d08:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018d0a:	ee18 2a90 	vmov	r2, s17
 8018d0e:	f025 0520 	bic.w	r5, r5, #32
 8018d12:	2a00      	cmp	r2, #0
 8018d14:	bfb6      	itet	lt
 8018d16:	222d      	movlt	r2, #45	@ 0x2d
 8018d18:	2200      	movge	r2, #0
 8018d1a:	eeb1 8b40 	vneglt.f64	d8, d0
 8018d1e:	2d46      	cmp	r5, #70	@ 0x46
 8018d20:	460c      	mov	r4, r1
 8018d22:	701a      	strb	r2, [r3, #0]
 8018d24:	d004      	beq.n	8018d30 <__cvt+0x38>
 8018d26:	2d45      	cmp	r5, #69	@ 0x45
 8018d28:	d100      	bne.n	8018d2c <__cvt+0x34>
 8018d2a:	3401      	adds	r4, #1
 8018d2c:	2102      	movs	r1, #2
 8018d2e:	e000      	b.n	8018d32 <__cvt+0x3a>
 8018d30:	2103      	movs	r1, #3
 8018d32:	ab03      	add	r3, sp, #12
 8018d34:	9301      	str	r3, [sp, #4]
 8018d36:	ab02      	add	r3, sp, #8
 8018d38:	9300      	str	r3, [sp, #0]
 8018d3a:	4622      	mov	r2, r4
 8018d3c:	4633      	mov	r3, r6
 8018d3e:	eeb0 0b48 	vmov.f64	d0, d8
 8018d42:	f001 f849 	bl	8019dd8 <_dtoa_r>
 8018d46:	2d47      	cmp	r5, #71	@ 0x47
 8018d48:	d114      	bne.n	8018d74 <__cvt+0x7c>
 8018d4a:	07fb      	lsls	r3, r7, #31
 8018d4c:	d50a      	bpl.n	8018d64 <__cvt+0x6c>
 8018d4e:	1902      	adds	r2, r0, r4
 8018d50:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8018d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d58:	bf08      	it	eq
 8018d5a:	9203      	streq	r2, [sp, #12]
 8018d5c:	2130      	movs	r1, #48	@ 0x30
 8018d5e:	9b03      	ldr	r3, [sp, #12]
 8018d60:	4293      	cmp	r3, r2
 8018d62:	d319      	bcc.n	8018d98 <__cvt+0xa0>
 8018d64:	9b03      	ldr	r3, [sp, #12]
 8018d66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018d68:	1a1b      	subs	r3, r3, r0
 8018d6a:	6013      	str	r3, [r2, #0]
 8018d6c:	b005      	add	sp, #20
 8018d6e:	ecbd 8b02 	vpop	{d8}
 8018d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018d74:	2d46      	cmp	r5, #70	@ 0x46
 8018d76:	eb00 0204 	add.w	r2, r0, r4
 8018d7a:	d1e9      	bne.n	8018d50 <__cvt+0x58>
 8018d7c:	7803      	ldrb	r3, [r0, #0]
 8018d7e:	2b30      	cmp	r3, #48	@ 0x30
 8018d80:	d107      	bne.n	8018d92 <__cvt+0x9a>
 8018d82:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8018d86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018d8a:	bf1c      	itt	ne
 8018d8c:	f1c4 0401 	rsbne	r4, r4, #1
 8018d90:	6034      	strne	r4, [r6, #0]
 8018d92:	6833      	ldr	r3, [r6, #0]
 8018d94:	441a      	add	r2, r3
 8018d96:	e7db      	b.n	8018d50 <__cvt+0x58>
 8018d98:	1c5c      	adds	r4, r3, #1
 8018d9a:	9403      	str	r4, [sp, #12]
 8018d9c:	7019      	strb	r1, [r3, #0]
 8018d9e:	e7de      	b.n	8018d5e <__cvt+0x66>

08018da0 <__exponent>:
 8018da0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018da2:	2900      	cmp	r1, #0
 8018da4:	bfba      	itte	lt
 8018da6:	4249      	neglt	r1, r1
 8018da8:	232d      	movlt	r3, #45	@ 0x2d
 8018daa:	232b      	movge	r3, #43	@ 0x2b
 8018dac:	2909      	cmp	r1, #9
 8018dae:	7002      	strb	r2, [r0, #0]
 8018db0:	7043      	strb	r3, [r0, #1]
 8018db2:	dd29      	ble.n	8018e08 <__exponent+0x68>
 8018db4:	f10d 0307 	add.w	r3, sp, #7
 8018db8:	461d      	mov	r5, r3
 8018dba:	270a      	movs	r7, #10
 8018dbc:	461a      	mov	r2, r3
 8018dbe:	fbb1 f6f7 	udiv	r6, r1, r7
 8018dc2:	fb07 1416 	mls	r4, r7, r6, r1
 8018dc6:	3430      	adds	r4, #48	@ 0x30
 8018dc8:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018dcc:	460c      	mov	r4, r1
 8018dce:	2c63      	cmp	r4, #99	@ 0x63
 8018dd0:	f103 33ff 	add.w	r3, r3, #4294967295
 8018dd4:	4631      	mov	r1, r6
 8018dd6:	dcf1      	bgt.n	8018dbc <__exponent+0x1c>
 8018dd8:	3130      	adds	r1, #48	@ 0x30
 8018dda:	1e94      	subs	r4, r2, #2
 8018ddc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018de0:	1c41      	adds	r1, r0, #1
 8018de2:	4623      	mov	r3, r4
 8018de4:	42ab      	cmp	r3, r5
 8018de6:	d30a      	bcc.n	8018dfe <__exponent+0x5e>
 8018de8:	f10d 0309 	add.w	r3, sp, #9
 8018dec:	1a9b      	subs	r3, r3, r2
 8018dee:	42ac      	cmp	r4, r5
 8018df0:	bf88      	it	hi
 8018df2:	2300      	movhi	r3, #0
 8018df4:	3302      	adds	r3, #2
 8018df6:	4403      	add	r3, r0
 8018df8:	1a18      	subs	r0, r3, r0
 8018dfa:	b003      	add	sp, #12
 8018dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018dfe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018e02:	f801 6f01 	strb.w	r6, [r1, #1]!
 8018e06:	e7ed      	b.n	8018de4 <__exponent+0x44>
 8018e08:	2330      	movs	r3, #48	@ 0x30
 8018e0a:	3130      	adds	r1, #48	@ 0x30
 8018e0c:	7083      	strb	r3, [r0, #2]
 8018e0e:	70c1      	strb	r1, [r0, #3]
 8018e10:	1d03      	adds	r3, r0, #4
 8018e12:	e7f1      	b.n	8018df8 <__exponent+0x58>
 8018e14:	0000      	movs	r0, r0
	...

08018e18 <_printf_float>:
 8018e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018e1c:	b08d      	sub	sp, #52	@ 0x34
 8018e1e:	460c      	mov	r4, r1
 8018e20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018e24:	4616      	mov	r6, r2
 8018e26:	461f      	mov	r7, r3
 8018e28:	4605      	mov	r5, r0
 8018e2a:	f000 fe71 	bl	8019b10 <_localeconv_r>
 8018e2e:	f8d0 b000 	ldr.w	fp, [r0]
 8018e32:	4658      	mov	r0, fp
 8018e34:	f7e7 fabc 	bl	80003b0 <strlen>
 8018e38:	2300      	movs	r3, #0
 8018e3a:	930a      	str	r3, [sp, #40]	@ 0x28
 8018e3c:	f8d8 3000 	ldr.w	r3, [r8]
 8018e40:	f894 9018 	ldrb.w	r9, [r4, #24]
 8018e44:	6822      	ldr	r2, [r4, #0]
 8018e46:	9005      	str	r0, [sp, #20]
 8018e48:	3307      	adds	r3, #7
 8018e4a:	f023 0307 	bic.w	r3, r3, #7
 8018e4e:	f103 0108 	add.w	r1, r3, #8
 8018e52:	f8c8 1000 	str.w	r1, [r8]
 8018e56:	ed93 0b00 	vldr	d0, [r3]
 8018e5a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80190b8 <_printf_float+0x2a0>
 8018e5e:	eeb0 7bc0 	vabs.f64	d7, d0
 8018e62:	eeb4 7b46 	vcmp.f64	d7, d6
 8018e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018e6a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8018e6e:	dd24      	ble.n	8018eba <_printf_float+0xa2>
 8018e70:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8018e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018e78:	d502      	bpl.n	8018e80 <_printf_float+0x68>
 8018e7a:	232d      	movs	r3, #45	@ 0x2d
 8018e7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018e80:	498f      	ldr	r1, [pc, #572]	@ (80190c0 <_printf_float+0x2a8>)
 8018e82:	4b90      	ldr	r3, [pc, #576]	@ (80190c4 <_printf_float+0x2ac>)
 8018e84:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8018e88:	bf94      	ite	ls
 8018e8a:	4688      	movls	r8, r1
 8018e8c:	4698      	movhi	r8, r3
 8018e8e:	f022 0204 	bic.w	r2, r2, #4
 8018e92:	2303      	movs	r3, #3
 8018e94:	6123      	str	r3, [r4, #16]
 8018e96:	6022      	str	r2, [r4, #0]
 8018e98:	f04f 0a00 	mov.w	sl, #0
 8018e9c:	9700      	str	r7, [sp, #0]
 8018e9e:	4633      	mov	r3, r6
 8018ea0:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018ea2:	4621      	mov	r1, r4
 8018ea4:	4628      	mov	r0, r5
 8018ea6:	f000 f9d1 	bl	801924c <_printf_common>
 8018eaa:	3001      	adds	r0, #1
 8018eac:	f040 8089 	bne.w	8018fc2 <_printf_float+0x1aa>
 8018eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8018eb4:	b00d      	add	sp, #52	@ 0x34
 8018eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018eba:	eeb4 0b40 	vcmp.f64	d0, d0
 8018ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018ec2:	d709      	bvc.n	8018ed8 <_printf_float+0xc0>
 8018ec4:	ee10 3a90 	vmov	r3, s1
 8018ec8:	2b00      	cmp	r3, #0
 8018eca:	bfbc      	itt	lt
 8018ecc:	232d      	movlt	r3, #45	@ 0x2d
 8018ece:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018ed2:	497d      	ldr	r1, [pc, #500]	@ (80190c8 <_printf_float+0x2b0>)
 8018ed4:	4b7d      	ldr	r3, [pc, #500]	@ (80190cc <_printf_float+0x2b4>)
 8018ed6:	e7d5      	b.n	8018e84 <_printf_float+0x6c>
 8018ed8:	6863      	ldr	r3, [r4, #4]
 8018eda:	1c59      	adds	r1, r3, #1
 8018edc:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8018ee0:	d139      	bne.n	8018f56 <_printf_float+0x13e>
 8018ee2:	2306      	movs	r3, #6
 8018ee4:	6063      	str	r3, [r4, #4]
 8018ee6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8018eea:	2300      	movs	r3, #0
 8018eec:	6022      	str	r2, [r4, #0]
 8018eee:	9303      	str	r3, [sp, #12]
 8018ef0:	ab0a      	add	r3, sp, #40	@ 0x28
 8018ef2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8018ef6:	ab09      	add	r3, sp, #36	@ 0x24
 8018ef8:	9300      	str	r3, [sp, #0]
 8018efa:	6861      	ldr	r1, [r4, #4]
 8018efc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8018f00:	4628      	mov	r0, r5
 8018f02:	f7ff fef9 	bl	8018cf8 <__cvt>
 8018f06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8018f0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018f0c:	4680      	mov	r8, r0
 8018f0e:	d129      	bne.n	8018f64 <_printf_float+0x14c>
 8018f10:	1cc8      	adds	r0, r1, #3
 8018f12:	db02      	blt.n	8018f1a <_printf_float+0x102>
 8018f14:	6863      	ldr	r3, [r4, #4]
 8018f16:	4299      	cmp	r1, r3
 8018f18:	dd41      	ble.n	8018f9e <_printf_float+0x186>
 8018f1a:	f1a9 0902 	sub.w	r9, r9, #2
 8018f1e:	fa5f f989 	uxtb.w	r9, r9
 8018f22:	3901      	subs	r1, #1
 8018f24:	464a      	mov	r2, r9
 8018f26:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018f2a:	9109      	str	r1, [sp, #36]	@ 0x24
 8018f2c:	f7ff ff38 	bl	8018da0 <__exponent>
 8018f30:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018f32:	1813      	adds	r3, r2, r0
 8018f34:	2a01      	cmp	r2, #1
 8018f36:	4682      	mov	sl, r0
 8018f38:	6123      	str	r3, [r4, #16]
 8018f3a:	dc02      	bgt.n	8018f42 <_printf_float+0x12a>
 8018f3c:	6822      	ldr	r2, [r4, #0]
 8018f3e:	07d2      	lsls	r2, r2, #31
 8018f40:	d501      	bpl.n	8018f46 <_printf_float+0x12e>
 8018f42:	3301      	adds	r3, #1
 8018f44:	6123      	str	r3, [r4, #16]
 8018f46:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d0a6      	beq.n	8018e9c <_printf_float+0x84>
 8018f4e:	232d      	movs	r3, #45	@ 0x2d
 8018f50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018f54:	e7a2      	b.n	8018e9c <_printf_float+0x84>
 8018f56:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8018f5a:	d1c4      	bne.n	8018ee6 <_printf_float+0xce>
 8018f5c:	2b00      	cmp	r3, #0
 8018f5e:	d1c2      	bne.n	8018ee6 <_printf_float+0xce>
 8018f60:	2301      	movs	r3, #1
 8018f62:	e7bf      	b.n	8018ee4 <_printf_float+0xcc>
 8018f64:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8018f68:	d9db      	bls.n	8018f22 <_printf_float+0x10a>
 8018f6a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8018f6e:	d118      	bne.n	8018fa2 <_printf_float+0x18a>
 8018f70:	2900      	cmp	r1, #0
 8018f72:	6863      	ldr	r3, [r4, #4]
 8018f74:	dd0b      	ble.n	8018f8e <_printf_float+0x176>
 8018f76:	6121      	str	r1, [r4, #16]
 8018f78:	b913      	cbnz	r3, 8018f80 <_printf_float+0x168>
 8018f7a:	6822      	ldr	r2, [r4, #0]
 8018f7c:	07d0      	lsls	r0, r2, #31
 8018f7e:	d502      	bpl.n	8018f86 <_printf_float+0x16e>
 8018f80:	3301      	adds	r3, #1
 8018f82:	440b      	add	r3, r1
 8018f84:	6123      	str	r3, [r4, #16]
 8018f86:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018f88:	f04f 0a00 	mov.w	sl, #0
 8018f8c:	e7db      	b.n	8018f46 <_printf_float+0x12e>
 8018f8e:	b913      	cbnz	r3, 8018f96 <_printf_float+0x17e>
 8018f90:	6822      	ldr	r2, [r4, #0]
 8018f92:	07d2      	lsls	r2, r2, #31
 8018f94:	d501      	bpl.n	8018f9a <_printf_float+0x182>
 8018f96:	3302      	adds	r3, #2
 8018f98:	e7f4      	b.n	8018f84 <_printf_float+0x16c>
 8018f9a:	2301      	movs	r3, #1
 8018f9c:	e7f2      	b.n	8018f84 <_printf_float+0x16c>
 8018f9e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8018fa2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018fa4:	4299      	cmp	r1, r3
 8018fa6:	db05      	blt.n	8018fb4 <_printf_float+0x19c>
 8018fa8:	6823      	ldr	r3, [r4, #0]
 8018faa:	6121      	str	r1, [r4, #16]
 8018fac:	07d8      	lsls	r0, r3, #31
 8018fae:	d5ea      	bpl.n	8018f86 <_printf_float+0x16e>
 8018fb0:	1c4b      	adds	r3, r1, #1
 8018fb2:	e7e7      	b.n	8018f84 <_printf_float+0x16c>
 8018fb4:	2900      	cmp	r1, #0
 8018fb6:	bfd4      	ite	le
 8018fb8:	f1c1 0202 	rsble	r2, r1, #2
 8018fbc:	2201      	movgt	r2, #1
 8018fbe:	4413      	add	r3, r2
 8018fc0:	e7e0      	b.n	8018f84 <_printf_float+0x16c>
 8018fc2:	6823      	ldr	r3, [r4, #0]
 8018fc4:	055a      	lsls	r2, r3, #21
 8018fc6:	d407      	bmi.n	8018fd8 <_printf_float+0x1c0>
 8018fc8:	6923      	ldr	r3, [r4, #16]
 8018fca:	4642      	mov	r2, r8
 8018fcc:	4631      	mov	r1, r6
 8018fce:	4628      	mov	r0, r5
 8018fd0:	47b8      	blx	r7
 8018fd2:	3001      	adds	r0, #1
 8018fd4:	d12a      	bne.n	801902c <_printf_float+0x214>
 8018fd6:	e76b      	b.n	8018eb0 <_printf_float+0x98>
 8018fd8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8018fdc:	f240 80e0 	bls.w	80191a0 <_printf_float+0x388>
 8018fe0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8018fe4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018fec:	d133      	bne.n	8019056 <_printf_float+0x23e>
 8018fee:	4a38      	ldr	r2, [pc, #224]	@ (80190d0 <_printf_float+0x2b8>)
 8018ff0:	2301      	movs	r3, #1
 8018ff2:	4631      	mov	r1, r6
 8018ff4:	4628      	mov	r0, r5
 8018ff6:	47b8      	blx	r7
 8018ff8:	3001      	adds	r0, #1
 8018ffa:	f43f af59 	beq.w	8018eb0 <_printf_float+0x98>
 8018ffe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8019002:	4543      	cmp	r3, r8
 8019004:	db02      	blt.n	801900c <_printf_float+0x1f4>
 8019006:	6823      	ldr	r3, [r4, #0]
 8019008:	07d8      	lsls	r0, r3, #31
 801900a:	d50f      	bpl.n	801902c <_printf_float+0x214>
 801900c:	9b05      	ldr	r3, [sp, #20]
 801900e:	465a      	mov	r2, fp
 8019010:	4631      	mov	r1, r6
 8019012:	4628      	mov	r0, r5
 8019014:	47b8      	blx	r7
 8019016:	3001      	adds	r0, #1
 8019018:	f43f af4a 	beq.w	8018eb0 <_printf_float+0x98>
 801901c:	f04f 0900 	mov.w	r9, #0
 8019020:	f108 38ff 	add.w	r8, r8, #4294967295
 8019024:	f104 0a1a 	add.w	sl, r4, #26
 8019028:	45c8      	cmp	r8, r9
 801902a:	dc09      	bgt.n	8019040 <_printf_float+0x228>
 801902c:	6823      	ldr	r3, [r4, #0]
 801902e:	079b      	lsls	r3, r3, #30
 8019030:	f100 8107 	bmi.w	8019242 <_printf_float+0x42a>
 8019034:	68e0      	ldr	r0, [r4, #12]
 8019036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019038:	4298      	cmp	r0, r3
 801903a:	bfb8      	it	lt
 801903c:	4618      	movlt	r0, r3
 801903e:	e739      	b.n	8018eb4 <_printf_float+0x9c>
 8019040:	2301      	movs	r3, #1
 8019042:	4652      	mov	r2, sl
 8019044:	4631      	mov	r1, r6
 8019046:	4628      	mov	r0, r5
 8019048:	47b8      	blx	r7
 801904a:	3001      	adds	r0, #1
 801904c:	f43f af30 	beq.w	8018eb0 <_printf_float+0x98>
 8019050:	f109 0901 	add.w	r9, r9, #1
 8019054:	e7e8      	b.n	8019028 <_printf_float+0x210>
 8019056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019058:	2b00      	cmp	r3, #0
 801905a:	dc3b      	bgt.n	80190d4 <_printf_float+0x2bc>
 801905c:	4a1c      	ldr	r2, [pc, #112]	@ (80190d0 <_printf_float+0x2b8>)
 801905e:	2301      	movs	r3, #1
 8019060:	4631      	mov	r1, r6
 8019062:	4628      	mov	r0, r5
 8019064:	47b8      	blx	r7
 8019066:	3001      	adds	r0, #1
 8019068:	f43f af22 	beq.w	8018eb0 <_printf_float+0x98>
 801906c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019070:	ea59 0303 	orrs.w	r3, r9, r3
 8019074:	d102      	bne.n	801907c <_printf_float+0x264>
 8019076:	6823      	ldr	r3, [r4, #0]
 8019078:	07d9      	lsls	r1, r3, #31
 801907a:	d5d7      	bpl.n	801902c <_printf_float+0x214>
 801907c:	9b05      	ldr	r3, [sp, #20]
 801907e:	465a      	mov	r2, fp
 8019080:	4631      	mov	r1, r6
 8019082:	4628      	mov	r0, r5
 8019084:	47b8      	blx	r7
 8019086:	3001      	adds	r0, #1
 8019088:	f43f af12 	beq.w	8018eb0 <_printf_float+0x98>
 801908c:	f04f 0a00 	mov.w	sl, #0
 8019090:	f104 0b1a 	add.w	fp, r4, #26
 8019094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019096:	425b      	negs	r3, r3
 8019098:	4553      	cmp	r3, sl
 801909a:	dc01      	bgt.n	80190a0 <_printf_float+0x288>
 801909c:	464b      	mov	r3, r9
 801909e:	e794      	b.n	8018fca <_printf_float+0x1b2>
 80190a0:	2301      	movs	r3, #1
 80190a2:	465a      	mov	r2, fp
 80190a4:	4631      	mov	r1, r6
 80190a6:	4628      	mov	r0, r5
 80190a8:	47b8      	blx	r7
 80190aa:	3001      	adds	r0, #1
 80190ac:	f43f af00 	beq.w	8018eb0 <_printf_float+0x98>
 80190b0:	f10a 0a01 	add.w	sl, sl, #1
 80190b4:	e7ee      	b.n	8019094 <_printf_float+0x27c>
 80190b6:	bf00      	nop
 80190b8:	ffffffff 	.word	0xffffffff
 80190bc:	7fefffff 	.word	0x7fefffff
 80190c0:	0801d1f8 	.word	0x0801d1f8
 80190c4:	0801d1fc 	.word	0x0801d1fc
 80190c8:	0801d200 	.word	0x0801d200
 80190cc:	0801d204 	.word	0x0801d204
 80190d0:	0801d437 	.word	0x0801d437
 80190d4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80190d6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80190da:	4553      	cmp	r3, sl
 80190dc:	bfa8      	it	ge
 80190de:	4653      	movge	r3, sl
 80190e0:	2b00      	cmp	r3, #0
 80190e2:	4699      	mov	r9, r3
 80190e4:	dc37      	bgt.n	8019156 <_printf_float+0x33e>
 80190e6:	2300      	movs	r3, #0
 80190e8:	9307      	str	r3, [sp, #28]
 80190ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80190ee:	f104 021a 	add.w	r2, r4, #26
 80190f2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80190f4:	9907      	ldr	r1, [sp, #28]
 80190f6:	9306      	str	r3, [sp, #24]
 80190f8:	eba3 0309 	sub.w	r3, r3, r9
 80190fc:	428b      	cmp	r3, r1
 80190fe:	dc31      	bgt.n	8019164 <_printf_float+0x34c>
 8019100:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019102:	459a      	cmp	sl, r3
 8019104:	dc3b      	bgt.n	801917e <_printf_float+0x366>
 8019106:	6823      	ldr	r3, [r4, #0]
 8019108:	07da      	lsls	r2, r3, #31
 801910a:	d438      	bmi.n	801917e <_printf_float+0x366>
 801910c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801910e:	ebaa 0903 	sub.w	r9, sl, r3
 8019112:	9b06      	ldr	r3, [sp, #24]
 8019114:	ebaa 0303 	sub.w	r3, sl, r3
 8019118:	4599      	cmp	r9, r3
 801911a:	bfa8      	it	ge
 801911c:	4699      	movge	r9, r3
 801911e:	f1b9 0f00 	cmp.w	r9, #0
 8019122:	dc34      	bgt.n	801918e <_printf_float+0x376>
 8019124:	f04f 0800 	mov.w	r8, #0
 8019128:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801912c:	f104 0b1a 	add.w	fp, r4, #26
 8019130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019132:	ebaa 0303 	sub.w	r3, sl, r3
 8019136:	eba3 0309 	sub.w	r3, r3, r9
 801913a:	4543      	cmp	r3, r8
 801913c:	f77f af76 	ble.w	801902c <_printf_float+0x214>
 8019140:	2301      	movs	r3, #1
 8019142:	465a      	mov	r2, fp
 8019144:	4631      	mov	r1, r6
 8019146:	4628      	mov	r0, r5
 8019148:	47b8      	blx	r7
 801914a:	3001      	adds	r0, #1
 801914c:	f43f aeb0 	beq.w	8018eb0 <_printf_float+0x98>
 8019150:	f108 0801 	add.w	r8, r8, #1
 8019154:	e7ec      	b.n	8019130 <_printf_float+0x318>
 8019156:	4642      	mov	r2, r8
 8019158:	4631      	mov	r1, r6
 801915a:	4628      	mov	r0, r5
 801915c:	47b8      	blx	r7
 801915e:	3001      	adds	r0, #1
 8019160:	d1c1      	bne.n	80190e6 <_printf_float+0x2ce>
 8019162:	e6a5      	b.n	8018eb0 <_printf_float+0x98>
 8019164:	2301      	movs	r3, #1
 8019166:	4631      	mov	r1, r6
 8019168:	4628      	mov	r0, r5
 801916a:	9206      	str	r2, [sp, #24]
 801916c:	47b8      	blx	r7
 801916e:	3001      	adds	r0, #1
 8019170:	f43f ae9e 	beq.w	8018eb0 <_printf_float+0x98>
 8019174:	9b07      	ldr	r3, [sp, #28]
 8019176:	9a06      	ldr	r2, [sp, #24]
 8019178:	3301      	adds	r3, #1
 801917a:	9307      	str	r3, [sp, #28]
 801917c:	e7b9      	b.n	80190f2 <_printf_float+0x2da>
 801917e:	9b05      	ldr	r3, [sp, #20]
 8019180:	465a      	mov	r2, fp
 8019182:	4631      	mov	r1, r6
 8019184:	4628      	mov	r0, r5
 8019186:	47b8      	blx	r7
 8019188:	3001      	adds	r0, #1
 801918a:	d1bf      	bne.n	801910c <_printf_float+0x2f4>
 801918c:	e690      	b.n	8018eb0 <_printf_float+0x98>
 801918e:	9a06      	ldr	r2, [sp, #24]
 8019190:	464b      	mov	r3, r9
 8019192:	4442      	add	r2, r8
 8019194:	4631      	mov	r1, r6
 8019196:	4628      	mov	r0, r5
 8019198:	47b8      	blx	r7
 801919a:	3001      	adds	r0, #1
 801919c:	d1c2      	bne.n	8019124 <_printf_float+0x30c>
 801919e:	e687      	b.n	8018eb0 <_printf_float+0x98>
 80191a0:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80191a4:	f1b9 0f01 	cmp.w	r9, #1
 80191a8:	dc01      	bgt.n	80191ae <_printf_float+0x396>
 80191aa:	07db      	lsls	r3, r3, #31
 80191ac:	d536      	bpl.n	801921c <_printf_float+0x404>
 80191ae:	2301      	movs	r3, #1
 80191b0:	4642      	mov	r2, r8
 80191b2:	4631      	mov	r1, r6
 80191b4:	4628      	mov	r0, r5
 80191b6:	47b8      	blx	r7
 80191b8:	3001      	adds	r0, #1
 80191ba:	f43f ae79 	beq.w	8018eb0 <_printf_float+0x98>
 80191be:	9b05      	ldr	r3, [sp, #20]
 80191c0:	465a      	mov	r2, fp
 80191c2:	4631      	mov	r1, r6
 80191c4:	4628      	mov	r0, r5
 80191c6:	47b8      	blx	r7
 80191c8:	3001      	adds	r0, #1
 80191ca:	f43f ae71 	beq.w	8018eb0 <_printf_float+0x98>
 80191ce:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80191d2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80191d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191da:	f109 39ff 	add.w	r9, r9, #4294967295
 80191de:	d018      	beq.n	8019212 <_printf_float+0x3fa>
 80191e0:	464b      	mov	r3, r9
 80191e2:	f108 0201 	add.w	r2, r8, #1
 80191e6:	4631      	mov	r1, r6
 80191e8:	4628      	mov	r0, r5
 80191ea:	47b8      	blx	r7
 80191ec:	3001      	adds	r0, #1
 80191ee:	d10c      	bne.n	801920a <_printf_float+0x3f2>
 80191f0:	e65e      	b.n	8018eb0 <_printf_float+0x98>
 80191f2:	2301      	movs	r3, #1
 80191f4:	465a      	mov	r2, fp
 80191f6:	4631      	mov	r1, r6
 80191f8:	4628      	mov	r0, r5
 80191fa:	47b8      	blx	r7
 80191fc:	3001      	adds	r0, #1
 80191fe:	f43f ae57 	beq.w	8018eb0 <_printf_float+0x98>
 8019202:	f108 0801 	add.w	r8, r8, #1
 8019206:	45c8      	cmp	r8, r9
 8019208:	dbf3      	blt.n	80191f2 <_printf_float+0x3da>
 801920a:	4653      	mov	r3, sl
 801920c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8019210:	e6dc      	b.n	8018fcc <_printf_float+0x1b4>
 8019212:	f04f 0800 	mov.w	r8, #0
 8019216:	f104 0b1a 	add.w	fp, r4, #26
 801921a:	e7f4      	b.n	8019206 <_printf_float+0x3ee>
 801921c:	2301      	movs	r3, #1
 801921e:	4642      	mov	r2, r8
 8019220:	e7e1      	b.n	80191e6 <_printf_float+0x3ce>
 8019222:	2301      	movs	r3, #1
 8019224:	464a      	mov	r2, r9
 8019226:	4631      	mov	r1, r6
 8019228:	4628      	mov	r0, r5
 801922a:	47b8      	blx	r7
 801922c:	3001      	adds	r0, #1
 801922e:	f43f ae3f 	beq.w	8018eb0 <_printf_float+0x98>
 8019232:	f108 0801 	add.w	r8, r8, #1
 8019236:	68e3      	ldr	r3, [r4, #12]
 8019238:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801923a:	1a5b      	subs	r3, r3, r1
 801923c:	4543      	cmp	r3, r8
 801923e:	dcf0      	bgt.n	8019222 <_printf_float+0x40a>
 8019240:	e6f8      	b.n	8019034 <_printf_float+0x21c>
 8019242:	f04f 0800 	mov.w	r8, #0
 8019246:	f104 0919 	add.w	r9, r4, #25
 801924a:	e7f4      	b.n	8019236 <_printf_float+0x41e>

0801924c <_printf_common>:
 801924c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019250:	4616      	mov	r6, r2
 8019252:	4698      	mov	r8, r3
 8019254:	688a      	ldr	r2, [r1, #8]
 8019256:	690b      	ldr	r3, [r1, #16]
 8019258:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801925c:	4293      	cmp	r3, r2
 801925e:	bfb8      	it	lt
 8019260:	4613      	movlt	r3, r2
 8019262:	6033      	str	r3, [r6, #0]
 8019264:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019268:	4607      	mov	r7, r0
 801926a:	460c      	mov	r4, r1
 801926c:	b10a      	cbz	r2, 8019272 <_printf_common+0x26>
 801926e:	3301      	adds	r3, #1
 8019270:	6033      	str	r3, [r6, #0]
 8019272:	6823      	ldr	r3, [r4, #0]
 8019274:	0699      	lsls	r1, r3, #26
 8019276:	bf42      	ittt	mi
 8019278:	6833      	ldrmi	r3, [r6, #0]
 801927a:	3302      	addmi	r3, #2
 801927c:	6033      	strmi	r3, [r6, #0]
 801927e:	6825      	ldr	r5, [r4, #0]
 8019280:	f015 0506 	ands.w	r5, r5, #6
 8019284:	d106      	bne.n	8019294 <_printf_common+0x48>
 8019286:	f104 0a19 	add.w	sl, r4, #25
 801928a:	68e3      	ldr	r3, [r4, #12]
 801928c:	6832      	ldr	r2, [r6, #0]
 801928e:	1a9b      	subs	r3, r3, r2
 8019290:	42ab      	cmp	r3, r5
 8019292:	dc26      	bgt.n	80192e2 <_printf_common+0x96>
 8019294:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019298:	6822      	ldr	r2, [r4, #0]
 801929a:	3b00      	subs	r3, #0
 801929c:	bf18      	it	ne
 801929e:	2301      	movne	r3, #1
 80192a0:	0692      	lsls	r2, r2, #26
 80192a2:	d42b      	bmi.n	80192fc <_printf_common+0xb0>
 80192a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80192a8:	4641      	mov	r1, r8
 80192aa:	4638      	mov	r0, r7
 80192ac:	47c8      	blx	r9
 80192ae:	3001      	adds	r0, #1
 80192b0:	d01e      	beq.n	80192f0 <_printf_common+0xa4>
 80192b2:	6823      	ldr	r3, [r4, #0]
 80192b4:	6922      	ldr	r2, [r4, #16]
 80192b6:	f003 0306 	and.w	r3, r3, #6
 80192ba:	2b04      	cmp	r3, #4
 80192bc:	bf02      	ittt	eq
 80192be:	68e5      	ldreq	r5, [r4, #12]
 80192c0:	6833      	ldreq	r3, [r6, #0]
 80192c2:	1aed      	subeq	r5, r5, r3
 80192c4:	68a3      	ldr	r3, [r4, #8]
 80192c6:	bf0c      	ite	eq
 80192c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80192cc:	2500      	movne	r5, #0
 80192ce:	4293      	cmp	r3, r2
 80192d0:	bfc4      	itt	gt
 80192d2:	1a9b      	subgt	r3, r3, r2
 80192d4:	18ed      	addgt	r5, r5, r3
 80192d6:	2600      	movs	r6, #0
 80192d8:	341a      	adds	r4, #26
 80192da:	42b5      	cmp	r5, r6
 80192dc:	d11a      	bne.n	8019314 <_printf_common+0xc8>
 80192de:	2000      	movs	r0, #0
 80192e0:	e008      	b.n	80192f4 <_printf_common+0xa8>
 80192e2:	2301      	movs	r3, #1
 80192e4:	4652      	mov	r2, sl
 80192e6:	4641      	mov	r1, r8
 80192e8:	4638      	mov	r0, r7
 80192ea:	47c8      	blx	r9
 80192ec:	3001      	adds	r0, #1
 80192ee:	d103      	bne.n	80192f8 <_printf_common+0xac>
 80192f0:	f04f 30ff 	mov.w	r0, #4294967295
 80192f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80192f8:	3501      	adds	r5, #1
 80192fa:	e7c6      	b.n	801928a <_printf_common+0x3e>
 80192fc:	18e1      	adds	r1, r4, r3
 80192fe:	1c5a      	adds	r2, r3, #1
 8019300:	2030      	movs	r0, #48	@ 0x30
 8019302:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019306:	4422      	add	r2, r4
 8019308:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801930c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019310:	3302      	adds	r3, #2
 8019312:	e7c7      	b.n	80192a4 <_printf_common+0x58>
 8019314:	2301      	movs	r3, #1
 8019316:	4622      	mov	r2, r4
 8019318:	4641      	mov	r1, r8
 801931a:	4638      	mov	r0, r7
 801931c:	47c8      	blx	r9
 801931e:	3001      	adds	r0, #1
 8019320:	d0e6      	beq.n	80192f0 <_printf_common+0xa4>
 8019322:	3601      	adds	r6, #1
 8019324:	e7d9      	b.n	80192da <_printf_common+0x8e>
	...

08019328 <_printf_i>:
 8019328:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801932c:	7e0f      	ldrb	r7, [r1, #24]
 801932e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019330:	2f78      	cmp	r7, #120	@ 0x78
 8019332:	4691      	mov	r9, r2
 8019334:	4680      	mov	r8, r0
 8019336:	460c      	mov	r4, r1
 8019338:	469a      	mov	sl, r3
 801933a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801933e:	d807      	bhi.n	8019350 <_printf_i+0x28>
 8019340:	2f62      	cmp	r7, #98	@ 0x62
 8019342:	d80a      	bhi.n	801935a <_printf_i+0x32>
 8019344:	2f00      	cmp	r7, #0
 8019346:	f000 80d2 	beq.w	80194ee <_printf_i+0x1c6>
 801934a:	2f58      	cmp	r7, #88	@ 0x58
 801934c:	f000 80b9 	beq.w	80194c2 <_printf_i+0x19a>
 8019350:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019354:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019358:	e03a      	b.n	80193d0 <_printf_i+0xa8>
 801935a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801935e:	2b15      	cmp	r3, #21
 8019360:	d8f6      	bhi.n	8019350 <_printf_i+0x28>
 8019362:	a101      	add	r1, pc, #4	@ (adr r1, 8019368 <_printf_i+0x40>)
 8019364:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019368:	080193c1 	.word	0x080193c1
 801936c:	080193d5 	.word	0x080193d5
 8019370:	08019351 	.word	0x08019351
 8019374:	08019351 	.word	0x08019351
 8019378:	08019351 	.word	0x08019351
 801937c:	08019351 	.word	0x08019351
 8019380:	080193d5 	.word	0x080193d5
 8019384:	08019351 	.word	0x08019351
 8019388:	08019351 	.word	0x08019351
 801938c:	08019351 	.word	0x08019351
 8019390:	08019351 	.word	0x08019351
 8019394:	080194d5 	.word	0x080194d5
 8019398:	080193ff 	.word	0x080193ff
 801939c:	0801948f 	.word	0x0801948f
 80193a0:	08019351 	.word	0x08019351
 80193a4:	08019351 	.word	0x08019351
 80193a8:	080194f7 	.word	0x080194f7
 80193ac:	08019351 	.word	0x08019351
 80193b0:	080193ff 	.word	0x080193ff
 80193b4:	08019351 	.word	0x08019351
 80193b8:	08019351 	.word	0x08019351
 80193bc:	08019497 	.word	0x08019497
 80193c0:	6833      	ldr	r3, [r6, #0]
 80193c2:	1d1a      	adds	r2, r3, #4
 80193c4:	681b      	ldr	r3, [r3, #0]
 80193c6:	6032      	str	r2, [r6, #0]
 80193c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80193cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80193d0:	2301      	movs	r3, #1
 80193d2:	e09d      	b.n	8019510 <_printf_i+0x1e8>
 80193d4:	6833      	ldr	r3, [r6, #0]
 80193d6:	6820      	ldr	r0, [r4, #0]
 80193d8:	1d19      	adds	r1, r3, #4
 80193da:	6031      	str	r1, [r6, #0]
 80193dc:	0606      	lsls	r6, r0, #24
 80193de:	d501      	bpl.n	80193e4 <_printf_i+0xbc>
 80193e0:	681d      	ldr	r5, [r3, #0]
 80193e2:	e003      	b.n	80193ec <_printf_i+0xc4>
 80193e4:	0645      	lsls	r5, r0, #25
 80193e6:	d5fb      	bpl.n	80193e0 <_printf_i+0xb8>
 80193e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80193ec:	2d00      	cmp	r5, #0
 80193ee:	da03      	bge.n	80193f8 <_printf_i+0xd0>
 80193f0:	232d      	movs	r3, #45	@ 0x2d
 80193f2:	426d      	negs	r5, r5
 80193f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80193f8:	4859      	ldr	r0, [pc, #356]	@ (8019560 <_printf_i+0x238>)
 80193fa:	230a      	movs	r3, #10
 80193fc:	e011      	b.n	8019422 <_printf_i+0xfa>
 80193fe:	6821      	ldr	r1, [r4, #0]
 8019400:	6833      	ldr	r3, [r6, #0]
 8019402:	0608      	lsls	r0, r1, #24
 8019404:	f853 5b04 	ldr.w	r5, [r3], #4
 8019408:	d402      	bmi.n	8019410 <_printf_i+0xe8>
 801940a:	0649      	lsls	r1, r1, #25
 801940c:	bf48      	it	mi
 801940e:	b2ad      	uxthmi	r5, r5
 8019410:	2f6f      	cmp	r7, #111	@ 0x6f
 8019412:	4853      	ldr	r0, [pc, #332]	@ (8019560 <_printf_i+0x238>)
 8019414:	6033      	str	r3, [r6, #0]
 8019416:	bf14      	ite	ne
 8019418:	230a      	movne	r3, #10
 801941a:	2308      	moveq	r3, #8
 801941c:	2100      	movs	r1, #0
 801941e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019422:	6866      	ldr	r6, [r4, #4]
 8019424:	60a6      	str	r6, [r4, #8]
 8019426:	2e00      	cmp	r6, #0
 8019428:	bfa2      	ittt	ge
 801942a:	6821      	ldrge	r1, [r4, #0]
 801942c:	f021 0104 	bicge.w	r1, r1, #4
 8019430:	6021      	strge	r1, [r4, #0]
 8019432:	b90d      	cbnz	r5, 8019438 <_printf_i+0x110>
 8019434:	2e00      	cmp	r6, #0
 8019436:	d04b      	beq.n	80194d0 <_printf_i+0x1a8>
 8019438:	4616      	mov	r6, r2
 801943a:	fbb5 f1f3 	udiv	r1, r5, r3
 801943e:	fb03 5711 	mls	r7, r3, r1, r5
 8019442:	5dc7      	ldrb	r7, [r0, r7]
 8019444:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019448:	462f      	mov	r7, r5
 801944a:	42bb      	cmp	r3, r7
 801944c:	460d      	mov	r5, r1
 801944e:	d9f4      	bls.n	801943a <_printf_i+0x112>
 8019450:	2b08      	cmp	r3, #8
 8019452:	d10b      	bne.n	801946c <_printf_i+0x144>
 8019454:	6823      	ldr	r3, [r4, #0]
 8019456:	07df      	lsls	r7, r3, #31
 8019458:	d508      	bpl.n	801946c <_printf_i+0x144>
 801945a:	6923      	ldr	r3, [r4, #16]
 801945c:	6861      	ldr	r1, [r4, #4]
 801945e:	4299      	cmp	r1, r3
 8019460:	bfde      	ittt	le
 8019462:	2330      	movle	r3, #48	@ 0x30
 8019464:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019468:	f106 36ff 	addle.w	r6, r6, #4294967295
 801946c:	1b92      	subs	r2, r2, r6
 801946e:	6122      	str	r2, [r4, #16]
 8019470:	f8cd a000 	str.w	sl, [sp]
 8019474:	464b      	mov	r3, r9
 8019476:	aa03      	add	r2, sp, #12
 8019478:	4621      	mov	r1, r4
 801947a:	4640      	mov	r0, r8
 801947c:	f7ff fee6 	bl	801924c <_printf_common>
 8019480:	3001      	adds	r0, #1
 8019482:	d14a      	bne.n	801951a <_printf_i+0x1f2>
 8019484:	f04f 30ff 	mov.w	r0, #4294967295
 8019488:	b004      	add	sp, #16
 801948a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801948e:	6823      	ldr	r3, [r4, #0]
 8019490:	f043 0320 	orr.w	r3, r3, #32
 8019494:	6023      	str	r3, [r4, #0]
 8019496:	4833      	ldr	r0, [pc, #204]	@ (8019564 <_printf_i+0x23c>)
 8019498:	2778      	movs	r7, #120	@ 0x78
 801949a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801949e:	6823      	ldr	r3, [r4, #0]
 80194a0:	6831      	ldr	r1, [r6, #0]
 80194a2:	061f      	lsls	r7, r3, #24
 80194a4:	f851 5b04 	ldr.w	r5, [r1], #4
 80194a8:	d402      	bmi.n	80194b0 <_printf_i+0x188>
 80194aa:	065f      	lsls	r7, r3, #25
 80194ac:	bf48      	it	mi
 80194ae:	b2ad      	uxthmi	r5, r5
 80194b0:	6031      	str	r1, [r6, #0]
 80194b2:	07d9      	lsls	r1, r3, #31
 80194b4:	bf44      	itt	mi
 80194b6:	f043 0320 	orrmi.w	r3, r3, #32
 80194ba:	6023      	strmi	r3, [r4, #0]
 80194bc:	b11d      	cbz	r5, 80194c6 <_printf_i+0x19e>
 80194be:	2310      	movs	r3, #16
 80194c0:	e7ac      	b.n	801941c <_printf_i+0xf4>
 80194c2:	4827      	ldr	r0, [pc, #156]	@ (8019560 <_printf_i+0x238>)
 80194c4:	e7e9      	b.n	801949a <_printf_i+0x172>
 80194c6:	6823      	ldr	r3, [r4, #0]
 80194c8:	f023 0320 	bic.w	r3, r3, #32
 80194cc:	6023      	str	r3, [r4, #0]
 80194ce:	e7f6      	b.n	80194be <_printf_i+0x196>
 80194d0:	4616      	mov	r6, r2
 80194d2:	e7bd      	b.n	8019450 <_printf_i+0x128>
 80194d4:	6833      	ldr	r3, [r6, #0]
 80194d6:	6825      	ldr	r5, [r4, #0]
 80194d8:	6961      	ldr	r1, [r4, #20]
 80194da:	1d18      	adds	r0, r3, #4
 80194dc:	6030      	str	r0, [r6, #0]
 80194de:	062e      	lsls	r6, r5, #24
 80194e0:	681b      	ldr	r3, [r3, #0]
 80194e2:	d501      	bpl.n	80194e8 <_printf_i+0x1c0>
 80194e4:	6019      	str	r1, [r3, #0]
 80194e6:	e002      	b.n	80194ee <_printf_i+0x1c6>
 80194e8:	0668      	lsls	r0, r5, #25
 80194ea:	d5fb      	bpl.n	80194e4 <_printf_i+0x1bc>
 80194ec:	8019      	strh	r1, [r3, #0]
 80194ee:	2300      	movs	r3, #0
 80194f0:	6123      	str	r3, [r4, #16]
 80194f2:	4616      	mov	r6, r2
 80194f4:	e7bc      	b.n	8019470 <_printf_i+0x148>
 80194f6:	6833      	ldr	r3, [r6, #0]
 80194f8:	1d1a      	adds	r2, r3, #4
 80194fa:	6032      	str	r2, [r6, #0]
 80194fc:	681e      	ldr	r6, [r3, #0]
 80194fe:	6862      	ldr	r2, [r4, #4]
 8019500:	2100      	movs	r1, #0
 8019502:	4630      	mov	r0, r6
 8019504:	f7e6 ff04 	bl	8000310 <memchr>
 8019508:	b108      	cbz	r0, 801950e <_printf_i+0x1e6>
 801950a:	1b80      	subs	r0, r0, r6
 801950c:	6060      	str	r0, [r4, #4]
 801950e:	6863      	ldr	r3, [r4, #4]
 8019510:	6123      	str	r3, [r4, #16]
 8019512:	2300      	movs	r3, #0
 8019514:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019518:	e7aa      	b.n	8019470 <_printf_i+0x148>
 801951a:	6923      	ldr	r3, [r4, #16]
 801951c:	4632      	mov	r2, r6
 801951e:	4649      	mov	r1, r9
 8019520:	4640      	mov	r0, r8
 8019522:	47d0      	blx	sl
 8019524:	3001      	adds	r0, #1
 8019526:	d0ad      	beq.n	8019484 <_printf_i+0x15c>
 8019528:	6823      	ldr	r3, [r4, #0]
 801952a:	079b      	lsls	r3, r3, #30
 801952c:	d413      	bmi.n	8019556 <_printf_i+0x22e>
 801952e:	68e0      	ldr	r0, [r4, #12]
 8019530:	9b03      	ldr	r3, [sp, #12]
 8019532:	4298      	cmp	r0, r3
 8019534:	bfb8      	it	lt
 8019536:	4618      	movlt	r0, r3
 8019538:	e7a6      	b.n	8019488 <_printf_i+0x160>
 801953a:	2301      	movs	r3, #1
 801953c:	4632      	mov	r2, r6
 801953e:	4649      	mov	r1, r9
 8019540:	4640      	mov	r0, r8
 8019542:	47d0      	blx	sl
 8019544:	3001      	adds	r0, #1
 8019546:	d09d      	beq.n	8019484 <_printf_i+0x15c>
 8019548:	3501      	adds	r5, #1
 801954a:	68e3      	ldr	r3, [r4, #12]
 801954c:	9903      	ldr	r1, [sp, #12]
 801954e:	1a5b      	subs	r3, r3, r1
 8019550:	42ab      	cmp	r3, r5
 8019552:	dcf2      	bgt.n	801953a <_printf_i+0x212>
 8019554:	e7eb      	b.n	801952e <_printf_i+0x206>
 8019556:	2500      	movs	r5, #0
 8019558:	f104 0619 	add.w	r6, r4, #25
 801955c:	e7f5      	b.n	801954a <_printf_i+0x222>
 801955e:	bf00      	nop
 8019560:	0801d208 	.word	0x0801d208
 8019564:	0801d219 	.word	0x0801d219

08019568 <std>:
 8019568:	2300      	movs	r3, #0
 801956a:	b510      	push	{r4, lr}
 801956c:	4604      	mov	r4, r0
 801956e:	e9c0 3300 	strd	r3, r3, [r0]
 8019572:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019576:	6083      	str	r3, [r0, #8]
 8019578:	8181      	strh	r1, [r0, #12]
 801957a:	6643      	str	r3, [r0, #100]	@ 0x64
 801957c:	81c2      	strh	r2, [r0, #14]
 801957e:	6183      	str	r3, [r0, #24]
 8019580:	4619      	mov	r1, r3
 8019582:	2208      	movs	r2, #8
 8019584:	305c      	adds	r0, #92	@ 0x5c
 8019586:	f000 fa93 	bl	8019ab0 <memset>
 801958a:	4b0d      	ldr	r3, [pc, #52]	@ (80195c0 <std+0x58>)
 801958c:	6263      	str	r3, [r4, #36]	@ 0x24
 801958e:	4b0d      	ldr	r3, [pc, #52]	@ (80195c4 <std+0x5c>)
 8019590:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019592:	4b0d      	ldr	r3, [pc, #52]	@ (80195c8 <std+0x60>)
 8019594:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019596:	4b0d      	ldr	r3, [pc, #52]	@ (80195cc <std+0x64>)
 8019598:	6323      	str	r3, [r4, #48]	@ 0x30
 801959a:	4b0d      	ldr	r3, [pc, #52]	@ (80195d0 <std+0x68>)
 801959c:	6224      	str	r4, [r4, #32]
 801959e:	429c      	cmp	r4, r3
 80195a0:	d006      	beq.n	80195b0 <std+0x48>
 80195a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80195a6:	4294      	cmp	r4, r2
 80195a8:	d002      	beq.n	80195b0 <std+0x48>
 80195aa:	33d0      	adds	r3, #208	@ 0xd0
 80195ac:	429c      	cmp	r4, r3
 80195ae:	d105      	bne.n	80195bc <std+0x54>
 80195b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80195b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80195b8:	f000 bb74 	b.w	8019ca4 <__retarget_lock_init_recursive>
 80195bc:	bd10      	pop	{r4, pc}
 80195be:	bf00      	nop
 80195c0:	080198c9 	.word	0x080198c9
 80195c4:	080198ef 	.word	0x080198ef
 80195c8:	08019927 	.word	0x08019927
 80195cc:	0801994b 	.word	0x0801994b
 80195d0:	2400f5c8 	.word	0x2400f5c8

080195d4 <stdio_exit_handler>:
 80195d4:	4a02      	ldr	r2, [pc, #8]	@ (80195e0 <stdio_exit_handler+0xc>)
 80195d6:	4903      	ldr	r1, [pc, #12]	@ (80195e4 <stdio_exit_handler+0x10>)
 80195d8:	4803      	ldr	r0, [pc, #12]	@ (80195e8 <stdio_exit_handler+0x14>)
 80195da:	f000 b869 	b.w	80196b0 <_fwalk_sglue>
 80195de:	bf00      	nop
 80195e0:	24000044 	.word	0x24000044
 80195e4:	0801bdf9 	.word	0x0801bdf9
 80195e8:	24000054 	.word	0x24000054

080195ec <cleanup_stdio>:
 80195ec:	6841      	ldr	r1, [r0, #4]
 80195ee:	4b0c      	ldr	r3, [pc, #48]	@ (8019620 <cleanup_stdio+0x34>)
 80195f0:	4299      	cmp	r1, r3
 80195f2:	b510      	push	{r4, lr}
 80195f4:	4604      	mov	r4, r0
 80195f6:	d001      	beq.n	80195fc <cleanup_stdio+0x10>
 80195f8:	f002 fbfe 	bl	801bdf8 <_fflush_r>
 80195fc:	68a1      	ldr	r1, [r4, #8]
 80195fe:	4b09      	ldr	r3, [pc, #36]	@ (8019624 <cleanup_stdio+0x38>)
 8019600:	4299      	cmp	r1, r3
 8019602:	d002      	beq.n	801960a <cleanup_stdio+0x1e>
 8019604:	4620      	mov	r0, r4
 8019606:	f002 fbf7 	bl	801bdf8 <_fflush_r>
 801960a:	68e1      	ldr	r1, [r4, #12]
 801960c:	4b06      	ldr	r3, [pc, #24]	@ (8019628 <cleanup_stdio+0x3c>)
 801960e:	4299      	cmp	r1, r3
 8019610:	d004      	beq.n	801961c <cleanup_stdio+0x30>
 8019612:	4620      	mov	r0, r4
 8019614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019618:	f002 bbee 	b.w	801bdf8 <_fflush_r>
 801961c:	bd10      	pop	{r4, pc}
 801961e:	bf00      	nop
 8019620:	2400f5c8 	.word	0x2400f5c8
 8019624:	2400f630 	.word	0x2400f630
 8019628:	2400f698 	.word	0x2400f698

0801962c <global_stdio_init.part.0>:
 801962c:	b510      	push	{r4, lr}
 801962e:	4b0b      	ldr	r3, [pc, #44]	@ (801965c <global_stdio_init.part.0+0x30>)
 8019630:	4c0b      	ldr	r4, [pc, #44]	@ (8019660 <global_stdio_init.part.0+0x34>)
 8019632:	4a0c      	ldr	r2, [pc, #48]	@ (8019664 <global_stdio_init.part.0+0x38>)
 8019634:	601a      	str	r2, [r3, #0]
 8019636:	4620      	mov	r0, r4
 8019638:	2200      	movs	r2, #0
 801963a:	2104      	movs	r1, #4
 801963c:	f7ff ff94 	bl	8019568 <std>
 8019640:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019644:	2201      	movs	r2, #1
 8019646:	2109      	movs	r1, #9
 8019648:	f7ff ff8e 	bl	8019568 <std>
 801964c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019650:	2202      	movs	r2, #2
 8019652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019656:	2112      	movs	r1, #18
 8019658:	f7ff bf86 	b.w	8019568 <std>
 801965c:	2400f700 	.word	0x2400f700
 8019660:	2400f5c8 	.word	0x2400f5c8
 8019664:	080195d5 	.word	0x080195d5

08019668 <__sfp_lock_acquire>:
 8019668:	4801      	ldr	r0, [pc, #4]	@ (8019670 <__sfp_lock_acquire+0x8>)
 801966a:	f000 bb1c 	b.w	8019ca6 <__retarget_lock_acquire_recursive>
 801966e:	bf00      	nop
 8019670:	2400f709 	.word	0x2400f709

08019674 <__sfp_lock_release>:
 8019674:	4801      	ldr	r0, [pc, #4]	@ (801967c <__sfp_lock_release+0x8>)
 8019676:	f000 bb17 	b.w	8019ca8 <__retarget_lock_release_recursive>
 801967a:	bf00      	nop
 801967c:	2400f709 	.word	0x2400f709

08019680 <__sinit>:
 8019680:	b510      	push	{r4, lr}
 8019682:	4604      	mov	r4, r0
 8019684:	f7ff fff0 	bl	8019668 <__sfp_lock_acquire>
 8019688:	6a23      	ldr	r3, [r4, #32]
 801968a:	b11b      	cbz	r3, 8019694 <__sinit+0x14>
 801968c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019690:	f7ff bff0 	b.w	8019674 <__sfp_lock_release>
 8019694:	4b04      	ldr	r3, [pc, #16]	@ (80196a8 <__sinit+0x28>)
 8019696:	6223      	str	r3, [r4, #32]
 8019698:	4b04      	ldr	r3, [pc, #16]	@ (80196ac <__sinit+0x2c>)
 801969a:	681b      	ldr	r3, [r3, #0]
 801969c:	2b00      	cmp	r3, #0
 801969e:	d1f5      	bne.n	801968c <__sinit+0xc>
 80196a0:	f7ff ffc4 	bl	801962c <global_stdio_init.part.0>
 80196a4:	e7f2      	b.n	801968c <__sinit+0xc>
 80196a6:	bf00      	nop
 80196a8:	080195ed 	.word	0x080195ed
 80196ac:	2400f700 	.word	0x2400f700

080196b0 <_fwalk_sglue>:
 80196b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80196b4:	4607      	mov	r7, r0
 80196b6:	4688      	mov	r8, r1
 80196b8:	4614      	mov	r4, r2
 80196ba:	2600      	movs	r6, #0
 80196bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80196c0:	f1b9 0901 	subs.w	r9, r9, #1
 80196c4:	d505      	bpl.n	80196d2 <_fwalk_sglue+0x22>
 80196c6:	6824      	ldr	r4, [r4, #0]
 80196c8:	2c00      	cmp	r4, #0
 80196ca:	d1f7      	bne.n	80196bc <_fwalk_sglue+0xc>
 80196cc:	4630      	mov	r0, r6
 80196ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80196d2:	89ab      	ldrh	r3, [r5, #12]
 80196d4:	2b01      	cmp	r3, #1
 80196d6:	d907      	bls.n	80196e8 <_fwalk_sglue+0x38>
 80196d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80196dc:	3301      	adds	r3, #1
 80196de:	d003      	beq.n	80196e8 <_fwalk_sglue+0x38>
 80196e0:	4629      	mov	r1, r5
 80196e2:	4638      	mov	r0, r7
 80196e4:	47c0      	blx	r8
 80196e6:	4306      	orrs	r6, r0
 80196e8:	3568      	adds	r5, #104	@ 0x68
 80196ea:	e7e9      	b.n	80196c0 <_fwalk_sglue+0x10>

080196ec <iprintf>:
 80196ec:	b40f      	push	{r0, r1, r2, r3}
 80196ee:	b507      	push	{r0, r1, r2, lr}
 80196f0:	4906      	ldr	r1, [pc, #24]	@ (801970c <iprintf+0x20>)
 80196f2:	ab04      	add	r3, sp, #16
 80196f4:	6808      	ldr	r0, [r1, #0]
 80196f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80196fa:	6881      	ldr	r1, [r0, #8]
 80196fc:	9301      	str	r3, [sp, #4]
 80196fe:	f002 f891 	bl	801b824 <_vfiprintf_r>
 8019702:	b003      	add	sp, #12
 8019704:	f85d eb04 	ldr.w	lr, [sp], #4
 8019708:	b004      	add	sp, #16
 801970a:	4770      	bx	lr
 801970c:	24000050 	.word	0x24000050

08019710 <_puts_r>:
 8019710:	6a03      	ldr	r3, [r0, #32]
 8019712:	b570      	push	{r4, r5, r6, lr}
 8019714:	6884      	ldr	r4, [r0, #8]
 8019716:	4605      	mov	r5, r0
 8019718:	460e      	mov	r6, r1
 801971a:	b90b      	cbnz	r3, 8019720 <_puts_r+0x10>
 801971c:	f7ff ffb0 	bl	8019680 <__sinit>
 8019720:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019722:	07db      	lsls	r3, r3, #31
 8019724:	d405      	bmi.n	8019732 <_puts_r+0x22>
 8019726:	89a3      	ldrh	r3, [r4, #12]
 8019728:	0598      	lsls	r0, r3, #22
 801972a:	d402      	bmi.n	8019732 <_puts_r+0x22>
 801972c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801972e:	f000 faba 	bl	8019ca6 <__retarget_lock_acquire_recursive>
 8019732:	89a3      	ldrh	r3, [r4, #12]
 8019734:	0719      	lsls	r1, r3, #28
 8019736:	d502      	bpl.n	801973e <_puts_r+0x2e>
 8019738:	6923      	ldr	r3, [r4, #16]
 801973a:	2b00      	cmp	r3, #0
 801973c:	d135      	bne.n	80197aa <_puts_r+0x9a>
 801973e:	4621      	mov	r1, r4
 8019740:	4628      	mov	r0, r5
 8019742:	f000 f945 	bl	80199d0 <__swsetup_r>
 8019746:	b380      	cbz	r0, 80197aa <_puts_r+0x9a>
 8019748:	f04f 35ff 	mov.w	r5, #4294967295
 801974c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801974e:	07da      	lsls	r2, r3, #31
 8019750:	d405      	bmi.n	801975e <_puts_r+0x4e>
 8019752:	89a3      	ldrh	r3, [r4, #12]
 8019754:	059b      	lsls	r3, r3, #22
 8019756:	d402      	bmi.n	801975e <_puts_r+0x4e>
 8019758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801975a:	f000 faa5 	bl	8019ca8 <__retarget_lock_release_recursive>
 801975e:	4628      	mov	r0, r5
 8019760:	bd70      	pop	{r4, r5, r6, pc}
 8019762:	2b00      	cmp	r3, #0
 8019764:	da04      	bge.n	8019770 <_puts_r+0x60>
 8019766:	69a2      	ldr	r2, [r4, #24]
 8019768:	429a      	cmp	r2, r3
 801976a:	dc17      	bgt.n	801979c <_puts_r+0x8c>
 801976c:	290a      	cmp	r1, #10
 801976e:	d015      	beq.n	801979c <_puts_r+0x8c>
 8019770:	6823      	ldr	r3, [r4, #0]
 8019772:	1c5a      	adds	r2, r3, #1
 8019774:	6022      	str	r2, [r4, #0]
 8019776:	7019      	strb	r1, [r3, #0]
 8019778:	68a3      	ldr	r3, [r4, #8]
 801977a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801977e:	3b01      	subs	r3, #1
 8019780:	60a3      	str	r3, [r4, #8]
 8019782:	2900      	cmp	r1, #0
 8019784:	d1ed      	bne.n	8019762 <_puts_r+0x52>
 8019786:	2b00      	cmp	r3, #0
 8019788:	da11      	bge.n	80197ae <_puts_r+0x9e>
 801978a:	4622      	mov	r2, r4
 801978c:	210a      	movs	r1, #10
 801978e:	4628      	mov	r0, r5
 8019790:	f000 f8df 	bl	8019952 <__swbuf_r>
 8019794:	3001      	adds	r0, #1
 8019796:	d0d7      	beq.n	8019748 <_puts_r+0x38>
 8019798:	250a      	movs	r5, #10
 801979a:	e7d7      	b.n	801974c <_puts_r+0x3c>
 801979c:	4622      	mov	r2, r4
 801979e:	4628      	mov	r0, r5
 80197a0:	f000 f8d7 	bl	8019952 <__swbuf_r>
 80197a4:	3001      	adds	r0, #1
 80197a6:	d1e7      	bne.n	8019778 <_puts_r+0x68>
 80197a8:	e7ce      	b.n	8019748 <_puts_r+0x38>
 80197aa:	3e01      	subs	r6, #1
 80197ac:	e7e4      	b.n	8019778 <_puts_r+0x68>
 80197ae:	6823      	ldr	r3, [r4, #0]
 80197b0:	1c5a      	adds	r2, r3, #1
 80197b2:	6022      	str	r2, [r4, #0]
 80197b4:	220a      	movs	r2, #10
 80197b6:	701a      	strb	r2, [r3, #0]
 80197b8:	e7ee      	b.n	8019798 <_puts_r+0x88>
	...

080197bc <puts>:
 80197bc:	4b02      	ldr	r3, [pc, #8]	@ (80197c8 <puts+0xc>)
 80197be:	4601      	mov	r1, r0
 80197c0:	6818      	ldr	r0, [r3, #0]
 80197c2:	f7ff bfa5 	b.w	8019710 <_puts_r>
 80197c6:	bf00      	nop
 80197c8:	24000050 	.word	0x24000050

080197cc <sniprintf>:
 80197cc:	b40c      	push	{r2, r3}
 80197ce:	b530      	push	{r4, r5, lr}
 80197d0:	4b17      	ldr	r3, [pc, #92]	@ (8019830 <sniprintf+0x64>)
 80197d2:	1e0c      	subs	r4, r1, #0
 80197d4:	681d      	ldr	r5, [r3, #0]
 80197d6:	b09d      	sub	sp, #116	@ 0x74
 80197d8:	da08      	bge.n	80197ec <sniprintf+0x20>
 80197da:	238b      	movs	r3, #139	@ 0x8b
 80197dc:	602b      	str	r3, [r5, #0]
 80197de:	f04f 30ff 	mov.w	r0, #4294967295
 80197e2:	b01d      	add	sp, #116	@ 0x74
 80197e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80197e8:	b002      	add	sp, #8
 80197ea:	4770      	bx	lr
 80197ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80197f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80197f4:	bf14      	ite	ne
 80197f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80197fa:	4623      	moveq	r3, r4
 80197fc:	9304      	str	r3, [sp, #16]
 80197fe:	9307      	str	r3, [sp, #28]
 8019800:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019804:	9002      	str	r0, [sp, #8]
 8019806:	9006      	str	r0, [sp, #24]
 8019808:	f8ad 3016 	strh.w	r3, [sp, #22]
 801980c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801980e:	ab21      	add	r3, sp, #132	@ 0x84
 8019810:	a902      	add	r1, sp, #8
 8019812:	4628      	mov	r0, r5
 8019814:	9301      	str	r3, [sp, #4]
 8019816:	f001 fd13 	bl	801b240 <_svfiprintf_r>
 801981a:	1c43      	adds	r3, r0, #1
 801981c:	bfbc      	itt	lt
 801981e:	238b      	movlt	r3, #139	@ 0x8b
 8019820:	602b      	strlt	r3, [r5, #0]
 8019822:	2c00      	cmp	r4, #0
 8019824:	d0dd      	beq.n	80197e2 <sniprintf+0x16>
 8019826:	9b02      	ldr	r3, [sp, #8]
 8019828:	2200      	movs	r2, #0
 801982a:	701a      	strb	r2, [r3, #0]
 801982c:	e7d9      	b.n	80197e2 <sniprintf+0x16>
 801982e:	bf00      	nop
 8019830:	24000050 	.word	0x24000050

08019834 <siprintf>:
 8019834:	b40e      	push	{r1, r2, r3}
 8019836:	b500      	push	{lr}
 8019838:	b09c      	sub	sp, #112	@ 0x70
 801983a:	ab1d      	add	r3, sp, #116	@ 0x74
 801983c:	9002      	str	r0, [sp, #8]
 801983e:	9006      	str	r0, [sp, #24]
 8019840:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019844:	4809      	ldr	r0, [pc, #36]	@ (801986c <siprintf+0x38>)
 8019846:	9107      	str	r1, [sp, #28]
 8019848:	9104      	str	r1, [sp, #16]
 801984a:	4909      	ldr	r1, [pc, #36]	@ (8019870 <siprintf+0x3c>)
 801984c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019850:	9105      	str	r1, [sp, #20]
 8019852:	6800      	ldr	r0, [r0, #0]
 8019854:	9301      	str	r3, [sp, #4]
 8019856:	a902      	add	r1, sp, #8
 8019858:	f001 fcf2 	bl	801b240 <_svfiprintf_r>
 801985c:	9b02      	ldr	r3, [sp, #8]
 801985e:	2200      	movs	r2, #0
 8019860:	701a      	strb	r2, [r3, #0]
 8019862:	b01c      	add	sp, #112	@ 0x70
 8019864:	f85d eb04 	ldr.w	lr, [sp], #4
 8019868:	b003      	add	sp, #12
 801986a:	4770      	bx	lr
 801986c:	24000050 	.word	0x24000050
 8019870:	ffff0208 	.word	0xffff0208

08019874 <siscanf>:
 8019874:	b40e      	push	{r1, r2, r3}
 8019876:	b530      	push	{r4, r5, lr}
 8019878:	b09c      	sub	sp, #112	@ 0x70
 801987a:	ac1f      	add	r4, sp, #124	@ 0x7c
 801987c:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8019880:	f854 5b04 	ldr.w	r5, [r4], #4
 8019884:	f8ad 2014 	strh.w	r2, [sp, #20]
 8019888:	9002      	str	r0, [sp, #8]
 801988a:	9006      	str	r0, [sp, #24]
 801988c:	f7e6 fd90 	bl	80003b0 <strlen>
 8019890:	4b0b      	ldr	r3, [pc, #44]	@ (80198c0 <siscanf+0x4c>)
 8019892:	9003      	str	r0, [sp, #12]
 8019894:	9007      	str	r0, [sp, #28]
 8019896:	930b      	str	r3, [sp, #44]	@ 0x2c
 8019898:	480a      	ldr	r0, [pc, #40]	@ (80198c4 <siscanf+0x50>)
 801989a:	9401      	str	r4, [sp, #4]
 801989c:	2300      	movs	r3, #0
 801989e:	930f      	str	r3, [sp, #60]	@ 0x3c
 80198a0:	9314      	str	r3, [sp, #80]	@ 0x50
 80198a2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80198a6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80198aa:	462a      	mov	r2, r5
 80198ac:	4623      	mov	r3, r4
 80198ae:	a902      	add	r1, sp, #8
 80198b0:	6800      	ldr	r0, [r0, #0]
 80198b2:	f001 fe19 	bl	801b4e8 <__ssvfiscanf_r>
 80198b6:	b01c      	add	sp, #112	@ 0x70
 80198b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80198bc:	b003      	add	sp, #12
 80198be:	4770      	bx	lr
 80198c0:	080198eb 	.word	0x080198eb
 80198c4:	24000050 	.word	0x24000050

080198c8 <__sread>:
 80198c8:	b510      	push	{r4, lr}
 80198ca:	460c      	mov	r4, r1
 80198cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80198d0:	f000 f99a 	bl	8019c08 <_read_r>
 80198d4:	2800      	cmp	r0, #0
 80198d6:	bfab      	itete	ge
 80198d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80198da:	89a3      	ldrhlt	r3, [r4, #12]
 80198dc:	181b      	addge	r3, r3, r0
 80198de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80198e2:	bfac      	ite	ge
 80198e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80198e6:	81a3      	strhlt	r3, [r4, #12]
 80198e8:	bd10      	pop	{r4, pc}

080198ea <__seofread>:
 80198ea:	2000      	movs	r0, #0
 80198ec:	4770      	bx	lr

080198ee <__swrite>:
 80198ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80198f2:	461f      	mov	r7, r3
 80198f4:	898b      	ldrh	r3, [r1, #12]
 80198f6:	05db      	lsls	r3, r3, #23
 80198f8:	4605      	mov	r5, r0
 80198fa:	460c      	mov	r4, r1
 80198fc:	4616      	mov	r6, r2
 80198fe:	d505      	bpl.n	801990c <__swrite+0x1e>
 8019900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019904:	2302      	movs	r3, #2
 8019906:	2200      	movs	r2, #0
 8019908:	f000 f96c 	bl	8019be4 <_lseek_r>
 801990c:	89a3      	ldrh	r3, [r4, #12]
 801990e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019912:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019916:	81a3      	strh	r3, [r4, #12]
 8019918:	4632      	mov	r2, r6
 801991a:	463b      	mov	r3, r7
 801991c:	4628      	mov	r0, r5
 801991e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019922:	f000 b983 	b.w	8019c2c <_write_r>

08019926 <__sseek>:
 8019926:	b510      	push	{r4, lr}
 8019928:	460c      	mov	r4, r1
 801992a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801992e:	f000 f959 	bl	8019be4 <_lseek_r>
 8019932:	1c43      	adds	r3, r0, #1
 8019934:	89a3      	ldrh	r3, [r4, #12]
 8019936:	bf15      	itete	ne
 8019938:	6560      	strne	r0, [r4, #84]	@ 0x54
 801993a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801993e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019942:	81a3      	strheq	r3, [r4, #12]
 8019944:	bf18      	it	ne
 8019946:	81a3      	strhne	r3, [r4, #12]
 8019948:	bd10      	pop	{r4, pc}

0801994a <__sclose>:
 801994a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801994e:	f000 b8e3 	b.w	8019b18 <_close_r>

08019952 <__swbuf_r>:
 8019952:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019954:	460e      	mov	r6, r1
 8019956:	4614      	mov	r4, r2
 8019958:	4605      	mov	r5, r0
 801995a:	b118      	cbz	r0, 8019964 <__swbuf_r+0x12>
 801995c:	6a03      	ldr	r3, [r0, #32]
 801995e:	b90b      	cbnz	r3, 8019964 <__swbuf_r+0x12>
 8019960:	f7ff fe8e 	bl	8019680 <__sinit>
 8019964:	69a3      	ldr	r3, [r4, #24]
 8019966:	60a3      	str	r3, [r4, #8]
 8019968:	89a3      	ldrh	r3, [r4, #12]
 801996a:	071a      	lsls	r2, r3, #28
 801996c:	d501      	bpl.n	8019972 <__swbuf_r+0x20>
 801996e:	6923      	ldr	r3, [r4, #16]
 8019970:	b943      	cbnz	r3, 8019984 <__swbuf_r+0x32>
 8019972:	4621      	mov	r1, r4
 8019974:	4628      	mov	r0, r5
 8019976:	f000 f82b 	bl	80199d0 <__swsetup_r>
 801997a:	b118      	cbz	r0, 8019984 <__swbuf_r+0x32>
 801997c:	f04f 37ff 	mov.w	r7, #4294967295
 8019980:	4638      	mov	r0, r7
 8019982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019984:	6823      	ldr	r3, [r4, #0]
 8019986:	6922      	ldr	r2, [r4, #16]
 8019988:	1a98      	subs	r0, r3, r2
 801998a:	6963      	ldr	r3, [r4, #20]
 801998c:	b2f6      	uxtb	r6, r6
 801998e:	4283      	cmp	r3, r0
 8019990:	4637      	mov	r7, r6
 8019992:	dc05      	bgt.n	80199a0 <__swbuf_r+0x4e>
 8019994:	4621      	mov	r1, r4
 8019996:	4628      	mov	r0, r5
 8019998:	f002 fa2e 	bl	801bdf8 <_fflush_r>
 801999c:	2800      	cmp	r0, #0
 801999e:	d1ed      	bne.n	801997c <__swbuf_r+0x2a>
 80199a0:	68a3      	ldr	r3, [r4, #8]
 80199a2:	3b01      	subs	r3, #1
 80199a4:	60a3      	str	r3, [r4, #8]
 80199a6:	6823      	ldr	r3, [r4, #0]
 80199a8:	1c5a      	adds	r2, r3, #1
 80199aa:	6022      	str	r2, [r4, #0]
 80199ac:	701e      	strb	r6, [r3, #0]
 80199ae:	6962      	ldr	r2, [r4, #20]
 80199b0:	1c43      	adds	r3, r0, #1
 80199b2:	429a      	cmp	r2, r3
 80199b4:	d004      	beq.n	80199c0 <__swbuf_r+0x6e>
 80199b6:	89a3      	ldrh	r3, [r4, #12]
 80199b8:	07db      	lsls	r3, r3, #31
 80199ba:	d5e1      	bpl.n	8019980 <__swbuf_r+0x2e>
 80199bc:	2e0a      	cmp	r6, #10
 80199be:	d1df      	bne.n	8019980 <__swbuf_r+0x2e>
 80199c0:	4621      	mov	r1, r4
 80199c2:	4628      	mov	r0, r5
 80199c4:	f002 fa18 	bl	801bdf8 <_fflush_r>
 80199c8:	2800      	cmp	r0, #0
 80199ca:	d0d9      	beq.n	8019980 <__swbuf_r+0x2e>
 80199cc:	e7d6      	b.n	801997c <__swbuf_r+0x2a>
	...

080199d0 <__swsetup_r>:
 80199d0:	b538      	push	{r3, r4, r5, lr}
 80199d2:	4b29      	ldr	r3, [pc, #164]	@ (8019a78 <__swsetup_r+0xa8>)
 80199d4:	4605      	mov	r5, r0
 80199d6:	6818      	ldr	r0, [r3, #0]
 80199d8:	460c      	mov	r4, r1
 80199da:	b118      	cbz	r0, 80199e4 <__swsetup_r+0x14>
 80199dc:	6a03      	ldr	r3, [r0, #32]
 80199de:	b90b      	cbnz	r3, 80199e4 <__swsetup_r+0x14>
 80199e0:	f7ff fe4e 	bl	8019680 <__sinit>
 80199e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80199e8:	0719      	lsls	r1, r3, #28
 80199ea:	d422      	bmi.n	8019a32 <__swsetup_r+0x62>
 80199ec:	06da      	lsls	r2, r3, #27
 80199ee:	d407      	bmi.n	8019a00 <__swsetup_r+0x30>
 80199f0:	2209      	movs	r2, #9
 80199f2:	602a      	str	r2, [r5, #0]
 80199f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80199f8:	81a3      	strh	r3, [r4, #12]
 80199fa:	f04f 30ff 	mov.w	r0, #4294967295
 80199fe:	e033      	b.n	8019a68 <__swsetup_r+0x98>
 8019a00:	0758      	lsls	r0, r3, #29
 8019a02:	d512      	bpl.n	8019a2a <__swsetup_r+0x5a>
 8019a04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019a06:	b141      	cbz	r1, 8019a1a <__swsetup_r+0x4a>
 8019a08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019a0c:	4299      	cmp	r1, r3
 8019a0e:	d002      	beq.n	8019a16 <__swsetup_r+0x46>
 8019a10:	4628      	mov	r0, r5
 8019a12:	f000 ff37 	bl	801a884 <_free_r>
 8019a16:	2300      	movs	r3, #0
 8019a18:	6363      	str	r3, [r4, #52]	@ 0x34
 8019a1a:	89a3      	ldrh	r3, [r4, #12]
 8019a1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019a20:	81a3      	strh	r3, [r4, #12]
 8019a22:	2300      	movs	r3, #0
 8019a24:	6063      	str	r3, [r4, #4]
 8019a26:	6923      	ldr	r3, [r4, #16]
 8019a28:	6023      	str	r3, [r4, #0]
 8019a2a:	89a3      	ldrh	r3, [r4, #12]
 8019a2c:	f043 0308 	orr.w	r3, r3, #8
 8019a30:	81a3      	strh	r3, [r4, #12]
 8019a32:	6923      	ldr	r3, [r4, #16]
 8019a34:	b94b      	cbnz	r3, 8019a4a <__swsetup_r+0x7a>
 8019a36:	89a3      	ldrh	r3, [r4, #12]
 8019a38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019a3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019a40:	d003      	beq.n	8019a4a <__swsetup_r+0x7a>
 8019a42:	4621      	mov	r1, r4
 8019a44:	4628      	mov	r0, r5
 8019a46:	f002 fa25 	bl	801be94 <__smakebuf_r>
 8019a4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019a4e:	f013 0201 	ands.w	r2, r3, #1
 8019a52:	d00a      	beq.n	8019a6a <__swsetup_r+0x9a>
 8019a54:	2200      	movs	r2, #0
 8019a56:	60a2      	str	r2, [r4, #8]
 8019a58:	6962      	ldr	r2, [r4, #20]
 8019a5a:	4252      	negs	r2, r2
 8019a5c:	61a2      	str	r2, [r4, #24]
 8019a5e:	6922      	ldr	r2, [r4, #16]
 8019a60:	b942      	cbnz	r2, 8019a74 <__swsetup_r+0xa4>
 8019a62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019a66:	d1c5      	bne.n	80199f4 <__swsetup_r+0x24>
 8019a68:	bd38      	pop	{r3, r4, r5, pc}
 8019a6a:	0799      	lsls	r1, r3, #30
 8019a6c:	bf58      	it	pl
 8019a6e:	6962      	ldrpl	r2, [r4, #20]
 8019a70:	60a2      	str	r2, [r4, #8]
 8019a72:	e7f4      	b.n	8019a5e <__swsetup_r+0x8e>
 8019a74:	2000      	movs	r0, #0
 8019a76:	e7f7      	b.n	8019a68 <__swsetup_r+0x98>
 8019a78:	24000050 	.word	0x24000050

08019a7c <memmove>:
 8019a7c:	4288      	cmp	r0, r1
 8019a7e:	b510      	push	{r4, lr}
 8019a80:	eb01 0402 	add.w	r4, r1, r2
 8019a84:	d902      	bls.n	8019a8c <memmove+0x10>
 8019a86:	4284      	cmp	r4, r0
 8019a88:	4623      	mov	r3, r4
 8019a8a:	d807      	bhi.n	8019a9c <memmove+0x20>
 8019a8c:	1e43      	subs	r3, r0, #1
 8019a8e:	42a1      	cmp	r1, r4
 8019a90:	d008      	beq.n	8019aa4 <memmove+0x28>
 8019a92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019a96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019a9a:	e7f8      	b.n	8019a8e <memmove+0x12>
 8019a9c:	4402      	add	r2, r0
 8019a9e:	4601      	mov	r1, r0
 8019aa0:	428a      	cmp	r2, r1
 8019aa2:	d100      	bne.n	8019aa6 <memmove+0x2a>
 8019aa4:	bd10      	pop	{r4, pc}
 8019aa6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019aaa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019aae:	e7f7      	b.n	8019aa0 <memmove+0x24>

08019ab0 <memset>:
 8019ab0:	4402      	add	r2, r0
 8019ab2:	4603      	mov	r3, r0
 8019ab4:	4293      	cmp	r3, r2
 8019ab6:	d100      	bne.n	8019aba <memset+0xa>
 8019ab8:	4770      	bx	lr
 8019aba:	f803 1b01 	strb.w	r1, [r3], #1
 8019abe:	e7f9      	b.n	8019ab4 <memset+0x4>

08019ac0 <strncmp>:
 8019ac0:	b510      	push	{r4, lr}
 8019ac2:	b16a      	cbz	r2, 8019ae0 <strncmp+0x20>
 8019ac4:	3901      	subs	r1, #1
 8019ac6:	1884      	adds	r4, r0, r2
 8019ac8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019acc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019ad0:	429a      	cmp	r2, r3
 8019ad2:	d103      	bne.n	8019adc <strncmp+0x1c>
 8019ad4:	42a0      	cmp	r0, r4
 8019ad6:	d001      	beq.n	8019adc <strncmp+0x1c>
 8019ad8:	2a00      	cmp	r2, #0
 8019ada:	d1f5      	bne.n	8019ac8 <strncmp+0x8>
 8019adc:	1ad0      	subs	r0, r2, r3
 8019ade:	bd10      	pop	{r4, pc}
 8019ae0:	4610      	mov	r0, r2
 8019ae2:	e7fc      	b.n	8019ade <strncmp+0x1e>

08019ae4 <strstr>:
 8019ae4:	780a      	ldrb	r2, [r1, #0]
 8019ae6:	b570      	push	{r4, r5, r6, lr}
 8019ae8:	b96a      	cbnz	r2, 8019b06 <strstr+0x22>
 8019aea:	bd70      	pop	{r4, r5, r6, pc}
 8019aec:	429a      	cmp	r2, r3
 8019aee:	d109      	bne.n	8019b04 <strstr+0x20>
 8019af0:	460c      	mov	r4, r1
 8019af2:	4605      	mov	r5, r0
 8019af4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8019af8:	2b00      	cmp	r3, #0
 8019afa:	d0f6      	beq.n	8019aea <strstr+0x6>
 8019afc:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8019b00:	429e      	cmp	r6, r3
 8019b02:	d0f7      	beq.n	8019af4 <strstr+0x10>
 8019b04:	3001      	adds	r0, #1
 8019b06:	7803      	ldrb	r3, [r0, #0]
 8019b08:	2b00      	cmp	r3, #0
 8019b0a:	d1ef      	bne.n	8019aec <strstr+0x8>
 8019b0c:	4618      	mov	r0, r3
 8019b0e:	e7ec      	b.n	8019aea <strstr+0x6>

08019b10 <_localeconv_r>:
 8019b10:	4800      	ldr	r0, [pc, #0]	@ (8019b14 <_localeconv_r+0x4>)
 8019b12:	4770      	bx	lr
 8019b14:	24000190 	.word	0x24000190

08019b18 <_close_r>:
 8019b18:	b538      	push	{r3, r4, r5, lr}
 8019b1a:	4d06      	ldr	r5, [pc, #24]	@ (8019b34 <_close_r+0x1c>)
 8019b1c:	2300      	movs	r3, #0
 8019b1e:	4604      	mov	r4, r0
 8019b20:	4608      	mov	r0, r1
 8019b22:	602b      	str	r3, [r5, #0]
 8019b24:	f7e7 ffd0 	bl	8001ac8 <_close>
 8019b28:	1c43      	adds	r3, r0, #1
 8019b2a:	d102      	bne.n	8019b32 <_close_r+0x1a>
 8019b2c:	682b      	ldr	r3, [r5, #0]
 8019b2e:	b103      	cbz	r3, 8019b32 <_close_r+0x1a>
 8019b30:	6023      	str	r3, [r4, #0]
 8019b32:	bd38      	pop	{r3, r4, r5, pc}
 8019b34:	2400f704 	.word	0x2400f704

08019b38 <_reclaim_reent>:
 8019b38:	4b29      	ldr	r3, [pc, #164]	@ (8019be0 <_reclaim_reent+0xa8>)
 8019b3a:	681b      	ldr	r3, [r3, #0]
 8019b3c:	4283      	cmp	r3, r0
 8019b3e:	b570      	push	{r4, r5, r6, lr}
 8019b40:	4604      	mov	r4, r0
 8019b42:	d04b      	beq.n	8019bdc <_reclaim_reent+0xa4>
 8019b44:	69c3      	ldr	r3, [r0, #28]
 8019b46:	b1ab      	cbz	r3, 8019b74 <_reclaim_reent+0x3c>
 8019b48:	68db      	ldr	r3, [r3, #12]
 8019b4a:	b16b      	cbz	r3, 8019b68 <_reclaim_reent+0x30>
 8019b4c:	2500      	movs	r5, #0
 8019b4e:	69e3      	ldr	r3, [r4, #28]
 8019b50:	68db      	ldr	r3, [r3, #12]
 8019b52:	5959      	ldr	r1, [r3, r5]
 8019b54:	2900      	cmp	r1, #0
 8019b56:	d13b      	bne.n	8019bd0 <_reclaim_reent+0x98>
 8019b58:	3504      	adds	r5, #4
 8019b5a:	2d80      	cmp	r5, #128	@ 0x80
 8019b5c:	d1f7      	bne.n	8019b4e <_reclaim_reent+0x16>
 8019b5e:	69e3      	ldr	r3, [r4, #28]
 8019b60:	4620      	mov	r0, r4
 8019b62:	68d9      	ldr	r1, [r3, #12]
 8019b64:	f000 fe8e 	bl	801a884 <_free_r>
 8019b68:	69e3      	ldr	r3, [r4, #28]
 8019b6a:	6819      	ldr	r1, [r3, #0]
 8019b6c:	b111      	cbz	r1, 8019b74 <_reclaim_reent+0x3c>
 8019b6e:	4620      	mov	r0, r4
 8019b70:	f000 fe88 	bl	801a884 <_free_r>
 8019b74:	6961      	ldr	r1, [r4, #20]
 8019b76:	b111      	cbz	r1, 8019b7e <_reclaim_reent+0x46>
 8019b78:	4620      	mov	r0, r4
 8019b7a:	f000 fe83 	bl	801a884 <_free_r>
 8019b7e:	69e1      	ldr	r1, [r4, #28]
 8019b80:	b111      	cbz	r1, 8019b88 <_reclaim_reent+0x50>
 8019b82:	4620      	mov	r0, r4
 8019b84:	f000 fe7e 	bl	801a884 <_free_r>
 8019b88:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019b8a:	b111      	cbz	r1, 8019b92 <_reclaim_reent+0x5a>
 8019b8c:	4620      	mov	r0, r4
 8019b8e:	f000 fe79 	bl	801a884 <_free_r>
 8019b92:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019b94:	b111      	cbz	r1, 8019b9c <_reclaim_reent+0x64>
 8019b96:	4620      	mov	r0, r4
 8019b98:	f000 fe74 	bl	801a884 <_free_r>
 8019b9c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8019b9e:	b111      	cbz	r1, 8019ba6 <_reclaim_reent+0x6e>
 8019ba0:	4620      	mov	r0, r4
 8019ba2:	f000 fe6f 	bl	801a884 <_free_r>
 8019ba6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8019ba8:	b111      	cbz	r1, 8019bb0 <_reclaim_reent+0x78>
 8019baa:	4620      	mov	r0, r4
 8019bac:	f000 fe6a 	bl	801a884 <_free_r>
 8019bb0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8019bb2:	b111      	cbz	r1, 8019bba <_reclaim_reent+0x82>
 8019bb4:	4620      	mov	r0, r4
 8019bb6:	f000 fe65 	bl	801a884 <_free_r>
 8019bba:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8019bbc:	b111      	cbz	r1, 8019bc4 <_reclaim_reent+0x8c>
 8019bbe:	4620      	mov	r0, r4
 8019bc0:	f000 fe60 	bl	801a884 <_free_r>
 8019bc4:	6a23      	ldr	r3, [r4, #32]
 8019bc6:	b14b      	cbz	r3, 8019bdc <_reclaim_reent+0xa4>
 8019bc8:	4620      	mov	r0, r4
 8019bca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019bce:	4718      	bx	r3
 8019bd0:	680e      	ldr	r6, [r1, #0]
 8019bd2:	4620      	mov	r0, r4
 8019bd4:	f000 fe56 	bl	801a884 <_free_r>
 8019bd8:	4631      	mov	r1, r6
 8019bda:	e7bb      	b.n	8019b54 <_reclaim_reent+0x1c>
 8019bdc:	bd70      	pop	{r4, r5, r6, pc}
 8019bde:	bf00      	nop
 8019be0:	24000050 	.word	0x24000050

08019be4 <_lseek_r>:
 8019be4:	b538      	push	{r3, r4, r5, lr}
 8019be6:	4d07      	ldr	r5, [pc, #28]	@ (8019c04 <_lseek_r+0x20>)
 8019be8:	4604      	mov	r4, r0
 8019bea:	4608      	mov	r0, r1
 8019bec:	4611      	mov	r1, r2
 8019bee:	2200      	movs	r2, #0
 8019bf0:	602a      	str	r2, [r5, #0]
 8019bf2:	461a      	mov	r2, r3
 8019bf4:	f7e7 ff8f 	bl	8001b16 <_lseek>
 8019bf8:	1c43      	adds	r3, r0, #1
 8019bfa:	d102      	bne.n	8019c02 <_lseek_r+0x1e>
 8019bfc:	682b      	ldr	r3, [r5, #0]
 8019bfe:	b103      	cbz	r3, 8019c02 <_lseek_r+0x1e>
 8019c00:	6023      	str	r3, [r4, #0]
 8019c02:	bd38      	pop	{r3, r4, r5, pc}
 8019c04:	2400f704 	.word	0x2400f704

08019c08 <_read_r>:
 8019c08:	b538      	push	{r3, r4, r5, lr}
 8019c0a:	4d07      	ldr	r5, [pc, #28]	@ (8019c28 <_read_r+0x20>)
 8019c0c:	4604      	mov	r4, r0
 8019c0e:	4608      	mov	r0, r1
 8019c10:	4611      	mov	r1, r2
 8019c12:	2200      	movs	r2, #0
 8019c14:	602a      	str	r2, [r5, #0]
 8019c16:	461a      	mov	r2, r3
 8019c18:	f7e7 ff1d 	bl	8001a56 <_read>
 8019c1c:	1c43      	adds	r3, r0, #1
 8019c1e:	d102      	bne.n	8019c26 <_read_r+0x1e>
 8019c20:	682b      	ldr	r3, [r5, #0]
 8019c22:	b103      	cbz	r3, 8019c26 <_read_r+0x1e>
 8019c24:	6023      	str	r3, [r4, #0]
 8019c26:	bd38      	pop	{r3, r4, r5, pc}
 8019c28:	2400f704 	.word	0x2400f704

08019c2c <_write_r>:
 8019c2c:	b538      	push	{r3, r4, r5, lr}
 8019c2e:	4d07      	ldr	r5, [pc, #28]	@ (8019c4c <_write_r+0x20>)
 8019c30:	4604      	mov	r4, r0
 8019c32:	4608      	mov	r0, r1
 8019c34:	4611      	mov	r1, r2
 8019c36:	2200      	movs	r2, #0
 8019c38:	602a      	str	r2, [r5, #0]
 8019c3a:	461a      	mov	r2, r3
 8019c3c:	f7e7 ff28 	bl	8001a90 <_write>
 8019c40:	1c43      	adds	r3, r0, #1
 8019c42:	d102      	bne.n	8019c4a <_write_r+0x1e>
 8019c44:	682b      	ldr	r3, [r5, #0]
 8019c46:	b103      	cbz	r3, 8019c4a <_write_r+0x1e>
 8019c48:	6023      	str	r3, [r4, #0]
 8019c4a:	bd38      	pop	{r3, r4, r5, pc}
 8019c4c:	2400f704 	.word	0x2400f704

08019c50 <__errno>:
 8019c50:	4b01      	ldr	r3, [pc, #4]	@ (8019c58 <__errno+0x8>)
 8019c52:	6818      	ldr	r0, [r3, #0]
 8019c54:	4770      	bx	lr
 8019c56:	bf00      	nop
 8019c58:	24000050 	.word	0x24000050

08019c5c <__libc_init_array>:
 8019c5c:	b570      	push	{r4, r5, r6, lr}
 8019c5e:	4d0d      	ldr	r5, [pc, #52]	@ (8019c94 <__libc_init_array+0x38>)
 8019c60:	4c0d      	ldr	r4, [pc, #52]	@ (8019c98 <__libc_init_array+0x3c>)
 8019c62:	1b64      	subs	r4, r4, r5
 8019c64:	10a4      	asrs	r4, r4, #2
 8019c66:	2600      	movs	r6, #0
 8019c68:	42a6      	cmp	r6, r4
 8019c6a:	d109      	bne.n	8019c80 <__libc_init_array+0x24>
 8019c6c:	4d0b      	ldr	r5, [pc, #44]	@ (8019c9c <__libc_init_array+0x40>)
 8019c6e:	4c0c      	ldr	r4, [pc, #48]	@ (8019ca0 <__libc_init_array+0x44>)
 8019c70:	f002 fbc4 	bl	801c3fc <_init>
 8019c74:	1b64      	subs	r4, r4, r5
 8019c76:	10a4      	asrs	r4, r4, #2
 8019c78:	2600      	movs	r6, #0
 8019c7a:	42a6      	cmp	r6, r4
 8019c7c:	d105      	bne.n	8019c8a <__libc_init_array+0x2e>
 8019c7e:	bd70      	pop	{r4, r5, r6, pc}
 8019c80:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c84:	4798      	blx	r3
 8019c86:	3601      	adds	r6, #1
 8019c88:	e7ee      	b.n	8019c68 <__libc_init_array+0xc>
 8019c8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c8e:	4798      	blx	r3
 8019c90:	3601      	adds	r6, #1
 8019c92:	e7f2      	b.n	8019c7a <__libc_init_array+0x1e>
 8019c94:	0801d48c 	.word	0x0801d48c
 8019c98:	0801d48c 	.word	0x0801d48c
 8019c9c:	0801d48c 	.word	0x0801d48c
 8019ca0:	0801d490 	.word	0x0801d490

08019ca4 <__retarget_lock_init_recursive>:
 8019ca4:	4770      	bx	lr

08019ca6 <__retarget_lock_acquire_recursive>:
 8019ca6:	4770      	bx	lr

08019ca8 <__retarget_lock_release_recursive>:
 8019ca8:	4770      	bx	lr

08019caa <memcpy>:
 8019caa:	440a      	add	r2, r1
 8019cac:	4291      	cmp	r1, r2
 8019cae:	f100 33ff 	add.w	r3, r0, #4294967295
 8019cb2:	d100      	bne.n	8019cb6 <memcpy+0xc>
 8019cb4:	4770      	bx	lr
 8019cb6:	b510      	push	{r4, lr}
 8019cb8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019cbc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019cc0:	4291      	cmp	r1, r2
 8019cc2:	d1f9      	bne.n	8019cb8 <memcpy+0xe>
 8019cc4:	bd10      	pop	{r4, pc}

08019cc6 <quorem>:
 8019cc6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019cca:	6903      	ldr	r3, [r0, #16]
 8019ccc:	690c      	ldr	r4, [r1, #16]
 8019cce:	42a3      	cmp	r3, r4
 8019cd0:	4607      	mov	r7, r0
 8019cd2:	db7e      	blt.n	8019dd2 <quorem+0x10c>
 8019cd4:	3c01      	subs	r4, #1
 8019cd6:	f101 0814 	add.w	r8, r1, #20
 8019cda:	00a3      	lsls	r3, r4, #2
 8019cdc:	f100 0514 	add.w	r5, r0, #20
 8019ce0:	9300      	str	r3, [sp, #0]
 8019ce2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019ce6:	9301      	str	r3, [sp, #4]
 8019ce8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019cec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019cf0:	3301      	adds	r3, #1
 8019cf2:	429a      	cmp	r2, r3
 8019cf4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019cf8:	fbb2 f6f3 	udiv	r6, r2, r3
 8019cfc:	d32e      	bcc.n	8019d5c <quorem+0x96>
 8019cfe:	f04f 0a00 	mov.w	sl, #0
 8019d02:	46c4      	mov	ip, r8
 8019d04:	46ae      	mov	lr, r5
 8019d06:	46d3      	mov	fp, sl
 8019d08:	f85c 3b04 	ldr.w	r3, [ip], #4
 8019d0c:	b298      	uxth	r0, r3
 8019d0e:	fb06 a000 	mla	r0, r6, r0, sl
 8019d12:	0c02      	lsrs	r2, r0, #16
 8019d14:	0c1b      	lsrs	r3, r3, #16
 8019d16:	fb06 2303 	mla	r3, r6, r3, r2
 8019d1a:	f8de 2000 	ldr.w	r2, [lr]
 8019d1e:	b280      	uxth	r0, r0
 8019d20:	b292      	uxth	r2, r2
 8019d22:	1a12      	subs	r2, r2, r0
 8019d24:	445a      	add	r2, fp
 8019d26:	f8de 0000 	ldr.w	r0, [lr]
 8019d2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8019d2e:	b29b      	uxth	r3, r3
 8019d30:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8019d34:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8019d38:	b292      	uxth	r2, r2
 8019d3a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8019d3e:	45e1      	cmp	r9, ip
 8019d40:	f84e 2b04 	str.w	r2, [lr], #4
 8019d44:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8019d48:	d2de      	bcs.n	8019d08 <quorem+0x42>
 8019d4a:	9b00      	ldr	r3, [sp, #0]
 8019d4c:	58eb      	ldr	r3, [r5, r3]
 8019d4e:	b92b      	cbnz	r3, 8019d5c <quorem+0x96>
 8019d50:	9b01      	ldr	r3, [sp, #4]
 8019d52:	3b04      	subs	r3, #4
 8019d54:	429d      	cmp	r5, r3
 8019d56:	461a      	mov	r2, r3
 8019d58:	d32f      	bcc.n	8019dba <quorem+0xf4>
 8019d5a:	613c      	str	r4, [r7, #16]
 8019d5c:	4638      	mov	r0, r7
 8019d5e:	f001 f90b 	bl	801af78 <__mcmp>
 8019d62:	2800      	cmp	r0, #0
 8019d64:	db25      	blt.n	8019db2 <quorem+0xec>
 8019d66:	4629      	mov	r1, r5
 8019d68:	2000      	movs	r0, #0
 8019d6a:	f858 2b04 	ldr.w	r2, [r8], #4
 8019d6e:	f8d1 c000 	ldr.w	ip, [r1]
 8019d72:	fa1f fe82 	uxth.w	lr, r2
 8019d76:	fa1f f38c 	uxth.w	r3, ip
 8019d7a:	eba3 030e 	sub.w	r3, r3, lr
 8019d7e:	4403      	add	r3, r0
 8019d80:	0c12      	lsrs	r2, r2, #16
 8019d82:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8019d86:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8019d8a:	b29b      	uxth	r3, r3
 8019d8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019d90:	45c1      	cmp	r9, r8
 8019d92:	f841 3b04 	str.w	r3, [r1], #4
 8019d96:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019d9a:	d2e6      	bcs.n	8019d6a <quorem+0xa4>
 8019d9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019da0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019da4:	b922      	cbnz	r2, 8019db0 <quorem+0xea>
 8019da6:	3b04      	subs	r3, #4
 8019da8:	429d      	cmp	r5, r3
 8019daa:	461a      	mov	r2, r3
 8019dac:	d30b      	bcc.n	8019dc6 <quorem+0x100>
 8019dae:	613c      	str	r4, [r7, #16]
 8019db0:	3601      	adds	r6, #1
 8019db2:	4630      	mov	r0, r6
 8019db4:	b003      	add	sp, #12
 8019db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019dba:	6812      	ldr	r2, [r2, #0]
 8019dbc:	3b04      	subs	r3, #4
 8019dbe:	2a00      	cmp	r2, #0
 8019dc0:	d1cb      	bne.n	8019d5a <quorem+0x94>
 8019dc2:	3c01      	subs	r4, #1
 8019dc4:	e7c6      	b.n	8019d54 <quorem+0x8e>
 8019dc6:	6812      	ldr	r2, [r2, #0]
 8019dc8:	3b04      	subs	r3, #4
 8019dca:	2a00      	cmp	r2, #0
 8019dcc:	d1ef      	bne.n	8019dae <quorem+0xe8>
 8019dce:	3c01      	subs	r4, #1
 8019dd0:	e7ea      	b.n	8019da8 <quorem+0xe2>
 8019dd2:	2000      	movs	r0, #0
 8019dd4:	e7ee      	b.n	8019db4 <quorem+0xee>
	...

08019dd8 <_dtoa_r>:
 8019dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ddc:	ed2d 8b02 	vpush	{d8}
 8019de0:	69c7      	ldr	r7, [r0, #28]
 8019de2:	b091      	sub	sp, #68	@ 0x44
 8019de4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8019de8:	ec55 4b10 	vmov	r4, r5, d0
 8019dec:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8019dee:	9107      	str	r1, [sp, #28]
 8019df0:	4681      	mov	r9, r0
 8019df2:	9209      	str	r2, [sp, #36]	@ 0x24
 8019df4:	930d      	str	r3, [sp, #52]	@ 0x34
 8019df6:	b97f      	cbnz	r7, 8019e18 <_dtoa_r+0x40>
 8019df8:	2010      	movs	r0, #16
 8019dfa:	f000 fd8d 	bl	801a918 <malloc>
 8019dfe:	4602      	mov	r2, r0
 8019e00:	f8c9 001c 	str.w	r0, [r9, #28]
 8019e04:	b920      	cbnz	r0, 8019e10 <_dtoa_r+0x38>
 8019e06:	4ba0      	ldr	r3, [pc, #640]	@ (801a088 <_dtoa_r+0x2b0>)
 8019e08:	21ef      	movs	r1, #239	@ 0xef
 8019e0a:	48a0      	ldr	r0, [pc, #640]	@ (801a08c <_dtoa_r+0x2b4>)
 8019e0c:	f002 f924 	bl	801c058 <__assert_func>
 8019e10:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019e14:	6007      	str	r7, [r0, #0]
 8019e16:	60c7      	str	r7, [r0, #12]
 8019e18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019e1c:	6819      	ldr	r1, [r3, #0]
 8019e1e:	b159      	cbz	r1, 8019e38 <_dtoa_r+0x60>
 8019e20:	685a      	ldr	r2, [r3, #4]
 8019e22:	604a      	str	r2, [r1, #4]
 8019e24:	2301      	movs	r3, #1
 8019e26:	4093      	lsls	r3, r2
 8019e28:	608b      	str	r3, [r1, #8]
 8019e2a:	4648      	mov	r0, r9
 8019e2c:	f000 fe6a 	bl	801ab04 <_Bfree>
 8019e30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019e34:	2200      	movs	r2, #0
 8019e36:	601a      	str	r2, [r3, #0]
 8019e38:	1e2b      	subs	r3, r5, #0
 8019e3a:	bfbb      	ittet	lt
 8019e3c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8019e40:	9303      	strlt	r3, [sp, #12]
 8019e42:	2300      	movge	r3, #0
 8019e44:	2201      	movlt	r2, #1
 8019e46:	bfac      	ite	ge
 8019e48:	6033      	strge	r3, [r6, #0]
 8019e4a:	6032      	strlt	r2, [r6, #0]
 8019e4c:	4b90      	ldr	r3, [pc, #576]	@ (801a090 <_dtoa_r+0x2b8>)
 8019e4e:	9e03      	ldr	r6, [sp, #12]
 8019e50:	43b3      	bics	r3, r6
 8019e52:	d110      	bne.n	8019e76 <_dtoa_r+0x9e>
 8019e54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019e56:	f242 730f 	movw	r3, #9999	@ 0x270f
 8019e5a:	6013      	str	r3, [r2, #0]
 8019e5c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8019e60:	4323      	orrs	r3, r4
 8019e62:	f000 84de 	beq.w	801a822 <_dtoa_r+0xa4a>
 8019e66:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019e68:	4f8a      	ldr	r7, [pc, #552]	@ (801a094 <_dtoa_r+0x2bc>)
 8019e6a:	2b00      	cmp	r3, #0
 8019e6c:	f000 84e0 	beq.w	801a830 <_dtoa_r+0xa58>
 8019e70:	1cfb      	adds	r3, r7, #3
 8019e72:	f000 bcdb 	b.w	801a82c <_dtoa_r+0xa54>
 8019e76:	ed9d 8b02 	vldr	d8, [sp, #8]
 8019e7a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019e7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e82:	d10a      	bne.n	8019e9a <_dtoa_r+0xc2>
 8019e84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019e86:	2301      	movs	r3, #1
 8019e88:	6013      	str	r3, [r2, #0]
 8019e8a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8019e8c:	b113      	cbz	r3, 8019e94 <_dtoa_r+0xbc>
 8019e8e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8019e90:	4b81      	ldr	r3, [pc, #516]	@ (801a098 <_dtoa_r+0x2c0>)
 8019e92:	6013      	str	r3, [r2, #0]
 8019e94:	4f81      	ldr	r7, [pc, #516]	@ (801a09c <_dtoa_r+0x2c4>)
 8019e96:	f000 bccb 	b.w	801a830 <_dtoa_r+0xa58>
 8019e9a:	aa0e      	add	r2, sp, #56	@ 0x38
 8019e9c:	a90f      	add	r1, sp, #60	@ 0x3c
 8019e9e:	4648      	mov	r0, r9
 8019ea0:	eeb0 0b48 	vmov.f64	d0, d8
 8019ea4:	f001 f918 	bl	801b0d8 <__d2b>
 8019ea8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8019eac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8019eae:	9001      	str	r0, [sp, #4]
 8019eb0:	2b00      	cmp	r3, #0
 8019eb2:	d045      	beq.n	8019f40 <_dtoa_r+0x168>
 8019eb4:	eeb0 7b48 	vmov.f64	d7, d8
 8019eb8:	ee18 1a90 	vmov	r1, s17
 8019ebc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8019ec0:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8019ec4:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8019ec8:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8019ecc:	2500      	movs	r5, #0
 8019ece:	ee07 1a90 	vmov	s15, r1
 8019ed2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8019ed6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a070 <_dtoa_r+0x298>
 8019eda:	ee37 7b46 	vsub.f64	d7, d7, d6
 8019ede:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801a078 <_dtoa_r+0x2a0>
 8019ee2:	eea7 6b05 	vfma.f64	d6, d7, d5
 8019ee6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a080 <_dtoa_r+0x2a8>
 8019eea:	ee07 3a90 	vmov	s15, r3
 8019eee:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8019ef2:	eeb0 7b46 	vmov.f64	d7, d6
 8019ef6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8019efa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8019efe:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8019f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f06:	ee16 8a90 	vmov	r8, s13
 8019f0a:	d508      	bpl.n	8019f1e <_dtoa_r+0x146>
 8019f0c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8019f10:	eeb4 6b47 	vcmp.f64	d6, d7
 8019f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f18:	bf18      	it	ne
 8019f1a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8019f1e:	f1b8 0f16 	cmp.w	r8, #22
 8019f22:	d82b      	bhi.n	8019f7c <_dtoa_r+0x1a4>
 8019f24:	495e      	ldr	r1, [pc, #376]	@ (801a0a0 <_dtoa_r+0x2c8>)
 8019f26:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8019f2a:	ed91 7b00 	vldr	d7, [r1]
 8019f2e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8019f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f36:	d501      	bpl.n	8019f3c <_dtoa_r+0x164>
 8019f38:	f108 38ff 	add.w	r8, r8, #4294967295
 8019f3c:	2100      	movs	r1, #0
 8019f3e:	e01e      	b.n	8019f7e <_dtoa_r+0x1a6>
 8019f40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8019f42:	4413      	add	r3, r2
 8019f44:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8019f48:	2920      	cmp	r1, #32
 8019f4a:	bfc1      	itttt	gt
 8019f4c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8019f50:	408e      	lslgt	r6, r1
 8019f52:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8019f56:	fa24 f101 	lsrgt.w	r1, r4, r1
 8019f5a:	bfd6      	itet	le
 8019f5c:	f1c1 0120 	rsble	r1, r1, #32
 8019f60:	4331      	orrgt	r1, r6
 8019f62:	fa04 f101 	lslle.w	r1, r4, r1
 8019f66:	ee07 1a90 	vmov	s15, r1
 8019f6a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8019f6e:	3b01      	subs	r3, #1
 8019f70:	ee17 1a90 	vmov	r1, s15
 8019f74:	2501      	movs	r5, #1
 8019f76:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8019f7a:	e7a8      	b.n	8019ece <_dtoa_r+0xf6>
 8019f7c:	2101      	movs	r1, #1
 8019f7e:	1ad2      	subs	r2, r2, r3
 8019f80:	1e53      	subs	r3, r2, #1
 8019f82:	9306      	str	r3, [sp, #24]
 8019f84:	bf45      	ittet	mi
 8019f86:	f1c2 0301 	rsbmi	r3, r2, #1
 8019f8a:	9305      	strmi	r3, [sp, #20]
 8019f8c:	2300      	movpl	r3, #0
 8019f8e:	2300      	movmi	r3, #0
 8019f90:	bf4c      	ite	mi
 8019f92:	9306      	strmi	r3, [sp, #24]
 8019f94:	9305      	strpl	r3, [sp, #20]
 8019f96:	f1b8 0f00 	cmp.w	r8, #0
 8019f9a:	910c      	str	r1, [sp, #48]	@ 0x30
 8019f9c:	db18      	blt.n	8019fd0 <_dtoa_r+0x1f8>
 8019f9e:	9b06      	ldr	r3, [sp, #24]
 8019fa0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8019fa4:	4443      	add	r3, r8
 8019fa6:	9306      	str	r3, [sp, #24]
 8019fa8:	2300      	movs	r3, #0
 8019faa:	9a07      	ldr	r2, [sp, #28]
 8019fac:	2a09      	cmp	r2, #9
 8019fae:	d849      	bhi.n	801a044 <_dtoa_r+0x26c>
 8019fb0:	2a05      	cmp	r2, #5
 8019fb2:	bfc4      	itt	gt
 8019fb4:	3a04      	subgt	r2, #4
 8019fb6:	9207      	strgt	r2, [sp, #28]
 8019fb8:	9a07      	ldr	r2, [sp, #28]
 8019fba:	f1a2 0202 	sub.w	r2, r2, #2
 8019fbe:	bfcc      	ite	gt
 8019fc0:	2400      	movgt	r4, #0
 8019fc2:	2401      	movle	r4, #1
 8019fc4:	2a03      	cmp	r2, #3
 8019fc6:	d848      	bhi.n	801a05a <_dtoa_r+0x282>
 8019fc8:	e8df f002 	tbb	[pc, r2]
 8019fcc:	3a2c2e0b 	.word	0x3a2c2e0b
 8019fd0:	9b05      	ldr	r3, [sp, #20]
 8019fd2:	2200      	movs	r2, #0
 8019fd4:	eba3 0308 	sub.w	r3, r3, r8
 8019fd8:	9305      	str	r3, [sp, #20]
 8019fda:	920a      	str	r2, [sp, #40]	@ 0x28
 8019fdc:	f1c8 0300 	rsb	r3, r8, #0
 8019fe0:	e7e3      	b.n	8019faa <_dtoa_r+0x1d2>
 8019fe2:	2200      	movs	r2, #0
 8019fe4:	9208      	str	r2, [sp, #32]
 8019fe6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019fe8:	2a00      	cmp	r2, #0
 8019fea:	dc39      	bgt.n	801a060 <_dtoa_r+0x288>
 8019fec:	f04f 0b01 	mov.w	fp, #1
 8019ff0:	46da      	mov	sl, fp
 8019ff2:	465a      	mov	r2, fp
 8019ff4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8019ff8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8019ffc:	2100      	movs	r1, #0
 8019ffe:	2004      	movs	r0, #4
 801a000:	f100 0614 	add.w	r6, r0, #20
 801a004:	4296      	cmp	r6, r2
 801a006:	d930      	bls.n	801a06a <_dtoa_r+0x292>
 801a008:	6079      	str	r1, [r7, #4]
 801a00a:	4648      	mov	r0, r9
 801a00c:	9304      	str	r3, [sp, #16]
 801a00e:	f000 fd39 	bl	801aa84 <_Balloc>
 801a012:	9b04      	ldr	r3, [sp, #16]
 801a014:	4607      	mov	r7, r0
 801a016:	2800      	cmp	r0, #0
 801a018:	d146      	bne.n	801a0a8 <_dtoa_r+0x2d0>
 801a01a:	4b22      	ldr	r3, [pc, #136]	@ (801a0a4 <_dtoa_r+0x2cc>)
 801a01c:	4602      	mov	r2, r0
 801a01e:	f240 11af 	movw	r1, #431	@ 0x1af
 801a022:	e6f2      	b.n	8019e0a <_dtoa_r+0x32>
 801a024:	2201      	movs	r2, #1
 801a026:	e7dd      	b.n	8019fe4 <_dtoa_r+0x20c>
 801a028:	2200      	movs	r2, #0
 801a02a:	9208      	str	r2, [sp, #32]
 801a02c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a02e:	eb08 0b02 	add.w	fp, r8, r2
 801a032:	f10b 0a01 	add.w	sl, fp, #1
 801a036:	4652      	mov	r2, sl
 801a038:	2a01      	cmp	r2, #1
 801a03a:	bfb8      	it	lt
 801a03c:	2201      	movlt	r2, #1
 801a03e:	e7db      	b.n	8019ff8 <_dtoa_r+0x220>
 801a040:	2201      	movs	r2, #1
 801a042:	e7f2      	b.n	801a02a <_dtoa_r+0x252>
 801a044:	2401      	movs	r4, #1
 801a046:	2200      	movs	r2, #0
 801a048:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801a04c:	f04f 3bff 	mov.w	fp, #4294967295
 801a050:	2100      	movs	r1, #0
 801a052:	46da      	mov	sl, fp
 801a054:	2212      	movs	r2, #18
 801a056:	9109      	str	r1, [sp, #36]	@ 0x24
 801a058:	e7ce      	b.n	8019ff8 <_dtoa_r+0x220>
 801a05a:	2201      	movs	r2, #1
 801a05c:	9208      	str	r2, [sp, #32]
 801a05e:	e7f5      	b.n	801a04c <_dtoa_r+0x274>
 801a060:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801a064:	46da      	mov	sl, fp
 801a066:	465a      	mov	r2, fp
 801a068:	e7c6      	b.n	8019ff8 <_dtoa_r+0x220>
 801a06a:	3101      	adds	r1, #1
 801a06c:	0040      	lsls	r0, r0, #1
 801a06e:	e7c7      	b.n	801a000 <_dtoa_r+0x228>
 801a070:	636f4361 	.word	0x636f4361
 801a074:	3fd287a7 	.word	0x3fd287a7
 801a078:	8b60c8b3 	.word	0x8b60c8b3
 801a07c:	3fc68a28 	.word	0x3fc68a28
 801a080:	509f79fb 	.word	0x509f79fb
 801a084:	3fd34413 	.word	0x3fd34413
 801a088:	0801d237 	.word	0x0801d237
 801a08c:	0801d24e 	.word	0x0801d24e
 801a090:	7ff00000 	.word	0x7ff00000
 801a094:	0801d233 	.word	0x0801d233
 801a098:	0801d438 	.word	0x0801d438
 801a09c:	0801d437 	.word	0x0801d437
 801a0a0:	0801d348 	.word	0x0801d348
 801a0a4:	0801d2a6 	.word	0x0801d2a6
 801a0a8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801a0ac:	f1ba 0f0e 	cmp.w	sl, #14
 801a0b0:	6010      	str	r0, [r2, #0]
 801a0b2:	d86f      	bhi.n	801a194 <_dtoa_r+0x3bc>
 801a0b4:	2c00      	cmp	r4, #0
 801a0b6:	d06d      	beq.n	801a194 <_dtoa_r+0x3bc>
 801a0b8:	f1b8 0f00 	cmp.w	r8, #0
 801a0bc:	f340 80c2 	ble.w	801a244 <_dtoa_r+0x46c>
 801a0c0:	4aca      	ldr	r2, [pc, #808]	@ (801a3ec <_dtoa_r+0x614>)
 801a0c2:	f008 010f 	and.w	r1, r8, #15
 801a0c6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a0ca:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801a0ce:	ed92 7b00 	vldr	d7, [r2]
 801a0d2:	ea4f 1128 	mov.w	r1, r8, asr #4
 801a0d6:	f000 80a9 	beq.w	801a22c <_dtoa_r+0x454>
 801a0da:	4ac5      	ldr	r2, [pc, #788]	@ (801a3f0 <_dtoa_r+0x618>)
 801a0dc:	ed92 6b08 	vldr	d6, [r2, #32]
 801a0e0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a0e4:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a0e8:	f001 010f 	and.w	r1, r1, #15
 801a0ec:	2203      	movs	r2, #3
 801a0ee:	48c0      	ldr	r0, [pc, #768]	@ (801a3f0 <_dtoa_r+0x618>)
 801a0f0:	2900      	cmp	r1, #0
 801a0f2:	f040 809d 	bne.w	801a230 <_dtoa_r+0x458>
 801a0f6:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a0fa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a0fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a102:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a104:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a108:	2900      	cmp	r1, #0
 801a10a:	f000 80c1 	beq.w	801a290 <_dtoa_r+0x4b8>
 801a10e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801a112:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a11a:	f140 80b9 	bpl.w	801a290 <_dtoa_r+0x4b8>
 801a11e:	f1ba 0f00 	cmp.w	sl, #0
 801a122:	f000 80b5 	beq.w	801a290 <_dtoa_r+0x4b8>
 801a126:	f1bb 0f00 	cmp.w	fp, #0
 801a12a:	dd31      	ble.n	801a190 <_dtoa_r+0x3b8>
 801a12c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a130:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a134:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a138:	f108 31ff 	add.w	r1, r8, #4294967295
 801a13c:	9104      	str	r1, [sp, #16]
 801a13e:	3201      	adds	r2, #1
 801a140:	465c      	mov	r4, fp
 801a142:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a146:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801a14a:	ee07 2a90 	vmov	s15, r2
 801a14e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a152:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a156:	ee15 2a90 	vmov	r2, s11
 801a15a:	ec51 0b15 	vmov	r0, r1, d5
 801a15e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801a162:	2c00      	cmp	r4, #0
 801a164:	f040 8098 	bne.w	801a298 <_dtoa_r+0x4c0>
 801a168:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a16c:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a170:	ec41 0b17 	vmov	d7, r0, r1
 801a174:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a178:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a17c:	f300 8261 	bgt.w	801a642 <_dtoa_r+0x86a>
 801a180:	eeb1 7b47 	vneg.f64	d7, d7
 801a184:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a18c:	f100 80f5 	bmi.w	801a37a <_dtoa_r+0x5a2>
 801a190:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a194:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a196:	2a00      	cmp	r2, #0
 801a198:	f2c0 812c 	blt.w	801a3f4 <_dtoa_r+0x61c>
 801a19c:	f1b8 0f0e 	cmp.w	r8, #14
 801a1a0:	f300 8128 	bgt.w	801a3f4 <_dtoa_r+0x61c>
 801a1a4:	4b91      	ldr	r3, [pc, #580]	@ (801a3ec <_dtoa_r+0x614>)
 801a1a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a1aa:	ed93 6b00 	vldr	d6, [r3]
 801a1ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a1b0:	2b00      	cmp	r3, #0
 801a1b2:	da03      	bge.n	801a1bc <_dtoa_r+0x3e4>
 801a1b4:	f1ba 0f00 	cmp.w	sl, #0
 801a1b8:	f340 80d2 	ble.w	801a360 <_dtoa_r+0x588>
 801a1bc:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801a1c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a1c4:	463e      	mov	r6, r7
 801a1c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a1ca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a1ce:	ee15 3a10 	vmov	r3, s10
 801a1d2:	3330      	adds	r3, #48	@ 0x30
 801a1d4:	f806 3b01 	strb.w	r3, [r6], #1
 801a1d8:	1bf3      	subs	r3, r6, r7
 801a1da:	459a      	cmp	sl, r3
 801a1dc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a1e0:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a1e4:	f040 80f8 	bne.w	801a3d8 <_dtoa_r+0x600>
 801a1e8:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a1ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a1f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a1f4:	f300 80dd 	bgt.w	801a3b2 <_dtoa_r+0x5da>
 801a1f8:	eeb4 7b46 	vcmp.f64	d7, d6
 801a1fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a200:	d104      	bne.n	801a20c <_dtoa_r+0x434>
 801a202:	ee15 3a10 	vmov	r3, s10
 801a206:	07db      	lsls	r3, r3, #31
 801a208:	f100 80d3 	bmi.w	801a3b2 <_dtoa_r+0x5da>
 801a20c:	9901      	ldr	r1, [sp, #4]
 801a20e:	4648      	mov	r0, r9
 801a210:	f000 fc78 	bl	801ab04 <_Bfree>
 801a214:	2300      	movs	r3, #0
 801a216:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a218:	7033      	strb	r3, [r6, #0]
 801a21a:	f108 0301 	add.w	r3, r8, #1
 801a21e:	6013      	str	r3, [r2, #0]
 801a220:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a222:	2b00      	cmp	r3, #0
 801a224:	f000 8304 	beq.w	801a830 <_dtoa_r+0xa58>
 801a228:	601e      	str	r6, [r3, #0]
 801a22a:	e301      	b.n	801a830 <_dtoa_r+0xa58>
 801a22c:	2202      	movs	r2, #2
 801a22e:	e75e      	b.n	801a0ee <_dtoa_r+0x316>
 801a230:	07cc      	lsls	r4, r1, #31
 801a232:	d504      	bpl.n	801a23e <_dtoa_r+0x466>
 801a234:	ed90 6b00 	vldr	d6, [r0]
 801a238:	3201      	adds	r2, #1
 801a23a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a23e:	1049      	asrs	r1, r1, #1
 801a240:	3008      	adds	r0, #8
 801a242:	e755      	b.n	801a0f0 <_dtoa_r+0x318>
 801a244:	d022      	beq.n	801a28c <_dtoa_r+0x4b4>
 801a246:	f1c8 0100 	rsb	r1, r8, #0
 801a24a:	4a68      	ldr	r2, [pc, #416]	@ (801a3ec <_dtoa_r+0x614>)
 801a24c:	f001 000f 	and.w	r0, r1, #15
 801a250:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801a254:	ed92 7b00 	vldr	d7, [r2]
 801a258:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a25c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a260:	4863      	ldr	r0, [pc, #396]	@ (801a3f0 <_dtoa_r+0x618>)
 801a262:	1109      	asrs	r1, r1, #4
 801a264:	2400      	movs	r4, #0
 801a266:	2202      	movs	r2, #2
 801a268:	b929      	cbnz	r1, 801a276 <_dtoa_r+0x49e>
 801a26a:	2c00      	cmp	r4, #0
 801a26c:	f43f af49 	beq.w	801a102 <_dtoa_r+0x32a>
 801a270:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a274:	e745      	b.n	801a102 <_dtoa_r+0x32a>
 801a276:	07ce      	lsls	r6, r1, #31
 801a278:	d505      	bpl.n	801a286 <_dtoa_r+0x4ae>
 801a27a:	ed90 6b00 	vldr	d6, [r0]
 801a27e:	3201      	adds	r2, #1
 801a280:	2401      	movs	r4, #1
 801a282:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a286:	1049      	asrs	r1, r1, #1
 801a288:	3008      	adds	r0, #8
 801a28a:	e7ed      	b.n	801a268 <_dtoa_r+0x490>
 801a28c:	2202      	movs	r2, #2
 801a28e:	e738      	b.n	801a102 <_dtoa_r+0x32a>
 801a290:	f8cd 8010 	str.w	r8, [sp, #16]
 801a294:	4654      	mov	r4, sl
 801a296:	e754      	b.n	801a142 <_dtoa_r+0x36a>
 801a298:	4a54      	ldr	r2, [pc, #336]	@ (801a3ec <_dtoa_r+0x614>)
 801a29a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801a29e:	ed12 4b02 	vldr	d4, [r2, #-8]
 801a2a2:	9a08      	ldr	r2, [sp, #32]
 801a2a4:	ec41 0b17 	vmov	d7, r0, r1
 801a2a8:	443c      	add	r4, r7
 801a2aa:	b34a      	cbz	r2, 801a300 <_dtoa_r+0x528>
 801a2ac:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801a2b0:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801a2b4:	463e      	mov	r6, r7
 801a2b6:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a2ba:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a2be:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a2c2:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a2c6:	ee14 2a90 	vmov	r2, s9
 801a2ca:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a2ce:	3230      	adds	r2, #48	@ 0x30
 801a2d0:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a2d4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a2d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2dc:	f806 2b01 	strb.w	r2, [r6], #1
 801a2e0:	d438      	bmi.n	801a354 <_dtoa_r+0x57c>
 801a2e2:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a2e6:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a2ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a2ee:	d462      	bmi.n	801a3b6 <_dtoa_r+0x5de>
 801a2f0:	42a6      	cmp	r6, r4
 801a2f2:	f43f af4d 	beq.w	801a190 <_dtoa_r+0x3b8>
 801a2f6:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a2fa:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a2fe:	e7e0      	b.n	801a2c2 <_dtoa_r+0x4ea>
 801a300:	4621      	mov	r1, r4
 801a302:	463e      	mov	r6, r7
 801a304:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a308:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a30c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a310:	ee14 2a90 	vmov	r2, s9
 801a314:	3230      	adds	r2, #48	@ 0x30
 801a316:	f806 2b01 	strb.w	r2, [r6], #1
 801a31a:	42a6      	cmp	r6, r4
 801a31c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a320:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a324:	d119      	bne.n	801a35a <_dtoa_r+0x582>
 801a326:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801a32a:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a32e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a336:	dc3e      	bgt.n	801a3b6 <_dtoa_r+0x5de>
 801a338:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a33c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a344:	f57f af24 	bpl.w	801a190 <_dtoa_r+0x3b8>
 801a348:	460e      	mov	r6, r1
 801a34a:	3901      	subs	r1, #1
 801a34c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a350:	2b30      	cmp	r3, #48	@ 0x30
 801a352:	d0f9      	beq.n	801a348 <_dtoa_r+0x570>
 801a354:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a358:	e758      	b.n	801a20c <_dtoa_r+0x434>
 801a35a:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a35e:	e7d5      	b.n	801a30c <_dtoa_r+0x534>
 801a360:	d10b      	bne.n	801a37a <_dtoa_r+0x5a2>
 801a362:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a366:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a36a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a36e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a372:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a376:	f2c0 8161 	blt.w	801a63c <_dtoa_r+0x864>
 801a37a:	2400      	movs	r4, #0
 801a37c:	4625      	mov	r5, r4
 801a37e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a380:	43db      	mvns	r3, r3
 801a382:	9304      	str	r3, [sp, #16]
 801a384:	463e      	mov	r6, r7
 801a386:	f04f 0800 	mov.w	r8, #0
 801a38a:	4621      	mov	r1, r4
 801a38c:	4648      	mov	r0, r9
 801a38e:	f000 fbb9 	bl	801ab04 <_Bfree>
 801a392:	2d00      	cmp	r5, #0
 801a394:	d0de      	beq.n	801a354 <_dtoa_r+0x57c>
 801a396:	f1b8 0f00 	cmp.w	r8, #0
 801a39a:	d005      	beq.n	801a3a8 <_dtoa_r+0x5d0>
 801a39c:	45a8      	cmp	r8, r5
 801a39e:	d003      	beq.n	801a3a8 <_dtoa_r+0x5d0>
 801a3a0:	4641      	mov	r1, r8
 801a3a2:	4648      	mov	r0, r9
 801a3a4:	f000 fbae 	bl	801ab04 <_Bfree>
 801a3a8:	4629      	mov	r1, r5
 801a3aa:	4648      	mov	r0, r9
 801a3ac:	f000 fbaa 	bl	801ab04 <_Bfree>
 801a3b0:	e7d0      	b.n	801a354 <_dtoa_r+0x57c>
 801a3b2:	f8cd 8010 	str.w	r8, [sp, #16]
 801a3b6:	4633      	mov	r3, r6
 801a3b8:	461e      	mov	r6, r3
 801a3ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a3be:	2a39      	cmp	r2, #57	@ 0x39
 801a3c0:	d106      	bne.n	801a3d0 <_dtoa_r+0x5f8>
 801a3c2:	429f      	cmp	r7, r3
 801a3c4:	d1f8      	bne.n	801a3b8 <_dtoa_r+0x5e0>
 801a3c6:	9a04      	ldr	r2, [sp, #16]
 801a3c8:	3201      	adds	r2, #1
 801a3ca:	9204      	str	r2, [sp, #16]
 801a3cc:	2230      	movs	r2, #48	@ 0x30
 801a3ce:	703a      	strb	r2, [r7, #0]
 801a3d0:	781a      	ldrb	r2, [r3, #0]
 801a3d2:	3201      	adds	r2, #1
 801a3d4:	701a      	strb	r2, [r3, #0]
 801a3d6:	e7bd      	b.n	801a354 <_dtoa_r+0x57c>
 801a3d8:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a3dc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a3e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a3e4:	f47f aeef 	bne.w	801a1c6 <_dtoa_r+0x3ee>
 801a3e8:	e710      	b.n	801a20c <_dtoa_r+0x434>
 801a3ea:	bf00      	nop
 801a3ec:	0801d348 	.word	0x0801d348
 801a3f0:	0801d320 	.word	0x0801d320
 801a3f4:	9908      	ldr	r1, [sp, #32]
 801a3f6:	2900      	cmp	r1, #0
 801a3f8:	f000 80e3 	beq.w	801a5c2 <_dtoa_r+0x7ea>
 801a3fc:	9907      	ldr	r1, [sp, #28]
 801a3fe:	2901      	cmp	r1, #1
 801a400:	f300 80c8 	bgt.w	801a594 <_dtoa_r+0x7bc>
 801a404:	2d00      	cmp	r5, #0
 801a406:	f000 80c1 	beq.w	801a58c <_dtoa_r+0x7b4>
 801a40a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a40e:	9e05      	ldr	r6, [sp, #20]
 801a410:	461c      	mov	r4, r3
 801a412:	9304      	str	r3, [sp, #16]
 801a414:	9b05      	ldr	r3, [sp, #20]
 801a416:	4413      	add	r3, r2
 801a418:	9305      	str	r3, [sp, #20]
 801a41a:	9b06      	ldr	r3, [sp, #24]
 801a41c:	2101      	movs	r1, #1
 801a41e:	4413      	add	r3, r2
 801a420:	4648      	mov	r0, r9
 801a422:	9306      	str	r3, [sp, #24]
 801a424:	f000 fc22 	bl	801ac6c <__i2b>
 801a428:	9b04      	ldr	r3, [sp, #16]
 801a42a:	4605      	mov	r5, r0
 801a42c:	b166      	cbz	r6, 801a448 <_dtoa_r+0x670>
 801a42e:	9a06      	ldr	r2, [sp, #24]
 801a430:	2a00      	cmp	r2, #0
 801a432:	dd09      	ble.n	801a448 <_dtoa_r+0x670>
 801a434:	42b2      	cmp	r2, r6
 801a436:	9905      	ldr	r1, [sp, #20]
 801a438:	bfa8      	it	ge
 801a43a:	4632      	movge	r2, r6
 801a43c:	1a89      	subs	r1, r1, r2
 801a43e:	9105      	str	r1, [sp, #20]
 801a440:	9906      	ldr	r1, [sp, #24]
 801a442:	1ab6      	subs	r6, r6, r2
 801a444:	1a8a      	subs	r2, r1, r2
 801a446:	9206      	str	r2, [sp, #24]
 801a448:	b1fb      	cbz	r3, 801a48a <_dtoa_r+0x6b2>
 801a44a:	9a08      	ldr	r2, [sp, #32]
 801a44c:	2a00      	cmp	r2, #0
 801a44e:	f000 80bc 	beq.w	801a5ca <_dtoa_r+0x7f2>
 801a452:	b19c      	cbz	r4, 801a47c <_dtoa_r+0x6a4>
 801a454:	4629      	mov	r1, r5
 801a456:	4622      	mov	r2, r4
 801a458:	4648      	mov	r0, r9
 801a45a:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a45c:	f000 fcc6 	bl	801adec <__pow5mult>
 801a460:	9a01      	ldr	r2, [sp, #4]
 801a462:	4601      	mov	r1, r0
 801a464:	4605      	mov	r5, r0
 801a466:	4648      	mov	r0, r9
 801a468:	f000 fc16 	bl	801ac98 <__multiply>
 801a46c:	9901      	ldr	r1, [sp, #4]
 801a46e:	9004      	str	r0, [sp, #16]
 801a470:	4648      	mov	r0, r9
 801a472:	f000 fb47 	bl	801ab04 <_Bfree>
 801a476:	9a04      	ldr	r2, [sp, #16]
 801a478:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a47a:	9201      	str	r2, [sp, #4]
 801a47c:	1b1a      	subs	r2, r3, r4
 801a47e:	d004      	beq.n	801a48a <_dtoa_r+0x6b2>
 801a480:	9901      	ldr	r1, [sp, #4]
 801a482:	4648      	mov	r0, r9
 801a484:	f000 fcb2 	bl	801adec <__pow5mult>
 801a488:	9001      	str	r0, [sp, #4]
 801a48a:	2101      	movs	r1, #1
 801a48c:	4648      	mov	r0, r9
 801a48e:	f000 fbed 	bl	801ac6c <__i2b>
 801a492:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a494:	4604      	mov	r4, r0
 801a496:	2b00      	cmp	r3, #0
 801a498:	f000 81d0 	beq.w	801a83c <_dtoa_r+0xa64>
 801a49c:	461a      	mov	r2, r3
 801a49e:	4601      	mov	r1, r0
 801a4a0:	4648      	mov	r0, r9
 801a4a2:	f000 fca3 	bl	801adec <__pow5mult>
 801a4a6:	9b07      	ldr	r3, [sp, #28]
 801a4a8:	2b01      	cmp	r3, #1
 801a4aa:	4604      	mov	r4, r0
 801a4ac:	f300 8095 	bgt.w	801a5da <_dtoa_r+0x802>
 801a4b0:	9b02      	ldr	r3, [sp, #8]
 801a4b2:	2b00      	cmp	r3, #0
 801a4b4:	f040 808b 	bne.w	801a5ce <_dtoa_r+0x7f6>
 801a4b8:	9b03      	ldr	r3, [sp, #12]
 801a4ba:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801a4be:	2a00      	cmp	r2, #0
 801a4c0:	f040 8087 	bne.w	801a5d2 <_dtoa_r+0x7fa>
 801a4c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801a4c8:	0d12      	lsrs	r2, r2, #20
 801a4ca:	0512      	lsls	r2, r2, #20
 801a4cc:	2a00      	cmp	r2, #0
 801a4ce:	f000 8082 	beq.w	801a5d6 <_dtoa_r+0x7fe>
 801a4d2:	9b05      	ldr	r3, [sp, #20]
 801a4d4:	3301      	adds	r3, #1
 801a4d6:	9305      	str	r3, [sp, #20]
 801a4d8:	9b06      	ldr	r3, [sp, #24]
 801a4da:	3301      	adds	r3, #1
 801a4dc:	9306      	str	r3, [sp, #24]
 801a4de:	2301      	movs	r3, #1
 801a4e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a4e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a4e4:	2b00      	cmp	r3, #0
 801a4e6:	f000 81af 	beq.w	801a848 <_dtoa_r+0xa70>
 801a4ea:	6922      	ldr	r2, [r4, #16]
 801a4ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a4f0:	6910      	ldr	r0, [r2, #16]
 801a4f2:	f000 fb6f 	bl	801abd4 <__hi0bits>
 801a4f6:	f1c0 0020 	rsb	r0, r0, #32
 801a4fa:	9b06      	ldr	r3, [sp, #24]
 801a4fc:	4418      	add	r0, r3
 801a4fe:	f010 001f 	ands.w	r0, r0, #31
 801a502:	d076      	beq.n	801a5f2 <_dtoa_r+0x81a>
 801a504:	f1c0 0220 	rsb	r2, r0, #32
 801a508:	2a04      	cmp	r2, #4
 801a50a:	dd69      	ble.n	801a5e0 <_dtoa_r+0x808>
 801a50c:	9b05      	ldr	r3, [sp, #20]
 801a50e:	f1c0 001c 	rsb	r0, r0, #28
 801a512:	4403      	add	r3, r0
 801a514:	9305      	str	r3, [sp, #20]
 801a516:	9b06      	ldr	r3, [sp, #24]
 801a518:	4406      	add	r6, r0
 801a51a:	4403      	add	r3, r0
 801a51c:	9306      	str	r3, [sp, #24]
 801a51e:	9b05      	ldr	r3, [sp, #20]
 801a520:	2b00      	cmp	r3, #0
 801a522:	dd05      	ble.n	801a530 <_dtoa_r+0x758>
 801a524:	9901      	ldr	r1, [sp, #4]
 801a526:	461a      	mov	r2, r3
 801a528:	4648      	mov	r0, r9
 801a52a:	f000 fcb9 	bl	801aea0 <__lshift>
 801a52e:	9001      	str	r0, [sp, #4]
 801a530:	9b06      	ldr	r3, [sp, #24]
 801a532:	2b00      	cmp	r3, #0
 801a534:	dd05      	ble.n	801a542 <_dtoa_r+0x76a>
 801a536:	4621      	mov	r1, r4
 801a538:	461a      	mov	r2, r3
 801a53a:	4648      	mov	r0, r9
 801a53c:	f000 fcb0 	bl	801aea0 <__lshift>
 801a540:	4604      	mov	r4, r0
 801a542:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a544:	2b00      	cmp	r3, #0
 801a546:	d056      	beq.n	801a5f6 <_dtoa_r+0x81e>
 801a548:	9801      	ldr	r0, [sp, #4]
 801a54a:	4621      	mov	r1, r4
 801a54c:	f000 fd14 	bl	801af78 <__mcmp>
 801a550:	2800      	cmp	r0, #0
 801a552:	da50      	bge.n	801a5f6 <_dtoa_r+0x81e>
 801a554:	f108 33ff 	add.w	r3, r8, #4294967295
 801a558:	9304      	str	r3, [sp, #16]
 801a55a:	9901      	ldr	r1, [sp, #4]
 801a55c:	2300      	movs	r3, #0
 801a55e:	220a      	movs	r2, #10
 801a560:	4648      	mov	r0, r9
 801a562:	f000 faf1 	bl	801ab48 <__multadd>
 801a566:	9b08      	ldr	r3, [sp, #32]
 801a568:	9001      	str	r0, [sp, #4]
 801a56a:	2b00      	cmp	r3, #0
 801a56c:	f000 816e 	beq.w	801a84c <_dtoa_r+0xa74>
 801a570:	4629      	mov	r1, r5
 801a572:	2300      	movs	r3, #0
 801a574:	220a      	movs	r2, #10
 801a576:	4648      	mov	r0, r9
 801a578:	f000 fae6 	bl	801ab48 <__multadd>
 801a57c:	f1bb 0f00 	cmp.w	fp, #0
 801a580:	4605      	mov	r5, r0
 801a582:	dc64      	bgt.n	801a64e <_dtoa_r+0x876>
 801a584:	9b07      	ldr	r3, [sp, #28]
 801a586:	2b02      	cmp	r3, #2
 801a588:	dc3e      	bgt.n	801a608 <_dtoa_r+0x830>
 801a58a:	e060      	b.n	801a64e <_dtoa_r+0x876>
 801a58c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a58e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801a592:	e73c      	b.n	801a40e <_dtoa_r+0x636>
 801a594:	f10a 34ff 	add.w	r4, sl, #4294967295
 801a598:	42a3      	cmp	r3, r4
 801a59a:	bfbf      	itttt	lt
 801a59c:	1ae2      	sublt	r2, r4, r3
 801a59e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801a5a0:	189b      	addlt	r3, r3, r2
 801a5a2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801a5a4:	bfae      	itee	ge
 801a5a6:	1b1c      	subge	r4, r3, r4
 801a5a8:	4623      	movlt	r3, r4
 801a5aa:	2400      	movlt	r4, #0
 801a5ac:	f1ba 0f00 	cmp.w	sl, #0
 801a5b0:	bfb5      	itete	lt
 801a5b2:	9a05      	ldrlt	r2, [sp, #20]
 801a5b4:	9e05      	ldrge	r6, [sp, #20]
 801a5b6:	eba2 060a 	sublt.w	r6, r2, sl
 801a5ba:	4652      	movge	r2, sl
 801a5bc:	bfb8      	it	lt
 801a5be:	2200      	movlt	r2, #0
 801a5c0:	e727      	b.n	801a412 <_dtoa_r+0x63a>
 801a5c2:	9e05      	ldr	r6, [sp, #20]
 801a5c4:	9d08      	ldr	r5, [sp, #32]
 801a5c6:	461c      	mov	r4, r3
 801a5c8:	e730      	b.n	801a42c <_dtoa_r+0x654>
 801a5ca:	461a      	mov	r2, r3
 801a5cc:	e758      	b.n	801a480 <_dtoa_r+0x6a8>
 801a5ce:	2300      	movs	r3, #0
 801a5d0:	e786      	b.n	801a4e0 <_dtoa_r+0x708>
 801a5d2:	9b02      	ldr	r3, [sp, #8]
 801a5d4:	e784      	b.n	801a4e0 <_dtoa_r+0x708>
 801a5d6:	920b      	str	r2, [sp, #44]	@ 0x2c
 801a5d8:	e783      	b.n	801a4e2 <_dtoa_r+0x70a>
 801a5da:	2300      	movs	r3, #0
 801a5dc:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a5de:	e784      	b.n	801a4ea <_dtoa_r+0x712>
 801a5e0:	d09d      	beq.n	801a51e <_dtoa_r+0x746>
 801a5e2:	9b05      	ldr	r3, [sp, #20]
 801a5e4:	321c      	adds	r2, #28
 801a5e6:	4413      	add	r3, r2
 801a5e8:	9305      	str	r3, [sp, #20]
 801a5ea:	9b06      	ldr	r3, [sp, #24]
 801a5ec:	4416      	add	r6, r2
 801a5ee:	4413      	add	r3, r2
 801a5f0:	e794      	b.n	801a51c <_dtoa_r+0x744>
 801a5f2:	4602      	mov	r2, r0
 801a5f4:	e7f5      	b.n	801a5e2 <_dtoa_r+0x80a>
 801a5f6:	f1ba 0f00 	cmp.w	sl, #0
 801a5fa:	f8cd 8010 	str.w	r8, [sp, #16]
 801a5fe:	46d3      	mov	fp, sl
 801a600:	dc21      	bgt.n	801a646 <_dtoa_r+0x86e>
 801a602:	9b07      	ldr	r3, [sp, #28]
 801a604:	2b02      	cmp	r3, #2
 801a606:	dd1e      	ble.n	801a646 <_dtoa_r+0x86e>
 801a608:	f1bb 0f00 	cmp.w	fp, #0
 801a60c:	f47f aeb7 	bne.w	801a37e <_dtoa_r+0x5a6>
 801a610:	4621      	mov	r1, r4
 801a612:	465b      	mov	r3, fp
 801a614:	2205      	movs	r2, #5
 801a616:	4648      	mov	r0, r9
 801a618:	f000 fa96 	bl	801ab48 <__multadd>
 801a61c:	4601      	mov	r1, r0
 801a61e:	4604      	mov	r4, r0
 801a620:	9801      	ldr	r0, [sp, #4]
 801a622:	f000 fca9 	bl	801af78 <__mcmp>
 801a626:	2800      	cmp	r0, #0
 801a628:	f77f aea9 	ble.w	801a37e <_dtoa_r+0x5a6>
 801a62c:	463e      	mov	r6, r7
 801a62e:	2331      	movs	r3, #49	@ 0x31
 801a630:	f806 3b01 	strb.w	r3, [r6], #1
 801a634:	9b04      	ldr	r3, [sp, #16]
 801a636:	3301      	adds	r3, #1
 801a638:	9304      	str	r3, [sp, #16]
 801a63a:	e6a4      	b.n	801a386 <_dtoa_r+0x5ae>
 801a63c:	f8cd 8010 	str.w	r8, [sp, #16]
 801a640:	4654      	mov	r4, sl
 801a642:	4625      	mov	r5, r4
 801a644:	e7f2      	b.n	801a62c <_dtoa_r+0x854>
 801a646:	9b08      	ldr	r3, [sp, #32]
 801a648:	2b00      	cmp	r3, #0
 801a64a:	f000 8103 	beq.w	801a854 <_dtoa_r+0xa7c>
 801a64e:	2e00      	cmp	r6, #0
 801a650:	dd05      	ble.n	801a65e <_dtoa_r+0x886>
 801a652:	4629      	mov	r1, r5
 801a654:	4632      	mov	r2, r6
 801a656:	4648      	mov	r0, r9
 801a658:	f000 fc22 	bl	801aea0 <__lshift>
 801a65c:	4605      	mov	r5, r0
 801a65e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a660:	2b00      	cmp	r3, #0
 801a662:	d058      	beq.n	801a716 <_dtoa_r+0x93e>
 801a664:	6869      	ldr	r1, [r5, #4]
 801a666:	4648      	mov	r0, r9
 801a668:	f000 fa0c 	bl	801aa84 <_Balloc>
 801a66c:	4606      	mov	r6, r0
 801a66e:	b928      	cbnz	r0, 801a67c <_dtoa_r+0x8a4>
 801a670:	4b82      	ldr	r3, [pc, #520]	@ (801a87c <_dtoa_r+0xaa4>)
 801a672:	4602      	mov	r2, r0
 801a674:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a678:	f7ff bbc7 	b.w	8019e0a <_dtoa_r+0x32>
 801a67c:	692a      	ldr	r2, [r5, #16]
 801a67e:	3202      	adds	r2, #2
 801a680:	0092      	lsls	r2, r2, #2
 801a682:	f105 010c 	add.w	r1, r5, #12
 801a686:	300c      	adds	r0, #12
 801a688:	f7ff fb0f 	bl	8019caa <memcpy>
 801a68c:	2201      	movs	r2, #1
 801a68e:	4631      	mov	r1, r6
 801a690:	4648      	mov	r0, r9
 801a692:	f000 fc05 	bl	801aea0 <__lshift>
 801a696:	1c7b      	adds	r3, r7, #1
 801a698:	9305      	str	r3, [sp, #20]
 801a69a:	eb07 030b 	add.w	r3, r7, fp
 801a69e:	9309      	str	r3, [sp, #36]	@ 0x24
 801a6a0:	9b02      	ldr	r3, [sp, #8]
 801a6a2:	f003 0301 	and.w	r3, r3, #1
 801a6a6:	46a8      	mov	r8, r5
 801a6a8:	9308      	str	r3, [sp, #32]
 801a6aa:	4605      	mov	r5, r0
 801a6ac:	9b05      	ldr	r3, [sp, #20]
 801a6ae:	9801      	ldr	r0, [sp, #4]
 801a6b0:	4621      	mov	r1, r4
 801a6b2:	f103 3bff 	add.w	fp, r3, #4294967295
 801a6b6:	f7ff fb06 	bl	8019cc6 <quorem>
 801a6ba:	4641      	mov	r1, r8
 801a6bc:	9002      	str	r0, [sp, #8]
 801a6be:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801a6c2:	9801      	ldr	r0, [sp, #4]
 801a6c4:	f000 fc58 	bl	801af78 <__mcmp>
 801a6c8:	462a      	mov	r2, r5
 801a6ca:	9006      	str	r0, [sp, #24]
 801a6cc:	4621      	mov	r1, r4
 801a6ce:	4648      	mov	r0, r9
 801a6d0:	f000 fc6e 	bl	801afb0 <__mdiff>
 801a6d4:	68c2      	ldr	r2, [r0, #12]
 801a6d6:	4606      	mov	r6, r0
 801a6d8:	b9fa      	cbnz	r2, 801a71a <_dtoa_r+0x942>
 801a6da:	4601      	mov	r1, r0
 801a6dc:	9801      	ldr	r0, [sp, #4]
 801a6de:	f000 fc4b 	bl	801af78 <__mcmp>
 801a6e2:	4602      	mov	r2, r0
 801a6e4:	4631      	mov	r1, r6
 801a6e6:	4648      	mov	r0, r9
 801a6e8:	920a      	str	r2, [sp, #40]	@ 0x28
 801a6ea:	f000 fa0b 	bl	801ab04 <_Bfree>
 801a6ee:	9b07      	ldr	r3, [sp, #28]
 801a6f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801a6f2:	9e05      	ldr	r6, [sp, #20]
 801a6f4:	ea43 0102 	orr.w	r1, r3, r2
 801a6f8:	9b08      	ldr	r3, [sp, #32]
 801a6fa:	4319      	orrs	r1, r3
 801a6fc:	d10f      	bne.n	801a71e <_dtoa_r+0x946>
 801a6fe:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801a702:	d028      	beq.n	801a756 <_dtoa_r+0x97e>
 801a704:	9b06      	ldr	r3, [sp, #24]
 801a706:	2b00      	cmp	r3, #0
 801a708:	dd02      	ble.n	801a710 <_dtoa_r+0x938>
 801a70a:	9b02      	ldr	r3, [sp, #8]
 801a70c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801a710:	f88b a000 	strb.w	sl, [fp]
 801a714:	e639      	b.n	801a38a <_dtoa_r+0x5b2>
 801a716:	4628      	mov	r0, r5
 801a718:	e7bd      	b.n	801a696 <_dtoa_r+0x8be>
 801a71a:	2201      	movs	r2, #1
 801a71c:	e7e2      	b.n	801a6e4 <_dtoa_r+0x90c>
 801a71e:	9b06      	ldr	r3, [sp, #24]
 801a720:	2b00      	cmp	r3, #0
 801a722:	db04      	blt.n	801a72e <_dtoa_r+0x956>
 801a724:	9907      	ldr	r1, [sp, #28]
 801a726:	430b      	orrs	r3, r1
 801a728:	9908      	ldr	r1, [sp, #32]
 801a72a:	430b      	orrs	r3, r1
 801a72c:	d120      	bne.n	801a770 <_dtoa_r+0x998>
 801a72e:	2a00      	cmp	r2, #0
 801a730:	ddee      	ble.n	801a710 <_dtoa_r+0x938>
 801a732:	9901      	ldr	r1, [sp, #4]
 801a734:	2201      	movs	r2, #1
 801a736:	4648      	mov	r0, r9
 801a738:	f000 fbb2 	bl	801aea0 <__lshift>
 801a73c:	4621      	mov	r1, r4
 801a73e:	9001      	str	r0, [sp, #4]
 801a740:	f000 fc1a 	bl	801af78 <__mcmp>
 801a744:	2800      	cmp	r0, #0
 801a746:	dc03      	bgt.n	801a750 <_dtoa_r+0x978>
 801a748:	d1e2      	bne.n	801a710 <_dtoa_r+0x938>
 801a74a:	f01a 0f01 	tst.w	sl, #1
 801a74e:	d0df      	beq.n	801a710 <_dtoa_r+0x938>
 801a750:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801a754:	d1d9      	bne.n	801a70a <_dtoa_r+0x932>
 801a756:	2339      	movs	r3, #57	@ 0x39
 801a758:	f88b 3000 	strb.w	r3, [fp]
 801a75c:	4633      	mov	r3, r6
 801a75e:	461e      	mov	r6, r3
 801a760:	3b01      	subs	r3, #1
 801a762:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a766:	2a39      	cmp	r2, #57	@ 0x39
 801a768:	d053      	beq.n	801a812 <_dtoa_r+0xa3a>
 801a76a:	3201      	adds	r2, #1
 801a76c:	701a      	strb	r2, [r3, #0]
 801a76e:	e60c      	b.n	801a38a <_dtoa_r+0x5b2>
 801a770:	2a00      	cmp	r2, #0
 801a772:	dd07      	ble.n	801a784 <_dtoa_r+0x9ac>
 801a774:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801a778:	d0ed      	beq.n	801a756 <_dtoa_r+0x97e>
 801a77a:	f10a 0301 	add.w	r3, sl, #1
 801a77e:	f88b 3000 	strb.w	r3, [fp]
 801a782:	e602      	b.n	801a38a <_dtoa_r+0x5b2>
 801a784:	9b05      	ldr	r3, [sp, #20]
 801a786:	9a05      	ldr	r2, [sp, #20]
 801a788:	f803 ac01 	strb.w	sl, [r3, #-1]
 801a78c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a78e:	4293      	cmp	r3, r2
 801a790:	d029      	beq.n	801a7e6 <_dtoa_r+0xa0e>
 801a792:	9901      	ldr	r1, [sp, #4]
 801a794:	2300      	movs	r3, #0
 801a796:	220a      	movs	r2, #10
 801a798:	4648      	mov	r0, r9
 801a79a:	f000 f9d5 	bl	801ab48 <__multadd>
 801a79e:	45a8      	cmp	r8, r5
 801a7a0:	9001      	str	r0, [sp, #4]
 801a7a2:	f04f 0300 	mov.w	r3, #0
 801a7a6:	f04f 020a 	mov.w	r2, #10
 801a7aa:	4641      	mov	r1, r8
 801a7ac:	4648      	mov	r0, r9
 801a7ae:	d107      	bne.n	801a7c0 <_dtoa_r+0x9e8>
 801a7b0:	f000 f9ca 	bl	801ab48 <__multadd>
 801a7b4:	4680      	mov	r8, r0
 801a7b6:	4605      	mov	r5, r0
 801a7b8:	9b05      	ldr	r3, [sp, #20]
 801a7ba:	3301      	adds	r3, #1
 801a7bc:	9305      	str	r3, [sp, #20]
 801a7be:	e775      	b.n	801a6ac <_dtoa_r+0x8d4>
 801a7c0:	f000 f9c2 	bl	801ab48 <__multadd>
 801a7c4:	4629      	mov	r1, r5
 801a7c6:	4680      	mov	r8, r0
 801a7c8:	2300      	movs	r3, #0
 801a7ca:	220a      	movs	r2, #10
 801a7cc:	4648      	mov	r0, r9
 801a7ce:	f000 f9bb 	bl	801ab48 <__multadd>
 801a7d2:	4605      	mov	r5, r0
 801a7d4:	e7f0      	b.n	801a7b8 <_dtoa_r+0x9e0>
 801a7d6:	f1bb 0f00 	cmp.w	fp, #0
 801a7da:	bfcc      	ite	gt
 801a7dc:	465e      	movgt	r6, fp
 801a7de:	2601      	movle	r6, #1
 801a7e0:	443e      	add	r6, r7
 801a7e2:	f04f 0800 	mov.w	r8, #0
 801a7e6:	9901      	ldr	r1, [sp, #4]
 801a7e8:	2201      	movs	r2, #1
 801a7ea:	4648      	mov	r0, r9
 801a7ec:	f000 fb58 	bl	801aea0 <__lshift>
 801a7f0:	4621      	mov	r1, r4
 801a7f2:	9001      	str	r0, [sp, #4]
 801a7f4:	f000 fbc0 	bl	801af78 <__mcmp>
 801a7f8:	2800      	cmp	r0, #0
 801a7fa:	dcaf      	bgt.n	801a75c <_dtoa_r+0x984>
 801a7fc:	d102      	bne.n	801a804 <_dtoa_r+0xa2c>
 801a7fe:	f01a 0f01 	tst.w	sl, #1
 801a802:	d1ab      	bne.n	801a75c <_dtoa_r+0x984>
 801a804:	4633      	mov	r3, r6
 801a806:	461e      	mov	r6, r3
 801a808:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a80c:	2a30      	cmp	r2, #48	@ 0x30
 801a80e:	d0fa      	beq.n	801a806 <_dtoa_r+0xa2e>
 801a810:	e5bb      	b.n	801a38a <_dtoa_r+0x5b2>
 801a812:	429f      	cmp	r7, r3
 801a814:	d1a3      	bne.n	801a75e <_dtoa_r+0x986>
 801a816:	9b04      	ldr	r3, [sp, #16]
 801a818:	3301      	adds	r3, #1
 801a81a:	9304      	str	r3, [sp, #16]
 801a81c:	2331      	movs	r3, #49	@ 0x31
 801a81e:	703b      	strb	r3, [r7, #0]
 801a820:	e5b3      	b.n	801a38a <_dtoa_r+0x5b2>
 801a822:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a824:	4f16      	ldr	r7, [pc, #88]	@ (801a880 <_dtoa_r+0xaa8>)
 801a826:	b11b      	cbz	r3, 801a830 <_dtoa_r+0xa58>
 801a828:	f107 0308 	add.w	r3, r7, #8
 801a82c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801a82e:	6013      	str	r3, [r2, #0]
 801a830:	4638      	mov	r0, r7
 801a832:	b011      	add	sp, #68	@ 0x44
 801a834:	ecbd 8b02 	vpop	{d8}
 801a838:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a83c:	9b07      	ldr	r3, [sp, #28]
 801a83e:	2b01      	cmp	r3, #1
 801a840:	f77f ae36 	ble.w	801a4b0 <_dtoa_r+0x6d8>
 801a844:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a846:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a848:	2001      	movs	r0, #1
 801a84a:	e656      	b.n	801a4fa <_dtoa_r+0x722>
 801a84c:	f1bb 0f00 	cmp.w	fp, #0
 801a850:	f77f aed7 	ble.w	801a602 <_dtoa_r+0x82a>
 801a854:	463e      	mov	r6, r7
 801a856:	9801      	ldr	r0, [sp, #4]
 801a858:	4621      	mov	r1, r4
 801a85a:	f7ff fa34 	bl	8019cc6 <quorem>
 801a85e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801a862:	f806 ab01 	strb.w	sl, [r6], #1
 801a866:	1bf2      	subs	r2, r6, r7
 801a868:	4593      	cmp	fp, r2
 801a86a:	ddb4      	ble.n	801a7d6 <_dtoa_r+0x9fe>
 801a86c:	9901      	ldr	r1, [sp, #4]
 801a86e:	2300      	movs	r3, #0
 801a870:	220a      	movs	r2, #10
 801a872:	4648      	mov	r0, r9
 801a874:	f000 f968 	bl	801ab48 <__multadd>
 801a878:	9001      	str	r0, [sp, #4]
 801a87a:	e7ec      	b.n	801a856 <_dtoa_r+0xa7e>
 801a87c:	0801d2a6 	.word	0x0801d2a6
 801a880:	0801d22a 	.word	0x0801d22a

0801a884 <_free_r>:
 801a884:	b538      	push	{r3, r4, r5, lr}
 801a886:	4605      	mov	r5, r0
 801a888:	2900      	cmp	r1, #0
 801a88a:	d041      	beq.n	801a910 <_free_r+0x8c>
 801a88c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a890:	1f0c      	subs	r4, r1, #4
 801a892:	2b00      	cmp	r3, #0
 801a894:	bfb8      	it	lt
 801a896:	18e4      	addlt	r4, r4, r3
 801a898:	f000 f8e8 	bl	801aa6c <__malloc_lock>
 801a89c:	4a1d      	ldr	r2, [pc, #116]	@ (801a914 <_free_r+0x90>)
 801a89e:	6813      	ldr	r3, [r2, #0]
 801a8a0:	b933      	cbnz	r3, 801a8b0 <_free_r+0x2c>
 801a8a2:	6063      	str	r3, [r4, #4]
 801a8a4:	6014      	str	r4, [r2, #0]
 801a8a6:	4628      	mov	r0, r5
 801a8a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a8ac:	f000 b8e4 	b.w	801aa78 <__malloc_unlock>
 801a8b0:	42a3      	cmp	r3, r4
 801a8b2:	d908      	bls.n	801a8c6 <_free_r+0x42>
 801a8b4:	6820      	ldr	r0, [r4, #0]
 801a8b6:	1821      	adds	r1, r4, r0
 801a8b8:	428b      	cmp	r3, r1
 801a8ba:	bf01      	itttt	eq
 801a8bc:	6819      	ldreq	r1, [r3, #0]
 801a8be:	685b      	ldreq	r3, [r3, #4]
 801a8c0:	1809      	addeq	r1, r1, r0
 801a8c2:	6021      	streq	r1, [r4, #0]
 801a8c4:	e7ed      	b.n	801a8a2 <_free_r+0x1e>
 801a8c6:	461a      	mov	r2, r3
 801a8c8:	685b      	ldr	r3, [r3, #4]
 801a8ca:	b10b      	cbz	r3, 801a8d0 <_free_r+0x4c>
 801a8cc:	42a3      	cmp	r3, r4
 801a8ce:	d9fa      	bls.n	801a8c6 <_free_r+0x42>
 801a8d0:	6811      	ldr	r1, [r2, #0]
 801a8d2:	1850      	adds	r0, r2, r1
 801a8d4:	42a0      	cmp	r0, r4
 801a8d6:	d10b      	bne.n	801a8f0 <_free_r+0x6c>
 801a8d8:	6820      	ldr	r0, [r4, #0]
 801a8da:	4401      	add	r1, r0
 801a8dc:	1850      	adds	r0, r2, r1
 801a8de:	4283      	cmp	r3, r0
 801a8e0:	6011      	str	r1, [r2, #0]
 801a8e2:	d1e0      	bne.n	801a8a6 <_free_r+0x22>
 801a8e4:	6818      	ldr	r0, [r3, #0]
 801a8e6:	685b      	ldr	r3, [r3, #4]
 801a8e8:	6053      	str	r3, [r2, #4]
 801a8ea:	4408      	add	r0, r1
 801a8ec:	6010      	str	r0, [r2, #0]
 801a8ee:	e7da      	b.n	801a8a6 <_free_r+0x22>
 801a8f0:	d902      	bls.n	801a8f8 <_free_r+0x74>
 801a8f2:	230c      	movs	r3, #12
 801a8f4:	602b      	str	r3, [r5, #0]
 801a8f6:	e7d6      	b.n	801a8a6 <_free_r+0x22>
 801a8f8:	6820      	ldr	r0, [r4, #0]
 801a8fa:	1821      	adds	r1, r4, r0
 801a8fc:	428b      	cmp	r3, r1
 801a8fe:	bf04      	itt	eq
 801a900:	6819      	ldreq	r1, [r3, #0]
 801a902:	685b      	ldreq	r3, [r3, #4]
 801a904:	6063      	str	r3, [r4, #4]
 801a906:	bf04      	itt	eq
 801a908:	1809      	addeq	r1, r1, r0
 801a90a:	6021      	streq	r1, [r4, #0]
 801a90c:	6054      	str	r4, [r2, #4]
 801a90e:	e7ca      	b.n	801a8a6 <_free_r+0x22>
 801a910:	bd38      	pop	{r3, r4, r5, pc}
 801a912:	bf00      	nop
 801a914:	2400f710 	.word	0x2400f710

0801a918 <malloc>:
 801a918:	4b02      	ldr	r3, [pc, #8]	@ (801a924 <malloc+0xc>)
 801a91a:	4601      	mov	r1, r0
 801a91c:	6818      	ldr	r0, [r3, #0]
 801a91e:	f000 b825 	b.w	801a96c <_malloc_r>
 801a922:	bf00      	nop
 801a924:	24000050 	.word	0x24000050

0801a928 <sbrk_aligned>:
 801a928:	b570      	push	{r4, r5, r6, lr}
 801a92a:	4e0f      	ldr	r6, [pc, #60]	@ (801a968 <sbrk_aligned+0x40>)
 801a92c:	460c      	mov	r4, r1
 801a92e:	6831      	ldr	r1, [r6, #0]
 801a930:	4605      	mov	r5, r0
 801a932:	b911      	cbnz	r1, 801a93a <sbrk_aligned+0x12>
 801a934:	f001 fb80 	bl	801c038 <_sbrk_r>
 801a938:	6030      	str	r0, [r6, #0]
 801a93a:	4621      	mov	r1, r4
 801a93c:	4628      	mov	r0, r5
 801a93e:	f001 fb7b 	bl	801c038 <_sbrk_r>
 801a942:	1c43      	adds	r3, r0, #1
 801a944:	d103      	bne.n	801a94e <sbrk_aligned+0x26>
 801a946:	f04f 34ff 	mov.w	r4, #4294967295
 801a94a:	4620      	mov	r0, r4
 801a94c:	bd70      	pop	{r4, r5, r6, pc}
 801a94e:	1cc4      	adds	r4, r0, #3
 801a950:	f024 0403 	bic.w	r4, r4, #3
 801a954:	42a0      	cmp	r0, r4
 801a956:	d0f8      	beq.n	801a94a <sbrk_aligned+0x22>
 801a958:	1a21      	subs	r1, r4, r0
 801a95a:	4628      	mov	r0, r5
 801a95c:	f001 fb6c 	bl	801c038 <_sbrk_r>
 801a960:	3001      	adds	r0, #1
 801a962:	d1f2      	bne.n	801a94a <sbrk_aligned+0x22>
 801a964:	e7ef      	b.n	801a946 <sbrk_aligned+0x1e>
 801a966:	bf00      	nop
 801a968:	2400f70c 	.word	0x2400f70c

0801a96c <_malloc_r>:
 801a96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a970:	1ccd      	adds	r5, r1, #3
 801a972:	f025 0503 	bic.w	r5, r5, #3
 801a976:	3508      	adds	r5, #8
 801a978:	2d0c      	cmp	r5, #12
 801a97a:	bf38      	it	cc
 801a97c:	250c      	movcc	r5, #12
 801a97e:	2d00      	cmp	r5, #0
 801a980:	4606      	mov	r6, r0
 801a982:	db01      	blt.n	801a988 <_malloc_r+0x1c>
 801a984:	42a9      	cmp	r1, r5
 801a986:	d904      	bls.n	801a992 <_malloc_r+0x26>
 801a988:	230c      	movs	r3, #12
 801a98a:	6033      	str	r3, [r6, #0]
 801a98c:	2000      	movs	r0, #0
 801a98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a992:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801aa68 <_malloc_r+0xfc>
 801a996:	f000 f869 	bl	801aa6c <__malloc_lock>
 801a99a:	f8d8 3000 	ldr.w	r3, [r8]
 801a99e:	461c      	mov	r4, r3
 801a9a0:	bb44      	cbnz	r4, 801a9f4 <_malloc_r+0x88>
 801a9a2:	4629      	mov	r1, r5
 801a9a4:	4630      	mov	r0, r6
 801a9a6:	f7ff ffbf 	bl	801a928 <sbrk_aligned>
 801a9aa:	1c43      	adds	r3, r0, #1
 801a9ac:	4604      	mov	r4, r0
 801a9ae:	d158      	bne.n	801aa62 <_malloc_r+0xf6>
 801a9b0:	f8d8 4000 	ldr.w	r4, [r8]
 801a9b4:	4627      	mov	r7, r4
 801a9b6:	2f00      	cmp	r7, #0
 801a9b8:	d143      	bne.n	801aa42 <_malloc_r+0xd6>
 801a9ba:	2c00      	cmp	r4, #0
 801a9bc:	d04b      	beq.n	801aa56 <_malloc_r+0xea>
 801a9be:	6823      	ldr	r3, [r4, #0]
 801a9c0:	4639      	mov	r1, r7
 801a9c2:	4630      	mov	r0, r6
 801a9c4:	eb04 0903 	add.w	r9, r4, r3
 801a9c8:	f001 fb36 	bl	801c038 <_sbrk_r>
 801a9cc:	4581      	cmp	r9, r0
 801a9ce:	d142      	bne.n	801aa56 <_malloc_r+0xea>
 801a9d0:	6821      	ldr	r1, [r4, #0]
 801a9d2:	1a6d      	subs	r5, r5, r1
 801a9d4:	4629      	mov	r1, r5
 801a9d6:	4630      	mov	r0, r6
 801a9d8:	f7ff ffa6 	bl	801a928 <sbrk_aligned>
 801a9dc:	3001      	adds	r0, #1
 801a9de:	d03a      	beq.n	801aa56 <_malloc_r+0xea>
 801a9e0:	6823      	ldr	r3, [r4, #0]
 801a9e2:	442b      	add	r3, r5
 801a9e4:	6023      	str	r3, [r4, #0]
 801a9e6:	f8d8 3000 	ldr.w	r3, [r8]
 801a9ea:	685a      	ldr	r2, [r3, #4]
 801a9ec:	bb62      	cbnz	r2, 801aa48 <_malloc_r+0xdc>
 801a9ee:	f8c8 7000 	str.w	r7, [r8]
 801a9f2:	e00f      	b.n	801aa14 <_malloc_r+0xa8>
 801a9f4:	6822      	ldr	r2, [r4, #0]
 801a9f6:	1b52      	subs	r2, r2, r5
 801a9f8:	d420      	bmi.n	801aa3c <_malloc_r+0xd0>
 801a9fa:	2a0b      	cmp	r2, #11
 801a9fc:	d917      	bls.n	801aa2e <_malloc_r+0xc2>
 801a9fe:	1961      	adds	r1, r4, r5
 801aa00:	42a3      	cmp	r3, r4
 801aa02:	6025      	str	r5, [r4, #0]
 801aa04:	bf18      	it	ne
 801aa06:	6059      	strne	r1, [r3, #4]
 801aa08:	6863      	ldr	r3, [r4, #4]
 801aa0a:	bf08      	it	eq
 801aa0c:	f8c8 1000 	streq.w	r1, [r8]
 801aa10:	5162      	str	r2, [r4, r5]
 801aa12:	604b      	str	r3, [r1, #4]
 801aa14:	4630      	mov	r0, r6
 801aa16:	f000 f82f 	bl	801aa78 <__malloc_unlock>
 801aa1a:	f104 000b 	add.w	r0, r4, #11
 801aa1e:	1d23      	adds	r3, r4, #4
 801aa20:	f020 0007 	bic.w	r0, r0, #7
 801aa24:	1ac2      	subs	r2, r0, r3
 801aa26:	bf1c      	itt	ne
 801aa28:	1a1b      	subne	r3, r3, r0
 801aa2a:	50a3      	strne	r3, [r4, r2]
 801aa2c:	e7af      	b.n	801a98e <_malloc_r+0x22>
 801aa2e:	6862      	ldr	r2, [r4, #4]
 801aa30:	42a3      	cmp	r3, r4
 801aa32:	bf0c      	ite	eq
 801aa34:	f8c8 2000 	streq.w	r2, [r8]
 801aa38:	605a      	strne	r2, [r3, #4]
 801aa3a:	e7eb      	b.n	801aa14 <_malloc_r+0xa8>
 801aa3c:	4623      	mov	r3, r4
 801aa3e:	6864      	ldr	r4, [r4, #4]
 801aa40:	e7ae      	b.n	801a9a0 <_malloc_r+0x34>
 801aa42:	463c      	mov	r4, r7
 801aa44:	687f      	ldr	r7, [r7, #4]
 801aa46:	e7b6      	b.n	801a9b6 <_malloc_r+0x4a>
 801aa48:	461a      	mov	r2, r3
 801aa4a:	685b      	ldr	r3, [r3, #4]
 801aa4c:	42a3      	cmp	r3, r4
 801aa4e:	d1fb      	bne.n	801aa48 <_malloc_r+0xdc>
 801aa50:	2300      	movs	r3, #0
 801aa52:	6053      	str	r3, [r2, #4]
 801aa54:	e7de      	b.n	801aa14 <_malloc_r+0xa8>
 801aa56:	230c      	movs	r3, #12
 801aa58:	6033      	str	r3, [r6, #0]
 801aa5a:	4630      	mov	r0, r6
 801aa5c:	f000 f80c 	bl	801aa78 <__malloc_unlock>
 801aa60:	e794      	b.n	801a98c <_malloc_r+0x20>
 801aa62:	6005      	str	r5, [r0, #0]
 801aa64:	e7d6      	b.n	801aa14 <_malloc_r+0xa8>
 801aa66:	bf00      	nop
 801aa68:	2400f710 	.word	0x2400f710

0801aa6c <__malloc_lock>:
 801aa6c:	4801      	ldr	r0, [pc, #4]	@ (801aa74 <__malloc_lock+0x8>)
 801aa6e:	f7ff b91a 	b.w	8019ca6 <__retarget_lock_acquire_recursive>
 801aa72:	bf00      	nop
 801aa74:	2400f708 	.word	0x2400f708

0801aa78 <__malloc_unlock>:
 801aa78:	4801      	ldr	r0, [pc, #4]	@ (801aa80 <__malloc_unlock+0x8>)
 801aa7a:	f7ff b915 	b.w	8019ca8 <__retarget_lock_release_recursive>
 801aa7e:	bf00      	nop
 801aa80:	2400f708 	.word	0x2400f708

0801aa84 <_Balloc>:
 801aa84:	b570      	push	{r4, r5, r6, lr}
 801aa86:	69c6      	ldr	r6, [r0, #28]
 801aa88:	4604      	mov	r4, r0
 801aa8a:	460d      	mov	r5, r1
 801aa8c:	b976      	cbnz	r6, 801aaac <_Balloc+0x28>
 801aa8e:	2010      	movs	r0, #16
 801aa90:	f7ff ff42 	bl	801a918 <malloc>
 801aa94:	4602      	mov	r2, r0
 801aa96:	61e0      	str	r0, [r4, #28]
 801aa98:	b920      	cbnz	r0, 801aaa4 <_Balloc+0x20>
 801aa9a:	4b18      	ldr	r3, [pc, #96]	@ (801aafc <_Balloc+0x78>)
 801aa9c:	4818      	ldr	r0, [pc, #96]	@ (801ab00 <_Balloc+0x7c>)
 801aa9e:	216b      	movs	r1, #107	@ 0x6b
 801aaa0:	f001 fada 	bl	801c058 <__assert_func>
 801aaa4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801aaa8:	6006      	str	r6, [r0, #0]
 801aaaa:	60c6      	str	r6, [r0, #12]
 801aaac:	69e6      	ldr	r6, [r4, #28]
 801aaae:	68f3      	ldr	r3, [r6, #12]
 801aab0:	b183      	cbz	r3, 801aad4 <_Balloc+0x50>
 801aab2:	69e3      	ldr	r3, [r4, #28]
 801aab4:	68db      	ldr	r3, [r3, #12]
 801aab6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801aaba:	b9b8      	cbnz	r0, 801aaec <_Balloc+0x68>
 801aabc:	2101      	movs	r1, #1
 801aabe:	fa01 f605 	lsl.w	r6, r1, r5
 801aac2:	1d72      	adds	r2, r6, #5
 801aac4:	0092      	lsls	r2, r2, #2
 801aac6:	4620      	mov	r0, r4
 801aac8:	f001 fae4 	bl	801c094 <_calloc_r>
 801aacc:	b160      	cbz	r0, 801aae8 <_Balloc+0x64>
 801aace:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801aad2:	e00e      	b.n	801aaf2 <_Balloc+0x6e>
 801aad4:	2221      	movs	r2, #33	@ 0x21
 801aad6:	2104      	movs	r1, #4
 801aad8:	4620      	mov	r0, r4
 801aada:	f001 fadb 	bl	801c094 <_calloc_r>
 801aade:	69e3      	ldr	r3, [r4, #28]
 801aae0:	60f0      	str	r0, [r6, #12]
 801aae2:	68db      	ldr	r3, [r3, #12]
 801aae4:	2b00      	cmp	r3, #0
 801aae6:	d1e4      	bne.n	801aab2 <_Balloc+0x2e>
 801aae8:	2000      	movs	r0, #0
 801aaea:	bd70      	pop	{r4, r5, r6, pc}
 801aaec:	6802      	ldr	r2, [r0, #0]
 801aaee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801aaf2:	2300      	movs	r3, #0
 801aaf4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801aaf8:	e7f7      	b.n	801aaea <_Balloc+0x66>
 801aafa:	bf00      	nop
 801aafc:	0801d237 	.word	0x0801d237
 801ab00:	0801d2b7 	.word	0x0801d2b7

0801ab04 <_Bfree>:
 801ab04:	b570      	push	{r4, r5, r6, lr}
 801ab06:	69c6      	ldr	r6, [r0, #28]
 801ab08:	4605      	mov	r5, r0
 801ab0a:	460c      	mov	r4, r1
 801ab0c:	b976      	cbnz	r6, 801ab2c <_Bfree+0x28>
 801ab0e:	2010      	movs	r0, #16
 801ab10:	f7ff ff02 	bl	801a918 <malloc>
 801ab14:	4602      	mov	r2, r0
 801ab16:	61e8      	str	r0, [r5, #28]
 801ab18:	b920      	cbnz	r0, 801ab24 <_Bfree+0x20>
 801ab1a:	4b09      	ldr	r3, [pc, #36]	@ (801ab40 <_Bfree+0x3c>)
 801ab1c:	4809      	ldr	r0, [pc, #36]	@ (801ab44 <_Bfree+0x40>)
 801ab1e:	218f      	movs	r1, #143	@ 0x8f
 801ab20:	f001 fa9a 	bl	801c058 <__assert_func>
 801ab24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ab28:	6006      	str	r6, [r0, #0]
 801ab2a:	60c6      	str	r6, [r0, #12]
 801ab2c:	b13c      	cbz	r4, 801ab3e <_Bfree+0x3a>
 801ab2e:	69eb      	ldr	r3, [r5, #28]
 801ab30:	6862      	ldr	r2, [r4, #4]
 801ab32:	68db      	ldr	r3, [r3, #12]
 801ab34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801ab38:	6021      	str	r1, [r4, #0]
 801ab3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801ab3e:	bd70      	pop	{r4, r5, r6, pc}
 801ab40:	0801d237 	.word	0x0801d237
 801ab44:	0801d2b7 	.word	0x0801d2b7

0801ab48 <__multadd>:
 801ab48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab4c:	690d      	ldr	r5, [r1, #16]
 801ab4e:	4607      	mov	r7, r0
 801ab50:	460c      	mov	r4, r1
 801ab52:	461e      	mov	r6, r3
 801ab54:	f101 0c14 	add.w	ip, r1, #20
 801ab58:	2000      	movs	r0, #0
 801ab5a:	f8dc 3000 	ldr.w	r3, [ip]
 801ab5e:	b299      	uxth	r1, r3
 801ab60:	fb02 6101 	mla	r1, r2, r1, r6
 801ab64:	0c1e      	lsrs	r6, r3, #16
 801ab66:	0c0b      	lsrs	r3, r1, #16
 801ab68:	fb02 3306 	mla	r3, r2, r6, r3
 801ab6c:	b289      	uxth	r1, r1
 801ab6e:	3001      	adds	r0, #1
 801ab70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ab74:	4285      	cmp	r5, r0
 801ab76:	f84c 1b04 	str.w	r1, [ip], #4
 801ab7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ab7e:	dcec      	bgt.n	801ab5a <__multadd+0x12>
 801ab80:	b30e      	cbz	r6, 801abc6 <__multadd+0x7e>
 801ab82:	68a3      	ldr	r3, [r4, #8]
 801ab84:	42ab      	cmp	r3, r5
 801ab86:	dc19      	bgt.n	801abbc <__multadd+0x74>
 801ab88:	6861      	ldr	r1, [r4, #4]
 801ab8a:	4638      	mov	r0, r7
 801ab8c:	3101      	adds	r1, #1
 801ab8e:	f7ff ff79 	bl	801aa84 <_Balloc>
 801ab92:	4680      	mov	r8, r0
 801ab94:	b928      	cbnz	r0, 801aba2 <__multadd+0x5a>
 801ab96:	4602      	mov	r2, r0
 801ab98:	4b0c      	ldr	r3, [pc, #48]	@ (801abcc <__multadd+0x84>)
 801ab9a:	480d      	ldr	r0, [pc, #52]	@ (801abd0 <__multadd+0x88>)
 801ab9c:	21ba      	movs	r1, #186	@ 0xba
 801ab9e:	f001 fa5b 	bl	801c058 <__assert_func>
 801aba2:	6922      	ldr	r2, [r4, #16]
 801aba4:	3202      	adds	r2, #2
 801aba6:	f104 010c 	add.w	r1, r4, #12
 801abaa:	0092      	lsls	r2, r2, #2
 801abac:	300c      	adds	r0, #12
 801abae:	f7ff f87c 	bl	8019caa <memcpy>
 801abb2:	4621      	mov	r1, r4
 801abb4:	4638      	mov	r0, r7
 801abb6:	f7ff ffa5 	bl	801ab04 <_Bfree>
 801abba:	4644      	mov	r4, r8
 801abbc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801abc0:	3501      	adds	r5, #1
 801abc2:	615e      	str	r6, [r3, #20]
 801abc4:	6125      	str	r5, [r4, #16]
 801abc6:	4620      	mov	r0, r4
 801abc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801abcc:	0801d2a6 	.word	0x0801d2a6
 801abd0:	0801d2b7 	.word	0x0801d2b7

0801abd4 <__hi0bits>:
 801abd4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801abd8:	4603      	mov	r3, r0
 801abda:	bf36      	itet	cc
 801abdc:	0403      	lslcc	r3, r0, #16
 801abde:	2000      	movcs	r0, #0
 801abe0:	2010      	movcc	r0, #16
 801abe2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801abe6:	bf3c      	itt	cc
 801abe8:	021b      	lslcc	r3, r3, #8
 801abea:	3008      	addcc	r0, #8
 801abec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801abf0:	bf3c      	itt	cc
 801abf2:	011b      	lslcc	r3, r3, #4
 801abf4:	3004      	addcc	r0, #4
 801abf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801abfa:	bf3c      	itt	cc
 801abfc:	009b      	lslcc	r3, r3, #2
 801abfe:	3002      	addcc	r0, #2
 801ac00:	2b00      	cmp	r3, #0
 801ac02:	db05      	blt.n	801ac10 <__hi0bits+0x3c>
 801ac04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ac08:	f100 0001 	add.w	r0, r0, #1
 801ac0c:	bf08      	it	eq
 801ac0e:	2020      	moveq	r0, #32
 801ac10:	4770      	bx	lr

0801ac12 <__lo0bits>:
 801ac12:	6803      	ldr	r3, [r0, #0]
 801ac14:	4602      	mov	r2, r0
 801ac16:	f013 0007 	ands.w	r0, r3, #7
 801ac1a:	d00b      	beq.n	801ac34 <__lo0bits+0x22>
 801ac1c:	07d9      	lsls	r1, r3, #31
 801ac1e:	d421      	bmi.n	801ac64 <__lo0bits+0x52>
 801ac20:	0798      	lsls	r0, r3, #30
 801ac22:	bf49      	itett	mi
 801ac24:	085b      	lsrmi	r3, r3, #1
 801ac26:	089b      	lsrpl	r3, r3, #2
 801ac28:	2001      	movmi	r0, #1
 801ac2a:	6013      	strmi	r3, [r2, #0]
 801ac2c:	bf5c      	itt	pl
 801ac2e:	6013      	strpl	r3, [r2, #0]
 801ac30:	2002      	movpl	r0, #2
 801ac32:	4770      	bx	lr
 801ac34:	b299      	uxth	r1, r3
 801ac36:	b909      	cbnz	r1, 801ac3c <__lo0bits+0x2a>
 801ac38:	0c1b      	lsrs	r3, r3, #16
 801ac3a:	2010      	movs	r0, #16
 801ac3c:	b2d9      	uxtb	r1, r3
 801ac3e:	b909      	cbnz	r1, 801ac44 <__lo0bits+0x32>
 801ac40:	3008      	adds	r0, #8
 801ac42:	0a1b      	lsrs	r3, r3, #8
 801ac44:	0719      	lsls	r1, r3, #28
 801ac46:	bf04      	itt	eq
 801ac48:	091b      	lsreq	r3, r3, #4
 801ac4a:	3004      	addeq	r0, #4
 801ac4c:	0799      	lsls	r1, r3, #30
 801ac4e:	bf04      	itt	eq
 801ac50:	089b      	lsreq	r3, r3, #2
 801ac52:	3002      	addeq	r0, #2
 801ac54:	07d9      	lsls	r1, r3, #31
 801ac56:	d403      	bmi.n	801ac60 <__lo0bits+0x4e>
 801ac58:	085b      	lsrs	r3, r3, #1
 801ac5a:	f100 0001 	add.w	r0, r0, #1
 801ac5e:	d003      	beq.n	801ac68 <__lo0bits+0x56>
 801ac60:	6013      	str	r3, [r2, #0]
 801ac62:	4770      	bx	lr
 801ac64:	2000      	movs	r0, #0
 801ac66:	4770      	bx	lr
 801ac68:	2020      	movs	r0, #32
 801ac6a:	4770      	bx	lr

0801ac6c <__i2b>:
 801ac6c:	b510      	push	{r4, lr}
 801ac6e:	460c      	mov	r4, r1
 801ac70:	2101      	movs	r1, #1
 801ac72:	f7ff ff07 	bl	801aa84 <_Balloc>
 801ac76:	4602      	mov	r2, r0
 801ac78:	b928      	cbnz	r0, 801ac86 <__i2b+0x1a>
 801ac7a:	4b05      	ldr	r3, [pc, #20]	@ (801ac90 <__i2b+0x24>)
 801ac7c:	4805      	ldr	r0, [pc, #20]	@ (801ac94 <__i2b+0x28>)
 801ac7e:	f240 1145 	movw	r1, #325	@ 0x145
 801ac82:	f001 f9e9 	bl	801c058 <__assert_func>
 801ac86:	2301      	movs	r3, #1
 801ac88:	6144      	str	r4, [r0, #20]
 801ac8a:	6103      	str	r3, [r0, #16]
 801ac8c:	bd10      	pop	{r4, pc}
 801ac8e:	bf00      	nop
 801ac90:	0801d2a6 	.word	0x0801d2a6
 801ac94:	0801d2b7 	.word	0x0801d2b7

0801ac98 <__multiply>:
 801ac98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac9c:	4614      	mov	r4, r2
 801ac9e:	690a      	ldr	r2, [r1, #16]
 801aca0:	6923      	ldr	r3, [r4, #16]
 801aca2:	429a      	cmp	r2, r3
 801aca4:	bfa8      	it	ge
 801aca6:	4623      	movge	r3, r4
 801aca8:	460f      	mov	r7, r1
 801acaa:	bfa4      	itt	ge
 801acac:	460c      	movge	r4, r1
 801acae:	461f      	movge	r7, r3
 801acb0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801acb4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801acb8:	68a3      	ldr	r3, [r4, #8]
 801acba:	6861      	ldr	r1, [r4, #4]
 801acbc:	eb0a 0609 	add.w	r6, sl, r9
 801acc0:	42b3      	cmp	r3, r6
 801acc2:	b085      	sub	sp, #20
 801acc4:	bfb8      	it	lt
 801acc6:	3101      	addlt	r1, #1
 801acc8:	f7ff fedc 	bl	801aa84 <_Balloc>
 801accc:	b930      	cbnz	r0, 801acdc <__multiply+0x44>
 801acce:	4602      	mov	r2, r0
 801acd0:	4b44      	ldr	r3, [pc, #272]	@ (801ade4 <__multiply+0x14c>)
 801acd2:	4845      	ldr	r0, [pc, #276]	@ (801ade8 <__multiply+0x150>)
 801acd4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801acd8:	f001 f9be 	bl	801c058 <__assert_func>
 801acdc:	f100 0514 	add.w	r5, r0, #20
 801ace0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801ace4:	462b      	mov	r3, r5
 801ace6:	2200      	movs	r2, #0
 801ace8:	4543      	cmp	r3, r8
 801acea:	d321      	bcc.n	801ad30 <__multiply+0x98>
 801acec:	f107 0114 	add.w	r1, r7, #20
 801acf0:	f104 0214 	add.w	r2, r4, #20
 801acf4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801acf8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801acfc:	9302      	str	r3, [sp, #8]
 801acfe:	1b13      	subs	r3, r2, r4
 801ad00:	3b15      	subs	r3, #21
 801ad02:	f023 0303 	bic.w	r3, r3, #3
 801ad06:	3304      	adds	r3, #4
 801ad08:	f104 0715 	add.w	r7, r4, #21
 801ad0c:	42ba      	cmp	r2, r7
 801ad0e:	bf38      	it	cc
 801ad10:	2304      	movcc	r3, #4
 801ad12:	9301      	str	r3, [sp, #4]
 801ad14:	9b02      	ldr	r3, [sp, #8]
 801ad16:	9103      	str	r1, [sp, #12]
 801ad18:	428b      	cmp	r3, r1
 801ad1a:	d80c      	bhi.n	801ad36 <__multiply+0x9e>
 801ad1c:	2e00      	cmp	r6, #0
 801ad1e:	dd03      	ble.n	801ad28 <__multiply+0x90>
 801ad20:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ad24:	2b00      	cmp	r3, #0
 801ad26:	d05b      	beq.n	801ade0 <__multiply+0x148>
 801ad28:	6106      	str	r6, [r0, #16]
 801ad2a:	b005      	add	sp, #20
 801ad2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad30:	f843 2b04 	str.w	r2, [r3], #4
 801ad34:	e7d8      	b.n	801ace8 <__multiply+0x50>
 801ad36:	f8b1 a000 	ldrh.w	sl, [r1]
 801ad3a:	f1ba 0f00 	cmp.w	sl, #0
 801ad3e:	d024      	beq.n	801ad8a <__multiply+0xf2>
 801ad40:	f104 0e14 	add.w	lr, r4, #20
 801ad44:	46a9      	mov	r9, r5
 801ad46:	f04f 0c00 	mov.w	ip, #0
 801ad4a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801ad4e:	f8d9 3000 	ldr.w	r3, [r9]
 801ad52:	fa1f fb87 	uxth.w	fp, r7
 801ad56:	b29b      	uxth	r3, r3
 801ad58:	fb0a 330b 	mla	r3, sl, fp, r3
 801ad5c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801ad60:	f8d9 7000 	ldr.w	r7, [r9]
 801ad64:	4463      	add	r3, ip
 801ad66:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801ad6a:	fb0a c70b 	mla	r7, sl, fp, ip
 801ad6e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801ad72:	b29b      	uxth	r3, r3
 801ad74:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801ad78:	4572      	cmp	r2, lr
 801ad7a:	f849 3b04 	str.w	r3, [r9], #4
 801ad7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801ad82:	d8e2      	bhi.n	801ad4a <__multiply+0xb2>
 801ad84:	9b01      	ldr	r3, [sp, #4]
 801ad86:	f845 c003 	str.w	ip, [r5, r3]
 801ad8a:	9b03      	ldr	r3, [sp, #12]
 801ad8c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ad90:	3104      	adds	r1, #4
 801ad92:	f1b9 0f00 	cmp.w	r9, #0
 801ad96:	d021      	beq.n	801addc <__multiply+0x144>
 801ad98:	682b      	ldr	r3, [r5, #0]
 801ad9a:	f104 0c14 	add.w	ip, r4, #20
 801ad9e:	46ae      	mov	lr, r5
 801ada0:	f04f 0a00 	mov.w	sl, #0
 801ada4:	f8bc b000 	ldrh.w	fp, [ip]
 801ada8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801adac:	fb09 770b 	mla	r7, r9, fp, r7
 801adb0:	4457      	add	r7, sl
 801adb2:	b29b      	uxth	r3, r3
 801adb4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801adb8:	f84e 3b04 	str.w	r3, [lr], #4
 801adbc:	f85c 3b04 	ldr.w	r3, [ip], #4
 801adc0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801adc4:	f8be 3000 	ldrh.w	r3, [lr]
 801adc8:	fb09 330a 	mla	r3, r9, sl, r3
 801adcc:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801add0:	4562      	cmp	r2, ip
 801add2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801add6:	d8e5      	bhi.n	801ada4 <__multiply+0x10c>
 801add8:	9f01      	ldr	r7, [sp, #4]
 801adda:	51eb      	str	r3, [r5, r7]
 801addc:	3504      	adds	r5, #4
 801adde:	e799      	b.n	801ad14 <__multiply+0x7c>
 801ade0:	3e01      	subs	r6, #1
 801ade2:	e79b      	b.n	801ad1c <__multiply+0x84>
 801ade4:	0801d2a6 	.word	0x0801d2a6
 801ade8:	0801d2b7 	.word	0x0801d2b7

0801adec <__pow5mult>:
 801adec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801adf0:	4615      	mov	r5, r2
 801adf2:	f012 0203 	ands.w	r2, r2, #3
 801adf6:	4607      	mov	r7, r0
 801adf8:	460e      	mov	r6, r1
 801adfa:	d007      	beq.n	801ae0c <__pow5mult+0x20>
 801adfc:	4c25      	ldr	r4, [pc, #148]	@ (801ae94 <__pow5mult+0xa8>)
 801adfe:	3a01      	subs	r2, #1
 801ae00:	2300      	movs	r3, #0
 801ae02:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ae06:	f7ff fe9f 	bl	801ab48 <__multadd>
 801ae0a:	4606      	mov	r6, r0
 801ae0c:	10ad      	asrs	r5, r5, #2
 801ae0e:	d03d      	beq.n	801ae8c <__pow5mult+0xa0>
 801ae10:	69fc      	ldr	r4, [r7, #28]
 801ae12:	b97c      	cbnz	r4, 801ae34 <__pow5mult+0x48>
 801ae14:	2010      	movs	r0, #16
 801ae16:	f7ff fd7f 	bl	801a918 <malloc>
 801ae1a:	4602      	mov	r2, r0
 801ae1c:	61f8      	str	r0, [r7, #28]
 801ae1e:	b928      	cbnz	r0, 801ae2c <__pow5mult+0x40>
 801ae20:	4b1d      	ldr	r3, [pc, #116]	@ (801ae98 <__pow5mult+0xac>)
 801ae22:	481e      	ldr	r0, [pc, #120]	@ (801ae9c <__pow5mult+0xb0>)
 801ae24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801ae28:	f001 f916 	bl	801c058 <__assert_func>
 801ae2c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801ae30:	6004      	str	r4, [r0, #0]
 801ae32:	60c4      	str	r4, [r0, #12]
 801ae34:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801ae38:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801ae3c:	b94c      	cbnz	r4, 801ae52 <__pow5mult+0x66>
 801ae3e:	f240 2171 	movw	r1, #625	@ 0x271
 801ae42:	4638      	mov	r0, r7
 801ae44:	f7ff ff12 	bl	801ac6c <__i2b>
 801ae48:	2300      	movs	r3, #0
 801ae4a:	f8c8 0008 	str.w	r0, [r8, #8]
 801ae4e:	4604      	mov	r4, r0
 801ae50:	6003      	str	r3, [r0, #0]
 801ae52:	f04f 0900 	mov.w	r9, #0
 801ae56:	07eb      	lsls	r3, r5, #31
 801ae58:	d50a      	bpl.n	801ae70 <__pow5mult+0x84>
 801ae5a:	4631      	mov	r1, r6
 801ae5c:	4622      	mov	r2, r4
 801ae5e:	4638      	mov	r0, r7
 801ae60:	f7ff ff1a 	bl	801ac98 <__multiply>
 801ae64:	4631      	mov	r1, r6
 801ae66:	4680      	mov	r8, r0
 801ae68:	4638      	mov	r0, r7
 801ae6a:	f7ff fe4b 	bl	801ab04 <_Bfree>
 801ae6e:	4646      	mov	r6, r8
 801ae70:	106d      	asrs	r5, r5, #1
 801ae72:	d00b      	beq.n	801ae8c <__pow5mult+0xa0>
 801ae74:	6820      	ldr	r0, [r4, #0]
 801ae76:	b938      	cbnz	r0, 801ae88 <__pow5mult+0x9c>
 801ae78:	4622      	mov	r2, r4
 801ae7a:	4621      	mov	r1, r4
 801ae7c:	4638      	mov	r0, r7
 801ae7e:	f7ff ff0b 	bl	801ac98 <__multiply>
 801ae82:	6020      	str	r0, [r4, #0]
 801ae84:	f8c0 9000 	str.w	r9, [r0]
 801ae88:	4604      	mov	r4, r0
 801ae8a:	e7e4      	b.n	801ae56 <__pow5mult+0x6a>
 801ae8c:	4630      	mov	r0, r6
 801ae8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae92:	bf00      	nop
 801ae94:	0801d310 	.word	0x0801d310
 801ae98:	0801d237 	.word	0x0801d237
 801ae9c:	0801d2b7 	.word	0x0801d2b7

0801aea0 <__lshift>:
 801aea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aea4:	460c      	mov	r4, r1
 801aea6:	6849      	ldr	r1, [r1, #4]
 801aea8:	6923      	ldr	r3, [r4, #16]
 801aeaa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801aeae:	68a3      	ldr	r3, [r4, #8]
 801aeb0:	4607      	mov	r7, r0
 801aeb2:	4691      	mov	r9, r2
 801aeb4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801aeb8:	f108 0601 	add.w	r6, r8, #1
 801aebc:	42b3      	cmp	r3, r6
 801aebe:	db0b      	blt.n	801aed8 <__lshift+0x38>
 801aec0:	4638      	mov	r0, r7
 801aec2:	f7ff fddf 	bl	801aa84 <_Balloc>
 801aec6:	4605      	mov	r5, r0
 801aec8:	b948      	cbnz	r0, 801aede <__lshift+0x3e>
 801aeca:	4602      	mov	r2, r0
 801aecc:	4b28      	ldr	r3, [pc, #160]	@ (801af70 <__lshift+0xd0>)
 801aece:	4829      	ldr	r0, [pc, #164]	@ (801af74 <__lshift+0xd4>)
 801aed0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801aed4:	f001 f8c0 	bl	801c058 <__assert_func>
 801aed8:	3101      	adds	r1, #1
 801aeda:	005b      	lsls	r3, r3, #1
 801aedc:	e7ee      	b.n	801aebc <__lshift+0x1c>
 801aede:	2300      	movs	r3, #0
 801aee0:	f100 0114 	add.w	r1, r0, #20
 801aee4:	f100 0210 	add.w	r2, r0, #16
 801aee8:	4618      	mov	r0, r3
 801aeea:	4553      	cmp	r3, sl
 801aeec:	db33      	blt.n	801af56 <__lshift+0xb6>
 801aeee:	6920      	ldr	r0, [r4, #16]
 801aef0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801aef4:	f104 0314 	add.w	r3, r4, #20
 801aef8:	f019 091f 	ands.w	r9, r9, #31
 801aefc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801af00:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801af04:	d02b      	beq.n	801af5e <__lshift+0xbe>
 801af06:	f1c9 0e20 	rsb	lr, r9, #32
 801af0a:	468a      	mov	sl, r1
 801af0c:	2200      	movs	r2, #0
 801af0e:	6818      	ldr	r0, [r3, #0]
 801af10:	fa00 f009 	lsl.w	r0, r0, r9
 801af14:	4310      	orrs	r0, r2
 801af16:	f84a 0b04 	str.w	r0, [sl], #4
 801af1a:	f853 2b04 	ldr.w	r2, [r3], #4
 801af1e:	459c      	cmp	ip, r3
 801af20:	fa22 f20e 	lsr.w	r2, r2, lr
 801af24:	d8f3      	bhi.n	801af0e <__lshift+0x6e>
 801af26:	ebac 0304 	sub.w	r3, ip, r4
 801af2a:	3b15      	subs	r3, #21
 801af2c:	f023 0303 	bic.w	r3, r3, #3
 801af30:	3304      	adds	r3, #4
 801af32:	f104 0015 	add.w	r0, r4, #21
 801af36:	4584      	cmp	ip, r0
 801af38:	bf38      	it	cc
 801af3a:	2304      	movcc	r3, #4
 801af3c:	50ca      	str	r2, [r1, r3]
 801af3e:	b10a      	cbz	r2, 801af44 <__lshift+0xa4>
 801af40:	f108 0602 	add.w	r6, r8, #2
 801af44:	3e01      	subs	r6, #1
 801af46:	4638      	mov	r0, r7
 801af48:	612e      	str	r6, [r5, #16]
 801af4a:	4621      	mov	r1, r4
 801af4c:	f7ff fdda 	bl	801ab04 <_Bfree>
 801af50:	4628      	mov	r0, r5
 801af52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801af56:	f842 0f04 	str.w	r0, [r2, #4]!
 801af5a:	3301      	adds	r3, #1
 801af5c:	e7c5      	b.n	801aeea <__lshift+0x4a>
 801af5e:	3904      	subs	r1, #4
 801af60:	f853 2b04 	ldr.w	r2, [r3], #4
 801af64:	f841 2f04 	str.w	r2, [r1, #4]!
 801af68:	459c      	cmp	ip, r3
 801af6a:	d8f9      	bhi.n	801af60 <__lshift+0xc0>
 801af6c:	e7ea      	b.n	801af44 <__lshift+0xa4>
 801af6e:	bf00      	nop
 801af70:	0801d2a6 	.word	0x0801d2a6
 801af74:	0801d2b7 	.word	0x0801d2b7

0801af78 <__mcmp>:
 801af78:	690a      	ldr	r2, [r1, #16]
 801af7a:	4603      	mov	r3, r0
 801af7c:	6900      	ldr	r0, [r0, #16]
 801af7e:	1a80      	subs	r0, r0, r2
 801af80:	b530      	push	{r4, r5, lr}
 801af82:	d10e      	bne.n	801afa2 <__mcmp+0x2a>
 801af84:	3314      	adds	r3, #20
 801af86:	3114      	adds	r1, #20
 801af88:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801af8c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801af90:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801af94:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801af98:	4295      	cmp	r5, r2
 801af9a:	d003      	beq.n	801afa4 <__mcmp+0x2c>
 801af9c:	d205      	bcs.n	801afaa <__mcmp+0x32>
 801af9e:	f04f 30ff 	mov.w	r0, #4294967295
 801afa2:	bd30      	pop	{r4, r5, pc}
 801afa4:	42a3      	cmp	r3, r4
 801afa6:	d3f3      	bcc.n	801af90 <__mcmp+0x18>
 801afa8:	e7fb      	b.n	801afa2 <__mcmp+0x2a>
 801afaa:	2001      	movs	r0, #1
 801afac:	e7f9      	b.n	801afa2 <__mcmp+0x2a>
	...

0801afb0 <__mdiff>:
 801afb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801afb4:	4689      	mov	r9, r1
 801afb6:	4606      	mov	r6, r0
 801afb8:	4611      	mov	r1, r2
 801afba:	4648      	mov	r0, r9
 801afbc:	4614      	mov	r4, r2
 801afbe:	f7ff ffdb 	bl	801af78 <__mcmp>
 801afc2:	1e05      	subs	r5, r0, #0
 801afc4:	d112      	bne.n	801afec <__mdiff+0x3c>
 801afc6:	4629      	mov	r1, r5
 801afc8:	4630      	mov	r0, r6
 801afca:	f7ff fd5b 	bl	801aa84 <_Balloc>
 801afce:	4602      	mov	r2, r0
 801afd0:	b928      	cbnz	r0, 801afde <__mdiff+0x2e>
 801afd2:	4b3f      	ldr	r3, [pc, #252]	@ (801b0d0 <__mdiff+0x120>)
 801afd4:	f240 2137 	movw	r1, #567	@ 0x237
 801afd8:	483e      	ldr	r0, [pc, #248]	@ (801b0d4 <__mdiff+0x124>)
 801afda:	f001 f83d 	bl	801c058 <__assert_func>
 801afde:	2301      	movs	r3, #1
 801afe0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801afe4:	4610      	mov	r0, r2
 801afe6:	b003      	add	sp, #12
 801afe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afec:	bfbc      	itt	lt
 801afee:	464b      	movlt	r3, r9
 801aff0:	46a1      	movlt	r9, r4
 801aff2:	4630      	mov	r0, r6
 801aff4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801aff8:	bfba      	itte	lt
 801affa:	461c      	movlt	r4, r3
 801affc:	2501      	movlt	r5, #1
 801affe:	2500      	movge	r5, #0
 801b000:	f7ff fd40 	bl	801aa84 <_Balloc>
 801b004:	4602      	mov	r2, r0
 801b006:	b918      	cbnz	r0, 801b010 <__mdiff+0x60>
 801b008:	4b31      	ldr	r3, [pc, #196]	@ (801b0d0 <__mdiff+0x120>)
 801b00a:	f240 2145 	movw	r1, #581	@ 0x245
 801b00e:	e7e3      	b.n	801afd8 <__mdiff+0x28>
 801b010:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b014:	6926      	ldr	r6, [r4, #16]
 801b016:	60c5      	str	r5, [r0, #12]
 801b018:	f109 0310 	add.w	r3, r9, #16
 801b01c:	f109 0514 	add.w	r5, r9, #20
 801b020:	f104 0e14 	add.w	lr, r4, #20
 801b024:	f100 0b14 	add.w	fp, r0, #20
 801b028:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801b02c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801b030:	9301      	str	r3, [sp, #4]
 801b032:	46d9      	mov	r9, fp
 801b034:	f04f 0c00 	mov.w	ip, #0
 801b038:	9b01      	ldr	r3, [sp, #4]
 801b03a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801b03e:	f853 af04 	ldr.w	sl, [r3, #4]!
 801b042:	9301      	str	r3, [sp, #4]
 801b044:	fa1f f38a 	uxth.w	r3, sl
 801b048:	4619      	mov	r1, r3
 801b04a:	b283      	uxth	r3, r0
 801b04c:	1acb      	subs	r3, r1, r3
 801b04e:	0c00      	lsrs	r0, r0, #16
 801b050:	4463      	add	r3, ip
 801b052:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801b056:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801b05a:	b29b      	uxth	r3, r3
 801b05c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b060:	4576      	cmp	r6, lr
 801b062:	f849 3b04 	str.w	r3, [r9], #4
 801b066:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b06a:	d8e5      	bhi.n	801b038 <__mdiff+0x88>
 801b06c:	1b33      	subs	r3, r6, r4
 801b06e:	3b15      	subs	r3, #21
 801b070:	f023 0303 	bic.w	r3, r3, #3
 801b074:	3415      	adds	r4, #21
 801b076:	3304      	adds	r3, #4
 801b078:	42a6      	cmp	r6, r4
 801b07a:	bf38      	it	cc
 801b07c:	2304      	movcc	r3, #4
 801b07e:	441d      	add	r5, r3
 801b080:	445b      	add	r3, fp
 801b082:	461e      	mov	r6, r3
 801b084:	462c      	mov	r4, r5
 801b086:	4544      	cmp	r4, r8
 801b088:	d30e      	bcc.n	801b0a8 <__mdiff+0xf8>
 801b08a:	f108 0103 	add.w	r1, r8, #3
 801b08e:	1b49      	subs	r1, r1, r5
 801b090:	f021 0103 	bic.w	r1, r1, #3
 801b094:	3d03      	subs	r5, #3
 801b096:	45a8      	cmp	r8, r5
 801b098:	bf38      	it	cc
 801b09a:	2100      	movcc	r1, #0
 801b09c:	440b      	add	r3, r1
 801b09e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b0a2:	b191      	cbz	r1, 801b0ca <__mdiff+0x11a>
 801b0a4:	6117      	str	r7, [r2, #16]
 801b0a6:	e79d      	b.n	801afe4 <__mdiff+0x34>
 801b0a8:	f854 1b04 	ldr.w	r1, [r4], #4
 801b0ac:	46e6      	mov	lr, ip
 801b0ae:	0c08      	lsrs	r0, r1, #16
 801b0b0:	fa1c fc81 	uxtah	ip, ip, r1
 801b0b4:	4471      	add	r1, lr
 801b0b6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801b0ba:	b289      	uxth	r1, r1
 801b0bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801b0c0:	f846 1b04 	str.w	r1, [r6], #4
 801b0c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b0c8:	e7dd      	b.n	801b086 <__mdiff+0xd6>
 801b0ca:	3f01      	subs	r7, #1
 801b0cc:	e7e7      	b.n	801b09e <__mdiff+0xee>
 801b0ce:	bf00      	nop
 801b0d0:	0801d2a6 	.word	0x0801d2a6
 801b0d4:	0801d2b7 	.word	0x0801d2b7

0801b0d8 <__d2b>:
 801b0d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b0dc:	460f      	mov	r7, r1
 801b0de:	2101      	movs	r1, #1
 801b0e0:	ec59 8b10 	vmov	r8, r9, d0
 801b0e4:	4616      	mov	r6, r2
 801b0e6:	f7ff fccd 	bl	801aa84 <_Balloc>
 801b0ea:	4604      	mov	r4, r0
 801b0ec:	b930      	cbnz	r0, 801b0fc <__d2b+0x24>
 801b0ee:	4602      	mov	r2, r0
 801b0f0:	4b23      	ldr	r3, [pc, #140]	@ (801b180 <__d2b+0xa8>)
 801b0f2:	4824      	ldr	r0, [pc, #144]	@ (801b184 <__d2b+0xac>)
 801b0f4:	f240 310f 	movw	r1, #783	@ 0x30f
 801b0f8:	f000 ffae 	bl	801c058 <__assert_func>
 801b0fc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b100:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b104:	b10d      	cbz	r5, 801b10a <__d2b+0x32>
 801b106:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b10a:	9301      	str	r3, [sp, #4]
 801b10c:	f1b8 0300 	subs.w	r3, r8, #0
 801b110:	d023      	beq.n	801b15a <__d2b+0x82>
 801b112:	4668      	mov	r0, sp
 801b114:	9300      	str	r3, [sp, #0]
 801b116:	f7ff fd7c 	bl	801ac12 <__lo0bits>
 801b11a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b11e:	b1d0      	cbz	r0, 801b156 <__d2b+0x7e>
 801b120:	f1c0 0320 	rsb	r3, r0, #32
 801b124:	fa02 f303 	lsl.w	r3, r2, r3
 801b128:	430b      	orrs	r3, r1
 801b12a:	40c2      	lsrs	r2, r0
 801b12c:	6163      	str	r3, [r4, #20]
 801b12e:	9201      	str	r2, [sp, #4]
 801b130:	9b01      	ldr	r3, [sp, #4]
 801b132:	61a3      	str	r3, [r4, #24]
 801b134:	2b00      	cmp	r3, #0
 801b136:	bf0c      	ite	eq
 801b138:	2201      	moveq	r2, #1
 801b13a:	2202      	movne	r2, #2
 801b13c:	6122      	str	r2, [r4, #16]
 801b13e:	b1a5      	cbz	r5, 801b16a <__d2b+0x92>
 801b140:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b144:	4405      	add	r5, r0
 801b146:	603d      	str	r5, [r7, #0]
 801b148:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b14c:	6030      	str	r0, [r6, #0]
 801b14e:	4620      	mov	r0, r4
 801b150:	b003      	add	sp, #12
 801b152:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b156:	6161      	str	r1, [r4, #20]
 801b158:	e7ea      	b.n	801b130 <__d2b+0x58>
 801b15a:	a801      	add	r0, sp, #4
 801b15c:	f7ff fd59 	bl	801ac12 <__lo0bits>
 801b160:	9b01      	ldr	r3, [sp, #4]
 801b162:	6163      	str	r3, [r4, #20]
 801b164:	3020      	adds	r0, #32
 801b166:	2201      	movs	r2, #1
 801b168:	e7e8      	b.n	801b13c <__d2b+0x64>
 801b16a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b16e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b172:	6038      	str	r0, [r7, #0]
 801b174:	6918      	ldr	r0, [r3, #16]
 801b176:	f7ff fd2d 	bl	801abd4 <__hi0bits>
 801b17a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b17e:	e7e5      	b.n	801b14c <__d2b+0x74>
 801b180:	0801d2a6 	.word	0x0801d2a6
 801b184:	0801d2b7 	.word	0x0801d2b7

0801b188 <__ssputs_r>:
 801b188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b18c:	688e      	ldr	r6, [r1, #8]
 801b18e:	461f      	mov	r7, r3
 801b190:	42be      	cmp	r6, r7
 801b192:	680b      	ldr	r3, [r1, #0]
 801b194:	4682      	mov	sl, r0
 801b196:	460c      	mov	r4, r1
 801b198:	4690      	mov	r8, r2
 801b19a:	d82d      	bhi.n	801b1f8 <__ssputs_r+0x70>
 801b19c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b1a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b1a4:	d026      	beq.n	801b1f4 <__ssputs_r+0x6c>
 801b1a6:	6965      	ldr	r5, [r4, #20]
 801b1a8:	6909      	ldr	r1, [r1, #16]
 801b1aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b1ae:	eba3 0901 	sub.w	r9, r3, r1
 801b1b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b1b6:	1c7b      	adds	r3, r7, #1
 801b1b8:	444b      	add	r3, r9
 801b1ba:	106d      	asrs	r5, r5, #1
 801b1bc:	429d      	cmp	r5, r3
 801b1be:	bf38      	it	cc
 801b1c0:	461d      	movcc	r5, r3
 801b1c2:	0553      	lsls	r3, r2, #21
 801b1c4:	d527      	bpl.n	801b216 <__ssputs_r+0x8e>
 801b1c6:	4629      	mov	r1, r5
 801b1c8:	f7ff fbd0 	bl	801a96c <_malloc_r>
 801b1cc:	4606      	mov	r6, r0
 801b1ce:	b360      	cbz	r0, 801b22a <__ssputs_r+0xa2>
 801b1d0:	6921      	ldr	r1, [r4, #16]
 801b1d2:	464a      	mov	r2, r9
 801b1d4:	f7fe fd69 	bl	8019caa <memcpy>
 801b1d8:	89a3      	ldrh	r3, [r4, #12]
 801b1da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b1de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b1e2:	81a3      	strh	r3, [r4, #12]
 801b1e4:	6126      	str	r6, [r4, #16]
 801b1e6:	6165      	str	r5, [r4, #20]
 801b1e8:	444e      	add	r6, r9
 801b1ea:	eba5 0509 	sub.w	r5, r5, r9
 801b1ee:	6026      	str	r6, [r4, #0]
 801b1f0:	60a5      	str	r5, [r4, #8]
 801b1f2:	463e      	mov	r6, r7
 801b1f4:	42be      	cmp	r6, r7
 801b1f6:	d900      	bls.n	801b1fa <__ssputs_r+0x72>
 801b1f8:	463e      	mov	r6, r7
 801b1fa:	6820      	ldr	r0, [r4, #0]
 801b1fc:	4632      	mov	r2, r6
 801b1fe:	4641      	mov	r1, r8
 801b200:	f7fe fc3c 	bl	8019a7c <memmove>
 801b204:	68a3      	ldr	r3, [r4, #8]
 801b206:	1b9b      	subs	r3, r3, r6
 801b208:	60a3      	str	r3, [r4, #8]
 801b20a:	6823      	ldr	r3, [r4, #0]
 801b20c:	4433      	add	r3, r6
 801b20e:	6023      	str	r3, [r4, #0]
 801b210:	2000      	movs	r0, #0
 801b212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b216:	462a      	mov	r2, r5
 801b218:	f000 ff62 	bl	801c0e0 <_realloc_r>
 801b21c:	4606      	mov	r6, r0
 801b21e:	2800      	cmp	r0, #0
 801b220:	d1e0      	bne.n	801b1e4 <__ssputs_r+0x5c>
 801b222:	6921      	ldr	r1, [r4, #16]
 801b224:	4650      	mov	r0, sl
 801b226:	f7ff fb2d 	bl	801a884 <_free_r>
 801b22a:	230c      	movs	r3, #12
 801b22c:	f8ca 3000 	str.w	r3, [sl]
 801b230:	89a3      	ldrh	r3, [r4, #12]
 801b232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b236:	81a3      	strh	r3, [r4, #12]
 801b238:	f04f 30ff 	mov.w	r0, #4294967295
 801b23c:	e7e9      	b.n	801b212 <__ssputs_r+0x8a>
	...

0801b240 <_svfiprintf_r>:
 801b240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b244:	4698      	mov	r8, r3
 801b246:	898b      	ldrh	r3, [r1, #12]
 801b248:	061b      	lsls	r3, r3, #24
 801b24a:	b09d      	sub	sp, #116	@ 0x74
 801b24c:	4607      	mov	r7, r0
 801b24e:	460d      	mov	r5, r1
 801b250:	4614      	mov	r4, r2
 801b252:	d510      	bpl.n	801b276 <_svfiprintf_r+0x36>
 801b254:	690b      	ldr	r3, [r1, #16]
 801b256:	b973      	cbnz	r3, 801b276 <_svfiprintf_r+0x36>
 801b258:	2140      	movs	r1, #64	@ 0x40
 801b25a:	f7ff fb87 	bl	801a96c <_malloc_r>
 801b25e:	6028      	str	r0, [r5, #0]
 801b260:	6128      	str	r0, [r5, #16]
 801b262:	b930      	cbnz	r0, 801b272 <_svfiprintf_r+0x32>
 801b264:	230c      	movs	r3, #12
 801b266:	603b      	str	r3, [r7, #0]
 801b268:	f04f 30ff 	mov.w	r0, #4294967295
 801b26c:	b01d      	add	sp, #116	@ 0x74
 801b26e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b272:	2340      	movs	r3, #64	@ 0x40
 801b274:	616b      	str	r3, [r5, #20]
 801b276:	2300      	movs	r3, #0
 801b278:	9309      	str	r3, [sp, #36]	@ 0x24
 801b27a:	2320      	movs	r3, #32
 801b27c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b280:	f8cd 800c 	str.w	r8, [sp, #12]
 801b284:	2330      	movs	r3, #48	@ 0x30
 801b286:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b424 <_svfiprintf_r+0x1e4>
 801b28a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b28e:	f04f 0901 	mov.w	r9, #1
 801b292:	4623      	mov	r3, r4
 801b294:	469a      	mov	sl, r3
 801b296:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b29a:	b10a      	cbz	r2, 801b2a0 <_svfiprintf_r+0x60>
 801b29c:	2a25      	cmp	r2, #37	@ 0x25
 801b29e:	d1f9      	bne.n	801b294 <_svfiprintf_r+0x54>
 801b2a0:	ebba 0b04 	subs.w	fp, sl, r4
 801b2a4:	d00b      	beq.n	801b2be <_svfiprintf_r+0x7e>
 801b2a6:	465b      	mov	r3, fp
 801b2a8:	4622      	mov	r2, r4
 801b2aa:	4629      	mov	r1, r5
 801b2ac:	4638      	mov	r0, r7
 801b2ae:	f7ff ff6b 	bl	801b188 <__ssputs_r>
 801b2b2:	3001      	adds	r0, #1
 801b2b4:	f000 80a7 	beq.w	801b406 <_svfiprintf_r+0x1c6>
 801b2b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b2ba:	445a      	add	r2, fp
 801b2bc:	9209      	str	r2, [sp, #36]	@ 0x24
 801b2be:	f89a 3000 	ldrb.w	r3, [sl]
 801b2c2:	2b00      	cmp	r3, #0
 801b2c4:	f000 809f 	beq.w	801b406 <_svfiprintf_r+0x1c6>
 801b2c8:	2300      	movs	r3, #0
 801b2ca:	f04f 32ff 	mov.w	r2, #4294967295
 801b2ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b2d2:	f10a 0a01 	add.w	sl, sl, #1
 801b2d6:	9304      	str	r3, [sp, #16]
 801b2d8:	9307      	str	r3, [sp, #28]
 801b2da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b2de:	931a      	str	r3, [sp, #104]	@ 0x68
 801b2e0:	4654      	mov	r4, sl
 801b2e2:	2205      	movs	r2, #5
 801b2e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b2e8:	484e      	ldr	r0, [pc, #312]	@ (801b424 <_svfiprintf_r+0x1e4>)
 801b2ea:	f7e5 f811 	bl	8000310 <memchr>
 801b2ee:	9a04      	ldr	r2, [sp, #16]
 801b2f0:	b9d8      	cbnz	r0, 801b32a <_svfiprintf_r+0xea>
 801b2f2:	06d0      	lsls	r0, r2, #27
 801b2f4:	bf44      	itt	mi
 801b2f6:	2320      	movmi	r3, #32
 801b2f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b2fc:	0711      	lsls	r1, r2, #28
 801b2fe:	bf44      	itt	mi
 801b300:	232b      	movmi	r3, #43	@ 0x2b
 801b302:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b306:	f89a 3000 	ldrb.w	r3, [sl]
 801b30a:	2b2a      	cmp	r3, #42	@ 0x2a
 801b30c:	d015      	beq.n	801b33a <_svfiprintf_r+0xfa>
 801b30e:	9a07      	ldr	r2, [sp, #28]
 801b310:	4654      	mov	r4, sl
 801b312:	2000      	movs	r0, #0
 801b314:	f04f 0c0a 	mov.w	ip, #10
 801b318:	4621      	mov	r1, r4
 801b31a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b31e:	3b30      	subs	r3, #48	@ 0x30
 801b320:	2b09      	cmp	r3, #9
 801b322:	d94b      	bls.n	801b3bc <_svfiprintf_r+0x17c>
 801b324:	b1b0      	cbz	r0, 801b354 <_svfiprintf_r+0x114>
 801b326:	9207      	str	r2, [sp, #28]
 801b328:	e014      	b.n	801b354 <_svfiprintf_r+0x114>
 801b32a:	eba0 0308 	sub.w	r3, r0, r8
 801b32e:	fa09 f303 	lsl.w	r3, r9, r3
 801b332:	4313      	orrs	r3, r2
 801b334:	9304      	str	r3, [sp, #16]
 801b336:	46a2      	mov	sl, r4
 801b338:	e7d2      	b.n	801b2e0 <_svfiprintf_r+0xa0>
 801b33a:	9b03      	ldr	r3, [sp, #12]
 801b33c:	1d19      	adds	r1, r3, #4
 801b33e:	681b      	ldr	r3, [r3, #0]
 801b340:	9103      	str	r1, [sp, #12]
 801b342:	2b00      	cmp	r3, #0
 801b344:	bfbb      	ittet	lt
 801b346:	425b      	neglt	r3, r3
 801b348:	f042 0202 	orrlt.w	r2, r2, #2
 801b34c:	9307      	strge	r3, [sp, #28]
 801b34e:	9307      	strlt	r3, [sp, #28]
 801b350:	bfb8      	it	lt
 801b352:	9204      	strlt	r2, [sp, #16]
 801b354:	7823      	ldrb	r3, [r4, #0]
 801b356:	2b2e      	cmp	r3, #46	@ 0x2e
 801b358:	d10a      	bne.n	801b370 <_svfiprintf_r+0x130>
 801b35a:	7863      	ldrb	r3, [r4, #1]
 801b35c:	2b2a      	cmp	r3, #42	@ 0x2a
 801b35e:	d132      	bne.n	801b3c6 <_svfiprintf_r+0x186>
 801b360:	9b03      	ldr	r3, [sp, #12]
 801b362:	1d1a      	adds	r2, r3, #4
 801b364:	681b      	ldr	r3, [r3, #0]
 801b366:	9203      	str	r2, [sp, #12]
 801b368:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b36c:	3402      	adds	r4, #2
 801b36e:	9305      	str	r3, [sp, #20]
 801b370:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b434 <_svfiprintf_r+0x1f4>
 801b374:	7821      	ldrb	r1, [r4, #0]
 801b376:	2203      	movs	r2, #3
 801b378:	4650      	mov	r0, sl
 801b37a:	f7e4 ffc9 	bl	8000310 <memchr>
 801b37e:	b138      	cbz	r0, 801b390 <_svfiprintf_r+0x150>
 801b380:	9b04      	ldr	r3, [sp, #16]
 801b382:	eba0 000a 	sub.w	r0, r0, sl
 801b386:	2240      	movs	r2, #64	@ 0x40
 801b388:	4082      	lsls	r2, r0
 801b38a:	4313      	orrs	r3, r2
 801b38c:	3401      	adds	r4, #1
 801b38e:	9304      	str	r3, [sp, #16]
 801b390:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b394:	4824      	ldr	r0, [pc, #144]	@ (801b428 <_svfiprintf_r+0x1e8>)
 801b396:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b39a:	2206      	movs	r2, #6
 801b39c:	f7e4 ffb8 	bl	8000310 <memchr>
 801b3a0:	2800      	cmp	r0, #0
 801b3a2:	d036      	beq.n	801b412 <_svfiprintf_r+0x1d2>
 801b3a4:	4b21      	ldr	r3, [pc, #132]	@ (801b42c <_svfiprintf_r+0x1ec>)
 801b3a6:	bb1b      	cbnz	r3, 801b3f0 <_svfiprintf_r+0x1b0>
 801b3a8:	9b03      	ldr	r3, [sp, #12]
 801b3aa:	3307      	adds	r3, #7
 801b3ac:	f023 0307 	bic.w	r3, r3, #7
 801b3b0:	3308      	adds	r3, #8
 801b3b2:	9303      	str	r3, [sp, #12]
 801b3b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b3b6:	4433      	add	r3, r6
 801b3b8:	9309      	str	r3, [sp, #36]	@ 0x24
 801b3ba:	e76a      	b.n	801b292 <_svfiprintf_r+0x52>
 801b3bc:	fb0c 3202 	mla	r2, ip, r2, r3
 801b3c0:	460c      	mov	r4, r1
 801b3c2:	2001      	movs	r0, #1
 801b3c4:	e7a8      	b.n	801b318 <_svfiprintf_r+0xd8>
 801b3c6:	2300      	movs	r3, #0
 801b3c8:	3401      	adds	r4, #1
 801b3ca:	9305      	str	r3, [sp, #20]
 801b3cc:	4619      	mov	r1, r3
 801b3ce:	f04f 0c0a 	mov.w	ip, #10
 801b3d2:	4620      	mov	r0, r4
 801b3d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b3d8:	3a30      	subs	r2, #48	@ 0x30
 801b3da:	2a09      	cmp	r2, #9
 801b3dc:	d903      	bls.n	801b3e6 <_svfiprintf_r+0x1a6>
 801b3de:	2b00      	cmp	r3, #0
 801b3e0:	d0c6      	beq.n	801b370 <_svfiprintf_r+0x130>
 801b3e2:	9105      	str	r1, [sp, #20]
 801b3e4:	e7c4      	b.n	801b370 <_svfiprintf_r+0x130>
 801b3e6:	fb0c 2101 	mla	r1, ip, r1, r2
 801b3ea:	4604      	mov	r4, r0
 801b3ec:	2301      	movs	r3, #1
 801b3ee:	e7f0      	b.n	801b3d2 <_svfiprintf_r+0x192>
 801b3f0:	ab03      	add	r3, sp, #12
 801b3f2:	9300      	str	r3, [sp, #0]
 801b3f4:	462a      	mov	r2, r5
 801b3f6:	4b0e      	ldr	r3, [pc, #56]	@ (801b430 <_svfiprintf_r+0x1f0>)
 801b3f8:	a904      	add	r1, sp, #16
 801b3fa:	4638      	mov	r0, r7
 801b3fc:	f7fd fd0c 	bl	8018e18 <_printf_float>
 801b400:	1c42      	adds	r2, r0, #1
 801b402:	4606      	mov	r6, r0
 801b404:	d1d6      	bne.n	801b3b4 <_svfiprintf_r+0x174>
 801b406:	89ab      	ldrh	r3, [r5, #12]
 801b408:	065b      	lsls	r3, r3, #25
 801b40a:	f53f af2d 	bmi.w	801b268 <_svfiprintf_r+0x28>
 801b40e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b410:	e72c      	b.n	801b26c <_svfiprintf_r+0x2c>
 801b412:	ab03      	add	r3, sp, #12
 801b414:	9300      	str	r3, [sp, #0]
 801b416:	462a      	mov	r2, r5
 801b418:	4b05      	ldr	r3, [pc, #20]	@ (801b430 <_svfiprintf_r+0x1f0>)
 801b41a:	a904      	add	r1, sp, #16
 801b41c:	4638      	mov	r0, r7
 801b41e:	f7fd ff83 	bl	8019328 <_printf_i>
 801b422:	e7ed      	b.n	801b400 <_svfiprintf_r+0x1c0>
 801b424:	0801d410 	.word	0x0801d410
 801b428:	0801d41a 	.word	0x0801d41a
 801b42c:	08018e19 	.word	0x08018e19
 801b430:	0801b189 	.word	0x0801b189
 801b434:	0801d416 	.word	0x0801d416

0801b438 <_sungetc_r>:
 801b438:	b538      	push	{r3, r4, r5, lr}
 801b43a:	1c4b      	adds	r3, r1, #1
 801b43c:	4614      	mov	r4, r2
 801b43e:	d103      	bne.n	801b448 <_sungetc_r+0x10>
 801b440:	f04f 35ff 	mov.w	r5, #4294967295
 801b444:	4628      	mov	r0, r5
 801b446:	bd38      	pop	{r3, r4, r5, pc}
 801b448:	8993      	ldrh	r3, [r2, #12]
 801b44a:	f023 0320 	bic.w	r3, r3, #32
 801b44e:	8193      	strh	r3, [r2, #12]
 801b450:	6853      	ldr	r3, [r2, #4]
 801b452:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801b454:	b2cd      	uxtb	r5, r1
 801b456:	b18a      	cbz	r2, 801b47c <_sungetc_r+0x44>
 801b458:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 801b45a:	429a      	cmp	r2, r3
 801b45c:	dd08      	ble.n	801b470 <_sungetc_r+0x38>
 801b45e:	6823      	ldr	r3, [r4, #0]
 801b460:	1e5a      	subs	r2, r3, #1
 801b462:	6022      	str	r2, [r4, #0]
 801b464:	f803 5c01 	strb.w	r5, [r3, #-1]
 801b468:	6863      	ldr	r3, [r4, #4]
 801b46a:	3301      	adds	r3, #1
 801b46c:	6063      	str	r3, [r4, #4]
 801b46e:	e7e9      	b.n	801b444 <_sungetc_r+0xc>
 801b470:	4621      	mov	r1, r4
 801b472:	f000 fd84 	bl	801bf7e <__submore>
 801b476:	2800      	cmp	r0, #0
 801b478:	d0f1      	beq.n	801b45e <_sungetc_r+0x26>
 801b47a:	e7e1      	b.n	801b440 <_sungetc_r+0x8>
 801b47c:	6921      	ldr	r1, [r4, #16]
 801b47e:	6822      	ldr	r2, [r4, #0]
 801b480:	b141      	cbz	r1, 801b494 <_sungetc_r+0x5c>
 801b482:	4291      	cmp	r1, r2
 801b484:	d206      	bcs.n	801b494 <_sungetc_r+0x5c>
 801b486:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 801b48a:	42a9      	cmp	r1, r5
 801b48c:	d102      	bne.n	801b494 <_sungetc_r+0x5c>
 801b48e:	3a01      	subs	r2, #1
 801b490:	6022      	str	r2, [r4, #0]
 801b492:	e7ea      	b.n	801b46a <_sungetc_r+0x32>
 801b494:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 801b498:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b49c:	6363      	str	r3, [r4, #52]	@ 0x34
 801b49e:	2303      	movs	r3, #3
 801b4a0:	63a3      	str	r3, [r4, #56]	@ 0x38
 801b4a2:	4623      	mov	r3, r4
 801b4a4:	f803 5f46 	strb.w	r5, [r3, #70]!
 801b4a8:	6023      	str	r3, [r4, #0]
 801b4aa:	2301      	movs	r3, #1
 801b4ac:	e7de      	b.n	801b46c <_sungetc_r+0x34>

0801b4ae <__ssrefill_r>:
 801b4ae:	b510      	push	{r4, lr}
 801b4b0:	460c      	mov	r4, r1
 801b4b2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801b4b4:	b169      	cbz	r1, 801b4d2 <__ssrefill_r+0x24>
 801b4b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b4ba:	4299      	cmp	r1, r3
 801b4bc:	d001      	beq.n	801b4c2 <__ssrefill_r+0x14>
 801b4be:	f7ff f9e1 	bl	801a884 <_free_r>
 801b4c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b4c4:	6063      	str	r3, [r4, #4]
 801b4c6:	2000      	movs	r0, #0
 801b4c8:	6360      	str	r0, [r4, #52]	@ 0x34
 801b4ca:	b113      	cbz	r3, 801b4d2 <__ssrefill_r+0x24>
 801b4cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801b4ce:	6023      	str	r3, [r4, #0]
 801b4d0:	bd10      	pop	{r4, pc}
 801b4d2:	6923      	ldr	r3, [r4, #16]
 801b4d4:	6023      	str	r3, [r4, #0]
 801b4d6:	2300      	movs	r3, #0
 801b4d8:	6063      	str	r3, [r4, #4]
 801b4da:	89a3      	ldrh	r3, [r4, #12]
 801b4dc:	f043 0320 	orr.w	r3, r3, #32
 801b4e0:	81a3      	strh	r3, [r4, #12]
 801b4e2:	f04f 30ff 	mov.w	r0, #4294967295
 801b4e6:	e7f3      	b.n	801b4d0 <__ssrefill_r+0x22>

0801b4e8 <__ssvfiscanf_r>:
 801b4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b4ec:	460c      	mov	r4, r1
 801b4ee:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 801b4f2:	2100      	movs	r1, #0
 801b4f4:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801b4f8:	49a5      	ldr	r1, [pc, #660]	@ (801b790 <__ssvfiscanf_r+0x2a8>)
 801b4fa:	91a0      	str	r1, [sp, #640]	@ 0x280
 801b4fc:	f10d 0804 	add.w	r8, sp, #4
 801b500:	49a4      	ldr	r1, [pc, #656]	@ (801b794 <__ssvfiscanf_r+0x2ac>)
 801b502:	4fa5      	ldr	r7, [pc, #660]	@ (801b798 <__ssvfiscanf_r+0x2b0>)
 801b504:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801b508:	4606      	mov	r6, r0
 801b50a:	91a1      	str	r1, [sp, #644]	@ 0x284
 801b50c:	9300      	str	r3, [sp, #0]
 801b50e:	7813      	ldrb	r3, [r2, #0]
 801b510:	2b00      	cmp	r3, #0
 801b512:	f000 8158 	beq.w	801b7c6 <__ssvfiscanf_r+0x2de>
 801b516:	5cf9      	ldrb	r1, [r7, r3]
 801b518:	f011 0108 	ands.w	r1, r1, #8
 801b51c:	f102 0501 	add.w	r5, r2, #1
 801b520:	d019      	beq.n	801b556 <__ssvfiscanf_r+0x6e>
 801b522:	6863      	ldr	r3, [r4, #4]
 801b524:	2b00      	cmp	r3, #0
 801b526:	dd0f      	ble.n	801b548 <__ssvfiscanf_r+0x60>
 801b528:	6823      	ldr	r3, [r4, #0]
 801b52a:	781a      	ldrb	r2, [r3, #0]
 801b52c:	5cba      	ldrb	r2, [r7, r2]
 801b52e:	0712      	lsls	r2, r2, #28
 801b530:	d401      	bmi.n	801b536 <__ssvfiscanf_r+0x4e>
 801b532:	462a      	mov	r2, r5
 801b534:	e7eb      	b.n	801b50e <__ssvfiscanf_r+0x26>
 801b536:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801b538:	3201      	adds	r2, #1
 801b53a:	9245      	str	r2, [sp, #276]	@ 0x114
 801b53c:	6862      	ldr	r2, [r4, #4]
 801b53e:	3301      	adds	r3, #1
 801b540:	3a01      	subs	r2, #1
 801b542:	6062      	str	r2, [r4, #4]
 801b544:	6023      	str	r3, [r4, #0]
 801b546:	e7ec      	b.n	801b522 <__ssvfiscanf_r+0x3a>
 801b548:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801b54a:	4621      	mov	r1, r4
 801b54c:	4630      	mov	r0, r6
 801b54e:	4798      	blx	r3
 801b550:	2800      	cmp	r0, #0
 801b552:	d0e9      	beq.n	801b528 <__ssvfiscanf_r+0x40>
 801b554:	e7ed      	b.n	801b532 <__ssvfiscanf_r+0x4a>
 801b556:	2b25      	cmp	r3, #37	@ 0x25
 801b558:	d012      	beq.n	801b580 <__ssvfiscanf_r+0x98>
 801b55a:	4699      	mov	r9, r3
 801b55c:	6863      	ldr	r3, [r4, #4]
 801b55e:	2b00      	cmp	r3, #0
 801b560:	f340 8093 	ble.w	801b68a <__ssvfiscanf_r+0x1a2>
 801b564:	6822      	ldr	r2, [r4, #0]
 801b566:	7813      	ldrb	r3, [r2, #0]
 801b568:	454b      	cmp	r3, r9
 801b56a:	f040 812c 	bne.w	801b7c6 <__ssvfiscanf_r+0x2de>
 801b56e:	6863      	ldr	r3, [r4, #4]
 801b570:	3b01      	subs	r3, #1
 801b572:	6063      	str	r3, [r4, #4]
 801b574:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801b576:	3201      	adds	r2, #1
 801b578:	3301      	adds	r3, #1
 801b57a:	6022      	str	r2, [r4, #0]
 801b57c:	9345      	str	r3, [sp, #276]	@ 0x114
 801b57e:	e7d8      	b.n	801b532 <__ssvfiscanf_r+0x4a>
 801b580:	9141      	str	r1, [sp, #260]	@ 0x104
 801b582:	9143      	str	r1, [sp, #268]	@ 0x10c
 801b584:	7853      	ldrb	r3, [r2, #1]
 801b586:	2b2a      	cmp	r3, #42	@ 0x2a
 801b588:	bf02      	ittt	eq
 801b58a:	2310      	moveq	r3, #16
 801b58c:	1c95      	addeq	r5, r2, #2
 801b58e:	9341      	streq	r3, [sp, #260]	@ 0x104
 801b590:	220a      	movs	r2, #10
 801b592:	46a9      	mov	r9, r5
 801b594:	f819 1b01 	ldrb.w	r1, [r9], #1
 801b598:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801b59c:	2b09      	cmp	r3, #9
 801b59e:	d91e      	bls.n	801b5de <__ssvfiscanf_r+0xf6>
 801b5a0:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 801b79c <__ssvfiscanf_r+0x2b4>
 801b5a4:	2203      	movs	r2, #3
 801b5a6:	4650      	mov	r0, sl
 801b5a8:	f7e4 feb2 	bl	8000310 <memchr>
 801b5ac:	b138      	cbz	r0, 801b5be <__ssvfiscanf_r+0xd6>
 801b5ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801b5b0:	eba0 000a 	sub.w	r0, r0, sl
 801b5b4:	2301      	movs	r3, #1
 801b5b6:	4083      	lsls	r3, r0
 801b5b8:	4313      	orrs	r3, r2
 801b5ba:	9341      	str	r3, [sp, #260]	@ 0x104
 801b5bc:	464d      	mov	r5, r9
 801b5be:	f815 3b01 	ldrb.w	r3, [r5], #1
 801b5c2:	2b78      	cmp	r3, #120	@ 0x78
 801b5c4:	d806      	bhi.n	801b5d4 <__ssvfiscanf_r+0xec>
 801b5c6:	2b57      	cmp	r3, #87	@ 0x57
 801b5c8:	d810      	bhi.n	801b5ec <__ssvfiscanf_r+0x104>
 801b5ca:	2b25      	cmp	r3, #37	@ 0x25
 801b5cc:	d0c5      	beq.n	801b55a <__ssvfiscanf_r+0x72>
 801b5ce:	d857      	bhi.n	801b680 <__ssvfiscanf_r+0x198>
 801b5d0:	2b00      	cmp	r3, #0
 801b5d2:	d065      	beq.n	801b6a0 <__ssvfiscanf_r+0x1b8>
 801b5d4:	2303      	movs	r3, #3
 801b5d6:	9347      	str	r3, [sp, #284]	@ 0x11c
 801b5d8:	230a      	movs	r3, #10
 801b5da:	9342      	str	r3, [sp, #264]	@ 0x108
 801b5dc:	e078      	b.n	801b6d0 <__ssvfiscanf_r+0x1e8>
 801b5de:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801b5e0:	fb02 1103 	mla	r1, r2, r3, r1
 801b5e4:	3930      	subs	r1, #48	@ 0x30
 801b5e6:	9143      	str	r1, [sp, #268]	@ 0x10c
 801b5e8:	464d      	mov	r5, r9
 801b5ea:	e7d2      	b.n	801b592 <__ssvfiscanf_r+0xaa>
 801b5ec:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801b5f0:	2a20      	cmp	r2, #32
 801b5f2:	d8ef      	bhi.n	801b5d4 <__ssvfiscanf_r+0xec>
 801b5f4:	a101      	add	r1, pc, #4	@ (adr r1, 801b5fc <__ssvfiscanf_r+0x114>)
 801b5f6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801b5fa:	bf00      	nop
 801b5fc:	0801b6af 	.word	0x0801b6af
 801b600:	0801b5d5 	.word	0x0801b5d5
 801b604:	0801b5d5 	.word	0x0801b5d5
 801b608:	0801b709 	.word	0x0801b709
 801b60c:	0801b5d5 	.word	0x0801b5d5
 801b610:	0801b5d5 	.word	0x0801b5d5
 801b614:	0801b5d5 	.word	0x0801b5d5
 801b618:	0801b5d5 	.word	0x0801b5d5
 801b61c:	0801b5d5 	.word	0x0801b5d5
 801b620:	0801b5d5 	.word	0x0801b5d5
 801b624:	0801b5d5 	.word	0x0801b5d5
 801b628:	0801b71f 	.word	0x0801b71f
 801b62c:	0801b705 	.word	0x0801b705
 801b630:	0801b687 	.word	0x0801b687
 801b634:	0801b687 	.word	0x0801b687
 801b638:	0801b687 	.word	0x0801b687
 801b63c:	0801b5d5 	.word	0x0801b5d5
 801b640:	0801b6c1 	.word	0x0801b6c1
 801b644:	0801b5d5 	.word	0x0801b5d5
 801b648:	0801b5d5 	.word	0x0801b5d5
 801b64c:	0801b5d5 	.word	0x0801b5d5
 801b650:	0801b5d5 	.word	0x0801b5d5
 801b654:	0801b72f 	.word	0x0801b72f
 801b658:	0801b6c9 	.word	0x0801b6c9
 801b65c:	0801b6a7 	.word	0x0801b6a7
 801b660:	0801b5d5 	.word	0x0801b5d5
 801b664:	0801b5d5 	.word	0x0801b5d5
 801b668:	0801b72b 	.word	0x0801b72b
 801b66c:	0801b5d5 	.word	0x0801b5d5
 801b670:	0801b705 	.word	0x0801b705
 801b674:	0801b5d5 	.word	0x0801b5d5
 801b678:	0801b5d5 	.word	0x0801b5d5
 801b67c:	0801b6af 	.word	0x0801b6af
 801b680:	3b45      	subs	r3, #69	@ 0x45
 801b682:	2b02      	cmp	r3, #2
 801b684:	d8a6      	bhi.n	801b5d4 <__ssvfiscanf_r+0xec>
 801b686:	2305      	movs	r3, #5
 801b688:	e021      	b.n	801b6ce <__ssvfiscanf_r+0x1e6>
 801b68a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801b68c:	4621      	mov	r1, r4
 801b68e:	4630      	mov	r0, r6
 801b690:	4798      	blx	r3
 801b692:	2800      	cmp	r0, #0
 801b694:	f43f af66 	beq.w	801b564 <__ssvfiscanf_r+0x7c>
 801b698:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801b69a:	2800      	cmp	r0, #0
 801b69c:	f040 808b 	bne.w	801b7b6 <__ssvfiscanf_r+0x2ce>
 801b6a0:	f04f 30ff 	mov.w	r0, #4294967295
 801b6a4:	e08b      	b.n	801b7be <__ssvfiscanf_r+0x2d6>
 801b6a6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801b6a8:	f042 0220 	orr.w	r2, r2, #32
 801b6ac:	9241      	str	r2, [sp, #260]	@ 0x104
 801b6ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801b6b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801b6b4:	9241      	str	r2, [sp, #260]	@ 0x104
 801b6b6:	2210      	movs	r2, #16
 801b6b8:	2b6e      	cmp	r3, #110	@ 0x6e
 801b6ba:	9242      	str	r2, [sp, #264]	@ 0x108
 801b6bc:	d902      	bls.n	801b6c4 <__ssvfiscanf_r+0x1dc>
 801b6be:	e005      	b.n	801b6cc <__ssvfiscanf_r+0x1e4>
 801b6c0:	2300      	movs	r3, #0
 801b6c2:	9342      	str	r3, [sp, #264]	@ 0x108
 801b6c4:	2303      	movs	r3, #3
 801b6c6:	e002      	b.n	801b6ce <__ssvfiscanf_r+0x1e6>
 801b6c8:	2308      	movs	r3, #8
 801b6ca:	9342      	str	r3, [sp, #264]	@ 0x108
 801b6cc:	2304      	movs	r3, #4
 801b6ce:	9347      	str	r3, [sp, #284]	@ 0x11c
 801b6d0:	6863      	ldr	r3, [r4, #4]
 801b6d2:	2b00      	cmp	r3, #0
 801b6d4:	dd39      	ble.n	801b74a <__ssvfiscanf_r+0x262>
 801b6d6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801b6d8:	0659      	lsls	r1, r3, #25
 801b6da:	d404      	bmi.n	801b6e6 <__ssvfiscanf_r+0x1fe>
 801b6dc:	6823      	ldr	r3, [r4, #0]
 801b6de:	781a      	ldrb	r2, [r3, #0]
 801b6e0:	5cba      	ldrb	r2, [r7, r2]
 801b6e2:	0712      	lsls	r2, r2, #28
 801b6e4:	d438      	bmi.n	801b758 <__ssvfiscanf_r+0x270>
 801b6e6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801b6e8:	2b02      	cmp	r3, #2
 801b6ea:	dc47      	bgt.n	801b77c <__ssvfiscanf_r+0x294>
 801b6ec:	466b      	mov	r3, sp
 801b6ee:	4622      	mov	r2, r4
 801b6f0:	a941      	add	r1, sp, #260	@ 0x104
 801b6f2:	4630      	mov	r0, r6
 801b6f4:	f000 f9ae 	bl	801ba54 <_scanf_chars>
 801b6f8:	2801      	cmp	r0, #1
 801b6fa:	d064      	beq.n	801b7c6 <__ssvfiscanf_r+0x2de>
 801b6fc:	2802      	cmp	r0, #2
 801b6fe:	f47f af18 	bne.w	801b532 <__ssvfiscanf_r+0x4a>
 801b702:	e7c9      	b.n	801b698 <__ssvfiscanf_r+0x1b0>
 801b704:	220a      	movs	r2, #10
 801b706:	e7d7      	b.n	801b6b8 <__ssvfiscanf_r+0x1d0>
 801b708:	4629      	mov	r1, r5
 801b70a:	4640      	mov	r0, r8
 801b70c:	f000 fbfe 	bl	801bf0c <__sccl>
 801b710:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801b712:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b716:	9341      	str	r3, [sp, #260]	@ 0x104
 801b718:	4605      	mov	r5, r0
 801b71a:	2301      	movs	r3, #1
 801b71c:	e7d7      	b.n	801b6ce <__ssvfiscanf_r+0x1e6>
 801b71e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801b720:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b724:	9341      	str	r3, [sp, #260]	@ 0x104
 801b726:	2300      	movs	r3, #0
 801b728:	e7d1      	b.n	801b6ce <__ssvfiscanf_r+0x1e6>
 801b72a:	2302      	movs	r3, #2
 801b72c:	e7cf      	b.n	801b6ce <__ssvfiscanf_r+0x1e6>
 801b72e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801b730:	06c3      	lsls	r3, r0, #27
 801b732:	f53f aefe 	bmi.w	801b532 <__ssvfiscanf_r+0x4a>
 801b736:	9b00      	ldr	r3, [sp, #0]
 801b738:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801b73a:	1d19      	adds	r1, r3, #4
 801b73c:	9100      	str	r1, [sp, #0]
 801b73e:	681b      	ldr	r3, [r3, #0]
 801b740:	07c0      	lsls	r0, r0, #31
 801b742:	bf4c      	ite	mi
 801b744:	801a      	strhmi	r2, [r3, #0]
 801b746:	601a      	strpl	r2, [r3, #0]
 801b748:	e6f3      	b.n	801b532 <__ssvfiscanf_r+0x4a>
 801b74a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801b74c:	4621      	mov	r1, r4
 801b74e:	4630      	mov	r0, r6
 801b750:	4798      	blx	r3
 801b752:	2800      	cmp	r0, #0
 801b754:	d0bf      	beq.n	801b6d6 <__ssvfiscanf_r+0x1ee>
 801b756:	e79f      	b.n	801b698 <__ssvfiscanf_r+0x1b0>
 801b758:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801b75a:	3201      	adds	r2, #1
 801b75c:	9245      	str	r2, [sp, #276]	@ 0x114
 801b75e:	6862      	ldr	r2, [r4, #4]
 801b760:	3a01      	subs	r2, #1
 801b762:	2a00      	cmp	r2, #0
 801b764:	6062      	str	r2, [r4, #4]
 801b766:	dd02      	ble.n	801b76e <__ssvfiscanf_r+0x286>
 801b768:	3301      	adds	r3, #1
 801b76a:	6023      	str	r3, [r4, #0]
 801b76c:	e7b6      	b.n	801b6dc <__ssvfiscanf_r+0x1f4>
 801b76e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801b770:	4621      	mov	r1, r4
 801b772:	4630      	mov	r0, r6
 801b774:	4798      	blx	r3
 801b776:	2800      	cmp	r0, #0
 801b778:	d0b0      	beq.n	801b6dc <__ssvfiscanf_r+0x1f4>
 801b77a:	e78d      	b.n	801b698 <__ssvfiscanf_r+0x1b0>
 801b77c:	2b04      	cmp	r3, #4
 801b77e:	dc0f      	bgt.n	801b7a0 <__ssvfiscanf_r+0x2b8>
 801b780:	466b      	mov	r3, sp
 801b782:	4622      	mov	r2, r4
 801b784:	a941      	add	r1, sp, #260	@ 0x104
 801b786:	4630      	mov	r0, r6
 801b788:	f000 f9be 	bl	801bb08 <_scanf_i>
 801b78c:	e7b4      	b.n	801b6f8 <__ssvfiscanf_r+0x210>
 801b78e:	bf00      	nop
 801b790:	0801b439 	.word	0x0801b439
 801b794:	0801b4af 	.word	0x0801b4af
 801b798:	0801d0f8 	.word	0x0801d0f8
 801b79c:	0801d416 	.word	0x0801d416
 801b7a0:	4b0a      	ldr	r3, [pc, #40]	@ (801b7cc <__ssvfiscanf_r+0x2e4>)
 801b7a2:	2b00      	cmp	r3, #0
 801b7a4:	f43f aec5 	beq.w	801b532 <__ssvfiscanf_r+0x4a>
 801b7a8:	466b      	mov	r3, sp
 801b7aa:	4622      	mov	r2, r4
 801b7ac:	a941      	add	r1, sp, #260	@ 0x104
 801b7ae:	4630      	mov	r0, r6
 801b7b0:	f3af 8000 	nop.w
 801b7b4:	e7a0      	b.n	801b6f8 <__ssvfiscanf_r+0x210>
 801b7b6:	89a3      	ldrh	r3, [r4, #12]
 801b7b8:	065b      	lsls	r3, r3, #25
 801b7ba:	f53f af71 	bmi.w	801b6a0 <__ssvfiscanf_r+0x1b8>
 801b7be:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 801b7c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b7c6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801b7c8:	e7f9      	b.n	801b7be <__ssvfiscanf_r+0x2d6>
 801b7ca:	bf00      	nop
 801b7cc:	00000000 	.word	0x00000000

0801b7d0 <__sfputc_r>:
 801b7d0:	6893      	ldr	r3, [r2, #8]
 801b7d2:	3b01      	subs	r3, #1
 801b7d4:	2b00      	cmp	r3, #0
 801b7d6:	b410      	push	{r4}
 801b7d8:	6093      	str	r3, [r2, #8]
 801b7da:	da08      	bge.n	801b7ee <__sfputc_r+0x1e>
 801b7dc:	6994      	ldr	r4, [r2, #24]
 801b7de:	42a3      	cmp	r3, r4
 801b7e0:	db01      	blt.n	801b7e6 <__sfputc_r+0x16>
 801b7e2:	290a      	cmp	r1, #10
 801b7e4:	d103      	bne.n	801b7ee <__sfputc_r+0x1e>
 801b7e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b7ea:	f7fe b8b2 	b.w	8019952 <__swbuf_r>
 801b7ee:	6813      	ldr	r3, [r2, #0]
 801b7f0:	1c58      	adds	r0, r3, #1
 801b7f2:	6010      	str	r0, [r2, #0]
 801b7f4:	7019      	strb	r1, [r3, #0]
 801b7f6:	4608      	mov	r0, r1
 801b7f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b7fc:	4770      	bx	lr

0801b7fe <__sfputs_r>:
 801b7fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b800:	4606      	mov	r6, r0
 801b802:	460f      	mov	r7, r1
 801b804:	4614      	mov	r4, r2
 801b806:	18d5      	adds	r5, r2, r3
 801b808:	42ac      	cmp	r4, r5
 801b80a:	d101      	bne.n	801b810 <__sfputs_r+0x12>
 801b80c:	2000      	movs	r0, #0
 801b80e:	e007      	b.n	801b820 <__sfputs_r+0x22>
 801b810:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b814:	463a      	mov	r2, r7
 801b816:	4630      	mov	r0, r6
 801b818:	f7ff ffda 	bl	801b7d0 <__sfputc_r>
 801b81c:	1c43      	adds	r3, r0, #1
 801b81e:	d1f3      	bne.n	801b808 <__sfputs_r+0xa>
 801b820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801b824 <_vfiprintf_r>:
 801b824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b828:	460d      	mov	r5, r1
 801b82a:	b09d      	sub	sp, #116	@ 0x74
 801b82c:	4614      	mov	r4, r2
 801b82e:	4698      	mov	r8, r3
 801b830:	4606      	mov	r6, r0
 801b832:	b118      	cbz	r0, 801b83c <_vfiprintf_r+0x18>
 801b834:	6a03      	ldr	r3, [r0, #32]
 801b836:	b90b      	cbnz	r3, 801b83c <_vfiprintf_r+0x18>
 801b838:	f7fd ff22 	bl	8019680 <__sinit>
 801b83c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b83e:	07d9      	lsls	r1, r3, #31
 801b840:	d405      	bmi.n	801b84e <_vfiprintf_r+0x2a>
 801b842:	89ab      	ldrh	r3, [r5, #12]
 801b844:	059a      	lsls	r2, r3, #22
 801b846:	d402      	bmi.n	801b84e <_vfiprintf_r+0x2a>
 801b848:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b84a:	f7fe fa2c 	bl	8019ca6 <__retarget_lock_acquire_recursive>
 801b84e:	89ab      	ldrh	r3, [r5, #12]
 801b850:	071b      	lsls	r3, r3, #28
 801b852:	d501      	bpl.n	801b858 <_vfiprintf_r+0x34>
 801b854:	692b      	ldr	r3, [r5, #16]
 801b856:	b99b      	cbnz	r3, 801b880 <_vfiprintf_r+0x5c>
 801b858:	4629      	mov	r1, r5
 801b85a:	4630      	mov	r0, r6
 801b85c:	f7fe f8b8 	bl	80199d0 <__swsetup_r>
 801b860:	b170      	cbz	r0, 801b880 <_vfiprintf_r+0x5c>
 801b862:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801b864:	07dc      	lsls	r4, r3, #31
 801b866:	d504      	bpl.n	801b872 <_vfiprintf_r+0x4e>
 801b868:	f04f 30ff 	mov.w	r0, #4294967295
 801b86c:	b01d      	add	sp, #116	@ 0x74
 801b86e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b872:	89ab      	ldrh	r3, [r5, #12]
 801b874:	0598      	lsls	r0, r3, #22
 801b876:	d4f7      	bmi.n	801b868 <_vfiprintf_r+0x44>
 801b878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801b87a:	f7fe fa15 	bl	8019ca8 <__retarget_lock_release_recursive>
 801b87e:	e7f3      	b.n	801b868 <_vfiprintf_r+0x44>
 801b880:	2300      	movs	r3, #0
 801b882:	9309      	str	r3, [sp, #36]	@ 0x24
 801b884:	2320      	movs	r3, #32
 801b886:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b88a:	f8cd 800c 	str.w	r8, [sp, #12]
 801b88e:	2330      	movs	r3, #48	@ 0x30
 801b890:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ba40 <_vfiprintf_r+0x21c>
 801b894:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b898:	f04f 0901 	mov.w	r9, #1
 801b89c:	4623      	mov	r3, r4
 801b89e:	469a      	mov	sl, r3
 801b8a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b8a4:	b10a      	cbz	r2, 801b8aa <_vfiprintf_r+0x86>
 801b8a6:	2a25      	cmp	r2, #37	@ 0x25
 801b8a8:	d1f9      	bne.n	801b89e <_vfiprintf_r+0x7a>
 801b8aa:	ebba 0b04 	subs.w	fp, sl, r4
 801b8ae:	d00b      	beq.n	801b8c8 <_vfiprintf_r+0xa4>
 801b8b0:	465b      	mov	r3, fp
 801b8b2:	4622      	mov	r2, r4
 801b8b4:	4629      	mov	r1, r5
 801b8b6:	4630      	mov	r0, r6
 801b8b8:	f7ff ffa1 	bl	801b7fe <__sfputs_r>
 801b8bc:	3001      	adds	r0, #1
 801b8be:	f000 80a7 	beq.w	801ba10 <_vfiprintf_r+0x1ec>
 801b8c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b8c4:	445a      	add	r2, fp
 801b8c6:	9209      	str	r2, [sp, #36]	@ 0x24
 801b8c8:	f89a 3000 	ldrb.w	r3, [sl]
 801b8cc:	2b00      	cmp	r3, #0
 801b8ce:	f000 809f 	beq.w	801ba10 <_vfiprintf_r+0x1ec>
 801b8d2:	2300      	movs	r3, #0
 801b8d4:	f04f 32ff 	mov.w	r2, #4294967295
 801b8d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b8dc:	f10a 0a01 	add.w	sl, sl, #1
 801b8e0:	9304      	str	r3, [sp, #16]
 801b8e2:	9307      	str	r3, [sp, #28]
 801b8e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b8e8:	931a      	str	r3, [sp, #104]	@ 0x68
 801b8ea:	4654      	mov	r4, sl
 801b8ec:	2205      	movs	r2, #5
 801b8ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b8f2:	4853      	ldr	r0, [pc, #332]	@ (801ba40 <_vfiprintf_r+0x21c>)
 801b8f4:	f7e4 fd0c 	bl	8000310 <memchr>
 801b8f8:	9a04      	ldr	r2, [sp, #16]
 801b8fa:	b9d8      	cbnz	r0, 801b934 <_vfiprintf_r+0x110>
 801b8fc:	06d1      	lsls	r1, r2, #27
 801b8fe:	bf44      	itt	mi
 801b900:	2320      	movmi	r3, #32
 801b902:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b906:	0713      	lsls	r3, r2, #28
 801b908:	bf44      	itt	mi
 801b90a:	232b      	movmi	r3, #43	@ 0x2b
 801b90c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b910:	f89a 3000 	ldrb.w	r3, [sl]
 801b914:	2b2a      	cmp	r3, #42	@ 0x2a
 801b916:	d015      	beq.n	801b944 <_vfiprintf_r+0x120>
 801b918:	9a07      	ldr	r2, [sp, #28]
 801b91a:	4654      	mov	r4, sl
 801b91c:	2000      	movs	r0, #0
 801b91e:	f04f 0c0a 	mov.w	ip, #10
 801b922:	4621      	mov	r1, r4
 801b924:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b928:	3b30      	subs	r3, #48	@ 0x30
 801b92a:	2b09      	cmp	r3, #9
 801b92c:	d94b      	bls.n	801b9c6 <_vfiprintf_r+0x1a2>
 801b92e:	b1b0      	cbz	r0, 801b95e <_vfiprintf_r+0x13a>
 801b930:	9207      	str	r2, [sp, #28]
 801b932:	e014      	b.n	801b95e <_vfiprintf_r+0x13a>
 801b934:	eba0 0308 	sub.w	r3, r0, r8
 801b938:	fa09 f303 	lsl.w	r3, r9, r3
 801b93c:	4313      	orrs	r3, r2
 801b93e:	9304      	str	r3, [sp, #16]
 801b940:	46a2      	mov	sl, r4
 801b942:	e7d2      	b.n	801b8ea <_vfiprintf_r+0xc6>
 801b944:	9b03      	ldr	r3, [sp, #12]
 801b946:	1d19      	adds	r1, r3, #4
 801b948:	681b      	ldr	r3, [r3, #0]
 801b94a:	9103      	str	r1, [sp, #12]
 801b94c:	2b00      	cmp	r3, #0
 801b94e:	bfbb      	ittet	lt
 801b950:	425b      	neglt	r3, r3
 801b952:	f042 0202 	orrlt.w	r2, r2, #2
 801b956:	9307      	strge	r3, [sp, #28]
 801b958:	9307      	strlt	r3, [sp, #28]
 801b95a:	bfb8      	it	lt
 801b95c:	9204      	strlt	r2, [sp, #16]
 801b95e:	7823      	ldrb	r3, [r4, #0]
 801b960:	2b2e      	cmp	r3, #46	@ 0x2e
 801b962:	d10a      	bne.n	801b97a <_vfiprintf_r+0x156>
 801b964:	7863      	ldrb	r3, [r4, #1]
 801b966:	2b2a      	cmp	r3, #42	@ 0x2a
 801b968:	d132      	bne.n	801b9d0 <_vfiprintf_r+0x1ac>
 801b96a:	9b03      	ldr	r3, [sp, #12]
 801b96c:	1d1a      	adds	r2, r3, #4
 801b96e:	681b      	ldr	r3, [r3, #0]
 801b970:	9203      	str	r2, [sp, #12]
 801b972:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b976:	3402      	adds	r4, #2
 801b978:	9305      	str	r3, [sp, #20]
 801b97a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ba50 <_vfiprintf_r+0x22c>
 801b97e:	7821      	ldrb	r1, [r4, #0]
 801b980:	2203      	movs	r2, #3
 801b982:	4650      	mov	r0, sl
 801b984:	f7e4 fcc4 	bl	8000310 <memchr>
 801b988:	b138      	cbz	r0, 801b99a <_vfiprintf_r+0x176>
 801b98a:	9b04      	ldr	r3, [sp, #16]
 801b98c:	eba0 000a 	sub.w	r0, r0, sl
 801b990:	2240      	movs	r2, #64	@ 0x40
 801b992:	4082      	lsls	r2, r0
 801b994:	4313      	orrs	r3, r2
 801b996:	3401      	adds	r4, #1
 801b998:	9304      	str	r3, [sp, #16]
 801b99a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b99e:	4829      	ldr	r0, [pc, #164]	@ (801ba44 <_vfiprintf_r+0x220>)
 801b9a0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b9a4:	2206      	movs	r2, #6
 801b9a6:	f7e4 fcb3 	bl	8000310 <memchr>
 801b9aa:	2800      	cmp	r0, #0
 801b9ac:	d03f      	beq.n	801ba2e <_vfiprintf_r+0x20a>
 801b9ae:	4b26      	ldr	r3, [pc, #152]	@ (801ba48 <_vfiprintf_r+0x224>)
 801b9b0:	bb1b      	cbnz	r3, 801b9fa <_vfiprintf_r+0x1d6>
 801b9b2:	9b03      	ldr	r3, [sp, #12]
 801b9b4:	3307      	adds	r3, #7
 801b9b6:	f023 0307 	bic.w	r3, r3, #7
 801b9ba:	3308      	adds	r3, #8
 801b9bc:	9303      	str	r3, [sp, #12]
 801b9be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b9c0:	443b      	add	r3, r7
 801b9c2:	9309      	str	r3, [sp, #36]	@ 0x24
 801b9c4:	e76a      	b.n	801b89c <_vfiprintf_r+0x78>
 801b9c6:	fb0c 3202 	mla	r2, ip, r2, r3
 801b9ca:	460c      	mov	r4, r1
 801b9cc:	2001      	movs	r0, #1
 801b9ce:	e7a8      	b.n	801b922 <_vfiprintf_r+0xfe>
 801b9d0:	2300      	movs	r3, #0
 801b9d2:	3401      	adds	r4, #1
 801b9d4:	9305      	str	r3, [sp, #20]
 801b9d6:	4619      	mov	r1, r3
 801b9d8:	f04f 0c0a 	mov.w	ip, #10
 801b9dc:	4620      	mov	r0, r4
 801b9de:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b9e2:	3a30      	subs	r2, #48	@ 0x30
 801b9e4:	2a09      	cmp	r2, #9
 801b9e6:	d903      	bls.n	801b9f0 <_vfiprintf_r+0x1cc>
 801b9e8:	2b00      	cmp	r3, #0
 801b9ea:	d0c6      	beq.n	801b97a <_vfiprintf_r+0x156>
 801b9ec:	9105      	str	r1, [sp, #20]
 801b9ee:	e7c4      	b.n	801b97a <_vfiprintf_r+0x156>
 801b9f0:	fb0c 2101 	mla	r1, ip, r1, r2
 801b9f4:	4604      	mov	r4, r0
 801b9f6:	2301      	movs	r3, #1
 801b9f8:	e7f0      	b.n	801b9dc <_vfiprintf_r+0x1b8>
 801b9fa:	ab03      	add	r3, sp, #12
 801b9fc:	9300      	str	r3, [sp, #0]
 801b9fe:	462a      	mov	r2, r5
 801ba00:	4b12      	ldr	r3, [pc, #72]	@ (801ba4c <_vfiprintf_r+0x228>)
 801ba02:	a904      	add	r1, sp, #16
 801ba04:	4630      	mov	r0, r6
 801ba06:	f7fd fa07 	bl	8018e18 <_printf_float>
 801ba0a:	4607      	mov	r7, r0
 801ba0c:	1c78      	adds	r0, r7, #1
 801ba0e:	d1d6      	bne.n	801b9be <_vfiprintf_r+0x19a>
 801ba10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ba12:	07d9      	lsls	r1, r3, #31
 801ba14:	d405      	bmi.n	801ba22 <_vfiprintf_r+0x1fe>
 801ba16:	89ab      	ldrh	r3, [r5, #12]
 801ba18:	059a      	lsls	r2, r3, #22
 801ba1a:	d402      	bmi.n	801ba22 <_vfiprintf_r+0x1fe>
 801ba1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ba1e:	f7fe f943 	bl	8019ca8 <__retarget_lock_release_recursive>
 801ba22:	89ab      	ldrh	r3, [r5, #12]
 801ba24:	065b      	lsls	r3, r3, #25
 801ba26:	f53f af1f 	bmi.w	801b868 <_vfiprintf_r+0x44>
 801ba2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ba2c:	e71e      	b.n	801b86c <_vfiprintf_r+0x48>
 801ba2e:	ab03      	add	r3, sp, #12
 801ba30:	9300      	str	r3, [sp, #0]
 801ba32:	462a      	mov	r2, r5
 801ba34:	4b05      	ldr	r3, [pc, #20]	@ (801ba4c <_vfiprintf_r+0x228>)
 801ba36:	a904      	add	r1, sp, #16
 801ba38:	4630      	mov	r0, r6
 801ba3a:	f7fd fc75 	bl	8019328 <_printf_i>
 801ba3e:	e7e4      	b.n	801ba0a <_vfiprintf_r+0x1e6>
 801ba40:	0801d410 	.word	0x0801d410
 801ba44:	0801d41a 	.word	0x0801d41a
 801ba48:	08018e19 	.word	0x08018e19
 801ba4c:	0801b7ff 	.word	0x0801b7ff
 801ba50:	0801d416 	.word	0x0801d416

0801ba54 <_scanf_chars>:
 801ba54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ba58:	4615      	mov	r5, r2
 801ba5a:	688a      	ldr	r2, [r1, #8]
 801ba5c:	4680      	mov	r8, r0
 801ba5e:	460c      	mov	r4, r1
 801ba60:	b932      	cbnz	r2, 801ba70 <_scanf_chars+0x1c>
 801ba62:	698a      	ldr	r2, [r1, #24]
 801ba64:	2a00      	cmp	r2, #0
 801ba66:	bf14      	ite	ne
 801ba68:	f04f 32ff 	movne.w	r2, #4294967295
 801ba6c:	2201      	moveq	r2, #1
 801ba6e:	608a      	str	r2, [r1, #8]
 801ba70:	6822      	ldr	r2, [r4, #0]
 801ba72:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801bb04 <_scanf_chars+0xb0>
 801ba76:	06d1      	lsls	r1, r2, #27
 801ba78:	bf5f      	itttt	pl
 801ba7a:	681a      	ldrpl	r2, [r3, #0]
 801ba7c:	1d11      	addpl	r1, r2, #4
 801ba7e:	6019      	strpl	r1, [r3, #0]
 801ba80:	6816      	ldrpl	r6, [r2, #0]
 801ba82:	2700      	movs	r7, #0
 801ba84:	69a0      	ldr	r0, [r4, #24]
 801ba86:	b188      	cbz	r0, 801baac <_scanf_chars+0x58>
 801ba88:	2801      	cmp	r0, #1
 801ba8a:	d107      	bne.n	801ba9c <_scanf_chars+0x48>
 801ba8c:	682b      	ldr	r3, [r5, #0]
 801ba8e:	781a      	ldrb	r2, [r3, #0]
 801ba90:	6963      	ldr	r3, [r4, #20]
 801ba92:	5c9b      	ldrb	r3, [r3, r2]
 801ba94:	b953      	cbnz	r3, 801baac <_scanf_chars+0x58>
 801ba96:	2f00      	cmp	r7, #0
 801ba98:	d031      	beq.n	801bafe <_scanf_chars+0xaa>
 801ba9a:	e022      	b.n	801bae2 <_scanf_chars+0x8e>
 801ba9c:	2802      	cmp	r0, #2
 801ba9e:	d120      	bne.n	801bae2 <_scanf_chars+0x8e>
 801baa0:	682b      	ldr	r3, [r5, #0]
 801baa2:	781b      	ldrb	r3, [r3, #0]
 801baa4:	f819 3003 	ldrb.w	r3, [r9, r3]
 801baa8:	071b      	lsls	r3, r3, #28
 801baaa:	d41a      	bmi.n	801bae2 <_scanf_chars+0x8e>
 801baac:	6823      	ldr	r3, [r4, #0]
 801baae:	06da      	lsls	r2, r3, #27
 801bab0:	bf5e      	ittt	pl
 801bab2:	682b      	ldrpl	r3, [r5, #0]
 801bab4:	781b      	ldrbpl	r3, [r3, #0]
 801bab6:	f806 3b01 	strbpl.w	r3, [r6], #1
 801baba:	682a      	ldr	r2, [r5, #0]
 801babc:	686b      	ldr	r3, [r5, #4]
 801babe:	3201      	adds	r2, #1
 801bac0:	602a      	str	r2, [r5, #0]
 801bac2:	68a2      	ldr	r2, [r4, #8]
 801bac4:	3b01      	subs	r3, #1
 801bac6:	3a01      	subs	r2, #1
 801bac8:	606b      	str	r3, [r5, #4]
 801baca:	3701      	adds	r7, #1
 801bacc:	60a2      	str	r2, [r4, #8]
 801bace:	b142      	cbz	r2, 801bae2 <_scanf_chars+0x8e>
 801bad0:	2b00      	cmp	r3, #0
 801bad2:	dcd7      	bgt.n	801ba84 <_scanf_chars+0x30>
 801bad4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801bad8:	4629      	mov	r1, r5
 801bada:	4640      	mov	r0, r8
 801badc:	4798      	blx	r3
 801bade:	2800      	cmp	r0, #0
 801bae0:	d0d0      	beq.n	801ba84 <_scanf_chars+0x30>
 801bae2:	6823      	ldr	r3, [r4, #0]
 801bae4:	f013 0310 	ands.w	r3, r3, #16
 801bae8:	d105      	bne.n	801baf6 <_scanf_chars+0xa2>
 801baea:	68e2      	ldr	r2, [r4, #12]
 801baec:	3201      	adds	r2, #1
 801baee:	60e2      	str	r2, [r4, #12]
 801baf0:	69a2      	ldr	r2, [r4, #24]
 801baf2:	b102      	cbz	r2, 801baf6 <_scanf_chars+0xa2>
 801baf4:	7033      	strb	r3, [r6, #0]
 801baf6:	6923      	ldr	r3, [r4, #16]
 801baf8:	443b      	add	r3, r7
 801bafa:	6123      	str	r3, [r4, #16]
 801bafc:	2000      	movs	r0, #0
 801bafe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bb02:	bf00      	nop
 801bb04:	0801d0f8 	.word	0x0801d0f8

0801bb08 <_scanf_i>:
 801bb08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb0c:	4698      	mov	r8, r3
 801bb0e:	4b74      	ldr	r3, [pc, #464]	@ (801bce0 <_scanf_i+0x1d8>)
 801bb10:	460c      	mov	r4, r1
 801bb12:	4682      	mov	sl, r0
 801bb14:	4616      	mov	r6, r2
 801bb16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801bb1a:	b087      	sub	sp, #28
 801bb1c:	ab03      	add	r3, sp, #12
 801bb1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801bb22:	4b70      	ldr	r3, [pc, #448]	@ (801bce4 <_scanf_i+0x1dc>)
 801bb24:	69a1      	ldr	r1, [r4, #24]
 801bb26:	4a70      	ldr	r2, [pc, #448]	@ (801bce8 <_scanf_i+0x1e0>)
 801bb28:	2903      	cmp	r1, #3
 801bb2a:	bf08      	it	eq
 801bb2c:	461a      	moveq	r2, r3
 801bb2e:	68a3      	ldr	r3, [r4, #8]
 801bb30:	9201      	str	r2, [sp, #4]
 801bb32:	1e5a      	subs	r2, r3, #1
 801bb34:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801bb38:	bf88      	it	hi
 801bb3a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801bb3e:	4627      	mov	r7, r4
 801bb40:	bf82      	ittt	hi
 801bb42:	eb03 0905 	addhi.w	r9, r3, r5
 801bb46:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801bb4a:	60a3      	strhi	r3, [r4, #8]
 801bb4c:	f857 3b1c 	ldr.w	r3, [r7], #28
 801bb50:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801bb54:	bf98      	it	ls
 801bb56:	f04f 0900 	movls.w	r9, #0
 801bb5a:	6023      	str	r3, [r4, #0]
 801bb5c:	463d      	mov	r5, r7
 801bb5e:	f04f 0b00 	mov.w	fp, #0
 801bb62:	6831      	ldr	r1, [r6, #0]
 801bb64:	ab03      	add	r3, sp, #12
 801bb66:	7809      	ldrb	r1, [r1, #0]
 801bb68:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801bb6c:	2202      	movs	r2, #2
 801bb6e:	f7e4 fbcf 	bl	8000310 <memchr>
 801bb72:	b328      	cbz	r0, 801bbc0 <_scanf_i+0xb8>
 801bb74:	f1bb 0f01 	cmp.w	fp, #1
 801bb78:	d159      	bne.n	801bc2e <_scanf_i+0x126>
 801bb7a:	6862      	ldr	r2, [r4, #4]
 801bb7c:	b92a      	cbnz	r2, 801bb8a <_scanf_i+0x82>
 801bb7e:	6822      	ldr	r2, [r4, #0]
 801bb80:	2108      	movs	r1, #8
 801bb82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801bb86:	6061      	str	r1, [r4, #4]
 801bb88:	6022      	str	r2, [r4, #0]
 801bb8a:	6822      	ldr	r2, [r4, #0]
 801bb8c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801bb90:	6022      	str	r2, [r4, #0]
 801bb92:	68a2      	ldr	r2, [r4, #8]
 801bb94:	1e51      	subs	r1, r2, #1
 801bb96:	60a1      	str	r1, [r4, #8]
 801bb98:	b192      	cbz	r2, 801bbc0 <_scanf_i+0xb8>
 801bb9a:	6832      	ldr	r2, [r6, #0]
 801bb9c:	1c51      	adds	r1, r2, #1
 801bb9e:	6031      	str	r1, [r6, #0]
 801bba0:	7812      	ldrb	r2, [r2, #0]
 801bba2:	f805 2b01 	strb.w	r2, [r5], #1
 801bba6:	6872      	ldr	r2, [r6, #4]
 801bba8:	3a01      	subs	r2, #1
 801bbaa:	2a00      	cmp	r2, #0
 801bbac:	6072      	str	r2, [r6, #4]
 801bbae:	dc07      	bgt.n	801bbc0 <_scanf_i+0xb8>
 801bbb0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801bbb4:	4631      	mov	r1, r6
 801bbb6:	4650      	mov	r0, sl
 801bbb8:	4790      	blx	r2
 801bbba:	2800      	cmp	r0, #0
 801bbbc:	f040 8085 	bne.w	801bcca <_scanf_i+0x1c2>
 801bbc0:	f10b 0b01 	add.w	fp, fp, #1
 801bbc4:	f1bb 0f03 	cmp.w	fp, #3
 801bbc8:	d1cb      	bne.n	801bb62 <_scanf_i+0x5a>
 801bbca:	6863      	ldr	r3, [r4, #4]
 801bbcc:	b90b      	cbnz	r3, 801bbd2 <_scanf_i+0xca>
 801bbce:	230a      	movs	r3, #10
 801bbd0:	6063      	str	r3, [r4, #4]
 801bbd2:	6863      	ldr	r3, [r4, #4]
 801bbd4:	4945      	ldr	r1, [pc, #276]	@ (801bcec <_scanf_i+0x1e4>)
 801bbd6:	6960      	ldr	r0, [r4, #20]
 801bbd8:	1ac9      	subs	r1, r1, r3
 801bbda:	f000 f997 	bl	801bf0c <__sccl>
 801bbde:	f04f 0b00 	mov.w	fp, #0
 801bbe2:	68a3      	ldr	r3, [r4, #8]
 801bbe4:	6822      	ldr	r2, [r4, #0]
 801bbe6:	2b00      	cmp	r3, #0
 801bbe8:	d03d      	beq.n	801bc66 <_scanf_i+0x15e>
 801bbea:	6831      	ldr	r1, [r6, #0]
 801bbec:	6960      	ldr	r0, [r4, #20]
 801bbee:	f891 c000 	ldrb.w	ip, [r1]
 801bbf2:	f810 000c 	ldrb.w	r0, [r0, ip]
 801bbf6:	2800      	cmp	r0, #0
 801bbf8:	d035      	beq.n	801bc66 <_scanf_i+0x15e>
 801bbfa:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801bbfe:	d124      	bne.n	801bc4a <_scanf_i+0x142>
 801bc00:	0510      	lsls	r0, r2, #20
 801bc02:	d522      	bpl.n	801bc4a <_scanf_i+0x142>
 801bc04:	f10b 0b01 	add.w	fp, fp, #1
 801bc08:	f1b9 0f00 	cmp.w	r9, #0
 801bc0c:	d003      	beq.n	801bc16 <_scanf_i+0x10e>
 801bc0e:	3301      	adds	r3, #1
 801bc10:	f109 39ff 	add.w	r9, r9, #4294967295
 801bc14:	60a3      	str	r3, [r4, #8]
 801bc16:	6873      	ldr	r3, [r6, #4]
 801bc18:	3b01      	subs	r3, #1
 801bc1a:	2b00      	cmp	r3, #0
 801bc1c:	6073      	str	r3, [r6, #4]
 801bc1e:	dd1b      	ble.n	801bc58 <_scanf_i+0x150>
 801bc20:	6833      	ldr	r3, [r6, #0]
 801bc22:	3301      	adds	r3, #1
 801bc24:	6033      	str	r3, [r6, #0]
 801bc26:	68a3      	ldr	r3, [r4, #8]
 801bc28:	3b01      	subs	r3, #1
 801bc2a:	60a3      	str	r3, [r4, #8]
 801bc2c:	e7d9      	b.n	801bbe2 <_scanf_i+0xda>
 801bc2e:	f1bb 0f02 	cmp.w	fp, #2
 801bc32:	d1ae      	bne.n	801bb92 <_scanf_i+0x8a>
 801bc34:	6822      	ldr	r2, [r4, #0]
 801bc36:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801bc3a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801bc3e:	d1bf      	bne.n	801bbc0 <_scanf_i+0xb8>
 801bc40:	2110      	movs	r1, #16
 801bc42:	6061      	str	r1, [r4, #4]
 801bc44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801bc48:	e7a2      	b.n	801bb90 <_scanf_i+0x88>
 801bc4a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801bc4e:	6022      	str	r2, [r4, #0]
 801bc50:	780b      	ldrb	r3, [r1, #0]
 801bc52:	f805 3b01 	strb.w	r3, [r5], #1
 801bc56:	e7de      	b.n	801bc16 <_scanf_i+0x10e>
 801bc58:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801bc5c:	4631      	mov	r1, r6
 801bc5e:	4650      	mov	r0, sl
 801bc60:	4798      	blx	r3
 801bc62:	2800      	cmp	r0, #0
 801bc64:	d0df      	beq.n	801bc26 <_scanf_i+0x11e>
 801bc66:	6823      	ldr	r3, [r4, #0]
 801bc68:	05d9      	lsls	r1, r3, #23
 801bc6a:	d50d      	bpl.n	801bc88 <_scanf_i+0x180>
 801bc6c:	42bd      	cmp	r5, r7
 801bc6e:	d909      	bls.n	801bc84 <_scanf_i+0x17c>
 801bc70:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801bc74:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801bc78:	4632      	mov	r2, r6
 801bc7a:	4650      	mov	r0, sl
 801bc7c:	4798      	blx	r3
 801bc7e:	f105 39ff 	add.w	r9, r5, #4294967295
 801bc82:	464d      	mov	r5, r9
 801bc84:	42bd      	cmp	r5, r7
 801bc86:	d028      	beq.n	801bcda <_scanf_i+0x1d2>
 801bc88:	6822      	ldr	r2, [r4, #0]
 801bc8a:	f012 0210 	ands.w	r2, r2, #16
 801bc8e:	d113      	bne.n	801bcb8 <_scanf_i+0x1b0>
 801bc90:	702a      	strb	r2, [r5, #0]
 801bc92:	6863      	ldr	r3, [r4, #4]
 801bc94:	9e01      	ldr	r6, [sp, #4]
 801bc96:	4639      	mov	r1, r7
 801bc98:	4650      	mov	r0, sl
 801bc9a:	47b0      	blx	r6
 801bc9c:	f8d8 3000 	ldr.w	r3, [r8]
 801bca0:	6821      	ldr	r1, [r4, #0]
 801bca2:	1d1a      	adds	r2, r3, #4
 801bca4:	f8c8 2000 	str.w	r2, [r8]
 801bca8:	f011 0f20 	tst.w	r1, #32
 801bcac:	681b      	ldr	r3, [r3, #0]
 801bcae:	d00f      	beq.n	801bcd0 <_scanf_i+0x1c8>
 801bcb0:	6018      	str	r0, [r3, #0]
 801bcb2:	68e3      	ldr	r3, [r4, #12]
 801bcb4:	3301      	adds	r3, #1
 801bcb6:	60e3      	str	r3, [r4, #12]
 801bcb8:	6923      	ldr	r3, [r4, #16]
 801bcba:	1bed      	subs	r5, r5, r7
 801bcbc:	445d      	add	r5, fp
 801bcbe:	442b      	add	r3, r5
 801bcc0:	6123      	str	r3, [r4, #16]
 801bcc2:	2000      	movs	r0, #0
 801bcc4:	b007      	add	sp, #28
 801bcc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bcca:	f04f 0b00 	mov.w	fp, #0
 801bcce:	e7ca      	b.n	801bc66 <_scanf_i+0x15e>
 801bcd0:	07ca      	lsls	r2, r1, #31
 801bcd2:	bf4c      	ite	mi
 801bcd4:	8018      	strhmi	r0, [r3, #0]
 801bcd6:	6018      	strpl	r0, [r3, #0]
 801bcd8:	e7eb      	b.n	801bcb2 <_scanf_i+0x1aa>
 801bcda:	2001      	movs	r0, #1
 801bcdc:	e7f2      	b.n	801bcc4 <_scanf_i+0x1bc>
 801bcde:	bf00      	nop
 801bce0:	0801cfe0 	.word	0x0801cfe0
 801bce4:	0801c231 	.word	0x0801c231
 801bce8:	0801c311 	.word	0x0801c311
 801bcec:	0801d431 	.word	0x0801d431

0801bcf0 <__sflush_r>:
 801bcf0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801bcf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bcf8:	0716      	lsls	r6, r2, #28
 801bcfa:	4605      	mov	r5, r0
 801bcfc:	460c      	mov	r4, r1
 801bcfe:	d454      	bmi.n	801bdaa <__sflush_r+0xba>
 801bd00:	684b      	ldr	r3, [r1, #4]
 801bd02:	2b00      	cmp	r3, #0
 801bd04:	dc02      	bgt.n	801bd0c <__sflush_r+0x1c>
 801bd06:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801bd08:	2b00      	cmp	r3, #0
 801bd0a:	dd48      	ble.n	801bd9e <__sflush_r+0xae>
 801bd0c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801bd0e:	2e00      	cmp	r6, #0
 801bd10:	d045      	beq.n	801bd9e <__sflush_r+0xae>
 801bd12:	2300      	movs	r3, #0
 801bd14:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801bd18:	682f      	ldr	r7, [r5, #0]
 801bd1a:	6a21      	ldr	r1, [r4, #32]
 801bd1c:	602b      	str	r3, [r5, #0]
 801bd1e:	d030      	beq.n	801bd82 <__sflush_r+0x92>
 801bd20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801bd22:	89a3      	ldrh	r3, [r4, #12]
 801bd24:	0759      	lsls	r1, r3, #29
 801bd26:	d505      	bpl.n	801bd34 <__sflush_r+0x44>
 801bd28:	6863      	ldr	r3, [r4, #4]
 801bd2a:	1ad2      	subs	r2, r2, r3
 801bd2c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801bd2e:	b10b      	cbz	r3, 801bd34 <__sflush_r+0x44>
 801bd30:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801bd32:	1ad2      	subs	r2, r2, r3
 801bd34:	2300      	movs	r3, #0
 801bd36:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801bd38:	6a21      	ldr	r1, [r4, #32]
 801bd3a:	4628      	mov	r0, r5
 801bd3c:	47b0      	blx	r6
 801bd3e:	1c43      	adds	r3, r0, #1
 801bd40:	89a3      	ldrh	r3, [r4, #12]
 801bd42:	d106      	bne.n	801bd52 <__sflush_r+0x62>
 801bd44:	6829      	ldr	r1, [r5, #0]
 801bd46:	291d      	cmp	r1, #29
 801bd48:	d82b      	bhi.n	801bda2 <__sflush_r+0xb2>
 801bd4a:	4a2a      	ldr	r2, [pc, #168]	@ (801bdf4 <__sflush_r+0x104>)
 801bd4c:	410a      	asrs	r2, r1
 801bd4e:	07d6      	lsls	r6, r2, #31
 801bd50:	d427      	bmi.n	801bda2 <__sflush_r+0xb2>
 801bd52:	2200      	movs	r2, #0
 801bd54:	6062      	str	r2, [r4, #4]
 801bd56:	04d9      	lsls	r1, r3, #19
 801bd58:	6922      	ldr	r2, [r4, #16]
 801bd5a:	6022      	str	r2, [r4, #0]
 801bd5c:	d504      	bpl.n	801bd68 <__sflush_r+0x78>
 801bd5e:	1c42      	adds	r2, r0, #1
 801bd60:	d101      	bne.n	801bd66 <__sflush_r+0x76>
 801bd62:	682b      	ldr	r3, [r5, #0]
 801bd64:	b903      	cbnz	r3, 801bd68 <__sflush_r+0x78>
 801bd66:	6560      	str	r0, [r4, #84]	@ 0x54
 801bd68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801bd6a:	602f      	str	r7, [r5, #0]
 801bd6c:	b1b9      	cbz	r1, 801bd9e <__sflush_r+0xae>
 801bd6e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bd72:	4299      	cmp	r1, r3
 801bd74:	d002      	beq.n	801bd7c <__sflush_r+0x8c>
 801bd76:	4628      	mov	r0, r5
 801bd78:	f7fe fd84 	bl	801a884 <_free_r>
 801bd7c:	2300      	movs	r3, #0
 801bd7e:	6363      	str	r3, [r4, #52]	@ 0x34
 801bd80:	e00d      	b.n	801bd9e <__sflush_r+0xae>
 801bd82:	2301      	movs	r3, #1
 801bd84:	4628      	mov	r0, r5
 801bd86:	47b0      	blx	r6
 801bd88:	4602      	mov	r2, r0
 801bd8a:	1c50      	adds	r0, r2, #1
 801bd8c:	d1c9      	bne.n	801bd22 <__sflush_r+0x32>
 801bd8e:	682b      	ldr	r3, [r5, #0]
 801bd90:	2b00      	cmp	r3, #0
 801bd92:	d0c6      	beq.n	801bd22 <__sflush_r+0x32>
 801bd94:	2b1d      	cmp	r3, #29
 801bd96:	d001      	beq.n	801bd9c <__sflush_r+0xac>
 801bd98:	2b16      	cmp	r3, #22
 801bd9a:	d11e      	bne.n	801bdda <__sflush_r+0xea>
 801bd9c:	602f      	str	r7, [r5, #0]
 801bd9e:	2000      	movs	r0, #0
 801bda0:	e022      	b.n	801bde8 <__sflush_r+0xf8>
 801bda2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bda6:	b21b      	sxth	r3, r3
 801bda8:	e01b      	b.n	801bde2 <__sflush_r+0xf2>
 801bdaa:	690f      	ldr	r7, [r1, #16]
 801bdac:	2f00      	cmp	r7, #0
 801bdae:	d0f6      	beq.n	801bd9e <__sflush_r+0xae>
 801bdb0:	0793      	lsls	r3, r2, #30
 801bdb2:	680e      	ldr	r6, [r1, #0]
 801bdb4:	bf08      	it	eq
 801bdb6:	694b      	ldreq	r3, [r1, #20]
 801bdb8:	600f      	str	r7, [r1, #0]
 801bdba:	bf18      	it	ne
 801bdbc:	2300      	movne	r3, #0
 801bdbe:	eba6 0807 	sub.w	r8, r6, r7
 801bdc2:	608b      	str	r3, [r1, #8]
 801bdc4:	f1b8 0f00 	cmp.w	r8, #0
 801bdc8:	dde9      	ble.n	801bd9e <__sflush_r+0xae>
 801bdca:	6a21      	ldr	r1, [r4, #32]
 801bdcc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801bdce:	4643      	mov	r3, r8
 801bdd0:	463a      	mov	r2, r7
 801bdd2:	4628      	mov	r0, r5
 801bdd4:	47b0      	blx	r6
 801bdd6:	2800      	cmp	r0, #0
 801bdd8:	dc08      	bgt.n	801bdec <__sflush_r+0xfc>
 801bdda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bdde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bde2:	81a3      	strh	r3, [r4, #12]
 801bde4:	f04f 30ff 	mov.w	r0, #4294967295
 801bde8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bdec:	4407      	add	r7, r0
 801bdee:	eba8 0800 	sub.w	r8, r8, r0
 801bdf2:	e7e7      	b.n	801bdc4 <__sflush_r+0xd4>
 801bdf4:	dfbffffe 	.word	0xdfbffffe

0801bdf8 <_fflush_r>:
 801bdf8:	b538      	push	{r3, r4, r5, lr}
 801bdfa:	690b      	ldr	r3, [r1, #16]
 801bdfc:	4605      	mov	r5, r0
 801bdfe:	460c      	mov	r4, r1
 801be00:	b913      	cbnz	r3, 801be08 <_fflush_r+0x10>
 801be02:	2500      	movs	r5, #0
 801be04:	4628      	mov	r0, r5
 801be06:	bd38      	pop	{r3, r4, r5, pc}
 801be08:	b118      	cbz	r0, 801be12 <_fflush_r+0x1a>
 801be0a:	6a03      	ldr	r3, [r0, #32]
 801be0c:	b90b      	cbnz	r3, 801be12 <_fflush_r+0x1a>
 801be0e:	f7fd fc37 	bl	8019680 <__sinit>
 801be12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be16:	2b00      	cmp	r3, #0
 801be18:	d0f3      	beq.n	801be02 <_fflush_r+0xa>
 801be1a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801be1c:	07d0      	lsls	r0, r2, #31
 801be1e:	d404      	bmi.n	801be2a <_fflush_r+0x32>
 801be20:	0599      	lsls	r1, r3, #22
 801be22:	d402      	bmi.n	801be2a <_fflush_r+0x32>
 801be24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801be26:	f7fd ff3e 	bl	8019ca6 <__retarget_lock_acquire_recursive>
 801be2a:	4628      	mov	r0, r5
 801be2c:	4621      	mov	r1, r4
 801be2e:	f7ff ff5f 	bl	801bcf0 <__sflush_r>
 801be32:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801be34:	07da      	lsls	r2, r3, #31
 801be36:	4605      	mov	r5, r0
 801be38:	d4e4      	bmi.n	801be04 <_fflush_r+0xc>
 801be3a:	89a3      	ldrh	r3, [r4, #12]
 801be3c:	059b      	lsls	r3, r3, #22
 801be3e:	d4e1      	bmi.n	801be04 <_fflush_r+0xc>
 801be40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801be42:	f7fd ff31 	bl	8019ca8 <__retarget_lock_release_recursive>
 801be46:	e7dd      	b.n	801be04 <_fflush_r+0xc>

0801be48 <__swhatbuf_r>:
 801be48:	b570      	push	{r4, r5, r6, lr}
 801be4a:	460c      	mov	r4, r1
 801be4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801be50:	2900      	cmp	r1, #0
 801be52:	b096      	sub	sp, #88	@ 0x58
 801be54:	4615      	mov	r5, r2
 801be56:	461e      	mov	r6, r3
 801be58:	da0d      	bge.n	801be76 <__swhatbuf_r+0x2e>
 801be5a:	89a3      	ldrh	r3, [r4, #12]
 801be5c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801be60:	f04f 0100 	mov.w	r1, #0
 801be64:	bf14      	ite	ne
 801be66:	2340      	movne	r3, #64	@ 0x40
 801be68:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801be6c:	2000      	movs	r0, #0
 801be6e:	6031      	str	r1, [r6, #0]
 801be70:	602b      	str	r3, [r5, #0]
 801be72:	b016      	add	sp, #88	@ 0x58
 801be74:	bd70      	pop	{r4, r5, r6, pc}
 801be76:	466a      	mov	r2, sp
 801be78:	f000 f8bc 	bl	801bff4 <_fstat_r>
 801be7c:	2800      	cmp	r0, #0
 801be7e:	dbec      	blt.n	801be5a <__swhatbuf_r+0x12>
 801be80:	9901      	ldr	r1, [sp, #4]
 801be82:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801be86:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801be8a:	4259      	negs	r1, r3
 801be8c:	4159      	adcs	r1, r3
 801be8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801be92:	e7eb      	b.n	801be6c <__swhatbuf_r+0x24>

0801be94 <__smakebuf_r>:
 801be94:	898b      	ldrh	r3, [r1, #12]
 801be96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801be98:	079d      	lsls	r5, r3, #30
 801be9a:	4606      	mov	r6, r0
 801be9c:	460c      	mov	r4, r1
 801be9e:	d507      	bpl.n	801beb0 <__smakebuf_r+0x1c>
 801bea0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801bea4:	6023      	str	r3, [r4, #0]
 801bea6:	6123      	str	r3, [r4, #16]
 801bea8:	2301      	movs	r3, #1
 801beaa:	6163      	str	r3, [r4, #20]
 801beac:	b003      	add	sp, #12
 801beae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801beb0:	ab01      	add	r3, sp, #4
 801beb2:	466a      	mov	r2, sp
 801beb4:	f7ff ffc8 	bl	801be48 <__swhatbuf_r>
 801beb8:	9f00      	ldr	r7, [sp, #0]
 801beba:	4605      	mov	r5, r0
 801bebc:	4639      	mov	r1, r7
 801bebe:	4630      	mov	r0, r6
 801bec0:	f7fe fd54 	bl	801a96c <_malloc_r>
 801bec4:	b948      	cbnz	r0, 801beda <__smakebuf_r+0x46>
 801bec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801beca:	059a      	lsls	r2, r3, #22
 801becc:	d4ee      	bmi.n	801beac <__smakebuf_r+0x18>
 801bece:	f023 0303 	bic.w	r3, r3, #3
 801bed2:	f043 0302 	orr.w	r3, r3, #2
 801bed6:	81a3      	strh	r3, [r4, #12]
 801bed8:	e7e2      	b.n	801bea0 <__smakebuf_r+0xc>
 801beda:	89a3      	ldrh	r3, [r4, #12]
 801bedc:	6020      	str	r0, [r4, #0]
 801bede:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bee2:	81a3      	strh	r3, [r4, #12]
 801bee4:	9b01      	ldr	r3, [sp, #4]
 801bee6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801beea:	b15b      	cbz	r3, 801bf04 <__smakebuf_r+0x70>
 801beec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bef0:	4630      	mov	r0, r6
 801bef2:	f000 f891 	bl	801c018 <_isatty_r>
 801bef6:	b128      	cbz	r0, 801bf04 <__smakebuf_r+0x70>
 801bef8:	89a3      	ldrh	r3, [r4, #12]
 801befa:	f023 0303 	bic.w	r3, r3, #3
 801befe:	f043 0301 	orr.w	r3, r3, #1
 801bf02:	81a3      	strh	r3, [r4, #12]
 801bf04:	89a3      	ldrh	r3, [r4, #12]
 801bf06:	431d      	orrs	r5, r3
 801bf08:	81a5      	strh	r5, [r4, #12]
 801bf0a:	e7cf      	b.n	801beac <__smakebuf_r+0x18>

0801bf0c <__sccl>:
 801bf0c:	b570      	push	{r4, r5, r6, lr}
 801bf0e:	780b      	ldrb	r3, [r1, #0]
 801bf10:	4604      	mov	r4, r0
 801bf12:	2b5e      	cmp	r3, #94	@ 0x5e
 801bf14:	bf0b      	itete	eq
 801bf16:	784b      	ldrbeq	r3, [r1, #1]
 801bf18:	1c4a      	addne	r2, r1, #1
 801bf1a:	1c8a      	addeq	r2, r1, #2
 801bf1c:	2100      	movne	r1, #0
 801bf1e:	bf08      	it	eq
 801bf20:	2101      	moveq	r1, #1
 801bf22:	3801      	subs	r0, #1
 801bf24:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801bf28:	f800 1f01 	strb.w	r1, [r0, #1]!
 801bf2c:	42a8      	cmp	r0, r5
 801bf2e:	d1fb      	bne.n	801bf28 <__sccl+0x1c>
 801bf30:	b90b      	cbnz	r3, 801bf36 <__sccl+0x2a>
 801bf32:	1e50      	subs	r0, r2, #1
 801bf34:	bd70      	pop	{r4, r5, r6, pc}
 801bf36:	f081 0101 	eor.w	r1, r1, #1
 801bf3a:	54e1      	strb	r1, [r4, r3]
 801bf3c:	4610      	mov	r0, r2
 801bf3e:	4602      	mov	r2, r0
 801bf40:	f812 5b01 	ldrb.w	r5, [r2], #1
 801bf44:	2d2d      	cmp	r5, #45	@ 0x2d
 801bf46:	d005      	beq.n	801bf54 <__sccl+0x48>
 801bf48:	2d5d      	cmp	r5, #93	@ 0x5d
 801bf4a:	d016      	beq.n	801bf7a <__sccl+0x6e>
 801bf4c:	2d00      	cmp	r5, #0
 801bf4e:	d0f1      	beq.n	801bf34 <__sccl+0x28>
 801bf50:	462b      	mov	r3, r5
 801bf52:	e7f2      	b.n	801bf3a <__sccl+0x2e>
 801bf54:	7846      	ldrb	r6, [r0, #1]
 801bf56:	2e5d      	cmp	r6, #93	@ 0x5d
 801bf58:	d0fa      	beq.n	801bf50 <__sccl+0x44>
 801bf5a:	42b3      	cmp	r3, r6
 801bf5c:	dcf8      	bgt.n	801bf50 <__sccl+0x44>
 801bf5e:	3002      	adds	r0, #2
 801bf60:	461a      	mov	r2, r3
 801bf62:	3201      	adds	r2, #1
 801bf64:	4296      	cmp	r6, r2
 801bf66:	54a1      	strb	r1, [r4, r2]
 801bf68:	dcfb      	bgt.n	801bf62 <__sccl+0x56>
 801bf6a:	1af2      	subs	r2, r6, r3
 801bf6c:	3a01      	subs	r2, #1
 801bf6e:	1c5d      	adds	r5, r3, #1
 801bf70:	42b3      	cmp	r3, r6
 801bf72:	bfa8      	it	ge
 801bf74:	2200      	movge	r2, #0
 801bf76:	18ab      	adds	r3, r5, r2
 801bf78:	e7e1      	b.n	801bf3e <__sccl+0x32>
 801bf7a:	4610      	mov	r0, r2
 801bf7c:	e7da      	b.n	801bf34 <__sccl+0x28>

0801bf7e <__submore>:
 801bf7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bf82:	460c      	mov	r4, r1
 801bf84:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801bf86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bf8a:	4299      	cmp	r1, r3
 801bf8c:	d11d      	bne.n	801bfca <__submore+0x4c>
 801bf8e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801bf92:	f7fe fceb 	bl	801a96c <_malloc_r>
 801bf96:	b918      	cbnz	r0, 801bfa0 <__submore+0x22>
 801bf98:	f04f 30ff 	mov.w	r0, #4294967295
 801bf9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bfa0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801bfa4:	63a3      	str	r3, [r4, #56]	@ 0x38
 801bfa6:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801bfaa:	6360      	str	r0, [r4, #52]	@ 0x34
 801bfac:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801bfb0:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801bfb4:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801bfb8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 801bfbc:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801bfc0:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801bfc4:	6020      	str	r0, [r4, #0]
 801bfc6:	2000      	movs	r0, #0
 801bfc8:	e7e8      	b.n	801bf9c <__submore+0x1e>
 801bfca:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 801bfcc:	0077      	lsls	r7, r6, #1
 801bfce:	463a      	mov	r2, r7
 801bfd0:	f000 f886 	bl	801c0e0 <_realloc_r>
 801bfd4:	4605      	mov	r5, r0
 801bfd6:	2800      	cmp	r0, #0
 801bfd8:	d0de      	beq.n	801bf98 <__submore+0x1a>
 801bfda:	eb00 0806 	add.w	r8, r0, r6
 801bfde:	4601      	mov	r1, r0
 801bfe0:	4632      	mov	r2, r6
 801bfe2:	4640      	mov	r0, r8
 801bfe4:	f7fd fe61 	bl	8019caa <memcpy>
 801bfe8:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 801bfec:	f8c4 8000 	str.w	r8, [r4]
 801bff0:	e7e9      	b.n	801bfc6 <__submore+0x48>
	...

0801bff4 <_fstat_r>:
 801bff4:	b538      	push	{r3, r4, r5, lr}
 801bff6:	4d07      	ldr	r5, [pc, #28]	@ (801c014 <_fstat_r+0x20>)
 801bff8:	2300      	movs	r3, #0
 801bffa:	4604      	mov	r4, r0
 801bffc:	4608      	mov	r0, r1
 801bffe:	4611      	mov	r1, r2
 801c000:	602b      	str	r3, [r5, #0]
 801c002:	f7e5 fd6d 	bl	8001ae0 <_fstat>
 801c006:	1c43      	adds	r3, r0, #1
 801c008:	d102      	bne.n	801c010 <_fstat_r+0x1c>
 801c00a:	682b      	ldr	r3, [r5, #0]
 801c00c:	b103      	cbz	r3, 801c010 <_fstat_r+0x1c>
 801c00e:	6023      	str	r3, [r4, #0]
 801c010:	bd38      	pop	{r3, r4, r5, pc}
 801c012:	bf00      	nop
 801c014:	2400f704 	.word	0x2400f704

0801c018 <_isatty_r>:
 801c018:	b538      	push	{r3, r4, r5, lr}
 801c01a:	4d06      	ldr	r5, [pc, #24]	@ (801c034 <_isatty_r+0x1c>)
 801c01c:	2300      	movs	r3, #0
 801c01e:	4604      	mov	r4, r0
 801c020:	4608      	mov	r0, r1
 801c022:	602b      	str	r3, [r5, #0]
 801c024:	f7e5 fd6c 	bl	8001b00 <_isatty>
 801c028:	1c43      	adds	r3, r0, #1
 801c02a:	d102      	bne.n	801c032 <_isatty_r+0x1a>
 801c02c:	682b      	ldr	r3, [r5, #0]
 801c02e:	b103      	cbz	r3, 801c032 <_isatty_r+0x1a>
 801c030:	6023      	str	r3, [r4, #0]
 801c032:	bd38      	pop	{r3, r4, r5, pc}
 801c034:	2400f704 	.word	0x2400f704

0801c038 <_sbrk_r>:
 801c038:	b538      	push	{r3, r4, r5, lr}
 801c03a:	4d06      	ldr	r5, [pc, #24]	@ (801c054 <_sbrk_r+0x1c>)
 801c03c:	2300      	movs	r3, #0
 801c03e:	4604      	mov	r4, r0
 801c040:	4608      	mov	r0, r1
 801c042:	602b      	str	r3, [r5, #0]
 801c044:	f7e5 fd74 	bl	8001b30 <_sbrk>
 801c048:	1c43      	adds	r3, r0, #1
 801c04a:	d102      	bne.n	801c052 <_sbrk_r+0x1a>
 801c04c:	682b      	ldr	r3, [r5, #0]
 801c04e:	b103      	cbz	r3, 801c052 <_sbrk_r+0x1a>
 801c050:	6023      	str	r3, [r4, #0]
 801c052:	bd38      	pop	{r3, r4, r5, pc}
 801c054:	2400f704 	.word	0x2400f704

0801c058 <__assert_func>:
 801c058:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c05a:	4614      	mov	r4, r2
 801c05c:	461a      	mov	r2, r3
 801c05e:	4b09      	ldr	r3, [pc, #36]	@ (801c084 <__assert_func+0x2c>)
 801c060:	681b      	ldr	r3, [r3, #0]
 801c062:	4605      	mov	r5, r0
 801c064:	68d8      	ldr	r0, [r3, #12]
 801c066:	b954      	cbnz	r4, 801c07e <__assert_func+0x26>
 801c068:	4b07      	ldr	r3, [pc, #28]	@ (801c088 <__assert_func+0x30>)
 801c06a:	461c      	mov	r4, r3
 801c06c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c070:	9100      	str	r1, [sp, #0]
 801c072:	462b      	mov	r3, r5
 801c074:	4905      	ldr	r1, [pc, #20]	@ (801c08c <__assert_func+0x34>)
 801c076:	f000 f95b 	bl	801c330 <fiprintf>
 801c07a:	f000 f96b 	bl	801c354 <abort>
 801c07e:	4b04      	ldr	r3, [pc, #16]	@ (801c090 <__assert_func+0x38>)
 801c080:	e7f4      	b.n	801c06c <__assert_func+0x14>
 801c082:	bf00      	nop
 801c084:	24000050 	.word	0x24000050
 801c088:	0801d481 	.word	0x0801d481
 801c08c:	0801d453 	.word	0x0801d453
 801c090:	0801d446 	.word	0x0801d446

0801c094 <_calloc_r>:
 801c094:	b570      	push	{r4, r5, r6, lr}
 801c096:	fba1 5402 	umull	r5, r4, r1, r2
 801c09a:	b93c      	cbnz	r4, 801c0ac <_calloc_r+0x18>
 801c09c:	4629      	mov	r1, r5
 801c09e:	f7fe fc65 	bl	801a96c <_malloc_r>
 801c0a2:	4606      	mov	r6, r0
 801c0a4:	b928      	cbnz	r0, 801c0b2 <_calloc_r+0x1e>
 801c0a6:	2600      	movs	r6, #0
 801c0a8:	4630      	mov	r0, r6
 801c0aa:	bd70      	pop	{r4, r5, r6, pc}
 801c0ac:	220c      	movs	r2, #12
 801c0ae:	6002      	str	r2, [r0, #0]
 801c0b0:	e7f9      	b.n	801c0a6 <_calloc_r+0x12>
 801c0b2:	462a      	mov	r2, r5
 801c0b4:	4621      	mov	r1, r4
 801c0b6:	f7fd fcfb 	bl	8019ab0 <memset>
 801c0ba:	e7f5      	b.n	801c0a8 <_calloc_r+0x14>

0801c0bc <__ascii_mbtowc>:
 801c0bc:	b082      	sub	sp, #8
 801c0be:	b901      	cbnz	r1, 801c0c2 <__ascii_mbtowc+0x6>
 801c0c0:	a901      	add	r1, sp, #4
 801c0c2:	b142      	cbz	r2, 801c0d6 <__ascii_mbtowc+0x1a>
 801c0c4:	b14b      	cbz	r3, 801c0da <__ascii_mbtowc+0x1e>
 801c0c6:	7813      	ldrb	r3, [r2, #0]
 801c0c8:	600b      	str	r3, [r1, #0]
 801c0ca:	7812      	ldrb	r2, [r2, #0]
 801c0cc:	1e10      	subs	r0, r2, #0
 801c0ce:	bf18      	it	ne
 801c0d0:	2001      	movne	r0, #1
 801c0d2:	b002      	add	sp, #8
 801c0d4:	4770      	bx	lr
 801c0d6:	4610      	mov	r0, r2
 801c0d8:	e7fb      	b.n	801c0d2 <__ascii_mbtowc+0x16>
 801c0da:	f06f 0001 	mvn.w	r0, #1
 801c0de:	e7f8      	b.n	801c0d2 <__ascii_mbtowc+0x16>

0801c0e0 <_realloc_r>:
 801c0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c0e4:	4680      	mov	r8, r0
 801c0e6:	4615      	mov	r5, r2
 801c0e8:	460c      	mov	r4, r1
 801c0ea:	b921      	cbnz	r1, 801c0f6 <_realloc_r+0x16>
 801c0ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c0f0:	4611      	mov	r1, r2
 801c0f2:	f7fe bc3b 	b.w	801a96c <_malloc_r>
 801c0f6:	b92a      	cbnz	r2, 801c104 <_realloc_r+0x24>
 801c0f8:	f7fe fbc4 	bl	801a884 <_free_r>
 801c0fc:	2400      	movs	r4, #0
 801c0fe:	4620      	mov	r0, r4
 801c100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c104:	f000 f92d 	bl	801c362 <_malloc_usable_size_r>
 801c108:	4285      	cmp	r5, r0
 801c10a:	4606      	mov	r6, r0
 801c10c:	d802      	bhi.n	801c114 <_realloc_r+0x34>
 801c10e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801c112:	d8f4      	bhi.n	801c0fe <_realloc_r+0x1e>
 801c114:	4629      	mov	r1, r5
 801c116:	4640      	mov	r0, r8
 801c118:	f7fe fc28 	bl	801a96c <_malloc_r>
 801c11c:	4607      	mov	r7, r0
 801c11e:	2800      	cmp	r0, #0
 801c120:	d0ec      	beq.n	801c0fc <_realloc_r+0x1c>
 801c122:	42b5      	cmp	r5, r6
 801c124:	462a      	mov	r2, r5
 801c126:	4621      	mov	r1, r4
 801c128:	bf28      	it	cs
 801c12a:	4632      	movcs	r2, r6
 801c12c:	f7fd fdbd 	bl	8019caa <memcpy>
 801c130:	4621      	mov	r1, r4
 801c132:	4640      	mov	r0, r8
 801c134:	f7fe fba6 	bl	801a884 <_free_r>
 801c138:	463c      	mov	r4, r7
 801c13a:	e7e0      	b.n	801c0fe <_realloc_r+0x1e>

0801c13c <_strtol_l.constprop.0>:
 801c13c:	2b24      	cmp	r3, #36	@ 0x24
 801c13e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c142:	4686      	mov	lr, r0
 801c144:	4690      	mov	r8, r2
 801c146:	d801      	bhi.n	801c14c <_strtol_l.constprop.0+0x10>
 801c148:	2b01      	cmp	r3, #1
 801c14a:	d106      	bne.n	801c15a <_strtol_l.constprop.0+0x1e>
 801c14c:	f7fd fd80 	bl	8019c50 <__errno>
 801c150:	2316      	movs	r3, #22
 801c152:	6003      	str	r3, [r0, #0]
 801c154:	2000      	movs	r0, #0
 801c156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c15a:	4834      	ldr	r0, [pc, #208]	@ (801c22c <_strtol_l.constprop.0+0xf0>)
 801c15c:	460d      	mov	r5, r1
 801c15e:	462a      	mov	r2, r5
 801c160:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c164:	5d06      	ldrb	r6, [r0, r4]
 801c166:	f016 0608 	ands.w	r6, r6, #8
 801c16a:	d1f8      	bne.n	801c15e <_strtol_l.constprop.0+0x22>
 801c16c:	2c2d      	cmp	r4, #45	@ 0x2d
 801c16e:	d12d      	bne.n	801c1cc <_strtol_l.constprop.0+0x90>
 801c170:	782c      	ldrb	r4, [r5, #0]
 801c172:	2601      	movs	r6, #1
 801c174:	1c95      	adds	r5, r2, #2
 801c176:	f033 0210 	bics.w	r2, r3, #16
 801c17a:	d109      	bne.n	801c190 <_strtol_l.constprop.0+0x54>
 801c17c:	2c30      	cmp	r4, #48	@ 0x30
 801c17e:	d12a      	bne.n	801c1d6 <_strtol_l.constprop.0+0x9a>
 801c180:	782a      	ldrb	r2, [r5, #0]
 801c182:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801c186:	2a58      	cmp	r2, #88	@ 0x58
 801c188:	d125      	bne.n	801c1d6 <_strtol_l.constprop.0+0x9a>
 801c18a:	786c      	ldrb	r4, [r5, #1]
 801c18c:	2310      	movs	r3, #16
 801c18e:	3502      	adds	r5, #2
 801c190:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801c194:	f10c 3cff 	add.w	ip, ip, #4294967295
 801c198:	2200      	movs	r2, #0
 801c19a:	fbbc f9f3 	udiv	r9, ip, r3
 801c19e:	4610      	mov	r0, r2
 801c1a0:	fb03 ca19 	mls	sl, r3, r9, ip
 801c1a4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801c1a8:	2f09      	cmp	r7, #9
 801c1aa:	d81b      	bhi.n	801c1e4 <_strtol_l.constprop.0+0xa8>
 801c1ac:	463c      	mov	r4, r7
 801c1ae:	42a3      	cmp	r3, r4
 801c1b0:	dd27      	ble.n	801c202 <_strtol_l.constprop.0+0xc6>
 801c1b2:	1c57      	adds	r7, r2, #1
 801c1b4:	d007      	beq.n	801c1c6 <_strtol_l.constprop.0+0x8a>
 801c1b6:	4581      	cmp	r9, r0
 801c1b8:	d320      	bcc.n	801c1fc <_strtol_l.constprop.0+0xc0>
 801c1ba:	d101      	bne.n	801c1c0 <_strtol_l.constprop.0+0x84>
 801c1bc:	45a2      	cmp	sl, r4
 801c1be:	db1d      	blt.n	801c1fc <_strtol_l.constprop.0+0xc0>
 801c1c0:	fb00 4003 	mla	r0, r0, r3, r4
 801c1c4:	2201      	movs	r2, #1
 801c1c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c1ca:	e7eb      	b.n	801c1a4 <_strtol_l.constprop.0+0x68>
 801c1cc:	2c2b      	cmp	r4, #43	@ 0x2b
 801c1ce:	bf04      	itt	eq
 801c1d0:	782c      	ldrbeq	r4, [r5, #0]
 801c1d2:	1c95      	addeq	r5, r2, #2
 801c1d4:	e7cf      	b.n	801c176 <_strtol_l.constprop.0+0x3a>
 801c1d6:	2b00      	cmp	r3, #0
 801c1d8:	d1da      	bne.n	801c190 <_strtol_l.constprop.0+0x54>
 801c1da:	2c30      	cmp	r4, #48	@ 0x30
 801c1dc:	bf0c      	ite	eq
 801c1de:	2308      	moveq	r3, #8
 801c1e0:	230a      	movne	r3, #10
 801c1e2:	e7d5      	b.n	801c190 <_strtol_l.constprop.0+0x54>
 801c1e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801c1e8:	2f19      	cmp	r7, #25
 801c1ea:	d801      	bhi.n	801c1f0 <_strtol_l.constprop.0+0xb4>
 801c1ec:	3c37      	subs	r4, #55	@ 0x37
 801c1ee:	e7de      	b.n	801c1ae <_strtol_l.constprop.0+0x72>
 801c1f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801c1f4:	2f19      	cmp	r7, #25
 801c1f6:	d804      	bhi.n	801c202 <_strtol_l.constprop.0+0xc6>
 801c1f8:	3c57      	subs	r4, #87	@ 0x57
 801c1fa:	e7d8      	b.n	801c1ae <_strtol_l.constprop.0+0x72>
 801c1fc:	f04f 32ff 	mov.w	r2, #4294967295
 801c200:	e7e1      	b.n	801c1c6 <_strtol_l.constprop.0+0x8a>
 801c202:	1c53      	adds	r3, r2, #1
 801c204:	d108      	bne.n	801c218 <_strtol_l.constprop.0+0xdc>
 801c206:	2322      	movs	r3, #34	@ 0x22
 801c208:	f8ce 3000 	str.w	r3, [lr]
 801c20c:	4660      	mov	r0, ip
 801c20e:	f1b8 0f00 	cmp.w	r8, #0
 801c212:	d0a0      	beq.n	801c156 <_strtol_l.constprop.0+0x1a>
 801c214:	1e69      	subs	r1, r5, #1
 801c216:	e006      	b.n	801c226 <_strtol_l.constprop.0+0xea>
 801c218:	b106      	cbz	r6, 801c21c <_strtol_l.constprop.0+0xe0>
 801c21a:	4240      	negs	r0, r0
 801c21c:	f1b8 0f00 	cmp.w	r8, #0
 801c220:	d099      	beq.n	801c156 <_strtol_l.constprop.0+0x1a>
 801c222:	2a00      	cmp	r2, #0
 801c224:	d1f6      	bne.n	801c214 <_strtol_l.constprop.0+0xd8>
 801c226:	f8c8 1000 	str.w	r1, [r8]
 801c22a:	e794      	b.n	801c156 <_strtol_l.constprop.0+0x1a>
 801c22c:	0801d0f8 	.word	0x0801d0f8

0801c230 <_strtol_r>:
 801c230:	f7ff bf84 	b.w	801c13c <_strtol_l.constprop.0>

0801c234 <_strtoul_l.constprop.0>:
 801c234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801c238:	4e34      	ldr	r6, [pc, #208]	@ (801c30c <_strtoul_l.constprop.0+0xd8>)
 801c23a:	4686      	mov	lr, r0
 801c23c:	460d      	mov	r5, r1
 801c23e:	4628      	mov	r0, r5
 801c240:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c244:	5d37      	ldrb	r7, [r6, r4]
 801c246:	f017 0708 	ands.w	r7, r7, #8
 801c24a:	d1f8      	bne.n	801c23e <_strtoul_l.constprop.0+0xa>
 801c24c:	2c2d      	cmp	r4, #45	@ 0x2d
 801c24e:	d12f      	bne.n	801c2b0 <_strtoul_l.constprop.0+0x7c>
 801c250:	782c      	ldrb	r4, [r5, #0]
 801c252:	2701      	movs	r7, #1
 801c254:	1c85      	adds	r5, r0, #2
 801c256:	f033 0010 	bics.w	r0, r3, #16
 801c25a:	d109      	bne.n	801c270 <_strtoul_l.constprop.0+0x3c>
 801c25c:	2c30      	cmp	r4, #48	@ 0x30
 801c25e:	d12c      	bne.n	801c2ba <_strtoul_l.constprop.0+0x86>
 801c260:	7828      	ldrb	r0, [r5, #0]
 801c262:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801c266:	2858      	cmp	r0, #88	@ 0x58
 801c268:	d127      	bne.n	801c2ba <_strtoul_l.constprop.0+0x86>
 801c26a:	786c      	ldrb	r4, [r5, #1]
 801c26c:	2310      	movs	r3, #16
 801c26e:	3502      	adds	r5, #2
 801c270:	f04f 38ff 	mov.w	r8, #4294967295
 801c274:	2600      	movs	r6, #0
 801c276:	fbb8 f8f3 	udiv	r8, r8, r3
 801c27a:	fb03 f908 	mul.w	r9, r3, r8
 801c27e:	ea6f 0909 	mvn.w	r9, r9
 801c282:	4630      	mov	r0, r6
 801c284:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801c288:	f1bc 0f09 	cmp.w	ip, #9
 801c28c:	d81c      	bhi.n	801c2c8 <_strtoul_l.constprop.0+0x94>
 801c28e:	4664      	mov	r4, ip
 801c290:	42a3      	cmp	r3, r4
 801c292:	dd2a      	ble.n	801c2ea <_strtoul_l.constprop.0+0xb6>
 801c294:	f1b6 3fff 	cmp.w	r6, #4294967295
 801c298:	d007      	beq.n	801c2aa <_strtoul_l.constprop.0+0x76>
 801c29a:	4580      	cmp	r8, r0
 801c29c:	d322      	bcc.n	801c2e4 <_strtoul_l.constprop.0+0xb0>
 801c29e:	d101      	bne.n	801c2a4 <_strtoul_l.constprop.0+0x70>
 801c2a0:	45a1      	cmp	r9, r4
 801c2a2:	db1f      	blt.n	801c2e4 <_strtoul_l.constprop.0+0xb0>
 801c2a4:	fb00 4003 	mla	r0, r0, r3, r4
 801c2a8:	2601      	movs	r6, #1
 801c2aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 801c2ae:	e7e9      	b.n	801c284 <_strtoul_l.constprop.0+0x50>
 801c2b0:	2c2b      	cmp	r4, #43	@ 0x2b
 801c2b2:	bf04      	itt	eq
 801c2b4:	782c      	ldrbeq	r4, [r5, #0]
 801c2b6:	1c85      	addeq	r5, r0, #2
 801c2b8:	e7cd      	b.n	801c256 <_strtoul_l.constprop.0+0x22>
 801c2ba:	2b00      	cmp	r3, #0
 801c2bc:	d1d8      	bne.n	801c270 <_strtoul_l.constprop.0+0x3c>
 801c2be:	2c30      	cmp	r4, #48	@ 0x30
 801c2c0:	bf0c      	ite	eq
 801c2c2:	2308      	moveq	r3, #8
 801c2c4:	230a      	movne	r3, #10
 801c2c6:	e7d3      	b.n	801c270 <_strtoul_l.constprop.0+0x3c>
 801c2c8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801c2cc:	f1bc 0f19 	cmp.w	ip, #25
 801c2d0:	d801      	bhi.n	801c2d6 <_strtoul_l.constprop.0+0xa2>
 801c2d2:	3c37      	subs	r4, #55	@ 0x37
 801c2d4:	e7dc      	b.n	801c290 <_strtoul_l.constprop.0+0x5c>
 801c2d6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801c2da:	f1bc 0f19 	cmp.w	ip, #25
 801c2de:	d804      	bhi.n	801c2ea <_strtoul_l.constprop.0+0xb6>
 801c2e0:	3c57      	subs	r4, #87	@ 0x57
 801c2e2:	e7d5      	b.n	801c290 <_strtoul_l.constprop.0+0x5c>
 801c2e4:	f04f 36ff 	mov.w	r6, #4294967295
 801c2e8:	e7df      	b.n	801c2aa <_strtoul_l.constprop.0+0x76>
 801c2ea:	1c73      	adds	r3, r6, #1
 801c2ec:	d106      	bne.n	801c2fc <_strtoul_l.constprop.0+0xc8>
 801c2ee:	2322      	movs	r3, #34	@ 0x22
 801c2f0:	f8ce 3000 	str.w	r3, [lr]
 801c2f4:	4630      	mov	r0, r6
 801c2f6:	b932      	cbnz	r2, 801c306 <_strtoul_l.constprop.0+0xd2>
 801c2f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c2fc:	b107      	cbz	r7, 801c300 <_strtoul_l.constprop.0+0xcc>
 801c2fe:	4240      	negs	r0, r0
 801c300:	2a00      	cmp	r2, #0
 801c302:	d0f9      	beq.n	801c2f8 <_strtoul_l.constprop.0+0xc4>
 801c304:	b106      	cbz	r6, 801c308 <_strtoul_l.constprop.0+0xd4>
 801c306:	1e69      	subs	r1, r5, #1
 801c308:	6011      	str	r1, [r2, #0]
 801c30a:	e7f5      	b.n	801c2f8 <_strtoul_l.constprop.0+0xc4>
 801c30c:	0801d0f8 	.word	0x0801d0f8

0801c310 <_strtoul_r>:
 801c310:	f7ff bf90 	b.w	801c234 <_strtoul_l.constprop.0>

0801c314 <__ascii_wctomb>:
 801c314:	4603      	mov	r3, r0
 801c316:	4608      	mov	r0, r1
 801c318:	b141      	cbz	r1, 801c32c <__ascii_wctomb+0x18>
 801c31a:	2aff      	cmp	r2, #255	@ 0xff
 801c31c:	d904      	bls.n	801c328 <__ascii_wctomb+0x14>
 801c31e:	228a      	movs	r2, #138	@ 0x8a
 801c320:	601a      	str	r2, [r3, #0]
 801c322:	f04f 30ff 	mov.w	r0, #4294967295
 801c326:	4770      	bx	lr
 801c328:	700a      	strb	r2, [r1, #0]
 801c32a:	2001      	movs	r0, #1
 801c32c:	4770      	bx	lr
	...

0801c330 <fiprintf>:
 801c330:	b40e      	push	{r1, r2, r3}
 801c332:	b503      	push	{r0, r1, lr}
 801c334:	4601      	mov	r1, r0
 801c336:	ab03      	add	r3, sp, #12
 801c338:	4805      	ldr	r0, [pc, #20]	@ (801c350 <fiprintf+0x20>)
 801c33a:	f853 2b04 	ldr.w	r2, [r3], #4
 801c33e:	6800      	ldr	r0, [r0, #0]
 801c340:	9301      	str	r3, [sp, #4]
 801c342:	f7ff fa6f 	bl	801b824 <_vfiprintf_r>
 801c346:	b002      	add	sp, #8
 801c348:	f85d eb04 	ldr.w	lr, [sp], #4
 801c34c:	b003      	add	sp, #12
 801c34e:	4770      	bx	lr
 801c350:	24000050 	.word	0x24000050

0801c354 <abort>:
 801c354:	b508      	push	{r3, lr}
 801c356:	2006      	movs	r0, #6
 801c358:	f000 f834 	bl	801c3c4 <raise>
 801c35c:	2001      	movs	r0, #1
 801c35e:	f7e5 fb6f 	bl	8001a40 <_exit>

0801c362 <_malloc_usable_size_r>:
 801c362:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c366:	1f18      	subs	r0, r3, #4
 801c368:	2b00      	cmp	r3, #0
 801c36a:	bfbc      	itt	lt
 801c36c:	580b      	ldrlt	r3, [r1, r0]
 801c36e:	18c0      	addlt	r0, r0, r3
 801c370:	4770      	bx	lr

0801c372 <_raise_r>:
 801c372:	291f      	cmp	r1, #31
 801c374:	b538      	push	{r3, r4, r5, lr}
 801c376:	4605      	mov	r5, r0
 801c378:	460c      	mov	r4, r1
 801c37a:	d904      	bls.n	801c386 <_raise_r+0x14>
 801c37c:	2316      	movs	r3, #22
 801c37e:	6003      	str	r3, [r0, #0]
 801c380:	f04f 30ff 	mov.w	r0, #4294967295
 801c384:	bd38      	pop	{r3, r4, r5, pc}
 801c386:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c388:	b112      	cbz	r2, 801c390 <_raise_r+0x1e>
 801c38a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c38e:	b94b      	cbnz	r3, 801c3a4 <_raise_r+0x32>
 801c390:	4628      	mov	r0, r5
 801c392:	f000 f831 	bl	801c3f8 <_getpid_r>
 801c396:	4622      	mov	r2, r4
 801c398:	4601      	mov	r1, r0
 801c39a:	4628      	mov	r0, r5
 801c39c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c3a0:	f000 b818 	b.w	801c3d4 <_kill_r>
 801c3a4:	2b01      	cmp	r3, #1
 801c3a6:	d00a      	beq.n	801c3be <_raise_r+0x4c>
 801c3a8:	1c59      	adds	r1, r3, #1
 801c3aa:	d103      	bne.n	801c3b4 <_raise_r+0x42>
 801c3ac:	2316      	movs	r3, #22
 801c3ae:	6003      	str	r3, [r0, #0]
 801c3b0:	2001      	movs	r0, #1
 801c3b2:	e7e7      	b.n	801c384 <_raise_r+0x12>
 801c3b4:	2100      	movs	r1, #0
 801c3b6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c3ba:	4620      	mov	r0, r4
 801c3bc:	4798      	blx	r3
 801c3be:	2000      	movs	r0, #0
 801c3c0:	e7e0      	b.n	801c384 <_raise_r+0x12>
	...

0801c3c4 <raise>:
 801c3c4:	4b02      	ldr	r3, [pc, #8]	@ (801c3d0 <raise+0xc>)
 801c3c6:	4601      	mov	r1, r0
 801c3c8:	6818      	ldr	r0, [r3, #0]
 801c3ca:	f7ff bfd2 	b.w	801c372 <_raise_r>
 801c3ce:	bf00      	nop
 801c3d0:	24000050 	.word	0x24000050

0801c3d4 <_kill_r>:
 801c3d4:	b538      	push	{r3, r4, r5, lr}
 801c3d6:	4d07      	ldr	r5, [pc, #28]	@ (801c3f4 <_kill_r+0x20>)
 801c3d8:	2300      	movs	r3, #0
 801c3da:	4604      	mov	r4, r0
 801c3dc:	4608      	mov	r0, r1
 801c3de:	4611      	mov	r1, r2
 801c3e0:	602b      	str	r3, [r5, #0]
 801c3e2:	f7e5 fb1d 	bl	8001a20 <_kill>
 801c3e6:	1c43      	adds	r3, r0, #1
 801c3e8:	d102      	bne.n	801c3f0 <_kill_r+0x1c>
 801c3ea:	682b      	ldr	r3, [r5, #0]
 801c3ec:	b103      	cbz	r3, 801c3f0 <_kill_r+0x1c>
 801c3ee:	6023      	str	r3, [r4, #0]
 801c3f0:	bd38      	pop	{r3, r4, r5, pc}
 801c3f2:	bf00      	nop
 801c3f4:	2400f704 	.word	0x2400f704

0801c3f8 <_getpid_r>:
 801c3f8:	f7e5 bb0a 	b.w	8001a10 <_getpid>

0801c3fc <_init>:
 801c3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c3fe:	bf00      	nop
 801c400:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c402:	bc08      	pop	{r3}
 801c404:	469e      	mov	lr, r3
 801c406:	4770      	bx	lr

0801c408 <_fini>:
 801c408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c40a:	bf00      	nop
 801c40c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c40e:	bc08      	pop	{r3}
 801c410:	469e      	mov	lr, r3
 801c412:	4770      	bx	lr
