#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 30 20:09:31 2020
# Process ID: 17768
# Current directory: E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1
# Command line: vivado.exe -log GPIO_demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace
# Log file: E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo.vdi
# Journal file: E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source GPIO_demo.tcl -notrace
Command: link_design -top GPIO_demo -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1026.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[4]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[4]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[5]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[5]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[6]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[6]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_CA[7]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SSEG_AN[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:255]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:255]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:256]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:256]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:258]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:258]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:259]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:259]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:261]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:261]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[2]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:262]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:262]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:264]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:264]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_RED[3]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:265]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:265]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:267]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:267]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[0]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:270]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:270]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_BLUE[1]'. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:271]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:271]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:271]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc:271]
Finished Parsing XDC File [E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/GPIO/Basys-3-GPIO/src/constraints/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1026.961 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1026.961 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d65eaa9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.172 ; gain = 288.211

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14d65eaa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14d65eaa9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c6931161

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c6931161

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c6931161

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.279 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c6931161

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.290 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1521.258 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 158c250b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 1521.258 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 158c250b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1521.258 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 158c250b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.258 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.258 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 158c250b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1521.258 ; gain = 494.297
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1521.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.258 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11297a009

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1521.258 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1653dca8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.722 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c17a3996

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.945 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c17a3996

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.946 . Memory (MB): peak = 1521.258 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c17a3996

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e82e70bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1521.258 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13d845e4f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 17b09fa1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17b09fa1a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16ce9bd48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1594c1598

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1749bb044

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abd30f38

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 118861b7b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1316fdd4c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 178374060

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 178374060

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1521.258 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2b3fb9681

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.428 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20ab3d5f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1525.105 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 21e6acc29

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1525.105 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2b3fb9681

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.428. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 284a6131d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848
Phase 4.1 Post Commit Optimization | Checksum: 284a6131d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 284a6131d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 284a6131d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1525.105 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1a03286e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a03286e5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848
Ending Placer Task | Checksum: f3cc8f47

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.105 ; gain = 3.848
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1525.129 ; gain = 0.023
INFO: [Common 17-1381] The checkpoint 'E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1525.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1525.129 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1557.484 ; gain = 17.914
INFO: [Common 17-1381] The checkpoint 'E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ef727137 ConstDB: 0 ShapeSum: 45a1e10 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 152abbff7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1645.863 ; gain = 77.375
Post Restoration Checksum: NetGraph: 6eb7716a NumContArr: e3f44e8d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 152abbff7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1645.863 ; gain = 77.375

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 152abbff7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1651.844 ; gain = 83.355

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 152abbff7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1651.844 ; gain = 83.355
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1974dbd8b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.125 ; gain = 87.637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.410  | TNS=0.000  | WHS=-0.069 | THS=-0.863 |

Phase 2 Router Initialization | Checksum: 1fb17967c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.125 ; gain = 87.637

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 288
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 288
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19434ac78

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e2ecf82c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.082  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 8a51b16b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352
Phase 4 Rip-up And Reroute | Checksum: 8a51b16b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 8a51b16b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 8a51b16b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352
Phase 5 Delay and Skew Optimization | Checksum: 8a51b16b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7cf73d57

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.175  | TNS=0.000  | WHS=0.213  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 7cf73d57

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352
Phase 6 Post Hold Fix | Checksum: 7cf73d57

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0523001 %
  Global Horizontal Routing Utilization  = 0.0442478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7cf73d57

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1656.840 ; gain = 88.352

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7cf73d57

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1658.758 ; gain = 90.270

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fa2b18dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1658.758 ; gain = 90.270

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.175  | TNS=0.000  | WHS=0.213  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fa2b18dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1658.758 ; gain = 90.270
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1658.758 ; gain = 90.270

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1658.758 ; gain = 101.273
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1668.688 ; gain = 9.930
INFO: [Common 17-1381] The checkpoint 'E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/uart_try/uart_try.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force GPIO_demo.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15373184 bits.
Writing bitstream ./GPIO_demo.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2111.000 ; gain = 406.266
INFO: [Common 17-206] Exiting Vivado at Mon Nov 30 20:10:49 2020...
