// Seed: 483905949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_9 = 0;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output wire id_2,
    output tri id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output logic id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11
);
  assign id_2 = -1;
  assign id_4 = -1;
  initial id_8 = id_0 - 1;
  assign id_8 = -1;
  assign id_1 = -1'd0 ? -1'b0 : -1'b0 - {1, -1, 1, 1'b0};
  assign id_4 = -1'b0;
  wire id_13, id_14;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_14
  );
endmodule
