$(VHDLS) += ram_18x2048_1rw_sim.vhd
$(VHDLS) += ram_2x8x256_1rw_sim.vhd
$(VHDLS) += ram_2x8x2048_2rw_sim.vhd
$(VHDLS) += ram_32x1x512_2rw_sim.vhd
$(VHDLS) += rom_32x2048_1r_sim.vhd
