
==============================================================================
XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
          Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.8.743
   Kernels:                judge_index_set_1, hid_bound_set_1
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          77dc8b64-f849-4194-9caf-9f240af10b13
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u200
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2568420)
   Created:                Tue Jun 25 06:55:20 2019
   FPGA Device:            xcu200
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au200:1.0
   Board Part:             xilinx.com:au200:part0:1.0
   Platform VBNV:          xilinx_u200_xdma_201830_2
   Static UUID:            c102e7af-b2b8-4381-992b-9a00cc3863eb
   Feature ROM TimeStamp:  1561465320

Clocks
------
   No clock frequency data available.

Memory Configuration
--------------------
   Name:         DDR[2]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0xa
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x14
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x1e
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x28
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        4
   Type:         MEM_STREAMING
   Base Address: 0x32
   Address Size: 0x0
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        5
   Type:         MEM_STREAMING
   Base Address: 0x3c
   Address Size: 0x0
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        6
   Type:         MEM_DDR4
   Base Address: 0x10046
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        7
   Type:         MEM_DDR4
   Base Address: 0x10050
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[2]
   Index:        8
   Type:         MEM_DDR4
   Base Address: 0x1005a
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         DDR[1]
   Index:        9
   Type:         MEM_DDR4
   Base Address: 0x10064
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        10
   Type:         MEM_STREAMING
   Base Address: 0x1003c
   Address Size: 0x4000000
   Bank Used:    Yes

   Name:         hlsaxisapuint32
   Index:        11
   Type:         MEM_STREAMING
   Base Address: 0x10032
   Address Size: 0x4000000
   Bank Used:    Yes
==============================================================================
Kernel: judge_index_set_1

Definition
----------
   Signature: judge_index_set_1 (void* FP_DB, void* hash_table, void* query, void* judge, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& locate_stream_in, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& count_stream_in)

Ports
-----
   Port:          M_AXI_DB_JUDGE_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_TABLE_JUDGE_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_QUERY_JUDGE_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_JUDGE_JUDGE_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          LOCATE_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          COUNT_STREAM_IN
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        judge_index_set_1
   Base Address: 0x0

   Argument:          FP_DB
   Register Offset:   0x10
   Port:              M_AXI_DB_JUDGE_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          hash_table
   Register Offset:   0x1C
   Port:              M_AXI_TABLE_JUDGE_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          query
   Register Offset:   0x28
   Port:              M_AXI_QUERY_JUDGE_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          judge
   Register Offset:   0x34
   Port:              M_AXI_JUDGE_JUDGE_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          locate_stream_in
   Register Offset:   0x0
   Port:              LOCATE_STREAM_IN
   Memory:            <not applicable>

   Argument:          count_stream_in
   Register Offset:   0x0
   Port:              COUNT_STREAM_IN
   Memory:            <not applicable>
Kernel: hid_bound_set_1

Definition
----------
   Signature: hid_bound_set_1 (void* flame, void* hash_table_pointer, void* FP_DB, void* hash_table, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& count_stream_out, stream<hls::axis<ap_uint<32>, 0, 0, 0>, 0>& locate_stream_out)

Ports
-----
   Port:          M_AXI_FLAME_HID_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_POINTER_HID_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_DB_SWITCH_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_TABLE_SWITCH_SET_1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          COUNT_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          LOCATE_STREAM_OUT
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        hid_bound_set_1
   Base Address: 0x10000

   Argument:          flame
   Register Offset:   0x10
   Port:              M_AXI_FLAME_HID_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          hash_table_pointer
   Register Offset:   0x1C
   Port:              M_AXI_POINTER_HID_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          FP_DB
   Register Offset:   0x28
   Port:              M_AXI_DB_SWITCH_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          hash_table
   Register Offset:   0x34
   Port:              M_AXI_TABLE_SWITCH_SET_1
   Memory:            DDR[1] (MEM_DDR4)

   Argument:          count_stream_out
   Register Offset:   0x0
   Port:              COUNT_STREAM_OUT
   Memory:            <not applicable>

   Argument:          locate_stream_out
   Register Offset:   0x0
   Port:              LOCATE_STREAM_OUT
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --config ../../src/cfg/u200.cfg --connectivity.nk hid_bound_set_1:1:hid_bound_set_1 --connectivity.nk judge_index_set_1:1:judge_index_set_1 --connectivity.sp hid_bound_set_1.FP_DB:DDR[2] --connectivity.sp judge_index_set_1.FP_DB:DDR[2] --connectivity.sp hid_bound_set_1.hash_table:DDR[0] --connectivity.sp judge_index_set_1.hash_table:DDR[0] --connectivity.sp hid_bound_set_1.hash_table_pointer:DDR[1] --connectivity.sp hid_bound_set_1.flame:PLRAM[1] --connectivity.sp judge_index_set_1.query:PLRAM[1] --connectivity.stream_connect hid_bound_set_1.count_stream_out:judge_index_set_1.count_stream_in --connectivity.stream_connect hid_bound_set_1.locate_stream_out:judge_index_set_1.locate_stream_in --hls.jobs 4 --input_files ./hid_bound_set_1.xo --input_files ./judge_index_set_1.xo --link --optimize 0 --output table_serch.xclbin --platform xilinx_u200_xdma_201830_2 --report_level 0 --target sw_emu 
   Options:       --config ../../src/cfg/u200.cfg
                  --connectivity.nk hid_bound_set_1:1:hid_bound_set_1
                  --connectivity.nk judge_index_set_1:1:judge_index_set_1
                  --connectivity.sp hid_bound_set_1.FP_DB:DDR[2]
                  --connectivity.sp judge_index_set_1.FP_DB:DDR[2]
                  --connectivity.sp hid_bound_set_1.hash_table:DDR[0]
                  --connectivity.sp judge_index_set_1.hash_table:DDR[0]
                  --connectivity.sp hid_bound_set_1.hash_table_pointer:DDR[1]
                  --connectivity.sp hid_bound_set_1.flame:PLRAM[1]
                  --connectivity.sp judge_index_set_1.query:PLRAM[1]
                  --connectivity.stream_connect hid_bound_set_1.count_stream_out:judge_index_set_1.count_stream_in
                  --connectivity.stream_connect hid_bound_set_1.locate_stream_out:judge_index_set_1.locate_stream_in
                  --hls.jobs 4
                  --input_files ./hid_bound_set_1.xo
                  --input_files ./judge_index_set_1.xo
                  --link
                  --optimize 0
                  --output table_serch.xclbin
                  --platform xilinx_u200_xdma_201830_2
                  --report_level 0
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
