```verilog
module top_module(
    input a, 
    input b,
    output wire out_assign,
    output reg out_alwaysblock
);

    // Using assign statement for AND operation
    assign out_assign = a & b;
    
    // Using always block for AND operation
    always @(*) begin
        out_alwaysblock = a & b;
    end

endmodule
```