<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by GRLIB script generator         -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
  </header>

  <version xil_pn:ise_version="13.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="leon3mp.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/version.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/config_types.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="grlib_config.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/stdlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/stdio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/stdlib/testlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/util/util.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/sparc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/sparc_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/sparc/cpu_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/modgen/multlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/amba.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/devices.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/defmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/apbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/ahbctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/ahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/dma2ahb_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/grlib/amba/amba_tp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="grlib"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/unisim_VPKG.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/unisim_VCOMP.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/simple_simprim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/tech/unisim/ise/unisim_VITAL.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="unisim"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/synplify/sim/synplify.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="synplify"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/synplify/sim/synattr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="synplify"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/gencomp/gencomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/gencomp/netcomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/memory_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddr_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/mul_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddr_phy_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/ddrphy_datapath.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/sim_pll.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/inferred/lpddr2_phy_inferred.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/memory_virtex.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/memory_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/buffer_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/pads_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/clkgen_virtex.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/clkgen_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/tap_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/ddr_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/ddr_phy_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/sysmon_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/mul_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/unisim/spictrl_unisim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allclkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allmem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allmul.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/allpads.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/alltap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkmux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkinv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkand.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddr_ireg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddr_oreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ddrphy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram64.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_2p.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_dp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncfifo_2p.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/regfile_3p.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/tap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/techbuf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/nandtree.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iodpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/lvds_combo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/odpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad_ds.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/toutpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/skew_outpad.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grlfpw_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grfpw_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/leon4_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/mul_61x61.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/cpu_disas_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/ringosc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/system_monitor.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/grgates.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/inpad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/outpad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/iopad_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram128bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram256bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram128.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram156bw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/techmult.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/spictrl_net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/scanreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncrambw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncram_2pbw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/sdram_phy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/syncreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/techmap/maps/clkinv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="techmap"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/comp/ethcomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_rstgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_edcl_ahb_mst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/eth_ahb_mst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_tx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/greth_rx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/core/grethc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/wrapper/greth_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/eth/wrapper/greth_gbit_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="eth"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2c_master_bit_ctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="opencores"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2c_master_byte_ctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="opencores"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/opencores/i2c/i2coc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="opencores"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/arith.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/mul32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/arith/div32.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/memctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdctrl64.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/sdmctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/memctrl/srctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmuconfig.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmuiface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/libmmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutlbcam.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmulrue.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmulru.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutlb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmutw.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/srmmu/mmu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/leon3/leon3.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/leon3/grfpushwx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/irqmp/irqmp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/l2cache/v2-pkg/l2cache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/misc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/rstgen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/gptimer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbdpram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace_mmb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbtrace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgpio.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahbstat.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/logan.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/apbps2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/charrom_package.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/charrom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/apbvga.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/svgactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grsysmon.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgpreg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/ahb_mst_iface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/misc/grgprbank.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/net/net.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pci.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pcipads.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/pcitrace/pcitrace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pcilib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pciahbmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_target.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_mt.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/dmactrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pci_mtf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/grpci1/pcidma.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_master.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_target.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/pci/ptf/pt_pci_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/libdcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/apbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/dcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/dcom_uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/uart/ahbuart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/sram16.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/phy.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ahbrep.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/delay_wire.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/pwm_check.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddrram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddr2ram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/sim/ddr3ram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/libjtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagcom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/ahbjtag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/ahbjtag_bsd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/bscanregs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/bscanregsbd.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagcom2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/jtag/jtagtst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/ethernet_mac.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_gbit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/greth_gbit_mb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/grethm.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/greth/rgmii.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrpkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrintpkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrphy_wrap.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddrspa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spa.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2buf.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax_ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr2spax_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr1spax.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ddr1spax_ddr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2mig_series7_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2mig_series7.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2avl_async.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/ddr/ahb2avl_async_be.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cmst.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cmst_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2cslv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahbx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_apb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/gaisler/i2c/i2c2ahb_apb_gen.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="gaisler"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/memoryctrl/memoryctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/memoryctrl/mctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pcicomp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pci_arb_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pci_arb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/esa/pci/pciarb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="esa"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/utilities/conversions.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="fmf"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/utilities/gen_utils.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="fmf"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/flash.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="fmf"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/s25fl064a.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="fmf"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/flash/m25p80.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="fmf"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/fmf/fifo/idt7202.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="fmf"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/micron/sdram/components.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="micron"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/micron/sdram/mt48lc16m16a2.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="micron"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/common/common_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_sync.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_fracDiv.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_crc.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_uart_rxBit.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_uart_rxByte.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_uart_tx.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/utils_optiprims.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/simUtils_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/simUtils_mem_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/utils/simUtils_scanner_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_addrConv_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_ramBlock_singlePort.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_ramBlock.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_arbiter.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_demux.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_crossClock.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/bus/bus_stage.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_version_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_pipeline_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_ctrlRegs_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_intIface_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_opcodeDatapath_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_opcodeAlu_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_opcodeBranch_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_opcodeMemory_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_opcodeMultiplier_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_opcode_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_trap_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_asDisas_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_alu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_brku.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_br.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_cfgCtrl_decode.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_cfgCtrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_forward.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_contextPipelaneIFace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_contextRegLogic.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_ctrlRegs_busSwitch.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_ctrlRegs_contextLaneSwitch.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_ctrlRegs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_dmemSwitch.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_globalRegLogic.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_gpRegs_mem.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_gpRegs_sim.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_gpRegs_simple.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_gpRegs.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_limmRouting.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_memu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_mulu.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_pipelane.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_stopBitRouting.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_trapRouting.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_pipelanes.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_instructionBuffer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_trace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_listOpcodes_tb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/core/core_cfgCtrl_tb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_data_blockData.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_data_blockTag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_data_blockValid.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_data_mainCtrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_data_block.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_data.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_instr_blockData.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_instr_blockTag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_instr_blockValid.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_instr_missCtrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_instr_block.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache_instr.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/cache/cache.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/gaisler/bus2ahb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/gaisler/ahb2bus.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/gaisler/ahb_snoop.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_uart_packetHandler.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_uart_packetBuffer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_uart_packetControl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_uart_fifo.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_uart_busIface.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_uart_switch.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_uart.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_irq.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/periph/periph_trace.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/system/rvsys_grlib_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/system/rvsys_grlib_rctrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/system/rvsys_grlib.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/system/rvsys_standalone_pkg.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/system/rvsys_standalone_core.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/system/rvsys_standalone_cachedCore.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="rvex-lib/rvex/system/rvsys_standalone.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
      <library xil_pn:name="rvex"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/debug.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="work"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/grtestmod.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="work"/>
    </file>
    <file xil_pn:name="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/lib/work/debug/cpu_disas.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <library xil_pn:name="work"/>
    </file>
    <file xil_pn:name="ahb2mig_ml605.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="config.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="ahbrom.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="svga2ch7301c.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="gtxclk.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="ptag.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="gracectrl.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="leon3mp.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="testbench.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
    </file>
  </files>
  <properties>
    <property xil_pn:name="Allow Unmatched LOC Constraints" xil_pn:value="true"/>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false"/>
    <property xil_pn:name="Bus Delimiter" xil_pn:value="()"/>
    <property xil_pn:name="Constraints Entry" xil_pn:value="Constraints Editor"/>
    <property xil_pn:name="Create Mask File" xil_pn:value="true"/>
    <property xil_pn:name="Create ReadBack Data Files" xil_pn:value="true"/>
    <property xil_pn:name="Device" xil_pn:value="XC6VLX240T"/>
    <property xil_pn:name="Device Family" xil_pn:value="Virtex6"/>
    <property xil_pn:name="Drive Done Pin High" xil_pn:value="true"/>
    <property xil_pn:name="FSM Encoding Algorithm" xil_pn:value="None"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|leon3mp|rtl"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/leon3mp"/>
    <property xil_pn:name="Macro Search Path" xil_pn:value="/home/user/workspace/rvex-rewrite/grlib/grlib-gpl-1.3.7-b4144/netlists/xilinx/Virtex4"/>
    <property xil_pn:name="Other Map Command Line Options" xil_pn:value=""/>
    <property xil_pn:name="Other XST Command Line Options" xil_pn:value="-uc leon3mp.xcf"/>
    <property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="high"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="leon3mp"/>
    <property xil_pn:name="PROP_xilxBitgCfg_GenOpt_MaskFile_virtex2" xil_pn:value="true"/>
    <property xil_pn:name="PROP_xilxBitgCfg_GenOpt_ReadBack_virtex2" xil_pn:value="true"/>
    <property xil_pn:name="Pack I/O Registers into IOBs" xil_pn:value="Yes"/>
    <property xil_pn:name="Pack I/O Registers/Latches into IOBs" xil_pn:value="For Inputs and Outputs"/>
    <property xil_pn:name="Package" xil_pn:value="ff1156"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL"/>
    <property xil_pn:name="Run Design Rules Checker (DRC)" xil_pn:value="false"/>
    <property xil_pn:name="Simulator" xil_pn:value="Modelsim-SE VHDL"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-1"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
    <property xil_pn:name="Verbose Property Persistence" xil_pn:value="false"/>
    <property xil_pn:name="Manual Implementation Compile Order" xil_pn:value="true"/>
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="testbench"/>
  </properties>
  <bindings/>
  <libraries>
    <library xil_pn:name="grlib"/>
    <library xil_pn:name="secureip"/>
    <library xil_pn:name="unisim"/>
    <library xil_pn:name="synplify"/>
    <library xil_pn:name="techmap"/>
    <library xil_pn:name="eth"/>
    <library xil_pn:name="opencores"/>
    <library xil_pn:name="gaisler"/>
    <library xil_pn:name="esa"/>
    <library xil_pn:name="fmf"/>
    <library xil_pn:name="micron"/>
    <library xil_pn:name="rvex"/>
    <library xil_pn:name="work"/>
  </libraries>
  <partitions>
    <partition xil_pn:name="/leon3mp"/>
  </partitions>
</project>
