;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* d */
d__0__DR EQU CYREG_GPIO_PRT1_DR
d__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__0__HSIOM_MASK EQU 0x0000000F
d__0__HSIOM_SHIFT EQU 0
d__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__0__INTR EQU CYREG_GPIO_PRT1_INTR
d__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__0__MASK EQU 0x01
d__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
d__0__OUT_SEL_SHIFT EQU 0
d__0__OUT_SEL_VAL EQU 1
d__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__0__PC EQU CYREG_GPIO_PRT1_PC
d__0__PC2 EQU CYREG_GPIO_PRT1_PC2
d__0__PORT EQU 1
d__0__PS EQU CYREG_GPIO_PRT1_PS
d__0__SHIFT EQU 0
d__1__DR EQU CYREG_GPIO_PRT1_DR
d__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__1__HSIOM_MASK EQU 0x000000F0
d__1__HSIOM_SHIFT EQU 4
d__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__1__INTR EQU CYREG_GPIO_PRT1_INTR
d__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__1__MASK EQU 0x02
d__1__OUT_SEL EQU CYREG_UDB_PA1_CFG10
d__1__OUT_SEL_SHIFT EQU 2
d__1__OUT_SEL_VAL EQU 2
d__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__1__PC EQU CYREG_GPIO_PRT1_PC
d__1__PC2 EQU CYREG_GPIO_PRT1_PC2
d__1__PORT EQU 1
d__1__PS EQU CYREG_GPIO_PRT1_PS
d__1__SHIFT EQU 1
d__2__DR EQU CYREG_GPIO_PRT1_DR
d__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__2__HSIOM_MASK EQU 0x00000F00
d__2__HSIOM_SHIFT EQU 8
d__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__2__INTR EQU CYREG_GPIO_PRT1_INTR
d__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__2__MASK EQU 0x04
d__2__OUT_SEL EQU CYREG_UDB_PA1_CFG10
d__2__OUT_SEL_SHIFT EQU 4
d__2__OUT_SEL_VAL EQU 0
d__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__2__PC EQU CYREG_GPIO_PRT1_PC
d__2__PC2 EQU CYREG_GPIO_PRT1_PC2
d__2__PORT EQU 1
d__2__PS EQU CYREG_GPIO_PRT1_PS
d__2__SHIFT EQU 2
d__3__DR EQU CYREG_GPIO_PRT1_DR
d__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__3__HSIOM_MASK EQU 0x0000F000
d__3__HSIOM_SHIFT EQU 12
d__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__3__INTR EQU CYREG_GPIO_PRT1_INTR
d__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__3__MASK EQU 0x08
d__3__OUT_SEL EQU CYREG_UDB_PA1_CFG10
d__3__OUT_SEL_SHIFT EQU 6
d__3__OUT_SEL_VAL EQU 3
d__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__3__PC EQU CYREG_GPIO_PRT1_PC
d__3__PC2 EQU CYREG_GPIO_PRT1_PC2
d__3__PORT EQU 1
d__3__PS EQU CYREG_GPIO_PRT1_PS
d__3__SHIFT EQU 3
d__4__DR EQU CYREG_GPIO_PRT1_DR
d__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__4__HSIOM_MASK EQU 0x000F0000
d__4__HSIOM_SHIFT EQU 16
d__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__4__INTR EQU CYREG_GPIO_PRT1_INTR
d__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__4__MASK EQU 0x10
d__4__OUT_SEL EQU CYREG_UDB_PA1_CFG11
d__4__OUT_SEL_SHIFT EQU 8
d__4__OUT_SEL_VAL EQU 0
d__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__4__PC EQU CYREG_GPIO_PRT1_PC
d__4__PC2 EQU CYREG_GPIO_PRT1_PC2
d__4__PORT EQU 1
d__4__PS EQU CYREG_GPIO_PRT1_PS
d__4__SHIFT EQU 4
d__5__DR EQU CYREG_GPIO_PRT1_DR
d__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__5__HSIOM_MASK EQU 0x00F00000
d__5__HSIOM_SHIFT EQU 20
d__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__5__INTR EQU CYREG_GPIO_PRT1_INTR
d__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__5__MASK EQU 0x20
d__5__OUT_SEL EQU CYREG_UDB_PA1_CFG11
d__5__OUT_SEL_SHIFT EQU 10
d__5__OUT_SEL_VAL EQU 3
d__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__5__PC EQU CYREG_GPIO_PRT1_PC
d__5__PC2 EQU CYREG_GPIO_PRT1_PC2
d__5__PORT EQU 1
d__5__PS EQU CYREG_GPIO_PRT1_PS
d__5__SHIFT EQU 5
d__6__DR EQU CYREG_GPIO_PRT1_DR
d__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__6__HSIOM_MASK EQU 0x0F000000
d__6__HSIOM_SHIFT EQU 24
d__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__6__INTR EQU CYREG_GPIO_PRT1_INTR
d__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__6__MASK EQU 0x40
d__6__OUT_SEL EQU CYREG_UDB_PA1_CFG11
d__6__OUT_SEL_SHIFT EQU 12
d__6__OUT_SEL_VAL EQU 1
d__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__6__PC EQU CYREG_GPIO_PRT1_PC
d__6__PC2 EQU CYREG_GPIO_PRT1_PC2
d__6__PORT EQU 1
d__6__PS EQU CYREG_GPIO_PRT1_PS
d__6__SHIFT EQU 6
d__7__DR EQU CYREG_GPIO_PRT1_DR
d__7__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__7__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__7__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__7__HSIOM EQU CYREG_HSIOM_PORT_SEL1
d__7__HSIOM_MASK EQU 0xF0000000
d__7__HSIOM_SHIFT EQU 28
d__7__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__7__INTR EQU CYREG_GPIO_PRT1_INTR
d__7__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__7__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__7__MASK EQU 0x80
d__7__OUT_SEL EQU CYREG_UDB_PA1_CFG11
d__7__OUT_SEL_SHIFT EQU 14
d__7__OUT_SEL_VAL EQU 2
d__7__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__7__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__7__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__7__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__7__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__7__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__7__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__7__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__7__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__7__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__7__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__7__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__7__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__7__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__7__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__7__PC EQU CYREG_GPIO_PRT1_PC
d__7__PC2 EQU CYREG_GPIO_PRT1_PC2
d__7__PORT EQU 1
d__7__PS EQU CYREG_GPIO_PRT1_PS
d__7__SHIFT EQU 7
d__DR EQU CYREG_GPIO_PRT1_DR
d__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
d__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
d__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
d__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__INTR EQU CYREG_GPIO_PRT1_INTR
d__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
d__INTSTAT EQU CYREG_GPIO_PRT1_INTR
d__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
d__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
d__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
d__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
d__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
d__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
d__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
d__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
d__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
d__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
d__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
d__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
d__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
d__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
d__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
d__PC EQU CYREG_GPIO_PRT1_PC
d__PC2 EQU CYREG_GPIO_PRT1_PC2
d__PORT EQU 1
d__PS EQU CYREG_GPIO_PRT1_PS

/* HV */
HV__0__DR EQU CYREG_GPIO_PRT6_DR
HV__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HV__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HV__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HV__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
HV__0__HSIOM_MASK EQU 0x00F00000
HV__0__HSIOM_SHIFT EQU 20
HV__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HV__0__INTR EQU CYREG_GPIO_PRT6_INTR
HV__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HV__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HV__0__MASK EQU 0x20
HV__0__PC EQU CYREG_GPIO_PRT6_PC
HV__0__PC2 EQU CYREG_GPIO_PRT6_PC2
HV__0__PORT EQU 6
HV__0__PS EQU CYREG_GPIO_PRT6_PS
HV__0__SHIFT EQU 5
HV__DR EQU CYREG_GPIO_PRT6_DR
HV__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
HV__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
HV__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
HV__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
HV__INTR EQU CYREG_GPIO_PRT6_INTR
HV__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
HV__INTSTAT EQU CYREG_GPIO_PRT6_INTR
HV__MASK EQU 0x20
HV__PC EQU CYREG_GPIO_PRT6_PC
HV__PC2 EQU CYREG_GPIO_PRT6_PC2
HV__PORT EQU 6
HV__PS EQU CYREG_GPIO_PRT6_PS
HV__SHIFT EQU 5

/* RX */
RX__0__DR EQU CYREG_GPIO_PRT0_DR
RX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
RX__0__HSIOM_MASK EQU 0x0000000F
RX__0__HSIOM_SHIFT EQU 0
RX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__0__INTR EQU CYREG_GPIO_PRT0_INTR
RX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX__0__MASK EQU 0x01
RX__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RX__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RX__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RX__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RX__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RX__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RX__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RX__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RX__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RX__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RX__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RX__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RX__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RX__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RX__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RX__0__PC EQU CYREG_GPIO_PRT0_PC
RX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
RX__0__PORT EQU 0
RX__0__PS EQU CYREG_GPIO_PRT0_PS
RX__0__SHIFT EQU 0
RX__DR EQU CYREG_GPIO_PRT0_DR
RX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
RX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
RX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
RX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__INTR EQU CYREG_GPIO_PRT0_INTR
RX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
RX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
RX__MASK EQU 0x01
RX__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
RX__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
RX__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
RX__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
RX__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
RX__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
RX__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
RX__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
RX__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
RX__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
RX__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
RX__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
RX__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
RX__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
RX__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
RX__PC EQU CYREG_GPIO_PRT0_PC
RX__PC2 EQU CYREG_GPIO_PRT0_PC2
RX__PORT EQU 0
RX__PS EQU CYREG_GPIO_PRT0_PS
RX__SHIFT EQU 0

/* TX */
TX__0__DR EQU CYREG_GPIO_PRT0_DR
TX__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
TX__0__HSIOM_MASK EQU 0x000000F0
TX__0__HSIOM_SHIFT EQU 4
TX__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTR EQU CYREG_GPIO_PRT0_INTR
TX__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__0__MASK EQU 0x02
TX__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
TX__0__OUT_SEL_SHIFT EQU 2
TX__0__OUT_SEL_VAL EQU -1
TX__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TX__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TX__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TX__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TX__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TX__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TX__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TX__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TX__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TX__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TX__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TX__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TX__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TX__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TX__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TX__0__PC EQU CYREG_GPIO_PRT0_PC
TX__0__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__0__PORT EQU 0
TX__0__PS EQU CYREG_GPIO_PRT0_PS
TX__0__SHIFT EQU 1
TX__DR EQU CYREG_GPIO_PRT0_DR
TX__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
TX__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
TX__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
TX__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTR EQU CYREG_GPIO_PRT0_INTR
TX__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
TX__INTSTAT EQU CYREG_GPIO_PRT0_INTR
TX__MASK EQU 0x02
TX__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
TX__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
TX__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
TX__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
TX__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
TX__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
TX__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
TX__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
TX__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
TX__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
TX__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
TX__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
TX__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
TX__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
TX__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
TX__PC EQU CYREG_GPIO_PRT0_PC
TX__PC2 EQU CYREG_GPIO_PRT0_PC2
TX__PORT EQU 0
TX__PS EQU CYREG_GPIO_PRT0_PS
TX__SHIFT EQU 1

/* CAN */
CAN_CanIP__BUFFER_STATUS EQU CYREG_CAN1_BUFFER_STATUS
CAN_CanIP__CAN_RX0_ACR EQU CYREG_CAN1_CAN_RX0_ACR
CAN_CanIP__CAN_RX0_ACR_DATA EQU CYREG_CAN1_CAN_RX0_ACR_DATA
CAN_CanIP__CAN_RX0_AMR EQU CYREG_CAN1_CAN_RX0_AMR
CAN_CanIP__CAN_RX0_AMR_DATA EQU CYREG_CAN1_CAN_RX0_AMR_DATA
CAN_CanIP__CAN_RX0_CONTROL EQU CYREG_CAN1_CAN_RX0_CONTROL
CAN_CanIP__CAN_RX0_DATA_HIGH EQU CYREG_CAN1_CAN_RX0_DATA_HIGH
CAN_CanIP__CAN_RX0_DATA_LOW EQU CYREG_CAN1_CAN_RX0_DATA_LOW
CAN_CanIP__CAN_RX0_ID EQU CYREG_CAN1_CAN_RX0_ID
CAN_CanIP__CAN_RX1_ACR EQU CYREG_CAN1_CAN_RX1_ACR
CAN_CanIP__CAN_RX1_ACR_DATA EQU CYREG_CAN1_CAN_RX1_ACR_DATA
CAN_CanIP__CAN_RX1_AMR EQU CYREG_CAN1_CAN_RX1_AMR
CAN_CanIP__CAN_RX1_AMR_DATA EQU CYREG_CAN1_CAN_RX1_AMR_DATA
CAN_CanIP__CAN_RX1_CONTROL EQU CYREG_CAN1_CAN_RX1_CONTROL
CAN_CanIP__CAN_RX1_DATA_HIGH EQU CYREG_CAN1_CAN_RX1_DATA_HIGH
CAN_CanIP__CAN_RX1_DATA_LOW EQU CYREG_CAN1_CAN_RX1_DATA_LOW
CAN_CanIP__CAN_RX1_ID EQU CYREG_CAN1_CAN_RX1_ID
CAN_CanIP__CAN_RX10_ACR EQU CYREG_CAN1_CAN_RX10_ACR
CAN_CanIP__CAN_RX10_ACR_DATA EQU CYREG_CAN1_CAN_RX10_ACR_DATA
CAN_CanIP__CAN_RX10_AMR EQU CYREG_CAN1_CAN_RX10_AMR
CAN_CanIP__CAN_RX10_AMR_DATA EQU CYREG_CAN1_CAN_RX10_AMR_DATA
CAN_CanIP__CAN_RX10_CONTROL EQU CYREG_CAN1_CAN_RX10_CONTROL
CAN_CanIP__CAN_RX10_DATA_HIGH EQU CYREG_CAN1_CAN_RX10_DATA_HIGH
CAN_CanIP__CAN_RX10_DATA_LOW EQU CYREG_CAN1_CAN_RX10_DATA_LOW
CAN_CanIP__CAN_RX10_ID EQU CYREG_CAN1_CAN_RX10_ID
CAN_CanIP__CAN_RX11_ACR EQU CYREG_CAN1_CAN_RX11_ACR
CAN_CanIP__CAN_RX11_ACR_DATA EQU CYREG_CAN1_CAN_RX11_ACR_DATA
CAN_CanIP__CAN_RX11_AMR EQU CYREG_CAN1_CAN_RX11_AMR
CAN_CanIP__CAN_RX11_AMR_DATA EQU CYREG_CAN1_CAN_RX11_AMR_DATA
CAN_CanIP__CAN_RX11_CONTROL EQU CYREG_CAN1_CAN_RX11_CONTROL
CAN_CanIP__CAN_RX11_DATA_HIGH EQU CYREG_CAN1_CAN_RX11_DATA_HIGH
CAN_CanIP__CAN_RX11_DATA_LOW EQU CYREG_CAN1_CAN_RX11_DATA_LOW
CAN_CanIP__CAN_RX11_ID EQU CYREG_CAN1_CAN_RX11_ID
CAN_CanIP__CAN_RX12_ACR EQU CYREG_CAN1_CAN_RX12_ACR
CAN_CanIP__CAN_RX12_ACR_DATA EQU CYREG_CAN1_CAN_RX12_ACR_DATA
CAN_CanIP__CAN_RX12_AMR EQU CYREG_CAN1_CAN_RX12_AMR
CAN_CanIP__CAN_RX12_AMR_DATA EQU CYREG_CAN1_CAN_RX12_AMR_DATA
CAN_CanIP__CAN_RX12_CONTROL EQU CYREG_CAN1_CAN_RX12_CONTROL
CAN_CanIP__CAN_RX12_DATA_HIGH EQU CYREG_CAN1_CAN_RX12_DATA_HIGH
CAN_CanIP__CAN_RX12_DATA_LOW EQU CYREG_CAN1_CAN_RX12_DATA_LOW
CAN_CanIP__CAN_RX12_ID EQU CYREG_CAN1_CAN_RX12_ID
CAN_CanIP__CAN_RX13_ACR EQU CYREG_CAN1_CAN_RX13_ACR
CAN_CanIP__CAN_RX13_ACR_DATA EQU CYREG_CAN1_CAN_RX13_ACR_DATA
CAN_CanIP__CAN_RX13_AMR EQU CYREG_CAN1_CAN_RX13_AMR
CAN_CanIP__CAN_RX13_AMR_DATA EQU CYREG_CAN1_CAN_RX13_AMR_DATA
CAN_CanIP__CAN_RX13_CONTROL EQU CYREG_CAN1_CAN_RX13_CONTROL
CAN_CanIP__CAN_RX13_DATA_HIGH EQU CYREG_CAN1_CAN_RX13_DATA_HIGH
CAN_CanIP__CAN_RX13_DATA_LOW EQU CYREG_CAN1_CAN_RX13_DATA_LOW
CAN_CanIP__CAN_RX13_ID EQU CYREG_CAN1_CAN_RX13_ID
CAN_CanIP__CAN_RX14_ACR EQU CYREG_CAN1_CAN_RX14_ACR
CAN_CanIP__CAN_RX14_ACR_DATA EQU CYREG_CAN1_CAN_RX14_ACR_DATA
CAN_CanIP__CAN_RX14_AMR EQU CYREG_CAN1_CAN_RX14_AMR
CAN_CanIP__CAN_RX14_AMR_DATA EQU CYREG_CAN1_CAN_RX14_AMR_DATA
CAN_CanIP__CAN_RX14_CONTROL EQU CYREG_CAN1_CAN_RX14_CONTROL
CAN_CanIP__CAN_RX14_DATA_HIGH EQU CYREG_CAN1_CAN_RX14_DATA_HIGH
CAN_CanIP__CAN_RX14_DATA_LOW EQU CYREG_CAN1_CAN_RX14_DATA_LOW
CAN_CanIP__CAN_RX14_ID EQU CYREG_CAN1_CAN_RX14_ID
CAN_CanIP__CAN_RX15_ACR EQU CYREG_CAN1_CAN_RX15_ACR
CAN_CanIP__CAN_RX15_ACR_DATA EQU CYREG_CAN1_CAN_RX15_ACR_DATA
CAN_CanIP__CAN_RX15_AMR EQU CYREG_CAN1_CAN_RX15_AMR
CAN_CanIP__CAN_RX15_AMR_DATA EQU CYREG_CAN1_CAN_RX15_AMR_DATA
CAN_CanIP__CAN_RX15_CONTROL EQU CYREG_CAN1_CAN_RX15_CONTROL
CAN_CanIP__CAN_RX15_DATA_HIGH EQU CYREG_CAN1_CAN_RX15_DATA_HIGH
CAN_CanIP__CAN_RX15_DATA_LOW EQU CYREG_CAN1_CAN_RX15_DATA_LOW
CAN_CanIP__CAN_RX15_ID EQU CYREG_CAN1_CAN_RX15_ID
CAN_CanIP__CAN_RX2_ACR EQU CYREG_CAN1_CAN_RX2_ACR
CAN_CanIP__CAN_RX2_ACR_DATA EQU CYREG_CAN1_CAN_RX2_ACR_DATA
CAN_CanIP__CAN_RX2_AMR EQU CYREG_CAN1_CAN_RX2_AMR
CAN_CanIP__CAN_RX2_AMR_DATA EQU CYREG_CAN1_CAN_RX2_AMR_DATA
CAN_CanIP__CAN_RX2_CONTROL EQU CYREG_CAN1_CAN_RX2_CONTROL
CAN_CanIP__CAN_RX2_DATA_HIGH EQU CYREG_CAN1_CAN_RX2_DATA_HIGH
CAN_CanIP__CAN_RX2_DATA_LOW EQU CYREG_CAN1_CAN_RX2_DATA_LOW
CAN_CanIP__CAN_RX2_ID EQU CYREG_CAN1_CAN_RX2_ID
CAN_CanIP__CAN_RX3_ACR EQU CYREG_CAN1_CAN_RX3_ACR
CAN_CanIP__CAN_RX3_ACR_DATA EQU CYREG_CAN1_CAN_RX3_ACR_DATA
CAN_CanIP__CAN_RX3_AMR EQU CYREG_CAN1_CAN_RX3_AMR
CAN_CanIP__CAN_RX3_AMR_DATA EQU CYREG_CAN1_CAN_RX3_AMR_DATA
CAN_CanIP__CAN_RX3_CONTROL EQU CYREG_CAN1_CAN_RX3_CONTROL
CAN_CanIP__CAN_RX3_DATA_HIGH EQU CYREG_CAN1_CAN_RX3_DATA_HIGH
CAN_CanIP__CAN_RX3_DATA_LOW EQU CYREG_CAN1_CAN_RX3_DATA_LOW
CAN_CanIP__CAN_RX3_ID EQU CYREG_CAN1_CAN_RX3_ID
CAN_CanIP__CAN_RX4_ACR EQU CYREG_CAN1_CAN_RX4_ACR
CAN_CanIP__CAN_RX4_ACR_DATA EQU CYREG_CAN1_CAN_RX4_ACR_DATA
CAN_CanIP__CAN_RX4_AMR EQU CYREG_CAN1_CAN_RX4_AMR
CAN_CanIP__CAN_RX4_AMR_DATA EQU CYREG_CAN1_CAN_RX4_AMR_DATA
CAN_CanIP__CAN_RX4_CONTROL EQU CYREG_CAN1_CAN_RX4_CONTROL
CAN_CanIP__CAN_RX4_DATA_HIGH EQU CYREG_CAN1_CAN_RX4_DATA_HIGH
CAN_CanIP__CAN_RX4_DATA_LOW EQU CYREG_CAN1_CAN_RX4_DATA_LOW
CAN_CanIP__CAN_RX4_ID EQU CYREG_CAN1_CAN_RX4_ID
CAN_CanIP__CAN_RX5_ACR EQU CYREG_CAN1_CAN_RX5_ACR
CAN_CanIP__CAN_RX5_ACR_DATA EQU CYREG_CAN1_CAN_RX5_ACR_DATA
CAN_CanIP__CAN_RX5_AMR EQU CYREG_CAN1_CAN_RX5_AMR
CAN_CanIP__CAN_RX5_AMR_DATA EQU CYREG_CAN1_CAN_RX5_AMR_DATA
CAN_CanIP__CAN_RX5_CONTROL EQU CYREG_CAN1_CAN_RX5_CONTROL
CAN_CanIP__CAN_RX5_DATA_HIGH EQU CYREG_CAN1_CAN_RX5_DATA_HIGH
CAN_CanIP__CAN_RX5_DATA_LOW EQU CYREG_CAN1_CAN_RX5_DATA_LOW
CAN_CanIP__CAN_RX5_ID EQU CYREG_CAN1_CAN_RX5_ID
CAN_CanIP__CAN_RX6_ACR EQU CYREG_CAN1_CAN_RX6_ACR
CAN_CanIP__CAN_RX6_ACR_DATA EQU CYREG_CAN1_CAN_RX6_ACR_DATA
CAN_CanIP__CAN_RX6_AMR EQU CYREG_CAN1_CAN_RX6_AMR
CAN_CanIP__CAN_RX6_AMR_DATA EQU CYREG_CAN1_CAN_RX6_AMR_DATA
CAN_CanIP__CAN_RX6_CONTROL EQU CYREG_CAN1_CAN_RX6_CONTROL
CAN_CanIP__CAN_RX6_DATA_HIGH EQU CYREG_CAN1_CAN_RX6_DATA_HIGH
CAN_CanIP__CAN_RX6_DATA_LOW EQU CYREG_CAN1_CAN_RX6_DATA_LOW
CAN_CanIP__CAN_RX6_ID EQU CYREG_CAN1_CAN_RX6_ID
CAN_CanIP__CAN_RX7_ACR EQU CYREG_CAN1_CAN_RX7_ACR
CAN_CanIP__CAN_RX7_ACR_DATA EQU CYREG_CAN1_CAN_RX7_ACR_DATA
CAN_CanIP__CAN_RX7_AMR EQU CYREG_CAN1_CAN_RX7_AMR
CAN_CanIP__CAN_RX7_AMR_DATA EQU CYREG_CAN1_CAN_RX7_AMR_DATA
CAN_CanIP__CAN_RX7_CONTROL EQU CYREG_CAN1_CAN_RX7_CONTROL
CAN_CanIP__CAN_RX7_DATA_HIGH EQU CYREG_CAN1_CAN_RX7_DATA_HIGH
CAN_CanIP__CAN_RX7_DATA_LOW EQU CYREG_CAN1_CAN_RX7_DATA_LOW
CAN_CanIP__CAN_RX7_ID EQU CYREG_CAN1_CAN_RX7_ID
CAN_CanIP__CAN_RX8_ACR EQU CYREG_CAN1_CAN_RX8_ACR
CAN_CanIP__CAN_RX8_ACR_DATA EQU CYREG_CAN1_CAN_RX8_ACR_DATA
CAN_CanIP__CAN_RX8_AMR EQU CYREG_CAN1_CAN_RX8_AMR
CAN_CanIP__CAN_RX8_AMR_DATA EQU CYREG_CAN1_CAN_RX8_AMR_DATA
CAN_CanIP__CAN_RX8_CONTROL EQU CYREG_CAN1_CAN_RX8_CONTROL
CAN_CanIP__CAN_RX8_DATA_HIGH EQU CYREG_CAN1_CAN_RX8_DATA_HIGH
CAN_CanIP__CAN_RX8_DATA_LOW EQU CYREG_CAN1_CAN_RX8_DATA_LOW
CAN_CanIP__CAN_RX8_ID EQU CYREG_CAN1_CAN_RX8_ID
CAN_CanIP__CAN_RX9_ACR EQU CYREG_CAN1_CAN_RX9_ACR
CAN_CanIP__CAN_RX9_ACR_DATA EQU CYREG_CAN1_CAN_RX9_ACR_DATA
CAN_CanIP__CAN_RX9_AMR EQU CYREG_CAN1_CAN_RX9_AMR
CAN_CanIP__CAN_RX9_AMR_DATA EQU CYREG_CAN1_CAN_RX9_AMR_DATA
CAN_CanIP__CAN_RX9_CONTROL EQU CYREG_CAN1_CAN_RX9_CONTROL
CAN_CanIP__CAN_RX9_DATA_HIGH EQU CYREG_CAN1_CAN_RX9_DATA_HIGH
CAN_CanIP__CAN_RX9_DATA_LOW EQU CYREG_CAN1_CAN_RX9_DATA_LOW
CAN_CanIP__CAN_RX9_ID EQU CYREG_CAN1_CAN_RX9_ID
CAN_CanIP__CAN_TX0_CONTROL EQU CYREG_CAN1_CAN_TX0_CONTROL
CAN_CanIP__CAN_TX0_DATA_HIGH EQU CYREG_CAN1_CAN_TX0_DATA_HIGH
CAN_CanIP__CAN_TX0_DATA_LOW EQU CYREG_CAN1_CAN_TX0_DATA_LOW
CAN_CanIP__CAN_TX0_ID EQU CYREG_CAN1_CAN_TX0_ID
CAN_CanIP__CAN_TX1_CONTROL EQU CYREG_CAN1_CAN_TX1_CONTROL
CAN_CanIP__CAN_TX1_DATA_HIGH EQU CYREG_CAN1_CAN_TX1_DATA_HIGH
CAN_CanIP__CAN_TX1_DATA_LOW EQU CYREG_CAN1_CAN_TX1_DATA_LOW
CAN_CanIP__CAN_TX1_ID EQU CYREG_CAN1_CAN_TX1_ID
CAN_CanIP__CAN_TX2_CONTROL EQU CYREG_CAN1_CAN_TX2_CONTROL
CAN_CanIP__CAN_TX2_DATA_HIGH EQU CYREG_CAN1_CAN_TX2_DATA_HIGH
CAN_CanIP__CAN_TX2_DATA_LOW EQU CYREG_CAN1_CAN_TX2_DATA_LOW
CAN_CanIP__CAN_TX2_ID EQU CYREG_CAN1_CAN_TX2_ID
CAN_CanIP__CAN_TX3_CONTROL EQU CYREG_CAN1_CAN_TX3_CONTROL
CAN_CanIP__CAN_TX3_DATA_HIGH EQU CYREG_CAN1_CAN_TX3_DATA_HIGH
CAN_CanIP__CAN_TX3_DATA_LOW EQU CYREG_CAN1_CAN_TX3_DATA_LOW
CAN_CanIP__CAN_TX3_ID EQU CYREG_CAN1_CAN_TX3_ID
CAN_CanIP__CAN_TX4_CONTROL EQU CYREG_CAN1_CAN_TX4_CONTROL
CAN_CanIP__CAN_TX4_DATA_HIGH EQU CYREG_CAN1_CAN_TX4_DATA_HIGH
CAN_CanIP__CAN_TX4_DATA_LOW EQU CYREG_CAN1_CAN_TX4_DATA_LOW
CAN_CanIP__CAN_TX4_ID EQU CYREG_CAN1_CAN_TX4_ID
CAN_CanIP__CAN_TX5_CONTROL EQU CYREG_CAN1_CAN_TX5_CONTROL
CAN_CanIP__CAN_TX5_DATA_HIGH EQU CYREG_CAN1_CAN_TX5_DATA_HIGH
CAN_CanIP__CAN_TX5_DATA_LOW EQU CYREG_CAN1_CAN_TX5_DATA_LOW
CAN_CanIP__CAN_TX5_ID EQU CYREG_CAN1_CAN_TX5_ID
CAN_CanIP__CAN_TX6_CONTROL EQU CYREG_CAN1_CAN_TX6_CONTROL
CAN_CanIP__CAN_TX6_DATA_HIGH EQU CYREG_CAN1_CAN_TX6_DATA_HIGH
CAN_CanIP__CAN_TX6_DATA_LOW EQU CYREG_CAN1_CAN_TX6_DATA_LOW
CAN_CanIP__CAN_TX6_ID EQU CYREG_CAN1_CAN_TX6_ID
CAN_CanIP__CAN_TX7_CONTROL EQU CYREG_CAN1_CAN_TX7_CONTROL
CAN_CanIP__CAN_TX7_DATA_HIGH EQU CYREG_CAN1_CAN_TX7_DATA_HIGH
CAN_CanIP__CAN_TX7_DATA_LOW EQU CYREG_CAN1_CAN_TX7_DATA_LOW
CAN_CanIP__CAN_TX7_ID EQU CYREG_CAN1_CAN_TX7_ID
CAN_CanIP__CNTL EQU CYREG_CAN1_CNTL
CAN_CanIP__COMMAND EQU CYREG_CAN1_COMMAND
CAN_CanIP__CONFIG EQU CYREG_CAN1_CONFIG
CAN_CanIP__ECR EQU CYREG_CAN1_ECR
CAN_CanIP__ERROR_STATUS EQU CYREG_CAN1_ERROR_STATUS
CAN_CanIP__INT_EBL EQU CYREG_CAN1_INT_EBL
CAN_CanIP__INT_STATUS EQU CYREG_CAN1_INT_STATUS
CAN_CanIP__INTR_CAN EQU CYREG_CAN1_INTR_CAN
CAN_CanIP__INTR_CAN_MASK EQU CYREG_CAN1_INTR_CAN_MASK
CAN_CanIP__INTR_CAN_MASKED EQU CYREG_CAN1_INTR_CAN_MASKED
CAN_CanIP__INTR_CAN_SET EQU CYREG_CAN1_INTR_CAN_SET
CAN_CanIP__TTCAN_CAPTURE EQU CYREG_CAN1_TTCAN_CAPTURE
CAN_CanIP__TTCAN_COMPARE EQU CYREG_CAN1_TTCAN_COMPARE
CAN_CanIP__TTCAN_COUNTER EQU CYREG_CAN1_TTCAN_COUNTER
CAN_CanIP__TTCAN_TIMING EQU CYREG_CAN1_TTCAN_TIMING
CAN_HFCLK__DIV_ID EQU 0x00000040
CAN_HFCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CAN_HFCLK__PA_DIV_ID EQU 0x000000FF
CAN_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
CAN_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
CAN_isr__INTC_MASK EQU 0x10000000
CAN_isr__INTC_NUMBER EQU 28
CAN_isr__INTC_PRIOR_MASK EQU 0xC0
CAN_isr__INTC_PRIOR_NUM EQU 3
CAN_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR7
CAN_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
CAN_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* DISP */
DISP__0__DR EQU CYREG_GPIO_PRT5_DR
DISP__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
DISP__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
DISP__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
DISP__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
DISP__0__HSIOM_MASK EQU 0x0000F000
DISP__0__HSIOM_SHIFT EQU 12
DISP__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
DISP__0__INTR EQU CYREG_GPIO_PRT5_INTR
DISP__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
DISP__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
DISP__0__MASK EQU 0x08
DISP__0__PC EQU CYREG_GPIO_PRT5_PC
DISP__0__PC2 EQU CYREG_GPIO_PRT5_PC2
DISP__0__PORT EQU 5
DISP__0__PS EQU CYREG_GPIO_PRT5_PS
DISP__0__SHIFT EQU 3
DISP__DR EQU CYREG_GPIO_PRT5_DR
DISP__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
DISP__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
DISP__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
DISP__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
DISP__INTR EQU CYREG_GPIO_PRT5_INTR
DISP__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
DISP__INTSTAT EQU CYREG_GPIO_PRT5_INTR
DISP__MASK EQU 0x08
DISP__PC EQU CYREG_GPIO_PRT5_PC
DISP__PC2 EQU CYREG_GPIO_PRT5_PC2
DISP__PORT EQU 5
DISP__PS EQU CYREG_GPIO_PRT5_PS
DISP__SHIFT EQU 3

/* D_BL */
D_BL__0__DR EQU CYREG_GPIO_PRT5_DR
D_BL__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
D_BL__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
D_BL__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
D_BL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
D_BL__0__HSIOM_MASK EQU 0x00F00000
D_BL__0__HSIOM_SHIFT EQU 20
D_BL__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
D_BL__0__INTR EQU CYREG_GPIO_PRT5_INTR
D_BL__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
D_BL__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
D_BL__0__MASK EQU 0x20
D_BL__0__PC EQU CYREG_GPIO_PRT5_PC
D_BL__0__PC2 EQU CYREG_GPIO_PRT5_PC2
D_BL__0__PORT EQU 5
D_BL__0__PS EQU CYREG_GPIO_PRT5_PS
D_BL__0__SHIFT EQU 5
D_BL__DR EQU CYREG_GPIO_PRT5_DR
D_BL__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
D_BL__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
D_BL__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
D_BL__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
D_BL__INTR EQU CYREG_GPIO_PRT5_INTR
D_BL__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
D_BL__INTSTAT EQU CYREG_GPIO_PRT5_INTR
D_BL__MASK EQU 0x20
D_BL__PC EQU CYREG_GPIO_PRT5_PC
D_BL__PC2 EQU CYREG_GPIO_PRT5_PC2
D_BL__PORT EQU 5
D_BL__PS EQU CYREG_GPIO_PRT5_PS
D_BL__SHIFT EQU 5

/* D_CS */
D_CS__0__DR EQU CYREG_GPIO_PRT0_DR
D_CS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_CS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_CS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_CS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
D_CS__0__HSIOM_MASK EQU 0x00000F00
D_CS__0__HSIOM_SHIFT EQU 8
D_CS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_CS__0__INTR EQU CYREG_GPIO_PRT0_INTR
D_CS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_CS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_CS__0__MASK EQU 0x04
D_CS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
D_CS__0__OUT_SEL_SHIFT EQU 4
D_CS__0__OUT_SEL_VAL EQU 3
D_CS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_CS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_CS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_CS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_CS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_CS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_CS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_CS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_CS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_CS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_CS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_CS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_CS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_CS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_CS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_CS__0__PC EQU CYREG_GPIO_PRT0_PC
D_CS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
D_CS__0__PORT EQU 0
D_CS__0__PS EQU CYREG_GPIO_PRT0_PS
D_CS__0__SHIFT EQU 2
D_CS__DR EQU CYREG_GPIO_PRT0_DR
D_CS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_CS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_CS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_CS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_CS__INTR EQU CYREG_GPIO_PRT0_INTR
D_CS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_CS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_CS__MASK EQU 0x04
D_CS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_CS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_CS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_CS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_CS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_CS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_CS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_CS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_CS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_CS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_CS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_CS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_CS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_CS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_CS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_CS__PC EQU CYREG_GPIO_PRT0_PC
D_CS__PC2 EQU CYREG_GPIO_PRT0_PC2
D_CS__PORT EQU 0
D_CS__PS EQU CYREG_GPIO_PRT0_PS
D_CS__SHIFT EQU 2

/* D_RD */
D_RD__0__DR EQU CYREG_GPIO_PRT0_DR
D_RD__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_RD__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_RD__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_RD__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
D_RD__0__HSIOM_MASK EQU 0x0000F000
D_RD__0__HSIOM_SHIFT EQU 12
D_RD__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RD__0__INTR EQU CYREG_GPIO_PRT0_INTR
D_RD__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RD__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_RD__0__MASK EQU 0x08
D_RD__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
D_RD__0__OUT_SEL_SHIFT EQU 6
D_RD__0__OUT_SEL_VAL EQU 2
D_RD__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_RD__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_RD__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_RD__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_RD__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_RD__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_RD__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_RD__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_RD__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_RD__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_RD__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_RD__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_RD__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_RD__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_RD__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_RD__0__PC EQU CYREG_GPIO_PRT0_PC
D_RD__0__PC2 EQU CYREG_GPIO_PRT0_PC2
D_RD__0__PORT EQU 0
D_RD__0__PS EQU CYREG_GPIO_PRT0_PS
D_RD__0__SHIFT EQU 3
D_RD__DR EQU CYREG_GPIO_PRT0_DR
D_RD__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_RD__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_RD__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_RD__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RD__INTR EQU CYREG_GPIO_PRT0_INTR
D_RD__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RD__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_RD__MASK EQU 0x08
D_RD__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_RD__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_RD__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_RD__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_RD__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_RD__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_RD__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_RD__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_RD__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_RD__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_RD__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_RD__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_RD__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_RD__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_RD__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_RD__PC EQU CYREG_GPIO_PRT0_PC
D_RD__PC2 EQU CYREG_GPIO_PRT0_PC2
D_RD__PORT EQU 0
D_RD__PS EQU CYREG_GPIO_PRT0_PS
D_RD__SHIFT EQU 3

/* D_RS */
D_RS__0__DR EQU CYREG_GPIO_PRT0_DR
D_RS__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_RS__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_RS__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_RS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
D_RS__0__HSIOM_MASK EQU 0xF0000000
D_RS__0__HSIOM_SHIFT EQU 28
D_RS__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RS__0__INTR EQU CYREG_GPIO_PRT0_INTR
D_RS__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RS__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_RS__0__MASK EQU 0x80
D_RS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
D_RS__0__OUT_SEL_SHIFT EQU 14
D_RS__0__OUT_SEL_VAL EQU 2
D_RS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_RS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_RS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_RS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_RS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_RS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_RS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_RS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_RS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_RS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_RS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_RS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_RS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_RS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_RS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_RS__0__PC EQU CYREG_GPIO_PRT0_PC
D_RS__0__PC2 EQU CYREG_GPIO_PRT0_PC2
D_RS__0__PORT EQU 0
D_RS__0__PS EQU CYREG_GPIO_PRT0_PS
D_RS__0__SHIFT EQU 7
D_RS__DR EQU CYREG_GPIO_PRT0_DR
D_RS__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_RS__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_RS__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_RS__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RS__INTR EQU CYREG_GPIO_PRT0_INTR
D_RS__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_RS__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_RS__MASK EQU 0x80
D_RS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_RS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_RS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_RS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_RS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_RS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_RS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_RS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_RS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_RS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_RS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_RS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_RS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_RS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_RS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_RS__PC EQU CYREG_GPIO_PRT0_PC
D_RS__PC2 EQU CYREG_GPIO_PRT0_PC2
D_RS__PORT EQU 0
D_RS__PS EQU CYREG_GPIO_PRT0_PS
D_RS__SHIFT EQU 7

/* D_WR */
D_WR__0__DR EQU CYREG_GPIO_PRT0_DR
D_WR__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_WR__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_WR__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_WR__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
D_WR__0__HSIOM_MASK EQU 0x0F000000
D_WR__0__HSIOM_SHIFT EQU 24
D_WR__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_WR__0__INTR EQU CYREG_GPIO_PRT0_INTR
D_WR__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_WR__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_WR__0__MASK EQU 0x40
D_WR__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
D_WR__0__OUT_SEL_SHIFT EQU 12
D_WR__0__OUT_SEL_VAL EQU 3
D_WR__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_WR__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_WR__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_WR__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_WR__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_WR__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_WR__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_WR__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_WR__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_WR__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_WR__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_WR__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_WR__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_WR__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_WR__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_WR__0__PC EQU CYREG_GPIO_PRT0_PC
D_WR__0__PC2 EQU CYREG_GPIO_PRT0_PC2
D_WR__0__PORT EQU 0
D_WR__0__PS EQU CYREG_GPIO_PRT0_PS
D_WR__0__SHIFT EQU 6
D_WR__DR EQU CYREG_GPIO_PRT0_DR
D_WR__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
D_WR__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
D_WR__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
D_WR__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_WR__INTR EQU CYREG_GPIO_PRT0_INTR
D_WR__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
D_WR__INTSTAT EQU CYREG_GPIO_PRT0_INTR
D_WR__MASK EQU 0x40
D_WR__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
D_WR__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
D_WR__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
D_WR__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
D_WR__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
D_WR__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
D_WR__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
D_WR__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
D_WR__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
D_WR__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
D_WR__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
D_WR__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
D_WR__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
D_WR__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
D_WR__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
D_WR__PC EQU CYREG_GPIO_PRT0_PC
D_WR__PC2 EQU CYREG_GPIO_PRT0_PC2
D_WR__PORT EQU 0
D_WR__PS EQU CYREG_GPIO_PRT0_PS
D_WR__SHIFT EQU 6

/* D_RST */
D_RST__0__DR EQU CYREG_GPIO_PRT7_DR
D_RST__0__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
D_RST__0__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
D_RST__0__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
D_RST__0__HSIOM EQU CYREG_HSIOM_PORT_SEL7
D_RST__0__HSIOM_MASK EQU 0x000000F0
D_RST__0__HSIOM_SHIFT EQU 4
D_RST__0__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
D_RST__0__INTR EQU CYREG_GPIO_PRT7_INTR
D_RST__0__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
D_RST__0__INTSTAT EQU CYREG_GPIO_PRT7_INTR
D_RST__0__MASK EQU 0x02
D_RST__0__PC EQU CYREG_GPIO_PRT7_PC
D_RST__0__PC2 EQU CYREG_GPIO_PRT7_PC2
D_RST__0__PORT EQU 7
D_RST__0__PS EQU CYREG_GPIO_PRT7_PS
D_RST__0__SHIFT EQU 1
D_RST__DR EQU CYREG_GPIO_PRT7_DR
D_RST__DR_CLR EQU CYREG_GPIO_PRT7_DR_CLR
D_RST__DR_INV EQU CYREG_GPIO_PRT7_DR_INV
D_RST__DR_SET EQU CYREG_GPIO_PRT7_DR_SET
D_RST__INTCFG EQU CYREG_GPIO_PRT7_INTR_CFG
D_RST__INTR EQU CYREG_GPIO_PRT7_INTR
D_RST__INTR_CFG EQU CYREG_GPIO_PRT7_INTR_CFG
D_RST__INTSTAT EQU CYREG_GPIO_PRT7_INTR
D_RST__MASK EQU 0x02
D_RST__PC EQU CYREG_GPIO_PRT7_PC
D_RST__PC2 EQU CYREG_GPIO_PRT7_PC2
D_RST__PORT EQU 7
D_RST__PS EQU CYREG_GPIO_PRT7_PS
D_RST__SHIFT EQU 1

/* Drive */
Drive__0__DR EQU CYREG_GPIO_PRT6_DR
Drive__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Drive__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Drive__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Drive__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
Drive__0__HSIOM_MASK EQU 0x000F0000
Drive__0__HSIOM_SHIFT EQU 16
Drive__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Drive__0__INTR EQU CYREG_GPIO_PRT6_INTR
Drive__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Drive__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Drive__0__MASK EQU 0x10
Drive__0__PC EQU CYREG_GPIO_PRT6_PC
Drive__0__PC2 EQU CYREG_GPIO_PRT6_PC2
Drive__0__PORT EQU 6
Drive__0__PS EQU CYREG_GPIO_PRT6_PS
Drive__0__SHIFT EQU 4
Drive__DR EQU CYREG_GPIO_PRT6_DR
Drive__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
Drive__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
Drive__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
Drive__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
Drive__INTR EQU CYREG_GPIO_PRT6_INTR
Drive__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
Drive__INTSTAT EQU CYREG_GPIO_PRT6_INTR
Drive__MASK EQU 0x10
Drive__PC EQU CYREG_GPIO_PRT6_PC
Drive__PC2 EQU CYREG_GPIO_PRT6_PC2
Drive__PORT EQU 6
Drive__PS EQU CYREG_GPIO_PRT6_PS
Drive__SHIFT EQU 4

/* Buzzer */
Buzzer__0__DR EQU CYREG_GPIO_PRT3_DR
Buzzer__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Buzzer__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Buzzer__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Buzzer__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Buzzer__0__HSIOM_MASK EQU 0xF0000000
Buzzer__0__HSIOM_SHIFT EQU 28
Buzzer__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer__0__INTR EQU CYREG_GPIO_PRT3_INTR
Buzzer__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Buzzer__0__MASK EQU 0x80
Buzzer__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Buzzer__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Buzzer__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Buzzer__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Buzzer__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Buzzer__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Buzzer__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Buzzer__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Buzzer__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Buzzer__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Buzzer__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Buzzer__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Buzzer__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Buzzer__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Buzzer__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Buzzer__0__PC EQU CYREG_GPIO_PRT3_PC
Buzzer__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Buzzer__0__PORT EQU 3
Buzzer__0__PS EQU CYREG_GPIO_PRT3_PS
Buzzer__0__SHIFT EQU 7
Buzzer__DR EQU CYREG_GPIO_PRT3_DR
Buzzer__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Buzzer__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Buzzer__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Buzzer__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer__INTR EQU CYREG_GPIO_PRT3_INTR
Buzzer__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Buzzer__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Buzzer__MASK EQU 0x80
Buzzer__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Buzzer__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Buzzer__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Buzzer__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Buzzer__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Buzzer__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Buzzer__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Buzzer__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Buzzer__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Buzzer__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Buzzer__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Buzzer__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Buzzer__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Buzzer__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Buzzer__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Buzzer__PC EQU CYREG_GPIO_PRT3_PC
Buzzer__PC2 EQU CYREG_GPIO_PRT3_PC2
Buzzer__PORT EQU 3
Buzzer__PS EQU CYREG_GPIO_PRT3_PS
Buzzer__SHIFT EQU 7

/* RGB1_1 */
RGB1_1__0__DR EQU CYREG_GPIO_PRT4_DR
RGB1_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RGB1_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RGB1_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RGB1_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RGB1_1__0__HSIOM_MASK EQU 0x0000F000
RGB1_1__0__HSIOM_SHIFT EQU 12
RGB1_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB1_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
RGB1_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB1_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RGB1_1__0__MASK EQU 0x08
RGB1_1__0__PC EQU CYREG_GPIO_PRT4_PC
RGB1_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
RGB1_1__0__PORT EQU 4
RGB1_1__0__PS EQU CYREG_GPIO_PRT4_PS
RGB1_1__0__SHIFT EQU 3
RGB1_1__DR EQU CYREG_GPIO_PRT4_DR
RGB1_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RGB1_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RGB1_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RGB1_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB1_1__INTR EQU CYREG_GPIO_PRT4_INTR
RGB1_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB1_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RGB1_1__MASK EQU 0x08
RGB1_1__PC EQU CYREG_GPIO_PRT4_PC
RGB1_1__PC2 EQU CYREG_GPIO_PRT4_PC2
RGB1_1__PORT EQU 4
RGB1_1__PS EQU CYREG_GPIO_PRT4_PS
RGB1_1__SHIFT EQU 3

/* RGB2_1 */
RGB2_1__0__DR EQU CYREG_GPIO_PRT4_DR
RGB2_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RGB2_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RGB2_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RGB2_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RGB2_1__0__HSIOM_MASK EQU 0x000F0000
RGB2_1__0__HSIOM_SHIFT EQU 16
RGB2_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB2_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
RGB2_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB2_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RGB2_1__0__MASK EQU 0x10
RGB2_1__0__PC EQU CYREG_GPIO_PRT4_PC
RGB2_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
RGB2_1__0__PORT EQU 4
RGB2_1__0__PS EQU CYREG_GPIO_PRT4_PS
RGB2_1__0__SHIFT EQU 4
RGB2_1__DR EQU CYREG_GPIO_PRT4_DR
RGB2_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RGB2_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RGB2_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RGB2_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB2_1__INTR EQU CYREG_GPIO_PRT4_INTR
RGB2_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB2_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RGB2_1__MASK EQU 0x10
RGB2_1__PC EQU CYREG_GPIO_PRT4_PC
RGB2_1__PC2 EQU CYREG_GPIO_PRT4_PC2
RGB2_1__PORT EQU 4
RGB2_1__PS EQU CYREG_GPIO_PRT4_PS
RGB2_1__SHIFT EQU 4

/* RGB3_1 */
RGB3_1__0__DR EQU CYREG_GPIO_PRT4_DR
RGB3_1__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RGB3_1__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RGB3_1__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RGB3_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
RGB3_1__0__HSIOM_MASK EQU 0x00F00000
RGB3_1__0__HSIOM_SHIFT EQU 20
RGB3_1__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB3_1__0__INTR EQU CYREG_GPIO_PRT4_INTR
RGB3_1__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB3_1__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RGB3_1__0__MASK EQU 0x20
RGB3_1__0__PC EQU CYREG_GPIO_PRT4_PC
RGB3_1__0__PC2 EQU CYREG_GPIO_PRT4_PC2
RGB3_1__0__PORT EQU 4
RGB3_1__0__PS EQU CYREG_GPIO_PRT4_PS
RGB3_1__0__SHIFT EQU 5
RGB3_1__DR EQU CYREG_GPIO_PRT4_DR
RGB3_1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
RGB3_1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
RGB3_1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
RGB3_1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB3_1__INTR EQU CYREG_GPIO_PRT4_INTR
RGB3_1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
RGB3_1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
RGB3_1__MASK EQU 0x20
RGB3_1__PC EQU CYREG_GPIO_PRT4_PC
RGB3_1__PC2 EQU CYREG_GPIO_PRT4_PC2
RGB3_1__PORT EQU 4
RGB3_1__PS EQU CYREG_GPIO_PRT4_PS
RGB3_1__SHIFT EQU 5

/* BMS_LED */
BMS_LED__0__DR EQU CYREG_GPIO_PRT0_DR
BMS_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BMS_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BMS_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BMS_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BMS_LED__0__HSIOM_MASK EQU 0x000F0000
BMS_LED__0__HSIOM_SHIFT EQU 16
BMS_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BMS_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
BMS_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BMS_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BMS_LED__0__MASK EQU 0x10
BMS_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BMS_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BMS_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BMS_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BMS_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BMS_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BMS_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BMS_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BMS_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BMS_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BMS_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BMS_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BMS_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BMS_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BMS_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BMS_LED__0__PC EQU CYREG_GPIO_PRT0_PC
BMS_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
BMS_LED__0__PORT EQU 0
BMS_LED__0__PS EQU CYREG_GPIO_PRT0_PS
BMS_LED__0__SHIFT EQU 4
BMS_LED__DR EQU CYREG_GPIO_PRT0_DR
BMS_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BMS_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BMS_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BMS_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BMS_LED__INTR EQU CYREG_GPIO_PRT0_INTR
BMS_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BMS_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BMS_LED__MASK EQU 0x10
BMS_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BMS_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BMS_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BMS_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BMS_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BMS_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BMS_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BMS_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BMS_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BMS_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BMS_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BMS_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BMS_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BMS_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BMS_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BMS_LED__PC EQU CYREG_GPIO_PRT0_PC
BMS_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
BMS_LED__PORT EQU 0
BMS_LED__PS EQU CYREG_GPIO_PRT0_PS
BMS_LED__SHIFT EQU 4

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* IMD_LED */
IMD_LED__0__DR EQU CYREG_GPIO_PRT0_DR
IMD_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IMD_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IMD_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IMD_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
IMD_LED__0__HSIOM_MASK EQU 0x00F00000
IMD_LED__0__HSIOM_SHIFT EQU 20
IMD_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IMD_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
IMD_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IMD_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IMD_LED__0__MASK EQU 0x20
IMD_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IMD_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IMD_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IMD_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IMD_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IMD_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IMD_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IMD_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IMD_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IMD_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IMD_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IMD_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IMD_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IMD_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IMD_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IMD_LED__0__PC EQU CYREG_GPIO_PRT0_PC
IMD_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
IMD_LED__0__PORT EQU 0
IMD_LED__0__PS EQU CYREG_GPIO_PRT0_PS
IMD_LED__0__SHIFT EQU 5
IMD_LED__DR EQU CYREG_GPIO_PRT0_DR
IMD_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
IMD_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
IMD_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
IMD_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
IMD_LED__INTR EQU CYREG_GPIO_PRT0_INTR
IMD_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
IMD_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
IMD_LED__MASK EQU 0x20
IMD_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
IMD_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
IMD_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
IMD_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
IMD_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
IMD_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
IMD_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
IMD_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
IMD_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
IMD_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
IMD_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
IMD_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
IMD_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
IMD_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
IMD_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
IMD_LED__PC EQU CYREG_GPIO_PRT0_PC
IMD_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
IMD_LED__PORT EQU 0
IMD_LED__PS EQU CYREG_GPIO_PRT0_PS
IMD_LED__SHIFT EQU 5

/* Analog_1 */
Analog_1__0__DR EQU CYREG_GPIO_PRT2_DR
Analog_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Analog_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Analog_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Analog_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_1__0__HSIOM_MASK EQU 0x0F000000
Analog_1__0__HSIOM_SHIFT EQU 24
Analog_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Analog_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Analog_1__0__MASK EQU 0x40
Analog_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_1__0__PC EQU CYREG_GPIO_PRT2_PC
Analog_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Analog_1__0__PORT EQU 2
Analog_1__0__PS EQU CYREG_GPIO_PRT2_PS
Analog_1__0__SHIFT EQU 6
Analog_1__DR EQU CYREG_GPIO_PRT2_DR
Analog_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Analog_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Analog_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Analog_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_1__INTR EQU CYREG_GPIO_PRT2_INTR
Analog_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Analog_1__MASK EQU 0x40
Analog_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_1__PC EQU CYREG_GPIO_PRT2_PC
Analog_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Analog_1__PORT EQU 2
Analog_1__PS EQU CYREG_GPIO_PRT2_PS
Analog_1__SHIFT EQU 6

/* Analog_2 */
Analog_2__0__DR EQU CYREG_GPIO_PRT2_DR
Analog_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Analog_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Analog_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Analog_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Analog_2__0__HSIOM_MASK EQU 0xF0000000
Analog_2__0__HSIOM_SHIFT EQU 28
Analog_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
Analog_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Analog_2__0__MASK EQU 0x80
Analog_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_2__0__PC EQU CYREG_GPIO_PRT2_PC
Analog_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Analog_2__0__PORT EQU 2
Analog_2__0__PS EQU CYREG_GPIO_PRT2_PS
Analog_2__0__SHIFT EQU 7
Analog_2__DR EQU CYREG_GPIO_PRT2_DR
Analog_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Analog_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Analog_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Analog_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_2__INTR EQU CYREG_GPIO_PRT2_INTR
Analog_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Analog_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Analog_2__MASK EQU 0x80
Analog_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Analog_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Analog_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Analog_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Analog_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Analog_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Analog_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Analog_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Analog_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Analog_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Analog_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Analog_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Analog_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Analog_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Analog_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Analog_2__PC EQU CYREG_GPIO_PRT2_PC
Analog_2__PC2 EQU CYREG_GPIO_PRT2_PC2
Analog_2__PORT EQU 2
Analog_2__PS EQU CYREG_GPIO_PRT2_PS
Analog_2__SHIFT EQU 7

/* Digital1 */
Digital1__0__DR EQU CYREG_GPIO_PRT3_DR
Digital1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digital1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digital1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digital1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Digital1__0__HSIOM_MASK EQU 0x000F0000
Digital1__0__HSIOM_SHIFT EQU 16
Digital1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Digital1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digital1__0__MASK EQU 0x10
Digital1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digital1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digital1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digital1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digital1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digital1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digital1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digital1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digital1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digital1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digital1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digital1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digital1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digital1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digital1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digital1__0__PC EQU CYREG_GPIO_PRT3_PC
Digital1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Digital1__0__PORT EQU 3
Digital1__0__PS EQU CYREG_GPIO_PRT3_PS
Digital1__0__SHIFT EQU 4
Digital1__DR EQU CYREG_GPIO_PRT3_DR
Digital1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digital1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digital1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digital1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital1__INTR EQU CYREG_GPIO_PRT3_INTR
Digital1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digital1__MASK EQU 0x10
Digital1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digital1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digital1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digital1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digital1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digital1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digital1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digital1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digital1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digital1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digital1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digital1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digital1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digital1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digital1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digital1__PC EQU CYREG_GPIO_PRT3_PC
Digital1__PC2 EQU CYREG_GPIO_PRT3_PC2
Digital1__PORT EQU 3
Digital1__PS EQU CYREG_GPIO_PRT3_PS
Digital1__SHIFT EQU 4

/* Digital2 */
Digital2__0__DR EQU CYREG_GPIO_PRT3_DR
Digital2__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digital2__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digital2__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digital2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Digital2__0__HSIOM_MASK EQU 0x00F00000
Digital2__0__HSIOM_SHIFT EQU 20
Digital2__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital2__0__INTR EQU CYREG_GPIO_PRT3_INTR
Digital2__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital2__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digital2__0__MASK EQU 0x20
Digital2__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digital2__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digital2__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digital2__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digital2__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digital2__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digital2__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digital2__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digital2__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digital2__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digital2__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digital2__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digital2__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digital2__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digital2__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digital2__0__PC EQU CYREG_GPIO_PRT3_PC
Digital2__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Digital2__0__PORT EQU 3
Digital2__0__PS EQU CYREG_GPIO_PRT3_PS
Digital2__0__SHIFT EQU 5
Digital2__DR EQU CYREG_GPIO_PRT3_DR
Digital2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digital2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digital2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digital2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital2__INTR EQU CYREG_GPIO_PRT3_INTR
Digital2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digital2__MASK EQU 0x20
Digital2__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digital2__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digital2__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digital2__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digital2__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digital2__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digital2__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digital2__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digital2__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digital2__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digital2__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digital2__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digital2__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digital2__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digital2__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digital2__PC EQU CYREG_GPIO_PRT3_PC
Digital2__PC2 EQU CYREG_GPIO_PRT3_PC2
Digital2__PORT EQU 3
Digital2__PS EQU CYREG_GPIO_PRT3_PS
Digital2__SHIFT EQU 5

/* Digital3 */
Digital3__0__DR EQU CYREG_GPIO_PRT3_DR
Digital3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digital3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digital3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digital3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Digital3__0__HSIOM_MASK EQU 0x0F000000
Digital3__0__HSIOM_SHIFT EQU 24
Digital3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital3__0__INTR EQU CYREG_GPIO_PRT3_INTR
Digital3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digital3__0__MASK EQU 0x40
Digital3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digital3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digital3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digital3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digital3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digital3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digital3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digital3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digital3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digital3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digital3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digital3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digital3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digital3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digital3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digital3__0__PC EQU CYREG_GPIO_PRT3_PC
Digital3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Digital3__0__PORT EQU 3
Digital3__0__PS EQU CYREG_GPIO_PRT3_PS
Digital3__0__SHIFT EQU 6
Digital3__DR EQU CYREG_GPIO_PRT3_DR
Digital3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Digital3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Digital3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Digital3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital3__INTR EQU CYREG_GPIO_PRT3_INTR
Digital3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Digital3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Digital3__MASK EQU 0x40
Digital3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Digital3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Digital3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Digital3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Digital3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Digital3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Digital3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Digital3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Digital3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Digital3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Digital3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Digital3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Digital3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Digital3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Digital3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Digital3__PC EQU CYREG_GPIO_PRT3_PC
Digital3__PC2 EQU CYREG_GPIO_PRT3_PC2
Digital3__PORT EQU 3
Digital3__PS EQU CYREG_GPIO_PRT3_PS
Digital3__SHIFT EQU 6

/* Digital4 */
Digital4__0__DR EQU CYREG_GPIO_PRT4_DR
Digital4__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Digital4__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Digital4__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Digital4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Digital4__0__HSIOM_MASK EQU 0x00000F00
Digital4__0__HSIOM_SHIFT EQU 8
Digital4__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Digital4__0__INTR EQU CYREG_GPIO_PRT4_INTR
Digital4__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Digital4__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Digital4__0__MASK EQU 0x04
Digital4__0__PC EQU CYREG_GPIO_PRT4_PC
Digital4__0__PC2 EQU CYREG_GPIO_PRT4_PC2
Digital4__0__PORT EQU 4
Digital4__0__PS EQU CYREG_GPIO_PRT4_PS
Digital4__0__SHIFT EQU 2
Digital4__DR EQU CYREG_GPIO_PRT4_DR
Digital4__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
Digital4__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
Digital4__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
Digital4__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
Digital4__INTR EQU CYREG_GPIO_PRT4_INTR
Digital4__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
Digital4__INTSTAT EQU CYREG_GPIO_PRT4_INTR
Digital4__MASK EQU 0x04
Digital4__PC EQU CYREG_GPIO_PRT4_PC
Digital4__PC2 EQU CYREG_GPIO_PRT4_PC2
Digital4__PORT EQU 4
Digital4__PS EQU CYREG_GPIO_PRT4_PS
Digital4__SHIFT EQU 2

/* ADC_GLV_V */
ADC_GLV_V_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000042
ADC_GLV_V_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_GLV_V_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_GLV_V_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_GLV_V_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_GLV_V_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_GLV_V_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_GLV_V_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_GLV_V_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_GLV_V_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_GLV_V_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_GLV_V_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_GLV_V_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_GLV_V_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_GLV_V_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_GLV_V_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_GLV_V_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_GLV_V_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_GLV_V_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_GLV_V_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_GLV_V_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_GLV_V_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_GLV_V_cy_psoc4_sarmux_8__CH_0_PIN EQU 6
ADC_GLV_V_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_GLV_V_cy_psoc4_sarmux_8__CH_1_PIN EQU 7
ADC_GLV_V_cy_psoc4_sarmux_8__CH_1_PORT EQU 0
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_GLV_V_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_GLV_V_cy_psoc4_sarmux_8__VNEG0 EQU 0
ADC_GLV_V_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL10
ADC_GLV_V_intClock__DIV_ID EQU 0x00000042
ADC_GLV_V_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
ADC_GLV_V_intClock__PA_DIV_ID EQU 0x000000FF
ADC_GLV_V_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_GLV_V_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_GLV_V_IRQ__INTC_MASK EQU 0x10000
ADC_GLV_V_IRQ__INTC_NUMBER EQU 16
ADC_GLV_V_IRQ__INTC_PRIOR_MASK EQU 0xC0
ADC_GLV_V_IRQ__INTC_PRIOR_NUM EQU 3
ADC_GLV_V_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ADC_GLV_V_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_GLV_V_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* GraphicLCDIntf */
GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG EQU CYREG_UDB_CAT16_A3
GraphicLCDIntf_GraphLcd8_Lsb__A0_REG EQU CYREG_UDB_W8_A03
GraphicLCDIntf_GraphLcd8_Lsb__A1_REG EQU CYREG_UDB_W8_A13
GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG EQU CYREG_UDB_CAT16_D3
GraphicLCDIntf_GraphLcd8_Lsb__D0_REG EQU CYREG_UDB_W8_D03
GraphicLCDIntf_GraphLcd8_Lsb__D1_REG EQU CYREG_UDB_W8_D13
GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG EQU CYREG_UDB_CAT16_F3
GraphicLCDIntf_GraphLcd8_Lsb__F0_REG EQU CYREG_UDB_W8_F03
GraphicLCDIntf_GraphLcd8_Lsb__F1_REG EQU CYREG_UDB_W8_F13
GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG EQU CYREG_UDB_W8_CTL3
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG EQU CYREG_UDB_W8_CTL3
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG EQU CYREG_UDB_W8_MSK3
GraphicLCDIntf_LsbReg__0__MASK EQU 0x01
GraphicLCDIntf_LsbReg__0__POS EQU 0
GraphicLCDIntf_LsbReg__1__MASK EQU 0x02
GraphicLCDIntf_LsbReg__1__POS EQU 1
GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
GraphicLCDIntf_LsbReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
GraphicLCDIntf_LsbReg__2__MASK EQU 0x04
GraphicLCDIntf_LsbReg__2__POS EQU 2
GraphicLCDIntf_LsbReg__3__MASK EQU 0x08
GraphicLCDIntf_LsbReg__3__POS EQU 3
GraphicLCDIntf_LsbReg__4__MASK EQU 0x10
GraphicLCDIntf_LsbReg__4__POS EQU 4
GraphicLCDIntf_LsbReg__5__MASK EQU 0x20
GraphicLCDIntf_LsbReg__5__POS EQU 5
GraphicLCDIntf_LsbReg__6__MASK EQU 0x40
GraphicLCDIntf_LsbReg__6__POS EQU 6
GraphicLCDIntf_LsbReg__7__MASK EQU 0x80
GraphicLCDIntf_LsbReg__7__POS EQU 7
GraphicLCDIntf_LsbReg__MASK EQU 0xFF
GraphicLCDIntf_LsbReg__MASK_REG EQU CYREG_UDB_W8_MSK1
GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
GraphicLCDIntf_LsbReg__STATUS_REG EQU CYREG_UDB_W8_ST1
GraphicLCDIntf_StsReg__0__MASK EQU 0x01
GraphicLCDIntf_StsReg__0__POS EQU 0
GraphicLCDIntf_StsReg__1__MASK EQU 0x02
GraphicLCDIntf_StsReg__1__POS EQU 1
GraphicLCDIntf_StsReg__MASK EQU 0x03
GraphicLCDIntf_StsReg__MASK_REG EQU CYREG_UDB_W8_MSK3
GraphicLCDIntf_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
GraphicLCDIntf_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
GraphicLCDIntf_StsReg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
GraphicLCDIntf_StsReg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
GraphicLCDIntf_StsReg__STATUS_REG EQU CYREG_UDB_W8_ST3

/* ReadyToDrive_Int */
ReadyToDrive_Int__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ReadyToDrive_Int__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ReadyToDrive_Int__INTC_MASK EQU 0x01
ReadyToDrive_Int__INTC_NUMBER EQU 0
ReadyToDrive_Int__INTC_PRIOR_MASK EQU 0xC0
ReadyToDrive_Int__INTC_PRIOR_NUM EQU 3
ReadyToDrive_Int__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ReadyToDrive_Int__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ReadyToDrive_Int__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ReadyToDrive_Timer */
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST0
ReadyToDrive_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_CONTROL_REG EQU CYREG_UDB_W32_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_COUNT_REG EQU CYREG_UDB_W32_CTL
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__32BIT_PERIOD_REG EQU CYREG_UDB_W32_MSK
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
ReadyToDrive_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_UDB_W8_A00
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_UDB_W8_A10
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_UDB_W8_D00
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_UDB_W8_D10
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_UDB_W8_F00
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_UDB_W8_F10
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK0
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_UDB_W16_A01
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_UDB_W16_A11
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_UDB_W16_D01
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_UDB_W16_D11
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_UDB_W16_F01
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_UDB_W16_F11
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_UDB_W8_A01
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_UDB_W8_A11
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_UDB_W8_D01
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_UDB_W8_D11
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F1
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_UDB_W8_F01
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_UDB_W8_F11
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_UDB_W16_A02
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_UDB_W16_A12
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_UDB_W16_D02
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_UDB_W16_D12
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_UDB_W16_F02
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_UDB_W16_F12
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_UDB_CAT16_A2
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_UDB_W8_A02
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_UDB_W8_A12
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_UDB_CAT16_D2
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_UDB_W8_D02
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_UDB_W8_D12
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_UDB_CAT16_F2
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_UDB_W8_F02
ReadyToDrive_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_UDB_W8_F12

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
