module adder(input [7:0] A, B, output [7:0] S);
// Input variables using [7:0] to denote 8-bit width
// Output variable using [7:0] to match input width

	// Internal wire to store the carry bit
	wire carry;

	// Logic to add two input bits and the carry bit
	// Output stored in temporary wire sum
	assign sum = A + B + carry;

	// Output sum is 8-bit, so if carry is generated,
	// it needs to be truncated to match
	// The MSB of sum is now the output carry bit
	assign S = sum[7:0];

endmodule