// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sat May 15 21:33:02 2021
// Host        : MEN-1339-10 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ testbench_bd_test_top_0_2_stub.v
// Design      : testbench_bd_test_top_0_2
// Purpose     : Stub declaration of top-level module interface
// Device      : xczu4eg-sfvc784-1-e
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "test_top,Vivado 2020.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(sys_clk, GPIO3_pad, GPIO0_pad, CC_SPYPAD_1_pad, 
  RESET_pad, CLK_pad, GPIO2_pad, GPIO1_pad, LUT6_OUT_0_pad, TEST_EN_pad, LUT4_OUT_0_pad, 
  SC_HEAD_pad, CCFF_TAIL_pad, GPIO23_pad, GPIO11_pad, GPIO22_pad, GPIO20_pad, GPIO10_pad, 
  GPIO8_pad, GPIO9_pad, GPIO18_pad, GPIO19_pad, GPIO6_pad, GPIO7_pad, CC_SPYPAD_0_pad, 
  CC_SPYPAD_2_pad, SC_TAIL_pad, COUT_SPYPAD_0_pad, CCFF_HEAD_pad, PRESET_pad, GPIO12_pad, 
  GPIO16_pad, GPIO13_pad, PROG_CLK_pad, GPIO17_pad, t0_pad, t1_pad, t2_pad, t3_pad, t0_is_output, 
  t1_is_output, t2_is_output, t3_is_output)
/* synthesis syn_black_box black_box_pad_pin="sys_clk,GPIO3_pad,GPIO0_pad,CC_SPYPAD_1_pad,RESET_pad,CLK_pad,GPIO2_pad,GPIO1_pad,LUT6_OUT_0_pad,TEST_EN_pad,LUT4_OUT_0_pad,SC_HEAD_pad,CCFF_TAIL_pad,GPIO23_pad,GPIO11_pad,GPIO22_pad,GPIO20_pad,GPIO10_pad,GPIO8_pad,GPIO9_pad,GPIO18_pad,GPIO19_pad,GPIO6_pad,GPIO7_pad,CC_SPYPAD_0_pad,CC_SPYPAD_2_pad,SC_TAIL_pad,COUT_SPYPAD_0_pad,CCFF_HEAD_pad,PRESET_pad,GPIO12_pad,GPIO16_pad,GPIO13_pad,PROG_CLK_pad,GPIO17_pad,t0_pad,t1_pad,t2_pad,t3_pad,t0_is_output,t1_is_output,t2_is_output,t3_is_output" */;
  input sys_clk;
  input GPIO3_pad;
  input GPIO0_pad;
  input CC_SPYPAD_1_pad;
  output RESET_pad;
  output CLK_pad;
  input GPIO2_pad;
  input GPIO1_pad;
  input LUT6_OUT_0_pad;
  output TEST_EN_pad;
  input LUT4_OUT_0_pad;
  output SC_HEAD_pad;
  input CCFF_TAIL_pad;
  input GPIO23_pad;
  input GPIO11_pad;
  input GPIO22_pad;
  input GPIO20_pad;
  input GPIO10_pad;
  input GPIO8_pad;
  input GPIO9_pad;
  input GPIO18_pad;
  input GPIO19_pad;
  input GPIO6_pad;
  input GPIO7_pad;
  input CC_SPYPAD_0_pad;
  input CC_SPYPAD_2_pad;
  input SC_TAIL_pad;
  input COUT_SPYPAD_0_pad;
  output CCFF_HEAD_pad;
  output PRESET_pad;
  input GPIO12_pad;
  input GPIO16_pad;
  input GPIO13_pad;
  output PROG_CLK_pad;
  input GPIO17_pad;
  output t0_pad;
  output t1_pad;
  output t2_pad;
  input t3_pad;
  output t0_is_output;
  output t1_is_output;
  output t2_is_output;
  output t3_is_output;
endmodule
