Analysis & Synthesis report for FPGA_ECG
Sat May 20 19:48:53 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Parameter Settings for User Entity Instance: TFT_test_pl:TFT_test_pll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: pll_clk:pll_clk_inst|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: TFT_CTRL:TFT_CTRL
 19. Parameter Settings for User Entity Instance: h_m_s:h_m_s
 20. Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init
 21. Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write
 22. Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Mod1
 26. Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Div2
 27. Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Mod2
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "sd_ctrl_top:u_sd_ctrl_top"
 30. Port Connectivity Checks: "data_gen:u_data_gen"
 31. Port Connectivity Checks: "ziti:ziti"
 32. Port Connectivity Checks: "adc128s022:adc128s022"
 33. Port Connectivity Checks: "display_ctrl:display_ctrl"
 34. Port Connectivity Checks: "h_m_s:h_m_s|fenpin:fenpin"
 35. Port Connectivity Checks: "pll_clk:pll_clk_inst"
 36. Port Connectivity Checks: "uart_byte_tx:uart_byte_tx"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 20 19:48:53 2023       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; FPGA_ECG                                    ;
; Top-level Entity Name              ; FPGA_ECG                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,834                                       ;
;     Total combinational functions  ; 4,555                                       ;
;     Dedicated logic registers      ; 3,633                                       ;
; Total registers                    ; 3633                                        ;
; Total pins                         ; 39                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; FPGA_ECG           ; FPGA_ECG           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; data_gen.v                       ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/data_gen.v                 ;         ;
; ipcore/pll_clk.v                 ; yes             ; User Wizard-Generated File   ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v           ;         ;
; ziti.v                           ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ziti.v                     ;         ;
; wave.v                           ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/wave.v                     ;         ;
; TFT_test_pll.v                   ; yes             ; User Wizard-Generated File   ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v             ;         ;
; sd_write.v                       ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_write.v                 ;         ;
; sd_test.v                        ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_test.v                  ;         ;
; sd_read.v                        ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_read.v                  ;         ;
; sd_initial.v                     ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/sd_initial.v               ;         ;
; h_m_s.v                          ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/h_m_s.v                    ;         ;
; fenpin.v                         ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/fenpin.v                   ;         ;
; display_ctrl.v                   ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/display_ctrl.v             ;         ;
; ctrl_ADC_SD.v                    ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ctrl_ADC_SD.v              ;         ;
; belldrive.v                      ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/belldrive.v                ;         ;
; adc128s022.v                     ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/adc128s022.v               ;         ;
; FPGA_ECG.v                       ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/FPGA_ECG.v                 ;         ;
; TFT_CTRL.v                       ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_CTRL.v                 ;         ;
; uart_byte_tx.v                   ; yes             ; User Verilog HDL File        ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/uart_byte_tx.v             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc       ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/stratix_pll.inc      ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/stratixii_pll.inc    ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/cycloneii_pll.inc    ;         ;
; db/tft_test_pll_altpll.v         ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/tft_test_pll_altpll.v   ;         ;
; db/pll_clk_altpll.v              ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/pll_clk_altpll.v        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; e:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; db/lpm_divide_ghm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_ghm.tdf      ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/sign_div_unsign_8kh.tdf ;         ;
; db/alt_u_div_44f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/alt_u_div_44f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_j9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_j9m.tdf      ;         ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_hhm.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/alt_u_div_64f.tdf       ;         ;
; db/lpm_divide_k9m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/db/lpm_divide_k9m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,834                                                                                                ;
;                                             ;                                                                                                      ;
; Total combinational functions               ; 4555                                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                                      ;
;     -- 4 input functions                    ; 3192                                                                                                 ;
;     -- 3 input functions                    ; 885                                                                                                  ;
;     -- <=2 input functions                  ; 478                                                                                                  ;
;                                             ;                                                                                                      ;
; Logic elements by mode                      ;                                                                                                      ;
;     -- normal mode                          ; 4210                                                                                                 ;
;     -- arithmetic mode                      ; 345                                                                                                  ;
;                                             ;                                                                                                      ;
; Total registers                             ; 3633                                                                                                 ;
;     -- Dedicated logic registers            ; 3633                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                    ;
;                                             ;                                                                                                      ;
; I/O pins                                    ; 39                                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                    ;
; Total PLLs                                  ; 2                                                                                                    ;
;     -- PLLs                                 ; 2                                                                                                    ;
;                                             ;                                                                                                      ;
; Maximum fan-out node                        ; TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3367                                                                                                 ;
; Total fan-out                               ; 27470                                                                                                ;
; Average fan-out                             ; 3.32                                                                                                 ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA_ECG                                     ; 4555 (0)          ; 3633 (0)     ; 0           ; 0            ; 0       ; 0         ; 39   ; 0            ; |FPGA_ECG                                                                                                             ;              ;
;    |TFT_CTRL:TFT_CTRL|                        ; 69 (69)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|TFT_CTRL:TFT_CTRL                                                                                           ;              ;
;    |TFT_test_pl:TFT_test_pll|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|TFT_test_pl:TFT_test_pll                                                                                    ;              ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|TFT_test_pl:TFT_test_pll|altpll:altpll_component                                                            ;              ;
;          |TFT_test_pll_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated                         ;              ;
;    |adc128s022:adc128s022|                    ; 43 (43)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|adc128s022:adc128s022                                                                                       ;              ;
;    |belldrive:belldrive|                      ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|belldrive:belldrive                                                                                         ;              ;
;    |ctrl_ADC_SD:ctrl_ADC_SD|                  ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|ctrl_ADC_SD:ctrl_ADC_SD                                                                                     ;              ;
;    |data_gen:u_data_gen|                      ; 3 (3)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|data_gen:u_data_gen                                                                                         ;              ;
;    |display_ctrl:display_ctrl|                ; 261 (261)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|display_ctrl:display_ctrl                                                                                   ;              ;
;    |h_m_s:h_m_s|                              ; 231 (33)          ; 44 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s                                                                                                 ;              ;
;       |fenpin:fenpin|                         ; 44 (44)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|fenpin:fenpin                                                                                   ;              ;
;       |lpm_divide:Div0|                       ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_ghm:auto_generated|      ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div0|lpm_divide_ghm:auto_generated                                                   ;              ;
;             |sign_div_unsign_8kh:divider|     ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider                       ;              ;
;                |alt_u_div_44f:divider|        ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div0|lpm_divide_ghm:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ;              ;
;       |lpm_divide:Div1|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div1|lpm_divide_hhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;                |alt_u_div_64f:divider|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div1|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ;              ;
;       |lpm_divide:Div2|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div2                                                                                 ;              ;
;          |lpm_divide_hhm:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div2|lpm_divide_hhm:auto_generated                                                   ;              ;
;             |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div2|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;                |alt_u_div_64f:divider|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Div2|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ;              ;
;       |lpm_divide:Mod0|                       ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_j9m:auto_generated|      ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod0|lpm_divide_j9m:auto_generated                                                   ;              ;
;             |sign_div_unsign_8kh:divider|     ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider                       ;              ;
;                |alt_u_div_44f:divider|        ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod0|lpm_divide_j9m:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_44f:divider ;              ;
;       |lpm_divide:Mod1|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_k9m:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod1|lpm_divide_k9m:auto_generated                                                   ;              ;
;             |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;                |alt_u_div_64f:divider|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod1|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ;              ;
;       |lpm_divide:Mod2|                       ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_k9m:auto_generated|      ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod2|lpm_divide_k9m:auto_generated                                                   ;              ;
;             |sign_div_unsign_9kh:divider|     ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider                       ;              ;
;                |alt_u_div_64f:divider|        ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|h_m_s:h_m_s|lpm_divide:Mod2|lpm_divide_k9m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider ;              ;
;    |pll_clk:pll_clk_inst|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|pll_clk:pll_clk_inst                                                                                        ;              ;
;       |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|pll_clk:pll_clk_inst|altpll:altpll_component                                                                ;              ;
;          |pll_clk_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated                                  ;              ;
;    |sd_ctrl_top:u_sd_ctrl_top|                ; 293 (7)           ; 204 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top                                                                                   ;              ;
;       |sd_init:u_sd_init|                     ; 120 (120)         ; 111 (111)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init                                                                 ;              ;
;       |sd_read:u_sd_read|                     ; 72 (72)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read                                                                 ;              ;
;       |sd_write:u_sd_write|                   ; 94 (94)           ; 52 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write                                                               ;              ;
;    |uart_byte_tx:uart_byte_tx|                ; 36 (36)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|uart_byte_tx:uart_byte_tx                                                                                   ;              ;
;    |wave:wave|                                ; 3047 (3047)       ; 3268 (3268)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|wave:wave                                                                                                   ;              ;
;    |ziti:ziti|                                ; 552 (552)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_ECG|ziti:ziti                                                                                                   ;              ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                                           ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |FPGA_ECG|TFT_test_pl:TFT_test_pll ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/TFT_test_pll.v   ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |FPGA_ECG|pll_clk:pll_clk_inst     ; D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/ipcore/pll_clk.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cur_state                                                                                                                       ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; Name                     ; cur_state.st_init_done ; cur_state.st_send_acmd41 ; cur_state.st_send_cmd55 ; cur_state.st_send_cmd8 ; cur_state.st_wait_cmd0 ; cur_state.st_send_cmd0 ; cur_state.st_idle ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+
; cur_state.st_idle        ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 0                 ;
; cur_state.st_send_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 0                      ; 1                      ; 1                 ;
; cur_state.st_wait_cmd0   ; 0                      ; 0                        ; 0                       ; 0                      ; 1                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd8   ; 0                      ; 0                        ; 0                       ; 1                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_cmd55  ; 0                      ; 0                        ; 1                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_send_acmd41 ; 0                      ; 1                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
; cur_state.st_init_done   ; 1                      ; 0                        ; 0                       ; 0                      ; 0                      ; 0                      ; 1                 ;
+--------------------------+------------------------+--------------------------+-------------------------+------------------------+------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                  ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Latch Name                                                   ; Latch Enable Signal                                          ; Free of Timing Hazards ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; display_ctrl:display_ctrl|rgb_data[0]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[1]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[2]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[3]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[4]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[5]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[6]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[7]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[8]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[9]                        ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[10]                       ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[12]                       ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[13]                       ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[14]                       ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|rgb_data[15]                       ; display_ctrl:display_ctrl|rgb_data[15]                       ; yes                    ;
; display_ctrl:display_ctrl|zix[3]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|ziy[3]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|ziy[2]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|ziy[1]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zix[1]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zix[2]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zicode[1]                          ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|ziy[0]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zix[0]                             ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zicode[0]                          ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zicode[5]                          ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zicode[2]                          ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zicode[3]                          ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; display_ctrl:display_ctrl|zicode[4]                          ; display_ctrl:display_ctrl|zicode[6]                          ; yes                    ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; yes                    ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[0] ; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_sec_addr[1] ; yes                    ;
; Number of user-specified and inferred latches = 31           ;                                                              ;                        ;
+--------------------------------------------------------------+--------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal                                                     ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; data_gen:u_data_gen|rd_sec_addr[0..4,6..8,12,13,15..31]                                    ; Stuck at GND due to stuck port data_in                                 ;
; adc128s022:adc128s022|r_Channel[1,2]                                                       ; Stuck at GND due to stuck port data_in                                 ;
; adc128s022:adc128s022|Conv_Done                                                            ; Lost fanout                                                            ;
; adc128s022:adc128s022|r_Channel[0]                                                         ; Stuck at GND due to stuck port data_in                                 ;
; wave:wave|midleft[8,9]                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; wave:wave|midright[8,9]                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[13..15]                                                   ; Stuck at GND due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[12]                                                       ; Stuck at VCC due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[11]                                                       ; Stuck at GND due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[10]                                                       ; Stuck at VCC due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[7..9]                                                     ; Stuck at GND due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[6]                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[5]                                                        ; Stuck at GND due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[4]                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[3]                                                        ; Stuck at GND due to stuck port data_in                                 ;
; uart_byte_tx:uart_byte_tx|bps_DR[0..2]                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; ctrl_ADC_SD:ctrl_ADC_SD|req_w                                                              ; Lost fanout                                                            ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8..12,14..16,20,21,23..39,41..43,45,47] ; Stuck at GND due to stuck port data_in                                 ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[10..12,14..16,20,21,23..42,45,47]     ; Stuck at GND due to stuck port data_in                                 ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|wr_data_t[8..15]                             ; Stuck at GND due to stuck port data_in                                 ;
; data_gen:u_data_gen|rd_sec_addr[14]                                                        ; Merged with data_gen:u_data_gen|rd_sec_addr[11]                        ;
; data_gen:u_data_gen|rd_sec_addr[11]                                                        ; Merged with data_gen:u_data_gen|rd_sec_addr[10]                        ;
; data_gen:u_data_gen|rd_sec_addr[10]                                                        ; Merged with data_gen:u_data_gen|rd_sec_addr[9]                         ;
; data_gen:u_data_gen|rd_sec_addr[9]                                                         ; Merged with data_gen:u_data_gen|rd_sec_addr[5]                         ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_en                                       ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en         ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_flag                                     ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_flag       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[5]                               ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5] ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[4]                               ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[4] ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[3]                               ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[3] ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[2]                               ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[2] ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[1]                               ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[1] ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|res_bit_cnt[0]                               ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[0] ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[1..7,40,44,46]                          ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[0]      ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[17..19,22]                              ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[13]     ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[1..7,13,17..19,22,43,44,46]           ; Merged with sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_wr[0]    ;
; wave:wave|sum[0]                                                                           ; Merged with wave:wave|div[0]                                           ;
; belldrive:belldrive|bell                                                                   ; Merged with belldrive:belldrive|count[0]                               ;
; wave:wave|div[9]                                                                           ; Lost fanout                                                            ;
; wave:wave|sum[9]                                                                           ; Lost fanout                                                            ;
; wave:wave|wavehright[0..7]                                                                 ; Lost fanout                                                            ;
; wave:wave|wavehleft[0..7]                                                                  ; Lost fanout                                                            ;
; Total Number of Removed Registers = 183                                                    ;                                                                        ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+-------------------------------------+---------------------------+--------------------------------------------------------+
; Register name                       ; Reason for Removal        ; Registers Removed due to This Register                 ;
+-------------------------------------+---------------------------+--------------------------------------------------------+
; data_gen:u_data_gen|rd_sec_addr[31] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[39] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[30] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[38] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[29] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[37] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[28] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[36] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[27] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[35] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[26] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[34] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[25] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[33] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[24] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[32] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[23] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[31] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[22] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[30] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[21] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[29] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[20] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[28] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[19] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[27] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[18] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[26] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[17] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[25] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[16] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[24] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[15] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[23] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[13] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[21] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[12] ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[20] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[8]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[16] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[7]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[15] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[6]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[14] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[4]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[12] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[3]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[11] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[2]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[10] ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[1]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[9]  ;
;                                     ; due to stuck port data_in ;                                                        ;
; data_gen:u_data_gen|rd_sec_addr[0]  ; Stuck at GND              ; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_rd[8]  ;
;                                     ; due to stuck port data_in ;                                                        ;
; wave:wave|div[9]                    ; Lost Fanouts              ; wave:wave|sum[9]                                       ;
+-------------------------------------+---------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3633  ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 289   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3434  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; adc128s022:adc128s022|ADC_SCLK                        ; 2       ;
; adc128s022:adc128s022|ADC_CS_N                        ; 3       ;
; adc128s022:adc128s022|ADC_DIN                         ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_cs     ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_cs   ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_cs     ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|sd_mosi   ; 2       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|sd_mosi ; 3       ;
; sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|sd_mosi   ; 1       ;
; uart_byte_tx:uart_byte_tx|Rs232_Tx                    ; 1       ;
; h_m_s:h_m_s|hour[4]                                   ; 6       ;
; h_m_s:h_m_s|minute[5]                                 ; 11      ;
; Total number of inverted registers = 12               ;         ;
+-------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_ECG|ctrl_ADC_SD:ctrl_ADC_SD|wave_data[1]                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|cmd_bit_cnt[4]   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|cmd_bit_cnt[4] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_data_cnt[5]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_ECG|adc128s022:adc128s022|DIV_CNT[0]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |FPGA_ECG|uart_byte_tx:uart_byte_tx|div_cnt[5]                         ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|poweron_cnt[10]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |FPGA_ECG|wave:wave|div[1]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_flag         ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|res_bit_cnt[0]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rx_bit_cnt[2]    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_en           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|res_bit_cnt[5]   ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write|bit_cnt[3]     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init|cmd_bit_cnt[0]   ;
; 20:1               ; 3 bits    ; 39 LEs        ; 6 LEs                ; 33 LEs                 ; Yes        ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read|rd_ctrl_cnt[2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_ECG|display_ctrl:display_ctrl|zicode[3]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_ECG|sd_ctrl_top:u_sd_ctrl_top|sd_cs                              ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux13                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |FPGA_ECG|display_ctrl:display_ctrl|rgb_data[10]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux8                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux14                                              ;
; 8:1                ; 48 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux13                                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux14                                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux14                                              ;
; 16:1               ; 48 bits   ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux10                                              ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux14                                              ;
; 37:1               ; 3 bits    ; 72 LEs        ; 6 LEs                ; 66 LEs                 ; No         ; |FPGA_ECG|display_ctrl:display_ctrl|zix[3]                             ;
; 64:1               ; 16 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux12                                              ;
; 21:1               ; 8 bits    ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux17                                              ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux5                                               ;
; 38:1               ; 8 bits    ; 200 LEs       ; 200 LEs              ; 0 LEs                  ; No         ; |FPGA_ECG|wave:wave|Mux14                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_test_pl:TFT_test_pll|altpll:altpll_component ;
+-------------------------------+--------------------------------+------------------------------+
; Parameter Name                ; Value                          ; Type                         ;
+-------------------------------+--------------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                      ;
; PLL_TYPE                      ; AUTO                           ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=TFT_test_pll ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                      ;
; LOCK_HIGH                     ; 1                              ; Untyped                      ;
; LOCK_LOW                      ; 1                              ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                      ;
; SKIP_VCO                      ; OFF                            ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                      ;
; BANDWIDTH                     ; 0                              ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                      ;
; DOWN_SPREAD                   ; 0                              ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                              ; Signed Integer               ;
; CLK1_MULTIPLY_BY              ; 17                             ; Signed Integer               ;
; CLK0_MULTIPLY_BY              ; 9                              ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 25000                          ; Signed Integer               ;
; CLK1_DIVIDE_BY                ; 10000                          ; Signed Integer               ;
; CLK0_DIVIDE_BY                ; 50                             ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                             ; Signed Integer               ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer               ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                      ;
; DPA_DIVIDER                   ; 0                              ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                      ;
; VCO_MIN                       ; 0                              ; Untyped                      ;
; VCO_MAX                       ; 0                              ; Untyped                      ;
; VCO_CENTER                    ; 0                              ; Untyped                      ;
; PFD_MIN                       ; 0                              ; Untyped                      ;
; PFD_MAX                       ; 0                              ; Untyped                      ;
; M_INITIAL                     ; 0                              ; Untyped                      ;
; M                             ; 0                              ; Untyped                      ;
; N                             ; 1                              ; Untyped                      ;
; M2                            ; 1                              ; Untyped                      ;
; N2                            ; 1                              ; Untyped                      ;
; SS                            ; 1                              ; Untyped                      ;
; C0_HIGH                       ; 0                              ; Untyped                      ;
; C1_HIGH                       ; 0                              ; Untyped                      ;
; C2_HIGH                       ; 0                              ; Untyped                      ;
; C3_HIGH                       ; 0                              ; Untyped                      ;
; C4_HIGH                       ; 0                              ; Untyped                      ;
; C5_HIGH                       ; 0                              ; Untyped                      ;
; C6_HIGH                       ; 0                              ; Untyped                      ;
; C7_HIGH                       ; 0                              ; Untyped                      ;
; C8_HIGH                       ; 0                              ; Untyped                      ;
; C9_HIGH                       ; 0                              ; Untyped                      ;
; C0_LOW                        ; 0                              ; Untyped                      ;
; C1_LOW                        ; 0                              ; Untyped                      ;
; C2_LOW                        ; 0                              ; Untyped                      ;
; C3_LOW                        ; 0                              ; Untyped                      ;
; C4_LOW                        ; 0                              ; Untyped                      ;
; C5_LOW                        ; 0                              ; Untyped                      ;
; C6_LOW                        ; 0                              ; Untyped                      ;
; C7_LOW                        ; 0                              ; Untyped                      ;
; C8_LOW                        ; 0                              ; Untyped                      ;
; C9_LOW                        ; 0                              ; Untyped                      ;
; C0_INITIAL                    ; 0                              ; Untyped                      ;
; C1_INITIAL                    ; 0                              ; Untyped                      ;
; C2_INITIAL                    ; 0                              ; Untyped                      ;
; C3_INITIAL                    ; 0                              ; Untyped                      ;
; C4_INITIAL                    ; 0                              ; Untyped                      ;
; C5_INITIAL                    ; 0                              ; Untyped                      ;
; C6_INITIAL                    ; 0                              ; Untyped                      ;
; C7_INITIAL                    ; 0                              ; Untyped                      ;
; C8_INITIAL                    ; 0                              ; Untyped                      ;
; C9_INITIAL                    ; 0                              ; Untyped                      ;
; C0_MODE                       ; BYPASS                         ; Untyped                      ;
; C1_MODE                       ; BYPASS                         ; Untyped                      ;
; C2_MODE                       ; BYPASS                         ; Untyped                      ;
; C3_MODE                       ; BYPASS                         ; Untyped                      ;
; C4_MODE                       ; BYPASS                         ; Untyped                      ;
; C5_MODE                       ; BYPASS                         ; Untyped                      ;
; C6_MODE                       ; BYPASS                         ; Untyped                      ;
; C7_MODE                       ; BYPASS                         ; Untyped                      ;
; C8_MODE                       ; BYPASS                         ; Untyped                      ;
; C9_MODE                       ; BYPASS                         ; Untyped                      ;
; C0_PH                         ; 0                              ; Untyped                      ;
; C1_PH                         ; 0                              ; Untyped                      ;
; C2_PH                         ; 0                              ; Untyped                      ;
; C3_PH                         ; 0                              ; Untyped                      ;
; C4_PH                         ; 0                              ; Untyped                      ;
; C5_PH                         ; 0                              ; Untyped                      ;
; C6_PH                         ; 0                              ; Untyped                      ;
; C7_PH                         ; 0                              ; Untyped                      ;
; C8_PH                         ; 0                              ; Untyped                      ;
; C9_PH                         ; 0                              ; Untyped                      ;
; L0_HIGH                       ; 1                              ; Untyped                      ;
; L1_HIGH                       ; 1                              ; Untyped                      ;
; G0_HIGH                       ; 1                              ; Untyped                      ;
; G1_HIGH                       ; 1                              ; Untyped                      ;
; G2_HIGH                       ; 1                              ; Untyped                      ;
; G3_HIGH                       ; 1                              ; Untyped                      ;
; E0_HIGH                       ; 1                              ; Untyped                      ;
; E1_HIGH                       ; 1                              ; Untyped                      ;
; E2_HIGH                       ; 1                              ; Untyped                      ;
; E3_HIGH                       ; 1                              ; Untyped                      ;
; L0_LOW                        ; 1                              ; Untyped                      ;
; L1_LOW                        ; 1                              ; Untyped                      ;
; G0_LOW                        ; 1                              ; Untyped                      ;
; G1_LOW                        ; 1                              ; Untyped                      ;
; G2_LOW                        ; 1                              ; Untyped                      ;
; G3_LOW                        ; 1                              ; Untyped                      ;
; E0_LOW                        ; 1                              ; Untyped                      ;
; E1_LOW                        ; 1                              ; Untyped                      ;
; E2_LOW                        ; 1                              ; Untyped                      ;
; E3_LOW                        ; 1                              ; Untyped                      ;
; L0_INITIAL                    ; 1                              ; Untyped                      ;
; L1_INITIAL                    ; 1                              ; Untyped                      ;
; G0_INITIAL                    ; 1                              ; Untyped                      ;
; G1_INITIAL                    ; 1                              ; Untyped                      ;
; G2_INITIAL                    ; 1                              ; Untyped                      ;
; G3_INITIAL                    ; 1                              ; Untyped                      ;
; E0_INITIAL                    ; 1                              ; Untyped                      ;
; E1_INITIAL                    ; 1                              ; Untyped                      ;
; E2_INITIAL                    ; 1                              ; Untyped                      ;
; E3_INITIAL                    ; 1                              ; Untyped                      ;
; L0_MODE                       ; BYPASS                         ; Untyped                      ;
; L1_MODE                       ; BYPASS                         ; Untyped                      ;
; G0_MODE                       ; BYPASS                         ; Untyped                      ;
; G1_MODE                       ; BYPASS                         ; Untyped                      ;
; G2_MODE                       ; BYPASS                         ; Untyped                      ;
; G3_MODE                       ; BYPASS                         ; Untyped                      ;
; E0_MODE                       ; BYPASS                         ; Untyped                      ;
; E1_MODE                       ; BYPASS                         ; Untyped                      ;
; E2_MODE                       ; BYPASS                         ; Untyped                      ;
; E3_MODE                       ; BYPASS                         ; Untyped                      ;
; L0_PH                         ; 0                              ; Untyped                      ;
; L1_PH                         ; 0                              ; Untyped                      ;
; G0_PH                         ; 0                              ; Untyped                      ;
; G1_PH                         ; 0                              ; Untyped                      ;
; G2_PH                         ; 0                              ; Untyped                      ;
; G3_PH                         ; 0                              ; Untyped                      ;
; E0_PH                         ; 0                              ; Untyped                      ;
; E1_PH                         ; 0                              ; Untyped                      ;
; E2_PH                         ; 0                              ; Untyped                      ;
; E3_PH                         ; 0                              ; Untyped                      ;
; M_PH                          ; 0                              ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                      ;
; CLK0_COUNTER                  ; G0                             ; Untyped                      ;
; CLK1_COUNTER                  ; G0                             ; Untyped                      ;
; CLK2_COUNTER                  ; G0                             ; Untyped                      ;
; CLK3_COUNTER                  ; G0                             ; Untyped                      ;
; CLK4_COUNTER                  ; G0                             ; Untyped                      ;
; CLK5_COUNTER                  ; G0                             ; Untyped                      ;
; CLK6_COUNTER                  ; E0                             ; Untyped                      ;
; CLK7_COUNTER                  ; E1                             ; Untyped                      ;
; CLK8_COUNTER                  ; E2                             ; Untyped                      ;
; CLK9_COUNTER                  ; E3                             ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                      ;
; M_TIME_DELAY                  ; 0                              ; Untyped                      ;
; N_TIME_DELAY                  ; 0                              ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                      ;
; VCO_POST_SCALE                ; 0                              ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                      ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                      ;
; PORT_CLK2                     ; PORT_USED                      ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                      ;
; CBXI_PARAMETER                ; TFT_test_pll_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:pll_clk_inst|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------------------+
; Parameter Name                ; Value                     ; Type                          ;
+-------------------------------+---------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                       ;
; PLL_TYPE                      ; AUTO                      ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                       ;
; LOCK_HIGH                     ; 1                         ; Untyped                       ;
; LOCK_LOW                      ; 1                         ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                       ;
; SKIP_VCO                      ; OFF                       ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                       ;
; BANDWIDTH                     ; 0                         ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                       ;
; DOWN_SPREAD                   ; 0                         ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 20000                     ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                       ;
; DPA_DIVIDER                   ; 0                         ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                       ;
; VCO_MIN                       ; 0                         ; Untyped                       ;
; VCO_MAX                       ; 0                         ; Untyped                       ;
; VCO_CENTER                    ; 0                         ; Untyped                       ;
; PFD_MIN                       ; 0                         ; Untyped                       ;
; PFD_MAX                       ; 0                         ; Untyped                       ;
; M_INITIAL                     ; 0                         ; Untyped                       ;
; M                             ; 0                         ; Untyped                       ;
; N                             ; 1                         ; Untyped                       ;
; M2                            ; 1                         ; Untyped                       ;
; N2                            ; 1                         ; Untyped                       ;
; SS                            ; 1                         ; Untyped                       ;
; C0_HIGH                       ; 0                         ; Untyped                       ;
; C1_HIGH                       ; 0                         ; Untyped                       ;
; C2_HIGH                       ; 0                         ; Untyped                       ;
; C3_HIGH                       ; 0                         ; Untyped                       ;
; C4_HIGH                       ; 0                         ; Untyped                       ;
; C5_HIGH                       ; 0                         ; Untyped                       ;
; C6_HIGH                       ; 0                         ; Untyped                       ;
; C7_HIGH                       ; 0                         ; Untyped                       ;
; C8_HIGH                       ; 0                         ; Untyped                       ;
; C9_HIGH                       ; 0                         ; Untyped                       ;
; C0_LOW                        ; 0                         ; Untyped                       ;
; C1_LOW                        ; 0                         ; Untyped                       ;
; C2_LOW                        ; 0                         ; Untyped                       ;
; C3_LOW                        ; 0                         ; Untyped                       ;
; C4_LOW                        ; 0                         ; Untyped                       ;
; C5_LOW                        ; 0                         ; Untyped                       ;
; C6_LOW                        ; 0                         ; Untyped                       ;
; C7_LOW                        ; 0                         ; Untyped                       ;
; C8_LOW                        ; 0                         ; Untyped                       ;
; C9_LOW                        ; 0                         ; Untyped                       ;
; C0_INITIAL                    ; 0                         ; Untyped                       ;
; C1_INITIAL                    ; 0                         ; Untyped                       ;
; C2_INITIAL                    ; 0                         ; Untyped                       ;
; C3_INITIAL                    ; 0                         ; Untyped                       ;
; C4_INITIAL                    ; 0                         ; Untyped                       ;
; C5_INITIAL                    ; 0                         ; Untyped                       ;
; C6_INITIAL                    ; 0                         ; Untyped                       ;
; C7_INITIAL                    ; 0                         ; Untyped                       ;
; C8_INITIAL                    ; 0                         ; Untyped                       ;
; C9_INITIAL                    ; 0                         ; Untyped                       ;
; C0_MODE                       ; BYPASS                    ; Untyped                       ;
; C1_MODE                       ; BYPASS                    ; Untyped                       ;
; C2_MODE                       ; BYPASS                    ; Untyped                       ;
; C3_MODE                       ; BYPASS                    ; Untyped                       ;
; C4_MODE                       ; BYPASS                    ; Untyped                       ;
; C5_MODE                       ; BYPASS                    ; Untyped                       ;
; C6_MODE                       ; BYPASS                    ; Untyped                       ;
; C7_MODE                       ; BYPASS                    ; Untyped                       ;
; C8_MODE                       ; BYPASS                    ; Untyped                       ;
; C9_MODE                       ; BYPASS                    ; Untyped                       ;
; C0_PH                         ; 0                         ; Untyped                       ;
; C1_PH                         ; 0                         ; Untyped                       ;
; C2_PH                         ; 0                         ; Untyped                       ;
; C3_PH                         ; 0                         ; Untyped                       ;
; C4_PH                         ; 0                         ; Untyped                       ;
; C5_PH                         ; 0                         ; Untyped                       ;
; C6_PH                         ; 0                         ; Untyped                       ;
; C7_PH                         ; 0                         ; Untyped                       ;
; C8_PH                         ; 0                         ; Untyped                       ;
; C9_PH                         ; 0                         ; Untyped                       ;
; L0_HIGH                       ; 1                         ; Untyped                       ;
; L1_HIGH                       ; 1                         ; Untyped                       ;
; G0_HIGH                       ; 1                         ; Untyped                       ;
; G1_HIGH                       ; 1                         ; Untyped                       ;
; G2_HIGH                       ; 1                         ; Untyped                       ;
; G3_HIGH                       ; 1                         ; Untyped                       ;
; E0_HIGH                       ; 1                         ; Untyped                       ;
; E1_HIGH                       ; 1                         ; Untyped                       ;
; E2_HIGH                       ; 1                         ; Untyped                       ;
; E3_HIGH                       ; 1                         ; Untyped                       ;
; L0_LOW                        ; 1                         ; Untyped                       ;
; L1_LOW                        ; 1                         ; Untyped                       ;
; G0_LOW                        ; 1                         ; Untyped                       ;
; G1_LOW                        ; 1                         ; Untyped                       ;
; G2_LOW                        ; 1                         ; Untyped                       ;
; G3_LOW                        ; 1                         ; Untyped                       ;
; E0_LOW                        ; 1                         ; Untyped                       ;
; E1_LOW                        ; 1                         ; Untyped                       ;
; E2_LOW                        ; 1                         ; Untyped                       ;
; E3_LOW                        ; 1                         ; Untyped                       ;
; L0_INITIAL                    ; 1                         ; Untyped                       ;
; L1_INITIAL                    ; 1                         ; Untyped                       ;
; G0_INITIAL                    ; 1                         ; Untyped                       ;
; G1_INITIAL                    ; 1                         ; Untyped                       ;
; G2_INITIAL                    ; 1                         ; Untyped                       ;
; G3_INITIAL                    ; 1                         ; Untyped                       ;
; E0_INITIAL                    ; 1                         ; Untyped                       ;
; E1_INITIAL                    ; 1                         ; Untyped                       ;
; E2_INITIAL                    ; 1                         ; Untyped                       ;
; E3_INITIAL                    ; 1                         ; Untyped                       ;
; L0_MODE                       ; BYPASS                    ; Untyped                       ;
; L1_MODE                       ; BYPASS                    ; Untyped                       ;
; G0_MODE                       ; BYPASS                    ; Untyped                       ;
; G1_MODE                       ; BYPASS                    ; Untyped                       ;
; G2_MODE                       ; BYPASS                    ; Untyped                       ;
; G3_MODE                       ; BYPASS                    ; Untyped                       ;
; E0_MODE                       ; BYPASS                    ; Untyped                       ;
; E1_MODE                       ; BYPASS                    ; Untyped                       ;
; E2_MODE                       ; BYPASS                    ; Untyped                       ;
; E3_MODE                       ; BYPASS                    ; Untyped                       ;
; L0_PH                         ; 0                         ; Untyped                       ;
; L1_PH                         ; 0                         ; Untyped                       ;
; G0_PH                         ; 0                         ; Untyped                       ;
; G1_PH                         ; 0                         ; Untyped                       ;
; G2_PH                         ; 0                         ; Untyped                       ;
; G3_PH                         ; 0                         ; Untyped                       ;
; E0_PH                         ; 0                         ; Untyped                       ;
; E1_PH                         ; 0                         ; Untyped                       ;
; E2_PH                         ; 0                         ; Untyped                       ;
; E3_PH                         ; 0                         ; Untyped                       ;
; M_PH                          ; 0                         ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                       ;
; CLK0_COUNTER                  ; G0                        ; Untyped                       ;
; CLK1_COUNTER                  ; G0                        ; Untyped                       ;
; CLK2_COUNTER                  ; G0                        ; Untyped                       ;
; CLK3_COUNTER                  ; G0                        ; Untyped                       ;
; CLK4_COUNTER                  ; G0                        ; Untyped                       ;
; CLK5_COUNTER                  ; G0                        ; Untyped                       ;
; CLK6_COUNTER                  ; E0                        ; Untyped                       ;
; CLK7_COUNTER                  ; E1                        ; Untyped                       ;
; CLK8_COUNTER                  ; E2                        ; Untyped                       ;
; CLK9_COUNTER                  ; E3                        ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                       ;
; M_TIME_DELAY                  ; 0                         ; Untyped                       ;
; N_TIME_DELAY                  ; 0                         ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                       ;
; VCO_POST_SCALE                ; 0                         ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                       ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                ;
+-------------------------------+---------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TFT_CTRL:TFT_CTRL ;
+----------------+------------+----------------------------------+
; Parameter Name ; Value      ; Type                             ;
+----------------+------------+----------------------------------+
; TFT_HS_end     ; 0000101000 ; Unsigned Binary                  ;
; hdat_begin     ; 0000101010 ; Unsigned Binary                  ;
; hdat_end       ; 1000001010 ; Unsigned Binary                  ;
; hpixel_end     ; 1000001100 ; Unsigned Binary                  ;
; TFT_VS_end     ; 0000001001 ; Unsigned Binary                  ;
; vdat_begin     ; 0000001011 ; Unsigned Binary                  ;
; vdat_end       ; 0100011011 ; Unsigned Binary                  ;
; vline_end      ; 0100011101 ; Unsigned Binary                  ;
+----------------+------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: h_m_s:h_m_s ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; hi             ; 16    ; Signed Integer                  ;
; mi             ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init ;
+----------------+--------------------------------------------------+----------------------+
; Parameter Name ; Value                                            ; Type                 ;
+----------------+--------------------------------------------------+----------------------+
; CMD0           ; 010000000000000000000000000000000000000010010101 ; Unsigned Binary      ;
; CMD8           ; 010010000000000000000000000000011010101010000111 ; Unsigned Binary      ;
; CMD55          ; 011101110000000000000000000000000000000011111111 ; Unsigned Binary      ;
; ACMD41         ; 011010010100000000000000000000000000000011111111 ; Unsigned Binary      ;
; DIV_FREQ       ; 200                                              ; Signed Integer       ;
; POWER_ON_NUM   ; 5000                                             ; Signed Integer       ;
; OVER_TIME_NUM  ; 25000                                            ; Signed Integer       ;
; st_idle        ; 0000001                                          ; Unsigned Binary      ;
; st_send_cmd0   ; 0000010                                          ; Unsigned Binary      ;
; st_wait_cmd0   ; 0000100                                          ; Unsigned Binary      ;
; st_send_cmd8   ; 0001000                                          ; Unsigned Binary      ;
; st_send_cmd55  ; 0010000                                          ; Unsigned Binary      ;
; st_send_acmd41 ; 0100000                                          ; Unsigned Binary      ;
; st_init_done   ; 1000000                                          ; Unsigned Binary      ;
+----------------+--------------------------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; HEAD_BYTE      ; 11111110 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_ghm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_j9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: h_m_s:h_m_s|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_k9m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                     ;
+-------------------------------+--------------------------------------------------+
; Name                          ; Value                                            ;
+-------------------------------+--------------------------------------------------+
; Number of entity instances    ; 2                                                ;
; Entity Instance               ; TFT_test_pl:TFT_test_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
; Entity Instance               ; pll_clk:pll_clk_inst|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                           ;
;     -- PLL_TYPE               ; AUTO                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                ;
+-------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sd_ctrl_top:u_sd_ctrl_top"                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; wr_data ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "wr_data[15..8]" will be connected to GND. ;
; rd_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_gen:u_data_gen"                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wr_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; error_flag  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wr_sec_addr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ziti:ziti"                                                                                                                                                                        ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; zicode ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "zicode[6..6]" will be connected to GND.                                   ;
; zix    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ziy    ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc128s022:adc128s022"                                                                                                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Channel      ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; Data         ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (16 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND. ;
; En_Conv      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; Conv_Done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; ADC_State    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
; DIV_PARAM    ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "DIV_PARAM[4..4]" will be connected to GND.                       ;
; DIV_PARAM[4] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; DIV_PARAM[3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; DIV_PARAM[2] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; DIV_PARAM[1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display_ctrl:display_ctrl"                                                                                                                                                ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                               ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; zicode   ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (6 bits) it drives; bit(s) "zicode[6..6]" have no fanouts                                             ;
; zix      ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; ziy      ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; ecgstate ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; xinlv0   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; xinlv1   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; xinlv2   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "h_m_s:h_m_s|fenpin:fenpin" ;
+-------------------+-------+----------+----------------+
; Port              ; Type  ; Severity ; Details        ;
+-------------------+-------+----------+----------------+
; threshold[25..23] ; Input ; Info     ; Stuck at GND   ;
; threshold[21..19] ; Input ; Info     ; Stuck at GND   ;
; threshold[17..16] ; Input ; Info     ; Stuck at GND   ;
; threshold[8..6]   ; Input ; Info     ; Stuck at GND   ;
; threshold[4..0]   ; Input ; Info     ; Stuck at GND   ;
; threshold[22]     ; Input ; Info     ; Stuck at VCC   ;
; threshold[18]     ; Input ; Info     ; Stuck at VCC   ;
; threshold[15]     ; Input ; Info     ; Stuck at VCC   ;
; threshold[14]     ; Input ; Info     ; Stuck at GND   ;
; threshold[13]     ; Input ; Info     ; Stuck at VCC   ;
; threshold[12]     ; Input ; Info     ; Stuck at GND   ;
; threshold[11]     ; Input ; Info     ; Stuck at VCC   ;
; threshold[10]     ; Input ; Info     ; Stuck at GND   ;
; threshold[9]      ; Input ; Info     ; Stuck at VCC   ;
; threshold[5]      ; Input ; Info     ; Stuck at VCC   ;
+-------------------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_clk:pll_clk_inst"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_byte_tx:uart_byte_tx"                                                                                                                                                              ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_byte  ; Input  ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; send_en    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; baud_set   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; Tx_Done    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; uart_state ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Sat May 20 19:48:33 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_ECG -c FPGA_ECG
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file data_gen.v
    Info (12023): Found entity 1: data_gen
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file ziti.v
    Info (12023): Found entity 1: ziti
Info (12021): Found 1 design units, including 1 entities, in source file xinlv.v
    Info (12023): Found entity 1: xinlv
Info (12021): Found 1 design units, including 1 entities, in source file wave.v
    Info (12023): Found entity 1: wave
Info (12021): Found 0 design units, including 0 entities, in source file timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file tft_test_pll.v
    Info (12023): Found entity 1: TFT_test_pl
Info (12021): Found 1 design units, including 1 entities, in source file sd_write.v
    Info (12023): Found entity 1: sd_write
Info (12021): Found 1 design units, including 1 entities, in source file sd_test.v
    Info (12023): Found entity 1: sd_ctrl_top
Info (12021): Found 1 design units, including 1 entities, in source file sd_read.v
    Info (12023): Found entity 1: sd_read
Info (12021): Found 1 design units, including 1 entities, in source file sd_initial.v
    Info (12023): Found entity 1: sd_init
Info (12021): Found 1 design units, including 1 entities, in source file mid_filter.v
    Info (12023): Found entity 1: mid_filter
Info (12021): Found 1 design units, including 1 entities, in source file key_filter.v
    Info (12023): Found entity 1: key_filter
Warning (10238): Verilog Module Declaration warning at h_m_s.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "h_m_s"
Info (12021): Found 1 design units, including 1 entities, in source file h_m_s.v
    Info (12023): Found entity 1: h_m_s
Info (12021): Found 1 design units, including 1 entities, in source file fenpin.v
    Info (12023): Found entity 1: fenpin
Info (12021): Found 1 design units, including 1 entities, in source file display_ctrl.v
    Info (12023): Found entity 1: display_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_adc_sd.v
    Info (12023): Found entity 1: ctrl_ADC_SD
Info (12021): Found 1 design units, including 1 entities, in source file belldrive.v
    Info (12023): Found entity 1: belldrive
Info (12021): Found 1 design units, including 1 entities, in source file adc128s022.v
    Info (12023): Found entity 1: adc128s022
Info (12021): Found 1 design units, including 1 entities, in source file fpga_ecg.v
    Info (12023): Found entity 1: FPGA_ECG
Warning (10090): Verilog HDL syntax warning at TFT_CTRL.v(2): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file tft_ctrl.v
    Info (12023): Found entity 1: TFT_CTRL
Info (12021): Found 1 design units, including 1 entities, in source file uart_byte_tx.v
    Info (12023): Found entity 1: uart_byte_tx
Info (12021): Found 1 design units, including 1 entities, in source file led_alarm.v
    Info (12023): Found entity 1: led_alarm
Info (12127): Elaborating entity "FPGA_ECG" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at FPGA_ECG.v(127): object "rst_n" assigned a value but never read
Warning (10034): Output port "led" at FPGA_ECG.v(76) has no driver
Info (12128): Elaborating entity "uart_byte_tx" for hierarchy "uart_byte_tx:uart_byte_tx"
Info (12128): Elaborating entity "belldrive" for hierarchy "belldrive:belldrive"
Warning (10230): Verilog HDL assignment warning at belldrive.v(30): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "TFT_test_pl" for hierarchy "TFT_test_pl:TFT_test_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "TFT_test_pl:TFT_test_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "TFT_test_pl:TFT_test_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "TFT_test_pl:TFT_test_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "9"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "10000"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "17"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "25000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=TFT_test_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/tft_test_pll_altpll.v
    Info (12023): Found entity 1: TFT_test_pll_altpll
Info (12128): Elaborating entity "TFT_test_pll_altpll" for hierarchy "TFT_test_pl:TFT_test_pll|altpll:altpll_component|TFT_test_pll_altpll:auto_generated"
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:pll_clk_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:pll_clk_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:pll_clk_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:pll_clk_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "20000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:pll_clk_inst|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "TFT_CTRL" for hierarchy "TFT_CTRL:TFT_CTRL"
Info (12128): Elaborating entity "wave" for hierarchy "wave:wave"
Warning (10230): Verilog HDL assignment warning at wave.v(46): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at wave.v(55): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at wave.v(69): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at wave.v(82): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at wave.v(83): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "h_m_s" for hierarchy "h_m_s:h_m_s"
Warning (10230): Verilog HDL assignment warning at h_m_s.v(48): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at h_m_s.v(49): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at h_m_s.v(57): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at h_m_s.v(64): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at h_m_s.v(74): truncated value with size 32 to match size of target (5)
Warning (10235): Verilog HDL Always Construct warning at h_m_s.v(83): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at h_m_s.v(83): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at h_m_s.v(84): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at h_m_s.v(84): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at h_m_s.v(85): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at h_m_s.v(85): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at h_m_s.v(86): variable "minute" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at h_m_s.v(86): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at h_m_s.v(87): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at h_m_s.v(87): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at h_m_s.v(88): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at h_m_s.v(88): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "fenpin" for hierarchy "h_m_s:h_m_s|fenpin:fenpin"
Warning (10230): Verilog HDL assignment warning at fenpin.v(17): truncated value with size 32 to match size of target (26)
Info (12128): Elaborating entity "display_ctrl" for hierarchy "display_ctrl:display_ctrl"
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(114): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(115): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(126): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(127): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(138): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(139): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(153): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(154): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(163): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(164): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(173): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(174): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(183): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(184): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(195): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(196): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(207): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(208): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(219): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(220): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(231): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(232): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(244): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(245): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(254): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(255): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(264): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(265): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(274): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(275): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(286): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(287): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(298): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(299): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(310): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(311): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(322): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(323): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(336): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(337): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(346): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(347): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(356): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(357): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(366): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(367): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(378): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(379): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(393): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(394): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(413): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(414): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(425): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(426): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(439): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(440): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(449): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(450): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(459): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(460): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(469): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(470): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(481): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(482): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(496): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(497): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(516): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(517): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(528): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(529): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(552): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(553): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(562): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(563): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(572): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(573): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(582): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(583): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(592): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(593): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(615): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(616): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(638): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(639): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(661): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(662): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(685): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(686): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(695): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(696): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(705): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(706): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(718): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(719): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(728): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(729): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(752): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(753): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(762): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(763): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(772): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(773): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(782): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(783): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(792): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(793): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(802): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(803): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(812): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(813): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(822): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(823): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(832): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(833): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(848): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(849): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(858): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(859): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(868): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(869): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(878): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(879): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(888): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(889): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(898): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(899): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(908): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(909): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(918): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(919): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(928): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(929): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(938): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display_ctrl.v(939): truncated value with size 32 to match size of target (4)
Warning (10240): Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable "rgb_data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable "zicode", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable "zix", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at display_ctrl.v(92): inferring latch(es) for variable "ziy", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ziy[0]" at display_ctrl.v(540)
Info (10041): Inferred latch for "ziy[1]" at display_ctrl.v(540)
Info (10041): Inferred latch for "ziy[2]" at display_ctrl.v(540)
Info (10041): Inferred latch for "ziy[3]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zix[0]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zix[1]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zix[2]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zix[3]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zicode[0]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zicode[1]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zicode[2]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zicode[3]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zicode[4]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zicode[5]" at display_ctrl.v(540)
Info (10041): Inferred latch for "zicode[6]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[0]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[1]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[2]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[3]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[4]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[5]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[6]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[7]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[8]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[9]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[10]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[11]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[12]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[13]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[14]" at display_ctrl.v(540)
Info (10041): Inferred latch for "rgb_data[15]" at display_ctrl.v(540)
Info (12128): Elaborating entity "adc128s022" for hierarchy "adc128s022:adc128s022"
Info (12128): Elaborating entity "ziti" for hierarchy "ziti:ziti"
Warning (10240): Verilog HDL Always Construct warning at ziti.v(919): inferring latch(es) for variable "zi_y", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "ling.data_a" at ziti.v(26) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ling.waddr_a" at ziti.v(26) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yi.data_a" at ziti.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yi.waddr_a" at ziti.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "er.data_a" at ziti.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "er.waddr_a" at ziti.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "san.data_a" at ziti.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "san.waddr_a" at ziti.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "si.data_a" at ziti.v(30) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "si.waddr_a" at ziti.v(30) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "wu.data_a" at ziti.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "wu.waddr_a" at ziti.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "liu.data_a" at ziti.v(32) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "liu.waddr_a" at ziti.v(32) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "qi.data_a" at ziti.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "qi.waddr_a" at ziti.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ba.data_a" at ziti.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ba.waddr_a" at ziti.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "jiu.data_a" at ziti.v(35) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "jiu.waddr_a" at ziti.v(35) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "maohao.data_a" at ziti.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "maohao.waddr_a" at ziti.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "dian.data_a" at ziti.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "dian.waddr_a" at ziti.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "kongge.data_a" at ziti.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "kongge.waddr_a" at ziti.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yiwu.data_a" at ziti.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yiwu.waddr_a" at ziti.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lingwu.data_a" at ziti.v(40) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lingwu.waddr_a" at ziti.v(40) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "erliu.data_a" at ziti.v(41) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "erliu.waddr_a" at ziti.v(41) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "linger.data_a" at ziti.v(42) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "linger.waddr_a" at ziti.v(42) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "wujiu.data_a" at ziti.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "wujiu.waddr_a" at ziti.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AA.data_a" at ziti.v(45) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AA.waddr_a" at ziti.v(45) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CC.data_a" at ziti.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CC.waddr_a" at ziti.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "DD.data_a" at ziti.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "DD.waddr_a" at ziti.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SS.data_a" at ziti.v(48) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SS.waddr_a" at ziti.v(48) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AD.data_a" at ziti.v(49) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AD.waddr_a" at ziti.v(49) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SD.data_a" at ziti.v(50) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SD.waddr_a" at ziti.v(50) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "C_.data_a" at ziti.v(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "C_.waddr_a" at ziti.v(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "xin.data_a" at ziti.v(53) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "xin.waddr_a" at ziti.v(53) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "hao.data_a" at ziti.v(54) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "hao.waddr_a" at ziti.v(54) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "xinn.data_a" at ziti.v(55) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "xinn.waddr_a" at ziti.v(55) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lv.data_a" at ziti.v(56) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lv.waddr_a" at ziti.v(56) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "shun.data_a" at ziti.v(57) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "shun.waddr_a" at ziti.v(57) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "shi.data_a" at ziti.v(58) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "shi.waddr_a" at ziti.v(58) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "jian.data_a" at ziti.v(59) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "jian.waddr_a" at ziti.v(59) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "zhuang.data_a" at ziti.v(60) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "zhuang.waddr_a" at ziti.v(60) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tai.data_a" at ziti.v(61) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tai.waddr_a" at ziti.v(61) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "zheng.data_a" at ziti.v(62) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "zheng.waddr_a" at ziti.v(62) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yii.data_a" at ziti.v(63) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yii.waddr_a" at ziti.v(63) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chang.data_a" at ziti.v(64) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chang.waddr_a" at ziti.v(64) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "elc_dian.data_a" at ziti.v(65) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "elc_dian.waddr_a" at ziti.v(65) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "srce_yuan.data_a" at ziti.v(66) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "srce_yuan.waddr_a" at ziti.v(66) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "card_ka.data_a" at ziti.v(67) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "card_ka.waddr_a" at ziti.v(67) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "read_du.data_a" at ziti.v(68) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "read_du.waddr_a" at ziti.v(68) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "write_xie.data_a" at ziti.v(69) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "write_xie.waddr_a" at ziti.v(69) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "idle_kong.data_a" at ziti.v(70) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "idle_kong.waddr_a" at ziti.v(70) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "idle_xian.data_a" at ziti.v(71) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "idle_xian.waddr_a" at ziti.v(71) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut0.data_a" at ziti.v(73) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut0.waddr_a" at ziti.v(73) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut1.data_a" at ziti.v(74) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut1.waddr_a" at ziti.v(74) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut2.data_a" at ziti.v(75) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut2.waddr_a" at ziti.v(75) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut3.data_a" at ziti.v(76) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut3.waddr_a" at ziti.v(76) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut4.data_a" at ziti.v(77) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut4.waddr_a" at ziti.v(77) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut5.data_a" at ziti.v(78) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut5.waddr_a" at ziti.v(78) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut6.data_a" at ziti.v(79) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut6.waddr_a" at ziti.v(79) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut7.data_a" at ziti.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut7.waddr_a" at ziti.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut8.data_a" at ziti.v(81) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut8.waddr_a" at ziti.v(81) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut9.data_a" at ziti.v(82) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut9.waddr_a" at ziti.v(82) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut10.data_a" at ziti.v(83) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut10.waddr_a" at ziti.v(83) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut11.data_a" at ziti.v(84) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut11.waddr_a" at ziti.v(84) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut12.data_a" at ziti.v(85) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut12.waddr_a" at ziti.v(85) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut13.data_a" at ziti.v(86) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut13.waddr_a" at ziti.v(86) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut14.data_a" at ziti.v(87) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut14.waddr_a" at ziti.v(87) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut15.data_a" at ziti.v(88) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut15.waddr_a" at ziti.v(88) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ling.we_a" at ziti.v(26) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yi.we_a" at ziti.v(27) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "er.we_a" at ziti.v(28) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "san.we_a" at ziti.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "si.we_a" at ziti.v(30) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "wu.we_a" at ziti.v(31) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "liu.we_a" at ziti.v(32) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "qi.we_a" at ziti.v(33) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ba.we_a" at ziti.v(34) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "jiu.we_a" at ziti.v(35) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "maohao.we_a" at ziti.v(36) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "dian.we_a" at ziti.v(37) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "kongge.we_a" at ziti.v(38) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yiwu.we_a" at ziti.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lingwu.we_a" at ziti.v(40) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "erliu.we_a" at ziti.v(41) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "linger.we_a" at ziti.v(42) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "wujiu.we_a" at ziti.v(43) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AA.we_a" at ziti.v(45) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "CC.we_a" at ziti.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "DD.we_a" at ziti.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SS.we_a" at ziti.v(48) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "AD.we_a" at ziti.v(49) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "SD.we_a" at ziti.v(50) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "C_.we_a" at ziti.v(51) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "xin.we_a" at ziti.v(53) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "hao.we_a" at ziti.v(54) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "xinn.we_a" at ziti.v(55) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lv.we_a" at ziti.v(56) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "shun.we_a" at ziti.v(57) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "shi.we_a" at ziti.v(58) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "jian.we_a" at ziti.v(59) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "zhuang.we_a" at ziti.v(60) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "tai.we_a" at ziti.v(61) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "zheng.we_a" at ziti.v(62) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "yii.we_a" at ziti.v(63) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "chang.we_a" at ziti.v(64) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "elc_dian.we_a" at ziti.v(65) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "srce_yuan.we_a" at ziti.v(66) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "card_ka.we_a" at ziti.v(67) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "read_du.we_a" at ziti.v(68) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "write_xie.we_a" at ziti.v(69) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "idle_kong.we_a" at ziti.v(70) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "idle_xian.we_a" at ziti.v(71) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut0.we_a" at ziti.v(73) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut1.we_a" at ziti.v(74) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut2.we_a" at ziti.v(75) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut3.we_a" at ziti.v(76) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut4.we_a" at ziti.v(77) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut5.we_a" at ziti.v(78) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut6.we_a" at ziti.v(79) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut7.we_a" at ziti.v(80) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut8.we_a" at ziti.v(81) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut9.we_a" at ziti.v(82) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut10.we_a" at ziti.v(83) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut11.we_a" at ziti.v(84) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut12.we_a" at ziti.v(85) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut13.we_a" at ziti.v(86) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut14.we_a" at ziti.v(87) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "lut15.we_a" at ziti.v(88) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "data_gen" for hierarchy "data_gen:u_data_gen"
Info (12128): Elaborating entity "sd_ctrl_top" for hierarchy "sd_ctrl_top:u_sd_ctrl_top"
Info (12128): Elaborating entity "sd_init" for hierarchy "sd_ctrl_top:u_sd_ctrl_top|sd_init:u_sd_init"
Info (12128): Elaborating entity "sd_write" for hierarchy "sd_ctrl_top:u_sd_ctrl_top|sd_write:u_sd_write"
Warning (10270): Verilog HDL Case Statement warning at sd_write.v(87): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at sd_write.v(84): inferring latch(es) for variable "wr_sec_addr", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "wr_sec_addr[0]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[1]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[2]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[3]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[4]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[5]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[6]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[7]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[8]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[9]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[10]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[11]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[12]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[13]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[14]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[15]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[16]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[17]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[18]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[19]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[20]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[21]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[22]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[23]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[24]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[25]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[26]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[27]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[28]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[29]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[30]" at sd_write.v(84)
Info (10041): Inferred latch for "wr_sec_addr[31]" at sd_write.v(84)
Info (12128): Elaborating entity "sd_read" for hierarchy "sd_ctrl_top:u_sd_ctrl_top|sd_read:u_sd_read"
Info (12128): Elaborating entity "ctrl_ADC_SD" for hierarchy "ctrl_ADC_SD:ctrl_ADC_SD"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "DATA[15]" is missing source, defaulting to GND
    Warning (12110): Net "DATA[14]" is missing source, defaulting to GND
    Warning (12110): Net "DATA[13]" is missing source, defaulting to GND
    Warning (12110): Net "DATA[12]" is missing source, defaulting to GND
    Warning (12110): Net "zix[4]" is missing source, defaulting to GND
    Warning (12110): Net "ziy[4]" is missing source, defaulting to GND
Info (276014): Found 60 instances of uninferred RAM logic
    Info (276004): RAM logic "ziti:ziti|ling" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|yi" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|er" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|san" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|si" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|wu" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|liu" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|qi" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|ba" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|jiu" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|xin" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|hao" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|shun" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|shi" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|jian" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|zhuang" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|tai" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|zheng" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|yii" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|chang" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|maohao" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|xinn" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lv" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|dian" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|kongge" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|elc_dian" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|srce_yuan" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut1" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut2" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut3" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut4" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut5" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut6" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut7" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut8" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut9" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut10" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut11" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut12" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut13" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut14" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lut15" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|AA" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|CC" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|DD" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|SS" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|card_ka" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|read_du" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|write_xie" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|idle_kong" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|idle_xian" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|AD" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|SD" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|C_" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|yiwu" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|lingwu" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|erliu" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|linger" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ziti:ziti|wujiu" is uninferred due to inappropriate RAM size
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "h_m_s:h_m_s|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "h_m_s:h_m_s|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "h_m_s:h_m_s|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "h_m_s:h_m_s|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "h_m_s:h_m_s|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "h_m_s:h_m_s|Mod2"
Info (12130): Elaborated megafunction instantiation "h_m_s:h_m_s|lpm_divide:Div0"
Info (12133): Instantiated megafunction "h_m_s:h_m_s|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ghm.tdf
    Info (12023): Found entity 1: lpm_divide_ghm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_44f.tdf
    Info (12023): Found entity 1: alt_u_div_44f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "h_m_s:h_m_s|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "h_m_s:h_m_s|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j9m.tdf
    Info (12023): Found entity 1: lpm_divide_j9m
Info (12130): Elaborated megafunction instantiation "h_m_s:h_m_s|lpm_divide:Div1"
Info (12133): Instantiated megafunction "h_m_s:h_m_s|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f
Info (12130): Elaborated megafunction instantiation "h_m_s:h_m_s|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "h_m_s:h_m_s|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf
    Info (12023): Found entity 1: lpm_divide_k9m
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[10]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[0]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[1]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[0]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[9]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[2]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[8]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[2]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[7]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[2]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[6]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[2]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[5]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[2]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[4]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[2]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[3]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[2]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[15]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[12]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[14]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[12]"
    Info (13026): Duplicate LATCH primitive "display_ctrl:display_ctrl|rgb_data[13]" merged with LATCH primitive "display_ctrl:display_ctrl|rgb_data[12]"
Warning (13012): Latch display_ctrl:display_ctrl|rgb_data[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|hcount_r[0]
Warning (13012): Latch display_ctrl:display_ctrl|rgb_data[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|hcount_r[0]
Warning (13012): Latch display_ctrl:display_ctrl|rgb_data[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|hcount_r[0]
Warning (13012): Latch display_ctrl:display_ctrl|zix[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|hcount_r[0]
Warning (13012): Latch display_ctrl:display_ctrl|ziy[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|Add1~synth
Warning (13012): Latch display_ctrl:display_ctrl|zix[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|hcount_r[0]
Warning (13012): Latch display_ctrl:display_ctrl|zix[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|hcount_r[0]
Warning (13012): Latch display_ctrl:display_ctrl|zicode[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl|LessThan0~synth
Warning (13012): Latch display_ctrl:display_ctrl|zix[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal TFT_CTRL:TFT_CTRL|hcount_r[0]
Warning (13012): Latch display_ctrl:display_ctrl|zicode[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl|LessThan3~synth
Warning (13012): Latch display_ctrl:display_ctrl|zicode[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl|LessThan0~synth
Warning (13012): Latch display_ctrl:display_ctrl|zicode[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl|LessThan0~synth
Warning (13012): Latch display_ctrl:display_ctrl|zicode[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl|LessThan0~synth
Warning (13012): Latch display_ctrl:display_ctrl|zicode[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal display_ctrl:display_ctrl|LessThan0~synth
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TFT_RGB[11]" is stuck at GND
    Warning (13410): Pin "led[0]" is stuck at GND
    Warning (13410): Pin "led[1]" is stuck at GND
    Warning (13410): Pin "led[2]" is stuck at GND
    Warning (13410): Pin "led[3]" is stuck at GND
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: Clk are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Warning (332009): The launch and latch times for the relationship between source clock: TFT_test_pll|altpll_component|auto_generated|pll1|clk[1] and destination clock: pll_clk_inst|altpll_component|auto_generated|pll1|clk[0] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7894 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 7853 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 416 warnings
    Info: Peak virtual memory: 4662 megabytes
    Info: Processing ended: Sat May 20 19:48:53 2023
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Desktop/FPGA_ECG - gen-OKxxx_autonext/output_files/FPGA_ECG.map.smsg.


