 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 20
        -transition_time
        -crosstalk_delta
        -capacitance
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:20:45 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.33% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/CK (fd2qd2_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (873.82,214.91)                      1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/Q (fd2qd2_hd)   0.2744               0.9250    0.4721 @   1.2221 f    (872.69,214.52)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid (net)     7   0.0457                     0.9250    0.0000     1.2221 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (spi_master)                              0.9250    0.0000     1.2221 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (net)   0.0457                            0.9250    0.0000     1.2221 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/EN (SNPS_CLOCK_GATE_HIGH_spi_master_0)   0.9250   0.0000   1.2221 f (netlink)                   
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/EN (net)   0.0457        0.9250    0.0000     1.2221 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch/EN (cglpd1_hd)   0.0000   0.2740   0.0000   0.9250   0.0005 @   1.2226 f (940.68,204.12) d u  1.05
  data arrival time                                                                                                   1.2226                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_TX_Byte_reg_0/latch/CK (cglpd1_hd)               0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0670     0.9920                                            
  data required time                                                                                                  0.9920                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9920                                            
  data arrival time                                                                                                  -1.2226                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.2306                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0074   0.9250   0.0000   0.7500 r (818.03,235.91)               1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge_reg/Q (fd2qd1_hd)   0.1452        0.9250    0.4099 @   1.1599 f    (827.16,236.42)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/r_Trailing_Edge (net)     2   0.0072              0.9250    0.0000     1.1599 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/U73/A (or2d1_hd)   0.0000    0.1452    0.0000     0.9250    0.0000 @   1.1599 f    (829.05,250.40)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U73/Y (or2d1_hd)             0.1014               0.9250    0.1998 @   1.3597 f    (830.65,250.50)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n145 (net)     1   0.0039                         0.9250    0.0000     1.3597 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (SNPS_CLOCK_GATE_HIGH_spi_master_2)   0.9250   0.0000   1.3597 f (netlink)                     
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/EN (net)   0.0039          0.9250    0.0000     1.3597 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/EN (cglpd1_hd)   0.0000   0.1014   0.0000   0.9250   0.0000 @   1.3597 f (830.68,257.52) d u  1.05
  data arrival time                                                                                                   1.3597                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_o_RX_Byte_reg/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0916     1.0166                                            
  data required time                                                                                                  1.0166                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0166                                            
  data arrival time                                                                                                  -1.3597                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.3431                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/CK (fds2eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (584.26,437.54)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK_reg/Q (fds2eqd1_hd)    0.1654               0.9250    0.4135 @   1.1635 f    (585.16,437.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/o_AB_ACK (net)     2   0.0100                        0.9250    0.0000     1.1635 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U242/B (nd2d1_hd)     0.0000    0.1654    0.0000     0.9250    0.0000 @   1.1635 f    (575.04,452.03)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U242/Y (nd2d1_hd)               0.1981               0.9250    0.1363 @   1.2999 r    (575.63,451.80)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n321 (net)     2   0.0072                            0.9250    0.0000     1.2999 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/U245/A (nr2d1_hd)     0.0000    0.1981   -0.0170     0.9250   -0.0183 @   1.2816 r    (574.57,437.65)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/U245/Y (nr2d1_hd)               0.2507               0.9250    0.1777 @   1.4593 f    (574.31,438.00)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/add/n12 (net)     2   0.0244                             0.9250    0.0000     1.4593 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_3_0)   0.9250   0.0000   1.4593 f (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/EN (net)   0.0244                     0.9250    0.0000     1.4593 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.2507  -0.0438   0.9250  -0.0468 @   1.4125 f (595.28,459.11) d u           1.05
  data arrival time                                                                                                   1.4125                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_b_reg/latch/CK (cglpd1_hd)                            0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0681     0.9931                                            
  data required time                                                                                                  0.9931                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9931                                            
  data arrival time                                                                                                  -1.4125                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4194                                            


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (778.21,372.82)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m_reg_23_/Q (fd1eqd1_hd)    0.2382               0.9250    0.4418 @   1.1918 f    (778.76,373.06)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/z_m[23] (net)     4   0.0197                       0.9250    0.0000     1.1918 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/converter_i2f/U230/A (oa21d1_hd)   0.0000   0.2382    0.0000     0.9250    0.0001 @   1.1919 f    (776.15,387.45)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/U230/Y (oa21d1_hd)            0.2757               0.9250    0.2361 @   1.4281 r    (775.54,387.27)                       1.05
  khu_sensor_top/ads1292_filter/converter_i2f/n81 (net)     1   0.0097                           0.9250    0.0000     1.4281 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (SNPS_CLOCK_GATE_HIGH_converter_i2f_2)   0.9250   0.0000   1.4281 r (netlink)                         
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/EN (net)   0.0097                 0.9250    0.0000     1.4281 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/EN (cglpd1_hd)   0.0000   0.2757  -0.0160   0.9250  -0.0172 @   1.4109 r (744.88,401.52) d u       1.05
  data arrival time                                                                                                   1.4109                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/converter_i2f/clk_gate_z_e_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4109                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4759                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0089   0.9250   0.0000     0.7500 r    (776.89,552.72)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid_reg/Q (fd2qd1_hd)         0.1977               0.9250    0.4472 @   1.1972 f    (767.76,553.22)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid (net)     2   0.0132                           0.9250    0.0000     1.1972 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/i_X_DATA_VALID (iir_lpf)                                 0.9250    0.0000     1.1972 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/i_X_DATA_VALID (net)   0.0132                            0.9250    0.0000     1.1972 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U595/A (nd2d1_hd)         0.0000    0.1977   -0.0160     0.9250   -0.0171 @   1.1801 f    (743.51,538.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U595/Y (nd2d1_hd)                   0.2747               0.9250    0.1694 @   1.3495 r    (743.27,538.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n1 (net)     2   0.0119                                  0.9250    0.0000     1.3495 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U36/A (ivd1_hd)           0.0000    0.2747   -0.0778     0.9250   -0.0836 @   1.2660 r    (704.40,538.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U36/Y (ivd1_hd)                     0.3502               0.9250    0.2412 @   1.5072 f    (703.97,538.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n597 (net)     4   0.0355                                0.9250    0.0000     1.5072 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_2)   0.9250   0.0000   1.5072 f  (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/EN (net)   0.0355                0.9250    0.0000     1.5072 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3502  -0.0377   0.9250  -0.0401 @   1.4671 f (594.40,559.91) d u      1.05
  data arrival time                                                                                                   1.4671                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_y_data_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0635     0.9885                                            
  data required time                                                                                                  0.9885                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9885                                            
  data arrival time                                                                                                  -1.4671                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4786                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0089   0.9250   0.0000     0.7500 r    (776.89,552.72)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid_reg/Q (fd2qd1_hd)         0.1977               0.9250    0.4472 @   1.1972 f    (767.76,553.22)                       1.05
  khu_sensor_top/ads1292_filter/r_iir_lpf_x_valid (net)     2   0.0132                           0.9250    0.0000     1.1972 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/i_X_DATA_VALID (iir_lpf)                                 0.9250    0.0000     1.1972 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/i_X_DATA_VALID (net)   0.0132                            0.9250    0.0000     1.1972 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U595/A (nd2d1_hd)         0.0000    0.1977   -0.0160     0.9250   -0.0171 @   1.1801 f    (743.51,538.38)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U595/Y (nd2d1_hd)                   0.2747               0.9250    0.1694 @   1.3495 r    (743.27,538.20)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n1 (net)     2   0.0119                                  0.9250    0.0000     1.3495 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/U36/A (ivd1_hd)           0.0000    0.2747   -0.0778     0.9250   -0.0836 @   1.2660 r    (704.40,538.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/U36/Y (ivd1_hd)                     0.3502               0.9250    0.2412 @   1.5072 f    (703.97,538.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/n597 (net)     4   0.0355                                0.9250    0.0000     1.5072 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_1)   0.9250   0.0000   1.5072 f  (netlink)                             
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/EN (net)   0.0355                0.9250    0.0000     1.5072 f    [0.02,0.04]                           
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/latch/EN (cglpd1_hd)   0.0000   0.3502  -0.0377   0.9250  -0.0401 @   1.4671 f (653.80,567.11) d u      1.05
  data arrival time                                                                                                   1.4671                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_x_data_reg_0/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0635     0.9885                                            
  data required time                                                                                                  0.9885                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9885                                            
  data arrival time                                                                                                  -1.4671                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4786                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (487.37,848.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard_reg/Q (fd1eqd1_hd)   0.2017               0.9250    0.4190 @   1.1690 f    (487.92,848.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/guard (net)     4   0.0155                      0.9250    0.0000     1.1690 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U248/C (oa211d1_hd)   0.0000   0.2017  -0.0006   0.9250  -0.0006 @   1.1684 f    (488.80,855.52)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U248/Y (oa211d1_hd)        0.2032               0.9250    0.1199 @   1.2884 r    (488.71,855.45)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n890 (net)     1   0.0037                       0.9250    0.0000     1.2884 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U249/B (nd2bd1_hd)   0.0000   0.2032   0.0000   0.9250    0.0000 @   1.2884 r    (485.60,855.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/U249/Y (nd2bd1_hd)         0.3385               0.9250    0.2134 @   1.5018 f    (484.69,855.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/n1163 (net)     4   0.0247                      0.9250    0.0000     1.5018 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6)   0.9250   0.0000   1.5018 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/EN (net)   0.0247            0.9250    0.0000     1.5018 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3385  -0.0269   0.9250  -0.0288 @   1.4730 f (502.44,905.52) d u  1.05
  data arrival time                                                                                                   1.4730                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/clk_gate_guard_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0640     0.9890                                            
  data required time                                                                                                  0.9890                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9890                                            
  data arrival time                                                                                                  -1.4730                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4839                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r    (988.53,603.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard_reg/Q (fd1eqd1_hd)       0.2379               0.9250    0.4416 @   1.1916 f    (989.08,603.46)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/guard (net)     4   0.0197                          0.9250    0.0000     1.1916 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U248/C (oa211d1_hd)   0.0000   0.2379    0.0000     0.9250    0.0001 @   1.1917 f    (985.56,599.72)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U248/Y (oa211d1_hd)            0.2123               0.9250    0.1283 @   1.3200 r    (985.47,599.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n888 (net)     1   0.0037                           0.9250    0.0000     1.3200 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U249/B (nd2bd1_hd)   0.0000    0.2123    0.0000     0.9250    0.0000 @   1.3200 r    (981.28,599.67)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U249/Y (nd2bd1_hd)             0.3314               0.9250    0.2117 @   1.5317 f    (982.19,600.08)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1159 (net)     4   0.0240                          0.9250    0.0000     1.5317 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6)   0.9250   0.0000   1.5317 f (netlink)                   
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/EN (net)   0.0240                0.9250    0.0000     1.5317 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3314  -0.0420   0.9250  -0.0450 @   1.4867 f (1032.64,592.92) d u     1.05
  data arrival time                                                                                                   1.4867                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_guard_reg/latch/CK (cglpd1_hd)                       0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0644     0.9894                                            
  data required time                                                                                                  0.9894                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9894                                            
  data arrival time                                                                                                  -1.4867                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.4973                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (603.97,214.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/guard_reg/Q (fd1eqd1_hd)     0.2525               0.9250    0.4497 @   1.1997 f    (604.52,214.66)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/guard (net)     4   0.0214                        0.9250    0.0000     1.1997 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U224/C (oa211d1_hd)   0.0000   0.2525   0.0000    0.9250    0.0001 @   1.1998 f    (586.04,225.32)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U224/Y (oa211d1_hd)          0.2153               0.9250    0.1312 @   1.3310 r    (586.13,225.39)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n719 (net)     1   0.0037                         0.9250    0.0000     1.3310 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U225/B (nd2bd1_hd)   0.0000   0.2153   0.0000     0.9250    0.0000 @   1.3310 r    (585.03,221.97)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/U225/Y (nd2bd1_hd)           0.2371               0.9250    0.1658 @   1.4968 f    (584.13,221.56)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n1009 (net)     4   0.0157                        0.9250    0.0000     1.4968 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6)   0.9250   0.0000   1.4968 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg/EN (net)   0.0157              0.9250    0.0000     1.4968 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.2371   0.0000   0.9250   0.0000 @   1.4969 f (576.36,232.93) d u    1.05
  data arrival time                                                                                                   1.4969                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/clk_gate_guard_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0688     0.9938                                            
  data required time                                                                                                  0.9938                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9938                                            
  data arrival time                                                                                                  -1.4969                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5031                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_lstate_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_lstate_reg_2_/CK (fd1eqd1_hd)   0.0000   0.7000  -0.0010   0.9250    0.0000     0.7500 r    (896.79,272.02)                       1.05
  khu_sensor_top/ads1292_controller/r_lstate_reg_2_/Q (fd1eqd1_hd)          0.1836               0.9250    0.4078 @   1.1578 f    (896.24,272.26)                       1.05
  khu_sensor_top/ads1292_controller/r_lstate[2] (net)     4   0.0134                             0.9250    0.0000     1.1578 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U380/C (nd4d1_hd)             0.0000    0.1836    0.0000     0.9250    0.0000 @   1.1578 f    (888.46,272.38)                       1.05
  khu_sensor_top/ads1292_controller/U380/Y (nd4d1_hd)                       0.3159               0.9250    0.2111 @   1.3689 r    (889.45,272.29)                       1.05
  khu_sensor_top/ads1292_controller/n209 (net)     2    0.0125                                   0.9250    0.0000     1.3689 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U4/C (nr3d2_hd)               0.0000    0.3159   -0.0017     0.9250   -0.0018 @   1.3671 r    (879.09,268.42)                       1.05
  khu_sensor_top/ads1292_controller/U4/Y (nr3d2_hd)                         0.1338               0.9250    0.1750 @   1.5421 f    (878.38,268.76)                       1.05
  khu_sensor_top/ads1292_controller/n1 (net)     1      0.0240                                   0.9250    0.0000     1.5421 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)   0.9250   0.0000   1.5421 f (netlink)             
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/EN (net)   0.0240          0.9250    0.0000     1.5421 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1338  -0.0181   0.9250  -0.0190 @   1.5231 f (765.12,290.52) d u  1.05
  data arrival time                                                                                                   1.5231                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/latch/CK (cglpd1_hd)                 0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0860     1.0110                                            
  data required time                                                                                                  1.0110                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0110                                            
  data arrival time                                                                                                  -1.5231                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5120                                            


  Startpoint: khu_sensor_top/ads1292_filter/r_pstate_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/CK (fd2qd1_hd)    0.0000    0.7000    0.0000     0.9250    0.0000     0.7500 r    (781.51,484.92)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate_reg_0_/Q (fd2qd1_hd)               0.3684               0.9250    0.5479 @   1.2979 f    (790.64,484.42)                       1.05
  khu_sensor_top/ads1292_filter/r_pstate[0] (net)     8   0.0336                                 0.9250    0.0000     1.2979 f    [0.01,0.03]                           
  khu_sensor_top/ads1292_filter/U55/C (oa21d1_hd)                 0.0000    0.3684   -0.0015     0.9250   -0.0006 @   1.2974 f    (782.26,524.28)                       1.05
  khu_sensor_top/ads1292_filter/U55/Y (oa21d1_hd)                           0.2505               0.9250    0.1632 @   1.4606 r    (781.98,524.07)                       1.05
  khu_sensor_top/ads1292_filter/n109 (net)      1       0.0050                                   0.9250    0.0000     1.4606 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (SNPS_CLOCK_GATE_HIGH_ads1292_filter_7)   0.9250   0.0000   1.4606 r (netlink)                    
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/EN (net)   0.0050             0.9250    0.0000     1.4606 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/EN (cglpd1_hd)   0.0000   0.2505   0.0000   0.9250   0.0000 @   1.4606 r (784.92,535.33) d u   1.05
  data arrival time                                                                                                   1.4606                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch/CK (cglpd1_hd)                    0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4606                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5256                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (789.43,876.72)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB_reg/Q (fd2qd1_hd)   0.1871              0.9250    0.4402 @   1.1902 f    (798.56,877.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_1_AB_STB (net)     1   0.0119                    0.9250    0.0000     1.1902 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_AB_STB (float_adder_2)                         0.9250    0.0000     1.1902 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_1/i_AB_STB (net)   0.0119                          0.9250    0.0000     1.1902 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U247/A (nd2d1_hd)   0.0000   0.1871   0.0000     0.9250    0.0001 @   1.1904 f    (847.01,869.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U247/Y (nd2d1_hd)           0.2456               0.9250    0.1548 @   1.3451 r    (847.25,869.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n321 (net)     2   0.0103                        0.9250    0.0000     1.3451 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U250/A (nr2ad1_hd)   0.0000   0.2456  -0.0197    0.9250   -0.0211 @   1.3240 r    (868.95,869.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/U250/Y (nr2ad1_hd)          0.3379               0.9250    0.2364 @   1.5604 f    (869.24,869.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_1/n12 (net)     2   0.0332                         0.9250    0.0000     1.5604 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_2_0)   0.9250   0.0000   1.5604 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/EN (net)   0.0332                 0.9250    0.0000     1.5604 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.3379  -0.0423   0.9250  -0.0450 @   1.5154 f (846.96,902.53) d u       1.05
  data arrival time                                                                                                   1.5154                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_1/clk_gate_b_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0641     0.9891                                            
  data required time                                                                                                  0.9891                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9891                                            
  data arrival time                                                                                                  -1.5154                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5264                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky_reg/CK (fd3qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r  (411.01,686.36)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky_reg/Q (fd3qd1_hd)     0.1423               0.9250    0.4028 @   1.1528 f    (418.78,686.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/sticky (net)     2   0.0076                       0.9250    0.0000     1.1528 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U248/A (oa211d1_hd)   0.0000   0.1423   0.0000    0.9250    0.0000 @   1.1528 f    (420.53,679.24)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U248/Y (oa211d1_hd)          0.2098               0.9250    0.1693 @   1.3220 r    (421.57,678.99)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n890 (net)     1   0.0032                         0.9250    0.0000     1.3220 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U249/B (nd2bd1_hd)   0.0000   0.2098   0.0000     0.9250    0.0000 @   1.3220 r    (422.48,675.57)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U249/Y (nd2bd1_hd)           0.3606               0.9250    0.2251 @   1.5471 f    (423.39,675.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1161 (net)     4   0.0265                        0.9250    0.0000     1.5471 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6)   0.9250   0.0000   1.5471 f (netlink)                 
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/EN (net)   0.0265              0.9250    0.0000     1.5471 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3606  -0.0277   0.9250  -0.0296 @   1.5175 f (451.40,715.33) d u    1.05
  data arrival time                                                                                                   1.5175                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_guard_reg/latch/CK (cglpd1_hd)                     0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0630     0.9880                                            
  data required time                                                                                                  0.9880                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9880                                            
  data arrival time                                                                                                  -1.5175                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5295                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Edges_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/CK (fd2qd2_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r (873.82,214.91)                      1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid_reg/Q (fd2qd2_hd)   0.2744               0.9250    0.4721 @   1.2221 f    (872.69,214.52)                       1.05
  khu_sensor_top/ads1292_controller/r_spi_data_in_valid (net)     7   0.0457                     0.9250    0.0000     1.2221 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (spi_master)                              0.9250    0.0000     1.2221 f    (netlink)                             
  khu_sensor_top/ads1292_controller/spi_master/i_TX_DV (net)   0.0457                            0.9250    0.0000     1.2221 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_controller/spi_master/U44/C (scg6d1_hd)   0.0000   0.2741    0.0000     0.9250    0.0007 @   1.2229 f    (813.08,228.75)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/U44/Y (scg6d1_hd)            0.1633               0.9250    0.3205 @   1.5433 f    (812.20,229.02)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/n141 (net)     1   0.0092                         0.9250    0.0000     1.5433 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Edges_reg_0/EN (SNPS_CLOCK_GATE_HIGH_spi_master_3)   0.9250   0.0000   1.5433 f (netlink)             
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Edges_reg_0/EN (net)   0.0092   0.9250   0.0000     1.5433 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Edges_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1633   0.0000   0.9250   0.0001 @   1.5434 f (788.88,243.12) d u  1.05
  data arrival time                                                                                                   1.5434                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/spi_master/clk_gate_r_SPI_Clk_Edges_reg_0/latch/CK (cglpd1_hd)         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0810     1.0060                                            
  data required time                                                                                                  1.0060                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0060                                            
  data arrival time                                                                                                  -1.5434                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5374                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (1070.37,1096.82)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard_reg/Q (fd1eqd1_hd)   0.2570               0.9250    0.4521 @   1.2021 f    (1070.92,1096.58)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/guard (net)     4   0.0219                      0.9250    0.0000     1.2021 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U249/C (oa211d1_hd)   0.0000   0.2570  -0.0010   0.9250  -0.0009 @   1.2012 f    (1061.68,1089.32)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U249/Y (oa211d1_hd)        0.2105               0.9250    0.1286 @   1.3298 r    (1061.59,1089.39)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n891 (net)     1   0.0033                       0.9250    0.0000     1.3298 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U250/B (nd2bd1_hd)   0.0000   0.2105   0.0000   0.9250    0.0000 @   1.3298 r    (1060.93,1093.17)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U250/Y (nd2bd1_hd)         0.3609               0.9250    0.2253 @   1.5552 f    (1061.83,1092.76)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/n1179 (net)     4   0.0265                      0.9250    0.0000     1.5552 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6)   0.9250   0.0000   1.5552 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/EN (net)   0.0265            0.9250    0.0000     1.5552 f    [0.02,0.03]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3609  -0.0258   0.9250  -0.0275 @   1.5277 f (1132.08,1111.32) d u  1.05
  data arrival time                                                                                                   1.5277                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_guard_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0630     0.9880                                            
  data required time                                                                                                  0.9880                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9880                                            
  data arrival time                                                                                                  -1.5277                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5397                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_10/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_23_/CK (fd3qd2_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (342.19,607.16)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_23_/Q (fd3qd2_hd)    0.2707               0.9250    0.4702 @   1.2202 f    (333.49,607.17)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m[23] (net)     7   0.0476                      0.9250    0.0000     1.2202 f    [0.03,0.05]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U292/B (scg16d1_hd)   0.0000   0.2704  -0.0041    0.9250   -0.0041 @   1.2161 f    (351.86,610.35)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/U292/Y (scg16d1_hd)          0.3355               0.9250    0.2612 @   1.4774 r    (350.71,610.53)                       1.05
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n1207 (net)     2   0.0107                        0.9250    0.0000     1.4774 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_10/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4)   0.9250   0.0000   1.4774 r (netlink)                      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_10/EN (net)   0.0107                   0.9250    0.0000     1.4774 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_10/latch/EN (cglpd1_hd)   0.0000   0.3355   0.0000   0.9250   0.0000 @   1.4774 r (349.76,592.92) d u         1.05
  data arrival time                                                                                                   1.4774                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_lpf/mult_2/clk_gate_R_10/latch/CK (cglpd1_hd)                          0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0100     0.9350                                            
  data required time                                                                                                  0.9350                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9350                                            
  data arrival time                                                                                                  -1.4774                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5424                                            


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0074   0.9250   0.0000   0.7500 r (832.99,254.52)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV_reg/Q (fd2qd1_hd)    0.2405               0.9250    0.4755 @   1.2255 f    (842.12,254.02)                       1.05
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (net)     2   0.0183                      0.9250    0.0000     1.2255 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/spi_master/o_RX_DV (spi_master)                              0.9250    0.0000     1.2255 f    (netlink)                             
  khu_sensor_top/ads1292_controller/w_spi_data_out_valid (net)   0.0183                          0.9250    0.0000     1.2255 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_controller/U306/A (ivd1_hd)              0.0000    0.2405   -0.0444     0.9250   -0.0476 @   1.1779 f    (876.44,250.43)                       1.05
  khu_sensor_top/ads1292_controller/U306/Y (ivd1_hd)                        0.3194               0.9250    0.1952 @   1.3731 r    (876.01,250.57)                       1.05
  khu_sensor_top/ads1292_controller/n207 (net)     3    0.0150                                   0.9250    0.0000     1.3731 r    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/U194/C (nr4d1_hd)             0.0000    0.3194   -0.0014     0.9250   -0.0014 @   1.3717 r    (879.38,250.38)                       1.05
  khu_sensor_top/ads1292_controller/U194/Y (nr4d1_hd)                       0.1565               0.9250    0.1938 @   1.5655 f    (878.50,250.21)                       1.05
  khu_sensor_top/ads1292_controller/n164 (net)     1    0.0127                                   0.9250    0.0000     1.5655 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (SNPS_CLOCK_GATE_HIGH_ads1292_controller_6)   0.9250   0.0000   1.5655 f (netlink)         
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/EN (net)   0.0127      0.9250    0.0000     1.5655 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/EN (cglpd1_hd)   0.0000   0.1565  -0.0102   0.9250  -0.0108 @   1.5548 f (849.60,283.33) d u  1.05
  data arrival time                                                                                                   1.5548                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_REG_DATA_OUT_reg_0/latch/CK (cglpd1_hd)             0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0822     1.0072                                            
  data required time                                                                                                  1.0072                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0072                                            
  data arrival time                                                                                                  -1.5548                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5476                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard_reg/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (576.25,1168.82)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard_reg/Q (fd1eqd1_hd)   0.2774               0.9250    0.4631 @   1.2131 f    (576.79,1168.58)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/guard (net)     4   0.0243                      0.9250    0.0000     1.2131 f    [0.02,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U250/C (oa211d1_hd)   0.0000   0.2774  -0.0022   0.9250  -0.0023 @   1.2108 f    (569.76,1172.31)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U250/Y (oa211d1_hd)        0.2148               0.9250    0.1327 @   1.3435 r    (569.85,1172.25)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n892 (net)     1   0.0032                       0.9250    0.0000     1.3435 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U251/B (nd2bd1_hd)   0.0000   0.2148   0.0000   0.9250    0.0000 @   1.3435 r    (571.21,1172.37)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U251/Y (nd2bd1_hd)         0.3126               0.9250    0.2030 @   1.5466 f    (572.11,1171.96)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/n1180 (net)     4   0.0223                      0.9250    0.0000     1.5466 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6)   0.9250   0.0000   1.5466 f (netlink)               
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/EN (net)   0.0223            0.9250    0.0000     1.5466 f    [0.01,0.02]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/latch/EN (cglpd1_hd)   0.0000   0.3126   0.0000   0.9250   0.0001 @   1.5467 f (606.28,1186.31) d u  1.05
  data arrival time                                                                                                   1.5467                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_guard_reg/latch/CK (cglpd1_hd)                   0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0652     0.9902                                            
  data required time                                                                                                  0.9902                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9902                                            
  data arrival time                                                                                                  -1.5467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5564                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/CK (fd1eqd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (965.65,632.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state_reg_0_/Q (fd1eqd1_hd)    0.4002               0.9250    0.5292 @   1.2792 f    (966.20,632.26)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/state[0] (net)     8   0.0388                       0.9250    0.0000     1.2792 f    [0.01,0.04]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U207/A (nr2d1_hd)    0.0000    0.4003    0.0000     0.9250    0.0011 @   1.2803 f    (956.48,628.79)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U207/Y (nr2d1_hd)              0.1933               0.9250    0.1609 @   1.4412 r    (956.23,628.44)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n878 (net)     1   0.0038                           0.9250    0.0000     1.4412 r    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U208/B (oa21d1_hd)   0.0000    0.1933    0.0000     0.9250    0.0000 @   1.4412 r    (959.34,628.43)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/U208/Y (oa21d1_hd)             0.2047               0.9250    0.1581 @   1.5993 f    (960.62,628.77)                       1.05
  khu_sensor_top/ads1292_filter/iir_hpf/mult/n1131 (net)     1   0.0121                          0.9250    0.0000     1.5993 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9)   0.9250   0.0000   1.5993 f (netlink)                     
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/EN (net)   0.0121                  0.9250    0.0000     1.5993 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/latch/EN (cglpd1_hd)   0.0000   0.2047  -0.0364   0.9250  -0.0390 @   1.5603 f (926.60,636.12) d u        1.05
  data arrival time                                                                                                   1.5603                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_a_e_reg/latch/CK (cglpd1_hd)                         0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0739     0.9989                                            
  data required time                                                                                                  0.9989                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9989                                            
  data arrival time                                                                                                  -1.5603                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5614                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/CK (fd2qd1_hd)   0.0000   0.7000  -0.0008   0.9250   0.0000   0.7500 r (788.55,790.32)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB_reg/Q (fd2qd1_hd)   0.1499              0.9250    0.4135 @   1.1635 f    (797.68,790.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_AB_STB (net)     1   0.0078                    0.9250    0.0000     1.1635 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_AB_STB (float_adder_1)                         0.9250    0.0000     1.1635 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_AB_STB (net)   0.0078                          0.9250    0.0000     1.1635 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U244/A (nd2d1_hd)   0.0000   0.1499  -0.0005     0.9250   -0.0005 @   1.1630 f    (800.81,761.58)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U244/Y (nd2d1_hd)           0.2876               0.9250    0.1652 @   1.3282 r    (801.05,761.40)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n321 (net)     2   0.0130                        0.9250    0.0000     1.3282 r    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U247/A (nr2ad1_hd)   0.0000   0.2876  -0.0227    0.9250   -0.0243 @   1.3039 r    (798.13,730.07)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/U247/Y (nr2ad1_hd)          0.3670               0.9250    0.2609 @   1.5648 f    (797.84,729.81)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/add_2/n12 (net)     2   0.0361                         0.9250    0.0000     1.5648 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/EN (SNPS_CLOCK_GATE_HIGH_float_adder_1_0)   0.9250   0.0000   1.5648 f (netlink)                         
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/EN (net)   0.0361                 0.9250    0.0000     1.5648 f    [0.03,0.04]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/EN (cglpd1_hd)   0.0000   0.3671  -0.0117   0.9250  -0.0119 @   1.5528 f (691.20,722.53) d u       1.05
  data arrival time                                                                                                   1.5528                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.1750     0.9250                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/clk_gate_b_reg/latch/CK (cglpd1_hd)                        0.0000     0.9250 r                                          
  clock gating hold time                                                                                   0.0627     0.9877                                            
  data required time                                                                                                  0.9877                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.9877                                            
  data arrival time                                                                                                  -1.5528                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.5651                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (490.45,974.53)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_2_/Q (fd2qd1_hd)   0.0959               0.9250    0.3717 @   1.1217 f    (481.32,974.02)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B[2] (net)     1   0.0025                     0.9250    0.0000     1.1217 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_B[2] (float_multiplier_2)                     0.9250    0.0000     1.1217 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_B[2] (net)   0.0025                           0.9250    0.0000     1.1217 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_2_/D (fd3qd1_hd)   0.0000   0.0959   0.0000   0.9250   0.0000 @   1.1217 f (478.75,974.71)                       1.05
  data arrival time                                                                                                   1.1217                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_2_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0606     1.0506                                            
  data required time                                                                                                  1.0506                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0506                                            
  data arrival time                                                                                                  -1.1217                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0711                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_19_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r    (1019.11,847.91)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_19_/Q (fd2qd1_hd)       0.1589               0.9250    0.4204 @   1.1704 f    (1028.24,848.42)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[19] (net)     1   0.0087                         0.9250    0.0000     1.1704 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[19] (float_adder_0)                              0.9250    0.0000     1.1704 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[19] (net)   0.0087                               0.9250    0.0000     1.1704 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_/D (fd3qd1_hd)   0.0000   0.1589  -0.0491   0.9250   -0.0527 @   1.1177 f    (1028.61,881.11)                      1.05
  data arrival time                                                                                                   1.1177                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_19_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0472     1.0372                                            
  data required time                                                                                                  1.0372                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0372                                            
  data arrival time                                                                                                  -1.1177                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0805                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_5_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (528.29,988.92)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_5_/Q (fd2qd1_hd)   0.1133               0.9250    0.3853 @   1.1353 f    (519.16,988.42)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[5] (net)     1   0.0040                     0.9250    0.0000     1.1353 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[5] (float_multiplier_3)                     0.9250    0.0000     1.1353 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[5] (net)   0.0040                           0.9250    0.0000     1.1353 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_5_/D (fd3qd1_hd)   0.0000   0.1133   0.0000   0.9250   0.0000 @   1.1353 f (508.23,984.53)                       1.05
  data arrival time                                                                                                   1.1353                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_5_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0569     1.0469                                            
  data required time                                                                                                  1.0469                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0469                                            
  data arrival time                                                                                                  -1.1353                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0884                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_12_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0140   0.9250   0.0000   0.7500 r (586.59,732.72)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A_reg_12_/Q (fd2qd1_hd)   0.1148               0.9250    0.3865 @   1.1365 f    (595.72,733.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_add_2_A[12] (net)     1   0.0042                     0.9250    0.0000     1.1365 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_A[12] (float_adder_1)                          0.9250    0.0000     1.1365 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/add_2/i_A[12] (net)   0.0042                           0.9250    0.0000     1.1365 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_12_/D (fd3qd1_hd)   0.0000   0.1148  -0.0013   0.9250  -0.0014 @   1.1351 f (596.97,718.13)                       1.05
  data arrival time                                                                                                   1.1351                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/add_2/a_reg_12_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0566     1.0466                                            
  data required time                                                                                                  1.0466                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0466                                            
  data arrival time                                                                                                  -1.1351                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0885                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_13_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (669.31,1085.52)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_13_/Q (fd2qd1_hd)   0.1142              0.9250    0.3860 @   1.1360 f    (678.44,1086.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B[13] (net)     1   0.0041                    0.9250    0.0000     1.1360 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_B[13] (float_multiplier_1)                    0.9250    0.0000     1.1360 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_B[13] (net)   0.0041                          0.9250    0.0000     1.1360 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_13_/D (fd3qd1_hd)   0.0000   0.1142   0.0000   0.9250   0.0000 @   1.1360 f (672.65,1097.11)                     1.05
  data arrival time                                                                                                   1.1360                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_13_/CK (fd3qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0567     1.0467                                            
  data required time                                                                                                  1.0467                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0467                                            
  data arrival time                                                                                                  -1.1360                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0893                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (697.91,1063.92)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_4_/Q (fd2qd1_hd)   0.1170               0.9250    0.3882 @   1.1382 f    (707.04,1064.42)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B[4] (net)     1   0.0043                     0.9250    0.0000     1.1382 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_B[4] (float_multiplier_1)                     0.9250    0.0000     1.1382 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_B[4] (net)   0.0043                           0.9250    0.0000     1.1382 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_4_/D (fd3qd1_hd)   0.0000   0.1170  -0.0022   0.9250  -0.0024 @   1.1358 f (708.29,1082.71)                      1.05
  data arrival time                                                                                                   1.1358                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_4_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0561     1.0461                                            
  data required time                                                                                                  1.0461                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0461                                            
  data arrival time                                                                                                  -1.1358                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0897                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_30_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0013   0.9250   0.0000   0.7500 r    (1127.35,790.32)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_30_/Q (fd2qd1_hd)       0.1157               0.9250    0.3872 @   1.1372 f    (1136.48,790.82)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[30] (net)     1   0.0042                         0.9250    0.0000     1.1372 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[30] (float_adder_0)                              0.9250    0.0000     1.1372 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[30] (net)   0.0042                               0.9250    0.0000     1.1372 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_30_/D (fd3qd1_hd)   0.0000   0.1157   0.0000   0.9250    0.0000 @   1.1372 f    (1138.61,804.53)                      1.05
  data arrival time                                                                                                   1.1372                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_30_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0564     1.0464                                            
  data required time                                                                                                  1.0464                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0464                                            
  data arrival time                                                                                                  -1.1372                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0908                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_25_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0013   0.9250   0.0000   0.7500 r    (1151.99,775.91)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B_reg_25_/Q (fd2qd1_hd)       0.1157               0.9250    0.3872 @   1.1372 f    (1161.12,776.42)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_B[25] (net)     1   0.0042                         0.9250    0.0000     1.1372 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[25] (float_adder_0)                              0.9250    0.0000     1.1372 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_B[25] (net)   0.0042                               0.9250    0.0000     1.1372 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_25_/D (fd3qd1_hd)   0.0000   0.1157   0.0000   0.9250    0.0000 @   1.1372 f    (1167.21,787.51)                      1.05
  data arrival time                                                                                                   1.1372                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/b_reg_25_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0564     1.0464                                            
  data required time                                                                                                  1.0464                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0464                                            
  data arrival time                                                                                                  -1.1372                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0909                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_2_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (657.65,1082.53)                     1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B_reg_2_/Q (fd2qd1_hd)   0.1190               0.9250    0.3897 @   1.1397 f    (648.52,1082.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_B[2] (net)     1   0.0045                     0.9250    0.0000     1.1397 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_B[2] (float_multiplier_1)                     0.9250    0.0000     1.1397 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/i_B[2] (net)   0.0045                           0.9250    0.0000     1.1397 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_2_/D (fd3qd1_hd)   0.0000   0.1190  -0.0020   0.9250  -0.0021 @   1.1376 f (655.49,1092.53)                      1.05
  data arrival time                                                                                                   1.1376                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/b_reg_2_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0557     1.0457                                            
  data required time                                                                                                  1.0457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0457                                            
  data arrival time                                                                                                  -1.1376                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0919                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_4_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (519.93,981.72)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_4_/Q (fd2qd1_hd)   0.1171               0.9250    0.3883 @   1.1383 f    (510.80,981.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[4] (net)     1   0.0044                     0.9250    0.0000     1.1383 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[4] (float_multiplier_3)                     0.9250    0.0000     1.1383 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[4] (net)   0.0044                           0.9250    0.0000     1.1383 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_4_/D (fd3qd1_hd)   0.0000   0.1171   0.0000   0.9250   0.0000 @   1.1383 f (499.87,989.11)                       1.05
  data arrival time                                                                                                   1.1383                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_4_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0561     1.0461                                            
  data required time                                                                                                  1.0461                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0461                                            
  data arrival time                                                                                                  -1.1383                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0922                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000    0.7500 r    (1039.79,847.91)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_3_/Q (fd2qd1_hd)        0.1504               0.9250    0.4139 @   1.1639 f    (1048.92,848.42)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[3] (net)     1   0.0078                          0.9250    0.0000     1.1639 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[3] (float_adder_0)                               0.9250    0.0000     1.1639 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[3] (net)   0.0078                                0.9250    0.0000     1.1639 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_3_/D (fd3qd1_hd)   0.0000   0.1504  -0.0302    0.9250   -0.0324 @   1.1315 f    (1046.21,876.53)                      1.05
  data arrival time                                                                                                   1.1315                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_3_/CK (fd3qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0490     1.0390                                            
  data required time                                                                                                  1.0390                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0390                                            
  data arrival time                                                                                                  -1.1315                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0925                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_6_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000    0.7500 r    (1050.35,833.52)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_6_/Q (fd2qd1_hd)        0.1565               0.9250    0.4185 @   1.1685 f    (1059.48,834.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[6] (net)     1   0.0085                          0.9250    0.0000     1.1685 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[6] (float_adder_0)                               0.9250    0.0000     1.1685 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[6] (net)   0.0085                                0.9250    0.0000     1.1685 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_6_/D (fd3qd1_hd)   0.0000   0.1565  -0.0343    0.9250   -0.0369 @   1.1316 f    (1060.29,866.71)                      1.05
  data arrival time                                                                                                   1.1316                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_6_/CK (fd3qd1_hd)                                        0.0000     0.9900 r                                          
  library hold time                                                                                        0.0477     1.0377                                            
  data required time                                                                                                  1.0377                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0377                                            
  data arrival time                                                                                                  -1.1316                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0939                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (491.77,984.72)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_3_/Q (fd2qd1_hd)   0.1201               0.9250    0.3907 @   1.1407 f    (482.64,985.22)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[3] (net)     1   0.0046                     0.9250    0.0000     1.1407 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[3] (float_multiplier_3)                     0.9250    0.0000     1.1407 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[3] (net)   0.0046                           0.9250    0.0000     1.1407 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_3_/D (fd3qd1_hd)   0.0000   0.1201  -0.0012   0.9250  -0.0012 @   1.1394 f (476.11,996.31)                       1.05
  data arrival time                                                                                                   1.1394                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_3_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0554     1.0454                                            
  data required time                                                                                                  1.0454                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0454                                            
  data arrival time                                                                                                  -1.1394                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0940                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_/CK (fd2d1_hd)   0.0000   0.7000  -0.0190   0.9250   0.0000   0.7500 r  (753.15,254.49)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_/Q (fd2d1_hd)     0.1950               0.9250    0.4401 @   1.1901 f    (744.52,254.14)                       1.05
  khu_sensor_top/ads1292_controller/n15 (net)     2     0.0130                                   0.9250    0.0000     1.1901 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_/D (fd2d1_hd)   0.0000   0.1950  -0.0519   0.9250  -0.0557 @   1.1344 f (711.07,254.41)                       1.05
  data arrival time                                                                                                   1.1344                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_/CK (fd2d1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0477     1.0377                                            
  data required time                                                                                                  1.0377                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0377                                            
  data arrival time                                                                                                  -1.1344                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0966                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_/CK (fd2d1_hd)   0.0000   0.7000  -0.0190   0.9250   0.0000   0.7500 r   (728.07,264.76)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_/Q (fd2d1_hd)      0.1337               0.9250    0.3984 @   1.1484 f    (719.44,265.10)                       1.05
  khu_sensor_top/ads1292_controller/n23 (net)     2     0.0064                                   0.9250    0.0000     1.1484 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/D (fd2d1_hd)   0.0000   0.1337  -0.0008   0.9250  -0.0008 @   1.1475 f (715.47,264.83)                       1.05
  data arrival time                                                                                                   1.1475                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_/CK (fd2d1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0604     1.0504                                            
  data required time                                                                                                  1.0504                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0504                                            
  data arrival time                                                                                                  -1.1475                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0971                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_17_/CK (fd2qd1_hd)   0.0000   0.7000  -0.0012   0.9250   0.0000   0.7500 r    (1030.11,830.53)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A_reg_17_/Q (fd2qd1_hd)       0.1783               0.9250    0.4344 @   1.1844 f    (1039.24,830.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_hpf/r_add_A[17] (net)     1   0.0109                         0.9250    0.0000     1.1844 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[17] (float_adder_0)                              0.9250    0.0000     1.1844 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_hpf/add/i_A[17] (net)   0.0109                               0.9250    0.0000     1.1844 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_17_/D (fd3qd1_hd)   0.0000   0.1783  -0.0503   0.9250   -0.0540 @   1.1304 f    (1037.41,876.53)                      1.05
  data arrival time                                                                                                   1.1304                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_reg_17_/CK (fd3qd1_hd)                                       0.0000     0.9900 r                                          
  library hold time                                                                                        0.0431     1.0331                                            
  data required time                                                                                                  1.0331                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0331                                            
  data arrival time                                                                                                  -1.1304                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0973                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_3_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (499.69,970.32)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B_reg_3_/Q (fd2qd1_hd)   0.1225               0.9250    0.3925 @   1.1425 f    (490.56,970.82)                       1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_2_B[3] (net)     1   0.0048                     0.9250    0.0000     1.1425 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_B[3] (float_multiplier_2)                     0.9250    0.0000     1.1425 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/i_B[3] (net)   0.0048                           0.9250    0.0000     1.1425 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_3_/D (fd3qd1_hd)   0.0000   0.1225   0.0000   0.9250   0.0000 @   1.1426 f (477.43,962.93)                       1.05
  data arrival time                                                                                                   1.1426                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_reg_3_/CK (fd3qd1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0549     1.0449                                            
  data required time                                                                                                  1.0449                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0449                                            
  data arrival time                                                                                                  -1.1426                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0976                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_30_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (585.05,1010.53)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_30_/Q (fd2qd1_hd)   0.1237              0.9250    0.3934 @   1.1434 f    (575.92,1010.02)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[30] (net)     1   0.0049                    0.9250    0.0000     1.1434 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[30] (float_multiplier_3)                    0.9250    0.0000     1.1434 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[30] (net)   0.0049                          0.9250    0.0000     1.1434 f    [0.00,0.00]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_30_/D (fd3qd1_hd)   0.0000   0.1237  -0.0006   0.9250  -0.0006 @   1.1428 f (556.63,1013.33)                     1.05
  data arrival time                                                                                                   1.1428                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_30_/CK (fd3qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0547     1.0447                                            
  data required time                                                                                                  1.0447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0447                                            
  data arrival time                                                                                                  -1.1428                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0982                                            


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_25_/CK (fd2qd1_hd)   0.0000   0.7000   0.0000   0.9250   0.0000   0.7500 r (577.57,1020.72)                    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A_reg_25_/Q (fd2qd1_hd)   0.1246              0.9250    0.3942 @   1.1442 f    (568.44,1021.22)                      1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_1_A[25] (net)     1   0.0050                    0.9250    0.0000     1.1442 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[25] (float_multiplier_3)                    0.9250    0.0000     1.1442 f    (netlink)                             
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/i_A[25] (net)   0.0050                          0.9250    0.0000     1.1442 f    [0.00,0.01]                           
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_25_/D (fd3qd1_hd)   0.0000   0.1246  -0.0010   0.9250  -0.0010 @   1.1432 f (557.95,1032.31)                     1.05
  data arrival time                                                                                                   1.1432                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/a_reg_25_/CK (fd3qd1_hd)                                  0.0000     0.9900 r                                          
  library hold time                                                                                        0.0545     1.0445                                            
  data required time                                                                                                  1.0445                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0445                                            
  data arrival time                                                                                                  -1.1432                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0987                                            


  Startpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ads_data_out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_/CK (fd2d1_hd)   0.0000   0.7000  -0.0190   0.9250   0.0000   0.7500 r  (742.15,254.49)                       1.05
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_/Q (fd2d1_hd)     0.1658               0.9250    0.4210 @   1.1710 f    (733.52,254.14)                       1.05
  khu_sensor_top/ads1292_controller/n29 (net)     2     0.0097                                   0.9250    0.0000     1.1710 f    [0.01,0.01]                           
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_22_/D (fd2d1_hd)   0.0000   0.1658  -0.0262   0.9250  -0.0281 @   1.1428 f (723.25,254.41)                       1.05
  data arrival time                                                                                                   1.1428                                            

  clock clk (rise edge)                                                                                    0.0000     0.0000                                            
  clock network delay (ideal)                                                                              0.7500     0.7500                                            
  clock reconvergence pessimism                                                                            0.0000     0.7500                                            
  clock uncertainty                                                                                        0.2400     0.9900                                            
  khu_sensor_top/ads1292_controller/r_ads_data_out_reg_22_/CK (fd2d1_hd)                                   0.0000     0.9900 r                                          
  library hold time                                                                                        0.0538     1.0438                                            
  data required time                                                                                                  1.0438                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0438                                            
  data arrival time                                                                                                  -1.1428                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.0990                                            


1
