INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/Downloads/ecenproj/ecenprojviv/ecenprojviv.srcs/sources_1/new/afe_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afe_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/Downloads/ecenproj/ecenprojviv/ecenprojviv.srcs/sources_1/new/schmitt_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module schmitt_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/Downloads/ecenproj/ecenprojviv/ecenprojviv.srcs/sources_1/new/sr_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/Downloads/ecenproj/ecenprojviv/ecenprojviv.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/Downloads/ecenproj/ecenprojviv/ecenprojviv.srcs/sim_1/new/afe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afe_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rahul/Downloads/ecenproj/ecenprojviv/ecenprojviv.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
