VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {EARLY}
  {Slew Propagation} {WORST}
  {Operating Condition} {typ_1_80V_25C}
  {PVT Mode} {min}
  {Tree Type} {balanced}
  {Process} {1.000}
  {Voltage} {1.800}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {February 10, 2026}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[8][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[8][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.378}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.653}
    {} {Slack Time} {0.275}
  END_SLK_CLC
  SLK 0.275
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.374} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.004} {0.000} {0.258} {0.470} {0.653} {0.378} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.233} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.234} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.445} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.180} {0.320} {0.179} {0.454} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.306} {0.000} {0.295} {} {0.485} {0.760} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.010} {0.000} {0.296} {0.562} {0.495} {0.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[28][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[28][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.502}
    {+} {Removal} {-0.196}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.385}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.292}
  END_SLK_CLC
  SLK 0.292
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.358} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.677} {0.385} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.249} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.251} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.462} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.180} {0.320} {0.181} {0.472} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.303} {0.000} {0.303} {} {0.483} {0.775} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.019} {0.000} {0.304} {0.568} {0.502} {0.793} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][5]} {C}
  ENDPT {mem_inst/registers_reg[29][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.675}
    {} {Slack Time} {0.304}
  END_SLK_CLC
  SLK 0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.346} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {0.259} {0.470} {0.675} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.474} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.485} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.775} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.793} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[28][7]} {C}
  ENDPT {mem_inst/registers_reg[28][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.488}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.371}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.675}
    {} {Slack Time} {0.304}
  END_SLK_CLC
  SLK 0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.346} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.025} {0.000} {0.259} {0.470} {0.675} {0.371} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.263} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.474} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.485} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.775} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.017} {0.000} {0.283} {0.528} {0.488} {0.792} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.374}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.304}
  END_SLK_CLC
  SLK 0.304
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.474} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.775} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.374}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.679} {0.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.474} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.492} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][1]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.374}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.374}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.679} {0.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[18][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[18][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.374}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.679} {0.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[18][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[18][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.374}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.679} {0.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.262} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[19][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[19][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.374}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.679} {0.374} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[25][5]} {C}
  ENDPT {mem_inst/registers_reg[25][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.373}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.345} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.373} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.486} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.373}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.373} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.264} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.487} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.283} {0.528} {0.491} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.305}
  END_SLK_CLC
  SLK 0.305
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.677} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.487} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.776} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.794} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.371}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.677} {0.371} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.487} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.794} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[22][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.677} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.263} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.487} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][4]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.344} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.678} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.487} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][7]} {C}
  ENDPT {mem_inst/registers_reg[29][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.343} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.678} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.488} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][2]} {C}
  ENDPT {mem_inst/registers_reg[29][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.343} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.678} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.488} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.343} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.678} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.488} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[29][3]} {C}
  ENDPT {mem_inst/registers_reg[29][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.343} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.488} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[23][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[23][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.343} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.488} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[22][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.372}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.306}
  END_SLK_CLC
  SLK 0.306
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.343} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.372} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.265} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.488} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.777} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.018} {0.000} {0.283} {0.528} {0.489} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[28][5]} {C}
  ENDPT {mem_inst/registers_reg[28][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.366}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.674}
    {} {Slack Time} {0.308}
  END_SLK_CLC
  SLK 0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.342} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.024} {0.000} {0.259} {0.470} {0.674} {0.366} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.266} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.267} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.478} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.180} {0.320} {0.181} {0.488} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.295} {0.000} {0.280} {} {0.476} {0.783} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.280} {0.529} {0.483} {0.791} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[25][7]} {C}
  ENDPT {mem_inst/registers_reg[25][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.369}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.309}
  END_SLK_CLC
  SLK 0.309
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.340} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.029} {0.000} {0.259} {0.470} {0.678} {0.369} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.267} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.268} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.479} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.180} {0.320} {0.182} {0.491} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {^} {Q} {^} {} {BUHDX12} {0.289} {0.000} {0.282} {} {0.471} {0.780} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.015} {0.000} {0.283} {0.528} {0.486} {0.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[12][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[12][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.367}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.310}
  END_SLK_CLC
  SLK 0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.339} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.677} {0.367} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.268} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.269} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.480} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.180} {0.320} {0.181} {0.491} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.295} {0.000} {0.280} {} {0.476} {0.786} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.009} {0.000} {0.280} {0.529} {0.485} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[12][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[12][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.367}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.310}
  END_SLK_CLC
  SLK 0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.339} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.677} {0.367} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.268} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.269} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.480} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.180} {0.320} {0.181} {0.491} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.295} {0.000} {0.280} {} {0.476} {0.786} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.009} {0.000} {0.280} {0.529} {0.485} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[13][3]} {C}
  ENDPT {mem_inst/DAC_out_reg[13][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.367}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.310}
  END_SLK_CLC
  SLK 0.310
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.339} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.677} {0.367} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.268} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.270} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.480} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.180} {0.320} {0.181} {0.491} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.295} {0.000} {0.280} {} {0.476} {0.786} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.280} {0.529} {0.484} {0.794} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[22][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[22][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {+} {Removal} {-0.197}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.367}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.311}
  END_SLK_CLC
  SLK 0.311
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.339} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.028} {0.000} {0.259} {0.470} {0.677} {0.367} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.268} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.270} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.481} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.180} {0.320} {0.181} {0.491} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.295} {0.000} {0.280} {} {0.476} {0.786} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.280} {0.529} {0.484} {0.795} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[27][3]} {C}
  ENDPT {mem_inst/registers_reg[27][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.476}
    {+} {Removal} {-0.198}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.358}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.675}
    {} {Slack Time} {0.317}
  END_SLK_CLC
  SLK 0.317
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {0.332} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {0.259} {0.470} {0.675} {0.358} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.275} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.276} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.487} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.500} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.293} {0.000} {0.278} {} {0.476} {0.793} {} {91} {(217.56, 102.20) (227.19, 102.98)} 
    NET {} {} {} {} {} {CTS_3} {} {0.000} {0.000} {0.278} {0.525} {0.476} {0.793} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {i2c_inst/sda_out_reg297} {C}
  ENDPT {i2c_inst/sda_out_reg297} {SN} {SDFRSQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {+} {Removal} {0.370}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.934}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {2.246}
    {} {Slack Time} {1.313}
  END_SLK_CLC
  SLK 1.313
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.663} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {0.259} {0.470} {0.676} {-0.637} {} {} {} 
    INST {FE_OFC10_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.558} {0.000} {2.005} {} {2.234} {0.921} {} {70} {(263.06, 97.55) (264.18, 97.50)} 
    NET {} {} {} {} {} {FE_OFN12_rst_n} {} {0.012} {0.000} {2.004} {0.687} {2.246} {0.934} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.270} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.272} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.482} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.496} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.293} {0.000} {0.278} {} {0.476} {1.788} {} {91} {(217.56, 102.20) (227.19, 102.98)} 
    NET {} {} {} {} {} {CTS_3} {} {0.008} {0.000} {0.279} {0.525} {0.483} {1.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/CS_control_reg[2][0]} {C}
  ENDPT {mem_inst/CS_control_reg[2][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.389}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.801}
    {} {Slack Time} {1.411}
  END_SLK_CLC
  SLK 1.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.762} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.735} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.384} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.005} {0.000} {1.414} {0.479} {1.801} {0.389} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.369} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.370} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.581} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.594} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.893} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.293} {0.551} {0.494} {1.905} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[33][3]} {C}
  ENDPT {mem_inst/registers_reg[33][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.801}
    {} {Slack Time} {1.411}
  END_SLK_CLC
  SLK 1.411
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.762} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.735} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.384} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.005} {0.000} {1.414} {0.479} {1.801} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.369} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.370} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.581} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.594} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.893} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.293} {0.551} {0.494} {1.905} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/CP_reset_reg[2]} {C}
  ENDPT {mem_inst/CP_reset_reg[2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.801}
    {} {Slack Time} {1.412}
  END_SLK_CLC
  SLK 1.412
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.762} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.735} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.384} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.005} {0.000} {1.414} {0.479} {1.801} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.369} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.371} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.581} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.595} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.894} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.293} {0.551} {0.494} {1.906} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.393}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.804}
    {} {Slack Time} {1.412}
  END_SLK_CLC
  SLK 1.412
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.762} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.735} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.384} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.009} {0.000} {1.414} {0.479} {1.804} {0.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.370} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.371} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.582} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.595} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.894} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.293} {0.551} {0.497} {1.909} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[32][1]} {C}
  ENDPT {mem_inst/registers_reg[32][1]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.392}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.804}
    {} {Slack Time} {1.412}
  END_SLK_CLC
  SLK 1.412
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.763} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.736} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.384} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.009} {0.000} {1.414} {0.479} {1.804} {0.392} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.370} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.371} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.582} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.595} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.894} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.293} {0.551} {0.497} {1.909} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[32][6]} {C}
  ENDPT {mem_inst/registers_reg[32][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.393}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.807}
    {} {Slack Time} {1.414}
  END_SLK_CLC
  SLK 1.414
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.765} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.738} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.382} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.011} {0.000} {1.414} {0.479} {1.807} {0.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.372} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.373} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.584} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.597} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.896} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.293} {0.551} {0.497} {1.912} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[32][7]} {C}
  ENDPT {mem_inst/registers_reg[32][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.393}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.808}
    {} {Slack Time} {1.415}
  END_SLK_CLC
  SLK 1.415
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.766} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.739} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.380} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.012} {0.000} {1.414} {0.479} {1.808} {0.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.373} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.374} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.585} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.598} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.897} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.293} {0.551} {0.497} {1.913} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.393}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.810}
    {} {Slack Time} {1.416}
  END_SLK_CLC
  SLK 1.416
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.767} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.740} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.379} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {1.414} {0.479} {1.810} {0.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.374} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.375} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.586} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.599} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.898} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.293} {0.551} {0.498} {1.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][5]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.394}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.810}
    {} {Slack Time} {1.416}
  END_SLK_CLC
  SLK 1.416
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.767} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.740} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.379} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {1.414} {0.479} {1.810} {0.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.374} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.376} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.586} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.599} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.899} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.293} {0.551} {0.498} {1.915} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][1]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][1]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.393}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.810}
    {} {Slack Time} {1.417}
  END_SLK_CLC
  SLK 1.417
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.767} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.740} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.379} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {1.414} {0.479} {1.810} {0.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.375} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.376} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.587} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.600} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.899} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.293} {0.551} {0.498} {1.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[36][7]} {C}
  ENDPT {mem_inst/registers_reg[36][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.807}
    {} {Slack Time} {1.417}
  END_SLK_CLC
  SLK 1.417
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.768} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.741} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.378} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.012} {0.000} {1.414} {0.479} {1.807} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.375} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.376} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.587} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.600} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.899} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.293} {0.551} {0.495} {1.912} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[30][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[30][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.810}
    {} {Slack Time} {1.420}
  END_SLK_CLC
  SLK 1.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.770} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.743} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.376} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {1.414} {0.479} {1.810} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.377} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.379} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.589} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.603} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.902} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.293} {0.551} {0.495} {1.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[30][6]} {C}
  ENDPT {mem_inst/DAC_out_reg[30][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.810}
    {} {Slack Time} {1.420}
  END_SLK_CLC
  SLK 1.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.770} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.743} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.376} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {1.414} {0.479} {1.810} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.378} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.379} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.590} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.603} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.902} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.013} {0.000} {0.293} {0.551} {0.495} {1.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[36][6]} {C}
  ENDPT {mem_inst/registers_reg[36][6]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.495}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.390}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.810}
    {} {Slack Time} {1.420}
  END_SLK_CLC
  SLK 1.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.770} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.744} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.376} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.014} {0.000} {1.414} {0.479} {1.810} {0.390} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.378} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.379} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.590} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.603} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.902} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.293} {0.551} {0.495} {1.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][0]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.499}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.394}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.814}
    {} {Slack Time} {1.420}
  END_SLK_CLC
  SLK 1.420
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.771} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.744} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.376} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.019} {0.000} {1.414} {0.479} {1.814} {0.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.378} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.379} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.590} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.603} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.902} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.293} {0.551} {0.499} {1.919} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][4]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][4]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.498}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.393}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.814}
    {} {Slack Time} {1.421}
  END_SLK_CLC
  SLK 1.421
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.771} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.744} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.375} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.018} {0.000} {1.414} {0.479} {1.814} {0.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.378} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.380} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.591} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.604} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.903} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.293} {0.551} {0.498} {1.918} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[26][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[26][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.497}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.393}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.814}
    {} {Slack Time} {1.421}
  END_SLK_CLC
  SLK 1.421
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.772} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.745} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.375} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.018} {0.000} {1.414} {0.479} {1.814} {0.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.379} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.380} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.591} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.604} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.903} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.293} {0.551} {0.497} {1.918} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/DAC_out_reg[27][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[27][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.499}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.394}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.816}
    {} {Slack Time} {1.421}
  END_SLK_CLC
  SLK 1.421
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.772} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.745} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.375} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.020} {0.000} {1.414} {0.479} {1.816} {0.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.379} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.380} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.591} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.604} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.903} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.293} {0.551} {0.499} {1.920} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Removal Check}
  REF {mem_inst/registers_reg[33][7]} {C}
  ENDPT {mem_inst/registers_reg[33][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.499}
    {+} {Removal} {-0.184}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.394}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {1.816}
    {} {Slack Time} {1.422}
  END_SLK_CLC
  SLK 1.422
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.149}
    {=} {Beginpoint Arrival Time} {0.649}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {0.257} {0.470} {0.649} {-0.772} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.027} {0.000} {0.259} {0.470} {0.676} {-0.745} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {1.119} {0.000} {1.414} {} {1.796} {0.374} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.020} {0.000} {1.414} {0.479} {1.816} {0.394} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {1.379} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {1.381} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {1.592} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {1.605} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {1.904} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.293} {0.551} {0.499} {1.920} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/scl_sync_reg[0]} {C}
  ENDPT {i2c_inst/scl_sync_reg[0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {SCL} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {+} {Hold} {-0.164}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.407}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.505}
    {} {Slack Time} {0.098}
  END_SLK_CLC
  SLK 0.098
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.005}
    {=} {Beginpoint Arrival Time} {0.505}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SCL} {^} {} {} {SCL} {} {} {} {0.022} {0.006} {0.505} {0.407} {} {1} {(311.08, 0.00) } 
    NET {} {} {} {} {} {SCL} {} {0.000} {0.000} {0.022} {0.006} {0.505} {0.407} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.056} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.057} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.268} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.281} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.293} {0.000} {0.278} {} {0.476} {0.574} {} {91} {(217.56, 102.20) (227.19, 102.98)} 
    NET {} {} {} {} {} {CTS_3} {} {0.015} {0.000} {0.279} {0.525} {0.490} {0.588} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[36]} {CN}
  ENDPT {mem_inst/registers_en_reg[36]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/rw_en_reg} {Q} {SDFFRQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.979}
    {+} {Hold} {0.146}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.204}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.440}
    {} {Slack Time} {0.235}
  END_SLK_CLC
  SLK 0.235
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.319} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.319} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.489} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.498} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.752} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.165} {0.403} {65.992} {65.757} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/rw_en_reg} {CN} {v} {Q} {^} {} {SDFFRQHDX1} {0.447} {0.000} {0.099} {} {66.440} {66.204} {} {2} {(179.06, 102.95) (186.34, 102.98)} 
    NET {} {} {} {} {} {n_302} {} {0.000} {0.000} {0.099} {0.008} {66.440} {66.204} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.660} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.661} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {65.888} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {65.901} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.207} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.216} {0.570} {65.979} {66.214} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][0]} {C}
  ENDPT {mem_inst/registers_reg[3][0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.403}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.677}
    {} {Slack Time} {0.274}
  END_SLK_CLC
  SLK 0.274
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][0]} {^} {} {} {ADC_in[0][0]} {} {} {} {0.027} {0.017} {0.509} {0.235} {} {1} {(129.64, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][0]} {} {0.000} {0.000} {0.027} {0.017} {0.509} {0.235} {} {} {} 
    INST {mem_inst/g8655__7482} {E} {^} {Q} {^} {} {AO222HDX0} {0.168} {0.000} {0.075} {} {0.677} {0.403} {} {1} {(131.88, 107.24) (127.64, 107.63)} 
    NET {} {} {} {} {} {mem_inst/n_1154} {} {0.000} {0.000} {0.075} {0.003} {0.677} {0.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.232} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.233} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.444} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.457} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.756} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.293} {0.551} {0.493} {0.767} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][6]} {C}
  ENDPT {mem_inst/registers_reg[3][6]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.402}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.678}
    {} {Slack Time} {0.276}
  END_SLK_CLC
  SLK 0.276
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][6]} {^} {} {} {ADC_in[0][6]} {} {} {} {0.027} {0.016} {0.509} {0.232} {} {1} {(153.72, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][6]} {} {0.000} {0.000} {0.027} {0.016} {0.509} {0.233} {} {} {} 
    INST {mem_inst/g8663__2883} {E} {^} {Q} {^} {} {AO222HDX0} {0.169} {0.000} {0.077} {} {0.678} {0.402} {} {1} {(154.28, 98.28) (150.04, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1149} {} {0.000} {0.000} {0.077} {0.003} {0.678} {0.402} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.234} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.235} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.446} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.459} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.758} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.492} {0.768} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][7]} {C}
  ENDPT {mem_inst/registers_reg[5][7]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.404}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.680}
    {} {Slack Time} {0.277}
  END_SLK_CLC
  SLK 0.277
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.010}
    {=} {Beginpoint Arrival Time} {0.510}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][7]} {^} {} {} {ADC_in[2][7]} {} {} {} {0.029} {0.020} {0.510} {0.233} {} {1} {(0.00, 155.96) } 
    NET {} {} {} {} {} {ADC_in[2][7]} {} {-0.003} {-0.003} {0.029} {0.020} {0.507} {0.230} {} {} {} 
    INST {mem_inst/g8653__1881} {E} {^} {Q} {^} {} {AO222HDX0} {0.173} {0.000} {0.081} {} {0.680} {0.404} {} {1} {(129.08, 155.96) (124.84, 155.57)} 
    NET {} {} {} {} {} {mem_inst/n_1156} {} {0.000} {0.000} {0.081} {0.004} {0.680} {0.404} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.235} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.236} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.447} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.180} {0.320} {0.179} {0.456} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.306} {0.000} {0.295} {} {0.485} {0.762} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.296} {0.562} {0.494} {0.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][7]} {C}
  ENDPT {mem_inst/registers_reg[3][7]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.403}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.277}
  END_SLK_CLC
  SLK 0.277
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][7]} {^} {} {} {ADC_in[0][7]} {} {} {} {0.028} {0.018} {0.509} {0.233} {} {1} {(129.08, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][7]} {} {-0.003} {-0.004} {0.028} {0.018} {0.506} {0.229} {} {} {} 
    INST {mem_inst/g8664__2346} {E} {^} {Q} {^} {} {AO222HDX0} {0.174} {0.000} {0.081} {} {0.679} {0.403} {} {1} {(131.88, 116.20) (127.64, 116.59)} 
    NET {} {} {} {} {} {mem_inst/n_1148} {} {0.000} {0.000} {0.081} {0.004} {0.679} {0.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.235} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.236} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.447} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.460} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.759} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.293} {0.551} {0.493} {0.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][4]} {C}
  ENDPT {mem_inst/registers_reg[3][4]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.401}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.679}
    {} {Slack Time} {0.278}
  END_SLK_CLC
  SLK 0.278
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][4]} {^} {} {} {ADC_in[0][4]} {} {} {} {0.027} {0.017} {0.509} {0.231} {} {1} {(161.56, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][4]} {} {0.000} {0.000} {0.027} {0.017} {0.509} {0.231} {} {} {} 
    INST {mem_inst/g8659__4733} {E} {^} {Q} {^} {} {AO222HDX0} {0.170} {0.000} {0.077} {} {0.679} {0.401} {} {1} {(162.68, 98.28) (158.44, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1153} {} {0.000} {0.000} {0.077} {0.003} {0.679} {0.401} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.236} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.237} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.448} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.461} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.760} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.008} {0.000} {0.293} {0.551} {0.491} {0.769} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][5]} {C}
  ENDPT {mem_inst/registers_reg[4][5]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.403}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.681}
    {} {Slack Time} {0.278}
  END_SLK_CLC
  SLK 0.278
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.010}
    {=} {Beginpoint Arrival Time} {0.510}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][5]} {^} {} {} {ADC_in[1][5]} {} {} {} {0.029} {0.020} {0.510} {0.232} {} {1} {(134.12, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][5]} {} {0.001} {0.000} {0.029} {0.020} {0.511} {0.232} {} {} {} 
    INST {mem_inst/g8643__5526} {E} {^} {Q} {^} {} {AO222HDX0} {0.170} {0.000} {0.078} {} {0.681} {0.403} {} {1} {(134.12, 178.92) (138.36, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1166} {} {0.000} {0.000} {0.078} {0.003} {0.681} {0.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.236} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.237} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.448} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.180} {0.320} {0.179} {0.458} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.306} {0.000} {0.295} {} {0.485} {0.763} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.296} {0.562} {0.493} {0.771} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][4]} {C}
  ENDPT {mem_inst/registers_reg[5][4]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.402}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.682}
    {} {Slack Time} {0.280}
  END_SLK_CLC
  SLK 0.280
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.011}
    {=} {Beginpoint Arrival Time} {0.511}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][4]} {^} {} {} {ADC_in[2][4]} {} {} {} {0.030} {0.023} {0.511} {0.231} {} {1} {(166.04, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][4]} {} {0.001} {0.000} {0.030} {0.023} {0.512} {0.232} {} {} {} 
    INST {mem_inst/g8650__8246} {E} {^} {Q} {^} {} {AO222HDX0} {0.170} {0.000} {0.077} {} {0.682} {0.402} {} {1} {(162.68, 155.96) (158.44, 155.57)} 
    NET {} {} {} {} {} {mem_inst/n_1159} {} {0.000} {0.000} {0.077} {0.003} {0.682} {0.402} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.238} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.239} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.450} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.463} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.762} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.492} {0.772} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][3]} {C}
  ENDPT {mem_inst/registers_reg[5][3]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.403}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.685}
    {} {Slack Time} {0.282}
  END_SLK_CLC
  SLK 0.282
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.013}
    {=} {Beginpoint Arrival Time} {0.513}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][3]} {^} {} {} {ADC_in[2][3]} {} {} {} {0.032} {0.027} {0.513} {0.230} {} {2} {(0.00, 152.04) } 
    NET {} {} {} {} {} {ADC_in[2][3]} {} {-0.004} {-0.004} {0.032} {0.027} {0.509} {0.227} {} {} {} 
    INST {mem_inst/g8642__8428} {E} {^} {Q} {^} {} {AO222HDX0} {0.176} {0.000} {0.083} {} {0.685} {0.403} {} {1} {(124.60, 143.08) (128.84, 143.47)} 
    NET {} {} {} {} {} {mem_inst/n_1167} {} {0.000} {0.000} {0.083} {0.004} {0.685} {0.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.240} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.241} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.452} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.465} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.764} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.293} {0.551} {0.493} {0.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][0]} {C}
  ENDPT {mem_inst/registers_reg[4][0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.403}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.686}
    {} {Slack Time} {0.283}
  END_SLK_CLC
  SLK 0.283
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.012}
    {=} {Beginpoint Arrival Time} {0.512}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][0]} {^} {} {} {ADC_in[1][0]} {} {} {} {0.032} {0.026} {0.512} {0.230} {} {2} {(0.00, 168.84) } 
    NET {} {} {} {} {} {ADC_in[1][0]} {} {0.000} {0.000} {0.032} {0.026} {0.513} {0.230} {} {} {} 
    INST {mem_inst/g8632__6260} {E} {^} {Q} {^} {} {AO222HDX0} {0.174} {0.000} {0.080} {} {0.686} {0.403} {} {1} {(136.36, 169.96) (132.12, 170.35)} 
    NET {} {} {} {} {} {mem_inst/n_1169} {} {0.000} {0.000} {0.080} {0.004} {0.686} {0.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.241} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.242} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.453} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.180} {0.320} {0.179} {0.462} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.306} {0.000} {0.295} {} {0.485} {0.768} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.296} {0.562} {0.494} {0.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][7]} {C}
  ENDPT {mem_inst/registers_reg[4][7]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][7]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.170}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.403}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.687}
    {} {Slack Time} {0.284}
  END_SLK_CLC
  SLK 0.284
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.011}
    {=} {Beginpoint Arrival Time} {0.511}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][7]} {^} {} {} {ADC_in[1][7]} {} {} {} {0.030} {0.023} {0.511} {0.228} {} {2} {(0.00, 169.96) } 
    NET {} {} {} {} {} {ADC_in[1][7]} {} {0.000} {0.000} {0.030} {0.023} {0.511} {0.228} {} {} {} 
    INST {mem_inst/g8645__3680} {E} {^} {Q} {^} {} {AO222HDX0} {0.175} {0.000} {0.083} {} {0.687} {0.403} {} {1} {(125.72, 178.92) (129.96, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1164} {} {0.000} {0.000} {0.083} {0.004} {0.687} {0.403} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.241} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.243} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.454} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.180} {0.320} {0.179} {0.463} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.306} {0.000} {0.295} {} {0.485} {0.769} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.296} {0.562} {0.494} {0.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][6]} {C}
  ENDPT {mem_inst/registers_reg[4][6]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.402}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.687}
    {} {Slack Time} {0.285}
  END_SLK_CLC
  SLK 0.285
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.011}
    {=} {Beginpoint Arrival Time} {0.511}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][6]} {^} {} {} {ADC_in[1][6]} {} {} {} {0.030} {0.022} {0.511} {0.226} {} {1} {(147.56, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][6]} {} {0.001} {0.000} {0.030} {0.022} {0.512} {0.227} {} {} {} 
    INST {mem_inst/g8644__6783} {E} {^} {Q} {^} {} {AO222HDX0} {0.175} {0.000} {0.083} {} {0.687} {0.402} {} {1} {(147.00, 178.92) (151.24, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1165} {} {0.000} {0.000} {0.083} {0.004} {0.687} {0.402} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.243} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.244} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.455} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.468} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.767} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.493} {0.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][5]} {C}
  ENDPT {mem_inst/registers_reg[5][5]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.402}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.688}
    {} {Slack Time} {0.285}
  END_SLK_CLC
  SLK 0.285
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.010}
    {=} {Beginpoint Arrival Time} {0.511}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][5]} {^} {} {} {ADC_in[2][5]} {} {} {} {0.029} {0.021} {0.511} {0.225} {} {2} {(0.00, 155.40) } 
    NET {} {} {} {} {} {ADC_in[2][5]} {} {0.000} {0.000} {0.029} {0.021} {0.511} {0.225} {} {} {} 
    INST {mem_inst/g8651__7098} {E} {^} {Q} {^} {} {AO222HDX0} {0.177} {0.000} {0.085} {} {0.688} {0.402} {} {1} {(124.60, 152.04) (128.84, 152.43)} 
    NET {} {} {} {} {} {mem_inst/n_1158} {} {0.000} {0.000} {0.085} {0.004} {0.688} {0.402} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.243} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.244} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.455} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.468} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.767} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.293} {0.551} {0.493} {0.778} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][4]} {C}
  ENDPT {mem_inst/registers_reg[4][4]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][4]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.171}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.402}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.688}
    {} {Slack Time} {0.286}
  END_SLK_CLC
  SLK 0.286
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.012}
    {=} {Beginpoint Arrival Time} {0.512}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][4]} {^} {} {} {ADC_in[1][4]} {} {} {} {0.031} {0.024} {0.512} {0.226} {} {2} {(159.88, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][4]} {} {0.000} {0.000} {0.031} {0.024} {0.512} {0.226} {} {} {} 
    INST {mem_inst/g8648__1705} {E} {^} {Q} {^} {} {AO222HDX0} {0.176} {0.000} {0.083} {} {0.688} {0.402} {} {1} {(157.64, 169.96) (161.88, 170.35)} 
    NET {} {} {} {} {} {mem_inst/n_1161} {} {0.000} {0.000} {0.083} {0.004} {0.688} {0.402} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.244} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.245} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.456} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.469} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.768} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.493} {0.778} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][1]} {C}
  ENDPT {mem_inst/registers_reg[5][1]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.401}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.688}
    {} {Slack Time} {0.287}
  END_SLK_CLC
  SLK 0.287
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.012}
    {=} {Beginpoint Arrival Time} {0.512}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][1]} {^} {} {} {ADC_in[2][1]} {} {} {} {0.032} {0.026} {0.512} {0.225} {} {2} {(0.00, 154.84) } 
    NET {} {} {} {} {} {ADC_in[2][1]} {} {-0.006} {-0.007} {0.032} {0.026} {0.506} {0.219} {} {} {} 
    INST {mem_inst/g8646__1617} {E} {^} {Q} {^} {} {AO222HDX0} {0.182} {0.000} {0.090} {} {0.688} {0.401} {} {1} {(139.16, 155.96) (143.40, 155.57)} 
    NET {} {} {} {} {} {mem_inst/n_1163} {} {0.000} {0.000} {0.090} {0.004} {0.688} {0.401} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.245} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.246} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.457} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.470} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.769} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.493} {0.780} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][5]} {C}
  ENDPT {mem_inst/registers_reg[3][5]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][5]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Hold} {-0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.689}
    {} {Slack Time} {0.289}
  END_SLK_CLC
  SLK 0.289
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][5]} {^} {} {} {ADC_in[0][5]} {} {} {} {0.026} {0.015} {0.508} {0.219} {} {1} {(135.80, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][5]} {} {-0.004} {-0.004} {0.026} {0.015} {0.504} {0.215} {} {} {} 
    INST {mem_inst/g8661__9315} {E} {^} {Q} {^} {} {AO222HDX0} {0.185} {0.000} {0.094} {} {0.689} {0.400} {} {1} {(134.68, 98.28) (138.92, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1151} {} {0.000} {0.000} {0.094} {0.005} {0.689} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.247} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.248} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.459} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.472} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.771} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.492} {0.781} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][2]} {C}
  ENDPT {mem_inst/registers_reg[4][2]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.402}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.694}
    {} {Slack Time} {0.292}
  END_SLK_CLC
  SLK 0.292
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.010}
    {=} {Beginpoint Arrival Time} {0.510}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][2]} {^} {} {} {ADC_in[1][2]} {} {} {} {0.029} {0.020} {0.510} {0.218} {} {1} {(158.20, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][2]} {} {0.001} {0.000} {0.029} {0.020} {0.511} {0.219} {} {} {} 
    INST {mem_inst/g8630__2398} {E} {^} {Q} {^} {} {AO222HDX0} {0.183} {0.000} {0.092} {} {0.694} {0.402} {} {1} {(156.52, 182.84) (160.76, 182.45)} 
    NET {} {} {} {} {} {mem_inst/n_1171} {} {0.000} {0.000} {0.092} {0.005} {0.694} {0.402} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.250} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.251} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.462} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.180} {0.320} {0.179} {0.471} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.306} {0.000} {0.295} {} {0.485} {0.777} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.296} {0.562} {0.494} {0.785} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][3]} {C}
  ENDPT {mem_inst/registers_reg[3][3]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.401}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.693}
    {} {Slack Time} {0.292}
  END_SLK_CLC
  SLK 0.292
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.009}
    {=} {Beginpoint Arrival Time} {0.509}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][3]} {^} {} {} {ADC_in[0][3]} {} {} {} {0.027} {0.016} {0.509} {0.217} {} {1} {(134.68, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][3]} {} {0.000} {0.000} {0.027} {0.016} {0.509} {0.217} {} {} {} 
    INST {mem_inst/g8654__5115} {E} {^} {Q} {^} {} {AO222HDX0} {0.184} {0.000} {0.094} {} {0.693} {0.401} {} {1} {(131.32, 98.28) (127.08, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1155} {} {0.000} {0.000} {0.094} {0.005} {0.693} {0.401} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.250} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.251} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.462} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.475} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.774} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.293} {0.551} {0.493} {0.785} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][2]} {C}
  ENDPT {mem_inst/registers_reg[5][2]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Hold} {-0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.694}
    {} {Slack Time} {0.294}
  END_SLK_CLC
  SLK 0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.010}
    {=} {Beginpoint Arrival Time} {0.511}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][2]} {^} {} {} {ADC_in[2][2]} {} {} {} {0.029} {0.021} {0.511} {0.216} {} {1} {(166.60, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][2]} {} {0.001} {0.000} {0.029} {0.021} {0.511} {0.217} {} {} {} 
    INST {mem_inst/g8647__2802} {E} {^} {Q} {^} {} {AO222HDX0} {0.183} {0.000} {0.092} {} {0.694} {0.400} {} {1} {(162.68, 143.08) (158.44, 143.47)} 
    NET {} {} {} {} {} {mem_inst/n_1162} {} {0.000} {0.000} {0.092} {0.005} {0.694} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.252} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.254} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.464} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.477} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.777} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.293} {0.551} {0.492} {0.786} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][1]} {C}
  ENDPT {mem_inst/registers_reg[4][1]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {+} {Hold} {-0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.401}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.697}
    {} {Slack Time} {0.296}
  END_SLK_CLC
  SLK 0.296
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.011}
    {=} {Beginpoint Arrival Time} {0.511}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][1]} {^} {} {} {ADC_in[1][1]} {} {} {} {0.030} {0.022} {0.511} {0.215} {} {1} {(147.00, 312.48) } 
    NET {} {} {} {} {} {ADC_in[1][1]} {} {-0.004} {-0.005} {0.030} {0.022} {0.507} {0.211} {} {} {} 
    INST {mem_inst/g8631__5107} {E} {^} {Q} {^} {} {AO222HDX0} {0.190} {0.000} {0.100} {} {0.697} {0.401} {} {1} {(154.28, 178.92) (158.52, 179.31)} 
    NET {} {} {} {} {} {mem_inst/n_1170} {} {0.000} {0.000} {0.100} {0.005} {0.697} {0.401} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.254} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.255} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.466} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.180} {0.320} {0.179} {0.476} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.306} {0.000} {0.295} {} {0.485} {0.781} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.296} {0.562} {0.494} {0.790} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[4][3]} {C}
  ENDPT {mem_inst/registers_reg[4][3]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[1][3]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.698}
    {} {Slack Time} {0.298}
  END_SLK_CLC
  SLK 0.298
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.012}
    {=} {Beginpoint Arrival Time} {0.512}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[1][3]} {^} {} {} {ADC_in[1][3]} {} {} {} {0.031} {0.025} {0.512} {0.214} {} {2} {(0.00, 169.96) } 
    NET {} {} {} {} {} {ADC_in[1][3]} {} {0.000} {0.000} {0.031} {0.025} {0.512} {0.214} {} {} {} 
    INST {mem_inst/g8633__4319} {E} {^} {Q} {^} {} {AO222HDX0} {0.186} {0.000} {0.095} {} {0.698} {0.400} {} {1} {(134.68, 161.00) (130.44, 161.39)} 
    NET {} {} {} {} {} {mem_inst/n_1168} {} {0.000} {0.000} {0.095} {0.005} {0.698} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.255} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.257} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.468} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.481} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.780} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.493} {0.790} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][2]} {C}
  ENDPT {mem_inst/registers_reg[3][2]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][2]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Hold} {-0.172}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.399}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.698}
    {} {Slack Time} {0.299}
  END_SLK_CLC
  SLK 0.299
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.010}
    {=} {Beginpoint Arrival Time} {0.510}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][2]} {^} {} {} {ADC_in[0][2]} {} {} {} {0.029} {0.020} {0.510} {0.211} {} {1} {(163.24, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][2]} {} {0.001} {0.000} {0.029} {0.020} {0.511} {0.212} {} {} {} 
    INST {mem_inst/g8662__9945} {E} {^} {Q} {^} {} {AO222HDX0} {0.187} {0.000} {0.097} {} {0.698} {0.399} {} {1} {(158.20, 111.16) (162.44, 110.77)} 
    NET {} {} {} {} {} {mem_inst/n_1150} {} {0.000} {0.000} {0.097} {0.005} {0.698} {0.399} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.257} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.258} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.469} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.482} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.781} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.293} {0.551} {0.492} {0.790} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[3]} {CN}
  ENDPT {mem_inst/registers_en_reg[3]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[5]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.981}
    {+} {Hold} {0.133}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.194}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.493}
    {} {Slack Time} {0.299}
  END_SLK_CLC
  SLK 0.299
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.256} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.256} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.425} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.434} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.689} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.994} {65.696} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[5]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.498} {-0.008} {0.279} {} {66.492} {66.194} {} {11} {(160.44, 138.04) (167.16, 136.92)} 
    NET {} {} {} {} {} {mem_inst/registers_en[5]} {} {0.000} {0.000} {0.279} {0.044} {66.493} {66.194} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.724} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.725} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {65.952} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {65.965} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.271} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.216} {0.570} {65.981} {66.280} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][0]} {C}
  ENDPT {mem_inst/registers_reg[5][0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][0]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.493}
    {+} {Hold} {-0.173}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.400}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.706}
    {} {Slack Time} {0.307}
  END_SLK_CLC
  SLK 0.307
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.011}
    {=} {Beginpoint Arrival Time} {0.511}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][0]} {^} {} {} {ADC_in[2][0]} {} {} {} {0.030} {0.023} {0.511} {0.205} {} {2} {(0.00, 152.04) } 
    NET {} {} {} {} {} {ADC_in[2][0]} {} {0.000} {0.000} {0.030} {0.023} {0.512} {0.205} {} {} {} 
    INST {mem_inst/g8649__5122} {E} {^} {Q} {^} {} {AO222HDX0} {0.195} {0.000} {0.105} {} {0.706} {0.400} {} {1} {(135.80, 143.08) (131.56, 143.47)} 
    NET {} {} {} {} {} {mem_inst/n_1160} {} {0.000} {0.000} {0.105} {0.006} {0.706} {0.400} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.264} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.266} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.476} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.490} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.789} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.293} {0.551} {0.493} {0.800} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[3][1]} {C}
  ENDPT {mem_inst/registers_reg[3][1]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[0][1]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.491}
    {+} {Hold} {-0.174}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.397}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.705}
    {} {Slack Time} {0.308}
  END_SLK_CLC
  SLK 0.308
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.008}
    {=} {Beginpoint Arrival Time} {0.508}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[0][1]} {^} {} {} {ADC_in[0][1]} {} {} {} {0.026} {0.015} {0.508} {0.200} {} {1} {(145.32, 0.00) } 
    NET {} {} {} {} {} {ADC_in[0][1]} {} {0.000} {0.000} {0.026} {0.015} {0.509} {0.201} {} {} {} 
    INST {mem_inst/g8660__6161} {E} {^} {Q} {^} {} {AO222HDX0} {0.197} {0.000} {0.108} {} {0.705} {0.397} {} {1} {(142.52, 98.28) (146.76, 98.67)} 
    NET {} {} {} {} {} {mem_inst/n_1152} {} {0.000} {0.000} {0.108} {0.006} {0.705} {0.397} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.266} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.267} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.478} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.491} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.790} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.293} {0.551} {0.491} {0.799} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_reg[5][6]} {C}
  ENDPT {mem_inst/registers_reg[5][6]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {ADC_in[2][6]} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.492}
    {+} {Hold} {-0.174}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.398}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.711}
    {} {Slack Time} {0.312}
  END_SLK_CLC
  SLK 0.312
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.012}
    {=} {Beginpoint Arrival Time} {0.512}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {ADC_in[2][6]} {^} {} {} {ADC_in[2][6]} {} {} {} {0.031} {0.024} {0.512} {0.199} {} {1} {(157.08, 0.00) } 
    NET {} {} {} {} {} {ADC_in[2][6]} {} {-0.001} {-0.002} {0.031} {0.024} {0.510} {0.198} {} {} {} 
    INST {mem_inst/g8652__6131} {E} {^} {Q} {^} {} {AO222HDX0} {0.200} {0.000} {0.111} {} {0.711} {0.398} {} {1} {(152.04, 147.00) (147.80, 146.61)} 
    NET {} {} {} {} {} {mem_inst/n_1157} {} {0.000} {0.000} {0.111} {0.006} {0.711} {0.398} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.270} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.272} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.482} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.495} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.299} {0.000} {0.292} {} {0.482} {0.795} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.293} {0.551} {0.492} {0.805} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[5]} {CN}
  ENDPT {mem_inst/registers_en_reg[5]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[4]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.981}
    {+} {Hold} {0.128}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.189}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.537}
    {} {Slack Time} {0.348}
  END_SLK_CLC
  SLK 0.348
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.206} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.207} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.376} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.385} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.639} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.994} {65.646} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[4]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.542} {-0.009} {0.342} {} {66.537} {66.189} {} {12} {(182.28, 138.04) (175.56, 136.92)} 
    NET {} {} {} {} {} {mem_inst/registers_en[4]} {} {0.001} {0.000} {0.342} {0.055} {66.537} {66.189} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.773} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.774} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.001} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.014} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.320} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.216} {0.570} {65.981} {66.329} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/rw_en_reg} {CN}
  ENDPT {mem_inst/rw_en_reg} {SD} {SDFFRQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[3]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.979}
    {+} {Hold} {0.048}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.107}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.481}
    {} {Slack Time} {0.374}
  END_SLK_CLC
  SLK 0.374
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.180} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.181} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.350} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.359} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.613} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.994} {65.620} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[3]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.486} {-0.017} {0.275} {} {66.480} {66.106} {} {11} {(159.88, 129.08) (153.16, 127.96)} 
    NET {} {} {} {} {} {mem_inst/registers_en[3]} {} {0.001} {0.000} {0.275} {0.043} {66.481} {66.107} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.799} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.800} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.027} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.040} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.346} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.216} {0.570} {65.979} {66.353} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[2]} {CN}
  ENDPT {mem_inst/registers_en_reg[2]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[33]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.984}
    {+} {Hold} {0.124}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.188}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.587}
    {} {Slack Time} {0.398}
  END_SLK_CLC
  SLK 0.398
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.156} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.157} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.326} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.335} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.589} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.165} {0.403} {65.996} {65.598} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[33]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.590} {0.000} {0.394} {} {66.586} {66.188} {} {11} {(110.04, 71.40) (116.76, 72.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[33]} {} {0.000} {0.000} {0.394} {0.064} {66.587} {66.188} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.823} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.824} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.051} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.064} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.370} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.217} {0.570} {65.984} {66.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[28]} {CN}
  ENDPT {mem_inst/registers_en_reg[28]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[26]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.976}
    {+} {Hold} {0.122}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.578}
    {} {Slack Time} {0.400}
  END_SLK_CLC
  SLK 0.400
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.154} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.155} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.324} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {65.332} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {65.578} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.159} {0.381} {65.989} {65.589} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[26]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.588} {0.000} {0.394} {} {66.577} {66.177} {} {11} {(253.96, 143.08) (247.24, 144.20)} 
    NET {} {} {} {} {} {mem_inst/registers_en[26]} {} {0.001} {0.000} {0.394} {0.064} {66.578} {66.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.825} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.826} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.053} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.137} {0.335} {65.665} {66.065} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.297} {0.000} {0.208} {} {65.962} {66.362} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.014} {0.000} {0.210} {0.547} {65.976} {66.376} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[32]} {CN}
  ENDPT {mem_inst/registers_en_reg[32]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[36]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.983}
    {+} {Hold} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.591}
    {} {Slack Time} {0.405}
  END_SLK_CLC
  SLK 0.405
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.149} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.150} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.319} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.328} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.582} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.005} {0.000} {0.165} {0.403} {65.992} {65.587} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[36]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.598} {0.000} {0.405} {} {66.591} {66.186} {} {11} {(179.48, 84.28) (172.76, 83.16)} 
    NET {} {} {} {} {} {mem_inst/registers_en[36]} {} {0.000} {0.000} {0.405} {0.066} {66.591} {66.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.830} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.831} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.058} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.071} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.377} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.011} {0.000} {0.217} {0.570} {65.983} {66.388} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[0]} {CN}
  ENDPT {mem_inst/registers_en_reg[0]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[2]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.982}
    {+} {Hold} {0.124}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.591}
    {} {Slack Time} {0.406}
  END_SLK_CLC
  SLK 0.406
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.149} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.149} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.318} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.328} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.582} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.009} {0.000} {0.165} {0.403} {65.996} {65.591} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[2]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.594} {0.000} {0.399} {} {66.590} {66.185} {} {10} {(110.60, 75.32) (103.88, 74.20)} 
    NET {} {} {} {} {} {mem_inst/registers_en[2]} {} {0.001} {0.000} {0.399} {0.065} {66.591} {66.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.830} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.832} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.059} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.072} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.377} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.217} {0.570} {65.982} {66.388} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[7]} {CN}
  ENDPT {mem_inst/registers_en_reg[7]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[0]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.985}
    {+} {Hold} {0.126}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.597}
    {} {Slack Time} {0.406}
  END_SLK_CLC
  SLK 0.406
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.149} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.149} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.318} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.102} {0.223} {65.733} {65.327} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.164} {} {65.987} {65.581} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.007} {0.000} {0.165} {0.403} {65.995} {65.589} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[0]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.602} {0.000} {0.410} {} {66.596} {66.191} {} {10} {(110.60, 93.24) (103.88, 92.12)} 
    NET {} {} {} {} {} {mem_inst/registers_en[0]} {} {0.000} {0.000} {0.410} {0.066} {66.597} {66.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.831} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.832} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.059} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {66.070} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.307} {0.000} {0.223} {} {65.971} {66.377} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.014} {0.000} {0.225} {0.590} {65.985} {66.391} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[6]} {CN}
  ENDPT {mem_inst/registers_en_reg[6]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[1]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.983}
    {+} {Hold} {0.123}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.187}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.595}
    {} {Slack Time} {0.409}
  END_SLK_CLC
  SLK 0.409
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.146} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.146} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.315} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.323} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.168} {} {65.985} {65.576} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.010} {0.000} {0.169} {0.409} {65.995} {65.587} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[1]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.599} {0.000} {0.405} {} {66.595} {66.186} {} {10} {(103.32, 116.20) (96.60, 117.32)} 
    NET {} {} {} {} {} {mem_inst/registers_en[1]} {} {0.001} {0.000} {0.405} {0.065} {66.595} {66.187} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.834} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.835} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.062} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.075} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.381} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.217} {0.570} {65.983} {66.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[30]} {CN}
  ENDPT {mem_inst/registers_en_reg[30]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[31]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.969}
    {+} {Hold} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.169}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.580}
    {} {Slack Time} {0.411}
  END_SLK_CLC
  SLK 0.411
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.144} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.144} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.313} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {65.321} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {65.568} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.159} {0.381} {65.989} {65.578} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[31]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.590} {-0.014} {0.416} {} {66.578} {66.168} {} {11} {(256.20, 169.96) (249.48, 171.08)} 
    NET {} {} {} {} {} {mem_inst/registers_en[31]} {} {0.002} {0.000} {0.416} {0.067} {66.580} {66.169} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.835} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.837} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.064} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.137} {0.335} {65.665} {66.075} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.297} {0.000} {0.208} {} {65.962} {66.373} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.007} {0.000} {0.209} {0.547} {65.969} {66.380} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[33]} {CN}
  ENDPT {mem_inst/registers_en_reg[33]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[34]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.984}
    {+} {Hold} {0.122}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.186}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.604}
    {} {Slack Time} {0.418}
  END_SLK_CLC
  SLK 0.418
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.137} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.137} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.306} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.314} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.168} {} {65.985} {65.567} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.169} {0.409} {65.997} {65.579} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[34]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.606} {-0.011} {0.429} {} {66.603} {66.185} {} {11} {(94.36, 75.32) (87.64, 74.20)} 
    NET {} {} {} {} {} {mem_inst/registers_en[34]} {} {0.001} {0.000} {0.429} {0.070} {66.604} {66.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.843} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.844} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.071} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.084} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.390} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.012} {0.000} {0.217} {0.570} {65.984} {66.402} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[34]} {CN}
  ENDPT {mem_inst/registers_en_reg[34]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[35]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.987}
    {+} {Hold} {0.125}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.191}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.613}
    {} {Slack Time} {0.422}
  END_SLK_CLC
  SLK 0.422
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.133} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.133} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.302} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.310} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.254} {0.000} {0.168} {} {65.985} {65.563} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.012} {0.000} {0.169} {0.409} {65.997} {65.575} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[35]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.616} {0.000} {0.427} {} {66.612} {66.191} {} {11} {(94.92, 71.40) (88.20, 72.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[35]} {} {0.001} {0.000} {0.427} {0.069} {66.613} {66.191} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.847} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.848} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.075} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {66.085} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.307} {0.000} {0.223} {} {65.971} {66.393} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.016} {0.000} {0.225} {0.590} {65.987} {66.408} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[27]} {CN}
  ENDPT {mem_inst/registers_en_reg[27]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[30]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.969}
    {+} {Hold} {0.118}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.168}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.590}
    {} {Slack Time} {0.422}
  END_SLK_CLC
  SLK 0.422
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.132} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.132} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.302} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {65.310} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {65.556} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.159} {0.381} {65.984} {65.562} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[30]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.605} {-0.011} {0.434} {} {66.589} {66.167} {} {11} {(220.92, 161.00) (227.64, 162.12)} 
    NET {} {} {} {} {} {mem_inst/registers_en[30]} {} {0.001} {0.000} {0.434} {0.070} {66.590} {66.168} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.847} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.849} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.075} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.137} {0.335} {65.665} {66.087} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.297} {0.000} {0.208} {} {65.962} {66.384} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.007} {0.000} {0.209} {0.547} {65.969} {66.392} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[22]} {CN}
  ENDPT {mem_inst/registers_en_reg[22]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[23]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.973}
    {+} {Hold} {0.118}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.171}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.600}
    {} {Slack Time} {0.430}
  END_SLK_CLC
  SLK 0.430
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.125} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.125} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.295} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.732} {65.302} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.251} {0.000} {0.156} {} {65.983} {65.553} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.000} {0.000} {0.156} {0.381} {65.983} {65.553} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[23]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.617} {0.000} {0.436} {} {66.600} {66.170} {} {11} {(236.04, 214.76) (242.76, 215.88)} 
    NET {} {} {} {} {} {mem_inst/registers_en[23]} {} {0.000} {0.000} {0.436} {0.071} {66.600} {66.171} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.854} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.856} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.083} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {66.093} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {66.397} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.006} {0.000} {0.207} {0.549} {65.973} {66.403} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[8]} {CN}
  ENDPT {mem_inst/registers_en_reg[8]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[9]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.982}
    {+} {Hold} {0.122}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.614}
    {} {Slack Time} {0.430}
  END_SLK_CLC
  SLK 0.430
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.125} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.125} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.294} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.301} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {65.559} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.996} {65.566} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[9]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.618} {0.000} {0.431} {} {66.613} {66.183} {} {11} {(126.84, 187.88) (133.56, 189.00)} 
    NET {} {} {} {} {} {mem_inst/registers_en[9]} {} {0.000} {0.000} {0.431} {0.070} {66.614} {66.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.855} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.856} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.083} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.137} {0.335} {65.663} {66.092} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.311} {0.000} {0.218} {} {65.974} {66.404} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.219} {0.581} {65.982} {66.411} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[20]} {CN}
  ENDPT {mem_inst/registers_en_reg[20]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[17]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.980}
    {+} {Hold} {0.121}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.181}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.612}
    {} {Slack Time} {0.430}
  END_SLK_CLC
  SLK 0.430
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.124} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.124} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.294} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.300} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {65.559} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.004} {0.000} {0.167} {0.410} {65.994} {65.563} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[17]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.617} {-0.011} {0.445} {} {66.611} {66.180} {} {11} {(152.04, 209.72) (158.76, 208.60)} 
    NET {} {} {} {} {} {mem_inst/registers_en[17]} {} {0.001} {0.000} {0.445} {0.072} {66.612} {66.181} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.855} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.857} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.083} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.137} {0.335} {65.663} {66.093} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.311} {0.000} {0.218} {} {65.974} {66.404} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.219} {0.581} {65.980} {66.411} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[4]} {CN}
  ENDPT {mem_inst/registers_en_reg[4]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[27]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.981}
    {+} {Hold} {0.120}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.181}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.613}
    {} {Slack Time} {0.432}
  END_SLK_CLC
  SLK 0.432
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.123} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.123} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.292} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {65.300} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {65.547} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.005} {0.000} {0.159} {0.381} {65.984} {65.552} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[27]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.628} {0.000} {0.451} {} {66.613} {66.181} {} {11} {(208.60, 147.00) (201.88, 145.88)} 
    NET {} {} {} {} {} {mem_inst/registers_en[27]} {} {0.001} {0.000} {0.450} {0.073} {66.613} {66.181} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.857} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.858} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.085} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.137} {0.335} {65.666} {66.098} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.306} {0.000} {0.215} {} {65.972} {66.404} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.216} {0.570} {65.981} {66.413} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[14]} {CN}
  ENDPT {mem_inst/registers_en_reg[14]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[11]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.982}
    {+} {Hold} {0.122}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.616}
    {} {Slack Time} {0.432}
  END_SLK_CLC
  SLK 0.432
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.122} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.123} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.292} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.299} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {65.557} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {65.563} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[11]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.620} {0.000} {0.438} {} {66.615} {66.183} {} {11} {(136.92, 218.68) (130.20, 217.56)} 
    NET {} {} {} {} {} {mem_inst/registers_en[11]} {} {0.001} {0.000} {0.438} {0.073} {66.616} {66.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.857} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.858} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.085} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.137} {0.335} {65.663} {66.094} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.311} {0.000} {0.218} {} {65.974} {66.406} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.219} {0.581} {65.982} {66.414} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[25]} {CN}
  ENDPT {mem_inst/registers_en_reg[25]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[29]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.980}
    {+} {Hold} {0.118}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.178}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.616}
    {} {Slack Time} {0.438}
  END_SLK_CLC
  SLK 0.438
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.116} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.117} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.286} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {65.294} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {65.540} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.159} {0.381} {65.989} {65.551} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[29]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.627} {0.000} {0.448} {} {66.616} {66.178} {} {11} {(260.12, 191.80) (253.40, 190.68)} 
    NET {} {} {} {} {} {mem_inst/registers_en[29]} {} {0.001} {0.000} {0.448} {0.073} {66.616} {66.178} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.863} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.864} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.091} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.137} {0.335} {65.665} {66.103} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.297} {0.000} {0.208} {} {65.962} {66.400} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.019} {0.000} {0.210} {0.547} {65.980} {66.419} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[24]} {CN}
  ENDPT {mem_inst/registers_en_reg[24]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[25]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.977}
    {+} {Hold} {0.118}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.175}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.614}
    {} {Slack Time} {0.439}
  END_SLK_CLC
  SLK 0.439
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.116} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.116} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.285} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.008} {0.000} {0.102} {0.223} {65.732} {65.294} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.247} {0.000} {0.158} {} {65.979} {65.540} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.013} {0.000} {0.159} {0.381} {65.992} {65.554} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[25]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.621} {0.000} {0.440} {} {66.613} {66.175} {} {11} {(273.56, 152.04) (280.28, 153.16)} 
    NET {} {} {} {} {} {mem_inst/registers_en[25]} {} {0.000} {0.000} {0.440} {0.071} {66.614} {66.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.863} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.865} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.092} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.137} {0.335} {65.665} {66.103} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.297} {0.000} {0.208} {} {65.962} {66.401} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.015} {0.000} {0.210} {0.547} {65.977} {66.415} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[19]} {CN}
  ENDPT {mem_inst/registers_en_reg[19]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[22]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.975}
    {+} {Hold} {0.117}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.172}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.612}
    {} {Slack Time} {0.440}
  END_SLK_CLC
  SLK 0.440
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.115} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.115} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.284} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.732} {65.292} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.251} {0.000} {0.156} {} {65.983} {65.543} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.004} {0.000} {0.157} {0.381} {65.987} {65.547} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[22]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.623} {0.000} {0.444} {} {66.610} {66.171} {} {11} {(251.16, 218.68) (244.44, 217.56)} 
    NET {} {} {} {} {} {mem_inst/registers_en[22]} {} {0.002} {0.000} {0.444} {0.072} {66.612} {66.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.865} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.866} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.093} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.011} {0.000} {0.137} {0.335} {65.664} {66.104} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.206} {} {65.967} {66.407} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.207} {0.549} {65.975} {66.415} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[21]} {CN}
  ENDPT {mem_inst/registers_en_reg[21]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[16]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.983}
    {+} {Hold} {0.121}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.184}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.624}
    {} {Slack Time} {0.440}
  END_SLK_CLC
  SLK 0.440
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.114} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.115} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.284} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.290} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {65.549} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {65.555} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[16]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.629} {0.000} {0.447} {} {66.624} {66.184} {} {11} {(152.04, 196.84) (158.76, 197.96)} 
    NET {} {} {} {} {} {mem_inst/registers_en[16]} {} {0.000} {0.000} {0.447} {0.073} {66.624} {66.184} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.865} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.866} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.093} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.137} {0.335} {65.663} {66.103} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.311} {0.000} {0.218} {} {65.974} {66.414} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.219} {0.581} {65.983} {66.423} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {i2c_inst/sda_sync_reg[0]} {C}
  ENDPT {i2c_inst/sda_sync_reg[0]} {D} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {} {SDA} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.490}
    {+} {Hold} {-0.201}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {0.369}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {0.811}
    {} {Slack Time} {0.442}
  END_SLK_CLC
  SLK 0.442
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {0.500}
    {+} {Drive Adjustment} {0.025}
    {=} {Beginpoint Arrival Time} {0.525}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {SDA} {^} {} {} {SDA} {} {} {} {0.048} {0.059} {0.525} {0.084} {} {2} {} 
    NET {} {} {} {} {} {SDA} {} {0.000} {0.000} {0.048} {0.059} {0.526} {0.084} {} {} {} 
    INST {i2c_inst/g3788__2883} {AN} {^} {Q} {^} {} {NO2I1HDX1} {0.285} {-0.030} {0.321} {} {0.811} {0.369} {} {3} {(251.58, 16.94) (249.90, 16.81)} 
    NET {} {} {} {} {} {i2c_inst/n_94} {} {0.000} {0.000} {0.321} {0.023} {0.811} {0.369} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.099}
    {+} {Source Insertion Delay} {-0.141}
    {=} {Beginpoint Arrival Time} {-0.042}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.145} {0.044} {-0.042} {0.400} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.145} {0.044} {-0.041} {0.401} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.211} {0.000} {0.179} {} {0.170} {0.612} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.180} {0.320} {0.183} {0.625} {} {} {} 
    INST {CTS_ccl_a_buf_00002} {A} {^} {Q} {^} {} {BUHDX12} {0.293} {0.000} {0.278} {} {0.476} {0.918} {} {91} {(217.56, 102.20) (227.19, 102.98)} 
    NET {} {} {} {} {} {CTS_3} {} {0.014} {0.000} {0.279} {0.525} {0.490} {0.932} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_TYP_VIEW
  CHECK_TYPE {Hold Check}
  REF {mem_inst/registers_en_reg[15]} {CN}
  ENDPT {mem_inst/registers_en_reg[15]} {SD} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_TYP_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[14]} {Q} {SDFFSQHDX1} {^} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_TYP_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {65.982}
    {+} {Hold} {0.121}
    {+} {Phase Shift} {0.000}
    {-} {CPPR Adjustment} {0.000}
    {+} {Uncertainty} {0.080}
    {=} {Required Time} {66.183}
  END_REQ_CLC
  SLK_CLC
    {} {Arrival Time} {66.625}
    {} {Slack Time} {0.442}
  END_SLK_CLC
  SLK 0.442
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.014}
    {+} {Source Insertion Delay} {0.040}
    {=} {Beginpoint Arrival Time} {65.554}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.030} {0.030} {65.554} {65.112} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.030} {0.030} {65.555} {65.113} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.169} {0.000} {0.101} {} {65.724} {65.282} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.007} {0.000} {0.102} {0.223} {65.731} {65.289} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.259} {0.000} {0.166} {} {65.989} {65.547} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.006} {0.000} {0.167} {0.410} {65.995} {65.554} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[14]} {CN} {v} {Q} {^} {} {SDFFSQHDX1} {0.629} {0.000} {0.447} {} {66.625} {66.183} {} {11} {(134.68, 223.72) (127.96, 224.84)} 
    NET {} {} {} {} {} {mem_inst/registers_en[14]} {} {0.000} {0.000} {0.447} {0.073} {66.625} {66.183} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.088}
    {+} {Source Insertion Delay} {-0.163}
    {=} {Beginpoint Arrival Time} {65.425}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.105} {0.046} {65.425} {65.867} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.105} {0.046} {65.426} {65.868} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.227} {0.000} {0.136} {} {65.653} {66.095} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.009} {0.000} {0.137} {0.335} {65.663} {66.104} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.311} {0.000} {0.218} {} {65.974} {66.416} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.008} {0.000} {0.219} {0.581} {65.982} {66.424} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

