============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 15 2024  10:54:33 pm
  Module:                 SizeCheck
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (831 ps) Path Delay Check
     Startpoint: (F) opcode[2]
       Endpoint: (R) halt

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-     169            
           Slack:=     831            

Exceptions/Constraints:
  max_delay             1000            alu_conv.sdc_line_16 

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  opcode[2]       -       -      F     (arrival)      1  1.0     0     0       0    (-,-) 
  drc_buf_sp283/Z -       A->Z   F     CLKBUF_X1      1  1.9     8    26      26    (-,-) 
  g254__1474/ZN   -       A4->ZN R     NOR4_X1        1  1.9    44    80     106    (-,-) 
  g251__4296/ZN   -       A1->ZN F     NAND3_X1       1  1.8    17    27     133    (-,-) 
  g250__8780/ZN   -       A->ZN  R     AOI21_X1       1  0.4    15    36     169    (-,-) 
  halt            -       -      R     (port)         -    -     -     0     169    (-,-) 
#-----------------------------------------------------------------------------------------

