# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do DE1_Soc_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:07 on Oct 11,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:21:07 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:07 on Oct 11,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:21:07 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:07 on Oct 11,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 22:21:07 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:07 on Oct 11,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 22:21:07 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:07 on Oct 11,2023
# vlog -reportprogress 300 ./DE1_SoC_50.sv 
# ** Error: (vlog-7) Failed to open design unit file "./DE1_SoC_50.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 22:21:07 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./DE1_Soc_runlab.do line 11
# D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_SoC_50.sv""
do DE1_Soc_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:55 on Oct 11,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:21:55 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:55 on Oct 11,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:21:55 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:55 on Oct 11,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 22:21:55 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:55 on Oct 11,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 22:21:55 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:55 on Oct 11,2023
# vlog -reportprogress 300 ./DE1_SoC_50.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 22:21:55 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:55 on Oct 11,2023
# vlog -reportprogress 300 ./DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 22:21:55 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb 
# Start time: 22:21:55 on Oct 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# ** Error: (vsim-3033) ./DE1_SoC_tb.sv(13): Instantiation of 'DE1_SoC_50' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb File: ./DE1_SoC_tb.sv
#         Searched libraries:
#             D:/Documents/ee_371/lab2/work
# Loading work.task2
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./DE1_Soc_runlab.do PAUSED at line 17
do DE1_Soc_runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:28 on Oct 11,2023
# vlog -reportprogress 300 ./task2.sv 
# -- Compiling module task2
# 
# Top level modules:
# 	task2
# End time: 22:22:28 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:28 on Oct 11,2023
# vlog -reportprogress 300 ./seg7.sv 
# -- Compiling module seg7
# 
# Top level modules:
# 	seg7
# End time: 22:22:28 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:28 on Oct 11,2023
# vlog -reportprogress 300 ./dff_single.sv 
# -- Compiling module dff_single
# 
# Top level modules:
# 	dff_single
# End time: 22:22:28 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:28 on Oct 11,2023
# vlog -reportprogress 300 ./dff_pair.sv 
# -- Compiling module dff_pair
# 
# Top level modules:
# 	dff_pair
# End time: 22:22:28 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:28 on Oct 11,2023
# vlog -reportprogress 300 ./DE1_SoC_50.sv 
# -- Compiling module DE1_SoC_50
# 
# Top level modules:
# 	DE1_SoC_50
# End time: 22:22:28 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:22:28 on Oct 11,2023
# vlog -reportprogress 300 ./DE1_SoC_tb.sv 
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 22:22:28 on Oct 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb 
# Start time: 22:21:55 on Oct 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC_50
# Loading work.dff_pair
# Loading work.dff_single
# Loading work.task2
# Loading work.seg7
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Jason  Hostname: LAPTOP-NVONP9IM  ProcessID: 1484
#           Attempting to use alternate WLF file "./wlftqhqnmt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqhqnmt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC_tb.sv(176)
#    Time: 2550 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC_tb.sv line 176
# End time: 22:22:42 on Oct 11,2023, Elapsed time: 0:00:47
# Errors: 1, Warnings: 2
