{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526558326388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526558326389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 13:58:46 2018 " "Processing started: Thu May 17 13:58:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526558326389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526558326389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator " "Command: quartus_map --read_settings_files=on --write_settings_files=off esl_demonstrator -c esl_demonstrator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526558326389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1526558326856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/quad_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/quad_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec " "Found entity 1: Quad_Dec" {  } { { "Quad_Dec/synthesis/Quad_Dec.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558326963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558326963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558326969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558326969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558326976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558326976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_irq_mapper " "Found entity 1: Quad_Dec_irq_mapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558326982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558326982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0 " "Found entity 1: Quad_Dec_mm_interconnect_0" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558326996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558326996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327001 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_rsp_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_mux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: Quad_Dec_mm_interconnect_0_cmd_xbar_demux" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327054 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_002_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327070 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router_002 " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router_002" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_id_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_id_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327075 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_id_router " "Found entity 2: Quad_Dec_mm_interconnect_0_id_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_001_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327081 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router_001 " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router_001" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Quad_Dec_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Quad_Dec_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at Quad_Dec_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1526558327087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file quad_dec/synthesis/submodules/quad_dec_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_mm_interconnect_0_addr_router_default_decode " "Found entity 1: Quad_Dec_mm_interconnect_0_addr_router_default_decode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327088 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_mm_interconnect_0_addr_router " "Found entity 2: Quad_Dec_mm_interconnect_0_addr_router" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sysid " "Found entity 1: Quad_Dec_sysid" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_sys_clk_timer " "Found entity 1: Quad_Dec_sys_clk_timer" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file quad_dec/synthesis/submodules/quad_dec_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_jtag_uart_sim_scfifo_w " "Found entity 1: Quad_Dec_jtag_uart_sim_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327136 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_jtag_uart_scfifo_w " "Found entity 2: Quad_Dec_jtag_uart_scfifo_w" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327136 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_jtag_uart_sim_scfifo_r " "Found entity 3: Quad_Dec_jtag_uart_sim_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327136 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_jtag_uart_scfifo_r " "Found entity 4: Quad_Dec_jtag_uart_scfifo_r" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327136 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_jtag_uart " "Found entity 5: Quad_Dec_jtag_uart" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_ic_data_module " "Found entity 1: Quad_Dec_cpu_ic_data_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "2 Quad_Dec_cpu_ic_tag_module " "Found entity 2: Quad_Dec_cpu_ic_tag_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "3 Quad_Dec_cpu_register_bank_a_module " "Found entity 3: Quad_Dec_cpu_register_bank_a_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "4 Quad_Dec_cpu_register_bank_b_module " "Found entity 4: Quad_Dec_cpu_register_bank_b_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "5 Quad_Dec_cpu_nios2_oci_debug " "Found entity 5: Quad_Dec_cpu_nios2_oci_debug" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "6 Quad_Dec_cpu_ociram_sp_ram_module " "Found entity 6: Quad_Dec_cpu_ociram_sp_ram_module" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "7 Quad_Dec_cpu_nios2_ocimem " "Found entity 7: Quad_Dec_cpu_nios2_ocimem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "8 Quad_Dec_cpu_nios2_avalon_reg " "Found entity 8: Quad_Dec_cpu_nios2_avalon_reg" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 677 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "9 Quad_Dec_cpu_nios2_oci_break " "Found entity 9: Quad_Dec_cpu_nios2_oci_break" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "10 Quad_Dec_cpu_nios2_oci_xbrk " "Found entity 10: Quad_Dec_cpu_nios2_oci_xbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1063 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "11 Quad_Dec_cpu_nios2_oci_dbrk " "Found entity 11: Quad_Dec_cpu_nios2_oci_dbrk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "12 Quad_Dec_cpu_nios2_oci_itrace " "Found entity 12: Quad_Dec_cpu_nios2_oci_itrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "13 Quad_Dec_cpu_nios2_oci_td_mode " "Found entity 13: Quad_Dec_cpu_nios2_oci_td_mode" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "14 Quad_Dec_cpu_nios2_oci_dtrace " "Found entity 14: Quad_Dec_cpu_nios2_oci_dtrace" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1897 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "15 Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: Quad_Dec_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "16 Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: Quad_Dec_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "17 Quad_Dec_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: Quad_Dec_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "18 Quad_Dec_cpu_nios2_oci_fifo " "Found entity 18: Quad_Dec_cpu_nios2_oci_fifo" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "19 Quad_Dec_cpu_nios2_oci_pib " "Found entity 19: Quad_Dec_cpu_nios2_oci_pib" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "20 Quad_Dec_cpu_nios2_oci_im " "Found entity 20: Quad_Dec_cpu_nios2_oci_im" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "21 Quad_Dec_cpu_nios2_performance_monitors " "Found entity 21: Quad_Dec_cpu_nios2_performance_monitors" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "22 Quad_Dec_cpu_nios2_oci " "Found entity 22: Quad_Dec_cpu_nios2_oci" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""} { "Info" "ISGN_ENTITY_NAME" "23 Quad_Dec_cpu " "Found entity 23: Quad_Dec_cpu" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 3420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_sysclk " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_sysclk" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_tck " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_tck" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_jtag_debug_module_wrapper " "Found entity 1: Quad_Dec_cpu_jtag_debug_module_wrapper" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_oci_test_bench " "Found entity 1: Quad_Dec_cpu_oci_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_cpu_test_bench " "Found entity 1: Quad_Dec_cpu_test_bench" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quad_dec_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quad_dec_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Quad_Dec_onchip_mem " "Found entity 1: Quad_Dec_onchip_mem" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558327820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558327820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad_dec/synthesis/submodules/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator-behavior " "Found design unit 1: esl_demonstrator-behavior" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328306 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator " "Found entity 1: esl_demonstrator" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558328306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quad_dec/synthesis/submodules/quadraturedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file quad_dec/synthesis/submodules/quadraturedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328311 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558328311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/quadraturedecoder/quadraturedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/quadraturedecoder/quadraturedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QuadratureDecoder-behavior " "Found design unit 1: QuadratureDecoder-behavior" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328316 ""} { "Info" "ISGN_ENTITY_NAME" "1 QuadratureDecoder " "Found entity 1: QuadratureDecoder" {  } { { "ip/QuadratureDecoder/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558328316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/quadraturedecoder/esl_demonstrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/quadraturedecoder/esl_demonstrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 esl_demonstrator_entity-behavior " "Found design unit 1: esl_demonstrator_entity-behavior" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328321 ""} { "Info" "ISGN_ENTITY_NAME" "1 esl_demonstrator_entity " "Found entity 1: esl_demonstrator_entity" {  } { { "ip/QuadratureDecoder/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558328321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esl_as4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esl_as4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esl_as4 " "Found entity 1: esl_as4" {  } { { "esl_as4.bdf" "" { Schematic "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558328325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-behavior " "Found design unit 1: PWM-behavior" {  } { { "PWM.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/PWM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328329 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/PWM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558328329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchpwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbenchpwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_pwm-tb " "Found design unit 1: testbench_pwm-tb" {  } { { "testbenchpwm.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/testbenchpwm.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328333 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_pwm " "Found entity 1: testbench_pwm" {  } { { "testbenchpwm.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/testbenchpwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526558328333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526558328333 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1798) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1798): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1798 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558328356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1800) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558328356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(1956) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(1956): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 1956 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558328356 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "Quad_Dec_cpu.v(2780) " "Verilog HDL or VHDL warning at Quad_Dec_cpu.v(2780): conditional expression evaluates to a constant" {  } { { "Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v" 2780 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1526558328361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esl_demonstrator " "Elaborating entity \"esl_demonstrator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526558328441 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "enable esl_demonstrator.vhd(27) " "VHDL Signal Declaration warning at esl_demonstrator.vhd(27): used explicit default value for signal \"enable\" because signal was never assigned a value" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1526558328443 "|esl_demonstrator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QuadratureDecoder QuadratureDecoder:encoder " "Elaborating entity \"QuadratureDecoder\" for hierarchy \"QuadratureDecoder:encoder\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "encoder" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526558328473 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558328474 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "GPIO_0_IN_old QuadratureDecoder.vhd(27) " "VHDL Process Statement warning at QuadratureDecoder.vhd(27): signal \"GPIO_0_IN_old\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558328474 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(29) " "VHDL Process Statement warning at QuadratureDecoder.vhd(29): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter QuadratureDecoder.vhd(30) " "VHDL Process Statement warning at QuadratureDecoder.vhd(30): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter QuadratureDecoder.vhd(24) " "VHDL Process Statement warning at QuadratureDecoder.vhd(24): inferring latch(es) for signal or variable \"counter\", which holds its previous value in one or more paths through the process" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[0\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[0\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[1\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[1\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[2\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[2\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[3\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[3\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[4\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[4\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[5\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[5\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328475 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[6\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[6\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[7\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[7\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[8\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[8\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[9\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[9\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[10\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[10\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[11\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[11\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[12\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[12\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[13\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[13\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[14\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[14\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328476 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[15\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[15\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[16\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[16\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[17\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[17\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[18\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[18\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[19\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[19\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[20\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[20\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[21\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[21\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[22\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[22\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[23\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[23\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[24\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[24\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[25\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[25\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328477 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[26\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[26\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328478 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[27\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[27\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328478 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[28\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[28\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328478 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[29\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[29\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328478 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[30\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[30\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328478 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter\[31\] QuadratureDecoder.vhd(24) " "Inferred latch for \"counter\[31\]\" at QuadratureDecoder.vhd(24)" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526558328478 "|esl_demonstrator|QuadratureDecoder:encoder"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[31\] mem\[31\]~direct " "Net \"mem\[31\]\", which fans out to \"mem\[31\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[31\] " "Net is fed by \"mem\[31\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[31\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328857 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[31\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[31\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[31\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328857 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[31\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[31\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[31\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328857 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[31\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[31\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328857 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[30\] mem\[30\]~direct " "Net \"mem\[30\]\", which fans out to \"mem\[30\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[30\] " "Net is fed by \"mem\[30\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[30\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328857 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[30\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[30\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[30\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328857 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[30\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[30\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[30\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328857 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[30\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[30\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328857 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[29\] mem\[29\]~direct " "Net \"mem\[29\]\", which fans out to \"mem\[29\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[29\] " "Net is fed by \"mem\[29\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[29\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[29\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[29\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[29\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[29\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[29\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[29\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[29\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[29\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328858 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[28\] mem\[28\]~direct " "Net \"mem\[28\]\", which fans out to \"mem\[28\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[28\] " "Net is fed by \"mem\[28\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[28\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[28\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[28\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[28\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[28\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[28\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[28\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[28\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[28\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328858 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[27\] mem\[27\]~direct " "Net \"mem\[27\]\", which fans out to \"mem\[27\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[27\] " "Net is fed by \"mem\[27\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[27\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[27\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[27\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[27\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[27\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[27\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[27\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328858 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[27\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[27\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328858 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[26\] mem\[26\]~direct " "Net \"mem\[26\]\", which fans out to \"mem\[26\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[26\] " "Net is fed by \"mem\[26\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[26\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[26\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[26\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[26\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[26\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[26\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[26\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[26\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[26\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328859 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[25\] mem\[25\]~direct " "Net \"mem\[25\]\", which fans out to \"mem\[25\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[25\] " "Net is fed by \"mem\[25\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[25\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[25\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[25\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[25\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[25\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[25\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[25\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[25\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[25\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328859 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[24\] mem\[24\]~direct " "Net \"mem\[24\]\", which fans out to \"mem\[24\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[24\] " "Net is fed by \"mem\[24\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[24\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[24\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[24\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[24\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[24\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[24\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[24\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[24\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[24\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328859 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[23\] mem\[23\]~direct " "Net \"mem\[23\]\", which fans out to \"mem\[23\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[23\] " "Net is fed by \"mem\[23\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[23\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[23\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[23\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[23\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[23\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[23\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[23\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328859 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[23\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[23\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328859 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[22\] mem\[22\]~direct " "Net \"mem\[22\]\", which fans out to \"mem\[22\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[22\] " "Net is fed by \"mem\[22\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[22\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[22\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[22\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[22\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[22\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[22\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[22\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[22\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[22\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328860 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[21\] mem\[21\]~direct " "Net \"mem\[21\]\", which fans out to \"mem\[21\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[21\] " "Net is fed by \"mem\[21\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[21\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[21\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[21\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[21\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[21\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[21\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[21\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[21\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[21\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328860 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[20\] mem\[20\]~direct " "Net \"mem\[20\]\", which fans out to \"mem\[20\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[20\] " "Net is fed by \"mem\[20\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[20\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[20\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[20\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[20\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[20\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[20\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[20\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[20\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[20\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328860 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[19\] mem\[19\]~direct " "Net \"mem\[19\]\", which fans out to \"mem\[19\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[19\] " "Net is fed by \"mem\[19\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[19\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[19\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[19\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[19\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[19\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[19\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[19\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328860 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[19\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[19\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328860 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[18\] mem\[18\]~direct " "Net \"mem\[18\]\", which fans out to \"mem\[18\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[18\] " "Net is fed by \"mem\[18\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[18\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[18\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[18\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[18\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[18\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[18\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[18\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[18\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[18\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328861 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[17\] mem\[17\]~direct " "Net \"mem\[17\]\", which fans out to \"mem\[17\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[17\] " "Net is fed by \"mem\[17\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[17\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[17\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[17\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[17\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[17\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[17\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[17\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[17\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[17\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328861 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[16\] mem\[16\]~direct " "Net \"mem\[16\]\", which fans out to \"mem\[16\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[16\] " "Net is fed by \"mem\[16\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[16\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[16\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[16\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[16\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[16\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[16\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[16\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328861 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[16\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[16\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328861 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[15\] mem\[15\]~direct " "Net \"mem\[15\]\", which fans out to \"mem\[15\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[15\] " "Net is fed by \"mem\[15\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[15\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[15\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[15\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[15\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[15\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[15\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[15\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[15\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[15\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328862 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[14\] mem\[14\]~direct " "Net \"mem\[14\]\", which fans out to \"mem\[14\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[14\] " "Net is fed by \"mem\[14\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[14\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[14\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[14\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[14\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[14\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[14\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[14\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[14\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[14\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328862 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[13\] mem\[13\]~direct " "Net \"mem\[13\]\", which fans out to \"mem\[13\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[13\] " "Net is fed by \"mem\[13\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[13\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[13\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[13\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[13\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[13\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[13\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[13\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[13\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[13\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328862 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[12\] mem\[12\]~direct " "Net \"mem\[12\]\", which fans out to \"mem\[12\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[12\] " "Net is fed by \"mem\[12\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[12\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[12\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[12\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[12\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[12\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[12\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[12\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328862 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[12\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[12\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328862 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[11\] mem\[11\]~direct " "Net \"mem\[11\]\", which fans out to \"mem\[11\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[11\] " "Net is fed by \"mem\[11\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[11\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[11\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[11\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[11\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[11\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[11\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[11\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[11\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[11\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328863 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[10\] mem\[10\]~direct " "Net \"mem\[10\]\", which fans out to \"mem\[10\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[10\] " "Net is fed by \"mem\[10\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[10\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[10\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[10\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[10\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[10\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[10\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[10\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[10\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[10\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328863 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[9\] mem\[9\]~direct " "Net \"mem\[9\]\", which fans out to \"mem\[9\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[9\] " "Net is fed by \"mem\[9\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[9\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[9\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[9\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[9\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[9\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[9\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[9\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[9\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[9\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328863 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[8\] mem\[8\]~direct " "Net \"mem\[8\]\", which fans out to \"mem\[8\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[8\] " "Net is fed by \"mem\[8\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[8\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[8\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[8\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[8\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[8\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[8\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[8\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328863 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[8\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[8\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328863 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[7\] mem\[7\]~direct " "Net \"mem\[7\]\", which fans out to \"mem\[7\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[7\] " "Net is fed by \"mem\[7\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[7\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[7\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[7\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[7\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[7\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[7\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[7\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328864 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[7\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[7\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[6\] mem\[6\]~direct " "Net \"mem\[6\]\", which fans out to \"mem\[6\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[6\] " "Net is fed by \"mem\[6\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[6\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[6\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[6\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[6\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328864 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[6\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[6\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[6\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328864 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[6\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[6\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328864 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[5\] mem\[5\]~direct " "Net \"mem\[5\]\", which fans out to \"mem\[5\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[5\] " "Net is fed by \"mem\[5\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[5\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[5\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[5\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[5\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[5\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[5\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[5\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[5\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[5\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328865 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[4\] mem\[4\]~direct " "Net \"mem\[4\]\", which fans out to \"mem\[4\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[4\] " "Net is fed by \"mem\[4\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[4\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[4\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[4\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[4\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[4\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[4\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[4\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[4\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[4\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328865 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[3\] mem\[3\]~direct " "Net \"mem\[3\]\", which fans out to \"mem\[3\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[3\] " "Net is fed by \"mem\[3\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[3\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[3\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[3\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[3\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[3\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[3\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[3\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[3\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[3\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328865 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[2\] mem\[2\]~direct " "Net \"mem\[2\]\", which fans out to \"mem\[2\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[2\] " "Net is fed by \"mem\[2\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[2\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[2\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[2\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[2\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[2\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[2\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[2\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328865 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[2\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[2\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328865 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[1\] mem\[1\]~direct " "Net \"mem\[1\]\", which fans out to \"mem\[1\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[1\] " "Net is fed by \"mem\[1\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[1\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328866 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[1\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[1\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[1\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328866 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[1\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[1\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[1\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328866 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[1\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[1\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328866 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mem\[0\] mem\[0\]~direct " "Net \"mem\[0\]\", which fans out to \"mem\[0\]~direct\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mem\[0\] " "Net is fed by \"mem\[0\]\"" {  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[0\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328866 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[0\] " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[0\]\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[0\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328866 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "QuadratureDecoder:encoder\|GPIO_0\[0\]~reg0 " "Net is fed by \"QuadratureDecoder:encoder\|GPIO_0\[0\]~reg0\"" {  } { { "Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" "GPIO_0\[0\]~reg0" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd" 40 0 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526558328866 ""}  } { { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[0\]" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 51 -1 0 } } { "Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" "mem\[0\]~direct" { Text "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd" 52 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1526558328866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg " "Generated suppressed messages file C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/output_files/esl_demonstrator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1526558329007 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 128 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 128 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526558329147 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 17 13:58:49 2018 " "Processing ended: Thu May 17 13:58:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526558329147 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526558329147 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526558329147 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526558329147 ""}
