# ** Warning: (vsim-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# vsim -L altera_mf_ver test_ram_memory 
# Start time: 16:59:45 on Mar 25,2017
# Loading work.test_ram_memory
# Loading work.ram_memory
# Loading work.fifo
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# ** Warning: (vsim-3017) ram_memory.v(39): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_ram_memory/ram_memory/ram_row_last_1 File: fifo.v
# ** Warning: (vsim-3722) ram_memory.v(39): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ram_memory.v(39): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_ram_memory/ram_memory/ram_row_last_1/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ram_memory.v(54): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_ram_memory/ram_memory/ram_row_last_2 File: fifo.v
# ** Warning: (vsim-3722) ram_memory.v(54): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ram_memory.v(54): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_ram_memory/ram_memory/ram_row_last_2/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) ram_memory.v(69): [TFMPC] - Too few port connections. Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /test_ram_memory/ram_memory/ram_row_last_3 File: fifo.v
# ** Warning: (vsim-3722) ram_memory.v(69): [TFMPC] - Missing connection for port 'empty'.
# ** Warning: (vsim-3722) ram_memory.v(69): [TFMPC] - Missing connection for port 'full'.
# ** Warning: (vsim-3017) fifo.v(73): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /test_ram_memory/ram_memory/ram_row_last_3/scfifo_component File: /build/swbuild/SJ/nightly/16.1/196/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) fifo.v(73): [TFMPC] - Missing connection for port 'eccstatus'.
add wave -position end  sim:/test_ram_memory/ram_memory/ram_integral
run - next
# Expected option after '-'
# ** Error: (vsim-4005) Invalid argument '-'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run - next
# Expected option after '-'
# ** Error: (vsim-4005) Invalid argument '-'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run - next
# Expected option after '-'
# ** Error: (vsim-4005) Invalid argument '-'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run - next
# Expected option after '-'
# ** Error: (vsim-4005) Invalid argument '-'.
# Usage: run [<timesteps> [<time_units>]] | -all | -continue | -next | -step | -over | -out | -init | -final
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
# ** Warning: (vish-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vish-14) Failed to open "C:\intelFPGA_lite\16.1\modelsim_ase\win32aloem" specified by the MODELSIM environment variable.
# No such file or directory. (errno = ENOENT)
# End time: 17:09:29 on Mar 25,2017, Elapsed time: 0:09:44
# Errors: 4, Warnings: 15
