Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:15:21 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.432ns (66.419%)  route 0.724ns (33.581%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.156    matmultinst/Cx_reg[15]_i_1/O[7]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.156    matmultinst/Cx0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cx_reg[15]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.156    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 1.423ns (66.279%)  route 0.724ns (33.721%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.147    matmultinst/Cx_reg[15]_i_1/O[5]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.147    matmultinst/Cx0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.062     2.027    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 1.388ns (65.720%)  route 0.724ns (34.280%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     2.112    matmultinst/Cx_reg[15]_i_1/O[3]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.112    matmultinst/Cx0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.060     2.025    matmultinst/Cx_reg[11]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 1.392ns (65.785%)  route 0.724ns (34.215%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     2.116    matmultinst/Cx_reg[15]_i_1/O[4]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.116    matmultinst/Cx0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.064     2.029    matmultinst/Cx_reg[12]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                          -2.116    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.086ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 1.389ns (65.736%)  route 0.724ns (34.264%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     2.113    matmultinst/Cx_reg[15]_i_1/O[6]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.113    matmultinst/Cx0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.062     2.027    matmultinst/Cx_reg[14]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -2.113    
  -------------------------------------------------------------------
                         slack                                 -0.086    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.384ns (65.655%)  route 0.724ns (34.345%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     2.108    matmultinst/Cx_reg[15]_i_1/O[1]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.108    matmultinst/Cx0[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cx_reg[9]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 1.433ns (68.336%)  route 0.664ns (31.664%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.097    matmultinst/Cz_reg[15]_i_1/O[7]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.097    matmultinst/Cz0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cz_reg[15]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 1.433ns (68.597%)  route 0.656ns (31.403%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.089    matmultinst/Cy_reg[15]_i_1/O[7]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.089    matmultinst/Cy0[15]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cy_reg[15]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.089    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.061ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 1.424ns (68.199%)  route 0.664ns (31.801%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.088    matmultinst/Cz_reg[15]_i_1/O[5]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.088    matmultinst/Cz0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.062     2.027    matmultinst/Cz_reg[13]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -2.088    
  -------------------------------------------------------------------
                         slack                                 -0.061    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.424ns (68.462%)  route 0.656ns (31.538%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.080    matmultinst/Cy_reg[15]_i_1/O[5]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.080    matmultinst/Cy0[13]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.062     2.027    matmultinst/Cy_reg[13]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -2.080    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 1.355ns (65.176%)  route 0.724ns (34.824%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     2.079    matmultinst/Cx_reg[15]_i_1/O[0]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.079    matmultinst/Cx0[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.064     2.029    matmultinst/Cx_reg[8]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.346ns (65.024%)  route 0.724ns (34.976%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.974    matmultinst/Cx_reg[7]_i_1/CO[7]
    SLICE_X61Y133        net (fo=1, unset)            0.000     1.974    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     2.070    matmultinst/Cx_reg[15]_i_1/O[2]
    SLICE_X61Y133        net (fo=1, routed)           0.000     2.070    matmultinst/Cx0[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cx_reg[10]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 1.389ns (67.657%)  route 0.664ns (32.343%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     2.053    matmultinst/Cz_reg[15]_i_1/O[3]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.053    matmultinst/Cz0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.060     2.025    matmultinst/Cz_reg[11]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 1.393ns (67.720%)  route 0.664ns (32.280%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     2.057    matmultinst/Cz_reg[15]_i_1/O[4]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.057    matmultinst/Cz0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.064     2.029    matmultinst/Cz_reg[12]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (VIOLATED) :        -0.027ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 1.390ns (67.673%)  route 0.664ns (32.327%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     2.054    matmultinst/Cz_reg[15]_i_1/O[6]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.054    matmultinst/Cz0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.062     2.027    matmultinst/Cz_reg[14]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                 -0.027    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 1.385ns (67.594%)  route 0.664ns (32.406%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     2.049    matmultinst/Cz_reg[15]_i_1/O[1]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.049    matmultinst/Cz0[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cz_reg[9]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 1.389ns (67.922%)  route 0.656ns (32.078%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     2.045    matmultinst/Cy_reg[15]_i_1/O[3]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.045    matmultinst/Cy0[11]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.060     2.025    matmultinst/Cy_reg[11]
  -------------------------------------------------------------------
                         required time                          2.025    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.049ns  (logic 1.393ns (67.984%)  route 0.656ns (32.016%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     2.049    matmultinst/Cy_reg[15]_i_1/O[4]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.049    matmultinst/Cy0[12]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.065     2.030    matmultinst/Cy_reg[12]
  -------------------------------------------------------------------
                         required time                          2.030    
                         arrival time                          -2.049    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 1.390ns (67.937%)  route 0.656ns (32.063%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     2.046    matmultinst/Cy_reg[15]_i_1/O[6]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.046    matmultinst/Cy0[14]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.063     2.028    matmultinst/Cy_reg[14]
  -------------------------------------------------------------------
                         required time                          2.028    
                         arrival time                          -2.046    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.385ns (67.859%)  route 0.656ns (32.141%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     2.041    matmultinst/Cy_reg[15]_i_1/O[1]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.041    matmultinst/Cy0[9]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cy_reg[9]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 1.356ns (67.129%)  route 0.664ns (32.871%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     2.020    matmultinst/Cz_reg[15]_i_1/O[0]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.020    matmultinst/Cz0[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.064     2.029    matmultinst/Cz_reg[8]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 1.347ns (66.982%)  route 0.664ns (33.018%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y53        net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.320    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y53        net (fo=1, routed)           0.000     0.836    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X59Y127        net (fo=3, unset)            0.439     1.338    matmultinst/p_1_in[1]
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.373    matmultinst/Cz[7]_i_7/O
    SLICE_X58Y128        net (fo=1, unset)            0.225     1.598    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.915    matmultinst/Cz_reg[7]_i_1/CO[7]
    SLICE_X58Y129        net (fo=1, unset)            0.000     1.915    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     2.011    matmultinst/Cz_reg[15]_i_1/O[2]
    SLICE_X58Y129        net (fo=1, routed)           0.000     2.011    matmultinst/Cz0[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X58Y129        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cz_reg[10]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.011    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 1.356ns (67.396%)  route 0.656ns (32.604%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     2.012    matmultinst/Cy_reg[15]_i_1/O[0]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.012    matmultinst/Cy0[8]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.064     2.029    matmultinst/Cy_reg[8]
  -------------------------------------------------------------------
                         required time                          2.029    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 1.347ns (67.249%)  route 0.656ns (32.751%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X9Y52        net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.320    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X9Y52        net (fo=1, routed)           0.000     0.836    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X54Y131        net (fo=3, unset)            0.457     1.356    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.035     1.391    matmultinst/Cy[7]_i_7/O
    SLICE_X54Y132        net (fo=1, unset)            0.199     1.590    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.907    matmultinst/Cy_reg[7]_i_1/CO[7]
    SLICE_X54Y133        net (fo=1, unset)            0.000     1.907    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.096     2.003    matmultinst/Cy_reg[15]_i_1/O[2]
    SLICE_X54Y133        net (fo=1, routed)           0.000     2.003    matmultinst/Cy0[10]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X54Y133        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cy_reg[10]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.926ns  (logic 1.202ns (62.409%)  route 0.724ns (37.591%))
  Logic Levels:           4  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.269     1.926    matmultinst/Cx_reg[7]_i_1/O[7]
    SLICE_X61Y132        net (fo=1, routed)           0.000     1.926    matmultinst/Cx0[7]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y132        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y132        FDRE (Setup_FDRE_C_D)        0.059     2.024    matmultinst/Cx_reg[7]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 1.193ns (62.233%)  route 0.724ns (37.767%))
  Logic Levels:           4  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.260     1.917    matmultinst/Cx_reg[7]_i_1/O[5]
    SLICE_X61Y132        net (fo=1, routed)           0.000     1.917    matmultinst/Cx0[5]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y132        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y132        FDRE (Setup_FDRE_C_D)        0.062     2.027    matmultinst/Cx_reg[5]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -1.917    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 resultwriteinst/linearmapinst/vl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.913ns  (logic 0.819ns (42.812%)  route 1.094ns (57.188%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    SLICE_X52Y154        net (fo=1194, unset)         0.000     0.000    resultwriteinst/linearmapinst/tm3_clk_v0
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_FDRE_C_Q)         0.157     0.157    resultwriteinst/linearmapinst/vl_reg[2]/Q
    SLICE_X51Y144        net (fo=4, unset)            0.547     0.704    resultwriteinst/linearmapinst/vl[2]
    SLICE_X51Y144        LUT5 (Prop_LUT5_I0_O)        0.035     0.739    resultwriteinst/linearmapinst/addr[7]_i_17/O
    SLICE_X50Y144        net (fo=4, unset)            0.176     0.915    resultwriteinst/linearmapinst/n_0_addr[7]_i_17
    SLICE_X50Y144        LUT4 (Prop_LUT4_I0_O)        0.057     0.972    resultwriteinst/linearmapinst/addr[7]_i_6/O
    SLICE_X50Y144        net (fo=2, unset)            0.371     1.343    resultwriteinst/linearmapinst/n_0_addr[7]_i_6
    SLICE_X50Y144        LUT5 (Prop_LUT5_I4_O)        0.084     1.427    resultwriteinst/linearmapinst/addr[7]_i_13/O
    SLICE_X50Y144        net (fo=1, routed)           0.000     1.427    resultwriteinst/linearmapinst/n_0_addr[7]_i_13
    SLICE_X50Y144        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.731    resultwriteinst/linearmapinst/addr_reg[7]_i_1/CO[7]
    SLICE_X50Y145        net (fo=1, unset)            0.000     1.731    resultwriteinst/linearmapinst/n_0_addr_reg[7]_i_1
    SLICE_X50Y145        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     1.913    resultwriteinst/linearmapinst/addr_reg[15]_i_1/O[7]
    SLICE_X50Y145        net (fo=1, routed)           0.000     1.913    resultwriteinst/linearmapinst/n_8_addr_reg[15]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X50Y145        net (fo=1194, unset)         0.000     2.000    resultwriteinst/linearmapinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X50Y145        FDRE (Setup_FDRE_C_D)        0.059     2.024    resultwriteinst/linearmapinst/addr_reg[15]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -1.913    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 resultwriteinst/linearmapinst/vl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.814ns (42.663%)  route 1.094ns (57.338%))
  Logic Levels:           6  (CARRY8=3 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    SLICE_X52Y154        net (fo=1194, unset)         0.000     0.000    resultwriteinst/linearmapinst/tm3_clk_v0
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_FDRE_C_Q)         0.157     0.157    resultwriteinst/linearmapinst/vl_reg[2]/Q
    SLICE_X51Y144        net (fo=4, unset)            0.547     0.704    resultwriteinst/linearmapinst/vl[2]
    SLICE_X51Y144        LUT5 (Prop_LUT5_I0_O)        0.035     0.739    resultwriteinst/linearmapinst/addr[7]_i_17/O
    SLICE_X50Y144        net (fo=4, unset)            0.176     0.915    resultwriteinst/linearmapinst/n_0_addr[7]_i_17
    SLICE_X50Y144        LUT4 (Prop_LUT4_I0_O)        0.057     0.972    resultwriteinst/linearmapinst/addr[7]_i_6/O
    SLICE_X50Y144        net (fo=2, unset)            0.371     1.343    resultwriteinst/linearmapinst/n_0_addr[7]_i_6
    SLICE_X50Y144        LUT5 (Prop_LUT5_I4_O)        0.084     1.427    resultwriteinst/linearmapinst/addr[7]_i_13/O
    SLICE_X50Y144        net (fo=1, routed)           0.000     1.427    resultwriteinst/linearmapinst/n_0_addr[7]_i_13
    SLICE_X50Y144        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.731    resultwriteinst/linearmapinst/addr_reg[7]_i_1/CO[7]
    SLICE_X50Y145        net (fo=1, unset)            0.000     1.731    resultwriteinst/linearmapinst/n_0_addr_reg[7]_i_1
    SLICE_X50Y145        CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     1.774    resultwriteinst/linearmapinst/addr_reg[15]_i_1/CO[7]
    SLICE_X50Y146        net (fo=1, unset)            0.000     1.774    resultwriteinst/linearmapinst/n_0_addr_reg[15]_i_1
    SLICE_X50Y146        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     1.908    resultwriteinst/linearmapinst/addr_reg[17]_i_1/O[1]
    SLICE_X50Y146        net (fo=1, routed)           0.000     1.908    resultwriteinst/linearmapinst/n_14_addr_reg[17]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X50Y146        net (fo=1194, unset)         0.000     2.000    resultwriteinst/linearmapinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X50Y146        FDRE (Setup_FDRE_C_D)        0.059     2.024    resultwriteinst/linearmapinst/addr_reg[17]
  -------------------------------------------------------------------
                         required time                          2.024    
                         arrival time                          -1.908    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 resultwriteinst/linearmapinst/vl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            resultwriteinst/linearmapinst/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.810ns (42.542%)  route 1.094ns (57.458%))
  Logic Levels:           5  (CARRY8=2 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    SLICE_X52Y154        net (fo=1194, unset)         0.000     0.000    resultwriteinst/linearmapinst/tm3_clk_v0
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y154        FDRE (Prop_FDRE_C_Q)         0.157     0.157    resultwriteinst/linearmapinst/vl_reg[2]/Q
    SLICE_X51Y144        net (fo=4, unset)            0.547     0.704    resultwriteinst/linearmapinst/vl[2]
    SLICE_X51Y144        LUT5 (Prop_LUT5_I0_O)        0.035     0.739    resultwriteinst/linearmapinst/addr[7]_i_17/O
    SLICE_X50Y144        net (fo=4, unset)            0.176     0.915    resultwriteinst/linearmapinst/n_0_addr[7]_i_17
    SLICE_X50Y144        LUT4 (Prop_LUT4_I0_O)        0.057     0.972    resultwriteinst/linearmapinst/addr[7]_i_6/O
    SLICE_X50Y144        net (fo=2, unset)            0.371     1.343    resultwriteinst/linearmapinst/n_0_addr[7]_i_6
    SLICE_X50Y144        LUT5 (Prop_LUT5_I4_O)        0.084     1.427    resultwriteinst/linearmapinst/addr[7]_i_13/O
    SLICE_X50Y144        net (fo=1, routed)           0.000     1.427    resultwriteinst/linearmapinst/n_0_addr[7]_i_13
    SLICE_X50Y144        CARRY8 (Prop_CARRY8_S[3]_CO[7])
                                                      0.304     1.731    resultwriteinst/linearmapinst/addr_reg[7]_i_1/CO[7]
    SLICE_X50Y145        net (fo=1, unset)            0.000     1.731    resultwriteinst/linearmapinst/n_0_addr_reg[7]_i_1
    SLICE_X50Y145        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     1.904    resultwriteinst/linearmapinst/addr_reg[15]_i_1/O[5]
    SLICE_X50Y145        net (fo=1, routed)           0.000     1.904    resultwriteinst/linearmapinst/n_10_addr_reg[15]_i_1
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X50Y145        net (fo=1194, unset)         0.000     2.000    resultwriteinst/linearmapinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X50Y145        FDRE (Setup_FDRE_C_D)        0.062     2.027    resultwriteinst/linearmapinst/addr_reg[13]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -1.904    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 1.163ns (61.632%)  route 0.724ns (38.368%))
  Logic Levels:           4  (CARRY8=1 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
                                                      0.000     0.000    tm3_clk_v0
    DSP48E2_X10Y54       net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.320     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.320    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
    DSP48E2_X10Y54       net (fo=1, routed)           0.000     0.836    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.899    matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
    SLICE_X60Y132        net (fo=3, unset)            0.418     1.317    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.351    matmultinst/Cx[7]_i_7/O
    SLICE_X61Y132        net (fo=1, unset)            0.306     1.657    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_O[6])
                                                      0.230     1.887    matmultinst/Cx_reg[7]_i_1/O[6]
    SLICE_X61Y132        net (fo=1, routed)           0.000     1.887    matmultinst/Cx0[6]
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
                                                      0.000     2.000    tm3_clk_v0
    SLICE_X61Y132        net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y132        FDRE (Setup_FDRE_C_D)        0.062     2.027    matmultinst/Cx_reg[6]
  -------------------------------------------------------------------
                         required time                          2.027    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  0.140    




