
../compcert-repos/prog2/8:     file format elf32-littlearm


Disassembly of section .init:

00010bb8 <.init>:
   10bb8:	push	{r3, lr}
   10bbc:	bl	10c80 <_start@@Base+0x3c>
   10bc0:	pop	{r3, pc}

Disassembly of section .plt:

00010bc4 <calloc@plt-0x14>:
   10bc4:	push	{lr}		; (str lr, [sp, #-4]!)
   10bc8:	ldr	lr, [pc, #4]	; 10bd4 <calloc@plt-0x4>
   10bcc:	add	lr, pc, lr
   10bd0:	ldr	pc, [lr, #8]!
   10bd4:	andeq	r3, r1, ip, lsr #8

00010bd8 <calloc@plt>:
   10bd8:	add	ip, pc, #0, 12
   10bdc:	add	ip, ip, #77824	; 0x13000
   10be0:	ldr	pc, [ip, #1068]!	; 0x42c

00010be4 <printf@plt>:
   10be4:	add	ip, pc, #0, 12
   10be8:	add	ip, ip, #77824	; 0x13000
   10bec:	ldr	pc, [ip, #1060]!	; 0x424

00010bf0 <free@plt>:
   10bf0:	add	ip, pc, #0, 12
   10bf4:	add	ip, ip, #77824	; 0x13000
   10bf8:	ldr	pc, [ip, #1052]!	; 0x41c

00010bfc <realloc@plt>:
   10bfc:	add	ip, pc, #0, 12
   10c00:	add	ip, ip, #77824	; 0x13000
   10c04:	ldr	pc, [ip, #1044]!	; 0x414

00010c08 <malloc@plt>:
   10c08:	add	ip, pc, #0, 12
   10c0c:	add	ip, ip, #77824	; 0x13000
   10c10:	ldr	pc, [ip, #1036]!	; 0x40c

00010c14 <__libc_start_main@plt>:
   10c14:	add	ip, pc, #0, 12
   10c18:	add	ip, ip, #77824	; 0x13000
   10c1c:	ldr	pc, [ip, #1028]!	; 0x404

00010c20 <__gmon_start__@plt>:
   10c20:	add	ip, pc, #0, 12
   10c24:	add	ip, ip, #77824	; 0x13000
   10c28:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c2c <setvbuf@plt>:
   10c2c:	add	ip, pc, #0, 12
   10c30:	add	ip, ip, #77824	; 0x13000
   10c34:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c38 <abort@plt>:
   10c38:	add	ip, pc, #0, 12
   10c3c:	add	ip, ip, #77824	; 0x13000
   10c40:	ldr	pc, [ip, #1004]!	; 0x3ec

Disassembly of section .text:

00010c44 <_start@@Base>:
   10c44:	mov	fp, #0
   10c48:	mov	lr, #0
   10c4c:	pop	{r1}		; (ldr r1, [sp], #4)
   10c50:	mov	r2, sp
   10c54:	push	{r2}		; (str r2, [sp, #-4]!)
   10c58:	push	{r0}		; (str r0, [sp, #-4]!)
   10c5c:	ldr	ip, [pc, #16]	; 10c74 <_start@@Base+0x30>
   10c60:	push	{ip}		; (str ip, [sp, #-4]!)
   10c64:	ldr	r0, [pc, #12]	; 10c78 <_start@@Base+0x34>
   10c68:	ldr	r3, [pc, #12]	; 10c7c <_start@@Base+0x38>
   10c6c:	bl	10c14 <__libc_start_main@plt>
   10c70:	bl	10c38 <abort@plt>
   10c74:	andeq	r3, r1, ip, asr r0
   10c78:	andeq	r2, r1, r0, lsr #32
   10c7c:	strdeq	r2, [r1], -ip
   10c80:	ldr	r3, [pc, #20]	; 10c9c <_start@@Base+0x58>
   10c84:	ldr	r2, [pc, #20]	; 10ca0 <_start@@Base+0x5c>
   10c88:	add	r3, pc, r3
   10c8c:	ldr	r2, [r3, r2]
   10c90:	cmp	r2, #0
   10c94:	bxeq	lr
   10c98:	b	10c20 <__gmon_start__@plt>
   10c9c:	andeq	r3, r1, r0, ror r3
   10ca0:	andeq	r0, r0, r0, lsr r0
   10ca4:	ldr	r0, [pc, #24]	; 10cc4 <_start@@Base+0x80>
   10ca8:	ldr	r3, [pc, #24]	; 10cc8 <_start@@Base+0x84>
   10cac:	cmp	r3, r0
   10cb0:	bxeq	lr
   10cb4:	ldr	r3, [pc, #16]	; 10ccc <_start@@Base+0x88>
   10cb8:	cmp	r3, #0
   10cbc:	bxeq	lr
   10cc0:	bx	r3
   10cc4:	andeq	r4, r2, ip, lsr r0
   10cc8:	andeq	r4, r2, ip, lsr r0
   10ccc:	andeq	r0, r0, r0
   10cd0:	ldr	r0, [pc, #36]	; 10cfc <_start@@Base+0xb8>
   10cd4:	ldr	r1, [pc, #36]	; 10d00 <_start@@Base+0xbc>
   10cd8:	sub	r1, r1, r0
   10cdc:	asr	r1, r1, #2
   10ce0:	add	r1, r1, r1, lsr #31
   10ce4:	asrs	r1, r1, #1
   10ce8:	bxeq	lr
   10cec:	ldr	r3, [pc, #16]	; 10d04 <_start@@Base+0xc0>
   10cf0:	cmp	r3, #0
   10cf4:	bxeq	lr
   10cf8:	bx	r3
   10cfc:	andeq	r4, r2, ip, lsr r0
   10d00:	andeq	r4, r2, ip, lsr r0
   10d04:	andeq	r0, r0, r0
   10d08:	push	{r4, lr}
   10d0c:	ldr	r4, [pc, #24]	; 10d2c <_start@@Base+0xe8>
   10d10:	ldrb	r3, [r4]
   10d14:	cmp	r3, #0
   10d18:	popne	{r4, pc}
   10d1c:	bl	10ca4 <_start@@Base+0x60>
   10d20:	mov	r3, #1
   10d24:	strb	r3, [r4]
   10d28:	pop	{r4, pc}
   10d2c:	andeq	r4, r2, r8, asr #32
   10d30:	b	10cd0 <_start@@Base+0x8c>

00010d34 <_g@@Base>:
   10d34:	sub	sp, sp, #8
   10d38:	push	{fp, lr}
   10d3c:	mov	fp, sp
   10d40:	sub	sp, sp, #40	; 0x28
   10d44:	str	r3, [fp, #12]
   10d48:	str	r2, [fp, #8]
   10d4c:	str	r0, [fp, #-4]
   10d50:	str	r1, [fp, #-8]
   10d54:	movw	r0, #8
   10d58:	bl	10c08 <malloc@plt>
   10d5c:	str	r0, [fp, #-16]
   10d60:	sub	r0, fp, #12
   10d64:	add	r1, fp, #8
   10d68:	str	r1, [r0]
   10d6c:	ldr	r0, [fp, #-4]
   10d70:	movw	r1, #8
   10d74:	bl	10bd8 <calloc@plt>
   10d78:	ldr	r1, [fp, #-16]
   10d7c:	str	r0, [r1, #4]
   10d80:	movw	r0, #0
   10d84:	str	r0, [sp, #20]
   10d88:	ldr	r0, [sp, #20]
   10d8c:	ldr	r1, [fp, #-8]
   10d90:	cmp	r0, r1
   10d94:	bge	10e3c <_g@@Base+0x108>
   10d98:	ldr	r0, [fp, #-12]
   10d9c:	add	r1, r0, #4
   10da0:	str	r1, [fp, #-12]
   10da4:	ldr	r0, [r0]
   10da8:	str	r0, [sp, #16]
   10dac:	ldr	r0, [fp, #-12]
   10db0:	add	r1, r0, #4
   10db4:	str	r1, [fp, #-12]
   10db8:	ldr	r0, [r0]
   10dbc:	str	r0, [sp, #12]
   10dc0:	mov	r0, #1
   10dc4:	mov	r1, #8
   10dc8:	bl	10bd8 <calloc@plt>
   10dcc:	str	r0, [sp, #8]
   10dd0:	ldr	r0, [sp, #12]
   10dd4:	ldr	r1, [sp, #8]
   10dd8:	str	r0, [r1]
   10ddc:	ldr	r0, [fp, #-16]
   10de0:	ldr	r0, [r0, #4]
   10de4:	ldr	r1, [sp, #16]
   10de8:	add	r0, r0, r1, lsl #3
   10dec:	ldr	r0, [r0, #4]
   10df0:	ldr	r1, [sp, #8]
   10df4:	str	r0, [r1, #4]
   10df8:	ldr	r0, [sp, #8]
   10dfc:	ldr	r1, [fp, #-16]
   10e00:	ldr	r1, [r1, #4]
   10e04:	ldr	lr, [sp, #16]
   10e08:	add	r1, r1, lr, lsl #3
   10e0c:	str	r0, [r1, #4]
   10e10:	ldr	r0, [fp, #-16]
   10e14:	ldr	r0, [r0, #4]
   10e18:	ldr	r1, [sp, #16]
   10e1c:	add	r0, r0, r1, lsl #3
   10e20:	ldr	r1, [r0]
   10e24:	add	r1, r1, #1
   10e28:	str	r1, [r0]
   10e2c:	ldr	r0, [sp, #20]
   10e30:	add	r0, r0, #2
   10e34:	str	r0, [sp, #20]
   10e38:	b	10d88 <_g@@Base+0x54>
   10e3c:	sub	r0, fp, #12
   10e40:	ldr	r1, [fp, #-4]
   10e44:	ldr	r2, [fp, #-16]
   10e48:	str	r1, [r2]
   10e4c:	ldr	r1, [fp, #-16]
   10e50:	str	r0, [sp, #4]
   10e54:	mov	r0, r1
   10e58:	mov	sp, fp
   10e5c:	pop	{fp, lr}
   10e60:	add	sp, sp, #8
   10e64:	bx	lr

00010e68 <_f@@Base>:
   10e68:	push	{fp, lr}
   10e6c:	mov	fp, sp
   10e70:	sub	sp, sp, #16
   10e74:	str	r0, [sp, #8]
   10e78:	str	r1, [sp, #4]
   10e7c:	ldr	r0, [sp, #8]
   10e80:	movw	r1, #0
   10e84:	cmp	r0, r1
   10e88:	bne	10e98 <_f@@Base+0x30>
   10e8c:	movw	r0, #0
   10e90:	str	r0, [fp, #-4]
   10e94:	b	10ef4 <_f@@Base+0x8c>
   10e98:	movw	r0, #0
   10e9c:	str	r0, [sp]
   10ea0:	ldr	r0, [sp]
   10ea4:	ldr	r1, [sp, #8]
   10ea8:	ldr	r1, [r1]
   10eac:	cmp	r0, r1
   10eb0:	bge	10eec <_f@@Base+0x84>
   10eb4:	ldr	r0, [sp, #8]
   10eb8:	ldr	r1, [sp]
   10ebc:	bl	12ba4 <vetor_elemento@@Base>
   10ec0:	ldr	r1, [sp, #4]
   10ec4:	cmp	r0, r1
   10ec8:	bne	10ed8 <_f@@Base+0x70>
   10ecc:	movw	r0, #1
   10ed0:	str	r0, [fp, #-4]
   10ed4:	b	10ef4 <_f@@Base+0x8c>
   10ed8:	b	10edc <_f@@Base+0x74>
   10edc:	ldr	r0, [sp]
   10ee0:	add	r0, r0, #1
   10ee4:	str	r0, [sp]
   10ee8:	b	10ea0 <_f@@Base+0x38>
   10eec:	movw	r0, #0
   10ef0:	str	r0, [fp, #-4]
   10ef4:	ldr	r0, [fp, #-4]
   10ef8:	mov	sp, fp
   10efc:	pop	{fp, pc}

00010f00 <teste_grafo_novo@@Base>:
   10f00:	push	{fp, lr}
   10f04:	mov	fp, sp
   10f08:	sub	sp, sp, #56	; 0x38
   10f0c:	movw	r0, #0
   10f10:	str	r0, [fp, #-8]
   10f14:	movw	r0, #12396	; 0x306c
   10f18:	movt	r0, #1
   10f1c:	bl	10be4 <printf@plt>
   10f20:	movw	lr, #10
   10f24:	str	r0, [fp, #-16]
   10f28:	mov	r0, lr
   10f2c:	bl	121b0 <grafo_novo@@Base>
   10f30:	str	r0, [fp, #-12]
   10f34:	ldr	r0, [fp, #-12]
   10f38:	movw	lr, #0
   10f3c:	cmp	r0, lr
   10f40:	bne	10f9c <teste_grafo_novo@@Base+0x9c>
   10f44:	movw	r0, #12411	; 0x307b
   10f48:	movt	r0, #1
   10f4c:	bl	10be4 <printf@plt>
   10f50:	ldr	lr, [fp, #-8]
   10f54:	add	lr, lr, #1
   10f58:	str	lr, [fp, #-8]
   10f5c:	ldr	lr, [fp, #-8]
   10f60:	cmp	lr, #0
   10f64:	str	r0, [fp, #-20]	; 0xffffffec
   10f68:	bne	10f80 <teste_grafo_novo@@Base+0x80>
   10f6c:	movw	r0, #12435	; 0x3093
   10f70:	movt	r0, #1
   10f74:	bl	10be4 <printf@plt>
   10f78:	str	r0, [fp, #-24]	; 0xffffffe8
   10f7c:	b	10f90 <teste_grafo_novo@@Base+0x90>
   10f80:	movw	r0, #14119	; 0x3727
   10f84:	movt	r0, #1
   10f88:	bl	10be4 <printf@plt>
   10f8c:	str	r0, [sp, #28]
   10f90:	ldr	r0, [fp, #-8]
   10f94:	str	r0, [fp, #-4]
   10f98:	b	110b0 <teste_grafo_novo@@Base+0x1b0>
   10f9c:	ldr	r0, [fp, #-12]
   10fa0:	ldr	r0, [r0]
   10fa4:	cmp	r0, #10
   10fa8:	beq	10fc8 <teste_grafo_novo@@Base+0xc8>
   10fac:	movw	r0, #12439	; 0x3097
   10fb0:	movt	r0, #1
   10fb4:	bl	10be4 <printf@plt>
   10fb8:	ldr	lr, [fp, #-8]
   10fbc:	add	lr, lr, #1
   10fc0:	str	lr, [fp, #-8]
   10fc4:	str	r0, [sp, #24]
   10fc8:	ldr	r0, [fp, #-12]
   10fcc:	bl	1226c <grafo_apaga@@Base>
   10fd0:	movw	r0, #1
   10fd4:	bl	121b0 <grafo_novo@@Base>
   10fd8:	str	r0, [fp, #-12]
   10fdc:	ldr	r0, [fp, #-12]
   10fe0:	movw	lr, #0
   10fe4:	cmp	r0, lr
   10fe8:	bne	11044 <teste_grafo_novo@@Base+0x144>
   10fec:	movw	r0, #12411	; 0x307b
   10ff0:	movt	r0, #1
   10ff4:	bl	10be4 <printf@plt>
   10ff8:	ldr	lr, [fp, #-8]
   10ffc:	add	lr, lr, #1
   11000:	str	lr, [fp, #-8]
   11004:	ldr	lr, [fp, #-8]
   11008:	cmp	lr, #0
   1100c:	str	r0, [sp, #20]
   11010:	bne	11028 <teste_grafo_novo@@Base+0x128>
   11014:	movw	r0, #12435	; 0x3093
   11018:	movt	r0, #1
   1101c:	bl	10be4 <printf@plt>
   11020:	str	r0, [sp, #16]
   11024:	b	11038 <teste_grafo_novo@@Base+0x138>
   11028:	movw	r0, #14119	; 0x3727
   1102c:	movt	r0, #1
   11030:	bl	10be4 <printf@plt>
   11034:	str	r0, [sp, #12]
   11038:	ldr	r0, [fp, #-8]
   1103c:	str	r0, [fp, #-4]
   11040:	b	110b0 <teste_grafo_novo@@Base+0x1b0>
   11044:	ldr	r0, [fp, #-12]
   11048:	ldr	r0, [r0]
   1104c:	cmp	r0, #1
   11050:	beq	11070 <teste_grafo_novo@@Base+0x170>
   11054:	movw	r0, #12475	; 0x30bb
   11058:	movt	r0, #1
   1105c:	bl	10be4 <printf@plt>
   11060:	ldr	lr, [fp, #-8]
   11064:	add	lr, lr, #1
   11068:	str	lr, [fp, #-8]
   1106c:	str	r0, [sp, #8]
   11070:	ldr	r0, [fp, #-12]
   11074:	bl	1226c <grafo_apaga@@Base>
   11078:	ldr	r0, [fp, #-8]
   1107c:	cmp	r0, #0
   11080:	bne	11098 <teste_grafo_novo@@Base+0x198>
   11084:	movw	r0, #12435	; 0x3093
   11088:	movt	r0, #1
   1108c:	bl	10be4 <printf@plt>
   11090:	str	r0, [sp, #4]
   11094:	b	110a8 <teste_grafo_novo@@Base+0x1a8>
   11098:	movw	r0, #14119	; 0x3727
   1109c:	movt	r0, #1
   110a0:	bl	10be4 <printf@plt>
   110a4:	str	r0, [sp]
   110a8:	ldr	r0, [fp, #-8]
   110ac:	str	r0, [fp, #-4]
   110b0:	ldr	r0, [fp, #-4]
   110b4:	mov	sp, fp
   110b8:	pop	{fp, pc}

000110bc <teste_grafo_aresta@@Base>:
   110bc:	push	{r4, r5, r6, sl, fp, lr}
   110c0:	add	fp, sp, #16
   110c4:	sub	sp, sp, #128	; 0x80
   110c8:	movw	r0, #0
   110cc:	str	r0, [fp, #-20]	; 0xffffffec
   110d0:	movw	r1, #8
   110d4:	str	r0, [fp, #-28]	; 0xffffffe4
   110d8:	mov	r0, r1
   110dc:	movw	r1, #22
   110e0:	movw	r2, #3
   110e4:	str	r2, [fp, #-32]	; 0xffffffe0
   110e8:	movw	r3, #2
   110ec:	str	r3, [fp, #-36]	; 0xffffffdc
   110f0:	movw	ip, #7
   110f4:	str	ip, [sp]
   110f8:	ldr	lr, [fp, #-36]	; 0xffffffdc
   110fc:	str	lr, [sp, #4]
   11100:	ldr	r4, [fp, #-28]	; 0xffffffe4
   11104:	str	r4, [sp, #8]
   11108:	str	lr, [sp, #12]
   1110c:	str	ip, [sp, #16]
   11110:	movw	r5, #5
   11114:	str	r5, [sp, #20]
   11118:	str	r5, [sp, #24]
   1111c:	movw	r5, #4
   11120:	str	r5, [sp, #28]
   11124:	str	r5, [sp, #32]
   11128:	str	r4, [sp, #36]	; 0x24
   1112c:	str	r5, [sp, #40]	; 0x28
   11130:	movw	r5, #6
   11134:	str	r5, [sp, #44]	; 0x2c
   11138:	movw	r6, #1
   1113c:	str	r6, [sp, #48]	; 0x30
   11140:	str	r6, [sp, #52]	; 0x34
   11144:	str	ip, [sp, #56]	; 0x38
   11148:	str	r5, [sp, #60]	; 0x3c
   1114c:	str	r5, [sp, #64]	; 0x40
   11150:	ldr	ip, [fp, #-32]	; 0xffffffe0
   11154:	str	ip, [sp, #68]	; 0x44
   11158:	str	r4, [sp, #72]	; 0x48
   1115c:	str	r6, [sp, #76]	; 0x4c
   11160:	bl	10d34 <_g@@Base>
   11164:	str	r0, [fp, #-24]	; 0xffffffe8
   11168:	movw	r0, #12510	; 0x30de
   1116c:	movt	r0, #1
   11170:	bl	10be4 <printf@plt>
   11174:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11178:	str	r0, [fp, #-40]	; 0xffffffd8
   1117c:	mov	r0, r1
   11180:	movw	r1, #5
   11184:	movw	r2, #4
   11188:	bl	12324 <grafo_aresta@@Base>
   1118c:	cmp	r0, #1
   11190:	beq	111b0 <teste_grafo_aresta@@Base+0xf4>
   11194:	movw	r0, #12527	; 0x30ef
   11198:	movt	r0, #1
   1119c:	bl	10be4 <printf@plt>
   111a0:	ldr	lr, [fp, #-20]	; 0xffffffec
   111a4:	add	lr, lr, #1
   111a8:	str	lr, [fp, #-20]	; 0xffffffec
   111ac:	str	r0, [fp, #-44]	; 0xffffffd4
   111b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   111b4:	movw	r1, #7
   111b8:	movw	r2, #6
   111bc:	bl	12324 <grafo_aresta@@Base>
   111c0:	cmp	r0, #1
   111c4:	beq	111e4 <teste_grafo_aresta@@Base+0x128>
   111c8:	movw	r0, #12527	; 0x30ef
   111cc:	movt	r0, #1
   111d0:	bl	10be4 <printf@plt>
   111d4:	ldr	lr, [fp, #-20]	; 0xffffffec
   111d8:	add	lr, lr, #1
   111dc:	str	lr, [fp, #-20]	; 0xffffffec
   111e0:	str	r0, [fp, #-48]	; 0xffffffd0
   111e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   111e8:	movw	r1, #7
   111ec:	movw	r2, #1
   111f0:	bl	12324 <grafo_aresta@@Base>
   111f4:	cmp	r0, #0
   111f8:	beq	11218 <teste_grafo_aresta@@Base+0x15c>
   111fc:	movw	r0, #12583	; 0x3127
   11200:	movt	r0, #1
   11204:	bl	10be4 <printf@plt>
   11208:	ldr	lr, [fp, #-20]	; 0xffffffec
   1120c:	add	lr, lr, #1
   11210:	str	lr, [fp, #-20]	; 0xffffffec
   11214:	str	r0, [fp, #-52]	; 0xffffffcc
   11218:	movw	r0, #0
   1121c:	movw	r1, #2
   11220:	movw	r2, #7
   11224:	bl	12324 <grafo_aresta@@Base>
   11228:	cmn	r0, #1
   1122c:	beq	1124c <teste_grafo_aresta@@Base+0x190>
   11230:	movw	r0, #12643	; 0x3163
   11234:	movt	r0, #1
   11238:	bl	10be4 <printf@plt>
   1123c:	ldr	lr, [fp, #-20]	; 0xffffffec
   11240:	add	lr, lr, #1
   11244:	str	lr, [fp, #-20]	; 0xffffffec
   11248:	str	r0, [fp, #-56]	; 0xffffffc8
   1124c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11250:	bl	1226c <grafo_apaga@@Base>
   11254:	ldr	r0, [fp, #-20]	; 0xffffffec
   11258:	cmp	r0, #0
   1125c:	bne	11274 <teste_grafo_aresta@@Base+0x1b8>
   11260:	movw	r0, #12435	; 0x3093
   11264:	movt	r0, #1
   11268:	bl	10be4 <printf@plt>
   1126c:	str	r0, [fp, #-60]	; 0xffffffc4
   11270:	b	11284 <teste_grafo_aresta@@Base+0x1c8>
   11274:	movw	r0, #14119	; 0x3727
   11278:	movt	r0, #1
   1127c:	bl	10be4 <printf@plt>
   11280:	str	r0, [fp, #-64]	; 0xffffffc0
   11284:	ldr	r0, [fp, #-20]	; 0xffffffec
   11288:	sub	sp, fp, #16
   1128c:	pop	{r4, r5, r6, sl, fp, pc}

00011290 <teste_grafo_adiciona@@Base>:
   11290:	push	{fp, lr}
   11294:	mov	fp, sp
   11298:	sub	sp, sp, #64	; 0x40
   1129c:	movw	r0, #0
   112a0:	str	r0, [fp, #-4]
   112a4:	movw	r0, #9
   112a8:	movw	r1, #4
   112ac:	movw	r2, #3
   112b0:	movw	r3, #2
   112b4:	str	r3, [fp, #-12]
   112b8:	movw	ip, #7
   112bc:	str	ip, [sp]
   112c0:	ldr	ip, [fp, #-12]
   112c4:	str	ip, [sp, #4]
   112c8:	bl	10d34 <_g@@Base>
   112cc:	str	r0, [fp, #-8]
   112d0:	movw	r0, #12697	; 0x3199
   112d4:	movt	r0, #1
   112d8:	bl	10be4 <printf@plt>
   112dc:	ldr	r1, [fp, #-8]
   112e0:	str	r0, [fp, #-16]
   112e4:	mov	r0, r1
   112e8:	movw	r1, #2
   112ec:	movw	r2, #7
   112f0:	bl	123f0 <grafo_adiciona@@Base>
   112f4:	cmp	r0, #1
   112f8:	beq	11318 <teste_grafo_adiciona@@Base+0x88>
   112fc:	movw	r0, #12716	; 0x31ac
   11300:	movt	r0, #1
   11304:	bl	10be4 <printf@plt>
   11308:	ldr	lr, [fp, #-4]
   1130c:	add	lr, lr, #1
   11310:	str	lr, [fp, #-4]
   11314:	str	r0, [fp, #-20]	; 0xffffffec
   11318:	ldr	r0, [fp, #-8]
   1131c:	ldr	r0, [r0, #4]
   11320:	ldr	r0, [r0, #20]
   11324:	movw	r1, #0
   11328:	cmp	r0, r1
   1132c:	beq	11348 <teste_grafo_adiciona@@Base+0xb8>
   11330:	ldr	r0, [fp, #-8]
   11334:	ldr	r0, [r0, #4]
   11338:	ldr	r0, [r0, #20]
   1133c:	ldr	r0, [r0]
   11340:	cmp	r0, #7
   11344:	beq	11364 <teste_grafo_adiciona@@Base+0xd4>
   11348:	movw	r0, #12774	; 0x31e6
   1134c:	movt	r0, #1
   11350:	bl	10be4 <printf@plt>
   11354:	ldr	lr, [fp, #-4]
   11358:	add	lr, lr, #1
   1135c:	str	lr, [fp, #-4]
   11360:	str	r0, [fp, #-24]	; 0xffffffe8
   11364:	ldr	r0, [fp, #-8]
   11368:	movw	r1, #3
   1136c:	movw	r2, #8
   11370:	bl	123f0 <grafo_adiciona@@Base>
   11374:	cmp	r0, #1
   11378:	beq	11398 <teste_grafo_adiciona@@Base+0x108>
   1137c:	movw	r0, #12716	; 0x31ac
   11380:	movt	r0, #1
   11384:	bl	10be4 <printf@plt>
   11388:	ldr	lr, [fp, #-4]
   1138c:	add	lr, lr, #1
   11390:	str	lr, [fp, #-4]
   11394:	str	r0, [fp, #-28]	; 0xffffffe4
   11398:	ldr	r0, [fp, #-8]
   1139c:	ldr	r0, [r0, #4]
   113a0:	ldr	r0, [r0, #28]
   113a4:	movw	r1, #0
   113a8:	cmp	r0, r1
   113ac:	beq	11454 <teste_grafo_adiciona@@Base+0x1c4>
   113b0:	ldr	r0, [fp, #-8]
   113b4:	ldr	r0, [r0, #4]
   113b8:	ldr	r0, [r0, #28]
   113bc:	ldr	r0, [r0, #4]
   113c0:	movw	r1, #0
   113c4:	cmp	r0, r1
   113c8:	beq	11454 <teste_grafo_adiciona@@Base+0x1c4>
   113cc:	ldr	r0, [fp, #-8]
   113d0:	ldr	r0, [r0, #4]
   113d4:	ldr	r0, [r0, #28]
   113d8:	ldr	r0, [r0, #4]
   113dc:	ldr	r0, [r0, #4]
   113e0:	movw	r1, #0
   113e4:	cmp	r0, r1
   113e8:	bne	11454 <teste_grafo_adiciona@@Base+0x1c4>
   113ec:	ldr	r0, [fp, #-8]
   113f0:	ldr	r0, [r0, #4]
   113f4:	ldr	r0, [r0, #28]
   113f8:	ldr	r0, [r0]
   113fc:	cmp	r0, #2
   11400:	bne	11420 <teste_grafo_adiciona@@Base+0x190>
   11404:	ldr	r0, [fp, #-8]
   11408:	ldr	r0, [r0, #4]
   1140c:	ldr	r0, [r0, #28]
   11410:	ldr	r0, [r0, #4]
   11414:	ldr	r0, [r0]
   11418:	cmp	r0, #8
   1141c:	beq	11470 <teste_grafo_adiciona@@Base+0x1e0>
   11420:	ldr	r0, [fp, #-8]
   11424:	ldr	r0, [r0, #4]
   11428:	ldr	r0, [r0, #28]
   1142c:	ldr	r0, [r0]
   11430:	cmp	r0, #8
   11434:	bne	11454 <teste_grafo_adiciona@@Base+0x1c4>
   11438:	ldr	r0, [fp, #-8]
   1143c:	ldr	r0, [r0, #4]
   11440:	ldr	r0, [r0, #28]
   11444:	ldr	r0, [r0, #4]
   11448:	ldr	r0, [r0]
   1144c:	cmp	r0, #2
   11450:	beq	11470 <teste_grafo_adiciona@@Base+0x1e0>
   11454:	movw	r0, #12820	; 0x3214
   11458:	movt	r0, #1
   1145c:	bl	10be4 <printf@plt>
   11460:	ldr	lr, [fp, #-4]
   11464:	add	lr, lr, #1
   11468:	str	lr, [fp, #-4]
   1146c:	str	r0, [sp, #32]
   11470:	ldr	r0, [fp, #-8]
   11474:	movw	r1, #2
   11478:	movw	r2, #7
   1147c:	bl	123f0 <grafo_adiciona@@Base>
   11480:	cmp	r0, #0
   11484:	beq	114a4 <teste_grafo_adiciona@@Base+0x214>
   11488:	movw	r0, #12879	; 0x324f
   1148c:	movt	r0, #1
   11490:	bl	10be4 <printf@plt>
   11494:	ldr	lr, [fp, #-4]
   11498:	add	lr, lr, #1
   1149c:	str	lr, [fp, #-4]
   114a0:	str	r0, [sp, #28]
   114a4:	ldr	r0, [fp, #-8]
   114a8:	movw	r1, #22
   114ac:	movw	r2, #7
   114b0:	bl	123f0 <grafo_adiciona@@Base>
   114b4:	cmn	r0, #1
   114b8:	beq	114d8 <teste_grafo_adiciona@@Base+0x248>
   114bc:	movw	r0, #12935	; 0x3287
   114c0:	movt	r0, #1
   114c4:	bl	10be4 <printf@plt>
   114c8:	ldr	lr, [fp, #-4]
   114cc:	add	lr, lr, #1
   114d0:	str	lr, [fp, #-4]
   114d4:	str	r0, [sp, #24]
   114d8:	movw	r0, #0
   114dc:	movw	r1, #2
   114e0:	movw	r2, #7
   114e4:	bl	123f0 <grafo_adiciona@@Base>
   114e8:	cmn	r0, #1
   114ec:	beq	1150c <teste_grafo_adiciona@@Base+0x27c>
   114f0:	movw	r0, #12990	; 0x32be
   114f4:	movt	r0, #1
   114f8:	bl	10be4 <printf@plt>
   114fc:	ldr	lr, [fp, #-4]
   11500:	add	lr, lr, #1
   11504:	str	lr, [fp, #-4]
   11508:	str	r0, [sp, #20]
   1150c:	ldr	r0, [fp, #-8]
   11510:	bl	1226c <grafo_apaga@@Base>
   11514:	ldr	r0, [fp, #-4]
   11518:	cmp	r0, #0
   1151c:	bne	11534 <teste_grafo_adiciona@@Base+0x2a4>
   11520:	movw	r0, #12435	; 0x3093
   11524:	movt	r0, #1
   11528:	bl	10be4 <printf@plt>
   1152c:	str	r0, [sp, #16]
   11530:	b	11544 <teste_grafo_adiciona@@Base+0x2b4>
   11534:	movw	r0, #14119	; 0x3727
   11538:	movt	r0, #1
   1153c:	bl	10be4 <printf@plt>
   11540:	str	r0, [sp, #12]
   11544:	ldr	r0, [fp, #-4]
   11548:	mov	sp, fp
   1154c:	pop	{fp, pc}

00011550 <teste_grafo_remove@@Base>:
   11550:	push	{fp, lr}
   11554:	mov	fp, sp
   11558:	sub	sp, sp, #64	; 0x40
   1155c:	movw	r0, #0
   11560:	str	r0, [fp, #-4]
   11564:	movw	r0, #9
   11568:	movw	r1, #6
   1156c:	movw	r2, #3
   11570:	movw	r3, #2
   11574:	str	r3, [fp, #-12]
   11578:	movw	ip, #7
   1157c:	str	ip, [sp]
   11580:	ldr	lr, [fp, #-12]
   11584:	str	lr, [sp, #4]
   11588:	str	ip, [sp, #8]
   1158c:	movw	ip, #1
   11590:	str	ip, [sp, #12]
   11594:	bl	10d34 <_g@@Base>
   11598:	str	r0, [fp, #-8]
   1159c:	movw	r0, #13043	; 0x32f3
   115a0:	movt	r0, #1
   115a4:	bl	10be4 <printf@plt>
   115a8:	ldr	r1, [fp, #-8]
   115ac:	str	r0, [fp, #-16]
   115b0:	mov	r0, r1
   115b4:	movw	r1, #7
   115b8:	movw	r2, #1
   115bc:	bl	124e8 <grafo_remove@@Base>
   115c0:	cmp	r0, #1
   115c4:	beq	115e4 <teste_grafo_remove@@Base+0x94>
   115c8:	movw	r0, #13060	; 0x3304
   115cc:	movt	r0, #1
   115d0:	bl	10be4 <printf@plt>
   115d4:	ldr	lr, [fp, #-4]
   115d8:	add	lr, lr, #1
   115dc:	str	lr, [fp, #-4]
   115e0:	str	r0, [fp, #-20]	; 0xffffffec
   115e4:	ldr	r0, [fp, #-8]
   115e8:	ldr	r0, [r0, #4]
   115ec:	ldr	r0, [r0, #60]	; 0x3c
   115f0:	movw	r1, #0
   115f4:	cmp	r0, r1
   115f8:	beq	11630 <teste_grafo_remove@@Base+0xe0>
   115fc:	ldr	r0, [fp, #-8]
   11600:	ldr	r0, [r0, #4]
   11604:	ldr	r0, [r0, #60]	; 0x3c
   11608:	ldr	r0, [r0, #4]
   1160c:	movw	r1, #0
   11610:	cmp	r0, r1
   11614:	bne	11630 <teste_grafo_remove@@Base+0xe0>
   11618:	ldr	r0, [fp, #-8]
   1161c:	ldr	r0, [r0, #4]
   11620:	ldr	r0, [r0, #60]	; 0x3c
   11624:	ldr	r0, [r0]
   11628:	cmp	r0, #2
   1162c:	beq	1164c <teste_grafo_remove@@Base+0xfc>
   11630:	movw	r0, #13118	; 0x333e
   11634:	movt	r0, #1
   11638:	bl	10be4 <printf@plt>
   1163c:	ldr	lr, [fp, #-4]
   11640:	add	lr, lr, #1
   11644:	str	lr, [fp, #-4]
   11648:	str	r0, [fp, #-24]	; 0xffffffe8
   1164c:	ldr	r0, [fp, #-8]
   11650:	movw	r1, #7
   11654:	movw	r2, #2
   11658:	bl	124e8 <grafo_remove@@Base>
   1165c:	cmp	r0, #1
   11660:	beq	11680 <teste_grafo_remove@@Base+0x130>
   11664:	movw	r0, #13060	; 0x3304
   11668:	movt	r0, #1
   1166c:	bl	10be4 <printf@plt>
   11670:	ldr	lr, [fp, #-4]
   11674:	add	lr, lr, #1
   11678:	str	lr, [fp, #-4]
   1167c:	str	r0, [fp, #-28]	; 0xffffffe4
   11680:	ldr	r0, [fp, #-8]
   11684:	ldr	r0, [r0, #4]
   11688:	ldr	r0, [r0, #60]	; 0x3c
   1168c:	movw	r1, #0
   11690:	cmp	r0, r1
   11694:	beq	116b4 <teste_grafo_remove@@Base+0x164>
   11698:	movw	r0, #13118	; 0x333e
   1169c:	movt	r0, #1
   116a0:	bl	10be4 <printf@plt>
   116a4:	ldr	lr, [fp, #-4]
   116a8:	add	lr, lr, #1
   116ac:	str	lr, [fp, #-4]
   116b0:	str	r0, [sp, #32]
   116b4:	ldr	r0, [fp, #-8]
   116b8:	movw	r1, #4
   116bc:	movw	r2, #0
   116c0:	bl	124e8 <grafo_remove@@Base>
   116c4:	cmp	r0, #0
   116c8:	beq	116e8 <teste_grafo_remove@@Base+0x198>
   116cc:	movw	r0, #13175	; 0x3377
   116d0:	movt	r0, #1
   116d4:	bl	10be4 <printf@plt>
   116d8:	ldr	lr, [fp, #-4]
   116dc:	add	lr, lr, #1
   116e0:	str	lr, [fp, #-4]
   116e4:	str	r0, [sp, #28]
   116e8:	ldr	r0, [fp, #-8]
   116ec:	movw	r1, #7
   116f0:	movw	r2, #22
   116f4:	bl	124e8 <grafo_remove@@Base>
   116f8:	cmn	r0, #1
   116fc:	beq	1171c <teste_grafo_remove@@Base+0x1cc>
   11700:	movw	r0, #13235	; 0x33b3
   11704:	movt	r0, #1
   11708:	bl	10be4 <printf@plt>
   1170c:	ldr	lr, [fp, #-4]
   11710:	add	lr, lr, #1
   11714:	str	lr, [fp, #-4]
   11718:	str	r0, [sp, #24]
   1171c:	ldr	r0, [fp, #-8]
   11720:	bl	1226c <grafo_apaga@@Base>
   11724:	ldr	r0, [fp, #-4]
   11728:	cmp	r0, #0
   1172c:	bne	11744 <teste_grafo_remove@@Base+0x1f4>
   11730:	movw	r0, #12435	; 0x3093
   11734:	movt	r0, #1
   11738:	bl	10be4 <printf@plt>
   1173c:	str	r0, [sp, #20]
   11740:	b	11754 <teste_grafo_remove@@Base+0x204>
   11744:	movw	r0, #14119	; 0x3727
   11748:	movt	r0, #1
   1174c:	bl	10be4 <printf@plt>
   11750:	str	r0, [sp, #16]
   11754:	ldr	r0, [fp, #-4]
   11758:	mov	sp, fp
   1175c:	pop	{fp, pc}

00011760 <teste_v_sucessores@@Base>:
   11760:	push	{r4, r5, r6, sl, fp, lr}
   11764:	add	fp, sp, #16
   11768:	sub	sp, sp, #160	; 0xa0
   1176c:	movw	r0, #0
   11770:	str	r0, [fp, #-24]	; 0xffffffe8
   11774:	movw	r1, #8
   11778:	str	r0, [fp, #-36]	; 0xffffffdc
   1177c:	mov	r0, r1
   11780:	movw	r1, #22
   11784:	movw	r2, #3
   11788:	str	r2, [fp, #-40]	; 0xffffffd8
   1178c:	movw	r3, #2
   11790:	str	r3, [fp, #-44]	; 0xffffffd4
   11794:	movw	ip, #7
   11798:	str	ip, [sp]
   1179c:	ldr	lr, [fp, #-44]	; 0xffffffd4
   117a0:	str	lr, [sp, #4]
   117a4:	ldr	r4, [fp, #-36]	; 0xffffffdc
   117a8:	str	r4, [sp, #8]
   117ac:	str	lr, [sp, #12]
   117b0:	str	ip, [sp, #16]
   117b4:	movw	r5, #5
   117b8:	str	r5, [sp, #20]
   117bc:	str	r5, [sp, #24]
   117c0:	movw	r5, #4
   117c4:	str	r5, [sp, #28]
   117c8:	str	r5, [sp, #32]
   117cc:	str	r4, [sp, #36]	; 0x24
   117d0:	str	r5, [sp, #40]	; 0x28
   117d4:	movw	r5, #6
   117d8:	str	r5, [sp, #44]	; 0x2c
   117dc:	movw	r6, #1
   117e0:	str	r6, [sp, #48]	; 0x30
   117e4:	str	r6, [sp, #52]	; 0x34
   117e8:	str	ip, [sp, #56]	; 0x38
   117ec:	str	r5, [sp, #60]	; 0x3c
   117f0:	str	r5, [sp, #64]	; 0x40
   117f4:	ldr	ip, [fp, #-40]	; 0xffffffd8
   117f8:	str	ip, [sp, #68]	; 0x44
   117fc:	str	r4, [sp, #72]	; 0x48
   11800:	str	r6, [sp, #76]	; 0x4c
   11804:	bl	10d34 <_g@@Base>
   11808:	str	r0, [fp, #-28]	; 0xffffffe4
   1180c:	movw	r0, #13291	; 0x33eb
   11810:	movt	r0, #1
   11814:	bl	10be4 <printf@plt>
   11818:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1181c:	str	r0, [fp, #-48]	; 0xffffffd0
   11820:	mov	r0, r1
   11824:	movw	r1, #7
   11828:	bl	126b0 <v_sucessores@@Base>
   1182c:	str	r0, [fp, #-32]	; 0xffffffe0
   11830:	movw	r1, #0
   11834:	cmp	r0, r1
   11838:	bne	11858 <teste_v_sucessores@@Base+0xf8>
   1183c:	movw	r0, #13308	; 0x33fc
   11840:	movt	r0, #1
   11844:	bl	10be4 <printf@plt>
   11848:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1184c:	add	lr, lr, #1
   11850:	str	lr, [fp, #-24]	; 0xffffffe8
   11854:	str	r0, [fp, #-52]	; 0xffffffcc
   11858:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1185c:	movw	r1, #0
   11860:	cmp	r0, r1
   11864:	bne	118a4 <teste_v_sucessores@@Base+0x144>
   11868:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1186c:	cmp	r0, #0
   11870:	bne	11888 <teste_v_sucessores@@Base+0x128>
   11874:	movw	r0, #12435	; 0x3093
   11878:	movt	r0, #1
   1187c:	bl	10be4 <printf@plt>
   11880:	str	r0, [fp, #-56]	; 0xffffffc8
   11884:	b	11898 <teste_v_sucessores@@Base+0x138>
   11888:	movw	r0, #14119	; 0x3727
   1188c:	movt	r0, #1
   11890:	bl	10be4 <printf@plt>
   11894:	str	r0, [fp, #-60]	; 0xffffffc4
   11898:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1189c:	str	r0, [fp, #-20]	; 0xffffffec
   118a0:	b	11a28 <teste_v_sucessores@@Base+0x2c8>
   118a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   118a8:	ldr	r0, [r0]
   118ac:	cmp	r0, #3
   118b0:	beq	118d0 <teste_v_sucessores@@Base+0x170>
   118b4:	movw	r0, #13353	; 0x3429
   118b8:	movt	r0, #1
   118bc:	bl	10be4 <printf@plt>
   118c0:	ldr	lr, [fp, #-24]	; 0xffffffe8
   118c4:	add	lr, lr, #1
   118c8:	str	lr, [fp, #-24]	; 0xffffffe8
   118cc:	str	r0, [fp, #-64]	; 0xffffffc0
   118d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   118d4:	movw	r1, #2
   118d8:	bl	10e68 <_f@@Base>
   118dc:	cmp	r0, #0
   118e0:	beq	1190c <teste_v_sucessores@@Base+0x1ac>
   118e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   118e8:	movw	r1, #5
   118ec:	bl	10e68 <_f@@Base>
   118f0:	cmp	r0, #0
   118f4:	beq	1190c <teste_v_sucessores@@Base+0x1ac>
   118f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   118fc:	movw	r1, #6
   11900:	bl	10e68 <_f@@Base>
   11904:	cmp	r0, #0
   11908:	bne	11928 <teste_v_sucessores@@Base+0x1c8>
   1190c:	movw	r0, #13396	; 0x3454
   11910:	movt	r0, #1
   11914:	bl	10be4 <printf@plt>
   11918:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1191c:	add	lr, lr, #1
   11920:	str	lr, [fp, #-24]	; 0xffffffe8
   11924:	str	r0, [fp, #-68]	; 0xffffffbc
   11928:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1192c:	bl	12ab0 <vetor_apaga@@Base>
   11930:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11934:	movw	r1, #2
   11938:	bl	126b0 <v_sucessores@@Base>
   1193c:	str	r0, [fp, #-32]	; 0xffffffe0
   11940:	movw	r1, #0
   11944:	cmp	r0, r1
   11948:	bne	11968 <teste_v_sucessores@@Base+0x208>
   1194c:	movw	r0, #13440	; 0x3480
   11950:	movt	r0, #1
   11954:	bl	10be4 <printf@plt>
   11958:	ldr	lr, [fp, #-24]	; 0xffffffe8
   1195c:	add	lr, lr, #1
   11960:	str	lr, [fp, #-24]	; 0xffffffe8
   11964:	str	r0, [fp, #-72]	; 0xffffffb8
   11968:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1196c:	movw	r1, #0
   11970:	cmp	r0, r1
   11974:	bne	119b4 <teste_v_sucessores@@Base+0x254>
   11978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1197c:	cmp	r0, #0
   11980:	bne	11998 <teste_v_sucessores@@Base+0x238>
   11984:	movw	r0, #12435	; 0x3093
   11988:	movt	r0, #1
   1198c:	bl	10be4 <printf@plt>
   11990:	str	r0, [fp, #-76]	; 0xffffffb4
   11994:	b	119a8 <teste_v_sucessores@@Base+0x248>
   11998:	movw	r0, #14119	; 0x3727
   1199c:	movt	r0, #1
   119a0:	bl	10be4 <printf@plt>
   119a4:	str	r0, [fp, #-80]	; 0xffffffb0
   119a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   119ac:	str	r0, [fp, #-20]	; 0xffffffec
   119b0:	b	11a28 <teste_v_sucessores@@Base+0x2c8>
   119b4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   119b8:	ldr	r0, [r0]
   119bc:	cmp	r0, #0
   119c0:	beq	119e0 <teste_v_sucessores@@Base+0x280>
   119c4:	movw	r0, #13502	; 0x34be
   119c8:	movt	r0, #1
   119cc:	bl	10be4 <printf@plt>
   119d0:	ldr	lr, [fp, #-24]	; 0xffffffe8
   119d4:	add	lr, lr, #1
   119d8:	str	lr, [fp, #-24]	; 0xffffffe8
   119dc:	str	r0, [fp, #-84]	; 0xffffffac
   119e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   119e4:	bl	12ab0 <vetor_apaga@@Base>
   119e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   119ec:	bl	1226c <grafo_apaga@@Base>
   119f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   119f4:	cmp	r0, #0
   119f8:	bne	11a10 <teste_v_sucessores@@Base+0x2b0>
   119fc:	movw	r0, #12435	; 0x3093
   11a00:	movt	r0, #1
   11a04:	bl	10be4 <printf@plt>
   11a08:	str	r0, [sp, #88]	; 0x58
   11a0c:	b	11a20 <teste_v_sucessores@@Base+0x2c0>
   11a10:	movw	r0, #14119	; 0x3727
   11a14:	movt	r0, #1
   11a18:	bl	10be4 <printf@plt>
   11a1c:	str	r0, [sp, #84]	; 0x54
   11a20:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11a24:	str	r0, [fp, #-20]	; 0xffffffec
   11a28:	ldr	r0, [fp, #-20]	; 0xffffffec
   11a2c:	sub	sp, fp, #16
   11a30:	pop	{r4, r5, r6, sl, fp, pc}

00011a34 <teste_v_antecessores@@Base>:
   11a34:	push	{r4, r5, r6, sl, fp, lr}
   11a38:	add	fp, sp, #16
   11a3c:	sub	sp, sp, #160	; 0xa0
   11a40:	movw	r0, #0
   11a44:	str	r0, [fp, #-24]	; 0xffffffe8
   11a48:	movw	r1, #8
   11a4c:	str	r0, [fp, #-36]	; 0xffffffdc
   11a50:	mov	r0, r1
   11a54:	movw	r1, #22
   11a58:	movw	r2, #3
   11a5c:	str	r2, [fp, #-40]	; 0xffffffd8
   11a60:	movw	r3, #2
   11a64:	str	r3, [fp, #-44]	; 0xffffffd4
   11a68:	movw	ip, #7
   11a6c:	str	ip, [sp]
   11a70:	ldr	lr, [fp, #-44]	; 0xffffffd4
   11a74:	str	lr, [sp, #4]
   11a78:	ldr	r4, [fp, #-36]	; 0xffffffdc
   11a7c:	str	r4, [sp, #8]
   11a80:	str	lr, [sp, #12]
   11a84:	str	ip, [sp, #16]
   11a88:	movw	r5, #5
   11a8c:	str	r5, [sp, #20]
   11a90:	str	r5, [sp, #24]
   11a94:	movw	r5, #4
   11a98:	str	r5, [sp, #28]
   11a9c:	str	r5, [sp, #32]
   11aa0:	str	r4, [sp, #36]	; 0x24
   11aa4:	str	r5, [sp, #40]	; 0x28
   11aa8:	movw	r5, #6
   11aac:	str	r5, [sp, #44]	; 0x2c
   11ab0:	movw	r6, #1
   11ab4:	str	r6, [sp, #48]	; 0x30
   11ab8:	str	r6, [sp, #52]	; 0x34
   11abc:	str	ip, [sp, #56]	; 0x38
   11ac0:	str	r5, [sp, #60]	; 0x3c
   11ac4:	str	r5, [sp, #64]	; 0x40
   11ac8:	ldr	ip, [fp, #-40]	; 0xffffffd8
   11acc:	str	ip, [sp, #68]	; 0x44
   11ad0:	str	r4, [sp, #72]	; 0x48
   11ad4:	str	r6, [sp, #76]	; 0x4c
   11ad8:	bl	10d34 <_g@@Base>
   11adc:	str	r0, [fp, #-28]	; 0xffffffe4
   11ae0:	movw	r0, #13548	; 0x34ec
   11ae4:	movt	r0, #1
   11ae8:	bl	10be4 <printf@plt>
   11aec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   11af0:	str	r0, [fp, #-48]	; 0xffffffd0
   11af4:	mov	r0, r1
   11af8:	movw	r1, #2
   11afc:	bl	12780 <v_antecessores@@Base>
   11b00:	str	r0, [fp, #-32]	; 0xffffffe0
   11b04:	movw	r1, #0
   11b08:	cmp	r0, r1
   11b0c:	bne	11b2c <teste_v_antecessores@@Base+0xf8>
   11b10:	movw	r0, #13567	; 0x34ff
   11b14:	movt	r0, #1
   11b18:	bl	10be4 <printf@plt>
   11b1c:	ldr	lr, [fp, #-24]	; 0xffffffe8
   11b20:	add	lr, lr, #1
   11b24:	str	lr, [fp, #-24]	; 0xffffffe8
   11b28:	str	r0, [fp, #-52]	; 0xffffffcc
   11b2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11b30:	movw	r1, #0
   11b34:	cmp	r0, r1
   11b38:	bne	11b78 <teste_v_antecessores@@Base+0x144>
   11b3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11b40:	cmp	r0, #0
   11b44:	bne	11b5c <teste_v_antecessores@@Base+0x128>
   11b48:	movw	r0, #12435	; 0x3093
   11b4c:	movt	r0, #1
   11b50:	bl	10be4 <printf@plt>
   11b54:	str	r0, [fp, #-56]	; 0xffffffc8
   11b58:	b	11b6c <teste_v_antecessores@@Base+0x138>
   11b5c:	movw	r0, #14119	; 0x3727
   11b60:	movt	r0, #1
   11b64:	bl	10be4 <printf@plt>
   11b68:	str	r0, [fp, #-60]	; 0xffffffc4
   11b6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11b70:	str	r0, [fp, #-20]	; 0xffffffec
   11b74:	b	11cfc <teste_v_antecessores@@Base+0x2c8>
   11b78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11b7c:	ldr	r0, [r0]
   11b80:	cmp	r0, #3
   11b84:	beq	11ba4 <teste_v_antecessores@@Base+0x170>
   11b88:	movw	r0, #13614	; 0x352e
   11b8c:	movt	r0, #1
   11b90:	bl	10be4 <printf@plt>
   11b94:	ldr	lr, [fp, #-24]	; 0xffffffe8
   11b98:	add	lr, lr, #1
   11b9c:	str	lr, [fp, #-24]	; 0xffffffe8
   11ba0:	str	r0, [fp, #-64]	; 0xffffffc0
   11ba4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11ba8:	movw	r1, #0
   11bac:	bl	10e68 <_f@@Base>
   11bb0:	cmp	r0, #0
   11bb4:	beq	11be0 <teste_v_antecessores@@Base+0x1ac>
   11bb8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11bbc:	movw	r1, #3
   11bc0:	bl	10e68 <_f@@Base>
   11bc4:	cmp	r0, #0
   11bc8:	beq	11be0 <teste_v_antecessores@@Base+0x1ac>
   11bcc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11bd0:	movw	r1, #7
   11bd4:	bl	10e68 <_f@@Base>
   11bd8:	cmp	r0, #0
   11bdc:	bne	11bfc <teste_v_antecessores@@Base+0x1c8>
   11be0:	movw	r0, #13659	; 0x355b
   11be4:	movt	r0, #1
   11be8:	bl	10be4 <printf@plt>
   11bec:	ldr	lr, [fp, #-24]	; 0xffffffe8
   11bf0:	add	lr, lr, #1
   11bf4:	str	lr, [fp, #-24]	; 0xffffffe8
   11bf8:	str	r0, [fp, #-68]	; 0xffffffbc
   11bfc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11c00:	bl	12ab0 <vetor_apaga@@Base>
   11c04:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11c08:	movw	r1, #7
   11c0c:	bl	12780 <v_antecessores@@Base>
   11c10:	str	r0, [fp, #-32]	; 0xffffffe0
   11c14:	movw	r1, #0
   11c18:	cmp	r0, r1
   11c1c:	bne	11c3c <teste_v_antecessores@@Base+0x208>
   11c20:	movw	r0, #13705	; 0x3589
   11c24:	movt	r0, #1
   11c28:	bl	10be4 <printf@plt>
   11c2c:	ldr	lr, [fp, #-24]	; 0xffffffe8
   11c30:	add	lr, lr, #1
   11c34:	str	lr, [fp, #-24]	; 0xffffffe8
   11c38:	str	r0, [fp, #-72]	; 0xffffffb8
   11c3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11c40:	movw	r1, #0
   11c44:	cmp	r0, r1
   11c48:	bne	11c88 <teste_v_antecessores@@Base+0x254>
   11c4c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11c50:	cmp	r0, #0
   11c54:	bne	11c6c <teste_v_antecessores@@Base+0x238>
   11c58:	movw	r0, #12435	; 0x3093
   11c5c:	movt	r0, #1
   11c60:	bl	10be4 <printf@plt>
   11c64:	str	r0, [fp, #-76]	; 0xffffffb4
   11c68:	b	11c7c <teste_v_antecessores@@Base+0x248>
   11c6c:	movw	r0, #14119	; 0x3727
   11c70:	movt	r0, #1
   11c74:	bl	10be4 <printf@plt>
   11c78:	str	r0, [fp, #-80]	; 0xffffffb0
   11c7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11c80:	str	r0, [fp, #-20]	; 0xffffffec
   11c84:	b	11cfc <teste_v_antecessores@@Base+0x2c8>
   11c88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11c8c:	ldr	r0, [r0]
   11c90:	cmp	r0, #0
   11c94:	beq	11cb4 <teste_v_antecessores@@Base+0x280>
   11c98:	movw	r0, #13769	; 0x35c9
   11c9c:	movt	r0, #1
   11ca0:	bl	10be4 <printf@plt>
   11ca4:	ldr	lr, [fp, #-24]	; 0xffffffe8
   11ca8:	add	lr, lr, #1
   11cac:	str	lr, [fp, #-24]	; 0xffffffe8
   11cb0:	str	r0, [fp, #-84]	; 0xffffffac
   11cb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11cb8:	bl	12ab0 <vetor_apaga@@Base>
   11cbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11cc0:	bl	1226c <grafo_apaga@@Base>
   11cc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11cc8:	cmp	r0, #0
   11ccc:	bne	11ce4 <teste_v_antecessores@@Base+0x2b0>
   11cd0:	movw	r0, #12435	; 0x3093
   11cd4:	movt	r0, #1
   11cd8:	bl	10be4 <printf@plt>
   11cdc:	str	r0, [sp, #88]	; 0x58
   11ce0:	b	11cf4 <teste_v_antecessores@@Base+0x2c0>
   11ce4:	movw	r0, #14119	; 0x3727
   11ce8:	movt	r0, #1
   11cec:	bl	10be4 <printf@plt>
   11cf0:	str	r0, [sp, #84]	; 0x54
   11cf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11cf8:	str	r0, [fp, #-20]	; 0xffffffec
   11cfc:	ldr	r0, [fp, #-20]	; 0xffffffec
   11d00:	sub	sp, fp, #16
   11d04:	pop	{r4, r5, r6, sl, fp, pc}

00011d08 <teste_v_grau@@Base>:
   11d08:	push	{r4, r5, r6, sl, fp, lr}
   11d0c:	add	fp, sp, #16
   11d10:	sub	sp, sp, #128	; 0x80
   11d14:	movw	r0, #0
   11d18:	str	r0, [fp, #-20]	; 0xffffffec
   11d1c:	movw	r1, #8
   11d20:	str	r0, [fp, #-28]	; 0xffffffe4
   11d24:	mov	r0, r1
   11d28:	movw	r1, #22
   11d2c:	movw	r2, #3
   11d30:	str	r2, [fp, #-32]	; 0xffffffe0
   11d34:	movw	r3, #2
   11d38:	str	r3, [fp, #-36]	; 0xffffffdc
   11d3c:	movw	ip, #7
   11d40:	str	ip, [sp]
   11d44:	ldr	lr, [fp, #-36]	; 0xffffffdc
   11d48:	str	lr, [sp, #4]
   11d4c:	ldr	r4, [fp, #-28]	; 0xffffffe4
   11d50:	str	r4, [sp, #8]
   11d54:	str	lr, [sp, #12]
   11d58:	str	ip, [sp, #16]
   11d5c:	movw	r5, #5
   11d60:	str	r5, [sp, #20]
   11d64:	str	r5, [sp, #24]
   11d68:	movw	r5, #4
   11d6c:	str	r5, [sp, #28]
   11d70:	str	r5, [sp, #32]
   11d74:	str	r4, [sp, #36]	; 0x24
   11d78:	str	r5, [sp, #40]	; 0x28
   11d7c:	movw	r5, #6
   11d80:	str	r5, [sp, #44]	; 0x2c
   11d84:	movw	r6, #1
   11d88:	str	r6, [sp, #48]	; 0x30
   11d8c:	str	r6, [sp, #52]	; 0x34
   11d90:	str	ip, [sp, #56]	; 0x38
   11d94:	str	r5, [sp, #60]	; 0x3c
   11d98:	str	r5, [sp, #64]	; 0x40
   11d9c:	ldr	ip, [fp, #-32]	; 0xffffffe0
   11da0:	str	ip, [sp, #68]	; 0x44
   11da4:	str	r4, [sp, #72]	; 0x48
   11da8:	str	r6, [sp, #76]	; 0x4c
   11dac:	bl	10d34 <_g@@Base>
   11db0:	str	r0, [fp, #-24]	; 0xffffffe8
   11db4:	movw	r0, #13817	; 0x35f9
   11db8:	movt	r0, #1
   11dbc:	bl	10be4 <printf@plt>
   11dc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11dc4:	str	r0, [fp, #-40]	; 0xffffffd8
   11dc8:	mov	r0, r1
   11dcc:	mvn	r1, #3
   11dd0:	bl	1289c <v_grau@@Base>
   11dd4:	cmn	r0, #1
   11dd8:	beq	11df8 <teste_v_grau@@Base+0xf0>
   11ddc:	movw	r0, #13828	; 0x3604
   11de0:	movt	r0, #1
   11de4:	bl	10be4 <printf@plt>
   11de8:	ldr	lr, [fp, #-20]	; 0xffffffec
   11dec:	add	lr, lr, #1
   11df0:	str	lr, [fp, #-20]	; 0xffffffec
   11df4:	str	r0, [fp, #-44]	; 0xffffffd4
   11df8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11dfc:	movw	r1, #7
   11e00:	bl	1289c <v_grau@@Base>
   11e04:	cmp	r0, #3
   11e08:	beq	11e28 <teste_v_grau@@Base+0x120>
   11e0c:	movw	r0, #13876	; 0x3634
   11e10:	movt	r0, #1
   11e14:	bl	10be4 <printf@plt>
   11e18:	ldr	lr, [fp, #-20]	; 0xffffffec
   11e1c:	add	lr, lr, #1
   11e20:	str	lr, [fp, #-20]	; 0xffffffec
   11e24:	str	r0, [fp, #-48]	; 0xffffffd0
   11e28:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11e2c:	movw	r1, #5
   11e30:	bl	1289c <v_grau@@Base>
   11e34:	cmp	r0, #2
   11e38:	beq	11e58 <teste_v_grau@@Base+0x150>
   11e3c:	movw	r0, #13923	; 0x3663
   11e40:	movt	r0, #1
   11e44:	bl	10be4 <printf@plt>
   11e48:	ldr	lr, [fp, #-20]	; 0xffffffec
   11e4c:	add	lr, lr, #1
   11e50:	str	lr, [fp, #-20]	; 0xffffffec
   11e54:	str	r0, [fp, #-52]	; 0xffffffcc
   11e58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11e5c:	bl	1226c <grafo_apaga@@Base>
   11e60:	ldr	r0, [fp, #-20]	; 0xffffffec
   11e64:	cmp	r0, #0
   11e68:	bne	11e80 <teste_v_grau@@Base+0x178>
   11e6c:	movw	r0, #12435	; 0x3093
   11e70:	movt	r0, #1
   11e74:	bl	10be4 <printf@plt>
   11e78:	str	r0, [fp, #-56]	; 0xffffffc8
   11e7c:	b	11e90 <teste_v_grau@@Base+0x188>
   11e80:	movw	r0, #14119	; 0x3727
   11e84:	movt	r0, #1
   11e88:	bl	10be4 <printf@plt>
   11e8c:	str	r0, [fp, #-60]	; 0xffffffc4
   11e90:	ldr	r0, [fp, #-20]	; 0xffffffec
   11e94:	sub	sp, fp, #16
   11e98:	pop	{r4, r5, r6, sl, fp, pc}

00011e9c <teste_v_celebridade@@Base>:
   11e9c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11ea0:	add	fp, sp, #24
   11ea4:	sub	sp, sp, #152	; 0x98
   11ea8:	movw	r0, #0
   11eac:	str	r0, [fp, #-28]	; 0xffffffe4
   11eb0:	movw	r1, #8
   11eb4:	str	r0, [fp, #-36]	; 0xffffffdc
   11eb8:	mov	r0, r1
   11ebc:	movw	r1, #30
   11ec0:	movw	r2, #3
   11ec4:	str	r2, [fp, #-40]	; 0xffffffd8
   11ec8:	movw	r3, #2
   11ecc:	str	r3, [fp, #-44]	; 0xffffffd4
   11ed0:	movw	ip, #7
   11ed4:	str	ip, [sp]
   11ed8:	ldr	lr, [fp, #-44]	; 0xffffffd4
   11edc:	str	lr, [sp, #4]
   11ee0:	ldr	r4, [fp, #-36]	; 0xffffffdc
   11ee4:	str	r4, [sp, #8]
   11ee8:	str	lr, [sp, #12]
   11eec:	str	ip, [sp, #16]
   11ef0:	movw	r5, #5
   11ef4:	str	r5, [sp, #20]
   11ef8:	str	r5, [sp, #24]
   11efc:	movw	r6, #4
   11f00:	str	r6, [sp, #28]
   11f04:	str	r6, [sp, #32]
   11f08:	str	r4, [sp, #36]	; 0x24
   11f0c:	str	r6, [sp, #40]	; 0x28
   11f10:	movw	r7, #6
   11f14:	str	r7, [sp, #44]	; 0x2c
   11f18:	movw	r8, #1
   11f1c:	str	r8, [sp, #48]	; 0x30
   11f20:	str	r8, [sp, #52]	; 0x34
   11f24:	str	ip, [sp, #56]	; 0x38
   11f28:	str	r7, [sp, #60]	; 0x3c
   11f2c:	str	r7, [sp, #64]	; 0x40
   11f30:	ldr	ip, [fp, #-40]	; 0xffffffd8
   11f34:	str	ip, [sp, #68]	; 0x44
   11f38:	str	r4, [sp, #72]	; 0x48
   11f3c:	str	r8, [sp, #76]	; 0x4c
   11f40:	str	r8, [sp, #80]	; 0x50
   11f44:	str	lr, [sp, #84]	; 0x54
   11f48:	str	r7, [sp, #88]	; 0x58
   11f4c:	str	lr, [sp, #92]	; 0x5c
   11f50:	str	r6, [sp, #96]	; 0x60
   11f54:	str	lr, [sp, #100]	; 0x64
   11f58:	str	r5, [sp, #104]	; 0x68
   11f5c:	str	lr, [sp, #108]	; 0x6c
   11f60:	bl	10d34 <_g@@Base>
   11f64:	str	r0, [fp, #-32]	; 0xffffffe0
   11f68:	movw	r0, #13970	; 0x3692
   11f6c:	movt	r0, #1
   11f70:	bl	10be4 <printf@plt>
   11f74:	ldr	r1, [fp, #-32]	; 0xffffffe0
   11f78:	str	r0, [fp, #-48]	; 0xffffffd0
   11f7c:	mov	r0, r1
   11f80:	movw	r1, #7
   11f84:	bl	12930 <v_celebridade@@Base>
   11f88:	cmp	r0, #0
   11f8c:	beq	11fac <teste_v_celebridade@@Base+0x110>
   11f90:	movw	r0, #13988	; 0x36a4
   11f94:	movt	r0, #1
   11f98:	bl	10be4 <printf@plt>
   11f9c:	ldr	lr, [fp, #-28]	; 0xffffffe4
   11fa0:	add	lr, lr, #1
   11fa4:	str	lr, [fp, #-28]	; 0xffffffe4
   11fa8:	str	r0, [fp, #-52]	; 0xffffffcc
   11fac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11fb0:	movw	r1, #2
   11fb4:	bl	12930 <v_celebridade@@Base>
   11fb8:	cmp	r0, #1
   11fbc:	beq	11fdc <teste_v_celebridade@@Base+0x140>
   11fc0:	movw	r0, #14044	; 0x36dc
   11fc4:	movt	r0, #1
   11fc8:	bl	10be4 <printf@plt>
   11fcc:	ldr	lr, [fp, #-28]	; 0xffffffe4
   11fd0:	add	lr, lr, #1
   11fd4:	str	lr, [fp, #-28]	; 0xffffffe4
   11fd8:	str	r0, [fp, #-56]	; 0xffffffc8
   11fdc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11fe0:	bl	1226c <grafo_apaga@@Base>
   11fe4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11fe8:	cmp	r0, #0
   11fec:	bne	12004 <teste_v_celebridade@@Base+0x168>
   11ff0:	movw	r0, #12435	; 0x3093
   11ff4:	movt	r0, #1
   11ff8:	bl	10be4 <printf@plt>
   11ffc:	str	r0, [fp, #-60]	; 0xffffffc4
   12000:	b	12014 <teste_v_celebridade@@Base+0x178>
   12004:	movw	r0, #14119	; 0x3727
   12008:	movt	r0, #1
   1200c:	bl	10be4 <printf@plt>
   12010:	str	r0, [fp, #-64]	; 0xffffffc0
   12014:	ldr	r0, [fp, #-28]	; 0xffffffe4
   12018:	sub	sp, fp, #24
   1201c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00012020 <main@@Base>:
   12020:	push	{fp, lr}
   12024:	mov	fp, sp
   12028:	sub	sp, sp, #32
   1202c:	movw	r0, #0
   12030:	str	r0, [fp, #-4]
   12034:	movw	r1, #16452	; 0x4044
   12038:	movt	r1, #2
   1203c:	ldr	r1, [r1]
   12040:	str	r0, [fp, #-12]
   12044:	mov	r0, r1
   12048:	ldr	r1, [fp, #-12]
   1204c:	movw	r2, #2
   12050:	ldr	r3, [fp, #-12]
   12054:	bl	10c2c <setvbuf@plt>
   12058:	movw	r1, #16448	; 0x4040
   1205c:	movt	r1, #2
   12060:	ldr	r1, [r1]
   12064:	str	r0, [sp, #16]
   12068:	mov	r0, r1
   1206c:	movw	r1, #0
   12070:	str	r1, [sp, #12]
   12074:	movw	r2, #2
   12078:	ldr	r3, [sp, #12]
   1207c:	bl	10c2c <setvbuf@plt>
   12080:	movw	r1, #0
   12084:	str	r1, [fp, #-8]
   12088:	str	r0, [sp, #8]
   1208c:	bl	10f00 <teste_grafo_novo@@Base>
   12090:	ldr	r1, [fp, #-8]
   12094:	add	r0, r1, r0
   12098:	str	r0, [fp, #-8]
   1209c:	bl	110bc <teste_grafo_aresta@@Base>
   120a0:	ldr	r1, [fp, #-8]
   120a4:	add	r0, r1, r0
   120a8:	str	r0, [fp, #-8]
   120ac:	bl	11290 <teste_grafo_adiciona@@Base>
   120b0:	ldr	r1, [fp, #-8]
   120b4:	add	r0, r1, r0
   120b8:	str	r0, [fp, #-8]
   120bc:	bl	11550 <teste_grafo_remove@@Base>
   120c0:	ldr	r1, [fp, #-8]
   120c4:	add	r0, r1, r0
   120c8:	str	r0, [fp, #-8]
   120cc:	bl	11760 <teste_v_sucessores@@Base>
   120d0:	ldr	r1, [fp, #-8]
   120d4:	add	r0, r1, r0
   120d8:	str	r0, [fp, #-8]
   120dc:	bl	11a34 <teste_v_antecessores@@Base>
   120e0:	ldr	r1, [fp, #-8]
   120e4:	add	r0, r1, r0
   120e8:	str	r0, [fp, #-8]
   120ec:	bl	11d08 <teste_v_grau@@Base>
   120f0:	ldr	r1, [fp, #-8]
   120f4:	add	r0, r1, r0
   120f8:	str	r0, [fp, #-8]
   120fc:	bl	11e9c <teste_v_celebridade@@Base>
   12100:	ldr	r1, [fp, #-8]
   12104:	add	r0, r1, r0
   12108:	str	r0, [fp, #-8]
   1210c:	ldr	r0, [fp, #-8]
   12110:	cmp	r0, #0
   12114:	bne	1212c <main@@Base+0x10c>
   12118:	movw	r0, #14096	; 0x3710
   1211c:	movt	r0, #1
   12120:	bl	10be4 <printf@plt>
   12124:	str	r0, [sp, #4]
   12128:	b	12140 <main@@Base+0x120>
   1212c:	ldr	r1, [fp, #-8]
   12130:	movw	r0, #14121	; 0x3729
   12134:	movt	r0, #1
   12138:	bl	10be4 <printf@plt>
   1213c:	str	r0, [sp]
   12140:	movw	r0, #0
   12144:	mov	sp, fp
   12148:	pop	{fp, pc}

0001214c <cria_elem@@Base>:
   1214c:	push	{fp, lr}
   12150:	mov	fp, sp
   12154:	sub	sp, sp, #16
   12158:	str	r0, [sp, #8]
   1215c:	movw	r0, #8
   12160:	bl	10c08 <malloc@plt>
   12164:	str	r0, [sp, #4]
   12168:	ldr	r0, [sp, #4]
   1216c:	movw	lr, #0
   12170:	cmp	r0, lr
   12174:	bne	12184 <cria_elem@@Base+0x38>
   12178:	movw	r0, #0
   1217c:	str	r0, [fp, #-4]
   12180:	b	121a4 <cria_elem@@Base+0x58>
   12184:	ldr	r0, [sp, #8]
   12188:	ldr	r1, [sp, #4]
   1218c:	str	r0, [r1]
   12190:	ldr	r0, [sp, #4]
   12194:	movw	r1, #0
   12198:	str	r1, [r0, #4]
   1219c:	ldr	r0, [sp, #4]
   121a0:	str	r0, [fp, #-4]
   121a4:	ldr	r0, [fp, #-4]
   121a8:	mov	sp, fp
   121ac:	pop	{fp, pc}

000121b0 <grafo_novo@@Base>:
   121b0:	push	{fp, lr}
   121b4:	mov	fp, sp
   121b8:	sub	sp, sp, #16
   121bc:	str	r0, [sp, #8]
   121c0:	ldr	r0, [sp, #8]
   121c4:	cmp	r0, #1
   121c8:	bge	121d8 <grafo_novo@@Base+0x28>
   121cc:	movw	r0, #0
   121d0:	str	r0, [fp, #-4]
   121d4:	b	12260 <grafo_novo@@Base+0xb0>
   121d8:	mov	r0, #8
   121dc:	bl	10c08 <malloc@plt>
   121e0:	str	r0, [sp]
   121e4:	ldr	r0, [sp, #8]
   121e8:	ldr	lr, [sp]
   121ec:	str	r0, [lr]
   121f0:	ldr	r0, [sp, #8]
   121f4:	lsl	r0, r0, #3
   121f8:	bl	10c08 <malloc@plt>
   121fc:	ldr	lr, [sp]
   12200:	str	r0, [lr, #4]
   12204:	movw	r0, #0
   12208:	str	r0, [sp, #4]
   1220c:	ldr	r0, [sp, #4]
   12210:	ldr	r1, [sp, #8]
   12214:	cmp	r0, r1
   12218:	bge	12258 <grafo_novo@@Base+0xa8>
   1221c:	ldr	r0, [sp]
   12220:	ldr	r0, [r0, #4]
   12224:	ldr	r1, [sp, #4]
   12228:	mov	r2, #0
   1222c:	str	r2, [r0, r1, lsl #3]
   12230:	ldr	r0, [sp]
   12234:	ldr	r0, [r0, #4]
   12238:	ldr	r1, [sp, #4]
   1223c:	add	r0, r0, r1, lsl #3
   12240:	movw	r1, #0
   12244:	str	r1, [r0, #4]
   12248:	ldr	r0, [sp, #4]
   1224c:	add	r0, r0, #1
   12250:	str	r0, [sp, #4]
   12254:	b	1220c <grafo_novo@@Base+0x5c>
   12258:	ldr	r0, [sp]
   1225c:	str	r0, [fp, #-4]
   12260:	ldr	r0, [fp, #-4]
   12264:	mov	sp, fp
   12268:	pop	{fp, pc}

0001226c <grafo_apaga@@Base>:
   1226c:	push	{fp, lr}
   12270:	mov	fp, sp
   12274:	sub	sp, sp, #16
   12278:	str	r0, [fp, #-4]
   1227c:	ldr	r0, [fp, #-4]
   12280:	movw	r1, #0
   12284:	cmp	r0, r1
   12288:	bne	12290 <grafo_apaga@@Base+0x24>
   1228c:	b	1231c <grafo_apaga@@Base+0xb0>
   12290:	movw	r0, #0
   12294:	str	r0, [sp, #8]
   12298:	ldr	r0, [sp, #8]
   1229c:	ldr	r1, [fp, #-4]
   122a0:	ldr	r1, [r1]
   122a4:	cmp	r0, r1
   122a8:	bge	12308 <grafo_apaga@@Base+0x9c>
   122ac:	ldr	r0, [fp, #-4]
   122b0:	ldr	r0, [r0, #4]
   122b4:	ldr	r1, [sp, #8]
   122b8:	add	r0, r0, r1, lsl #3
   122bc:	ldr	r0, [r0, #4]
   122c0:	str	r0, [sp, #4]
   122c4:	ldr	r0, [sp, #4]
   122c8:	movw	r1, #0
   122cc:	cmp	r0, r1
   122d0:	beq	122f4 <grafo_apaga@@Base+0x88>
   122d4:	ldr	r0, [sp, #4]
   122d8:	str	r0, [sp]
   122dc:	ldr	r0, [sp, #4]
   122e0:	ldr	r0, [r0, #4]
   122e4:	str	r0, [sp, #4]
   122e8:	ldr	r0, [sp]
   122ec:	bl	10bf0 <free@plt>
   122f0:	b	122c4 <grafo_apaga@@Base+0x58>
   122f4:	b	122f8 <grafo_apaga@@Base+0x8c>
   122f8:	ldr	r0, [sp, #8]
   122fc:	add	r0, r0, #1
   12300:	str	r0, [sp, #8]
   12304:	b	12298 <grafo_apaga@@Base+0x2c>
   12308:	ldr	r0, [fp, #-4]
   1230c:	ldr	r0, [r0, #4]
   12310:	bl	10bf0 <free@plt>
   12314:	ldr	r0, [fp, #-4]
   12318:	bl	10bf0 <free@plt>
   1231c:	mov	sp, fp
   12320:	pop	{fp, pc}

00012324 <grafo_aresta@@Base>:
   12324:	sub	sp, sp, #20
   12328:	str	r0, [sp, #12]
   1232c:	str	r1, [sp, #8]
   12330:	str	r2, [sp, #4]
   12334:	ldr	r0, [sp, #12]
   12338:	movw	r1, #0
   1233c:	cmp	r0, r1
   12340:	beq	12358 <grafo_aresta@@Base+0x34>
   12344:	ldr	r0, [sp, #8]
   12348:	ldr	r1, [sp, #12]
   1234c:	ldr	r1, [r1]
   12350:	cmp	r0, r1
   12354:	ble	12364 <grafo_aresta@@Base+0x40>
   12358:	mvn	r0, #0
   1235c:	str	r0, [sp, #16]
   12360:	b	123e4 <grafo_aresta@@Base+0xc0>
   12364:	ldr	r0, [sp, #4]
   12368:	ldr	r1, [sp, #12]
   1236c:	ldr	r1, [r1]
   12370:	cmp	r0, r1
   12374:	ble	12384 <grafo_aresta@@Base+0x60>
   12378:	movw	r0, #0
   1237c:	str	r0, [sp, #16]
   12380:	b	123e4 <grafo_aresta@@Base+0xc0>
   12384:	ldr	r0, [sp, #12]
   12388:	ldr	r0, [r0, #4]
   1238c:	ldr	r1, [sp, #8]
   12390:	add	r0, r0, r1, lsl #3
   12394:	ldr	r0, [r0, #4]
   12398:	str	r0, [sp]
   1239c:	ldr	r0, [sp]
   123a0:	movw	r1, #0
   123a4:	cmp	r0, r1
   123a8:	beq	123dc <grafo_aresta@@Base+0xb8>
   123ac:	ldr	r0, [sp]
   123b0:	ldr	r0, [r0]
   123b4:	ldr	r1, [sp, #4]
   123b8:	cmp	r0, r1
   123bc:	bne	123cc <grafo_aresta@@Base+0xa8>
   123c0:	movw	r0, #1
   123c4:	str	r0, [sp, #16]
   123c8:	b	123e4 <grafo_aresta@@Base+0xc0>
   123cc:	ldr	r0, [sp]
   123d0:	ldr	r0, [r0, #4]
   123d4:	str	r0, [sp]
   123d8:	b	1239c <grafo_aresta@@Base+0x78>
   123dc:	movw	r0, #0
   123e0:	str	r0, [sp, #16]
   123e4:	ldr	r0, [sp, #16]
   123e8:	add	sp, sp, #20
   123ec:	bx	lr

000123f0 <grafo_adiciona@@Base>:
   123f0:	push	{fp, lr}
   123f4:	mov	fp, sp
   123f8:	sub	sp, sp, #24
   123fc:	str	r0, [fp, #-8]
   12400:	str	r1, [sp, #12]
   12404:	str	r2, [sp, #8]
   12408:	ldr	r0, [fp, #-8]
   1240c:	movw	r1, #0
   12410:	cmp	r0, r1
   12414:	beq	12440 <grafo_adiciona@@Base+0x50>
   12418:	ldr	r0, [sp, #12]
   1241c:	ldr	r1, [fp, #-8]
   12420:	ldr	r1, [r1]
   12424:	cmp	r0, r1
   12428:	bgt	12440 <grafo_adiciona@@Base+0x50>
   1242c:	ldr	r0, [sp, #8]
   12430:	ldr	r1, [fp, #-8]
   12434:	ldr	r1, [r1]
   12438:	cmp	r0, r1
   1243c:	ble	1244c <grafo_adiciona@@Base+0x5c>
   12440:	mvn	r0, #0
   12444:	str	r0, [fp, #-4]
   12448:	b	124dc <grafo_adiciona@@Base+0xec>
   1244c:	ldr	r0, [fp, #-8]
   12450:	ldr	r1, [sp, #12]
   12454:	ldr	r2, [sp, #8]
   12458:	bl	12324 <grafo_aresta@@Base>
   1245c:	cmp	r0, #1
   12460:	bne	12470 <grafo_adiciona@@Base+0x80>
   12464:	movw	r0, #0
   12468:	str	r0, [fp, #-4]
   1246c:	b	124dc <grafo_adiciona@@Base+0xec>
   12470:	ldr	r0, [fp, #-8]
   12474:	ldr	r0, [r0, #4]
   12478:	ldr	r1, [sp, #12]
   1247c:	add	r0, r0, r1, lsl #3
   12480:	ldr	r0, [r0, #4]
   12484:	str	r0, [sp, #4]
   12488:	ldr	r0, [sp, #8]
   1248c:	bl	1214c <cria_elem@@Base>
   12490:	ldr	r1, [fp, #-8]
   12494:	ldr	r1, [r1, #4]
   12498:	ldr	lr, [sp, #12]
   1249c:	add	r1, r1, lr, lsl #3
   124a0:	str	r0, [r1, #4]
   124a4:	ldr	r0, [sp, #4]
   124a8:	ldr	r1, [fp, #-8]
   124ac:	ldr	r1, [r1, #4]
   124b0:	ldr	lr, [sp, #12]
   124b4:	add	r1, r1, lr, lsl #3
   124b8:	ldr	r1, [r1, #4]
   124bc:	str	r0, [r1, #4]
   124c0:	ldr	r0, [fp, #-8]
   124c4:	ldr	r0, [r0, #4]
   124c8:	ldr	r1, [r0]
   124cc:	add	r1, r1, #1
   124d0:	str	r1, [r0]
   124d4:	movw	r0, #1
   124d8:	str	r0, [fp, #-4]
   124dc:	ldr	r0, [fp, #-4]
   124e0:	mov	sp, fp
   124e4:	pop	{fp, pc}

000124e8 <grafo_remove@@Base>:
   124e8:	push	{fp, lr}
   124ec:	mov	fp, sp
   124f0:	sub	sp, sp, #32
   124f4:	str	r0, [fp, #-8]
   124f8:	str	r1, [fp, #-12]
   124fc:	str	r2, [sp, #16]
   12500:	ldr	r0, [fp, #-8]
   12504:	movw	r1, #0
   12508:	cmp	r0, r1
   1250c:	beq	1269c <grafo_remove@@Base+0x1b4>
   12510:	ldr	r0, [fp, #-12]
   12514:	ldr	r1, [fp, #-8]
   12518:	ldr	r1, [r1]
   1251c:	cmp	r0, r1
   12520:	bgt	1269c <grafo_remove@@Base+0x1b4>
   12524:	ldr	r0, [sp, #16]
   12528:	ldr	r1, [fp, #-8]
   1252c:	ldr	r1, [r1]
   12530:	cmp	r0, r1
   12534:	bgt	1269c <grafo_remove@@Base+0x1b4>
   12538:	ldr	r0, [fp, #-8]
   1253c:	ldr	r0, [r0, #4]
   12540:	ldr	r1, [fp, #-12]
   12544:	add	r0, r0, r1, lsl #3
   12548:	ldr	r0, [r0, #4]
   1254c:	movw	r1, #0
   12550:	cmp	r0, r1
   12554:	bne	12564 <grafo_remove@@Base+0x7c>
   12558:	movw	r0, #0
   1255c:	str	r0, [fp, #-4]
   12560:	b	126a4 <grafo_remove@@Base+0x1bc>
   12564:	ldr	r0, [fp, #-8]
   12568:	ldr	r0, [r0, #4]
   1256c:	ldr	r1, [fp, #-12]
   12570:	add	r0, r0, r1, lsl #3
   12574:	ldr	r0, [r0, #4]
   12578:	ldr	r0, [r0]
   1257c:	ldr	r1, [sp, #16]
   12580:	cmp	r0, r1
   12584:	bne	125e8 <grafo_remove@@Base+0x100>
   12588:	ldr	r0, [fp, #-8]
   1258c:	ldr	r0, [r0, #4]
   12590:	ldr	r1, [fp, #-12]
   12594:	add	r0, r0, r1, lsl #3
   12598:	ldr	r0, [r0, #4]
   1259c:	str	r0, [sp, #12]
   125a0:	ldr	r0, [fp, #-8]
   125a4:	ldr	r0, [r0, #4]
   125a8:	ldr	r1, [fp, #-12]
   125ac:	add	r0, r0, r1, lsl #3
   125b0:	ldr	r1, [r0, #4]
   125b4:	ldr	r1, [r1, #4]
   125b8:	str	r1, [r0, #4]
   125bc:	ldr	r0, [fp, #-8]
   125c0:	ldr	r0, [r0, #4]
   125c4:	ldr	r1, [r0]
   125c8:	mvn	r2, #0
   125cc:	add	r1, r1, r2
   125d0:	str	r1, [r0]
   125d4:	ldr	r0, [sp, #12]
   125d8:	bl	10bf0 <free@plt>
   125dc:	movw	r0, #1
   125e0:	str	r0, [fp, #-4]
   125e4:	b	126a4 <grafo_remove@@Base+0x1bc>
   125e8:	mov	r0, #0
   125ec:	str	r0, [sp, #4]
   125f0:	ldr	r0, [fp, #-8]
   125f4:	ldr	r0, [r0, #4]
   125f8:	ldr	r1, [fp, #-12]
   125fc:	add	r0, r0, r1, lsl #3
   12600:	ldr	r0, [r0, #4]
   12604:	str	r0, [sp, #8]
   12608:	ldr	r0, [sp, #8]
   1260c:	movw	r1, #0
   12610:	cmp	r0, r1
   12614:	beq	12690 <grafo_remove@@Base+0x1a8>
   12618:	ldr	r0, [sp, #8]
   1261c:	ldr	r0, [r0]
   12620:	ldr	r1, [sp, #16]
   12624:	cmp	r0, r1
   12628:	bne	12678 <grafo_remove@@Base+0x190>
   1262c:	ldr	r0, [sp, #4]
   12630:	movw	r1, #0
   12634:	cmp	r0, r1
   12638:	beq	12678 <grafo_remove@@Base+0x190>
   1263c:	ldr	r0, [sp, #8]
   12640:	ldr	r0, [r0, #4]
   12644:	ldr	r1, [sp, #4]
   12648:	str	r0, [r1, #4]
   1264c:	ldr	r0, [fp, #-8]
   12650:	ldr	r0, [r0, #4]
   12654:	ldr	r1, [r0]
   12658:	mvn	r2, #0
   1265c:	add	r1, r1, r2
   12660:	str	r1, [r0]
   12664:	ldr	r0, [sp, #8]
   12668:	bl	10bf0 <free@plt>
   1266c:	movw	r0, #1
   12670:	str	r0, [fp, #-4]
   12674:	b	126a4 <grafo_remove@@Base+0x1bc>
   12678:	ldr	r0, [sp, #8]
   1267c:	str	r0, [sp, #4]
   12680:	ldr	r0, [sp, #8]
   12684:	ldr	r0, [r0, #4]
   12688:	str	r0, [sp, #8]
   1268c:	b	12608 <grafo_remove@@Base+0x120>
   12690:	movw	r0, #0
   12694:	str	r0, [fp, #-4]
   12698:	b	126a4 <grafo_remove@@Base+0x1bc>
   1269c:	mvn	r0, #0
   126a0:	str	r0, [fp, #-4]
   126a4:	ldr	r0, [fp, #-4]
   126a8:	mov	sp, fp
   126ac:	pop	{fp, pc}

000126b0 <v_sucessores@@Base>:
   126b0:	push	{fp, lr}
   126b4:	mov	fp, sp
   126b8:	sub	sp, sp, #32
   126bc:	str	r0, [fp, #-8]
   126c0:	str	r1, [fp, #-12]
   126c4:	ldr	r0, [fp, #-8]
   126c8:	movw	r1, #0
   126cc:	cmp	r0, r1
   126d0:	beq	1276c <v_sucessores@@Base+0xbc>
   126d4:	ldr	r0, [fp, #-12]
   126d8:	ldr	r1, [fp, #-8]
   126dc:	ldr	r1, [r1]
   126e0:	cmp	r0, r1
   126e4:	bge	1276c <v_sucessores@@Base+0xbc>
   126e8:	ldr	r0, [fp, #-12]
   126ec:	cmp	r0, #0
   126f0:	blt	1276c <v_sucessores@@Base+0xbc>
   126f4:	mov	r0, #0
   126f8:	str	r0, [sp, #16]
   126fc:	bl	12a4c <vetor_novo@@Base>
   12700:	str	r0, [sp, #12]
   12704:	ldr	r0, [fp, #-8]
   12708:	ldr	r0, [r0, #4]
   1270c:	ldr	lr, [fp, #-12]
   12710:	add	r0, r0, lr, lsl #3
   12714:	ldr	r0, [r0, #4]
   12718:	str	r0, [sp, #8]
   1271c:	ldr	r0, [sp, #8]
   12720:	movw	r1, #0
   12724:	cmp	r0, r1
   12728:	beq	12760 <v_sucessores@@Base+0xb0>
   1272c:	ldr	r0, [sp, #12]
   12730:	ldr	r1, [sp, #8]
   12734:	ldr	r1, [r1]
   12738:	ldr	r2, [sp, #16]
   1273c:	bl	12c14 <vetor_insere@@Base>
   12740:	ldr	r1, [sp, #16]
   12744:	add	r1, r1, #1
   12748:	str	r1, [sp, #16]
   1274c:	str	r0, [sp, #4]
   12750:	ldr	r0, [sp, #8]
   12754:	ldr	r0, [r0, #4]
   12758:	str	r0, [sp, #8]
   1275c:	b	1271c <v_sucessores@@Base+0x6c>
   12760:	ldr	r0, [sp, #12]
   12764:	str	r0, [fp, #-4]
   12768:	b	12774 <v_sucessores@@Base+0xc4>
   1276c:	movw	r0, #0
   12770:	str	r0, [fp, #-4]
   12774:	ldr	r0, [fp, #-4]
   12778:	mov	sp, fp
   1277c:	pop	{fp, pc}

00012780 <v_antecessores@@Base>:
   12780:	push	{fp, lr}
   12784:	mov	fp, sp
   12788:	sub	sp, sp, #32
   1278c:	str	r0, [fp, #-8]
   12790:	str	r1, [fp, #-12]
   12794:	ldr	r0, [fp, #-8]
   12798:	movw	r1, #0
   1279c:	cmp	r0, r1
   127a0:	beq	12888 <v_antecessores@@Base+0x108>
   127a4:	ldr	r0, [fp, #-12]
   127a8:	ldr	r1, [fp, #-8]
   127ac:	ldr	r1, [r1]
   127b0:	cmp	r0, r1
   127b4:	bge	12888 <v_antecessores@@Base+0x108>
   127b8:	ldr	r0, [fp, #-12]
   127bc:	cmp	r0, #0
   127c0:	blt	12888 <v_antecessores@@Base+0x108>
   127c4:	movw	r0, #10828	; 0x2a4c
   127c8:	movt	r0, #1
   127cc:	blx	r0
   127d0:	str	r0, [sp, #16]
   127d4:	movw	r0, #0
   127d8:	str	r0, [sp, #8]
   127dc:	str	r0, [sp, #12]
   127e0:	ldr	r0, [sp, #12]
   127e4:	ldr	r1, [fp, #-8]
   127e8:	ldr	r1, [r1]
   127ec:	cmp	r0, r1
   127f0:	bge	1287c <v_antecessores@@Base+0xfc>
   127f4:	ldr	r0, [fp, #-8]
   127f8:	ldr	r0, [r0, #4]
   127fc:	ldr	r1, [sp, #12]
   12800:	add	r0, r0, r1, lsl #3
   12804:	ldr	r0, [r0, #4]
   12808:	str	r0, [sp, #4]
   1280c:	ldr	r0, [sp, #4]
   12810:	movw	r1, #0
   12814:	cmp	r0, r1
   12818:	beq	12868 <v_antecessores@@Base+0xe8>
   1281c:	ldr	r0, [sp, #4]
   12820:	ldr	r0, [r0]
   12824:	ldr	r1, [fp, #-12]
   12828:	cmp	r0, r1
   1282c:	bne	12854 <v_antecessores@@Base+0xd4>
   12830:	ldr	r0, [sp, #16]
   12834:	ldr	r1, [sp, #12]
   12838:	ldr	r2, [sp, #8]
   1283c:	bl	12c14 <vetor_insere@@Base>
   12840:	ldr	r1, [sp, #8]
   12844:	add	r1, r1, #1
   12848:	str	r1, [sp, #8]
   1284c:	str	r0, [sp]
   12850:	b	12868 <v_antecessores@@Base+0xe8>
   12854:	b	12858 <v_antecessores@@Base+0xd8>
   12858:	ldr	r0, [sp, #4]
   1285c:	ldr	r0, [r0, #4]
   12860:	str	r0, [sp, #4]
   12864:	b	1280c <v_antecessores@@Base+0x8c>
   12868:	b	1286c <v_antecessores@@Base+0xec>
   1286c:	ldr	r0, [sp, #12]
   12870:	add	r0, r0, #1
   12874:	str	r0, [sp, #12]
   12878:	b	127e0 <v_antecessores@@Base+0x60>
   1287c:	ldr	r0, [sp, #16]
   12880:	str	r0, [fp, #-4]
   12884:	b	12890 <v_antecessores@@Base+0x110>
   12888:	movw	r0, #0
   1288c:	str	r0, [fp, #-4]
   12890:	ldr	r0, [fp, #-4]
   12894:	mov	sp, fp
   12898:	pop	{fp, pc}

0001289c <v_grau@@Base>:
   1289c:	push	{fp, lr}
   128a0:	mov	fp, sp
   128a4:	sub	sp, sp, #32
   128a8:	str	r0, [fp, #-8]
   128ac:	str	r1, [fp, #-12]
   128b0:	ldr	r0, [fp, #-12]
   128b4:	cmp	r0, #0
   128b8:	bge	128c8 <v_grau@@Base+0x2c>
   128bc:	mvn	r0, #0
   128c0:	str	r0, [fp, #-4]
   128c4:	b	12924 <v_grau@@Base+0x88>
   128c8:	ldr	r0, [fp, #-8]
   128cc:	ldr	r1, [fp, #-12]
   128d0:	bl	12780 <v_antecessores@@Base>
   128d4:	str	r0, [sp, #16]
   128d8:	ldr	r0, [fp, #-8]
   128dc:	ldr	r1, [fp, #-12]
   128e0:	bl	126b0 <v_sucessores@@Base>
   128e4:	str	r0, [sp, #12]
   128e8:	ldr	r0, [sp, #16]
   128ec:	bl	12b68 <vetor_tamanho@@Base>
   128f0:	ldr	r1, [sp, #12]
   128f4:	str	r0, [sp, #4]
   128f8:	mov	r0, r1
   128fc:	bl	12b68 <vetor_tamanho@@Base>
   12900:	ldr	r1, [sp, #4]
   12904:	add	r0, r1, r0
   12908:	str	r0, [sp, #8]
   1290c:	ldr	r0, [sp, #16]
   12910:	bl	12ab0 <vetor_apaga@@Base>
   12914:	ldr	r0, [sp, #12]
   12918:	bl	12ab0 <vetor_apaga@@Base>
   1291c:	ldr	r0, [sp, #8]
   12920:	str	r0, [fp, #-4]
   12924:	ldr	r0, [fp, #-4]
   12928:	mov	sp, fp
   1292c:	pop	{fp, pc}

00012930 <v_celebridade@@Base>:
   12930:	sub	sp, sp, #24
   12934:	str	r0, [sp, #16]
   12938:	str	r1, [sp, #12]
   1293c:	ldr	r0, [sp, #16]
   12940:	movw	r1, #0
   12944:	cmp	r0, r1
   12948:	bne	12958 <v_celebridade@@Base+0x28>
   1294c:	mvn	r0, #0
   12950:	str	r0, [sp, #20]
   12954:	b	12a40 <v_celebridade@@Base+0x110>
   12958:	ldr	r0, [sp, #16]
   1295c:	ldr	r0, [r0, #4]
   12960:	ldr	r1, [sp, #12]
   12964:	add	r0, r0, r1, lsl #3
   12968:	ldr	r0, [r0]
   1296c:	cmp	r0, #0
   12970:	beq	12980 <v_celebridade@@Base+0x50>
   12974:	movw	r0, #0
   12978:	str	r0, [sp, #20]
   1297c:	b	12a40 <v_celebridade@@Base+0x110>
   12980:	movw	r0, #0
   12984:	str	r0, [sp, #4]
   12988:	str	r0, [sp, #8]
   1298c:	ldr	r0, [sp, #8]
   12990:	ldr	r1, [sp, #16]
   12994:	ldr	r1, [r1]
   12998:	cmp	r0, r1
   1299c:	bge	12a14 <v_celebridade@@Base+0xe4>
   129a0:	ldr	r0, [sp, #16]
   129a4:	ldr	r0, [r0, #4]
   129a8:	ldr	r1, [sp, #8]
   129ac:	add	r0, r0, r1, lsl #3
   129b0:	ldr	r0, [r0, #4]
   129b4:	str	r0, [sp]
   129b8:	ldr	r0, [sp]
   129bc:	movw	r1, #0
   129c0:	cmp	r0, r1
   129c4:	beq	12a00 <v_celebridade@@Base+0xd0>
   129c8:	ldr	r0, [sp]
   129cc:	ldr	r0, [r0]
   129d0:	ldr	r1, [sp, #12]
   129d4:	cmp	r0, r1
   129d8:	bne	129ec <v_celebridade@@Base+0xbc>
   129dc:	ldr	r0, [sp, #4]
   129e0:	add	r0, r0, #1
   129e4:	str	r0, [sp, #4]
   129e8:	b	12a00 <v_celebridade@@Base+0xd0>
   129ec:	b	129f0 <v_celebridade@@Base+0xc0>
   129f0:	ldr	r0, [sp]
   129f4:	ldr	r0, [r0, #4]
   129f8:	str	r0, [sp]
   129fc:	b	129b8 <v_celebridade@@Base+0x88>
   12a00:	b	12a04 <v_celebridade@@Base+0xd4>
   12a04:	ldr	r0, [sp, #8]
   12a08:	add	r0, r0, #1
   12a0c:	str	r0, [sp, #8]
   12a10:	b	1298c <v_celebridade@@Base+0x5c>
   12a14:	ldr	r0, [sp, #4]
   12a18:	add	r0, r0, #1
   12a1c:	ldr	r1, [sp, #16]
   12a20:	ldr	r1, [r1]
   12a24:	cmp	r0, r1
   12a28:	bne	12a38 <v_celebridade@@Base+0x108>
   12a2c:	movw	r0, #1
   12a30:	str	r0, [sp, #20]
   12a34:	b	12a40 <v_celebridade@@Base+0x110>
   12a38:	movw	r0, #0
   12a3c:	str	r0, [sp, #20]
   12a40:	ldr	r0, [sp, #20]
   12a44:	add	sp, sp, #24
   12a48:	bx	lr

00012a4c <vetor_novo@@Base>:
   12a4c:	push	{fp, lr}
   12a50:	mov	fp, sp
   12a54:	sub	sp, sp, #8
   12a58:	movw	r0, #12
   12a5c:	bl	10c08 <malloc@plt>
   12a60:	str	r0, [sp]
   12a64:	ldr	r0, [sp]
   12a68:	movw	lr, #0
   12a6c:	cmp	r0, lr
   12a70:	bne	12a80 <vetor_novo@@Base+0x34>
   12a74:	movw	r0, #0
   12a78:	str	r0, [sp, #4]
   12a7c:	b	12aa4 <vetor_novo@@Base+0x58>
   12a80:	ldr	r0, [sp]
   12a84:	movw	r1, #0
   12a88:	str	r1, [r0]
   12a8c:	ldr	r0, [sp]
   12a90:	str	r1, [r0, #4]
   12a94:	ldr	r0, [sp]
   12a98:	str	r1, [r0, #8]
   12a9c:	ldr	r0, [sp]
   12aa0:	str	r0, [sp, #4]
   12aa4:	ldr	r0, [sp, #4]
   12aa8:	mov	sp, fp
   12aac:	pop	{fp, pc}

00012ab0 <vetor_apaga@@Base>:
   12ab0:	push	{fp, lr}
   12ab4:	mov	fp, sp
   12ab8:	sub	sp, sp, #8
   12abc:	str	r0, [sp, #4]
   12ac0:	ldr	r0, [sp, #4]
   12ac4:	movw	r1, #0
   12ac8:	cmp	r0, r1
   12acc:	bne	12ad4 <vetor_apaga@@Base+0x24>
   12ad0:	b	12ae8 <vetor_apaga@@Base+0x38>
   12ad4:	ldr	r0, [sp, #4]
   12ad8:	ldr	r0, [r0, #8]
   12adc:	bl	10bf0 <free@plt>
   12ae0:	ldr	r0, [sp, #4]
   12ae4:	bl	10bf0 <free@plt>
   12ae8:	mov	sp, fp
   12aec:	pop	{fp, pc}

00012af0 <vetor_atribui@@Base>:
   12af0:	sub	sp, sp, #16
   12af4:	str	r0, [sp, #8]
   12af8:	str	r1, [sp, #4]
   12afc:	str	r2, [sp]
   12b00:	ldr	r0, [sp, #8]
   12b04:	movw	r1, #0
   12b08:	cmp	r0, r1
   12b0c:	beq	12b30 <vetor_atribui@@Base+0x40>
   12b10:	ldr	r0, [sp, #4]
   12b14:	cmp	r0, #0
   12b18:	blt	12b30 <vetor_atribui@@Base+0x40>
   12b1c:	ldr	r0, [sp, #4]
   12b20:	ldr	r1, [sp, #8]
   12b24:	ldr	r1, [r1]
   12b28:	cmp	r0, r1
   12b2c:	blt	12b3c <vetor_atribui@@Base+0x4c>
   12b30:	mvn	r0, #0
   12b34:	str	r0, [sp, #12]
   12b38:	b	12b5c <vetor_atribui@@Base+0x6c>
   12b3c:	ldr	r0, [sp]
   12b40:	ldr	r1, [sp, #8]
   12b44:	ldr	r1, [r1, #8]
   12b48:	ldr	r2, [sp, #4]
   12b4c:	add	r1, r1, r2, lsl #2
   12b50:	str	r0, [r1]
   12b54:	ldr	r0, [sp, #4]
   12b58:	str	r0, [sp, #12]
   12b5c:	ldr	r0, [sp, #12]
   12b60:	add	sp, sp, #16
   12b64:	bx	lr

00012b68 <vetor_tamanho@@Base>:
   12b68:	sub	sp, sp, #8
   12b6c:	str	r0, [sp]
   12b70:	ldr	r0, [sp]
   12b74:	movw	r1, #0
   12b78:	cmp	r0, r1
   12b7c:	bne	12b8c <vetor_tamanho@@Base+0x24>
   12b80:	mvn	r0, #0
   12b84:	str	r0, [sp, #4]
   12b88:	b	12b98 <vetor_tamanho@@Base+0x30>
   12b8c:	ldr	r0, [sp]
   12b90:	ldr	r0, [r0]
   12b94:	str	r0, [sp, #4]
   12b98:	ldr	r0, [sp, #4]
   12b9c:	add	sp, sp, #8
   12ba0:	bx	lr

00012ba4 <vetor_elemento@@Base>:
   12ba4:	sub	sp, sp, #12
   12ba8:	str	r0, [sp, #4]
   12bac:	str	r1, [sp]
   12bb0:	ldr	r0, [sp, #4]
   12bb4:	movw	r1, #0
   12bb8:	cmp	r0, r1
   12bbc:	beq	12be0 <vetor_elemento@@Base+0x3c>
   12bc0:	ldr	r0, [sp]
   12bc4:	cmp	r0, #0
   12bc8:	blt	12be0 <vetor_elemento@@Base+0x3c>
   12bcc:	ldr	r0, [sp]
   12bd0:	ldr	r1, [sp, #4]
   12bd4:	ldr	r1, [r1]
   12bd8:	cmp	r0, r1
   12bdc:	blt	12bec <vetor_elemento@@Base+0x48>
   12be0:	ldr	r0, [pc, #40]	; 12c10 <vetor_elemento@@Base+0x6c>
   12be4:	str	r0, [sp, #8]
   12be8:	b	12c04 <vetor_elemento@@Base+0x60>
   12bec:	ldr	r0, [sp, #4]
   12bf0:	ldr	r0, [r0, #8]
   12bf4:	ldr	r1, [sp]
   12bf8:	add	r0, r0, r1, lsl #2
   12bfc:	ldr	r0, [r0]
   12c00:	str	r0, [sp, #8]
   12c04:	ldr	r0, [sp, #8]
   12c08:	add	sp, sp, #12
   12c0c:	bx	lr
   12c10:	andhi	r0, r0, r0

00012c14 <vetor_insere@@Base>:
   12c14:	push	{fp, lr}
   12c18:	mov	fp, sp
   12c1c:	sub	sp, sp, #24
   12c20:	str	r0, [fp, #-8]
   12c24:	str	r1, [sp, #12]
   12c28:	str	r2, [sp, #8]
   12c2c:	ldr	r0, [fp, #-8]
   12c30:	movw	r1, #0
   12c34:	cmp	r0, r1
   12c38:	beq	12c5c <vetor_insere@@Base+0x48>
   12c3c:	ldr	r0, [sp, #8]
   12c40:	cmn	r0, #1
   12c44:	blt	12c5c <vetor_insere@@Base+0x48>
   12c48:	ldr	r0, [sp, #8]
   12c4c:	ldr	r1, [fp, #-8]
   12c50:	ldr	r1, [r1]
   12c54:	cmp	r0, r1
   12c58:	ble	12c68 <vetor_insere@@Base+0x54>
   12c5c:	mvn	r0, #0
   12c60:	str	r0, [fp, #-4]
   12c64:	b	12d88 <vetor_insere@@Base+0x174>
   12c68:	ldr	r0, [sp, #8]
   12c6c:	cmn	r0, #1
   12c70:	bne	12c80 <vetor_insere@@Base+0x6c>
   12c74:	ldr	r0, [fp, #-8]
   12c78:	ldr	r0, [r0]
   12c7c:	str	r0, [sp, #8]
   12c80:	ldr	r0, [fp, #-8]
   12c84:	ldr	r0, [r0]
   12c88:	ldr	r1, [fp, #-8]
   12c8c:	ldr	r1, [r1, #4]
   12c90:	cmp	r0, r1
   12c94:	bne	12d08 <vetor_insere@@Base+0xf4>
   12c98:	ldr	r0, [fp, #-8]
   12c9c:	ldr	r0, [r0, #4]
   12ca0:	cmp	r0, #0
   12ca4:	bne	12cb8 <vetor_insere@@Base+0xa4>
   12ca8:	ldr	r0, [fp, #-8]
   12cac:	movw	r1, #1
   12cb0:	str	r1, [r0, #4]
   12cb4:	b	12cc8 <vetor_insere@@Base+0xb4>
   12cb8:	ldr	r0, [fp, #-8]
   12cbc:	ldr	r1, [r0, #4]
   12cc0:	lsl	r1, r1, #1
   12cc4:	str	r1, [r0, #4]
   12cc8:	ldr	r0, [fp, #-8]
   12ccc:	ldr	r1, [r0, #4]
   12cd0:	ldr	r0, [r0, #8]
   12cd4:	lsl	r1, r1, #2
   12cd8:	bl	10bfc <realloc@plt>
   12cdc:	ldr	r1, [fp, #-8]
   12ce0:	str	r0, [r1, #8]
   12ce4:	ldr	r0, [fp, #-8]
   12ce8:	ldr	r0, [r0, #8]
   12cec:	movw	r1, #0
   12cf0:	cmp	r0, r1
   12cf4:	bne	12d04 <vetor_insere@@Base+0xf0>
   12cf8:	mvn	r0, #0
   12cfc:	str	r0, [fp, #-4]
   12d00:	b	12d88 <vetor_insere@@Base+0x174>
   12d04:	b	12d08 <vetor_insere@@Base+0xf4>
   12d08:	ldr	r0, [fp, #-8]
   12d0c:	ldr	r0, [r0]
   12d10:	sub	r0, r0, #1
   12d14:	str	r0, [sp, #4]
   12d18:	ldr	r0, [sp, #4]
   12d1c:	ldr	r1, [sp, #8]
   12d20:	cmp	r0, r1
   12d24:	blt	12d58 <vetor_insere@@Base+0x144>
   12d28:	ldr	r0, [fp, #-8]
   12d2c:	ldr	r0, [r0, #8]
   12d30:	ldr	r1, [sp, #4]
   12d34:	ldr	r2, [r0, r1, lsl #2]
   12d38:	add	r1, r1, #1
   12d3c:	add	r0, r0, r1, lsl #2
   12d40:	str	r2, [r0]
   12d44:	ldr	r0, [sp, #4]
   12d48:	mvn	r1, #0
   12d4c:	add	r0, r0, r1
   12d50:	str	r0, [sp, #4]
   12d54:	b	12d18 <vetor_insere@@Base+0x104>
   12d58:	ldr	r0, [sp, #12]
   12d5c:	ldr	r1, [fp, #-8]
   12d60:	ldr	r1, [r1, #8]
   12d64:	ldr	r2, [sp, #8]
   12d68:	add	r1, r1, r2, lsl #2
   12d6c:	str	r0, [r1]
   12d70:	ldr	r0, [fp, #-8]
   12d74:	ldr	r1, [r0]
   12d78:	add	r1, r1, #1
   12d7c:	str	r1, [r0]
   12d80:	ldr	r0, [sp, #8]
   12d84:	str	r0, [fp, #-4]
   12d88:	ldr	r0, [fp, #-4]
   12d8c:	mov	sp, fp
   12d90:	pop	{fp, pc}

00012d94 <vetor_remove@@Base>:
   12d94:	sub	sp, sp, #16
   12d98:	str	r0, [sp, #8]
   12d9c:	str	r1, [sp, #4]
   12da0:	ldr	r0, [sp, #8]
   12da4:	movw	r1, #0
   12da8:	cmp	r0, r1
   12dac:	beq	12dd0 <vetor_remove@@Base+0x3c>
   12db0:	ldr	r0, [sp, #4]
   12db4:	cmp	r0, #0
   12db8:	blt	12dd0 <vetor_remove@@Base+0x3c>
   12dbc:	ldr	r0, [sp, #4]
   12dc0:	ldr	r1, [sp, #8]
   12dc4:	ldr	r1, [r1]
   12dc8:	cmp	r0, r1
   12dcc:	blt	12ddc <vetor_remove@@Base+0x48>
   12dd0:	mvn	r0, #0
   12dd4:	str	r0, [sp, #12]
   12dd8:	b	12e44 <vetor_remove@@Base+0xb0>
   12ddc:	ldr	r0, [sp, #4]
   12de0:	add	r0, r0, #1
   12de4:	str	r0, [sp]
   12de8:	ldr	r0, [sp]
   12dec:	ldr	r1, [sp, #8]
   12df0:	ldr	r1, [r1]
   12df4:	cmp	r0, r1
   12df8:	bge	12e28 <vetor_remove@@Base+0x94>
   12dfc:	ldr	r0, [sp, #8]
   12e00:	ldr	r0, [r0, #8]
   12e04:	ldr	r1, [sp]
   12e08:	ldr	r2, [r0, r1, lsl #2]
   12e0c:	sub	r1, r1, #1
   12e10:	add	r0, r0, r1, lsl #2
   12e14:	str	r2, [r0]
   12e18:	ldr	r0, [sp]
   12e1c:	add	r0, r0, #1
   12e20:	str	r0, [sp]
   12e24:	b	12de8 <vetor_remove@@Base+0x54>
   12e28:	ldr	r0, [sp, #8]
   12e2c:	ldr	r1, [r0]
   12e30:	mvn	r2, #0
   12e34:	add	r1, r1, r2
   12e38:	str	r1, [r0]
   12e3c:	movw	r0, #0
   12e40:	str	r0, [sp, #12]
   12e44:	ldr	r0, [sp, #12]
   12e48:	add	sp, sp, #16
   12e4c:	bx	lr

00012e50 <vetor_pesquisa@@Base>:
   12e50:	sub	sp, sp, #16
   12e54:	str	r0, [sp, #8]
   12e58:	str	r1, [sp, #4]
   12e5c:	ldr	r0, [sp, #8]
   12e60:	movw	r1, #0
   12e64:	cmp	r0, r1
   12e68:	bne	12e78 <vetor_pesquisa@@Base+0x28>
   12e6c:	mvn	r0, #0
   12e70:	str	r0, [sp, #12]
   12e74:	b	12edc <vetor_pesquisa@@Base+0x8c>
   12e78:	movw	r0, #0
   12e7c:	str	r0, [sp]
   12e80:	ldr	r0, [sp]
   12e84:	ldr	r1, [sp, #8]
   12e88:	ldr	r1, [r1]
   12e8c:	cmp	r0, r1
   12e90:	bge	12ed4 <vetor_pesquisa@@Base+0x84>
   12e94:	ldr	r0, [sp, #8]
   12e98:	ldr	r0, [r0, #8]
   12e9c:	ldr	r1, [sp]
   12ea0:	add	r0, r0, r1, lsl #2
   12ea4:	ldr	r0, [r0]
   12ea8:	ldr	r1, [sp, #4]
   12eac:	cmp	r0, r1
   12eb0:	bne	12ec0 <vetor_pesquisa@@Base+0x70>
   12eb4:	ldr	r0, [sp]
   12eb8:	str	r0, [sp, #12]
   12ebc:	b	12edc <vetor_pesquisa@@Base+0x8c>
   12ec0:	b	12ec4 <vetor_pesquisa@@Base+0x74>
   12ec4:	ldr	r0, [sp]
   12ec8:	add	r0, r0, #1
   12ecc:	str	r0, [sp]
   12ed0:	b	12e80 <vetor_pesquisa@@Base+0x30>
   12ed4:	mvn	r0, #0
   12ed8:	str	r0, [sp, #12]
   12edc:	ldr	r0, [sp, #12]
   12ee0:	add	sp, sp, #16
   12ee4:	bx	lr

00012ee8 <vetor_ordena@@Base>:
   12ee8:	sub	sp, sp, #24
   12eec:	str	r0, [sp, #16]
   12ef0:	ldr	r0, [sp, #16]
   12ef4:	movw	r1, #0
   12ef8:	cmp	r0, r1
   12efc:	bne	12f0c <vetor_ordena@@Base+0x24>
   12f00:	mvn	r0, #0
   12f04:	str	r0, [sp, #20]
   12f08:	b	12ff0 <vetor_ordena@@Base+0x108>
   12f0c:	movw	r0, #1
   12f10:	str	r0, [sp, #12]
   12f14:	ldr	r0, [sp, #12]
   12f18:	ldr	r1, [sp, #16]
   12f1c:	ldr	r1, [r1]
   12f20:	cmp	r0, r1
   12f24:	bge	12fe8 <vetor_ordena@@Base+0x100>
   12f28:	ldr	r0, [sp, #16]
   12f2c:	ldr	r0, [r0, #8]
   12f30:	ldr	r1, [sp, #12]
   12f34:	add	r0, r0, r1, lsl #2
   12f38:	ldr	r0, [r0]
   12f3c:	str	r0, [sp, #4]
   12f40:	ldr	r0, [sp, #12]
   12f44:	str	r0, [sp, #8]
   12f48:	ldr	r0, [sp, #8]
   12f4c:	cmp	r0, #0
   12f50:	movw	r0, #0
   12f54:	str	r0, [sp]
   12f58:	ble	12f88 <vetor_ordena@@Base+0xa0>
   12f5c:	ldr	r0, [sp, #4]
   12f60:	ldr	r1, [sp, #16]
   12f64:	ldr	r1, [r1, #8]
   12f68:	ldr	r2, [sp, #8]
   12f6c:	sub	r2, r2, #1
   12f70:	add	r1, r1, r2, lsl #2
   12f74:	ldr	r1, [r1]
   12f78:	cmp	r0, r1
   12f7c:	movw	r0, #0
   12f80:	movlt	r0, #1
   12f84:	str	r0, [sp]
   12f88:	ldr	r0, [sp]
   12f8c:	tst	r0, #1
   12f90:	beq	12fc0 <vetor_ordena@@Base+0xd8>
   12f94:	ldr	r0, [sp, #16]
   12f98:	ldr	r0, [r0, #8]
   12f9c:	ldr	r1, [sp, #8]
   12fa0:	add	r0, r0, r1, lsl #2
   12fa4:	ldr	r1, [r0, #-4]
   12fa8:	str	r1, [r0]
   12fac:	ldr	r0, [sp, #8]
   12fb0:	mvn	r1, #0
   12fb4:	add	r0, r0, r1
   12fb8:	str	r0, [sp, #8]
   12fbc:	b	12f48 <vetor_ordena@@Base+0x60>
   12fc0:	ldr	r0, [sp, #4]
   12fc4:	ldr	r1, [sp, #16]
   12fc8:	ldr	r1, [r1, #8]
   12fcc:	ldr	r2, [sp, #8]
   12fd0:	add	r1, r1, r2, lsl #2
   12fd4:	str	r0, [r1]
   12fd8:	ldr	r0, [sp, #12]
   12fdc:	add	r0, r0, #1
   12fe0:	str	r0, [sp, #12]
   12fe4:	b	12f14 <vetor_ordena@@Base+0x2c>
   12fe8:	movw	r0, #0
   12fec:	str	r0, [sp, #20]
   12ff0:	ldr	r0, [sp, #20]
   12ff4:	add	sp, sp, #24
   12ff8:	bx	lr

00012ffc <__libc_csu_init@@Base>:
   12ffc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13000:	mov	r7, r0
   13004:	ldr	r6, [pc, #72]	; 13054 <__libc_csu_init@@Base+0x58>
   13008:	ldr	r5, [pc, #72]	; 13058 <__libc_csu_init@@Base+0x5c>
   1300c:	add	r6, pc, r6
   13010:	add	r5, pc, r5
   13014:	sub	r6, r6, r5
   13018:	mov	r8, r1
   1301c:	mov	r9, r2
   13020:	bl	10bb8 <calloc@plt-0x20>
   13024:	asrs	r6, r6, #2
   13028:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1302c:	mov	r4, #0
   13030:	add	r4, r4, #1
   13034:	ldr	r3, [r5], #4
   13038:	mov	r2, r9
   1303c:	mov	r1, r8
   13040:	mov	r0, r7
   13044:	blx	r3
   13048:	cmp	r6, r4
   1304c:	bne	13030 <__libc_csu_init@@Base+0x34>
   13050:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13054:	strdeq	r0, [r1], -r8
   13058:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>

0001305c <__libc_csu_fini@@Base>:
   1305c:	bx	lr

Disassembly of section .fini:

00013060 <.fini>:
   13060:	push	{r3, lr}
   13064:	pop	{r3, pc}
