
####################################################
# Sites
sites - DSP48_X1Y52 DSP48_X1Y53 DSP48_X1Y54 DSP48_X1Y55 DSP48_X1Y56 DSP48_X1Y57 DSP48_X1Y58 DSP48_X1Y59 DSP48_X1Y60 DSP48_X1Y61 DSP48_X1Y62 DSP48_X1Y63 DSP48_X1Y64 DSP48_X1Y65 DSP48_X1Y66 DSP48_X1Y67 DSP48_X2Y52 DSP48_X2Y53 DSP48_X2Y54 DSP48_X2Y55 DSP48_X2Y56 DSP48_X2Y57 DSP48_X2Y58 DSP48_X2Y59 DSP48_X2Y60 DSP48_X2Y61 DSP48_X2Y62 DSP48_X2Y63 DSP48_X2Y64 DSP48_X2Y65 DSP48_X2Y66 DSP48_X2Y67 RAMB18_X1Y52 RAMB18_X1Y53 RAMB18_X1Y54 RAMB18_X1Y55 RAMB18_X1Y56 RAMB18_X1Y57 RAMB18_X1Y58 RAMB18_X1Y59 RAMB18_X1Y60 RAMB18_X1Y61 RAMB18_X1Y62 RAMB18_X1Y63 RAMB18_X1Y64 RAMB18_X1Y65 RAMB18_X1Y66 RAMB18_X1Y67 RAMB18_X2Y52 RAMB18_X2Y53 RAMB18_X2Y54 RAMB18_X2Y55 RAMB18_X2Y56 RAMB18_X2Y57 RAMB18_X2Y58 RAMB18_X2Y59 RAMB18_X3Y52 RAMB18_X3Y53 RAMB18_X3Y54 RAMB18_X3Y55 RAMB18_X3Y56 RAMB18_X3Y57 RAMB18_X3Y58 RAMB18_X3Y59 RAMB36_X1Y26 RAMB36_X1Y27 RAMB36_X1Y28 RAMB36_X1Y29 RAMB36_X1Y30 RAMB36_X1Y31 RAMB36_X1Y32 RAMB36_X1Y33 RAMB36_X2Y26 RAMB36_X2Y27 RAMB36_X2Y28 RAMB36_X2Y29 RAMB36_X3Y26 RAMB36_X3Y27 RAMB36_X3Y28 RAMB36_X3Y29 SLICE_X52Y128 SLICE_X52Y129 SLICE_X52Y130 SLICE_X52Y131 SLICE_X52Y132 SLICE_X52Y133 SLICE_X52Y134 SLICE_X52Y135 SLICE_X52Y136 SLICE_X52Y137 SLICE_X52Y138 SLICE_X52Y139 SLICE_X52Y140 SLICE_X52Y141 SLICE_X52Y142 SLICE_X52Y143 SLICE_X52Y144 SLICE_X52Y145 SLICE_X52Y146 SLICE_X52Y147 SLICE_X52Y148 SLICE_X52Y149 SLICE_X52Y150 SLICE_X52Y151 SLICE_X52Y152 SLICE_X52Y153 SLICE_X52Y154 SLICE_X52Y155 SLICE_X52Y156 SLICE_X52Y157 SLICE_X52Y158 SLICE_X52Y159 SLICE_X52Y160 SLICE_X52Y161 SLICE_X52Y162 SLICE_X52Y163 SLICE_X52Y164 SLICE_X52Y165 SLICE_X52Y166 SLICE_X52Y167 SLICE_X52Y168 SLICE_X52Y169 SLICE_X52Y170 SLICE_X52Y171 SLICE_X52Y172 SLICE_X53Y128 SLICE_X53Y129 SLICE_X53Y130 SLICE_X53Y131 SLICE_X53Y132 SLICE_X53Y133 SLICE_X53Y134 SLICE_X53Y135 SLICE_X53Y136 SLICE_X53Y137 SLICE_X53Y138 SLICE_X53Y139 SLICE_X53Y140 SLICE_X53Y141 SLICE_X53Y142 SLICE_X53Y143 SLICE_X53Y144 SLICE_X53Y145 SLICE_X53Y146 SLICE_X53Y147 SLICE_X53Y148 SLICE_X53Y149 SLICE_X53Y150 SLICE_X53Y151 SLICE_X53Y152 SLICE_X53Y153 SLICE_X53Y154 SLICE_X53Y155 SLICE_X53Y156 SLICE_X53Y157 SLICE_X53Y158 SLICE_X53Y159 SLICE_X53Y160 SLICE_X53Y161 SLICE_X53Y162 SLICE_X53Y163 SLICE_X53Y164 SLICE_X53Y165 SLICE_X53Y166 SLICE_X53Y167 SLICE_X53Y168 SLICE_X53Y169 SLICE_X53Y170 SLICE_X53Y171 SLICE_X53Y172 SLICE_X54Y128 SLICE_X54Y129 SLICE_X54Y130 SLICE_X54Y131 SLICE_X54Y132 SLICE_X54Y133 SLICE_X54Y134 SLICE_X54Y135 SLICE_X54Y136 SLICE_X54Y137 SLICE_X54Y138 SLICE_X54Y139 SLICE_X54Y140 SLICE_X54Y141 SLICE_X54Y142 SLICE_X54Y143 SLICE_X54Y144 SLICE_X54Y145 SLICE_X54Y146 SLICE_X54Y147 SLICE_X54Y148 SLICE_X54Y149 SLICE_X54Y150 SLICE_X54Y151 SLICE_X54Y152 SLICE_X54Y153 SLICE_X54Y154 SLICE_X54Y155 SLICE_X54Y156 SLICE_X54Y157 SLICE_X54Y158 SLICE_X54Y159 SLICE_X54Y160 SLICE_X54Y161 SLICE_X54Y162 SLICE_X54Y163 SLICE_X54Y164 SLICE_X54Y165 SLICE_X54Y166 SLICE_X54Y167 SLICE_X54Y168 SLICE_X54Y169 SLICE_X54Y170 SLICE_X54Y171 SLICE_X54Y172 SLICE_X55Y128 SLICE_X55Y129 SLICE_X55Y130 SLICE_X55Y131 SLICE_X55Y132 SLICE_X55Y133 SLICE_X55Y134 SLICE_X55Y135 SLICE_X55Y136 SLICE_X55Y137 SLICE_X55Y138 SLICE_X55Y139 SLICE_X55Y140 SLICE_X55Y141 SLICE_X55Y142 SLICE_X55Y143 SLICE_X55Y144 SLICE_X55Y145 SLICE_X55Y146 SLICE_X55Y147 SLICE_X55Y148 SLICE_X55Y149 SLICE_X55Y150 SLICE_X55Y151 SLICE_X55Y152 SLICE_X55Y153 SLICE_X55Y154 SLICE_X55Y155 SLICE_X55Y156 SLICE_X55Y157 SLICE_X55Y158 SLICE_X55Y159 SLICE_X55Y160 SLICE_X55Y161 SLICE_X55Y162 SLICE_X55Y163 SLICE_X55Y164 SLICE_X55Y165 SLICE_X55Y166 SLICE_X55Y167 SLICE_X55Y168 SLICE_X55Y169 SLICE_X55Y170 SLICE_X55Y171 SLICE_X55Y172 SLICE_X56Y128 SLICE_X56Y129 SLICE_X56Y130 SLICE_X56Y131 SLICE_X56Y132 SLICE_X56Y133 SLICE_X56Y134 SLICE_X56Y135 SLICE_X56Y136 SLICE_X56Y137 SLICE_X56Y138 SLICE_X56Y139 SLICE_X56Y140 SLICE_X56Y141 SLICE_X56Y142 SLICE_X56Y143 SLICE_X56Y144 SLICE_X56Y145 SLICE_X56Y146 SLICE_X56Y147 SLICE_X56Y148 SLICE_X56Y149 SLICE_X56Y150 SLICE_X56Y151 SLICE_X56Y152 SLICE_X56Y153 SLICE_X56Y154 SLICE_X56Y155 SLICE_X56Y156 SLICE_X56Y157 SLICE_X56Y158 SLICE_X56Y159 SLICE_X56Y160 SLICE_X56Y161 SLICE_X56Y162 SLICE_X56Y163 SLICE_X56Y164 SLICE_X56Y165 SLICE_X56Y166 SLICE_X56Y167 SLICE_X56Y168 SLICE_X56Y169 SLICE_X56Y170 SLICE_X56Y171 SLICE_X56Y172 SLICE_X57Y128 SLICE_X57Y129 SLICE_X57Y130 SLICE_X57Y131 SLICE_X57Y132 SLICE_X57Y133 SLICE_X57Y134 SLICE_X57Y135 SLICE_X57Y136 SLICE_X57Y137 SLICE_X57Y138 SLICE_X57Y139 SLICE_X57Y140 SLICE_X57Y141 SLICE_X57Y142 SLICE_X57Y143 SLICE_X57Y144 SLICE_X57Y145 SLICE_X57Y146 SLICE_X57Y147 SLICE_X57Y148 SLICE_X57Y149 SLICE_X57Y150 SLICE_X57Y151 SLICE_X57Y152 SLICE_X57Y153 SLICE_X57Y154 SLICE_X57Y155 SLICE_X57Y156 SLICE_X57Y157 SLICE_X57Y158 SLICE_X57Y159 SLICE_X57Y160 SLICE_X57Y161 SLICE_X57Y162 SLICE_X57Y163 SLICE_X57Y164 SLICE_X57Y165 SLICE_X57Y166 SLICE_X57Y167 SLICE_X57Y168 SLICE_X57Y169 SLICE_X57Y170 SLICE_X57Y171 SLICE_X57Y172 SLICE_X58Y128 SLICE_X58Y129 SLICE_X58Y130 SLICE_X58Y131 SLICE_X58Y132 SLICE_X58Y133 SLICE_X58Y134 SLICE_X58Y135 SLICE_X58Y136 SLICE_X58Y137 SLICE_X58Y138 SLICE_X58Y139 SLICE_X58Y140 SLICE_X58Y141 SLICE_X58Y142 SLICE_X58Y143 SLICE_X58Y144 SLICE_X58Y145 SLICE_X58Y146 SLICE_X58Y147 SLICE_X58Y148 SLICE_X58Y149 SLICE_X58Y150 SLICE_X58Y151 SLICE_X58Y152 SLICE_X58Y153 SLICE_X58Y154 SLICE_X58Y155 SLICE_X58Y156 SLICE_X58Y157 SLICE_X58Y158 SLICE_X58Y159 SLICE_X58Y160 SLICE_X58Y161 SLICE_X58Y162 SLICE_X58Y163 SLICE_X58Y164 SLICE_X58Y165 SLICE_X58Y166 SLICE_X58Y167 SLICE_X58Y168 SLICE_X58Y169 SLICE_X58Y170 SLICE_X58Y171 SLICE_X58Y172 SLICE_X59Y128 SLICE_X59Y129 SLICE_X59Y130 SLICE_X59Y131 SLICE_X59Y132 SLICE_X59Y133 SLICE_X59Y134 SLICE_X59Y135 SLICE_X59Y136 SLICE_X59Y137 SLICE_X59Y138 SLICE_X59Y139 SLICE_X59Y140 SLICE_X59Y141 SLICE_X59Y142 SLICE_X59Y143 SLICE_X59Y144 SLICE_X59Y145 SLICE_X59Y146 SLICE_X59Y147 SLICE_X59Y148 SLICE_X59Y149 SLICE_X59Y150 SLICE_X59Y151 SLICE_X59Y152 SLICE_X59Y153 SLICE_X59Y154 SLICE_X59Y155 SLICE_X59Y156 SLICE_X59Y157 SLICE_X59Y158 SLICE_X59Y159 SLICE_X59Y160 SLICE_X59Y161 SLICE_X59Y162 SLICE_X59Y163 SLICE_X59Y164 SLICE_X59Y165 SLICE_X59Y166 SLICE_X59Y167 SLICE_X59Y168 SLICE_X59Y169 SLICE_X59Y170 SLICE_X59Y171 SLICE_X59Y172 SLICE_X60Y128 SLICE_X60Y129 SLICE_X60Y130 SLICE_X60Y131 SLICE_X60Y132 SLICE_X60Y133 SLICE_X60Y134 SLICE_X60Y135 SLICE_X60Y136 SLICE_X60Y137 SLICE_X60Y138 SLICE_X60Y139 SLICE_X60Y140 SLICE_X60Y141 SLICE_X60Y142 SLICE_X60Y143 SLICE_X60Y144 SLICE_X60Y145 SLICE_X60Y146 SLICE_X60Y147 SLICE_X60Y148 SLICE_X60Y149 SLICE_X60Y150 SLICE_X60Y151 SLICE_X60Y152 SLICE_X60Y153 SLICE_X60Y154 SLICE_X60Y155 SLICE_X60Y156 SLICE_X60Y157 SLICE_X60Y158 SLICE_X60Y159 SLICE_X60Y160 SLICE_X60Y161 SLICE_X60Y162 SLICE_X60Y163 SLICE_X60Y164 SLICE_X60Y165 SLICE_X60Y166 SLICE_X60Y167 SLICE_X60Y168 SLICE_X60Y169 SLICE_X60Y170 SLICE_X60Y171 SLICE_X60Y172 SLICE_X61Y128 SLICE_X61Y129 SLICE_X61Y130 SLICE_X61Y131 SLICE_X61Y132 SLICE_X61Y133 SLICE_X61Y134 SLICE_X61Y135 SLICE_X61Y136 SLICE_X61Y137 SLICE_X61Y138 SLICE_X61Y139 SLICE_X61Y140 SLICE_X61Y141 SLICE_X61Y142 SLICE_X61Y143 SLICE_X61Y144 SLICE_X61Y145 SLICE_X61Y146 SLICE_X61Y147 SLICE_X61Y148 SLICE_X61Y149 SLICE_X61Y150 SLICE_X61Y151 SLICE_X61Y152 SLICE_X61Y153 SLICE_X61Y154 SLICE_X61Y155 SLICE_X61Y156 SLICE_X61Y157 SLICE_X61Y158 SLICE_X61Y159 SLICE_X61Y160 SLICE_X61Y161 SLICE_X61Y162 SLICE_X61Y163 SLICE_X61Y164 SLICE_X61Y165 SLICE_X61Y166 SLICE_X61Y167 SLICE_X61Y168 SLICE_X61Y169 SLICE_X61Y170 SLICE_X61Y171 SLICE_X61Y172 SLICE_X62Y128 SLICE_X62Y129 SLICE_X62Y130 SLICE_X62Y131 SLICE_X62Y132 SLICE_X62Y133 SLICE_X62Y134 SLICE_X62Y135 SLICE_X62Y136 SLICE_X62Y137 SLICE_X62Y138 SLICE_X62Y139 SLICE_X62Y140 SLICE_X62Y141 SLICE_X62Y142 SLICE_X62Y143 SLICE_X62Y144 SLICE_X62Y145 SLICE_X62Y146 SLICE_X62Y147 SLICE_X62Y148 SLICE_X62Y149 SLICE_X62Y150 SLICE_X62Y151 SLICE_X62Y152 SLICE_X62Y153 SLICE_X62Y154 SLICE_X62Y155 SLICE_X62Y156 SLICE_X62Y157 SLICE_X62Y158 SLICE_X62Y159 SLICE_X62Y160 SLICE_X62Y161 SLICE_X62Y162 SLICE_X62Y163 SLICE_X62Y164 SLICE_X62Y165 SLICE_X62Y166 SLICE_X62Y167 SLICE_X62Y168 SLICE_X62Y169 SLICE_X62Y170 SLICE_X62Y171 SLICE_X62Y172 SLICE_X63Y128 SLICE_X63Y129 SLICE_X63Y130 SLICE_X63Y131 SLICE_X63Y132 SLICE_X63Y133 SLICE_X63Y134 SLICE_X63Y135 SLICE_X63Y136 SLICE_X63Y137 SLICE_X63Y138 SLICE_X63Y139 SLICE_X63Y140 SLICE_X63Y141 SLICE_X63Y142 SLICE_X63Y143 SLICE_X63Y144 SLICE_X63Y145 SLICE_X63Y146 SLICE_X63Y147 SLICE_X63Y148 SLICE_X63Y149 SLICE_X63Y150 SLICE_X63Y151 SLICE_X63Y152 SLICE_X63Y153 SLICE_X63Y154 SLICE_X63Y155 SLICE_X63Y156 SLICE_X63Y157 SLICE_X63Y158 SLICE_X63Y159 SLICE_X63Y160 SLICE_X63Y161 SLICE_X63Y162 SLICE_X63Y163 SLICE_X63Y164 SLICE_X63Y165 SLICE_X63Y166 SLICE_X63Y167 SLICE_X63Y168 SLICE_X63Y169 SLICE_X63Y170 SLICE_X63Y171 SLICE_X63Y172 SLICE_X64Y128 SLICE_X64Y129 SLICE_X64Y130 SLICE_X64Y131 SLICE_X64Y132 SLICE_X64Y133 SLICE_X64Y134 SLICE_X64Y135 SLICE_X64Y136 SLICE_X64Y137 SLICE_X64Y138 SLICE_X64Y139 SLICE_X64Y140 SLICE_X64Y141 SLICE_X64Y142 SLICE_X64Y143 SLICE_X64Y144 SLICE_X64Y145 SLICE_X64Y146 SLICE_X64Y147 SLICE_X64Y148 SLICE_X64Y149 SLICE_X64Y150 SLICE_X64Y151 SLICE_X64Y152 SLICE_X64Y153 SLICE_X64Y154 SLICE_X64Y155 SLICE_X64Y156 SLICE_X64Y157 SLICE_X64Y158 SLICE_X64Y159 SLICE_X64Y160 SLICE_X64Y161 SLICE_X64Y162 SLICE_X64Y163 SLICE_X64Y164 SLICE_X64Y165 SLICE_X64Y166 SLICE_X64Y167 SLICE_X64Y168 SLICE_X64Y169 SLICE_X64Y170 SLICE_X64Y171 SLICE_X64Y172 SLICE_X65Y128 SLICE_X65Y129 SLICE_X65Y130 SLICE_X65Y131 SLICE_X65Y132 SLICE_X65Y133 SLICE_X65Y134 SLICE_X65Y135 SLICE_X65Y136 SLICE_X65Y137 SLICE_X65Y138 SLICE_X65Y139 SLICE_X65Y140 SLICE_X65Y141 SLICE_X65Y142 SLICE_X65Y143 SLICE_X65Y144 SLICE_X65Y145 SLICE_X65Y146 SLICE_X65Y147 SLICE_X65Y148 SLICE_X65Y149 SLICE_X65Y150 SLICE_X65Y151 SLICE_X65Y152 SLICE_X65Y153 SLICE_X65Y154 SLICE_X65Y155 SLICE_X65Y156 SLICE_X65Y157 SLICE_X65Y158 SLICE_X65Y159 SLICE_X65Y160 SLICE_X65Y161 SLICE_X65Y162 SLICE_X65Y163 SLICE_X65Y164 SLICE_X65Y165 SLICE_X65Y166 SLICE_X65Y167 SLICE_X65Y168 SLICE_X65Y169 SLICE_X65Y170 SLICE_X65Y171 SLICE_X65Y172 SLICE_X66Y128 SLICE_X66Y129 SLICE_X66Y130 SLICE_X66Y131 SLICE_X66Y132 SLICE_X66Y133 SLICE_X66Y134 SLICE_X66Y135 SLICE_X66Y136 SLICE_X66Y137 SLICE_X66Y138 SLICE_X66Y139 SLICE_X66Y140 SLICE_X66Y141 SLICE_X66Y142 SLICE_X66Y143 SLICE_X66Y144 SLICE_X66Y145 SLICE_X66Y146 SLICE_X66Y147 SLICE_X66Y148 SLICE_X66Y149 SLICE_X67Y128 SLICE_X67Y129 SLICE_X67Y130 SLICE_X67Y131 SLICE_X67Y132 SLICE_X67Y133 SLICE_X67Y134 SLICE_X67Y135 SLICE_X67Y136 SLICE_X67Y137 SLICE_X67Y138 SLICE_X67Y139 SLICE_X67Y140 SLICE_X67Y141 SLICE_X67Y142 SLICE_X67Y143 SLICE_X67Y144 SLICE_X67Y145 SLICE_X67Y146 SLICE_X67Y147 SLICE_X67Y148 SLICE_X67Y149 SLICE_X68Y128 SLICE_X68Y129 SLICE_X68Y130 SLICE_X68Y131 SLICE_X68Y132 SLICE_X68Y133 SLICE_X68Y134 SLICE_X68Y135 SLICE_X68Y136 SLICE_X68Y137 SLICE_X68Y138 SLICE_X68Y139 SLICE_X68Y140 SLICE_X68Y141 SLICE_X68Y142 SLICE_X68Y143 SLICE_X68Y144 SLICE_X68Y145 SLICE_X68Y146 SLICE_X68Y147 SLICE_X68Y148 SLICE_X68Y149 SLICE_X69Y128 SLICE_X69Y129 SLICE_X69Y130 SLICE_X69Y131 SLICE_X69Y132 SLICE_X69Y133 SLICE_X69Y134 SLICE_X69Y135 SLICE_X69Y136 SLICE_X69Y137 SLICE_X69Y138 SLICE_X69Y139 SLICE_X69Y140 SLICE_X69Y141 SLICE_X69Y142 SLICE_X69Y143 SLICE_X69Y144 SLICE_X69Y145 SLICE_X69Y146 SLICE_X69Y147 SLICE_X69Y148 SLICE_X69Y149 SLICE_X70Y128 SLICE_X70Y129 SLICE_X70Y130 SLICE_X70Y131 SLICE_X70Y132 SLICE_X70Y133 SLICE_X70Y134 SLICE_X70Y135 SLICE_X70Y136 SLICE_X70Y137 SLICE_X70Y138 SLICE_X70Y139 SLICE_X70Y140 SLICE_X70Y141 SLICE_X70Y142 SLICE_X70Y143 SLICE_X70Y144 SLICE_X70Y145 SLICE_X70Y146 SLICE_X70Y147 SLICE_X70Y148 SLICE_X70Y149 SLICE_X71Y128 SLICE_X71Y129 SLICE_X71Y130 SLICE_X71Y131 SLICE_X71Y132 SLICE_X71Y133 SLICE_X71Y134 SLICE_X71Y135 SLICE_X71Y136 SLICE_X71Y137 SLICE_X71Y138 SLICE_X71Y139 SLICE_X71Y140 SLICE_X71Y141 SLICE_X71Y142 SLICE_X71Y143 SLICE_X71Y144 SLICE_X71Y145 SLICE_X71Y146 SLICE_X71Y147 SLICE_X71Y148 SLICE_X71Y149 SLICE_X72Y128 SLICE_X72Y129 SLICE_X72Y130 SLICE_X72Y131 SLICE_X72Y132 SLICE_X72Y133 SLICE_X72Y134 SLICE_X72Y135 SLICE_X72Y136 SLICE_X72Y137 SLICE_X72Y138 SLICE_X72Y139 SLICE_X72Y140 SLICE_X72Y141 SLICE_X72Y142 SLICE_X72Y143 SLICE_X72Y144 SLICE_X72Y145 SLICE_X72Y146 SLICE_X72Y147 SLICE_X72Y148 SLICE_X72Y149 SLICE_X72Y150 SLICE_X72Y151 SLICE_X72Y152 SLICE_X72Y153 SLICE_X72Y154 SLICE_X72Y155 SLICE_X72Y156 SLICE_X72Y157 SLICE_X72Y158 SLICE_X72Y159 SLICE_X72Y160 SLICE_X72Y161 SLICE_X72Y162 SLICE_X72Y163 SLICE_X72Y164 SLICE_X72Y165 SLICE_X72Y166 SLICE_X72Y167 SLICE_X72Y168 SLICE_X72Y169 SLICE_X72Y170 SLICE_X72Y171 SLICE_X72Y172 SLICE_X73Y128 SLICE_X73Y129 SLICE_X73Y130 SLICE_X73Y131 SLICE_X73Y132 SLICE_X73Y133 SLICE_X73Y134 SLICE_X73Y135 SLICE_X73Y136 SLICE_X73Y137 SLICE_X73Y138 SLICE_X73Y139 SLICE_X73Y140 SLICE_X73Y141 SLICE_X73Y142 SLICE_X73Y143 SLICE_X73Y144 SLICE_X73Y145 SLICE_X73Y146 SLICE_X73Y147 SLICE_X73Y148 SLICE_X73Y149 SLICE_X73Y150 SLICE_X73Y151 SLICE_X73Y152 SLICE_X73Y153 SLICE_X73Y154 SLICE_X73Y155 SLICE_X73Y156 SLICE_X73Y157 SLICE_X73Y158 SLICE_X73Y159 SLICE_X73Y160 SLICE_X73Y161 SLICE_X73Y162 SLICE_X73Y163 SLICE_X73Y164 SLICE_X73Y165 SLICE_X73Y166 SLICE_X73Y167 SLICE_X73Y168 SLICE_X73Y169 SLICE_X73Y170 SLICE_X73Y171 SLICE_X73Y172 SLICE_X74Y128 SLICE_X74Y129 SLICE_X74Y130 SLICE_X74Y131 SLICE_X74Y132 SLICE_X74Y133 SLICE_X74Y134 SLICE_X74Y135 SLICE_X74Y136 SLICE_X74Y137 SLICE_X74Y138 SLICE_X74Y139 SLICE_X74Y140 SLICE_X74Y141 SLICE_X74Y142 SLICE_X74Y143 SLICE_X74Y144 SLICE_X74Y145 SLICE_X74Y146 SLICE_X74Y147 SLICE_X74Y148 SLICE_X74Y149 SLICE_X74Y150 SLICE_X74Y151 SLICE_X74Y152 SLICE_X74Y153 SLICE_X74Y154 SLICE_X74Y155 SLICE_X74Y156 SLICE_X74Y157 SLICE_X74Y158 SLICE_X74Y159 SLICE_X74Y160 SLICE_X74Y161 SLICE_X74Y162 SLICE_X74Y163 SLICE_X74Y164 SLICE_X74Y165 SLICE_X74Y166 SLICE_X74Y167 SLICE_X74Y168 SLICE_X74Y169 SLICE_X74Y170 SLICE_X74Y171 SLICE_X74Y172 SLICE_X75Y128 SLICE_X75Y129 SLICE_X75Y130 SLICE_X75Y131 SLICE_X75Y132 SLICE_X75Y133 SLICE_X75Y134 SLICE_X75Y135 SLICE_X75Y136 SLICE_X75Y137 SLICE_X75Y138 SLICE_X75Y139 SLICE_X75Y140 SLICE_X75Y141 SLICE_X75Y142 SLICE_X75Y143 SLICE_X75Y144 SLICE_X75Y145 SLICE_X75Y146 SLICE_X75Y147 SLICE_X75Y148 SLICE_X75Y149 SLICE_X75Y150 SLICE_X75Y151 SLICE_X75Y152 SLICE_X75Y153 SLICE_X75Y154 SLICE_X75Y155 SLICE_X75Y156 SLICE_X75Y157 SLICE_X75Y158 SLICE_X75Y159 SLICE_X75Y160 SLICE_X75Y161 SLICE_X75Y162 SLICE_X75Y163 SLICE_X75Y164 SLICE_X75Y165 SLICE_X75Y166 SLICE_X75Y167 SLICE_X75Y168 SLICE_X75Y169 SLICE_X75Y170 SLICE_X75Y171 SLICE_X75Y172 SLICE_X76Y128 SLICE_X76Y129 SLICE_X76Y130 SLICE_X76Y131 SLICE_X76Y132 SLICE_X76Y133 SLICE_X76Y134 SLICE_X76Y135 SLICE_X76Y136 SLICE_X76Y137 SLICE_X76Y138 SLICE_X76Y139 SLICE_X76Y140 SLICE_X76Y141 SLICE_X76Y142 SLICE_X76Y143 SLICE_X76Y144 SLICE_X76Y145 SLICE_X76Y146 SLICE_X76Y147 SLICE_X76Y148 SLICE_X76Y149 SLICE_X76Y150 SLICE_X76Y151 SLICE_X76Y152 SLICE_X76Y153 SLICE_X76Y154 SLICE_X76Y155 SLICE_X76Y156 SLICE_X76Y157 SLICE_X76Y158 SLICE_X76Y159 SLICE_X76Y160 SLICE_X76Y161 SLICE_X76Y162 SLICE_X76Y163 SLICE_X76Y164 SLICE_X76Y165 SLICE_X76Y166 SLICE_X76Y167 SLICE_X76Y168 SLICE_X76Y169 SLICE_X76Y170 SLICE_X76Y171 SLICE_X76Y172 SLICE_X77Y128 SLICE_X77Y129 SLICE_X77Y130 SLICE_X77Y131 SLICE_X77Y132 SLICE_X77Y133 SLICE_X77Y134 SLICE_X77Y135 SLICE_X77Y136 SLICE_X77Y137 SLICE_X77Y138 SLICE_X77Y139 SLICE_X77Y140 SLICE_X77Y141 SLICE_X77Y142 SLICE_X77Y143 SLICE_X77Y144 SLICE_X77Y145 SLICE_X77Y146 SLICE_X77Y147 SLICE_X77Y148 SLICE_X77Y149 SLICE_X77Y150 SLICE_X77Y151 SLICE_X77Y152 SLICE_X77Y153 SLICE_X77Y154 SLICE_X77Y155 SLICE_X77Y156 SLICE_X77Y157 SLICE_X77Y158 SLICE_X77Y159 SLICE_X77Y160 SLICE_X77Y161 SLICE_X77Y162 SLICE_X77Y163 SLICE_X77Y164 SLICE_X77Y165 SLICE_X77Y166 SLICE_X77Y167 SLICE_X77Y168 SLICE_X77Y169 SLICE_X77Y170 SLICE_X77Y171 SLICE_X77Y172 SLICE_X78Y128 SLICE_X78Y129 SLICE_X78Y130 SLICE_X78Y131 SLICE_X78Y132 SLICE_X78Y133 SLICE_X78Y134 SLICE_X78Y135 SLICE_X78Y136 SLICE_X78Y137 SLICE_X78Y138 SLICE_X78Y139 SLICE_X78Y140 SLICE_X78Y141 SLICE_X78Y142 SLICE_X78Y143 SLICE_X78Y144 SLICE_X78Y145 SLICE_X78Y146 SLICE_X78Y147 SLICE_X78Y148 SLICE_X78Y149 SLICE_X78Y150 SLICE_X78Y151 SLICE_X78Y152 SLICE_X78Y153 SLICE_X78Y154 SLICE_X78Y155 SLICE_X78Y156 SLICE_X78Y157 SLICE_X78Y158 SLICE_X78Y159 SLICE_X78Y160 SLICE_X78Y161 SLICE_X78Y162 SLICE_X78Y163 SLICE_X78Y164 SLICE_X78Y165 SLICE_X78Y166 SLICE_X78Y167 SLICE_X78Y168 SLICE_X78Y169 SLICE_X78Y170 SLICE_X78Y171 SLICE_X78Y172 SLICE_X79Y128 SLICE_X79Y129 SLICE_X79Y130 SLICE_X79Y131 SLICE_X79Y132 SLICE_X79Y133 SLICE_X79Y134 SLICE_X79Y135 SLICE_X79Y136 SLICE_X79Y137 SLICE_X79Y138 SLICE_X79Y139 SLICE_X79Y140 SLICE_X79Y141 SLICE_X79Y142 SLICE_X79Y143 SLICE_X79Y144 SLICE_X79Y145 SLICE_X79Y146 SLICE_X79Y147 SLICE_X79Y148 SLICE_X79Y149 SLICE_X79Y150 SLICE_X79Y151 SLICE_X79Y152 SLICE_X79Y153 SLICE_X79Y154 SLICE_X79Y155 SLICE_X79Y156 SLICE_X79Y157 SLICE_X79Y158 SLICE_X79Y159 SLICE_X79Y160 SLICE_X79Y161 SLICE_X79Y162 SLICE_X79Y163 SLICE_X79Y164 SLICE_X79Y165 SLICE_X79Y166 SLICE_X79Y167 SLICE_X79Y168 SLICE_X79Y169 SLICE_X79Y170 SLICE_X79Y171 SLICE_X79Y172 SLICE_X80Y128 SLICE_X80Y129 SLICE_X80Y130 SLICE_X80Y131 SLICE_X80Y132 SLICE_X80Y133 SLICE_X80Y134 SLICE_X80Y135 SLICE_X80Y136 SLICE_X80Y137 SLICE_X80Y138 SLICE_X80Y139 SLICE_X80Y140 SLICE_X80Y141 SLICE_X80Y142 SLICE_X80Y143 SLICE_X80Y144 SLICE_X80Y145 SLICE_X80Y146 SLICE_X80Y147 SLICE_X80Y148 SLICE_X80Y149 SLICE_X80Y150 SLICE_X80Y151 SLICE_X80Y152 SLICE_X80Y153 SLICE_X80Y154 SLICE_X80Y155 SLICE_X80Y156 SLICE_X80Y157 SLICE_X80Y158 SLICE_X80Y159 SLICE_X80Y160 SLICE_X80Y161 SLICE_X80Y162 SLICE_X80Y163 SLICE_X80Y164 SLICE_X80Y165 SLICE_X80Y166 SLICE_X80Y167 SLICE_X80Y168 SLICE_X80Y169 SLICE_X80Y170 SLICE_X80Y171 SLICE_X80Y172 SLICE_X81Y128 SLICE_X81Y129 SLICE_X81Y130 SLICE_X81Y131 SLICE_X81Y132 SLICE_X81Y133 SLICE_X81Y134 SLICE_X81Y135 SLICE_X81Y136 SLICE_X81Y137 SLICE_X81Y138 SLICE_X81Y139 SLICE_X81Y140 SLICE_X81Y141 SLICE_X81Y142 SLICE_X81Y143 SLICE_X81Y144 SLICE_X81Y145 SLICE_X81Y146 SLICE_X81Y147 SLICE_X81Y148 SLICE_X81Y149 SLICE_X81Y150 SLICE_X81Y151 SLICE_X81Y152 SLICE_X81Y153 SLICE_X81Y154 SLICE_X81Y155 SLICE_X81Y156 SLICE_X81Y157 SLICE_X81Y158 SLICE_X81Y159 SLICE_X81Y160 SLICE_X81Y161 SLICE_X81Y162 SLICE_X81Y163 SLICE_X81Y164 SLICE_X81Y165 SLICE_X81Y166 SLICE_X81Y167 SLICE_X81Y168 SLICE_X81Y169 SLICE_X81Y170 SLICE_X81Y171 SLICE_X81Y172 SLICE_X82Y128 SLICE_X82Y129 SLICE_X82Y130 SLICE_X82Y131 SLICE_X82Y132 SLICE_X82Y133 SLICE_X82Y134 SLICE_X82Y135 SLICE_X82Y136 SLICE_X82Y137 SLICE_X82Y138 SLICE_X82Y139 SLICE_X82Y140 SLICE_X82Y141 SLICE_X82Y142 SLICE_X82Y143 SLICE_X82Y144 SLICE_X82Y145 SLICE_X82Y146 SLICE_X82Y147 SLICE_X82Y148 SLICE_X82Y149 SLICE_X83Y128 SLICE_X83Y129 SLICE_X83Y130 SLICE_X83Y131 SLICE_X83Y132 SLICE_X83Y133 SLICE_X83Y134 SLICE_X83Y135 SLICE_X83Y136 SLICE_X83Y137 SLICE_X83Y138 SLICE_X83Y139 SLICE_X83Y140 SLICE_X83Y141 SLICE_X83Y142 SLICE_X83Y143 SLICE_X83Y144 SLICE_X83Y145 SLICE_X83Y146 SLICE_X83Y147 SLICE_X83Y148 SLICE_X83Y149

####################################################
# Cells
msti[hgrant][0]_INST_0 - 
nets: {msti[hgrant][0] msti[hgrant][0]_INST_0/O}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][0]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][0]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][0]_INST_0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h01, 
LOC: SLICE_X56Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][0]_INST_0_i_1 - 
nets: {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][0]_INST_0_i_1/O}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_1/I0}, {msti[hgrant][0]_INST_0_i_4_n_0 msti[hgrant][0]_INST_0_i_1/I1}, {msti[hgrant][0]_INST_0_i_5_n_0 msti[hgrant][0]_INST_0_i_1/I2}, {msti[hgrant][0]_INST_0_i_6_n_0 msti[hgrant][0]_INST_0_i_1/I3}, {arb1_out msti[hgrant][0]_INST_0_i_1/I4}, {msti[hgrant][0]_INST_0_i_8_n_0 msti[hgrant][0]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hBBBBBBBBF333BBBB, 
LOC: SLICE_X58Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_10 - 
nets: {msti[hgrant][0]_INST_0_i_10_n_0 msti[hgrant][0]_INST_0_i_10/O}, {msti[hgrant][0]_INST_0_i_17_n_0 msti[hgrant][0]_INST_0_i_10/I0}, {msti[hgrant][0]_INST_0_i_20_n_0 msti[hgrant][0]_INST_0_i_10/I1}, {msti[hgrant][0]_INST_0_i_21_n_0 msti[hgrant][0]_INST_0_i_10/I2}, {msti[hgrant][0]_INST_0_i_22_n_0 msti[hgrant][0]_INST_0_i_10/I3}, {msti[hgrant][0]_INST_0_i_23_n_0 msti[hgrant][0]_INST_0_i_10/I4}, {msti[hgrant][0]_INST_0_i_24_n_0 msti[hgrant][0]_INST_0_i_10/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAEAFAEAEFFFFFFFF, 
LOC: SLICE_X57Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_11 - 
nets: {msti[hgrant][0]_INST_0_i_11_n_0 msti[hgrant][0]_INST_0_i_11/O}, {syncrregs.r_reg[defslv]__0 msti[hgrant][0]_INST_0_i_11/I0}, {p_0_in186_in msti[hgrant][0]_INST_0_i_11/I1}, {syncrregs.r_reg[cfgsel_n_0_] msti[hgrant][0]_INST_0_i_11/I2}, {msti[hresp][0] msti[hgrant][0]_INST_0_i_11/I3}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_11/I4}, {syncrregs.r_reg[hmasterlockd]__0 msti[hgrant][0]_INST_0_i_11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFBFFFFFFFFFFFF, 
LOC: SLICE_X60Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_12 - 
nets: {msti[hgrant][0]_INST_0_i_12_n_0 msti[hgrant][0]_INST_0_i_12/O}, {msti[hgrant][0]_INST_0_i_25_n_0 msti[hgrant][0]_INST_0_i_12/I0}, {msti[hgrant][0]_INST_0_i_26_n_0 msti[hgrant][0]_INST_0_i_12/I1}, {msti[hgrant][0]_INST_0_i_27_n_0 msti[hgrant][0]_INST_0_i_12/I2}, {msti[hgrant][0]_INST_0_i_22_n_0 msti[hgrant][0]_INST_0_i_12/I3}, {msti[hgrant][0]_INST_0_i_23_n_0 msti[hgrant][0]_INST_0_i_12/I4}, {msti[hgrant][0]_INST_0_i_28_n_0 msti[hgrant][0]_INST_0_i_12/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFD00000000, 
LOC: SLICE_X56Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_13 - 
nets: {msti[hgrant][0]_INST_0_i_13_n_0 msti[hgrant][0]_INST_0_i_13/O}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_13/I0}, {msti[hgrant][0]_INST_0_i_23_n_0 msti[hgrant][0]_INST_0_i_13/I1}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_13/I2}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_13/I3}, {msto[0][hbusreq] msti[hgrant][0]_INST_0_i_13/I4}, {msti[hgrant][0]_INST_0_i_29_n_0 msti[hgrant][0]_INST_0_i_13/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFEEFEFFFFFFFF, 
LOC: SLICE_X56Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_14 - 
nets: {msti[hgrant][0]_INST_0_i_14_n_0 msti[hgrant][0]_INST_0_i_14/O}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_14/I0}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_14/I1}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_14/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X56Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][0]_INST_0_i_15 - 
nets: {msti[hgrant][0]_INST_0_i_15_n_0 msti[hgrant][0]_INST_0_i_15/O}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_15/I0}, {msto[5][hbusreq] msti[hgrant][0]_INST_0_i_15/I1}, {msto[7][hbusreq] msti[hgrant][0]_INST_0_i_15/I2}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_15/I3}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_15/I4}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_15/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000000000FFCD, 
LOC: SLICE_X56Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_16 - 
nets: {msti[hgrant][0]_INST_0_i_16_n_0 msti[hgrant][0]_INST_0_i_16/O}, {msti[hgrant][0]_INST_0_i_26_n_0 msti[hgrant][0]_INST_0_i_16/I0}, {msti[hgrant][0]_INST_0_i_23_n_0 msti[hgrant][0]_INST_0_i_16/I1}, {msti[hgrant][0]_INST_0_i_22_n_0 msti[hgrant][0]_INST_0_i_16/I2}, {msti[hgrant][0]_INST_0_i_27_n_0 msti[hgrant][0]_INST_0_i_16/I3}, {msti[hgrant][0]_INST_0_i_21_n_0 msti[hgrant][0]_INST_0_i_16/I4}, {msti[hgrant][0]_INST_0_i_20_n_0 msti[hgrant][0]_INST_0_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000000000FCFD, 
LOC: SLICE_X56Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_17 - 
nets: {msti[hgrant][0]_INST_0_i_17_n_0 msti[hgrant][0]_INST_0_i_17/O}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_17/I0}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_17/I1}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_17/I2}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_17/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0002, 
LOC: SLICE_X57Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

msti[hgrant][0]_INST_0_i_18 - 
nets: {arb msti[hgrant][0]_INST_0_i_18/O}, {slvi[htrans][0] msti[hgrant][0]_INST_0_i_18/I0}, {slvi[htrans][1] msti[hgrant][0]_INST_0_i_18/I1}, {msti[hgrant][0]_INST_0_i_30_n_0 msti[hgrant][0]_INST_0_i_18/I2}, {slvi[hburst][0] msti[hgrant][0]_INST_0_i_18/I3}, {slvi[hburst][1] msti[hgrant][0]_INST_0_i_18/I4}, {slvi[hburst][2] msti[hgrant][0]_INST_0_i_18/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h1111111111111D55, 
LOC: SLICE_X60Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_19 - 
nets: {msti[hgrant][0]_INST_0_i_19_n_0 msti[hgrant][0]_INST_0_i_19/O}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_19/I0}, {msto[0][hbusreq] msti[hgrant][0]_INST_0_i_19/I1}, {msti[hgrant][0]_INST_0_i_31_n_0 msti[hgrant][0]_INST_0_i_19/I2}, {msti[hgrant][0]_INST_0_i_27_n_0 msti[hgrant][0]_INST_0_i_19/I3}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_19/I4}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_19/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000010, 
LOC: SLICE_X56Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_2 - 
nets: {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][0]_INST_0_i_2/O}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_2/I0}, {msti[hgrant][0]_INST_0_i_9_n_0 msti[hgrant][0]_INST_0_i_2/I1}, {msti[hgrant][0]_INST_0_i_10_n_0 msti[hgrant][0]_INST_0_i_2/I2}, {msti[hgrant][0]_INST_0_i_6_n_0 msti[hgrant][0]_INST_0_i_2/I3}, {arb1_out msti[hgrant][0]_INST_0_i_2/I4}, {msti[hgrant][0]_INST_0_i_8_n_0 msti[hgrant][0]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hBBBBBBBBF333BBBB, 
LOC: SLICE_X59Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_20 - 
nets: {msti[hgrant][0]_INST_0_i_20_n_0 msti[hgrant][0]_INST_0_i_20/O}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_20/I0}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_20/I1}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_20/I2}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_20/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h0222, 
LOC: SLICE_X57Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

msti[hgrant][0]_INST_0_i_21 - 
nets: {msti[hgrant][0]_INST_0_i_21_n_0 msti[hgrant][0]_INST_0_i_21/O}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_21/I0}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_21/I1}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_21/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X57Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][0]_INST_0_i_22 - 
nets: {msti[hgrant][0]_INST_0_i_22_n_0 msti[hgrant][0]_INST_0_i_22/O}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_22/I0}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_22/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X55Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

msti[hgrant][0]_INST_0_i_23 - 
nets: {msti[hgrant][0]_INST_0_i_23_n_0 msti[hgrant][0]_INST_0_i_23/O}, {msto[5][hbusreq] msti[hgrant][0]_INST_0_i_23/I0}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_23/I1}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_23/I2}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_23/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h222A, 
LOC: SLICE_X57Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

msti[hgrant][0]_INST_0_i_24 - 
nets: {msti[hgrant][0]_INST_0_i_24_n_0 msti[hgrant][0]_INST_0_i_24/O}, {msti[hgrant][0]_INST_0_i_32_n_0 msti[hgrant][0]_INST_0_i_24/I0}, {msto[0][hbusreq] msti[hgrant][0]_INST_0_i_24/I1}, {msti[hgrant][0]_INST_0_i_27_n_0 msti[hgrant][0]_INST_0_i_24/I2}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_24/I3}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_24/I4}, {msti[hgrant][0]_INST_0_i_33_n_0 msti[hgrant][0]_INST_0_i_24/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h5D5F5D5DFFFFFFFF, 
LOC: SLICE_X57Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_25 - 
nets: {msti[hgrant][0]_INST_0_i_25_n_0 msti[hgrant][0]_INST_0_i_25/O}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_25/I0}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_25/I1}, {msto[0][hbusreq] msti[hgrant][0]_INST_0_i_25/I2}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_25/I3}, {msti[hgrant][0]_INST_0_i_34_n_0 msti[hgrant][0]_INST_0_i_25/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFEFFFF, 
LOC: SLICE_X55Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hgrant][0]_INST_0_i_26 - 
nets: {msti[hgrant][0]_INST_0_i_26_n_0 msti[hgrant][0]_INST_0_i_26/O}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_26/I0}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_26/I1}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_26/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h2A, 
LOC: SLICE_X56Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][0]_INST_0_i_27 - 
nets: {msti[hgrant][0]_INST_0_i_27_n_0 msti[hgrant][0]_INST_0_i_27/O}, {msto[7][hbusreq] msti[hgrant][0]_INST_0_i_27/I0}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_27/I1}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_27/I2}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_27/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h2AAA, 
LOC: SLICE_X57Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

msti[hgrant][0]_INST_0_i_28 - 
nets: {msti[hgrant][0]_INST_0_i_28_n_0 msti[hgrant][0]_INST_0_i_28/O}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_28/I0}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_28/I1}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_28/I2}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_28/I3}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_28/I4}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_28/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF000FFFFFF51, 
LOC: SLICE_X56Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_29 - 
nets: {msti[hgrant][0]_INST_0_i_29_n_0 msti[hgrant][0]_INST_0_i_29/O}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_29/I0}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_29/I1}, {msto[5][hbusreq] msti[hgrant][0]_INST_0_i_29/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hEF, 
LOC: SLICE_X56Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][0]_INST_0_i_3 - 
nets: {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][0]_INST_0_i_3/O}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_3/I0}, {msti[hgrant][0]_INST_0_i_11_n_0 msti[hgrant][0]_INST_0_i_3/I1}, {msti[hgrant][0]_INST_0_i_12_n_0 msti[hgrant][0]_INST_0_i_3/I2}, {msti[hgrant][0]_INST_0_i_6_n_0 msti[hgrant][0]_INST_0_i_3/I3}, {arb1_out msti[hgrant][0]_INST_0_i_3/I4}, {msti[hgrant][0]_INST_0_i_8_n_0 msti[hgrant][0]_INST_0_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBBBBBBBBF333BBBB, 
LOC: SLICE_X59Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_30 - 
nets: {msti[hgrant][0]_INST_0_i_30_n_0 msti[hgrant][0]_INST_0_i_30/O}, {msti[hgrant][0]_INST_0_i_35_n_0 msti[hgrant][0]_INST_0_i_30/I0}, {msti[hgrant][0]_INST_0_i_36_n_0 msti[hgrant][0]_INST_0_i_30/I1}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_30/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hgrant][0]_INST_0_i_31 - 
nets: {msti[hgrant][0]_INST_0_i_31_n_0 msti[hgrant][0]_INST_0_i_31/O}, {msti[hgrant][0]_INST_0_i_23_n_0 msti[hgrant][0]_INST_0_i_31/I0}, {msti[hgrant][0]_INST_0_i_28_n_0 msti[hgrant][0]_INST_0_i_31/I1}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_31/I2}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_31/I3}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_31/I4}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_31/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4400000044440404, 
LOC: SLICE_X56Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_32 - 
nets: {msti[hgrant][0]_INST_0_i_32_n_0 msti[hgrant][0]_INST_0_i_32/O}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_32/I0}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_32/I1}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_32/I2}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_32/I3}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_32/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hF000FF51, 
LOC: SLICE_X57Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hgrant][0]_INST_0_i_33 - 
nets: {msti[hgrant][0]_INST_0_i_33_n_0 msti[hgrant][0]_INST_0_i_33/O}, {msti[hgrant][0]_INST_0_i_37_n_0 msti[hgrant][0]_INST_0_i_33/I0}, {msto[7][hbusreq] msti[hgrant][0]_INST_0_i_33/I1}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_33/I2}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_33/I3}, {msto[5][hbusreq] msti[hgrant][0]_INST_0_i_33/I4}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_33/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h55555555FFFF55FD, 
LOC: SLICE_X60Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_34 - 
nets: {msti[hgrant][0]_INST_0_i_34_n_0 msti[hgrant][0]_INST_0_i_34/O}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_34/I0}, {msto[7][hbusreq] msti[hgrant][0]_INST_0_i_34/I1}, {msto[5][hbusreq] msti[hgrant][0]_INST_0_i_34/I2}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_34/I3}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_34/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X55Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hgrant][0]_INST_0_i_35 - 
nets: {msti[hgrant][0]_INST_0_i_35_n_0 msti[hgrant][0]_INST_0_i_35/O}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_35/I0}, {msto[2][hbusreq] msti[hgrant][0]_INST_0_i_35/I1}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_35/I2}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_35/I3}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_35/I4}, {msto[0][hbusreq] msti[hgrant][0]_INST_0_i_35/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_36 - 
nets: {msti[hgrant][0]_INST_0_i_36_n_0 msti[hgrant][0]_INST_0_i_36/O}, {msto[7][hbusreq] msti[hgrant][0]_INST_0_i_36/I0}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_36/I1}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_36/I2}, {msto[5][hbusreq] msti[hgrant][0]_INST_0_i_36/I3}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_36/I4}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_36/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_37 - 
nets: {msti[hgrant][0]_INST_0_i_37_n_0 msti[hgrant][0]_INST_0_i_37/O}, {msto[1][hbusreq] msti[hgrant][0]_INST_0_i_37/I0}, {msto[7][hbusreq] msti[hgrant][0]_INST_0_i_37/I1}, {slvi[hmaster][2] msti[hgrant][0]_INST_0_i_37/I2}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_37/I3}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_37/I4}, {msto[3][hbusreq] msti[hgrant][0]_INST_0_i_37/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000051111111, 
LOC: SLICE_X60Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_4 - 
nets: {msti[hgrant][0]_INST_0_i_4_n_0 msti[hgrant][0]_INST_0_i_4/O}, {syncrregs.r_reg[defslv]__0 msti[hgrant][0]_INST_0_i_4/I0}, {p_0_in186_in msti[hgrant][0]_INST_0_i_4/I1}, {syncrregs.r_reg[cfgsel_n_0_] msti[hgrant][0]_INST_0_i_4/I2}, {msti[hresp][0] msti[hgrant][0]_INST_0_i_4/I3}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_4/I4}, {syncrregs.r_reg[hmasterlockd]__0 msti[hgrant][0]_INST_0_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFBFFFFFFFFFFFF, 
LOC: SLICE_X58Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_5 - 
nets: {msti[hgrant][0]_INST_0_i_5_n_0 msti[hgrant][0]_INST_0_i_5/O}, {msti[hgrant][0]_INST_0_i_13_n_0 msti[hgrant][0]_INST_0_i_5/I0}, {msti[hgrant][0]_INST_0_i_14_n_0 msti[hgrant][0]_INST_0_i_5/I1}, {msti[hgrant][0]_INST_0_i_15_n_0 msti[hgrant][0]_INST_0_i_5/I2}, {slvi[hmaster][1] msti[hgrant][0]_INST_0_i_5/I3}, {msti[hgrant][0]_INST_0_i_16_n_0 msti[hgrant][0]_INST_0_i_5/I4}, {msti[hgrant][0]_INST_0_i_17_n_0 msti[hgrant][0]_INST_0_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h000000004404FFFF, 
LOC: SLICE_X56Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][0]_INST_0_i_6 - 
nets: {msti[hgrant][0]_INST_0_i_6_n_0 msti[hgrant][0]_INST_0_i_6/O}, {syncrregs.r_reg[defslv]__0 msti[hgrant][0]_INST_0_i_6/I0}, {p_0_in186_in msti[hgrant][0]_INST_0_i_6/I1}, {syncrregs.r_reg[cfgsel_n_0_] msti[hgrant][0]_INST_0_i_6/I2}, {syncrregs.r_reg[hmasterlockd]__0 msti[hgrant][0]_INST_0_i_6/I3}, {msti[hresp][0] msti[hgrant][0]_INST_0_i_6/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFBFF, 
LOC: SLICE_X59Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hgrant][0]_INST_0_i_7 - 
nets: {arb1_out msti[hgrant][0]_INST_0_i_7/O}, {arb msti[hgrant][0]_INST_0_i_7/I0}, {slvi[hmastlock] msti[hgrant][0]_INST_0_i_7/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

msti[hgrant][0]_INST_0_i_8 - 
nets: {msti[hgrant][0]_INST_0_i_8_n_0 msti[hgrant][0]_INST_0_i_8/O}, {msto[6][hbusreq] msti[hgrant][0]_INST_0_i_8/I0}, {msto[4][hbusreq] msti[hgrant][0]_INST_0_i_8/I1}, {msti[hgrant][0]_INST_0_i_19_n_0 msti[hgrant][0]_INST_0_i_8/I2}, {msto[5][hbusreq] msti[hgrant][0]_INST_0_i_8/I3}, {msto[7][hbusreq] msti[hgrant][0]_INST_0_i_8/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00000010, 
LOC: SLICE_X56Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hgrant][0]_INST_0_i_9 - 
nets: {msti[hgrant][0]_INST_0_i_9_n_0 msti[hgrant][0]_INST_0_i_9/O}, {syncrregs.r_reg[defslv]__0 msti[hgrant][0]_INST_0_i_9/I0}, {p_0_in186_in msti[hgrant][0]_INST_0_i_9/I1}, {syncrregs.r_reg[cfgsel_n_0_] msti[hgrant][0]_INST_0_i_9/I2}, {msti[hresp][0] msti[hgrant][0]_INST_0_i_9/I3}, {slvi[hmaster][0] msti[hgrant][0]_INST_0_i_9/I4}, {syncrregs.r_reg[hmasterlockd]__0 msti[hgrant][0]_INST_0_i_9/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFBFFFFFFFFFFFF, 
LOC: SLICE_X60Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hgrant][1]_INST_0 - 
nets: {msti[hgrant][1] msti[hgrant][1]_INST_0/O}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][1]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][1]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][1]_INST_0/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X56Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][2]_INST_0 - 
nets: {msti[hgrant][2] msti[hgrant][2]_INST_0/O}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][2]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][2]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][2]_INST_0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X57Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][3]_INST_0 - 
nets: {msti[hgrant][3] msti[hgrant][3]_INST_0/O}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][3]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][3]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][3]_INST_0/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X56Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][4]_INST_0 - 
nets: {msti[hgrant][4] msti[hgrant][4]_INST_0/O}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][4]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][4]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][4]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h10, 
LOC: SLICE_X61Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][5]_INST_0 - 
nets: {msti[hgrant][5] msti[hgrant][5]_INST_0/O}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][5]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][5]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][5]_INST_0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X61Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][6]_INST_0 - 
nets: {msti[hgrant][6] msti[hgrant][6]_INST_0/O}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][6]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][6]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][6]_INST_0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X57Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hgrant][7]_INST_0 - 
nets: {msti[hgrant][7] msti[hgrant][7]_INST_0/O}, {msti[hgrant][0]_INST_0_i_1_n_0 msti[hgrant][7]_INST_0/I0}, {msti[hgrant][0]_INST_0_i_2_n_0 msti[hgrant][7]_INST_0/I1}, {msti[hgrant][0]_INST_0_i_3_n_0 msti[hgrant][7]_INST_0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X58Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hrdata][0]_INST_0 - 
nets: {msti[hrdata][0] msti[hrdata][0]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[0] msti[hrdata][0]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][0]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[0] msti[hrdata][0]_INST_0/I2}, {msti[hrdata][0]_INST_0_i_1_n_0 msti[hrdata][0]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][0]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X65Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][0]_INST_0_i_1 - 
nets: {msti[hrdata][0]_INST_0_i_1_n_0 msti[hrdata][0]_INST_0_i_1/O}, {msti[hrdata][0]_INST_0_i_2_n_0 msti[hrdata][0]_INST_0_i_1/I0}, {msti[hrdata][0]_INST_0_i_3_n_0 msti[hrdata][0]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][0]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][0]_INST_0_i_2 - 
nets: {msti[hrdata][0]_INST_0_i_2_n_0 msti[hrdata][0]_INST_0_i_2/O}, {slvo[3][hrdata][0] msti[hrdata][0]_INST_0_i_2/I0}, {slvo[2][hrdata][0] msti[hrdata][0]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][0]_INST_0_i_2/I2}, {slvo[1][hrdata][0] msti[hrdata][0]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][0]_INST_0_i_2/I4}, {slvo[0][hrdata][0] msti[hrdata][0]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][0]_INST_0_i_3 - 
nets: {msti[hrdata][0]_INST_0_i_3_n_0 msti[hrdata][0]_INST_0_i_3/O}, {slvo[7][hrdata][0] msti[hrdata][0]_INST_0_i_3/I0}, {slvo[6][hrdata][0] msti[hrdata][0]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][0]_INST_0_i_3/I2}, {slvo[5][hrdata][0] msti[hrdata][0]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][0]_INST_0_i_3/I4}, {slvo[4][hrdata][0] msti[hrdata][0]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][10]_INST_0 - 
nets: {msti[hrdata][10] msti[hrdata][10]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[10] msti[hrdata][10]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][10]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[10] msti[hrdata][10]_INST_0/I2}, {msti[hrdata][10]_INST_0_i_1_n_0 msti[hrdata][10]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][10]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X70Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][10]_INST_0_i_1 - 
nets: {msti[hrdata][10]_INST_0_i_1_n_0 msti[hrdata][10]_INST_0_i_1/O}, {msti[hrdata][10]_INST_0_i_2_n_0 msti[hrdata][10]_INST_0_i_1/I0}, {msti[hrdata][10]_INST_0_i_3_n_0 msti[hrdata][10]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][10]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][10]_INST_0_i_2 - 
nets: {msti[hrdata][10]_INST_0_i_2_n_0 msti[hrdata][10]_INST_0_i_2/O}, {slvo[3][hrdata][10] msti[hrdata][10]_INST_0_i_2/I0}, {slvo[2][hrdata][10] msti[hrdata][10]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][10]_INST_0_i_2/I2}, {slvo[1][hrdata][10] msti[hrdata][10]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][10]_INST_0_i_2/I4}, {slvo[0][hrdata][10] msti[hrdata][10]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][10]_INST_0_i_3 - 
nets: {msti[hrdata][10]_INST_0_i_3_n_0 msti[hrdata][10]_INST_0_i_3/O}, {slvo[7][hrdata][10] msti[hrdata][10]_INST_0_i_3/I0}, {slvo[6][hrdata][10] msti[hrdata][10]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][10]_INST_0_i_3/I2}, {slvo[5][hrdata][10] msti[hrdata][10]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][10]_INST_0_i_3/I4}, {slvo[4][hrdata][10] msti[hrdata][10]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][11]_INST_0 - 
nets: {msti[hrdata][11] msti[hrdata][11]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[11] msti[hrdata][11]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][11]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[11] msti[hrdata][11]_INST_0/I2}, {msti[hrdata][11]_INST_0_i_1_n_0 msti[hrdata][11]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][11]_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X70Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][11]_INST_0_i_1 - 
nets: {msti[hrdata][11]_INST_0_i_1_n_0 msti[hrdata][11]_INST_0_i_1/O}, {msti[hrdata][11]_INST_0_i_2_n_0 msti[hrdata][11]_INST_0_i_1/I0}, {msti[hrdata][11]_INST_0_i_3_n_0 msti[hrdata][11]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][11]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][11]_INST_0_i_2 - 
nets: {msti[hrdata][11]_INST_0_i_2_n_0 msti[hrdata][11]_INST_0_i_2/O}, {slvo[3][hrdata][11] msti[hrdata][11]_INST_0_i_2/I0}, {slvo[2][hrdata][11] msti[hrdata][11]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][11]_INST_0_i_2/I2}, {slvo[1][hrdata][11] msti[hrdata][11]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][11]_INST_0_i_2/I4}, {slvo[0][hrdata][11] msti[hrdata][11]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][11]_INST_0_i_3 - 
nets: {msti[hrdata][11]_INST_0_i_3_n_0 msti[hrdata][11]_INST_0_i_3/O}, {slvo[7][hrdata][11] msti[hrdata][11]_INST_0_i_3/I0}, {slvo[6][hrdata][11] msti[hrdata][11]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][11]_INST_0_i_3/I2}, {slvo[5][hrdata][11] msti[hrdata][11]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][11]_INST_0_i_3/I4}, {slvo[4][hrdata][11] msti[hrdata][11]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][12]_INST_0 - 
nets: {msti[hrdata][12] msti[hrdata][12]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[12] msti[hrdata][12]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][12]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[12] msti[hrdata][12]_INST_0/I2}, {msti[hrdata][12]_INST_0_i_1_n_0 msti[hrdata][12]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][12]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X72Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][12]_INST_0_i_1 - 
nets: {msti[hrdata][12]_INST_0_i_1_n_0 msti[hrdata][12]_INST_0_i_1/O}, {msti[hrdata][12]_INST_0_i_2_n_0 msti[hrdata][12]_INST_0_i_1/I0}, {msti[hrdata][12]_INST_0_i_3_n_0 msti[hrdata][12]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][12]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][12]_INST_0_i_2 - 
nets: {msti[hrdata][12]_INST_0_i_2_n_0 msti[hrdata][12]_INST_0_i_2/O}, {slvo[3][hrdata][12] msti[hrdata][12]_INST_0_i_2/I0}, {slvo[2][hrdata][12] msti[hrdata][12]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][12]_INST_0_i_2/I2}, {slvo[1][hrdata][12] msti[hrdata][12]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][12]_INST_0_i_2/I4}, {slvo[0][hrdata][12] msti[hrdata][12]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][12]_INST_0_i_3 - 
nets: {msti[hrdata][12]_INST_0_i_3_n_0 msti[hrdata][12]_INST_0_i_3/O}, {slvo[7][hrdata][12] msti[hrdata][12]_INST_0_i_3/I0}, {slvo[6][hrdata][12] msti[hrdata][12]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][12]_INST_0_i_3/I2}, {slvo[5][hrdata][12] msti[hrdata][12]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][12]_INST_0_i_3/I4}, {slvo[4][hrdata][12] msti[hrdata][12]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][13]_INST_0 - 
nets: {msti[hrdata][13] msti[hrdata][13]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[13] msti[hrdata][13]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][13]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[13] msti[hrdata][13]_INST_0/I2}, {msti[hrdata][13]_INST_0_i_1_n_0 msti[hrdata][13]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][13]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X69Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][13]_INST_0_i_1 - 
nets: {msti[hrdata][13]_INST_0_i_1_n_0 msti[hrdata][13]_INST_0_i_1/O}, {msti[hrdata][13]_INST_0_i_2_n_0 msti[hrdata][13]_INST_0_i_1/I0}, {msti[hrdata][13]_INST_0_i_3_n_0 msti[hrdata][13]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][13]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][13]_INST_0_i_2 - 
nets: {msti[hrdata][13]_INST_0_i_2_n_0 msti[hrdata][13]_INST_0_i_2/O}, {slvo[3][hrdata][13] msti[hrdata][13]_INST_0_i_2/I0}, {slvo[2][hrdata][13] msti[hrdata][13]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][13]_INST_0_i_2/I2}, {slvo[1][hrdata][13] msti[hrdata][13]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][13]_INST_0_i_2/I4}, {slvo[0][hrdata][13] msti[hrdata][13]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][13]_INST_0_i_3 - 
nets: {msti[hrdata][13]_INST_0_i_3_n_0 msti[hrdata][13]_INST_0_i_3/O}, {slvo[7][hrdata][13] msti[hrdata][13]_INST_0_i_3/I0}, {slvo[6][hrdata][13] msti[hrdata][13]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][13]_INST_0_i_3/I2}, {slvo[5][hrdata][13] msti[hrdata][13]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][13]_INST_0_i_3/I4}, {slvo[4][hrdata][13] msti[hrdata][13]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][14]_INST_0 - 
nets: {msti[hrdata][14] msti[hrdata][14]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[14] msti[hrdata][14]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][14]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[14] msti[hrdata][14]_INST_0/I2}, {msti[hrdata][14]_INST_0_i_1_n_0 msti[hrdata][14]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][14]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X72Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][14]_INST_0_i_1 - 
nets: {msti[hrdata][14]_INST_0_i_1_n_0 msti[hrdata][14]_INST_0_i_1/O}, {msti[hrdata][14]_INST_0_i_2_n_0 msti[hrdata][14]_INST_0_i_1/I0}, {msti[hrdata][14]_INST_0_i_3_n_0 msti[hrdata][14]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][14]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][14]_INST_0_i_2 - 
nets: {msti[hrdata][14]_INST_0_i_2_n_0 msti[hrdata][14]_INST_0_i_2/O}, {slvo[3][hrdata][14] msti[hrdata][14]_INST_0_i_2/I0}, {slvo[2][hrdata][14] msti[hrdata][14]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][14]_INST_0_i_2/I2}, {slvo[1][hrdata][14] msti[hrdata][14]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][14]_INST_0_i_2/I4}, {slvo[0][hrdata][14] msti[hrdata][14]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][14]_INST_0_i_3 - 
nets: {msti[hrdata][14]_INST_0_i_3_n_0 msti[hrdata][14]_INST_0_i_3/O}, {slvo[7][hrdata][14] msti[hrdata][14]_INST_0_i_3/I0}, {slvo[6][hrdata][14] msti[hrdata][14]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][14]_INST_0_i_3/I2}, {slvo[5][hrdata][14] msti[hrdata][14]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][14]_INST_0_i_3/I4}, {slvo[4][hrdata][14] msti[hrdata][14]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][15]_INST_0 - 
nets: {msti[hrdata][15] msti[hrdata][15]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[15] msti[hrdata][15]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][15]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[15] msti[hrdata][15]_INST_0/I2}, {msti[hrdata][15]_INST_0_i_1_n_0 msti[hrdata][15]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][15]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X73Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][15]_INST_0_i_1 - 
nets: {msti[hrdata][15]_INST_0_i_1_n_0 msti[hrdata][15]_INST_0_i_1/O}, {msti[hrdata][15]_INST_0_i_2_n_0 msti[hrdata][15]_INST_0_i_1/I0}, {msti[hrdata][15]_INST_0_i_3_n_0 msti[hrdata][15]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][15]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][15]_INST_0_i_2 - 
nets: {msti[hrdata][15]_INST_0_i_2_n_0 msti[hrdata][15]_INST_0_i_2/O}, {slvo[3][hrdata][15] msti[hrdata][15]_INST_0_i_2/I0}, {slvo[2][hrdata][15] msti[hrdata][15]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][15]_INST_0_i_2/I2}, {slvo[1][hrdata][15] msti[hrdata][15]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][15]_INST_0_i_2/I4}, {slvo[0][hrdata][15] msti[hrdata][15]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][15]_INST_0_i_3 - 
nets: {msti[hrdata][15]_INST_0_i_3_n_0 msti[hrdata][15]_INST_0_i_3/O}, {slvo[7][hrdata][15] msti[hrdata][15]_INST_0_i_3/I0}, {slvo[6][hrdata][15] msti[hrdata][15]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][15]_INST_0_i_3/I2}, {slvo[5][hrdata][15] msti[hrdata][15]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][15]_INST_0_i_3/I4}, {slvo[4][hrdata][15] msti[hrdata][15]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][16]_INST_0 - 
nets: {msti[hrdata][16] msti[hrdata][16]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[16] msti[hrdata][16]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][16]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[16] msti[hrdata][16]_INST_0/I2}, {msti[hrdata][16]_INST_0_i_1_n_0 msti[hrdata][16]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][16]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X68Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][16]_INST_0_i_1 - 
nets: {msti[hrdata][16]_INST_0_i_1_n_0 msti[hrdata][16]_INST_0_i_1/O}, {msti[hrdata][16]_INST_0_i_2_n_0 msti[hrdata][16]_INST_0_i_1/I0}, {msti[hrdata][16]_INST_0_i_3_n_0 msti[hrdata][16]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][16]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][16]_INST_0_i_2 - 
nets: {msti[hrdata][16]_INST_0_i_2_n_0 msti[hrdata][16]_INST_0_i_2/O}, {slvo[3][hrdata][16] msti[hrdata][16]_INST_0_i_2/I0}, {slvo[2][hrdata][16] msti[hrdata][16]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][16]_INST_0_i_2/I2}, {slvo[1][hrdata][16] msti[hrdata][16]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][16]_INST_0_i_2/I4}, {slvo[0][hrdata][16] msti[hrdata][16]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][16]_INST_0_i_3 - 
nets: {msti[hrdata][16]_INST_0_i_3_n_0 msti[hrdata][16]_INST_0_i_3/O}, {slvo[7][hrdata][16] msti[hrdata][16]_INST_0_i_3/I0}, {slvo[6][hrdata][16] msti[hrdata][16]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][16]_INST_0_i_3/I2}, {slvo[5][hrdata][16] msti[hrdata][16]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][16]_INST_0_i_3/I4}, {slvo[4][hrdata][16] msti[hrdata][16]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][17]_INST_0 - 
nets: {msti[hrdata][17] msti[hrdata][17]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[17] msti[hrdata][17]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][17]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[17] msti[hrdata][17]_INST_0/I2}, {msti[hrdata][17]_INST_0_i_1_n_0 msti[hrdata][17]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][17]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X72Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][17]_INST_0_i_1 - 
nets: {msti[hrdata][17]_INST_0_i_1_n_0 msti[hrdata][17]_INST_0_i_1/O}, {msti[hrdata][17]_INST_0_i_2_n_0 msti[hrdata][17]_INST_0_i_1/I0}, {msti[hrdata][17]_INST_0_i_3_n_0 msti[hrdata][17]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][17]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][17]_INST_0_i_2 - 
nets: {msti[hrdata][17]_INST_0_i_2_n_0 msti[hrdata][17]_INST_0_i_2/O}, {slvo[3][hrdata][17] msti[hrdata][17]_INST_0_i_2/I0}, {slvo[2][hrdata][17] msti[hrdata][17]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][17]_INST_0_i_2/I2}, {slvo[1][hrdata][17] msti[hrdata][17]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][17]_INST_0_i_2/I4}, {slvo[0][hrdata][17] msti[hrdata][17]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][17]_INST_0_i_3 - 
nets: {msti[hrdata][17]_INST_0_i_3_n_0 msti[hrdata][17]_INST_0_i_3/O}, {slvo[7][hrdata][17] msti[hrdata][17]_INST_0_i_3/I0}, {slvo[6][hrdata][17] msti[hrdata][17]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][17]_INST_0_i_3/I2}, {slvo[5][hrdata][17] msti[hrdata][17]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][17]_INST_0_i_3/I4}, {slvo[4][hrdata][17] msti[hrdata][17]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][18]_INST_0 - 
nets: {msti[hrdata][18] msti[hrdata][18]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[18] msti[hrdata][18]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][18]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[18] msti[hrdata][18]_INST_0/I2}, {msti[hrdata][18]_INST_0_i_1_n_0 msti[hrdata][18]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][18]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X60Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][18]_INST_0_i_1 - 
nets: {msti[hrdata][18]_INST_0_i_1_n_0 msti[hrdata][18]_INST_0_i_1/O}, {msti[hrdata][18]_INST_0_i_2_n_0 msti[hrdata][18]_INST_0_i_1/I0}, {msti[hrdata][18]_INST_0_i_3_n_0 msti[hrdata][18]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][18]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][18]_INST_0_i_2 - 
nets: {msti[hrdata][18]_INST_0_i_2_n_0 msti[hrdata][18]_INST_0_i_2/O}, {slvo[3][hrdata][18] msti[hrdata][18]_INST_0_i_2/I0}, {slvo[2][hrdata][18] msti[hrdata][18]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][18]_INST_0_i_2/I2}, {slvo[1][hrdata][18] msti[hrdata][18]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][18]_INST_0_i_2/I4}, {slvo[0][hrdata][18] msti[hrdata][18]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][18]_INST_0_i_3 - 
nets: {msti[hrdata][18]_INST_0_i_3_n_0 msti[hrdata][18]_INST_0_i_3/O}, {slvo[7][hrdata][18] msti[hrdata][18]_INST_0_i_3/I0}, {slvo[6][hrdata][18] msti[hrdata][18]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][18]_INST_0_i_3/I2}, {slvo[5][hrdata][18] msti[hrdata][18]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][18]_INST_0_i_3/I4}, {slvo[4][hrdata][18] msti[hrdata][18]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][19]_INST_0 - 
nets: {msti[hrdata][19] msti[hrdata][19]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[19] msti[hrdata][19]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][19]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[19] msti[hrdata][19]_INST_0/I2}, {msti[hrdata][19]_INST_0_i_1_n_0 msti[hrdata][19]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][19]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X58Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][19]_INST_0_i_1 - 
nets: {msti[hrdata][19]_INST_0_i_1_n_0 msti[hrdata][19]_INST_0_i_1/O}, {msti[hrdata][19]_INST_0_i_2_n_0 msti[hrdata][19]_INST_0_i_1/I0}, {msti[hrdata][19]_INST_0_i_3_n_0 msti[hrdata][19]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][19]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][19]_INST_0_i_2 - 
nets: {msti[hrdata][19]_INST_0_i_2_n_0 msti[hrdata][19]_INST_0_i_2/O}, {slvo[3][hrdata][19] msti[hrdata][19]_INST_0_i_2/I0}, {slvo[2][hrdata][19] msti[hrdata][19]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][19]_INST_0_i_2/I2}, {slvo[1][hrdata][19] msti[hrdata][19]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][19]_INST_0_i_2/I4}, {slvo[0][hrdata][19] msti[hrdata][19]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][19]_INST_0_i_3 - 
nets: {msti[hrdata][19]_INST_0_i_3_n_0 msti[hrdata][19]_INST_0_i_3/O}, {slvo[7][hrdata][19] msti[hrdata][19]_INST_0_i_3/I0}, {slvo[6][hrdata][19] msti[hrdata][19]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][19]_INST_0_i_3/I2}, {slvo[5][hrdata][19] msti[hrdata][19]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][19]_INST_0_i_3/I4}, {slvo[4][hrdata][19] msti[hrdata][19]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][1]_INST_0 - 
nets: {msti[hrdata][1] msti[hrdata][1]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[1] msti[hrdata][1]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][1]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[1] msti[hrdata][1]_INST_0/I2}, {msti[hrdata][1]_INST_0_i_1_n_0 msti[hrdata][1]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][1]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X73Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][1]_INST_0_i_1 - 
nets: {msti[hrdata][1]_INST_0_i_1_n_0 msti[hrdata][1]_INST_0_i_1/O}, {msti[hrdata][1]_INST_0_i_2_n_0 msti[hrdata][1]_INST_0_i_1/I0}, {msti[hrdata][1]_INST_0_i_3_n_0 msti[hrdata][1]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][1]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][1]_INST_0_i_2 - 
nets: {msti[hrdata][1]_INST_0_i_2_n_0 msti[hrdata][1]_INST_0_i_2/O}, {slvo[3][hrdata][1] msti[hrdata][1]_INST_0_i_2/I0}, {slvo[2][hrdata][1] msti[hrdata][1]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][1]_INST_0_i_2/I2}, {slvo[1][hrdata][1] msti[hrdata][1]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][1]_INST_0_i_2/I4}, {slvo[0][hrdata][1] msti[hrdata][1]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][1]_INST_0_i_3 - 
nets: {msti[hrdata][1]_INST_0_i_3_n_0 msti[hrdata][1]_INST_0_i_3/O}, {slvo[7][hrdata][1] msti[hrdata][1]_INST_0_i_3/I0}, {slvo[6][hrdata][1] msti[hrdata][1]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][1]_INST_0_i_3/I2}, {slvo[5][hrdata][1] msti[hrdata][1]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][1]_INST_0_i_3/I4}, {slvo[4][hrdata][1] msti[hrdata][1]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][20]_INST_0 - 
nets: {msti[hrdata][20] msti[hrdata][20]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[20] msti[hrdata][20]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][20]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[20] msti[hrdata][20]_INST_0/I2}, {msti[hrdata][20]_INST_0_i_1_n_0 msti[hrdata][20]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][20]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X66Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][20]_INST_0_i_1 - 
nets: {msti[hrdata][20]_INST_0_i_1_n_0 msti[hrdata][20]_INST_0_i_1/O}, {msti[hrdata][20]_INST_0_i_2_n_0 msti[hrdata][20]_INST_0_i_1/I0}, {msti[hrdata][20]_INST_0_i_3_n_0 msti[hrdata][20]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][20]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][20]_INST_0_i_2 - 
nets: {msti[hrdata][20]_INST_0_i_2_n_0 msti[hrdata][20]_INST_0_i_2/O}, {slvo[3][hrdata][20] msti[hrdata][20]_INST_0_i_2/I0}, {slvo[2][hrdata][20] msti[hrdata][20]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][20]_INST_0_i_2/I2}, {slvo[1][hrdata][20] msti[hrdata][20]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][20]_INST_0_i_2/I4}, {slvo[0][hrdata][20] msti[hrdata][20]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][20]_INST_0_i_3 - 
nets: {msti[hrdata][20]_INST_0_i_3_n_0 msti[hrdata][20]_INST_0_i_3/O}, {slvo[7][hrdata][20] msti[hrdata][20]_INST_0_i_3/I0}, {slvo[6][hrdata][20] msti[hrdata][20]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][20]_INST_0_i_3/I2}, {slvo[5][hrdata][20] msti[hrdata][20]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][20]_INST_0_i_3/I4}, {slvo[4][hrdata][20] msti[hrdata][20]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][21]_INST_0 - 
nets: {msti[hrdata][21] msti[hrdata][21]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[21] msti[hrdata][21]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][21]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[21] msti[hrdata][21]_INST_0/I2}, {msti[hrdata][21]_INST_0_i_1_n_0 msti[hrdata][21]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][21]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X62Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][21]_INST_0_i_1 - 
nets: {msti[hrdata][21]_INST_0_i_1_n_0 msti[hrdata][21]_INST_0_i_1/O}, {msti[hrdata][21]_INST_0_i_2_n_0 msti[hrdata][21]_INST_0_i_1/I0}, {msti[hrdata][21]_INST_0_i_3_n_0 msti[hrdata][21]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][21]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][21]_INST_0_i_2 - 
nets: {msti[hrdata][21]_INST_0_i_2_n_0 msti[hrdata][21]_INST_0_i_2/O}, {slvo[3][hrdata][21] msti[hrdata][21]_INST_0_i_2/I0}, {slvo[2][hrdata][21] msti[hrdata][21]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][21]_INST_0_i_2/I2}, {slvo[1][hrdata][21] msti[hrdata][21]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][21]_INST_0_i_2/I4}, {slvo[0][hrdata][21] msti[hrdata][21]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][21]_INST_0_i_3 - 
nets: {msti[hrdata][21]_INST_0_i_3_n_0 msti[hrdata][21]_INST_0_i_3/O}, {slvo[7][hrdata][21] msti[hrdata][21]_INST_0_i_3/I0}, {slvo[6][hrdata][21] msti[hrdata][21]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][21]_INST_0_i_3/I2}, {slvo[5][hrdata][21] msti[hrdata][21]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][21]_INST_0_i_3/I4}, {slvo[4][hrdata][21] msti[hrdata][21]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][22]_INST_0 - 
nets: {msti[hrdata][22] msti[hrdata][22]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[22] msti[hrdata][22]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][22]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[22] msti[hrdata][22]_INST_0/I2}, {msti[hrdata][22]_INST_0_i_1_n_0 msti[hrdata][22]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][22]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X58Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][22]_INST_0_i_1 - 
nets: {msti[hrdata][22]_INST_0_i_1_n_0 msti[hrdata][22]_INST_0_i_1/O}, {msti[hrdata][22]_INST_0_i_2_n_0 msti[hrdata][22]_INST_0_i_1/I0}, {msti[hrdata][22]_INST_0_i_3_n_0 msti[hrdata][22]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][22]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][22]_INST_0_i_2 - 
nets: {msti[hrdata][22]_INST_0_i_2_n_0 msti[hrdata][22]_INST_0_i_2/O}, {slvo[3][hrdata][22] msti[hrdata][22]_INST_0_i_2/I0}, {slvo[2][hrdata][22] msti[hrdata][22]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][22]_INST_0_i_2/I2}, {slvo[1][hrdata][22] msti[hrdata][22]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][22]_INST_0_i_2/I4}, {slvo[0][hrdata][22] msti[hrdata][22]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][22]_INST_0_i_3 - 
nets: {msti[hrdata][22]_INST_0_i_3_n_0 msti[hrdata][22]_INST_0_i_3/O}, {slvo[7][hrdata][22] msti[hrdata][22]_INST_0_i_3/I0}, {slvo[6][hrdata][22] msti[hrdata][22]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][22]_INST_0_i_3/I2}, {slvo[5][hrdata][22] msti[hrdata][22]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][22]_INST_0_i_3/I4}, {slvo[4][hrdata][22] msti[hrdata][22]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][23]_INST_0 - 
nets: {msti[hrdata][23] msti[hrdata][23]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[23] msti[hrdata][23]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][23]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[23] msti[hrdata][23]_INST_0/I2}, {msti[hrdata][23]_INST_0_i_1_n_0 msti[hrdata][23]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][23]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X61Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][23]_INST_0_i_1 - 
nets: {msti[hrdata][23]_INST_0_i_1_n_0 msti[hrdata][23]_INST_0_i_1/O}, {msti[hrdata][23]_INST_0_i_2_n_0 msti[hrdata][23]_INST_0_i_1/I0}, {msti[hrdata][23]_INST_0_i_3_n_0 msti[hrdata][23]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][23]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][23]_INST_0_i_2 - 
nets: {msti[hrdata][23]_INST_0_i_2_n_0 msti[hrdata][23]_INST_0_i_2/O}, {slvo[3][hrdata][23] msti[hrdata][23]_INST_0_i_2/I0}, {slvo[2][hrdata][23] msti[hrdata][23]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][23]_INST_0_i_2/I2}, {slvo[1][hrdata][23] msti[hrdata][23]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][23]_INST_0_i_2/I4}, {slvo[0][hrdata][23] msti[hrdata][23]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][23]_INST_0_i_3 - 
nets: {msti[hrdata][23]_INST_0_i_3_n_0 msti[hrdata][23]_INST_0_i_3/O}, {slvo[7][hrdata][23] msti[hrdata][23]_INST_0_i_3/I0}, {slvo[6][hrdata][23] msti[hrdata][23]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][23]_INST_0_i_3/I2}, {slvo[5][hrdata][23] msti[hrdata][23]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][23]_INST_0_i_3/I4}, {slvo[4][hrdata][23] msti[hrdata][23]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][24]_INST_0 - 
nets: {msti[hrdata][24] msti[hrdata][24]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[24] msti[hrdata][24]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][24]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[24] msti[hrdata][24]_INST_0/I2}, {msti[hrdata][24]_INST_0_i_1_n_0 msti[hrdata][24]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][24]_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X58Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][24]_INST_0_i_1 - 
nets: {msti[hrdata][24]_INST_0_i_1_n_0 msti[hrdata][24]_INST_0_i_1/O}, {msti[hrdata][24]_INST_0_i_2_n_0 msti[hrdata][24]_INST_0_i_1/I0}, {msti[hrdata][24]_INST_0_i_3_n_0 msti[hrdata][24]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][24]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][24]_INST_0_i_2 - 
nets: {msti[hrdata][24]_INST_0_i_2_n_0 msti[hrdata][24]_INST_0_i_2/O}, {slvo[3][hrdata][24] msti[hrdata][24]_INST_0_i_2/I0}, {slvo[2][hrdata][24] msti[hrdata][24]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][24]_INST_0_i_2/I2}, {slvo[1][hrdata][24] msti[hrdata][24]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][24]_INST_0_i_2/I4}, {slvo[0][hrdata][24] msti[hrdata][24]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][24]_INST_0_i_3 - 
nets: {msti[hrdata][24]_INST_0_i_3_n_0 msti[hrdata][24]_INST_0_i_3/O}, {slvo[7][hrdata][24] msti[hrdata][24]_INST_0_i_3/I0}, {slvo[6][hrdata][24] msti[hrdata][24]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][24]_INST_0_i_3/I2}, {slvo[5][hrdata][24] msti[hrdata][24]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][24]_INST_0_i_3/I4}, {slvo[4][hrdata][24] msti[hrdata][24]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][25]_INST_0 - 
nets: {msti[hrdata][25] msti[hrdata][25]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[25] msti[hrdata][25]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][25]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[25] msti[hrdata][25]_INST_0/I2}, {msti[hrdata][25]_INST_0_i_1_n_0 msti[hrdata][25]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][25]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X65Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][25]_INST_0_i_1 - 
nets: {msti[hrdata][25]_INST_0_i_1_n_0 msti[hrdata][25]_INST_0_i_1/O}, {msti[hrdata][25]_INST_0_i_2_n_0 msti[hrdata][25]_INST_0_i_1/I0}, {msti[hrdata][25]_INST_0_i_3_n_0 msti[hrdata][25]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][25]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][25]_INST_0_i_2 - 
nets: {msti[hrdata][25]_INST_0_i_2_n_0 msti[hrdata][25]_INST_0_i_2/O}, {slvo[3][hrdata][25] msti[hrdata][25]_INST_0_i_2/I0}, {slvo[2][hrdata][25] msti[hrdata][25]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][25]_INST_0_i_2/I2}, {slvo[1][hrdata][25] msti[hrdata][25]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][25]_INST_0_i_2/I4}, {slvo[0][hrdata][25] msti[hrdata][25]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][25]_INST_0_i_3 - 
nets: {msti[hrdata][25]_INST_0_i_3_n_0 msti[hrdata][25]_INST_0_i_3/O}, {slvo[7][hrdata][25] msti[hrdata][25]_INST_0_i_3/I0}, {slvo[6][hrdata][25] msti[hrdata][25]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][25]_INST_0_i_3/I2}, {slvo[5][hrdata][25] msti[hrdata][25]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][25]_INST_0_i_3/I4}, {slvo[4][hrdata][25] msti[hrdata][25]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][26]_INST_0 - 
nets: {msti[hrdata][26] msti[hrdata][26]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[26] msti[hrdata][26]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][26]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[26] msti[hrdata][26]_INST_0/I2}, {msti[hrdata][26]_INST_0_i_1_n_0 msti[hrdata][26]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][26]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X67Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][26]_INST_0_i_1 - 
nets: {msti[hrdata][26]_INST_0_i_1_n_0 msti[hrdata][26]_INST_0_i_1/O}, {msti[hrdata][26]_INST_0_i_2_n_0 msti[hrdata][26]_INST_0_i_1/I0}, {msti[hrdata][26]_INST_0_i_3_n_0 msti[hrdata][26]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][26]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][26]_INST_0_i_2 - 
nets: {msti[hrdata][26]_INST_0_i_2_n_0 msti[hrdata][26]_INST_0_i_2/O}, {slvo[3][hrdata][26] msti[hrdata][26]_INST_0_i_2/I0}, {slvo[2][hrdata][26] msti[hrdata][26]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][26]_INST_0_i_2/I2}, {slvo[1][hrdata][26] msti[hrdata][26]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][26]_INST_0_i_2/I4}, {slvo[0][hrdata][26] msti[hrdata][26]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][26]_INST_0_i_3 - 
nets: {msti[hrdata][26]_INST_0_i_3_n_0 msti[hrdata][26]_INST_0_i_3/O}, {slvo[7][hrdata][26] msti[hrdata][26]_INST_0_i_3/I0}, {slvo[6][hrdata][26] msti[hrdata][26]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][26]_INST_0_i_3/I2}, {slvo[5][hrdata][26] msti[hrdata][26]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][26]_INST_0_i_3/I4}, {slvo[4][hrdata][26] msti[hrdata][26]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][27]_INST_0 - 
nets: {msti[hrdata][27] msti[hrdata][27]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[27] msti[hrdata][27]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][27]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[27] msti[hrdata][27]_INST_0/I2}, {msti[hrdata][27]_INST_0_i_1_n_0 msti[hrdata][27]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][27]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X62Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][27]_INST_0_i_1 - 
nets: {msti[hrdata][27]_INST_0_i_1_n_0 msti[hrdata][27]_INST_0_i_1/O}, {msti[hrdata][27]_INST_0_i_2_n_0 msti[hrdata][27]_INST_0_i_1/I0}, {msti[hrdata][27]_INST_0_i_3_n_0 msti[hrdata][27]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][27]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][27]_INST_0_i_2 - 
nets: {msti[hrdata][27]_INST_0_i_2_n_0 msti[hrdata][27]_INST_0_i_2/O}, {slvo[3][hrdata][27] msti[hrdata][27]_INST_0_i_2/I0}, {slvo[2][hrdata][27] msti[hrdata][27]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][27]_INST_0_i_2/I2}, {slvo[1][hrdata][27] msti[hrdata][27]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][27]_INST_0_i_2/I4}, {slvo[0][hrdata][27] msti[hrdata][27]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][27]_INST_0_i_3 - 
nets: {msti[hrdata][27]_INST_0_i_3_n_0 msti[hrdata][27]_INST_0_i_3/O}, {slvo[7][hrdata][27] msti[hrdata][27]_INST_0_i_3/I0}, {slvo[6][hrdata][27] msti[hrdata][27]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][27]_INST_0_i_3/I2}, {slvo[5][hrdata][27] msti[hrdata][27]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][27]_INST_0_i_3/I4}, {slvo[4][hrdata][27] msti[hrdata][27]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][28]_INST_0 - 
nets: {msti[hrdata][28] msti[hrdata][28]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[28] msti[hrdata][28]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][28]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[28] msti[hrdata][28]_INST_0/I2}, {msti[hrdata][28]_INST_0_i_1_n_0 msti[hrdata][28]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][28]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X59Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][28]_INST_0_i_1 - 
nets: {msti[hrdata][28]_INST_0_i_1_n_0 msti[hrdata][28]_INST_0_i_1/O}, {msti[hrdata][28]_INST_0_i_2_n_0 msti[hrdata][28]_INST_0_i_1/I0}, {msti[hrdata][28]_INST_0_i_3_n_0 msti[hrdata][28]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][28]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][28]_INST_0_i_2 - 
nets: {msti[hrdata][28]_INST_0_i_2_n_0 msti[hrdata][28]_INST_0_i_2/O}, {slvo[3][hrdata][28] msti[hrdata][28]_INST_0_i_2/I0}, {slvo[2][hrdata][28] msti[hrdata][28]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][28]_INST_0_i_2/I2}, {slvo[1][hrdata][28] msti[hrdata][28]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][28]_INST_0_i_2/I4}, {slvo[0][hrdata][28] msti[hrdata][28]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][28]_INST_0_i_3 - 
nets: {msti[hrdata][28]_INST_0_i_3_n_0 msti[hrdata][28]_INST_0_i_3/O}, {slvo[7][hrdata][28] msti[hrdata][28]_INST_0_i_3/I0}, {slvo[6][hrdata][28] msti[hrdata][28]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][28]_INST_0_i_3/I2}, {slvo[5][hrdata][28] msti[hrdata][28]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][28]_INST_0_i_3/I4}, {slvo[4][hrdata][28] msti[hrdata][28]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][29]_INST_0 - 
nets: {msti[hrdata][29] msti[hrdata][29]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[29] msti[hrdata][29]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][29]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[29] msti[hrdata][29]_INST_0/I2}, {msti[hrdata][29]_INST_0_i_1_n_0 msti[hrdata][29]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][29]_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X60Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][29]_INST_0_i_1 - 
nets: {msti[hrdata][29]_INST_0_i_1_n_0 msti[hrdata][29]_INST_0_i_1/O}, {msti[hrdata][29]_INST_0_i_2_n_0 msti[hrdata][29]_INST_0_i_1/I0}, {msti[hrdata][29]_INST_0_i_3_n_0 msti[hrdata][29]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][29]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][29]_INST_0_i_2 - 
nets: {msti[hrdata][29]_INST_0_i_2_n_0 msti[hrdata][29]_INST_0_i_2/O}, {slvo[3][hrdata][29] msti[hrdata][29]_INST_0_i_2/I0}, {slvo[2][hrdata][29] msti[hrdata][29]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][29]_INST_0_i_2/I2}, {slvo[1][hrdata][29] msti[hrdata][29]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][29]_INST_0_i_2/I4}, {slvo[0][hrdata][29] msti[hrdata][29]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][29]_INST_0_i_3 - 
nets: {msti[hrdata][29]_INST_0_i_3_n_0 msti[hrdata][29]_INST_0_i_3/O}, {slvo[7][hrdata][29] msti[hrdata][29]_INST_0_i_3/I0}, {slvo[6][hrdata][29] msti[hrdata][29]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][29]_INST_0_i_3/I2}, {slvo[5][hrdata][29] msti[hrdata][29]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][29]_INST_0_i_3/I4}, {slvo[4][hrdata][29] msti[hrdata][29]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][2]_INST_0 - 
nets: {msti[hrdata][2] msti[hrdata][2]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[2] msti[hrdata][2]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][2]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[2] msti[hrdata][2]_INST_0/I2}, {msti[hrdata][2]_INST_0_i_1_n_0 msti[hrdata][2]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][2]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X65Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][2]_INST_0_i_1 - 
nets: {msti[hrdata][2]_INST_0_i_1_n_0 msti[hrdata][2]_INST_0_i_1/O}, {msti[hrdata][2]_INST_0_i_2_n_0 msti[hrdata][2]_INST_0_i_1/I0}, {msti[hrdata][2]_INST_0_i_3_n_0 msti[hrdata][2]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][2]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][2]_INST_0_i_2 - 
nets: {msti[hrdata][2]_INST_0_i_2_n_0 msti[hrdata][2]_INST_0_i_2/O}, {slvo[3][hrdata][2] msti[hrdata][2]_INST_0_i_2/I0}, {slvo[2][hrdata][2] msti[hrdata][2]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][2]_INST_0_i_2/I2}, {slvo[1][hrdata][2] msti[hrdata][2]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][2]_INST_0_i_2/I4}, {slvo[0][hrdata][2] msti[hrdata][2]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][2]_INST_0_i_3 - 
nets: {msti[hrdata][2]_INST_0_i_3_n_0 msti[hrdata][2]_INST_0_i_3/O}, {slvo[7][hrdata][2] msti[hrdata][2]_INST_0_i_3/I0}, {slvo[6][hrdata][2] msti[hrdata][2]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][2]_INST_0_i_3/I2}, {slvo[5][hrdata][2] msti[hrdata][2]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][2]_INST_0_i_3/I4}, {slvo[4][hrdata][2] msti[hrdata][2]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][30]_INST_0 - 
nets: {msti[hrdata][30] msti[hrdata][30]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[30] msti[hrdata][30]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][30]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[30] msti[hrdata][30]_INST_0/I2}, {msti[hrdata][30]_INST_0_i_1_n_0 msti[hrdata][30]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][30]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X66Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][30]_INST_0_i_1 - 
nets: {msti[hrdata][30]_INST_0_i_1_n_0 msti[hrdata][30]_INST_0_i_1/O}, {msti[hrdata][30]_INST_0_i_2_n_0 msti[hrdata][30]_INST_0_i_1/I0}, {msti[hrdata][30]_INST_0_i_3_n_0 msti[hrdata][30]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][30]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][30]_INST_0_i_2 - 
nets: {msti[hrdata][30]_INST_0_i_2_n_0 msti[hrdata][30]_INST_0_i_2/O}, {slvo[3][hrdata][30] msti[hrdata][30]_INST_0_i_2/I0}, {slvo[2][hrdata][30] msti[hrdata][30]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][30]_INST_0_i_2/I2}, {slvo[1][hrdata][30] msti[hrdata][30]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][30]_INST_0_i_2/I4}, {slvo[0][hrdata][30] msti[hrdata][30]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][30]_INST_0_i_3 - 
nets: {msti[hrdata][30]_INST_0_i_3_n_0 msti[hrdata][30]_INST_0_i_3/O}, {slvo[7][hrdata][30] msti[hrdata][30]_INST_0_i_3/I0}, {slvo[6][hrdata][30] msti[hrdata][30]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][30]_INST_0_i_3/I2}, {slvo[5][hrdata][30] msti[hrdata][30]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][30]_INST_0_i_3/I4}, {slvo[4][hrdata][30] msti[hrdata][30]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][31]_INST_0 - 
nets: {msti[hrdata][31] msti[hrdata][31]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[31] msti[hrdata][31]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][31]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[31] msti[hrdata][31]_INST_0/I2}, {msti[hrdata][31]_INST_0_i_1_n_0 msti[hrdata][31]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][31]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X63Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][31]_INST_0_i_1 - 
nets: {msti[hrdata][31]_INST_0_i_1_n_0 msti[hrdata][31]_INST_0_i_1/O}, {msti[hrdata][31]_INST_0_i_2_n_0 msti[hrdata][31]_INST_0_i_1/I0}, {msti[hrdata][31]_INST_0_i_3_n_0 msti[hrdata][31]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][31]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][31]_INST_0_i_2 - 
nets: {msti[hrdata][31]_INST_0_i_2_n_0 msti[hrdata][31]_INST_0_i_2/O}, {slvo[3][hrdata][31] msti[hrdata][31]_INST_0_i_2/I0}, {slvo[2][hrdata][31] msti[hrdata][31]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][31]_INST_0_i_2/I2}, {slvo[1][hrdata][31] msti[hrdata][31]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][31]_INST_0_i_2/I4}, {slvo[0][hrdata][31] msti[hrdata][31]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][31]_INST_0_i_3 - 
nets: {msti[hrdata][31]_INST_0_i_3_n_0 msti[hrdata][31]_INST_0_i_3/O}, {slvo[7][hrdata][31] msti[hrdata][31]_INST_0_i_3/I0}, {slvo[6][hrdata][31] msti[hrdata][31]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][31]_INST_0_i_3/I2}, {slvo[5][hrdata][31] msti[hrdata][31]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][31]_INST_0_i_3/I4}, {slvo[4][hrdata][31] msti[hrdata][31]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][3]_INST_0 - 
nets: {msti[hrdata][3] msti[hrdata][3]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[3] msti[hrdata][3]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][3]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[3] msti[hrdata][3]_INST_0/I2}, {msti[hrdata][3]_INST_0_i_1_n_0 msti[hrdata][3]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][3]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X71Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][3]_INST_0_i_1 - 
nets: {msti[hrdata][3]_INST_0_i_1_n_0 msti[hrdata][3]_INST_0_i_1/O}, {msti[hrdata][3]_INST_0_i_2_n_0 msti[hrdata][3]_INST_0_i_1/I0}, {msti[hrdata][3]_INST_0_i_3_n_0 msti[hrdata][3]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][3]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][3]_INST_0_i_2 - 
nets: {msti[hrdata][3]_INST_0_i_2_n_0 msti[hrdata][3]_INST_0_i_2/O}, {slvo[3][hrdata][3] msti[hrdata][3]_INST_0_i_2/I0}, {slvo[2][hrdata][3] msti[hrdata][3]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][3]_INST_0_i_2/I2}, {slvo[1][hrdata][3] msti[hrdata][3]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][3]_INST_0_i_2/I4}, {slvo[0][hrdata][3] msti[hrdata][3]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][3]_INST_0_i_3 - 
nets: {msti[hrdata][3]_INST_0_i_3_n_0 msti[hrdata][3]_INST_0_i_3/O}, {slvo[7][hrdata][3] msti[hrdata][3]_INST_0_i_3/I0}, {slvo[6][hrdata][3] msti[hrdata][3]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][3]_INST_0_i_3/I2}, {slvo[5][hrdata][3] msti[hrdata][3]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][3]_INST_0_i_3/I4}, {slvo[4][hrdata][3] msti[hrdata][3]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][4]_INST_0 - 
nets: {msti[hrdata][4] msti[hrdata][4]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[4] msti[hrdata][4]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][4]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[4] msti[hrdata][4]_INST_0/I2}, {msti[hrdata][4]_INST_0_i_1_n_0 msti[hrdata][4]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][4]_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X70Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][4]_INST_0_i_1 - 
nets: {msti[hrdata][4]_INST_0_i_1_n_0 msti[hrdata][4]_INST_0_i_1/O}, {msti[hrdata][4]_INST_0_i_2_n_0 msti[hrdata][4]_INST_0_i_1/I0}, {msti[hrdata][4]_INST_0_i_3_n_0 msti[hrdata][4]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][4]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][4]_INST_0_i_2 - 
nets: {msti[hrdata][4]_INST_0_i_2_n_0 msti[hrdata][4]_INST_0_i_2/O}, {slvo[3][hrdata][4] msti[hrdata][4]_INST_0_i_2/I0}, {slvo[2][hrdata][4] msti[hrdata][4]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][4]_INST_0_i_2/I2}, {slvo[1][hrdata][4] msti[hrdata][4]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][4]_INST_0_i_2/I4}, {slvo[0][hrdata][4] msti[hrdata][4]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][4]_INST_0_i_3 - 
nets: {msti[hrdata][4]_INST_0_i_3_n_0 msti[hrdata][4]_INST_0_i_3/O}, {slvo[7][hrdata][4] msti[hrdata][4]_INST_0_i_3/I0}, {slvo[6][hrdata][4] msti[hrdata][4]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][4]_INST_0_i_3/I2}, {slvo[5][hrdata][4] msti[hrdata][4]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][4]_INST_0_i_3/I4}, {slvo[4][hrdata][4] msti[hrdata][4]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][5]_INST_0 - 
nets: {msti[hrdata][5] msti[hrdata][5]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[5] msti[hrdata][5]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][5]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[5] msti[hrdata][5]_INST_0/I2}, {msti[hrdata][5]_INST_0_i_1_n_0 msti[hrdata][5]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][5]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X72Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][5]_INST_0_i_1 - 
nets: {msti[hrdata][5]_INST_0_i_1_n_0 msti[hrdata][5]_INST_0_i_1/O}, {msti[hrdata][5]_INST_0_i_2_n_0 msti[hrdata][5]_INST_0_i_1/I0}, {msti[hrdata][5]_INST_0_i_3_n_0 msti[hrdata][5]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][5]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][5]_INST_0_i_2 - 
nets: {msti[hrdata][5]_INST_0_i_2_n_0 msti[hrdata][5]_INST_0_i_2/O}, {slvo[3][hrdata][5] msti[hrdata][5]_INST_0_i_2/I0}, {slvo[2][hrdata][5] msti[hrdata][5]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][5]_INST_0_i_2/I2}, {slvo[1][hrdata][5] msti[hrdata][5]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][5]_INST_0_i_2/I4}, {slvo[0][hrdata][5] msti[hrdata][5]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][5]_INST_0_i_3 - 
nets: {msti[hrdata][5]_INST_0_i_3_n_0 msti[hrdata][5]_INST_0_i_3/O}, {slvo[7][hrdata][5] msti[hrdata][5]_INST_0_i_3/I0}, {slvo[6][hrdata][5] msti[hrdata][5]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][5]_INST_0_i_3/I2}, {slvo[5][hrdata][5] msti[hrdata][5]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][5]_INST_0_i_3/I4}, {slvo[4][hrdata][5] msti[hrdata][5]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][6]_INST_0 - 
nets: {msti[hrdata][6] msti[hrdata][6]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[6] msti[hrdata][6]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][6]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[6] msti[hrdata][6]_INST_0/I2}, {msti[hrdata][6]_INST_0_i_1_n_0 msti[hrdata][6]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][6]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X73Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][6]_INST_0_i_1 - 
nets: {msti[hrdata][6]_INST_0_i_1_n_0 msti[hrdata][6]_INST_0_i_1/O}, {msti[hrdata][6]_INST_0_i_2_n_0 msti[hrdata][6]_INST_0_i_1/I0}, {msti[hrdata][6]_INST_0_i_3_n_0 msti[hrdata][6]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][6]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][6]_INST_0_i_2 - 
nets: {msti[hrdata][6]_INST_0_i_2_n_0 msti[hrdata][6]_INST_0_i_2/O}, {slvo[3][hrdata][6] msti[hrdata][6]_INST_0_i_2/I0}, {slvo[2][hrdata][6] msti[hrdata][6]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][6]_INST_0_i_2/I2}, {slvo[1][hrdata][6] msti[hrdata][6]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][6]_INST_0_i_2/I4}, {slvo[0][hrdata][6] msti[hrdata][6]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][6]_INST_0_i_3 - 
nets: {msti[hrdata][6]_INST_0_i_3_n_0 msti[hrdata][6]_INST_0_i_3/O}, {slvo[7][hrdata][6] msti[hrdata][6]_INST_0_i_3/I0}, {slvo[6][hrdata][6] msti[hrdata][6]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][6]_INST_0_i_3/I2}, {slvo[5][hrdata][6] msti[hrdata][6]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][6]_INST_0_i_3/I4}, {slvo[4][hrdata][6] msti[hrdata][6]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][7]_INST_0 - 
nets: {msti[hrdata][7] msti[hrdata][7]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[7] msti[hrdata][7]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][7]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[7] msti[hrdata][7]_INST_0/I2}, {msti[hrdata][7]_INST_0_i_1_n_0 msti[hrdata][7]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][7]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X68Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][7]_INST_0_i_1 - 
nets: {msti[hrdata][7]_INST_0_i_1_n_0 msti[hrdata][7]_INST_0_i_1/O}, {msti[hrdata][7]_INST_0_i_2_n_0 msti[hrdata][7]_INST_0_i_1/I0}, {msti[hrdata][7]_INST_0_i_3_n_0 msti[hrdata][7]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][7]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][7]_INST_0_i_2 - 
nets: {msti[hrdata][7]_INST_0_i_2_n_0 msti[hrdata][7]_INST_0_i_2/O}, {slvo[3][hrdata][7] msti[hrdata][7]_INST_0_i_2/I0}, {slvo[2][hrdata][7] msti[hrdata][7]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][7]_INST_0_i_2/I2}, {slvo[1][hrdata][7] msti[hrdata][7]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][7]_INST_0_i_2/I4}, {slvo[0][hrdata][7] msti[hrdata][7]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][7]_INST_0_i_3 - 
nets: {msti[hrdata][7]_INST_0_i_3_n_0 msti[hrdata][7]_INST_0_i_3/O}, {slvo[7][hrdata][7] msti[hrdata][7]_INST_0_i_3/I0}, {slvo[6][hrdata][7] msti[hrdata][7]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][7]_INST_0_i_3/I2}, {slvo[5][hrdata][7] msti[hrdata][7]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][7]_INST_0_i_3/I4}, {slvo[4][hrdata][7] msti[hrdata][7]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][8]_INST_0 - 
nets: {msti[hrdata][8] msti[hrdata][8]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[8] msti[hrdata][8]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][8]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[8] msti[hrdata][8]_INST_0/I2}, {msti[hrdata][8]_INST_0_i_1_n_0 msti[hrdata][8]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][8]_INST_0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X66Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][8]_INST_0_i_1 - 
nets: {msti[hrdata][8]_INST_0_i_1_n_0 msti[hrdata][8]_INST_0_i_1/O}, {msti[hrdata][8]_INST_0_i_2_n_0 msti[hrdata][8]_INST_0_i_1/I0}, {msti[hrdata][8]_INST_0_i_3_n_0 msti[hrdata][8]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][8]_INST_0_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][8]_INST_0_i_2 - 
nets: {msti[hrdata][8]_INST_0_i_2_n_0 msti[hrdata][8]_INST_0_i_2/O}, {slvo[3][hrdata][8] msti[hrdata][8]_INST_0_i_2/I0}, {slvo[2][hrdata][8] msti[hrdata][8]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][8]_INST_0_i_2/I2}, {slvo[1][hrdata][8] msti[hrdata][8]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][8]_INST_0_i_2/I4}, {slvo[0][hrdata][8] msti[hrdata][8]_INST_0_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][8]_INST_0_i_3 - 
nets: {msti[hrdata][8]_INST_0_i_3_n_0 msti[hrdata][8]_INST_0_i_3/O}, {slvo[7][hrdata][8] msti[hrdata][8]_INST_0_i_3/I0}, {slvo[6][hrdata][8] msti[hrdata][8]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][8]_INST_0_i_3/I2}, {slvo[5][hrdata][8] msti[hrdata][8]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][8]_INST_0_i_3/I4}, {slvo[4][hrdata][8] msti[hrdata][8]_INST_0_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][9]_INST_0 - 
nets: {msti[hrdata][9] msti[hrdata][9]_INST_0/O}, {syncrregs.r_reg[hrdatas]__0[9] msti[hrdata][9]_INST_0/I0}, {syncrregs.r_reg[cfga11]__0 msti[hrdata][9]_INST_0/I1}, {syncrregs.r_reg[hrdatam]__0[9] msti[hrdata][9]_INST_0/I2}, {msti[hrdata][9]_INST_0_i_1_n_0 msti[hrdata][9]_INST_0/I3}, {syncrregs.r_reg[cfgsel_n_0_] msti[hrdata][9]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8B8FF00, 
LOC: SLICE_X68Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

msti[hrdata][9]_INST_0_i_1 - 
nets: {msti[hrdata][9]_INST_0_i_1_n_0 msti[hrdata][9]_INST_0_i_1/O}, {msti[hrdata][9]_INST_0_i_2_n_0 msti[hrdata][9]_INST_0_i_1/I0}, {msti[hrdata][9]_INST_0_i_3_n_0 msti[hrdata][9]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hrdata][9]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hrdata][9]_INST_0_i_2 - 
nets: {msti[hrdata][9]_INST_0_i_2_n_0 msti[hrdata][9]_INST_0_i_2/O}, {slvo[3][hrdata][9] msti[hrdata][9]_INST_0_i_2/I0}, {slvo[2][hrdata][9] msti[hrdata][9]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][9]_INST_0_i_2/I2}, {slvo[1][hrdata][9] msti[hrdata][9]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][9]_INST_0_i_2/I4}, {slvo[0][hrdata][9] msti[hrdata][9]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hrdata][9]_INST_0_i_3 - 
nets: {msti[hrdata][9]_INST_0_i_3_n_0 msti[hrdata][9]_INST_0_i_3/O}, {slvo[7][hrdata][9] msti[hrdata][9]_INST_0_i_3/I0}, {slvo[6][hrdata][9] msti[hrdata][9]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hrdata][9]_INST_0_i_3/I2}, {slvo[5][hrdata][9] msti[hrdata][9]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hrdata][9]_INST_0_i_3/I4}, {slvo[4][hrdata][9] msti[hrdata][9]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hresp][0]_INST_0 - 
nets: {msti[hresp][0] msti[hresp][0]_INST_0/O}, {syncrregs.r_reg[defslv]__0 msti[hresp][0]_INST_0/I0}, {msti[hresp][0]_INST_0_i_1_n_0 msti[hresp][0]_INST_0/I1}, {syncrregs.r_reg[htrans_n_0_][1] msti[hresp][0]_INST_0/I2}, {syncrregs.r_reg[cfgsel_n_0_] msti[hresp][0]_INST_0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h00E4, 
LOC: SLICE_X63Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

msti[hresp][0]_INST_0_i_1 - 
nets: {msti[hresp][0]_INST_0_i_1_n_0 msti[hresp][0]_INST_0_i_1/O}, {msti[hresp][0]_INST_0_i_2_n_0 msti[hresp][0]_INST_0_i_1/I0}, {msti[hresp][0]_INST_0_i_3_n_0 msti[hresp][0]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hresp][0]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hresp][0]_INST_0_i_2 - 
nets: {msti[hresp][0]_INST_0_i_2_n_0 msti[hresp][0]_INST_0_i_2/O}, {slvo[3][hresp][0] msti[hresp][0]_INST_0_i_2/I0}, {slvo[2][hresp][0] msti[hresp][0]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hresp][0]_INST_0_i_2/I2}, {slvo[1][hresp][0] msti[hresp][0]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hresp][0]_INST_0_i_2/I4}, {slvo[0][hresp][0] msti[hresp][0]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hresp][0]_INST_0_i_3 - 
nets: {msti[hresp][0]_INST_0_i_3_n_0 msti[hresp][0]_INST_0_i_3/O}, {slvo[7][hresp][0] msti[hresp][0]_INST_0_i_3/I0}, {slvo[6][hresp][0] msti[hresp][0]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hresp][0]_INST_0_i_3/I2}, {slvo[5][hresp][0] msti[hresp][0]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hresp][0]_INST_0_i_3/I4}, {slvo[4][hresp][0] msti[hresp][0]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hresp][1]_INST_0 - 
nets: {msti[hresp][1] msti[hresp][1]_INST_0/O}, {syncrregs.r_reg[defslv]__0 msti[hresp][1]_INST_0/I0}, {p_0_in186_in msti[hresp][1]_INST_0/I1}, {syncrregs.r_reg[cfgsel_n_0_] msti[hresp][1]_INST_0/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

msti[hresp][1]_INST_0_i_1 - 
nets: {p_0_in186_in msti[hresp][1]_INST_0_i_1/O}, {msti[hresp][1]_INST_0_i_2_n_0 msti[hresp][1]_INST_0_i_1/I0}, {msti[hresp][1]_INST_0_i_3_n_0 msti[hresp][1]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] msti[hresp][1]_INST_0_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

msti[hresp][1]_INST_0_i_2 - 
nets: {msti[hresp][1]_INST_0_i_2_n_0 msti[hresp][1]_INST_0_i_2/O}, {slvo[3][hresp][1] msti[hresp][1]_INST_0_i_2/I0}, {slvo[2][hresp][1] msti[hresp][1]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hresp][1]_INST_0_i_2/I2}, {slvo[1][hresp][1] msti[hresp][1]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hresp][1]_INST_0_i_2/I4}, {slvo[0][hresp][1] msti[hresp][1]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

msti[hresp][1]_INST_0_i_3 - 
nets: {msti[hresp][1]_INST_0_i_3_n_0 msti[hresp][1]_INST_0_i_3/O}, {slvo[7][hresp][1] msti[hresp][1]_INST_0_i_3/I0}, {slvo[6][hresp][1] msti[hresp][1]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] msti[hresp][1]_INST_0_i_3/I2}, {slvo[5][hresp][1] msti[hresp][1]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] msti[hresp][1]_INST_0_i_3/I4}, {slvo[4][hresp][1] msti[hresp][1]_INST_0_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][0]_INST_0 - 
nets: {slvi[haddr][0] slvi[haddr][0]_INST_0/O}, {slvi[haddr][0]_INST_0_i_1_n_0 slvi[haddr][0]_INST_0/I0}, {slvi[haddr][0]_INST_0_i_2_n_0 slvi[haddr][0]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][0]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][0]_INST_0_i_1 - 
nets: {slvi[haddr][0]_INST_0_i_1_n_0 slvi[haddr][0]_INST_0_i_1/O}, {msto[3][haddr][0] slvi[haddr][0]_INST_0_i_1/I0}, {msto[2][haddr][0] slvi[haddr][0]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][0]_INST_0_i_1/I2}, {msto[1][haddr][0] slvi[haddr][0]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][0]_INST_0_i_1/I4}, {msto[0][haddr][0] slvi[haddr][0]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][0]_INST_0_i_2 - 
nets: {slvi[haddr][0]_INST_0_i_2_n_0 slvi[haddr][0]_INST_0_i_2/O}, {msto[7][haddr][0] slvi[haddr][0]_INST_0_i_2/I0}, {msto[6][haddr][0] slvi[haddr][0]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][0]_INST_0_i_2/I2}, {msto[5][haddr][0] slvi[haddr][0]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][0]_INST_0_i_2/I4}, {msto[4][haddr][0] slvi[haddr][0]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][10]_INST_0 - 
nets: {slvi[haddr][10] slvi[haddr][10]_INST_0/O}, {slvi[haddr][10]_INST_0_i_1_n_0 slvi[haddr][10]_INST_0/I0}, {slvi[haddr][10]_INST_0_i_2_n_0 slvi[haddr][10]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][10]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][10]_INST_0_i_1 - 
nets: {slvi[haddr][10]_INST_0_i_1_n_0 slvi[haddr][10]_INST_0_i_1/O}, {msto[3][haddr][10] slvi[haddr][10]_INST_0_i_1/I0}, {msto[2][haddr][10] slvi[haddr][10]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][10]_INST_0_i_1/I2}, {msto[1][haddr][10] slvi[haddr][10]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][10]_INST_0_i_1/I4}, {msto[0][haddr][10] slvi[haddr][10]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][10]_INST_0_i_2 - 
nets: {slvi[haddr][10]_INST_0_i_2_n_0 slvi[haddr][10]_INST_0_i_2/O}, {msto[7][haddr][10] slvi[haddr][10]_INST_0_i_2/I0}, {msto[6][haddr][10] slvi[haddr][10]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][10]_INST_0_i_2/I2}, {msto[5][haddr][10] slvi[haddr][10]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][10]_INST_0_i_2/I4}, {msto[4][haddr][10] slvi[haddr][10]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][11]_INST_0 - 
nets: {slvi[haddr][11] slvi[haddr][11]_INST_0/O}, {slvi[haddr][11]_INST_0_i_1_n_0 slvi[haddr][11]_INST_0/I0}, {slvi[haddr][11]_INST_0_i_2_n_0 slvi[haddr][11]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][11]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][11]_INST_0_i_1 - 
nets: {slvi[haddr][11]_INST_0_i_1_n_0 slvi[haddr][11]_INST_0_i_1/O}, {msto[3][haddr][11] slvi[haddr][11]_INST_0_i_1/I0}, {msto[2][haddr][11] slvi[haddr][11]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][11]_INST_0_i_1/I2}, {msto[1][haddr][11] slvi[haddr][11]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][11]_INST_0_i_1/I4}, {msto[0][haddr][11] slvi[haddr][11]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][11]_INST_0_i_2 - 
nets: {slvi[haddr][11]_INST_0_i_2_n_0 slvi[haddr][11]_INST_0_i_2/O}, {msto[7][haddr][11] slvi[haddr][11]_INST_0_i_2/I0}, {msto[6][haddr][11] slvi[haddr][11]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][11]_INST_0_i_2/I2}, {msto[5][haddr][11] slvi[haddr][11]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][11]_INST_0_i_2/I4}, {msto[4][haddr][11] slvi[haddr][11]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][12]_INST_0 - 
nets: {slvi[haddr][12] slvi[haddr][12]_INST_0/O}, {slvi[haddr][12]_INST_0_i_1_n_0 slvi[haddr][12]_INST_0/I0}, {slvi[haddr][12]_INST_0_i_2_n_0 slvi[haddr][12]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][12]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][12]_INST_0_i_1 - 
nets: {slvi[haddr][12]_INST_0_i_1_n_0 slvi[haddr][12]_INST_0_i_1/O}, {msto[3][haddr][12] slvi[haddr][12]_INST_0_i_1/I0}, {msto[2][haddr][12] slvi[haddr][12]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][12]_INST_0_i_1/I2}, {msto[1][haddr][12] slvi[haddr][12]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][12]_INST_0_i_1/I4}, {msto[0][haddr][12] slvi[haddr][12]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][12]_INST_0_i_2 - 
nets: {slvi[haddr][12]_INST_0_i_2_n_0 slvi[haddr][12]_INST_0_i_2/O}, {msto[7][haddr][12] slvi[haddr][12]_INST_0_i_2/I0}, {msto[6][haddr][12] slvi[haddr][12]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][12]_INST_0_i_2/I2}, {msto[5][haddr][12] slvi[haddr][12]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][12]_INST_0_i_2/I4}, {msto[4][haddr][12] slvi[haddr][12]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][13]_INST_0 - 
nets: {slvi[haddr][13] slvi[haddr][13]_INST_0/O}, {slvi[haddr][13]_INST_0_i_1_n_0 slvi[haddr][13]_INST_0/I0}, {slvi[haddr][13]_INST_0_i_2_n_0 slvi[haddr][13]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][13]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][13]_INST_0_i_1 - 
nets: {slvi[haddr][13]_INST_0_i_1_n_0 slvi[haddr][13]_INST_0_i_1/O}, {msto[3][haddr][13] slvi[haddr][13]_INST_0_i_1/I0}, {msto[2][haddr][13] slvi[haddr][13]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][13]_INST_0_i_1/I2}, {msto[1][haddr][13] slvi[haddr][13]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][13]_INST_0_i_1/I4}, {msto[0][haddr][13] slvi[haddr][13]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][13]_INST_0_i_2 - 
nets: {slvi[haddr][13]_INST_0_i_2_n_0 slvi[haddr][13]_INST_0_i_2/O}, {msto[7][haddr][13] slvi[haddr][13]_INST_0_i_2/I0}, {msto[6][haddr][13] slvi[haddr][13]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][13]_INST_0_i_2/I2}, {msto[5][haddr][13] slvi[haddr][13]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][13]_INST_0_i_2/I4}, {msto[4][haddr][13] slvi[haddr][13]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][14]_INST_0 - 
nets: {slvi[haddr][14] slvi[haddr][14]_INST_0/O}, {slvi[haddr][14]_INST_0_i_1_n_0 slvi[haddr][14]_INST_0/I0}, {slvi[haddr][14]_INST_0_i_2_n_0 slvi[haddr][14]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][14]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][14]_INST_0_i_1 - 
nets: {slvi[haddr][14]_INST_0_i_1_n_0 slvi[haddr][14]_INST_0_i_1/O}, {msto[3][haddr][14] slvi[haddr][14]_INST_0_i_1/I0}, {msto[2][haddr][14] slvi[haddr][14]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][14]_INST_0_i_1/I2}, {msto[1][haddr][14] slvi[haddr][14]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][14]_INST_0_i_1/I4}, {msto[0][haddr][14] slvi[haddr][14]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][14]_INST_0_i_2 - 
nets: {slvi[haddr][14]_INST_0_i_2_n_0 slvi[haddr][14]_INST_0_i_2/O}, {msto[7][haddr][14] slvi[haddr][14]_INST_0_i_2/I0}, {msto[6][haddr][14] slvi[haddr][14]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][14]_INST_0_i_2/I2}, {msto[5][haddr][14] slvi[haddr][14]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][14]_INST_0_i_2/I4}, {msto[4][haddr][14] slvi[haddr][14]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][15]_INST_0 - 
nets: {slvi[haddr][15] slvi[haddr][15]_INST_0/O}, {slvi[haddr][15]_INST_0_i_1_n_0 slvi[haddr][15]_INST_0/I0}, {slvi[haddr][15]_INST_0_i_2_n_0 slvi[haddr][15]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][15]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][15]_INST_0_i_1 - 
nets: {slvi[haddr][15]_INST_0_i_1_n_0 slvi[haddr][15]_INST_0_i_1/O}, {msto[3][haddr][15] slvi[haddr][15]_INST_0_i_1/I0}, {msto[2][haddr][15] slvi[haddr][15]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][15]_INST_0_i_1/I2}, {msto[1][haddr][15] slvi[haddr][15]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][15]_INST_0_i_1/I4}, {msto[0][haddr][15] slvi[haddr][15]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][15]_INST_0_i_2 - 
nets: {slvi[haddr][15]_INST_0_i_2_n_0 slvi[haddr][15]_INST_0_i_2/O}, {msto[7][haddr][15] slvi[haddr][15]_INST_0_i_2/I0}, {msto[6][haddr][15] slvi[haddr][15]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][15]_INST_0_i_2/I2}, {msto[5][haddr][15] slvi[haddr][15]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][15]_INST_0_i_2/I4}, {msto[4][haddr][15] slvi[haddr][15]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][16]_INST_0 - 
nets: {slvi[haddr][16] slvi[haddr][16]_INST_0/O}, {slvi[haddr][16]_INST_0_i_1_n_0 slvi[haddr][16]_INST_0/I0}, {slvi[haddr][16]_INST_0_i_2_n_0 slvi[haddr][16]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][16]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][16]_INST_0_i_1 - 
nets: {slvi[haddr][16]_INST_0_i_1_n_0 slvi[haddr][16]_INST_0_i_1/O}, {msto[3][haddr][16] slvi[haddr][16]_INST_0_i_1/I0}, {msto[2][haddr][16] slvi[haddr][16]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][16]_INST_0_i_1/I2}, {msto[1][haddr][16] slvi[haddr][16]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][16]_INST_0_i_1/I4}, {msto[0][haddr][16] slvi[haddr][16]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][16]_INST_0_i_2 - 
nets: {slvi[haddr][16]_INST_0_i_2_n_0 slvi[haddr][16]_INST_0_i_2/O}, {msto[7][haddr][16] slvi[haddr][16]_INST_0_i_2/I0}, {msto[6][haddr][16] slvi[haddr][16]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][16]_INST_0_i_2/I2}, {msto[5][haddr][16] slvi[haddr][16]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][16]_INST_0_i_2/I4}, {msto[4][haddr][16] slvi[haddr][16]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][17]_INST_0 - 
nets: {slvi[haddr][17] slvi[haddr][17]_INST_0/O}, {slvi[haddr][17]_INST_0_i_1_n_0 slvi[haddr][17]_INST_0/I0}, {slvi[haddr][17]_INST_0_i_2_n_0 slvi[haddr][17]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][17]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X65Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][17]_INST_0_i_1 - 
nets: {slvi[haddr][17]_INST_0_i_1_n_0 slvi[haddr][17]_INST_0_i_1/O}, {msto[3][haddr][17] slvi[haddr][17]_INST_0_i_1/I0}, {msto[2][haddr][17] slvi[haddr][17]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][17]_INST_0_i_1/I2}, {msto[1][haddr][17] slvi[haddr][17]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][17]_INST_0_i_1/I4}, {msto[0][haddr][17] slvi[haddr][17]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][17]_INST_0_i_2 - 
nets: {slvi[haddr][17]_INST_0_i_2_n_0 slvi[haddr][17]_INST_0_i_2/O}, {msto[7][haddr][17] slvi[haddr][17]_INST_0_i_2/I0}, {msto[6][haddr][17] slvi[haddr][17]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][17]_INST_0_i_2/I2}, {msto[5][haddr][17] slvi[haddr][17]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][17]_INST_0_i_2/I4}, {msto[4][haddr][17] slvi[haddr][17]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][18]_INST_0 - 
nets: {slvi[haddr][18] slvi[haddr][18]_INST_0/O}, {slvi[haddr][18]_INST_0_i_1_n_0 slvi[haddr][18]_INST_0/I0}, {slvi[haddr][18]_INST_0_i_2_n_0 slvi[haddr][18]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][18]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][18]_INST_0_i_1 - 
nets: {slvi[haddr][18]_INST_0_i_1_n_0 slvi[haddr][18]_INST_0_i_1/O}, {msto[3][haddr][18] slvi[haddr][18]_INST_0_i_1/I0}, {msto[2][haddr][18] slvi[haddr][18]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][18]_INST_0_i_1/I2}, {msto[1][haddr][18] slvi[haddr][18]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][18]_INST_0_i_1/I4}, {msto[0][haddr][18] slvi[haddr][18]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][18]_INST_0_i_2 - 
nets: {slvi[haddr][18]_INST_0_i_2_n_0 slvi[haddr][18]_INST_0_i_2/O}, {msto[7][haddr][18] slvi[haddr][18]_INST_0_i_2/I0}, {msto[6][haddr][18] slvi[haddr][18]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][18]_INST_0_i_2/I2}, {msto[5][haddr][18] slvi[haddr][18]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][18]_INST_0_i_2/I4}, {msto[4][haddr][18] slvi[haddr][18]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][19]_INST_0 - 
nets: {slvi[haddr][19] slvi[haddr][19]_INST_0/O}, {slvi[haddr][19]_INST_0_i_1_n_0 slvi[haddr][19]_INST_0/I0}, {slvi[haddr][19]_INST_0_i_2_n_0 slvi[haddr][19]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][19]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][19]_INST_0_i_1 - 
nets: {slvi[haddr][19]_INST_0_i_1_n_0 slvi[haddr][19]_INST_0_i_1/O}, {msto[3][haddr][19] slvi[haddr][19]_INST_0_i_1/I0}, {msto[2][haddr][19] slvi[haddr][19]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][19]_INST_0_i_1/I2}, {msto[1][haddr][19] slvi[haddr][19]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][19]_INST_0_i_1/I4}, {msto[0][haddr][19] slvi[haddr][19]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][19]_INST_0_i_2 - 
nets: {slvi[haddr][19]_INST_0_i_2_n_0 slvi[haddr][19]_INST_0_i_2/O}, {msto[7][haddr][19] slvi[haddr][19]_INST_0_i_2/I0}, {msto[6][haddr][19] slvi[haddr][19]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][19]_INST_0_i_2/I2}, {msto[5][haddr][19] slvi[haddr][19]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][19]_INST_0_i_2/I4}, {msto[4][haddr][19] slvi[haddr][19]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][1]_INST_0 - 
nets: {slvi[haddr][1] slvi[haddr][1]_INST_0/O}, {slvi[haddr][1]_INST_0_i_1_n_0 slvi[haddr][1]_INST_0/I0}, {slvi[haddr][1]_INST_0_i_2_n_0 slvi[haddr][1]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][1]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][1]_INST_0_i_1 - 
nets: {slvi[haddr][1]_INST_0_i_1_n_0 slvi[haddr][1]_INST_0_i_1/O}, {msto[3][haddr][1] slvi[haddr][1]_INST_0_i_1/I0}, {msto[2][haddr][1] slvi[haddr][1]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][1]_INST_0_i_1/I2}, {msto[1][haddr][1] slvi[haddr][1]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][1]_INST_0_i_1/I4}, {msto[0][haddr][1] slvi[haddr][1]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][1]_INST_0_i_2 - 
nets: {slvi[haddr][1]_INST_0_i_2_n_0 slvi[haddr][1]_INST_0_i_2/O}, {msto[7][haddr][1] slvi[haddr][1]_INST_0_i_2/I0}, {msto[6][haddr][1] slvi[haddr][1]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][1]_INST_0_i_2/I2}, {msto[5][haddr][1] slvi[haddr][1]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][1]_INST_0_i_2/I4}, {msto[4][haddr][1] slvi[haddr][1]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][20]_INST_0 - 
nets: {slvi[haddr][20] slvi[haddr][20]_INST_0/O}, {slvi[haddr][20]_INST_0_i_1_n_0 slvi[haddr][20]_INST_0/I0}, {slvi[haddr][20]_INST_0_i_2_n_0 slvi[haddr][20]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][20]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][20]_INST_0_i_1 - 
nets: {slvi[haddr][20]_INST_0_i_1_n_0 slvi[haddr][20]_INST_0_i_1/O}, {msto[3][haddr][20] slvi[haddr][20]_INST_0_i_1/I0}, {msto[2][haddr][20] slvi[haddr][20]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][20]_INST_0_i_1/I2}, {msto[1][haddr][20] slvi[haddr][20]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][20]_INST_0_i_1/I4}, {msto[0][haddr][20] slvi[haddr][20]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][20]_INST_0_i_2 - 
nets: {slvi[haddr][20]_INST_0_i_2_n_0 slvi[haddr][20]_INST_0_i_2/O}, {msto[7][haddr][20] slvi[haddr][20]_INST_0_i_2/I0}, {msto[6][haddr][20] slvi[haddr][20]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][20]_INST_0_i_2/I2}, {msto[5][haddr][20] slvi[haddr][20]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][20]_INST_0_i_2/I4}, {msto[4][haddr][20] slvi[haddr][20]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][21]_INST_0 - 
nets: {slvi[haddr][21] slvi[haddr][21]_INST_0/O}, {slvi[haddr][21]_INST_0_i_1_n_0 slvi[haddr][21]_INST_0/I0}, {slvi[haddr][21]_INST_0_i_2_n_0 slvi[haddr][21]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][21]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][21]_INST_0_i_1 - 
nets: {slvi[haddr][21]_INST_0_i_1_n_0 slvi[haddr][21]_INST_0_i_1/O}, {msto[3][haddr][21] slvi[haddr][21]_INST_0_i_1/I0}, {msto[2][haddr][21] slvi[haddr][21]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][21]_INST_0_i_1/I2}, {msto[1][haddr][21] slvi[haddr][21]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][21]_INST_0_i_1/I4}, {msto[0][haddr][21] slvi[haddr][21]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][21]_INST_0_i_2 - 
nets: {slvi[haddr][21]_INST_0_i_2_n_0 slvi[haddr][21]_INST_0_i_2/O}, {msto[7][haddr][21] slvi[haddr][21]_INST_0_i_2/I0}, {msto[6][haddr][21] slvi[haddr][21]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][21]_INST_0_i_2/I2}, {msto[5][haddr][21] slvi[haddr][21]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][21]_INST_0_i_2/I4}, {msto[4][haddr][21] slvi[haddr][21]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][22]_INST_0 - 
nets: {slvi[haddr][22] slvi[haddr][22]_INST_0/O}, {slvi[haddr][22]_INST_0_i_1_n_0 slvi[haddr][22]_INST_0/I0}, {slvi[haddr][22]_INST_0_i_2_n_0 slvi[haddr][22]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][22]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][22]_INST_0_i_1 - 
nets: {slvi[haddr][22]_INST_0_i_1_n_0 slvi[haddr][22]_INST_0_i_1/O}, {msto[3][haddr][22] slvi[haddr][22]_INST_0_i_1/I0}, {msto[2][haddr][22] slvi[haddr][22]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][22]_INST_0_i_1/I2}, {msto[1][haddr][22] slvi[haddr][22]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][22]_INST_0_i_1/I4}, {msto[0][haddr][22] slvi[haddr][22]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][22]_INST_0_i_2 - 
nets: {slvi[haddr][22]_INST_0_i_2_n_0 slvi[haddr][22]_INST_0_i_2/O}, {msto[7][haddr][22] slvi[haddr][22]_INST_0_i_2/I0}, {msto[6][haddr][22] slvi[haddr][22]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][22]_INST_0_i_2/I2}, {msto[5][haddr][22] slvi[haddr][22]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][22]_INST_0_i_2/I4}, {msto[4][haddr][22] slvi[haddr][22]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][23]_INST_0 - 
nets: {slvi[haddr][23] slvi[haddr][23]_INST_0/O}, {slvi[haddr][23]_INST_0_i_1_n_0 slvi[haddr][23]_INST_0/I0}, {slvi[haddr][23]_INST_0_i_2_n_0 slvi[haddr][23]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][23]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][23]_INST_0_i_1 - 
nets: {slvi[haddr][23]_INST_0_i_1_n_0 slvi[haddr][23]_INST_0_i_1/O}, {msto[3][haddr][23] slvi[haddr][23]_INST_0_i_1/I0}, {msto[2][haddr][23] slvi[haddr][23]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][23]_INST_0_i_1/I2}, {msto[1][haddr][23] slvi[haddr][23]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][23]_INST_0_i_1/I4}, {msto[0][haddr][23] slvi[haddr][23]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][23]_INST_0_i_2 - 
nets: {slvi[haddr][23]_INST_0_i_2_n_0 slvi[haddr][23]_INST_0_i_2/O}, {msto[7][haddr][23] slvi[haddr][23]_INST_0_i_2/I0}, {msto[6][haddr][23] slvi[haddr][23]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][23]_INST_0_i_2/I2}, {msto[5][haddr][23] slvi[haddr][23]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][23]_INST_0_i_2/I4}, {msto[4][haddr][23] slvi[haddr][23]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][24]_INST_0 - 
nets: {slvi[haddr][24] slvi[haddr][24]_INST_0/O}, {slvi[haddr][24]_INST_0_i_1_n_0 slvi[haddr][24]_INST_0/I0}, {slvi[haddr][24]_INST_0_i_2_n_0 slvi[haddr][24]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][24]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][24]_INST_0_i_1 - 
nets: {slvi[haddr][24]_INST_0_i_1_n_0 slvi[haddr][24]_INST_0_i_1/O}, {msto[3][haddr][24] slvi[haddr][24]_INST_0_i_1/I0}, {msto[2][haddr][24] slvi[haddr][24]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][24]_INST_0_i_1/I2}, {msto[1][haddr][24] slvi[haddr][24]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][24]_INST_0_i_1/I4}, {msto[0][haddr][24] slvi[haddr][24]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][24]_INST_0_i_2 - 
nets: {slvi[haddr][24]_INST_0_i_2_n_0 slvi[haddr][24]_INST_0_i_2/O}, {msto[7][haddr][24] slvi[haddr][24]_INST_0_i_2/I0}, {msto[6][haddr][24] slvi[haddr][24]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][24]_INST_0_i_2/I2}, {msto[5][haddr][24] slvi[haddr][24]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][24]_INST_0_i_2/I4}, {msto[4][haddr][24] slvi[haddr][24]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][25]_INST_0 - 
nets: {slvi[haddr][25] slvi[haddr][25]_INST_0/O}, {slvi[haddr][25]_INST_0_i_1_n_0 slvi[haddr][25]_INST_0/I0}, {slvi[haddr][25]_INST_0_i_2_n_0 slvi[haddr][25]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][25]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][25]_INST_0_i_1 - 
nets: {slvi[haddr][25]_INST_0_i_1_n_0 slvi[haddr][25]_INST_0_i_1/O}, {msto[3][haddr][25] slvi[haddr][25]_INST_0_i_1/I0}, {msto[2][haddr][25] slvi[haddr][25]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][25]_INST_0_i_1/I2}, {msto[1][haddr][25] slvi[haddr][25]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][25]_INST_0_i_1/I4}, {msto[0][haddr][25] slvi[haddr][25]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][25]_INST_0_i_2 - 
nets: {slvi[haddr][25]_INST_0_i_2_n_0 slvi[haddr][25]_INST_0_i_2/O}, {msto[7][haddr][25] slvi[haddr][25]_INST_0_i_2/I0}, {msto[6][haddr][25] slvi[haddr][25]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][25]_INST_0_i_2/I2}, {msto[5][haddr][25] slvi[haddr][25]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][25]_INST_0_i_2/I4}, {msto[4][haddr][25] slvi[haddr][25]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][26]_INST_0 - 
nets: {slvi[haddr][26] slvi[haddr][26]_INST_0/O}, {slvi[haddr][26]_INST_0_i_1_n_0 slvi[haddr][26]_INST_0/I0}, {slvi[haddr][26]_INST_0_i_2_n_0 slvi[haddr][26]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][26]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][26]_INST_0_i_1 - 
nets: {slvi[haddr][26]_INST_0_i_1_n_0 slvi[haddr][26]_INST_0_i_1/O}, {msto[3][haddr][26] slvi[haddr][26]_INST_0_i_1/I0}, {msto[2][haddr][26] slvi[haddr][26]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][26]_INST_0_i_1/I2}, {msto[1][haddr][26] slvi[haddr][26]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][26]_INST_0_i_1/I4}, {msto[0][haddr][26] slvi[haddr][26]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][26]_INST_0_i_2 - 
nets: {slvi[haddr][26]_INST_0_i_2_n_0 slvi[haddr][26]_INST_0_i_2/O}, {msto[7][haddr][26] slvi[haddr][26]_INST_0_i_2/I0}, {msto[6][haddr][26] slvi[haddr][26]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][26]_INST_0_i_2/I2}, {msto[5][haddr][26] slvi[haddr][26]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][26]_INST_0_i_2/I4}, {msto[4][haddr][26] slvi[haddr][26]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][27]_INST_0 - 
nets: {slvi[haddr][27] slvi[haddr][27]_INST_0/O}, {slvi[haddr][27]_INST_0_i_1_n_0 slvi[haddr][27]_INST_0/I0}, {slvi[haddr][27]_INST_0_i_2_n_0 slvi[haddr][27]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][27]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][27]_INST_0_i_1 - 
nets: {slvi[haddr][27]_INST_0_i_1_n_0 slvi[haddr][27]_INST_0_i_1/O}, {msto[3][haddr][27] slvi[haddr][27]_INST_0_i_1/I0}, {msto[2][haddr][27] slvi[haddr][27]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][27]_INST_0_i_1/I2}, {msto[1][haddr][27] slvi[haddr][27]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][27]_INST_0_i_1/I4}, {msto[0][haddr][27] slvi[haddr][27]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][27]_INST_0_i_2 - 
nets: {slvi[haddr][27]_INST_0_i_2_n_0 slvi[haddr][27]_INST_0_i_2/O}, {msto[7][haddr][27] slvi[haddr][27]_INST_0_i_2/I0}, {msto[6][haddr][27] slvi[haddr][27]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][27]_INST_0_i_2/I2}, {msto[5][haddr][27] slvi[haddr][27]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][27]_INST_0_i_2/I4}, {msto[4][haddr][27] slvi[haddr][27]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][28]_INST_0 - 
nets: {slvi[haddr][28] slvi[haddr][28]_INST_0/O}, {slvi[haddr][28]_INST_0_i_1_n_0 slvi[haddr][28]_INST_0/I0}, {slvi[haddr][28]_INST_0_i_2_n_0 slvi[haddr][28]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][28]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][28]_INST_0_i_1 - 
nets: {slvi[haddr][28]_INST_0_i_1_n_0 slvi[haddr][28]_INST_0_i_1/O}, {msto[3][haddr][28] slvi[haddr][28]_INST_0_i_1/I0}, {msto[2][haddr][28] slvi[haddr][28]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][28]_INST_0_i_1/I2}, {msto[1][haddr][28] slvi[haddr][28]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][28]_INST_0_i_1/I4}, {msto[0][haddr][28] slvi[haddr][28]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][28]_INST_0_i_2 - 
nets: {slvi[haddr][28]_INST_0_i_2_n_0 slvi[haddr][28]_INST_0_i_2/O}, {msto[7][haddr][28] slvi[haddr][28]_INST_0_i_2/I0}, {msto[6][haddr][28] slvi[haddr][28]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][28]_INST_0_i_2/I2}, {msto[5][haddr][28] slvi[haddr][28]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][28]_INST_0_i_2/I4}, {msto[4][haddr][28] slvi[haddr][28]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][29]_INST_0 - 
nets: {slvi[haddr][29] slvi[haddr][29]_INST_0/O}, {slvi[haddr][29]_INST_0_i_1_n_0 slvi[haddr][29]_INST_0/I0}, {slvi[haddr][29]_INST_0_i_2_n_0 slvi[haddr][29]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][29]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][29]_INST_0_i_1 - 
nets: {slvi[haddr][29]_INST_0_i_1_n_0 slvi[haddr][29]_INST_0_i_1/O}, {msto[3][haddr][29] slvi[haddr][29]_INST_0_i_1/I0}, {msto[2][haddr][29] slvi[haddr][29]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][29]_INST_0_i_1/I2}, {msto[1][haddr][29] slvi[haddr][29]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][29]_INST_0_i_1/I4}, {msto[0][haddr][29] slvi[haddr][29]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][29]_INST_0_i_2 - 
nets: {slvi[haddr][29]_INST_0_i_2_n_0 slvi[haddr][29]_INST_0_i_2/O}, {msto[7][haddr][29] slvi[haddr][29]_INST_0_i_2/I0}, {msto[6][haddr][29] slvi[haddr][29]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][29]_INST_0_i_2/I2}, {msto[5][haddr][29] slvi[haddr][29]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][29]_INST_0_i_2/I4}, {msto[4][haddr][29] slvi[haddr][29]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][2]_INST_0 - 
nets: {slvi[haddr][2] slvi[haddr][2]_INST_0/O}, {slvi[haddr][2]_INST_0_i_1_n_0 slvi[haddr][2]_INST_0/I0}, {slvi[haddr][2]_INST_0_i_2_n_0 slvi[haddr][2]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][2]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][2]_INST_0_i_1 - 
nets: {slvi[haddr][2]_INST_0_i_1_n_0 slvi[haddr][2]_INST_0_i_1/O}, {msto[3][haddr][2] slvi[haddr][2]_INST_0_i_1/I0}, {msto[2][haddr][2] slvi[haddr][2]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][2]_INST_0_i_1/I2}, {msto[1][haddr][2] slvi[haddr][2]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][2]_INST_0_i_1/I4}, {msto[0][haddr][2] slvi[haddr][2]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][2]_INST_0_i_2 - 
nets: {slvi[haddr][2]_INST_0_i_2_n_0 slvi[haddr][2]_INST_0_i_2/O}, {msto[7][haddr][2] slvi[haddr][2]_INST_0_i_2/I0}, {msto[6][haddr][2] slvi[haddr][2]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][2]_INST_0_i_2/I2}, {msto[5][haddr][2] slvi[haddr][2]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][2]_INST_0_i_2/I4}, {msto[4][haddr][2] slvi[haddr][2]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][30]_INST_0 - 
nets: {slvi[haddr][30] slvi[haddr][30]_INST_0/O}, {slvi[haddr][30]_INST_0_i_1_n_0 slvi[haddr][30]_INST_0/I0}, {slvi[haddr][30]_INST_0_i_2_n_0 slvi[haddr][30]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][30]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][30]_INST_0_i_1 - 
nets: {slvi[haddr][30]_INST_0_i_1_n_0 slvi[haddr][30]_INST_0_i_1/O}, {msto[3][haddr][30] slvi[haddr][30]_INST_0_i_1/I0}, {msto[2][haddr][30] slvi[haddr][30]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][30]_INST_0_i_1/I2}, {msto[1][haddr][30] slvi[haddr][30]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][30]_INST_0_i_1/I4}, {msto[0][haddr][30] slvi[haddr][30]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][30]_INST_0_i_2 - 
nets: {slvi[haddr][30]_INST_0_i_2_n_0 slvi[haddr][30]_INST_0_i_2/O}, {msto[7][haddr][30] slvi[haddr][30]_INST_0_i_2/I0}, {msto[6][haddr][30] slvi[haddr][30]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][30]_INST_0_i_2/I2}, {msto[5][haddr][30] slvi[haddr][30]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][30]_INST_0_i_2/I4}, {msto[4][haddr][30] slvi[haddr][30]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][31]_INST_0 - 
nets: {slvi[haddr][31] slvi[haddr][31]_INST_0/O}, {slvi[haddr][31]_INST_0_i_1_n_0 slvi[haddr][31]_INST_0/I0}, {slvi[haddr][31]_INST_0_i_2_n_0 slvi[haddr][31]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][31]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][31]_INST_0_i_1 - 
nets: {slvi[haddr][31]_INST_0_i_1_n_0 slvi[haddr][31]_INST_0_i_1/O}, {msto[3][haddr][31] slvi[haddr][31]_INST_0_i_1/I0}, {msto[2][haddr][31] slvi[haddr][31]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][31]_INST_0_i_1/I2}, {msto[1][haddr][31] slvi[haddr][31]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][31]_INST_0_i_1/I4}, {msto[0][haddr][31] slvi[haddr][31]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][31]_INST_0_i_2 - 
nets: {slvi[haddr][31]_INST_0_i_2_n_0 slvi[haddr][31]_INST_0_i_2/O}, {msto[7][haddr][31] slvi[haddr][31]_INST_0_i_2/I0}, {msto[6][haddr][31] slvi[haddr][31]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][31]_INST_0_i_2/I2}, {msto[5][haddr][31] slvi[haddr][31]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][31]_INST_0_i_2/I4}, {msto[4][haddr][31] slvi[haddr][31]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][3]_INST_0 - 
nets: {slvi[haddr][3] slvi[haddr][3]_INST_0/O}, {slvi[haddr][3]_INST_0_i_1_n_0 slvi[haddr][3]_INST_0/I0}, {slvi[haddr][3]_INST_0_i_2_n_0 slvi[haddr][3]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][3]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][3]_INST_0_i_1 - 
nets: {slvi[haddr][3]_INST_0_i_1_n_0 slvi[haddr][3]_INST_0_i_1/O}, {msto[3][haddr][3] slvi[haddr][3]_INST_0_i_1/I0}, {msto[2][haddr][3] slvi[haddr][3]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][3]_INST_0_i_1/I2}, {msto[1][haddr][3] slvi[haddr][3]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][3]_INST_0_i_1/I4}, {msto[0][haddr][3] slvi[haddr][3]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][3]_INST_0_i_2 - 
nets: {slvi[haddr][3]_INST_0_i_2_n_0 slvi[haddr][3]_INST_0_i_2/O}, {msto[7][haddr][3] slvi[haddr][3]_INST_0_i_2/I0}, {msto[6][haddr][3] slvi[haddr][3]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][3]_INST_0_i_2/I2}, {msto[5][haddr][3] slvi[haddr][3]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][3]_INST_0_i_2/I4}, {msto[4][haddr][3] slvi[haddr][3]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][4]_INST_0 - 
nets: {slvi[haddr][4] slvi[haddr][4]_INST_0/O}, {slvi[haddr][4]_INST_0_i_1_n_0 slvi[haddr][4]_INST_0/I0}, {slvi[haddr][4]_INST_0_i_2_n_0 slvi[haddr][4]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][4]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][4]_INST_0_i_1 - 
nets: {slvi[haddr][4]_INST_0_i_1_n_0 slvi[haddr][4]_INST_0_i_1/O}, {msto[3][haddr][4] slvi[haddr][4]_INST_0_i_1/I0}, {msto[2][haddr][4] slvi[haddr][4]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][4]_INST_0_i_1/I2}, {msto[1][haddr][4] slvi[haddr][4]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][4]_INST_0_i_1/I4}, {msto[0][haddr][4] slvi[haddr][4]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][4]_INST_0_i_2 - 
nets: {slvi[haddr][4]_INST_0_i_2_n_0 slvi[haddr][4]_INST_0_i_2/O}, {msto[7][haddr][4] slvi[haddr][4]_INST_0_i_2/I0}, {msto[6][haddr][4] slvi[haddr][4]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][4]_INST_0_i_2/I2}, {msto[5][haddr][4] slvi[haddr][4]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][4]_INST_0_i_2/I4}, {msto[4][haddr][4] slvi[haddr][4]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][5]_INST_0 - 
nets: {slvi[haddr][5] slvi[haddr][5]_INST_0/O}, {slvi[haddr][5]_INST_0_i_1_n_0 slvi[haddr][5]_INST_0/I0}, {slvi[haddr][5]_INST_0_i_2_n_0 slvi[haddr][5]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][5]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][5]_INST_0_i_1 - 
nets: {slvi[haddr][5]_INST_0_i_1_n_0 slvi[haddr][5]_INST_0_i_1/O}, {msto[3][haddr][5] slvi[haddr][5]_INST_0_i_1/I0}, {msto[2][haddr][5] slvi[haddr][5]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][5]_INST_0_i_1/I2}, {msto[1][haddr][5] slvi[haddr][5]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][5]_INST_0_i_1/I4}, {msto[0][haddr][5] slvi[haddr][5]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][5]_INST_0_i_2 - 
nets: {slvi[haddr][5]_INST_0_i_2_n_0 slvi[haddr][5]_INST_0_i_2/O}, {msto[7][haddr][5] slvi[haddr][5]_INST_0_i_2/I0}, {msto[6][haddr][5] slvi[haddr][5]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][5]_INST_0_i_2/I2}, {msto[5][haddr][5] slvi[haddr][5]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][5]_INST_0_i_2/I4}, {msto[4][haddr][5] slvi[haddr][5]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][6]_INST_0 - 
nets: {slvi[haddr][6] slvi[haddr][6]_INST_0/O}, {slvi[haddr][6]_INST_0_i_1_n_0 slvi[haddr][6]_INST_0/I0}, {slvi[haddr][6]_INST_0_i_2_n_0 slvi[haddr][6]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][6]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][6]_INST_0_i_1 - 
nets: {slvi[haddr][6]_INST_0_i_1_n_0 slvi[haddr][6]_INST_0_i_1/O}, {msto[3][haddr][6] slvi[haddr][6]_INST_0_i_1/I0}, {msto[2][haddr][6] slvi[haddr][6]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][6]_INST_0_i_1/I2}, {msto[1][haddr][6] slvi[haddr][6]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][6]_INST_0_i_1/I4}, {msto[0][haddr][6] slvi[haddr][6]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][6]_INST_0_i_2 - 
nets: {slvi[haddr][6]_INST_0_i_2_n_0 slvi[haddr][6]_INST_0_i_2/O}, {msto[7][haddr][6] slvi[haddr][6]_INST_0_i_2/I0}, {msto[6][haddr][6] slvi[haddr][6]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][6]_INST_0_i_2/I2}, {msto[5][haddr][6] slvi[haddr][6]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][6]_INST_0_i_2/I4}, {msto[4][haddr][6] slvi[haddr][6]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][7]_INST_0 - 
nets: {slvi[haddr][7] slvi[haddr][7]_INST_0/O}, {slvi[haddr][7]_INST_0_i_1_n_0 slvi[haddr][7]_INST_0/I0}, {slvi[haddr][7]_INST_0_i_2_n_0 slvi[haddr][7]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][7]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][7]_INST_0_i_1 - 
nets: {slvi[haddr][7]_INST_0_i_1_n_0 slvi[haddr][7]_INST_0_i_1/O}, {msto[3][haddr][7] slvi[haddr][7]_INST_0_i_1/I0}, {msto[2][haddr][7] slvi[haddr][7]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][7]_INST_0_i_1/I2}, {msto[1][haddr][7] slvi[haddr][7]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][7]_INST_0_i_1/I4}, {msto[0][haddr][7] slvi[haddr][7]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][7]_INST_0_i_2 - 
nets: {slvi[haddr][7]_INST_0_i_2_n_0 slvi[haddr][7]_INST_0_i_2/O}, {msto[7][haddr][7] slvi[haddr][7]_INST_0_i_2/I0}, {msto[6][haddr][7] slvi[haddr][7]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][7]_INST_0_i_2/I2}, {msto[5][haddr][7] slvi[haddr][7]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][7]_INST_0_i_2/I4}, {msto[4][haddr][7] slvi[haddr][7]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][8]_INST_0 - 
nets: {slvi[haddr][8] slvi[haddr][8]_INST_0/O}, {slvi[haddr][8]_INST_0_i_1_n_0 slvi[haddr][8]_INST_0/I0}, {slvi[haddr][8]_INST_0_i_2_n_0 slvi[haddr][8]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][8]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][8]_INST_0_i_1 - 
nets: {slvi[haddr][8]_INST_0_i_1_n_0 slvi[haddr][8]_INST_0_i_1/O}, {msto[3][haddr][8] slvi[haddr][8]_INST_0_i_1/I0}, {msto[2][haddr][8] slvi[haddr][8]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][8]_INST_0_i_1/I2}, {msto[1][haddr][8] slvi[haddr][8]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][8]_INST_0_i_1/I4}, {msto[0][haddr][8] slvi[haddr][8]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][8]_INST_0_i_2 - 
nets: {slvi[haddr][8]_INST_0_i_2_n_0 slvi[haddr][8]_INST_0_i_2/O}, {msto[7][haddr][8] slvi[haddr][8]_INST_0_i_2/I0}, {msto[6][haddr][8] slvi[haddr][8]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][8]_INST_0_i_2/I2}, {msto[5][haddr][8] slvi[haddr][8]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][8]_INST_0_i_2/I4}, {msto[4][haddr][8] slvi[haddr][8]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][9]_INST_0 - 
nets: {slvi[haddr][9] slvi[haddr][9]_INST_0/O}, {slvi[haddr][9]_INST_0_i_1_n_0 slvi[haddr][9]_INST_0/I0}, {slvi[haddr][9]_INST_0_i_2_n_0 slvi[haddr][9]_INST_0/I1}, {slvi[hmaster][2] slvi[haddr][9]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[haddr][9]_INST_0_i_1 - 
nets: {slvi[haddr][9]_INST_0_i_1_n_0 slvi[haddr][9]_INST_0_i_1/O}, {msto[3][haddr][9] slvi[haddr][9]_INST_0_i_1/I0}, {msto[2][haddr][9] slvi[haddr][9]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[haddr][9]_INST_0_i_1/I2}, {msto[1][haddr][9] slvi[haddr][9]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[haddr][9]_INST_0_i_1/I4}, {msto[0][haddr][9] slvi[haddr][9]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[haddr][9]_INST_0_i_2 - 
nets: {slvi[haddr][9]_INST_0_i_2_n_0 slvi[haddr][9]_INST_0_i_2/O}, {msto[7][haddr][9] slvi[haddr][9]_INST_0_i_2/I0}, {msto[6][haddr][9] slvi[haddr][9]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[haddr][9]_INST_0_i_2/I2}, {msto[5][haddr][9] slvi[haddr][9]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[haddr][9]_INST_0_i_2/I4}, {msto[4][haddr][9] slvi[haddr][9]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hburst][0]_INST_0 - 
nets: {slvi[hburst][0] slvi[hburst][0]_INST_0/O}, {slvi[hburst][0]_INST_0_i_1_n_0 slvi[hburst][0]_INST_0/I0}, {slvi[hburst][0]_INST_0_i_2_n_0 slvi[hburst][0]_INST_0/I1}, {slvi[hmaster][2] slvi[hburst][0]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hburst][0]_INST_0_i_1 - 
nets: {slvi[hburst][0]_INST_0_i_1_n_0 slvi[hburst][0]_INST_0_i_1/O}, {msto[3][hburst][0] slvi[hburst][0]_INST_0_i_1/I0}, {msto[2][hburst][0] slvi[hburst][0]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hburst][0]_INST_0_i_1/I2}, {msto[1][hburst][0] slvi[hburst][0]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hburst][0]_INST_0_i_1/I4}, {msto[0][hburst][0] slvi[hburst][0]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hburst][0]_INST_0_i_2 - 
nets: {slvi[hburst][0]_INST_0_i_2_n_0 slvi[hburst][0]_INST_0_i_2/O}, {msto[7][hburst][0] slvi[hburst][0]_INST_0_i_2/I0}, {msto[6][hburst][0] slvi[hburst][0]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hburst][0]_INST_0_i_2/I2}, {msto[5][hburst][0] slvi[hburst][0]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hburst][0]_INST_0_i_2/I4}, {msto[4][hburst][0] slvi[hburst][0]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hburst][1]_INST_0 - 
nets: {slvi[hburst][1] slvi[hburst][1]_INST_0/O}, {slvi[hburst][1]_INST_0_i_1_n_0 slvi[hburst][1]_INST_0/I0}, {slvi[hburst][1]_INST_0_i_2_n_0 slvi[hburst][1]_INST_0/I1}, {slvi[hmaster][2] slvi[hburst][1]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hburst][1]_INST_0_i_1 - 
nets: {slvi[hburst][1]_INST_0_i_1_n_0 slvi[hburst][1]_INST_0_i_1/O}, {msto[3][hburst][1] slvi[hburst][1]_INST_0_i_1/I0}, {msto[2][hburst][1] slvi[hburst][1]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hburst][1]_INST_0_i_1/I2}, {msto[1][hburst][1] slvi[hburst][1]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hburst][1]_INST_0_i_1/I4}, {msto[0][hburst][1] slvi[hburst][1]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hburst][1]_INST_0_i_2 - 
nets: {slvi[hburst][1]_INST_0_i_2_n_0 slvi[hburst][1]_INST_0_i_2/O}, {msto[7][hburst][1] slvi[hburst][1]_INST_0_i_2/I0}, {msto[6][hburst][1] slvi[hburst][1]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hburst][1]_INST_0_i_2/I2}, {msto[5][hburst][1] slvi[hburst][1]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hburst][1]_INST_0_i_2/I4}, {msto[4][hburst][1] slvi[hburst][1]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hburst][2]_INST_0 - 
nets: {slvi[hburst][2] slvi[hburst][2]_INST_0/O}, {slvi[hburst][2]_INST_0_i_1_n_0 slvi[hburst][2]_INST_0/I0}, {slvi[hburst][2]_INST_0_i_2_n_0 slvi[hburst][2]_INST_0/I1}, {slvi[hmaster][2] slvi[hburst][2]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hburst][2]_INST_0_i_1 - 
nets: {slvi[hburst][2]_INST_0_i_1_n_0 slvi[hburst][2]_INST_0_i_1/O}, {msto[3][hburst][2] slvi[hburst][2]_INST_0_i_1/I0}, {msto[2][hburst][2] slvi[hburst][2]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hburst][2]_INST_0_i_1/I2}, {msto[1][hburst][2] slvi[hburst][2]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hburst][2]_INST_0_i_1/I4}, {msto[0][hburst][2] slvi[hburst][2]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hburst][2]_INST_0_i_2 - 
nets: {slvi[hburst][2]_INST_0_i_2_n_0 slvi[hburst][2]_INST_0_i_2/O}, {msto[7][hburst][2] slvi[hburst][2]_INST_0_i_2/I0}, {msto[6][hburst][2] slvi[hburst][2]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hburst][2]_INST_0_i_2/I2}, {msto[5][hburst][2] slvi[hburst][2]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hburst][2]_INST_0_i_2/I4}, {msto[4][hburst][2] slvi[hburst][2]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][0]_INST_0 - 
nets: {msti[hirq][0] slvi[hirq][0]_INST_0/O}, {slvi[hirq][0]_INST_0_i_1_n_0 slvi[hirq][0]_INST_0/I0}, {slvi[hirq][0]_INST_0_i_2_n_0 slvi[hirq][0]_INST_0/I1}, {slvo[2][hirq][0] slvi[hirq][0]_INST_0/I2}, {slvo[1][hirq][0] slvi[hirq][0]_INST_0/I3}, {slvo[3][hirq][0] slvi[hirq][0]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X52Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][0]_INST_0_i_1 - 
nets: {slvi[hirq][0]_INST_0_i_1_n_0 slvi[hirq][0]_INST_0_i_1/O}, {slvo[0][hirq][0] slvi[hirq][0]_INST_0_i_1/I0}, {msto[6][hirq][0] slvi[hirq][0]_INST_0_i_1/I1}, {msto[4][hirq][0] slvi[hirq][0]_INST_0_i_1/I2}, {msto[5][hirq][0] slvi[hirq][0]_INST_0_i_1/I3}, {msto[3][hirq][0] slvi[hirq][0]_INST_0_i_1/I4}, {msto[2][hirq][0] slvi[hirq][0]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][0]_INST_0_i_2 - 
nets: {slvi[hirq][0]_INST_0_i_2_n_0 slvi[hirq][0]_INST_0_i_2/O}, {msto[0][hirq][0] slvi[hirq][0]_INST_0_i_2/I0}, {msto[1][hirq][0] slvi[hirq][0]_INST_0_i_2/I1}, {slvo[6][hirq][0] slvi[hirq][0]_INST_0_i_2/I2}, {slvo[7][hirq][0] slvi[hirq][0]_INST_0_i_2/I3}, {slvo[5][hirq][0] slvi[hirq][0]_INST_0_i_2/I4}, {slvo[4][hirq][0] slvi[hirq][0]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][10]_INST_0 - 
nets: {msti[hirq][10] slvi[hirq][10]_INST_0/O}, {slvi[hirq][10]_INST_0_i_1_n_0 slvi[hirq][10]_INST_0/I0}, {slvi[hirq][10]_INST_0_i_2_n_0 slvi[hirq][10]_INST_0/I1}, {slvo[2][hirq][10] slvi[hirq][10]_INST_0/I2}, {slvo[1][hirq][10] slvi[hirq][10]_INST_0/I3}, {slvo[3][hirq][10] slvi[hirq][10]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X57Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][10]_INST_0_i_1 - 
nets: {slvi[hirq][10]_INST_0_i_1_n_0 slvi[hirq][10]_INST_0_i_1/O}, {slvo[0][hirq][10] slvi[hirq][10]_INST_0_i_1/I0}, {msto[6][hirq][10] slvi[hirq][10]_INST_0_i_1/I1}, {msto[4][hirq][10] slvi[hirq][10]_INST_0_i_1/I2}, {msto[5][hirq][10] slvi[hirq][10]_INST_0_i_1/I3}, {msto[3][hirq][10] slvi[hirq][10]_INST_0_i_1/I4}, {msto[2][hirq][10] slvi[hirq][10]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X57Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][10]_INST_0_i_2 - 
nets: {slvi[hirq][10]_INST_0_i_2_n_0 slvi[hirq][10]_INST_0_i_2/O}, {msto[0][hirq][10] slvi[hirq][10]_INST_0_i_2/I0}, {msto[1][hirq][10] slvi[hirq][10]_INST_0_i_2/I1}, {slvo[6][hirq][10] slvi[hirq][10]_INST_0_i_2/I2}, {slvo[7][hirq][10] slvi[hirq][10]_INST_0_i_2/I3}, {slvo[5][hirq][10] slvi[hirq][10]_INST_0_i_2/I4}, {slvo[4][hirq][10] slvi[hirq][10]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X57Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][11]_INST_0 - 
nets: {msti[hirq][11] slvi[hirq][11]_INST_0/O}, {slvi[hirq][11]_INST_0_i_1_n_0 slvi[hirq][11]_INST_0/I0}, {slvi[hirq][11]_INST_0_i_2_n_0 slvi[hirq][11]_INST_0/I1}, {slvo[2][hirq][11] slvi[hirq][11]_INST_0/I2}, {slvo[1][hirq][11] slvi[hirq][11]_INST_0/I3}, {slvo[3][hirq][11] slvi[hirq][11]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][11]_INST_0_i_1 - 
nets: {slvi[hirq][11]_INST_0_i_1_n_0 slvi[hirq][11]_INST_0_i_1/O}, {slvo[0][hirq][11] slvi[hirq][11]_INST_0_i_1/I0}, {msto[6][hirq][11] slvi[hirq][11]_INST_0_i_1/I1}, {msto[4][hirq][11] slvi[hirq][11]_INST_0_i_1/I2}, {msto[5][hirq][11] slvi[hirq][11]_INST_0_i_1/I3}, {msto[3][hirq][11] slvi[hirq][11]_INST_0_i_1/I4}, {msto[2][hirq][11] slvi[hirq][11]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][11]_INST_0_i_2 - 
nets: {slvi[hirq][11]_INST_0_i_2_n_0 slvi[hirq][11]_INST_0_i_2/O}, {msto[0][hirq][11] slvi[hirq][11]_INST_0_i_2/I0}, {msto[1][hirq][11] slvi[hirq][11]_INST_0_i_2/I1}, {slvo[6][hirq][11] slvi[hirq][11]_INST_0_i_2/I2}, {slvo[7][hirq][11] slvi[hirq][11]_INST_0_i_2/I3}, {slvo[5][hirq][11] slvi[hirq][11]_INST_0_i_2/I4}, {slvo[4][hirq][11] slvi[hirq][11]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][12]_INST_0 - 
nets: {msti[hirq][12] slvi[hirq][12]_INST_0/O}, {slvi[hirq][12]_INST_0_i_1_n_0 slvi[hirq][12]_INST_0/I0}, {slvi[hirq][12]_INST_0_i_2_n_0 slvi[hirq][12]_INST_0/I1}, {slvo[2][hirq][12] slvi[hirq][12]_INST_0/I2}, {slvo[1][hirq][12] slvi[hirq][12]_INST_0/I3}, {slvo[3][hirq][12] slvi[hirq][12]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X56Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][12]_INST_0_i_1 - 
nets: {slvi[hirq][12]_INST_0_i_1_n_0 slvi[hirq][12]_INST_0_i_1/O}, {slvo[0][hirq][12] slvi[hirq][12]_INST_0_i_1/I0}, {msto[6][hirq][12] slvi[hirq][12]_INST_0_i_1/I1}, {msto[4][hirq][12] slvi[hirq][12]_INST_0_i_1/I2}, {msto[5][hirq][12] slvi[hirq][12]_INST_0_i_1/I3}, {msto[3][hirq][12] slvi[hirq][12]_INST_0_i_1/I4}, {msto[2][hirq][12] slvi[hirq][12]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][12]_INST_0_i_2 - 
nets: {slvi[hirq][12]_INST_0_i_2_n_0 slvi[hirq][12]_INST_0_i_2/O}, {msto[0][hirq][12] slvi[hirq][12]_INST_0_i_2/I0}, {msto[1][hirq][12] slvi[hirq][12]_INST_0_i_2/I1}, {slvo[6][hirq][12] slvi[hirq][12]_INST_0_i_2/I2}, {slvo[7][hirq][12] slvi[hirq][12]_INST_0_i_2/I3}, {slvo[5][hirq][12] slvi[hirq][12]_INST_0_i_2/I4}, {slvo[4][hirq][12] slvi[hirq][12]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][13]_INST_0 - 
nets: {msti[hirq][13] slvi[hirq][13]_INST_0/O}, {slvi[hirq][13]_INST_0_i_1_n_0 slvi[hirq][13]_INST_0/I0}, {slvi[hirq][13]_INST_0_i_2_n_0 slvi[hirq][13]_INST_0/I1}, {slvo[2][hirq][13] slvi[hirq][13]_INST_0/I2}, {slvo[1][hirq][13] slvi[hirq][13]_INST_0/I3}, {slvo[3][hirq][13] slvi[hirq][13]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X56Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][13]_INST_0_i_1 - 
nets: {slvi[hirq][13]_INST_0_i_1_n_0 slvi[hirq][13]_INST_0_i_1/O}, {slvo[0][hirq][13] slvi[hirq][13]_INST_0_i_1/I0}, {msto[6][hirq][13] slvi[hirq][13]_INST_0_i_1/I1}, {msto[4][hirq][13] slvi[hirq][13]_INST_0_i_1/I2}, {msto[5][hirq][13] slvi[hirq][13]_INST_0_i_1/I3}, {msto[3][hirq][13] slvi[hirq][13]_INST_0_i_1/I4}, {msto[2][hirq][13] slvi[hirq][13]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][13]_INST_0_i_2 - 
nets: {slvi[hirq][13]_INST_0_i_2_n_0 slvi[hirq][13]_INST_0_i_2/O}, {msto[0][hirq][13] slvi[hirq][13]_INST_0_i_2/I0}, {msto[1][hirq][13] slvi[hirq][13]_INST_0_i_2/I1}, {slvo[6][hirq][13] slvi[hirq][13]_INST_0_i_2/I2}, {slvo[7][hirq][13] slvi[hirq][13]_INST_0_i_2/I3}, {slvo[5][hirq][13] slvi[hirq][13]_INST_0_i_2/I4}, {slvo[4][hirq][13] slvi[hirq][13]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][14]_INST_0 - 
nets: {msti[hirq][14] slvi[hirq][14]_INST_0/O}, {slvi[hirq][14]_INST_0_i_1_n_0 slvi[hirq][14]_INST_0/I0}, {slvi[hirq][14]_INST_0_i_2_n_0 slvi[hirq][14]_INST_0/I1}, {slvo[2][hirq][14] slvi[hirq][14]_INST_0/I2}, {slvo[1][hirq][14] slvi[hirq][14]_INST_0/I3}, {slvo[3][hirq][14] slvi[hirq][14]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X56Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][14]_INST_0_i_1 - 
nets: {slvi[hirq][14]_INST_0_i_1_n_0 slvi[hirq][14]_INST_0_i_1/O}, {slvo[0][hirq][14] slvi[hirq][14]_INST_0_i_1/I0}, {msto[6][hirq][14] slvi[hirq][14]_INST_0_i_1/I1}, {msto[4][hirq][14] slvi[hirq][14]_INST_0_i_1/I2}, {msto[5][hirq][14] slvi[hirq][14]_INST_0_i_1/I3}, {msto[3][hirq][14] slvi[hirq][14]_INST_0_i_1/I4}, {msto[2][hirq][14] slvi[hirq][14]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][14]_INST_0_i_2 - 
nets: {slvi[hirq][14]_INST_0_i_2_n_0 slvi[hirq][14]_INST_0_i_2/O}, {msto[0][hirq][14] slvi[hirq][14]_INST_0_i_2/I0}, {msto[1][hirq][14] slvi[hirq][14]_INST_0_i_2/I1}, {slvo[6][hirq][14] slvi[hirq][14]_INST_0_i_2/I2}, {slvo[7][hirq][14] slvi[hirq][14]_INST_0_i_2/I3}, {slvo[5][hirq][14] slvi[hirq][14]_INST_0_i_2/I4}, {slvo[4][hirq][14] slvi[hirq][14]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][15]_INST_0 - 
nets: {msti[hirq][15] slvi[hirq][15]_INST_0/O}, {slvi[hirq][15]_INST_0_i_1_n_0 slvi[hirq][15]_INST_0/I0}, {slvi[hirq][15]_INST_0_i_2_n_0 slvi[hirq][15]_INST_0/I1}, {slvo[2][hirq][15] slvi[hirq][15]_INST_0/I2}, {slvo[1][hirq][15] slvi[hirq][15]_INST_0/I3}, {slvo[3][hirq][15] slvi[hirq][15]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X52Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][15]_INST_0_i_1 - 
nets: {slvi[hirq][15]_INST_0_i_1_n_0 slvi[hirq][15]_INST_0_i_1/O}, {slvo[0][hirq][15] slvi[hirq][15]_INST_0_i_1/I0}, {msto[6][hirq][15] slvi[hirq][15]_INST_0_i_1/I1}, {msto[4][hirq][15] slvi[hirq][15]_INST_0_i_1/I2}, {msto[5][hirq][15] slvi[hirq][15]_INST_0_i_1/I3}, {msto[3][hirq][15] slvi[hirq][15]_INST_0_i_1/I4}, {msto[2][hirq][15] slvi[hirq][15]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][15]_INST_0_i_2 - 
nets: {slvi[hirq][15]_INST_0_i_2_n_0 slvi[hirq][15]_INST_0_i_2/O}, {msto[0][hirq][15] slvi[hirq][15]_INST_0_i_2/I0}, {msto[1][hirq][15] slvi[hirq][15]_INST_0_i_2/I1}, {slvo[6][hirq][15] slvi[hirq][15]_INST_0_i_2/I2}, {slvo[7][hirq][15] slvi[hirq][15]_INST_0_i_2/I3}, {slvo[5][hirq][15] slvi[hirq][15]_INST_0_i_2/I4}, {slvo[4][hirq][15] slvi[hirq][15]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][16]_INST_0 - 
nets: {msti[hirq][16] slvi[hirq][16]_INST_0/O}, {slvi[hirq][16]_INST_0_i_1_n_0 slvi[hirq][16]_INST_0/I0}, {slvi[hirq][16]_INST_0_i_2_n_0 slvi[hirq][16]_INST_0/I1}, {slvo[2][hirq][16] slvi[hirq][16]_INST_0/I2}, {slvo[1][hirq][16] slvi[hirq][16]_INST_0/I3}, {slvo[3][hirq][16] slvi[hirq][16]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X55Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][16]_INST_0_i_1 - 
nets: {slvi[hirq][16]_INST_0_i_1_n_0 slvi[hirq][16]_INST_0_i_1/O}, {slvo[0][hirq][16] slvi[hirq][16]_INST_0_i_1/I0}, {msto[6][hirq][16] slvi[hirq][16]_INST_0_i_1/I1}, {msto[4][hirq][16] slvi[hirq][16]_INST_0_i_1/I2}, {msto[5][hirq][16] slvi[hirq][16]_INST_0_i_1/I3}, {msto[3][hirq][16] slvi[hirq][16]_INST_0_i_1/I4}, {msto[2][hirq][16] slvi[hirq][16]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X55Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][16]_INST_0_i_2 - 
nets: {slvi[hirq][16]_INST_0_i_2_n_0 slvi[hirq][16]_INST_0_i_2/O}, {msto[0][hirq][16] slvi[hirq][16]_INST_0_i_2/I0}, {msto[1][hirq][16] slvi[hirq][16]_INST_0_i_2/I1}, {slvo[6][hirq][16] slvi[hirq][16]_INST_0_i_2/I2}, {slvo[7][hirq][16] slvi[hirq][16]_INST_0_i_2/I3}, {slvo[5][hirq][16] slvi[hirq][16]_INST_0_i_2/I4}, {slvo[4][hirq][16] slvi[hirq][16]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][17]_INST_0 - 
nets: {msti[hirq][17] slvi[hirq][17]_INST_0/O}, {slvi[hirq][17]_INST_0_i_1_n_0 slvi[hirq][17]_INST_0/I0}, {slvi[hirq][17]_INST_0_i_2_n_0 slvi[hirq][17]_INST_0/I1}, {slvo[2][hirq][17] slvi[hirq][17]_INST_0/I2}, {slvo[1][hirq][17] slvi[hirq][17]_INST_0/I3}, {slvo[3][hirq][17] slvi[hirq][17]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X52Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][17]_INST_0_i_1 - 
nets: {slvi[hirq][17]_INST_0_i_1_n_0 slvi[hirq][17]_INST_0_i_1/O}, {slvo[0][hirq][17] slvi[hirq][17]_INST_0_i_1/I0}, {msto[6][hirq][17] slvi[hirq][17]_INST_0_i_1/I1}, {msto[4][hirq][17] slvi[hirq][17]_INST_0_i_1/I2}, {msto[5][hirq][17] slvi[hirq][17]_INST_0_i_1/I3}, {msto[3][hirq][17] slvi[hirq][17]_INST_0_i_1/I4}, {msto[2][hirq][17] slvi[hirq][17]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][17]_INST_0_i_2 - 
nets: {slvi[hirq][17]_INST_0_i_2_n_0 slvi[hirq][17]_INST_0_i_2/O}, {msto[0][hirq][17] slvi[hirq][17]_INST_0_i_2/I0}, {msto[1][hirq][17] slvi[hirq][17]_INST_0_i_2/I1}, {slvo[6][hirq][17] slvi[hirq][17]_INST_0_i_2/I2}, {slvo[7][hirq][17] slvi[hirq][17]_INST_0_i_2/I3}, {slvo[5][hirq][17] slvi[hirq][17]_INST_0_i_2/I4}, {slvo[4][hirq][17] slvi[hirq][17]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][18]_INST_0 - 
nets: {msti[hirq][18] slvi[hirq][18]_INST_0/O}, {slvi[hirq][18]_INST_0_i_1_n_0 slvi[hirq][18]_INST_0/I0}, {slvi[hirq][18]_INST_0_i_2_n_0 slvi[hirq][18]_INST_0/I1}, {slvo[2][hirq][18] slvi[hirq][18]_INST_0/I2}, {slvo[1][hirq][18] slvi[hirq][18]_INST_0/I3}, {slvo[3][hirq][18] slvi[hirq][18]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X57Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][18]_INST_0_i_1 - 
nets: {slvi[hirq][18]_INST_0_i_1_n_0 slvi[hirq][18]_INST_0_i_1/O}, {slvo[0][hirq][18] slvi[hirq][18]_INST_0_i_1/I0}, {msto[6][hirq][18] slvi[hirq][18]_INST_0_i_1/I1}, {msto[4][hirq][18] slvi[hirq][18]_INST_0_i_1/I2}, {msto[5][hirq][18] slvi[hirq][18]_INST_0_i_1/I3}, {msto[3][hirq][18] slvi[hirq][18]_INST_0_i_1/I4}, {msto[2][hirq][18] slvi[hirq][18]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X57Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][18]_INST_0_i_2 - 
nets: {slvi[hirq][18]_INST_0_i_2_n_0 slvi[hirq][18]_INST_0_i_2/O}, {msto[0][hirq][18] slvi[hirq][18]_INST_0_i_2/I0}, {msto[1][hirq][18] slvi[hirq][18]_INST_0_i_2/I1}, {slvo[6][hirq][18] slvi[hirq][18]_INST_0_i_2/I2}, {slvo[7][hirq][18] slvi[hirq][18]_INST_0_i_2/I3}, {slvo[5][hirq][18] slvi[hirq][18]_INST_0_i_2/I4}, {slvo[4][hirq][18] slvi[hirq][18]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X57Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][19]_INST_0 - 
nets: {msti[hirq][19] slvi[hirq][19]_INST_0/O}, {slvi[hirq][19]_INST_0_i_1_n_0 slvi[hirq][19]_INST_0/I0}, {slvi[hirq][19]_INST_0_i_2_n_0 slvi[hirq][19]_INST_0/I1}, {slvo[2][hirq][19] slvi[hirq][19]_INST_0/I2}, {slvo[1][hirq][19] slvi[hirq][19]_INST_0/I3}, {slvo[3][hirq][19] slvi[hirq][19]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X61Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][19]_INST_0_i_1 - 
nets: {slvi[hirq][19]_INST_0_i_1_n_0 slvi[hirq][19]_INST_0_i_1/O}, {slvo[0][hirq][19] slvi[hirq][19]_INST_0_i_1/I0}, {msto[6][hirq][19] slvi[hirq][19]_INST_0_i_1/I1}, {msto[4][hirq][19] slvi[hirq][19]_INST_0_i_1/I2}, {msto[5][hirq][19] slvi[hirq][19]_INST_0_i_1/I3}, {msto[3][hirq][19] slvi[hirq][19]_INST_0_i_1/I4}, {msto[2][hirq][19] slvi[hirq][19]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X61Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][19]_INST_0_i_2 - 
nets: {slvi[hirq][19]_INST_0_i_2_n_0 slvi[hirq][19]_INST_0_i_2/O}, {msto[0][hirq][19] slvi[hirq][19]_INST_0_i_2/I0}, {msto[1][hirq][19] slvi[hirq][19]_INST_0_i_2/I1}, {slvo[6][hirq][19] slvi[hirq][19]_INST_0_i_2/I2}, {slvo[7][hirq][19] slvi[hirq][19]_INST_0_i_2/I3}, {slvo[5][hirq][19] slvi[hirq][19]_INST_0_i_2/I4}, {slvo[4][hirq][19] slvi[hirq][19]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X61Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][1]_INST_0 - 
nets: {msti[hirq][1] slvi[hirq][1]_INST_0/O}, {slvi[hirq][1]_INST_0_i_1_n_0 slvi[hirq][1]_INST_0/I0}, {slvi[hirq][1]_INST_0_i_2_n_0 slvi[hirq][1]_INST_0/I1}, {slvo[2][hirq][1] slvi[hirq][1]_INST_0/I2}, {slvo[1][hirq][1] slvi[hirq][1]_INST_0/I3}, {slvo[3][hirq][1] slvi[hirq][1]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X56Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][1]_INST_0_i_1 - 
nets: {slvi[hirq][1]_INST_0_i_1_n_0 slvi[hirq][1]_INST_0_i_1/O}, {slvo[0][hirq][1] slvi[hirq][1]_INST_0_i_1/I0}, {msto[6][hirq][1] slvi[hirq][1]_INST_0_i_1/I1}, {msto[4][hirq][1] slvi[hirq][1]_INST_0_i_1/I2}, {msto[5][hirq][1] slvi[hirq][1]_INST_0_i_1/I3}, {msto[3][hirq][1] slvi[hirq][1]_INST_0_i_1/I4}, {msto[2][hirq][1] slvi[hirq][1]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][1]_INST_0_i_2 - 
nets: {slvi[hirq][1]_INST_0_i_2_n_0 slvi[hirq][1]_INST_0_i_2/O}, {msto[0][hirq][1] slvi[hirq][1]_INST_0_i_2/I0}, {msto[1][hirq][1] slvi[hirq][1]_INST_0_i_2/I1}, {slvo[6][hirq][1] slvi[hirq][1]_INST_0_i_2/I2}, {slvo[7][hirq][1] slvi[hirq][1]_INST_0_i_2/I3}, {slvo[5][hirq][1] slvi[hirq][1]_INST_0_i_2/I4}, {slvo[4][hirq][1] slvi[hirq][1]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X56Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][20]_INST_0 - 
nets: {msti[hirq][20] slvi[hirq][20]_INST_0/O}, {slvi[hirq][20]_INST_0_i_1_n_0 slvi[hirq][20]_INST_0/I0}, {slvi[hirq][20]_INST_0_i_2_n_0 slvi[hirq][20]_INST_0/I1}, {slvo[2][hirq][20] slvi[hirq][20]_INST_0/I2}, {slvo[1][hirq][20] slvi[hirq][20]_INST_0/I3}, {slvo[3][hirq][20] slvi[hirq][20]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X58Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][20]_INST_0_i_1 - 
nets: {slvi[hirq][20]_INST_0_i_1_n_0 slvi[hirq][20]_INST_0_i_1/O}, {slvo[0][hirq][20] slvi[hirq][20]_INST_0_i_1/I0}, {msto[6][hirq][20] slvi[hirq][20]_INST_0_i_1/I1}, {msto[4][hirq][20] slvi[hirq][20]_INST_0_i_1/I2}, {msto[5][hirq][20] slvi[hirq][20]_INST_0_i_1/I3}, {msto[3][hirq][20] slvi[hirq][20]_INST_0_i_1/I4}, {msto[2][hirq][20] slvi[hirq][20]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X58Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][20]_INST_0_i_2 - 
nets: {slvi[hirq][20]_INST_0_i_2_n_0 slvi[hirq][20]_INST_0_i_2/O}, {msto[0][hirq][20] slvi[hirq][20]_INST_0_i_2/I0}, {msto[1][hirq][20] slvi[hirq][20]_INST_0_i_2/I1}, {slvo[6][hirq][20] slvi[hirq][20]_INST_0_i_2/I2}, {slvo[7][hirq][20] slvi[hirq][20]_INST_0_i_2/I3}, {slvo[5][hirq][20] slvi[hirq][20]_INST_0_i_2/I4}, {slvo[4][hirq][20] slvi[hirq][20]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X58Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][21]_INST_0 - 
nets: {msti[hirq][21] slvi[hirq][21]_INST_0/O}, {slvi[hirq][21]_INST_0_i_1_n_0 slvi[hirq][21]_INST_0/I0}, {slvi[hirq][21]_INST_0_i_2_n_0 slvi[hirq][21]_INST_0/I1}, {slvo[2][hirq][21] slvi[hirq][21]_INST_0/I2}, {slvo[1][hirq][21] slvi[hirq][21]_INST_0/I3}, {slvo[3][hirq][21] slvi[hirq][21]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X60Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][21]_INST_0_i_1 - 
nets: {slvi[hirq][21]_INST_0_i_1_n_0 slvi[hirq][21]_INST_0_i_1/O}, {slvo[0][hirq][21] slvi[hirq][21]_INST_0_i_1/I0}, {msto[6][hirq][21] slvi[hirq][21]_INST_0_i_1/I1}, {msto[4][hirq][21] slvi[hirq][21]_INST_0_i_1/I2}, {msto[5][hirq][21] slvi[hirq][21]_INST_0_i_1/I3}, {msto[3][hirq][21] slvi[hirq][21]_INST_0_i_1/I4}, {msto[2][hirq][21] slvi[hirq][21]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][21]_INST_0_i_2 - 
nets: {slvi[hirq][21]_INST_0_i_2_n_0 slvi[hirq][21]_INST_0_i_2/O}, {msto[0][hirq][21] slvi[hirq][21]_INST_0_i_2/I0}, {msto[1][hirq][21] slvi[hirq][21]_INST_0_i_2/I1}, {slvo[6][hirq][21] slvi[hirq][21]_INST_0_i_2/I2}, {slvo[7][hirq][21] slvi[hirq][21]_INST_0_i_2/I3}, {slvo[5][hirq][21] slvi[hirq][21]_INST_0_i_2/I4}, {slvo[4][hirq][21] slvi[hirq][21]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][22]_INST_0 - 
nets: {msti[hirq][22] slvi[hirq][22]_INST_0/O}, {slvi[hirq][22]_INST_0_i_1_n_0 slvi[hirq][22]_INST_0/I0}, {slvi[hirq][22]_INST_0_i_2_n_0 slvi[hirq][22]_INST_0/I1}, {slvo[2][hirq][22] slvi[hirq][22]_INST_0/I2}, {slvo[1][hirq][22] slvi[hirq][22]_INST_0/I3}, {slvo[3][hirq][22] slvi[hirq][22]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X59Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][22]_INST_0_i_1 - 
nets: {slvi[hirq][22]_INST_0_i_1_n_0 slvi[hirq][22]_INST_0_i_1/O}, {slvo[0][hirq][22] slvi[hirq][22]_INST_0_i_1/I0}, {msto[6][hirq][22] slvi[hirq][22]_INST_0_i_1/I1}, {msto[4][hirq][22] slvi[hirq][22]_INST_0_i_1/I2}, {msto[5][hirq][22] slvi[hirq][22]_INST_0_i_1/I3}, {msto[3][hirq][22] slvi[hirq][22]_INST_0_i_1/I4}, {msto[2][hirq][22] slvi[hirq][22]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X59Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][22]_INST_0_i_2 - 
nets: {slvi[hirq][22]_INST_0_i_2_n_0 slvi[hirq][22]_INST_0_i_2/O}, {msto[0][hirq][22] slvi[hirq][22]_INST_0_i_2/I0}, {msto[1][hirq][22] slvi[hirq][22]_INST_0_i_2/I1}, {slvo[6][hirq][22] slvi[hirq][22]_INST_0_i_2/I2}, {slvo[7][hirq][22] slvi[hirq][22]_INST_0_i_2/I3}, {slvo[5][hirq][22] slvi[hirq][22]_INST_0_i_2/I4}, {slvo[4][hirq][22] slvi[hirq][22]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X59Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][23]_INST_0 - 
nets: {msti[hirq][23] slvi[hirq][23]_INST_0/O}, {slvi[hirq][23]_INST_0_i_1_n_0 slvi[hirq][23]_INST_0/I0}, {slvi[hirq][23]_INST_0_i_2_n_0 slvi[hirq][23]_INST_0/I1}, {slvo[2][hirq][23] slvi[hirq][23]_INST_0/I2}, {slvo[1][hirq][23] slvi[hirq][23]_INST_0/I3}, {slvo[3][hirq][23] slvi[hirq][23]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X57Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][23]_INST_0_i_1 - 
nets: {slvi[hirq][23]_INST_0_i_1_n_0 slvi[hirq][23]_INST_0_i_1/O}, {slvo[0][hirq][23] slvi[hirq][23]_INST_0_i_1/I0}, {msto[6][hirq][23] slvi[hirq][23]_INST_0_i_1/I1}, {msto[4][hirq][23] slvi[hirq][23]_INST_0_i_1/I2}, {msto[5][hirq][23] slvi[hirq][23]_INST_0_i_1/I3}, {msto[3][hirq][23] slvi[hirq][23]_INST_0_i_1/I4}, {msto[2][hirq][23] slvi[hirq][23]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X57Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][23]_INST_0_i_2 - 
nets: {slvi[hirq][23]_INST_0_i_2_n_0 slvi[hirq][23]_INST_0_i_2/O}, {msto[0][hirq][23] slvi[hirq][23]_INST_0_i_2/I0}, {msto[1][hirq][23] slvi[hirq][23]_INST_0_i_2/I1}, {slvo[6][hirq][23] slvi[hirq][23]_INST_0_i_2/I2}, {slvo[7][hirq][23] slvi[hirq][23]_INST_0_i_2/I3}, {slvo[5][hirq][23] slvi[hirq][23]_INST_0_i_2/I4}, {slvo[4][hirq][23] slvi[hirq][23]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X57Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][24]_INST_0 - 
nets: {msti[hirq][24] slvi[hirq][24]_INST_0/O}, {slvi[hirq][24]_INST_0_i_1_n_0 slvi[hirq][24]_INST_0/I0}, {slvi[hirq][24]_INST_0_i_2_n_0 slvi[hirq][24]_INST_0/I1}, {slvo[2][hirq][24] slvi[hirq][24]_INST_0/I2}, {slvo[1][hirq][24] slvi[hirq][24]_INST_0/I3}, {slvo[3][hirq][24] slvi[hirq][24]_INST_0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X60Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][24]_INST_0_i_1 - 
nets: {slvi[hirq][24]_INST_0_i_1_n_0 slvi[hirq][24]_INST_0_i_1/O}, {slvo[0][hirq][24] slvi[hirq][24]_INST_0_i_1/I0}, {msto[6][hirq][24] slvi[hirq][24]_INST_0_i_1/I1}, {msto[4][hirq][24] slvi[hirq][24]_INST_0_i_1/I2}, {msto[5][hirq][24] slvi[hirq][24]_INST_0_i_1/I3}, {msto[3][hirq][24] slvi[hirq][24]_INST_0_i_1/I4}, {msto[2][hirq][24] slvi[hirq][24]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][24]_INST_0_i_2 - 
nets: {slvi[hirq][24]_INST_0_i_2_n_0 slvi[hirq][24]_INST_0_i_2/O}, {msto[0][hirq][24] slvi[hirq][24]_INST_0_i_2/I0}, {msto[1][hirq][24] slvi[hirq][24]_INST_0_i_2/I1}, {slvo[6][hirq][24] slvi[hirq][24]_INST_0_i_2/I2}, {slvo[7][hirq][24] slvi[hirq][24]_INST_0_i_2/I3}, {slvo[5][hirq][24] slvi[hirq][24]_INST_0_i_2/I4}, {slvo[4][hirq][24] slvi[hirq][24]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X59Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][25]_INST_0 - 
nets: {msti[hirq][25] slvi[hirq][25]_INST_0/O}, {slvi[hirq][25]_INST_0_i_1_n_0 slvi[hirq][25]_INST_0/I0}, {slvi[hirq][25]_INST_0_i_2_n_0 slvi[hirq][25]_INST_0/I1}, {slvo[2][hirq][25] slvi[hirq][25]_INST_0/I2}, {slvo[1][hirq][25] slvi[hirq][25]_INST_0/I3}, {slvo[3][hirq][25] slvi[hirq][25]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X58Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][25]_INST_0_i_1 - 
nets: {slvi[hirq][25]_INST_0_i_1_n_0 slvi[hirq][25]_INST_0_i_1/O}, {slvo[0][hirq][25] slvi[hirq][25]_INST_0_i_1/I0}, {msto[6][hirq][25] slvi[hirq][25]_INST_0_i_1/I1}, {msto[4][hirq][25] slvi[hirq][25]_INST_0_i_1/I2}, {msto[5][hirq][25] slvi[hirq][25]_INST_0_i_1/I3}, {msto[3][hirq][25] slvi[hirq][25]_INST_0_i_1/I4}, {msto[2][hirq][25] slvi[hirq][25]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X58Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][25]_INST_0_i_2 - 
nets: {slvi[hirq][25]_INST_0_i_2_n_0 slvi[hirq][25]_INST_0_i_2/O}, {msto[0][hirq][25] slvi[hirq][25]_INST_0_i_2/I0}, {msto[1][hirq][25] slvi[hirq][25]_INST_0_i_2/I1}, {slvo[6][hirq][25] slvi[hirq][25]_INST_0_i_2/I2}, {slvo[7][hirq][25] slvi[hirq][25]_INST_0_i_2/I3}, {slvo[5][hirq][25] slvi[hirq][25]_INST_0_i_2/I4}, {slvo[4][hirq][25] slvi[hirq][25]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X58Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][26]_INST_0 - 
nets: {msti[hirq][26] slvi[hirq][26]_INST_0/O}, {slvi[hirq][26]_INST_0_i_1_n_0 slvi[hirq][26]_INST_0/I0}, {slvi[hirq][26]_INST_0_i_2_n_0 slvi[hirq][26]_INST_0/I1}, {slvo[2][hirq][26] slvi[hirq][26]_INST_0/I2}, {slvo[1][hirq][26] slvi[hirq][26]_INST_0/I3}, {slvo[3][hirq][26] slvi[hirq][26]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][26]_INST_0_i_1 - 
nets: {slvi[hirq][26]_INST_0_i_1_n_0 slvi[hirq][26]_INST_0_i_1/O}, {slvo[0][hirq][26] slvi[hirq][26]_INST_0_i_1/I0}, {msto[6][hirq][26] slvi[hirq][26]_INST_0_i_1/I1}, {msto[4][hirq][26] slvi[hirq][26]_INST_0_i_1/I2}, {msto[5][hirq][26] slvi[hirq][26]_INST_0_i_1/I3}, {msto[3][hirq][26] slvi[hirq][26]_INST_0_i_1/I4}, {msto[2][hirq][26] slvi[hirq][26]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][26]_INST_0_i_2 - 
nets: {slvi[hirq][26]_INST_0_i_2_n_0 slvi[hirq][26]_INST_0_i_2/O}, {msto[0][hirq][26] slvi[hirq][26]_INST_0_i_2/I0}, {msto[1][hirq][26] slvi[hirq][26]_INST_0_i_2/I1}, {slvo[6][hirq][26] slvi[hirq][26]_INST_0_i_2/I2}, {slvo[7][hirq][26] slvi[hirq][26]_INST_0_i_2/I3}, {slvo[5][hirq][26] slvi[hirq][26]_INST_0_i_2/I4}, {slvo[4][hirq][26] slvi[hirq][26]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][27]_INST_0 - 
nets: {msti[hirq][27] slvi[hirq][27]_INST_0/O}, {slvi[hirq][27]_INST_0_i_1_n_0 slvi[hirq][27]_INST_0/I0}, {slvi[hirq][27]_INST_0_i_2_n_0 slvi[hirq][27]_INST_0/I1}, {slvo[2][hirq][27] slvi[hirq][27]_INST_0/I2}, {slvo[1][hirq][27] slvi[hirq][27]_INST_0/I3}, {slvo[3][hirq][27] slvi[hirq][27]_INST_0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X54Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][27]_INST_0_i_1 - 
nets: {slvi[hirq][27]_INST_0_i_1_n_0 slvi[hirq][27]_INST_0_i_1/O}, {slvo[0][hirq][27] slvi[hirq][27]_INST_0_i_1/I0}, {msto[6][hirq][27] slvi[hirq][27]_INST_0_i_1/I1}, {msto[4][hirq][27] slvi[hirq][27]_INST_0_i_1/I2}, {msto[5][hirq][27] slvi[hirq][27]_INST_0_i_1/I3}, {msto[3][hirq][27] slvi[hirq][27]_INST_0_i_1/I4}, {msto[2][hirq][27] slvi[hirq][27]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][27]_INST_0_i_2 - 
nets: {slvi[hirq][27]_INST_0_i_2_n_0 slvi[hirq][27]_INST_0_i_2/O}, {msto[0][hirq][27] slvi[hirq][27]_INST_0_i_2/I0}, {msto[1][hirq][27] slvi[hirq][27]_INST_0_i_2/I1}, {slvo[6][hirq][27] slvi[hirq][27]_INST_0_i_2/I2}, {slvo[7][hirq][27] slvi[hirq][27]_INST_0_i_2/I3}, {slvo[5][hirq][27] slvi[hirq][27]_INST_0_i_2/I4}, {slvo[4][hirq][27] slvi[hirq][27]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][28]_INST_0 - 
nets: {msti[hirq][28] slvi[hirq][28]_INST_0/O}, {slvi[hirq][28]_INST_0_i_1_n_0 slvi[hirq][28]_INST_0/I0}, {slvi[hirq][28]_INST_0_i_2_n_0 slvi[hirq][28]_INST_0/I1}, {slvo[2][hirq][28] slvi[hirq][28]_INST_0/I2}, {slvo[1][hirq][28] slvi[hirq][28]_INST_0/I3}, {slvo[3][hirq][28] slvi[hirq][28]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][28]_INST_0_i_1 - 
nets: {slvi[hirq][28]_INST_0_i_1_n_0 slvi[hirq][28]_INST_0_i_1/O}, {slvo[0][hirq][28] slvi[hirq][28]_INST_0_i_1/I0}, {msto[6][hirq][28] slvi[hirq][28]_INST_0_i_1/I1}, {msto[4][hirq][28] slvi[hirq][28]_INST_0_i_1/I2}, {msto[5][hirq][28] slvi[hirq][28]_INST_0_i_1/I3}, {msto[3][hirq][28] slvi[hirq][28]_INST_0_i_1/I4}, {msto[2][hirq][28] slvi[hirq][28]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][28]_INST_0_i_2 - 
nets: {slvi[hirq][28]_INST_0_i_2_n_0 slvi[hirq][28]_INST_0_i_2/O}, {msto[0][hirq][28] slvi[hirq][28]_INST_0_i_2/I0}, {msto[1][hirq][28] slvi[hirq][28]_INST_0_i_2/I1}, {slvo[6][hirq][28] slvi[hirq][28]_INST_0_i_2/I2}, {slvo[7][hirq][28] slvi[hirq][28]_INST_0_i_2/I3}, {slvo[5][hirq][28] slvi[hirq][28]_INST_0_i_2/I4}, {slvo[4][hirq][28] slvi[hirq][28]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][29]_INST_0 - 
nets: {msti[hirq][29] slvi[hirq][29]_INST_0/O}, {slvi[hirq][29]_INST_0_i_1_n_0 slvi[hirq][29]_INST_0/I0}, {slvi[hirq][29]_INST_0_i_2_n_0 slvi[hirq][29]_INST_0/I1}, {slvo[2][hirq][29] slvi[hirq][29]_INST_0/I2}, {slvo[1][hirq][29] slvi[hirq][29]_INST_0/I3}, {slvo[3][hirq][29] slvi[hirq][29]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][29]_INST_0_i_1 - 
nets: {slvi[hirq][29]_INST_0_i_1_n_0 slvi[hirq][29]_INST_0_i_1/O}, {slvo[0][hirq][29] slvi[hirq][29]_INST_0_i_1/I0}, {msto[6][hirq][29] slvi[hirq][29]_INST_0_i_1/I1}, {msto[4][hirq][29] slvi[hirq][29]_INST_0_i_1/I2}, {msto[5][hirq][29] slvi[hirq][29]_INST_0_i_1/I3}, {msto[3][hirq][29] slvi[hirq][29]_INST_0_i_1/I4}, {msto[2][hirq][29] slvi[hirq][29]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][29]_INST_0_i_2 - 
nets: {slvi[hirq][29]_INST_0_i_2_n_0 slvi[hirq][29]_INST_0_i_2/O}, {msto[0][hirq][29] slvi[hirq][29]_INST_0_i_2/I0}, {msto[1][hirq][29] slvi[hirq][29]_INST_0_i_2/I1}, {slvo[6][hirq][29] slvi[hirq][29]_INST_0_i_2/I2}, {slvo[7][hirq][29] slvi[hirq][29]_INST_0_i_2/I3}, {slvo[5][hirq][29] slvi[hirq][29]_INST_0_i_2/I4}, {slvo[4][hirq][29] slvi[hirq][29]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][2]_INST_0 - 
nets: {msti[hirq][2] slvi[hirq][2]_INST_0/O}, {slvi[hirq][2]_INST_0_i_1_n_0 slvi[hirq][2]_INST_0/I0}, {slvi[hirq][2]_INST_0_i_2_n_0 slvi[hirq][2]_INST_0/I1}, {slvo[2][hirq][2] slvi[hirq][2]_INST_0/I2}, {slvo[1][hirq][2] slvi[hirq][2]_INST_0/I3}, {slvo[3][hirq][2] slvi[hirq][2]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][2]_INST_0_i_1 - 
nets: {slvi[hirq][2]_INST_0_i_1_n_0 slvi[hirq][2]_INST_0_i_1/O}, {slvo[0][hirq][2] slvi[hirq][2]_INST_0_i_1/I0}, {msto[6][hirq][2] slvi[hirq][2]_INST_0_i_1/I1}, {msto[4][hirq][2] slvi[hirq][2]_INST_0_i_1/I2}, {msto[5][hirq][2] slvi[hirq][2]_INST_0_i_1/I3}, {msto[3][hirq][2] slvi[hirq][2]_INST_0_i_1/I4}, {msto[2][hirq][2] slvi[hirq][2]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][2]_INST_0_i_2 - 
nets: {slvi[hirq][2]_INST_0_i_2_n_0 slvi[hirq][2]_INST_0_i_2/O}, {msto[0][hirq][2] slvi[hirq][2]_INST_0_i_2/I0}, {msto[1][hirq][2] slvi[hirq][2]_INST_0_i_2/I1}, {slvo[6][hirq][2] slvi[hirq][2]_INST_0_i_2/I2}, {slvo[7][hirq][2] slvi[hirq][2]_INST_0_i_2/I3}, {slvo[5][hirq][2] slvi[hirq][2]_INST_0_i_2/I4}, {slvo[4][hirq][2] slvi[hirq][2]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][30]_INST_0 - 
nets: {msti[hirq][30] slvi[hirq][30]_INST_0/O}, {slvi[hirq][30]_INST_0_i_1_n_0 slvi[hirq][30]_INST_0/I0}, {slvi[hirq][30]_INST_0_i_2_n_0 slvi[hirq][30]_INST_0/I1}, {slvo[2][hirq][30] slvi[hirq][30]_INST_0/I2}, {slvo[1][hirq][30] slvi[hirq][30]_INST_0/I3}, {slvo[3][hirq][30] slvi[hirq][30]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X54Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][30]_INST_0_i_1 - 
nets: {slvi[hirq][30]_INST_0_i_1_n_0 slvi[hirq][30]_INST_0_i_1/O}, {slvo[0][hirq][30] slvi[hirq][30]_INST_0_i_1/I0}, {msto[6][hirq][30] slvi[hirq][30]_INST_0_i_1/I1}, {msto[4][hirq][30] slvi[hirq][30]_INST_0_i_1/I2}, {msto[5][hirq][30] slvi[hirq][30]_INST_0_i_1/I3}, {msto[3][hirq][30] slvi[hirq][30]_INST_0_i_1/I4}, {msto[2][hirq][30] slvi[hirq][30]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][30]_INST_0_i_2 - 
nets: {slvi[hirq][30]_INST_0_i_2_n_0 slvi[hirq][30]_INST_0_i_2/O}, {msto[0][hirq][30] slvi[hirq][30]_INST_0_i_2/I0}, {msto[1][hirq][30] slvi[hirq][30]_INST_0_i_2/I1}, {slvo[6][hirq][30] slvi[hirq][30]_INST_0_i_2/I2}, {slvo[7][hirq][30] slvi[hirq][30]_INST_0_i_2/I3}, {slvo[5][hirq][30] slvi[hirq][30]_INST_0_i_2/I4}, {slvo[4][hirq][30] slvi[hirq][30]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][31]_INST_0 - 
nets: {msti[hirq][31] slvi[hirq][31]_INST_0/O}, {slvi[hirq][31]_INST_0_i_1_n_0 slvi[hirq][31]_INST_0/I0}, {slvi[hirq][31]_INST_0_i_2_n_0 slvi[hirq][31]_INST_0/I1}, {slvo[2][hirq][31] slvi[hirq][31]_INST_0/I2}, {slvo[1][hirq][31] slvi[hirq][31]_INST_0/I3}, {slvo[3][hirq][31] slvi[hirq][31]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X52Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][31]_INST_0_i_1 - 
nets: {slvi[hirq][31]_INST_0_i_1_n_0 slvi[hirq][31]_INST_0_i_1/O}, {slvo[0][hirq][31] slvi[hirq][31]_INST_0_i_1/I0}, {msto[6][hirq][31] slvi[hirq][31]_INST_0_i_1/I1}, {msto[4][hirq][31] slvi[hirq][31]_INST_0_i_1/I2}, {msto[5][hirq][31] slvi[hirq][31]_INST_0_i_1/I3}, {msto[3][hirq][31] slvi[hirq][31]_INST_0_i_1/I4}, {msto[2][hirq][31] slvi[hirq][31]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][31]_INST_0_i_2 - 
nets: {slvi[hirq][31]_INST_0_i_2_n_0 slvi[hirq][31]_INST_0_i_2/O}, {msto[0][hirq][31] slvi[hirq][31]_INST_0_i_2/I0}, {msto[1][hirq][31] slvi[hirq][31]_INST_0_i_2/I1}, {slvo[6][hirq][31] slvi[hirq][31]_INST_0_i_2/I2}, {slvo[7][hirq][31] slvi[hirq][31]_INST_0_i_2/I3}, {slvo[5][hirq][31] slvi[hirq][31]_INST_0_i_2/I4}, {slvo[4][hirq][31] slvi[hirq][31]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X52Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][3]_INST_0 - 
nets: {msti[hirq][3] slvi[hirq][3]_INST_0/O}, {slvi[hirq][3]_INST_0_i_1_n_0 slvi[hirq][3]_INST_0/I0}, {slvi[hirq][3]_INST_0_i_2_n_0 slvi[hirq][3]_INST_0/I1}, {slvo[2][hirq][3] slvi[hirq][3]_INST_0/I2}, {slvo[1][hirq][3] slvi[hirq][3]_INST_0/I3}, {slvo[3][hirq][3] slvi[hirq][3]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][3]_INST_0_i_1 - 
nets: {slvi[hirq][3]_INST_0_i_1_n_0 slvi[hirq][3]_INST_0_i_1/O}, {slvo[0][hirq][3] slvi[hirq][3]_INST_0_i_1/I0}, {msto[6][hirq][3] slvi[hirq][3]_INST_0_i_1/I1}, {msto[4][hirq][3] slvi[hirq][3]_INST_0_i_1/I2}, {msto[5][hirq][3] slvi[hirq][3]_INST_0_i_1/I3}, {msto[3][hirq][3] slvi[hirq][3]_INST_0_i_1/I4}, {msto[2][hirq][3] slvi[hirq][3]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][3]_INST_0_i_2 - 
nets: {slvi[hirq][3]_INST_0_i_2_n_0 slvi[hirq][3]_INST_0_i_2/O}, {msto[0][hirq][3] slvi[hirq][3]_INST_0_i_2/I0}, {msto[1][hirq][3] slvi[hirq][3]_INST_0_i_2/I1}, {slvo[6][hirq][3] slvi[hirq][3]_INST_0_i_2/I2}, {slvo[7][hirq][3] slvi[hirq][3]_INST_0_i_2/I3}, {slvo[5][hirq][3] slvi[hirq][3]_INST_0_i_2/I4}, {slvo[4][hirq][3] slvi[hirq][3]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][4]_INST_0 - 
nets: {msti[hirq][4] slvi[hirq][4]_INST_0/O}, {slvi[hirq][4]_INST_0_i_1_n_0 slvi[hirq][4]_INST_0/I0}, {slvi[hirq][4]_INST_0_i_2_n_0 slvi[hirq][4]_INST_0/I1}, {slvo[2][hirq][4] slvi[hirq][4]_INST_0/I2}, {slvo[1][hirq][4] slvi[hirq][4]_INST_0/I3}, {slvo[3][hirq][4] slvi[hirq][4]_INST_0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][4]_INST_0_i_1 - 
nets: {slvi[hirq][4]_INST_0_i_1_n_0 slvi[hirq][4]_INST_0_i_1/O}, {slvo[0][hirq][4] slvi[hirq][4]_INST_0_i_1/I0}, {msto[6][hirq][4] slvi[hirq][4]_INST_0_i_1/I1}, {msto[4][hirq][4] slvi[hirq][4]_INST_0_i_1/I2}, {msto[5][hirq][4] slvi[hirq][4]_INST_0_i_1/I3}, {msto[3][hirq][4] slvi[hirq][4]_INST_0_i_1/I4}, {msto[2][hirq][4] slvi[hirq][4]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][4]_INST_0_i_2 - 
nets: {slvi[hirq][4]_INST_0_i_2_n_0 slvi[hirq][4]_INST_0_i_2/O}, {msto[0][hirq][4] slvi[hirq][4]_INST_0_i_2/I0}, {msto[1][hirq][4] slvi[hirq][4]_INST_0_i_2/I1}, {slvo[6][hirq][4] slvi[hirq][4]_INST_0_i_2/I2}, {slvo[7][hirq][4] slvi[hirq][4]_INST_0_i_2/I3}, {slvo[5][hirq][4] slvi[hirq][4]_INST_0_i_2/I4}, {slvo[4][hirq][4] slvi[hirq][4]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][5]_INST_0 - 
nets: {msti[hirq][5] slvi[hirq][5]_INST_0/O}, {slvi[hirq][5]_INST_0_i_1_n_0 slvi[hirq][5]_INST_0/I0}, {slvi[hirq][5]_INST_0_i_2_n_0 slvi[hirq][5]_INST_0/I1}, {slvo[2][hirq][5] slvi[hirq][5]_INST_0/I2}, {slvo[1][hirq][5] slvi[hirq][5]_INST_0/I3}, {slvo[3][hirq][5] slvi[hirq][5]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X55Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][5]_INST_0_i_1 - 
nets: {slvi[hirq][5]_INST_0_i_1_n_0 slvi[hirq][5]_INST_0_i_1/O}, {slvo[0][hirq][5] slvi[hirq][5]_INST_0_i_1/I0}, {msto[6][hirq][5] slvi[hirq][5]_INST_0_i_1/I1}, {msto[4][hirq][5] slvi[hirq][5]_INST_0_i_1/I2}, {msto[5][hirq][5] slvi[hirq][5]_INST_0_i_1/I3}, {msto[3][hirq][5] slvi[hirq][5]_INST_0_i_1/I4}, {msto[2][hirq][5] slvi[hirq][5]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X55Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][5]_INST_0_i_2 - 
nets: {slvi[hirq][5]_INST_0_i_2_n_0 slvi[hirq][5]_INST_0_i_2/O}, {msto[0][hirq][5] slvi[hirq][5]_INST_0_i_2/I0}, {msto[1][hirq][5] slvi[hirq][5]_INST_0_i_2/I1}, {slvo[6][hirq][5] slvi[hirq][5]_INST_0_i_2/I2}, {slvo[7][hirq][5] slvi[hirq][5]_INST_0_i_2/I3}, {slvo[5][hirq][5] slvi[hirq][5]_INST_0_i_2/I4}, {slvo[4][hirq][5] slvi[hirq][5]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X55Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][6]_INST_0 - 
nets: {msti[hirq][6] slvi[hirq][6]_INST_0/O}, {slvi[hirq][6]_INST_0_i_1_n_0 slvi[hirq][6]_INST_0/I0}, {slvi[hirq][6]_INST_0_i_2_n_0 slvi[hirq][6]_INST_0/I1}, {slvo[2][hirq][6] slvi[hirq][6]_INST_0/I2}, {slvo[1][hirq][6] slvi[hirq][6]_INST_0/I3}, {slvo[3][hirq][6] slvi[hirq][6]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X60Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][6]_INST_0_i_1 - 
nets: {slvi[hirq][6]_INST_0_i_1_n_0 slvi[hirq][6]_INST_0_i_1/O}, {slvo[0][hirq][6] slvi[hirq][6]_INST_0_i_1/I0}, {msto[6][hirq][6] slvi[hirq][6]_INST_0_i_1/I1}, {msto[4][hirq][6] slvi[hirq][6]_INST_0_i_1/I2}, {msto[5][hirq][6] slvi[hirq][6]_INST_0_i_1/I3}, {msto[3][hirq][6] slvi[hirq][6]_INST_0_i_1/I4}, {msto[2][hirq][6] slvi[hirq][6]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][6]_INST_0_i_2 - 
nets: {slvi[hirq][6]_INST_0_i_2_n_0 slvi[hirq][6]_INST_0_i_2/O}, {msto[0][hirq][6] slvi[hirq][6]_INST_0_i_2/I0}, {msto[1][hirq][6] slvi[hirq][6]_INST_0_i_2/I1}, {slvo[6][hirq][6] slvi[hirq][6]_INST_0_i_2/I2}, {slvo[7][hirq][6] slvi[hirq][6]_INST_0_i_2/I3}, {slvo[5][hirq][6] slvi[hirq][6]_INST_0_i_2/I4}, {slvo[4][hirq][6] slvi[hirq][6]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X60Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][7]_INST_0 - 
nets: {msti[hirq][7] slvi[hirq][7]_INST_0/O}, {slvi[hirq][7]_INST_0_i_1_n_0 slvi[hirq][7]_INST_0/I0}, {slvi[hirq][7]_INST_0_i_2_n_0 slvi[hirq][7]_INST_0/I1}, {slvo[2][hirq][7] slvi[hirq][7]_INST_0/I2}, {slvo[1][hirq][7] slvi[hirq][7]_INST_0/I3}, {slvo[3][hirq][7] slvi[hirq][7]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][7]_INST_0_i_1 - 
nets: {slvi[hirq][7]_INST_0_i_1_n_0 slvi[hirq][7]_INST_0_i_1/O}, {slvo[0][hirq][7] slvi[hirq][7]_INST_0_i_1/I0}, {msto[6][hirq][7] slvi[hirq][7]_INST_0_i_1/I1}, {msto[4][hirq][7] slvi[hirq][7]_INST_0_i_1/I2}, {msto[5][hirq][7] slvi[hirq][7]_INST_0_i_1/I3}, {msto[3][hirq][7] slvi[hirq][7]_INST_0_i_1/I4}, {msto[2][hirq][7] slvi[hirq][7]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][7]_INST_0_i_2 - 
nets: {slvi[hirq][7]_INST_0_i_2_n_0 slvi[hirq][7]_INST_0_i_2/O}, {msto[0][hirq][7] slvi[hirq][7]_INST_0_i_2/I0}, {msto[1][hirq][7] slvi[hirq][7]_INST_0_i_2/I1}, {slvo[6][hirq][7] slvi[hirq][7]_INST_0_i_2/I2}, {slvo[7][hirq][7] slvi[hirq][7]_INST_0_i_2/I3}, {slvo[5][hirq][7] slvi[hirq][7]_INST_0_i_2/I4}, {slvo[4][hirq][7] slvi[hirq][7]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][8]_INST_0 - 
nets: {msti[hirq][8] slvi[hirq][8]_INST_0/O}, {slvi[hirq][8]_INST_0_i_1_n_0 slvi[hirq][8]_INST_0/I0}, {slvi[hirq][8]_INST_0_i_2_n_0 slvi[hirq][8]_INST_0/I1}, {slvo[2][hirq][8] slvi[hirq][8]_INST_0/I2}, {slvo[1][hirq][8] slvi[hirq][8]_INST_0/I3}, {slvo[3][hirq][8] slvi[hirq][8]_INST_0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X54Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][8]_INST_0_i_1 - 
nets: {slvi[hirq][8]_INST_0_i_1_n_0 slvi[hirq][8]_INST_0_i_1/O}, {slvo[0][hirq][8] slvi[hirq][8]_INST_0_i_1/I0}, {msto[6][hirq][8] slvi[hirq][8]_INST_0_i_1/I1}, {msto[4][hirq][8] slvi[hirq][8]_INST_0_i_1/I2}, {msto[5][hirq][8] slvi[hirq][8]_INST_0_i_1/I3}, {msto[3][hirq][8] slvi[hirq][8]_INST_0_i_1/I4}, {msto[2][hirq][8] slvi[hirq][8]_INST_0_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][8]_INST_0_i_2 - 
nets: {slvi[hirq][8]_INST_0_i_2_n_0 slvi[hirq][8]_INST_0_i_2/O}, {msto[0][hirq][8] slvi[hirq][8]_INST_0_i_2/I0}, {msto[1][hirq][8] slvi[hirq][8]_INST_0_i_2/I1}, {slvo[6][hirq][8] slvi[hirq][8]_INST_0_i_2/I2}, {slvo[7][hirq][8] slvi[hirq][8]_INST_0_i_2/I3}, {slvo[5][hirq][8] slvi[hirq][8]_INST_0_i_2/I4}, {slvo[4][hirq][8] slvi[hirq][8]_INST_0_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X54Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][9]_INST_0 - 
nets: {msti[hirq][9] slvi[hirq][9]_INST_0/O}, {slvi[hirq][9]_INST_0_i_1_n_0 slvi[hirq][9]_INST_0/I0}, {slvi[hirq][9]_INST_0_i_2_n_0 slvi[hirq][9]_INST_0/I1}, {slvo[2][hirq][9] slvi[hirq][9]_INST_0/I2}, {slvo[1][hirq][9] slvi[hirq][9]_INST_0/I3}, {slvo[3][hirq][9] slvi[hirq][9]_INST_0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X55Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hirq][9]_INST_0_i_1 - 
nets: {slvi[hirq][9]_INST_0_i_1_n_0 slvi[hirq][9]_INST_0_i_1/O}, {slvo[0][hirq][9] slvi[hirq][9]_INST_0_i_1/I0}, {msto[6][hirq][9] slvi[hirq][9]_INST_0_i_1/I1}, {msto[4][hirq][9] slvi[hirq][9]_INST_0_i_1/I2}, {msto[5][hirq][9] slvi[hirq][9]_INST_0_i_1/I3}, {msto[3][hirq][9] slvi[hirq][9]_INST_0_i_1/I4}, {msto[2][hirq][9] slvi[hirq][9]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X55Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hirq][9]_INST_0_i_2 - 
nets: {slvi[hirq][9]_INST_0_i_2_n_0 slvi[hirq][9]_INST_0_i_2/O}, {msto[0][hirq][9] slvi[hirq][9]_INST_0_i_2/I0}, {msto[1][hirq][9] slvi[hirq][9]_INST_0_i_2/I1}, {slvo[6][hirq][9] slvi[hirq][9]_INST_0_i_2/I2}, {slvo[7][hirq][9] slvi[hirq][9]_INST_0_i_2/I3}, {slvo[5][hirq][9] slvi[hirq][9]_INST_0_i_2/I4}, {slvo[4][hirq][9] slvi[hirq][9]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X55Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0 - 
nets: {slvi[hmbsel][0] slvi[hmbsel][0]_INST_0/O}, {slvi[hmbsel][0]_INST_0_i_1_n_0 slvi[hmbsel][0]_INST_0/I0}, {slvi[hmbsel][0]_INST_0_i_2_n_0 slvi[hmbsel][0]_INST_0/I1}, {slvi[hmbsel][0]_INST_0_i_3_n_0 slvi[hmbsel][0]_INST_0/I2}, {slvi[hmbsel][0]_INST_0_i_4_n_0 slvi[hmbsel][0]_INST_0/I3}, {slvi[hmbsel][0]_INST_0_i_5_n_0 slvi[hmbsel][0]_INST_0/I4}, {slvi[hmbsel][0]_INST_0_i_6_n_0 slvi[hmbsel][0]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFFFFFF, 
LOC: SLICE_X70Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_1 - 
nets: {slvi[hmbsel][0]_INST_0_i_1_n_0 slvi[hmbsel][0]_INST_0_i_1/O}, {slvo[6][hconfig][4][1] slvi[hmbsel][0]_INST_0_i_1/I0}, {slvi[hmbsel][0]_INST_0_i_7_n_0 slvi[hmbsel][0]_INST_0_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_10 - 
nets: {hsel1169_out slvi[hmbsel][0]_INST_0_i_10/O}, {hsel2168_in slvi[hmbsel][0]_INST_0_i_10/I0}, {hsel358_out slvi[hmbsel][0]_INST_0_i_10/I1}, {hsel219_in slvi[hmbsel][0]_INST_0_i_10/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X66Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

slvi[hmbsel][0]_INST_0_i_100 - 
nets: {slvi[hmbsel][0]_INST_0_i_100_n_0 slvi[hmbsel][0]_INST_0_i_100/O}, {slvo[3][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_100/I0}, {slvo[3][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_100/I1}, {slvi[haddr][27] slvi[hmbsel][0]_INST_0_i_100/I2}, {slvo[3][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_100/I3}, {slvo[3][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_100/I4}, {slvi[haddr][28] slvi[hmbsel][0]_INST_0_i_100/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_101 - 
nets: {slvi[hmbsel][0]_INST_0_i_101_n_0 slvi[hmbsel][0]_INST_0_i_101/O}, {slvo[3][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_101/I0}, {slvo[3][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_101/I1}, {slvi[haddr][24] slvi[hmbsel][0]_INST_0_i_101/I2}, {slvo[3][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_101/I3}, {slvo[3][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_101/I4}, {slvi[haddr][25] slvi[hmbsel][0]_INST_0_i_101/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_102 - 
nets: {slvi[hmbsel][0]_INST_0_i_102_n_0 slvi[hmbsel][0]_INST_0_i_102/O}, {slvo[3][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_102/I0}, {slvo[3][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_102/I1}, {slvi[haddr][21] slvi[hmbsel][0]_INST_0_i_102/I2}, {slvo[3][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_102/I3}, {slvo[3][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_102/I4}, {slvi[haddr][22] slvi[hmbsel][0]_INST_0_i_102/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_103 - 
nets: {slvi[hmbsel][0]_INST_0_i_103_n_0 slvi[hmbsel][0]_INST_0_i_103/O}, {slvo[5][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_103/I0}, {slvo[5][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_103/I1}, {slvi[haddr][18] slvi[hmbsel][0]_INST_0_i_103/I2}, {slvo[5][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_103/I3}, {slvo[5][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_103/I4}, {slvi[haddr][19] slvi[hmbsel][0]_INST_0_i_103/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_104 - 
nets: {slvi[hmbsel][0]_INST_0_i_104_n_0 slvi[hmbsel][0]_INST_0_i_104/O}, {slvo[5][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_104/I0}, {slvo[5][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_104/I1}, {slvi[haddr][15] slvi[hmbsel][0]_INST_0_i_104/I2}, {slvo[5][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_104/I3}, {slvo[5][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_104/I4}, {slvi[haddr][16] slvi[hmbsel][0]_INST_0_i_104/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_105 - 
nets: {slvi[hmbsel][0]_INST_0_i_105_n_0 slvi[hmbsel][0]_INST_0_i_105/O}, {slvo[5][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_105/I0}, {slvo[5][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_105/I1}, {slvi[haddr][12] slvi[hmbsel][0]_INST_0_i_105/I2}, {slvo[5][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_105/I3}, {slvo[5][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_105/I4}, {slvi[haddr][13] slvi[hmbsel][0]_INST_0_i_105/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_106 - 
nets: {slvi[hmbsel][0]_INST_0_i_106_n_0 slvi[hmbsel][0]_INST_0_i_106/O}, {slvo[5][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_106/I0}, {slvo[5][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_106/I1}, {slvi[haddr][9] slvi[hmbsel][0]_INST_0_i_106/I2}, {slvo[5][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_106/I3}, {slvo[5][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_106/I4}, {slvi[haddr][10] slvi[hmbsel][0]_INST_0_i_106/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_107 - 
nets: {slvi[hmbsel][0]_INST_0_i_107_n_0 slvi[hmbsel][0]_INST_0_i_107/O}, {slvo[5][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_107/I0}, {slvo[5][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_107/I1}, {slvi[haddr][30] slvi[hmbsel][0]_INST_0_i_107/I2}, {slvo[5][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_107/I3}, {slvo[5][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_107/I4}, {slvi[haddr][31] slvi[hmbsel][0]_INST_0_i_107/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_108 - 
nets: {slvi[hmbsel][0]_INST_0_i_108_n_0 slvi[hmbsel][0]_INST_0_i_108/O}, {slvo[5][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_108/I0}, {slvo[5][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_108/I1}, {slvi[haddr][27] slvi[hmbsel][0]_INST_0_i_108/I2}, {slvo[5][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_108/I3}, {slvo[5][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_108/I4}, {slvi[haddr][28] slvi[hmbsel][0]_INST_0_i_108/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_109 - 
nets: {slvi[hmbsel][0]_INST_0_i_109_n_0 slvi[hmbsel][0]_INST_0_i_109/O}, {slvo[5][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_109/I0}, {slvo[5][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_109/I1}, {slvi[haddr][24] slvi[hmbsel][0]_INST_0_i_109/I2}, {slvo[5][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_109/I3}, {slvo[5][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_109/I4}, {slvi[haddr][25] slvi[hmbsel][0]_INST_0_i_109/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_11 - 
nets: {slvi[hmbsel][0]_INST_0_i_11_n_0 slvi[hmbsel][0]_INST_0_i_11/O}, {hsel334_out slvi[hmbsel][0]_INST_0_i_11/I0}, {slvo[3][hconfig][4][0] slvi[hmbsel][0]_INST_0_i_11/I1}, {hsel2108_in slvi[hmbsel][0]_INST_0_i_11/I2}, {hsel335_out slvi[hmbsel][0]_INST_0_i_11/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][0]_INST_0_i_11/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][0]_INST_0_i_11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X70Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_110 - 
nets: {slvi[hmbsel][0]_INST_0_i_110_n_0 slvi[hmbsel][0]_INST_0_i_110/O}, {slvo[5][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_110/I0}, {slvo[5][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_110/I1}, {slvi[haddr][21] slvi[hmbsel][0]_INST_0_i_110/I2}, {slvo[5][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_110/I3}, {slvo[5][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_110/I4}, {slvi[haddr][22] slvi[hmbsel][0]_INST_0_i_110/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_111 - 
nets: {slvi[hmbsel][0]_INST_0_i_111_n_0 slvi[hmbsel][0]_INST_0_i_111/O}, {slvo[7][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_111/I0}, {slvo[7][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_111/I1}, {slvi[haddr][18] slvi[hmbsel][0]_INST_0_i_111/I2}, {slvo[7][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_111/I3}, {slvo[7][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_111/I4}, {slvi[haddr][19] slvi[hmbsel][0]_INST_0_i_111/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_112 - 
nets: {slvi[hmbsel][0]_INST_0_i_112_n_0 slvi[hmbsel][0]_INST_0_i_112/O}, {slvo[7][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_112/I0}, {slvo[7][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_112/I1}, {slvi[haddr][15] slvi[hmbsel][0]_INST_0_i_112/I2}, {slvo[7][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_112/I3}, {slvo[7][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_112/I4}, {slvi[haddr][16] slvi[hmbsel][0]_INST_0_i_112/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_113 - 
nets: {slvi[hmbsel][0]_INST_0_i_113_n_0 slvi[hmbsel][0]_INST_0_i_113/O}, {slvo[7][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_113/I0}, {slvo[7][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_113/I1}, {slvi[haddr][12] slvi[hmbsel][0]_INST_0_i_113/I2}, {slvo[7][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_113/I3}, {slvo[7][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_113/I4}, {slvi[haddr][13] slvi[hmbsel][0]_INST_0_i_113/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_114 - 
nets: {slvi[hmbsel][0]_INST_0_i_114_n_0 slvi[hmbsel][0]_INST_0_i_114/O}, {slvo[7][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_114/I0}, {slvo[7][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_114/I1}, {slvi[haddr][9] slvi[hmbsel][0]_INST_0_i_114/I2}, {slvo[7][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_114/I3}, {slvo[7][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_114/I4}, {slvi[haddr][10] slvi[hmbsel][0]_INST_0_i_114/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_115 - 
nets: {slvi[hmbsel][0]_INST_0_i_115_n_0 slvi[hmbsel][0]_INST_0_i_115/O}, {slvo[7][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_115/I0}, {slvo[7][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_115/I1}, {slvi[haddr][30] slvi[hmbsel][0]_INST_0_i_115/I2}, {slvo[7][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_115/I3}, {slvo[7][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_115/I4}, {slvi[haddr][31] slvi[hmbsel][0]_INST_0_i_115/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_116 - 
nets: {slvi[hmbsel][0]_INST_0_i_116_n_0 slvi[hmbsel][0]_INST_0_i_116/O}, {slvo[7][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_116/I0}, {slvo[7][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_116/I1}, {slvi[haddr][27] slvi[hmbsel][0]_INST_0_i_116/I2}, {slvo[7][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_116/I3}, {slvo[7][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_116/I4}, {slvi[haddr][28] slvi[hmbsel][0]_INST_0_i_116/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_117 - 
nets: {slvi[hmbsel][0]_INST_0_i_117_n_0 slvi[hmbsel][0]_INST_0_i_117/O}, {slvo[7][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_117/I0}, {slvo[7][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_117/I1}, {slvi[haddr][24] slvi[hmbsel][0]_INST_0_i_117/I2}, {slvo[7][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_117/I3}, {slvo[7][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_117/I4}, {slvi[haddr][25] slvi[hmbsel][0]_INST_0_i_117/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_118 - 
nets: {slvi[hmbsel][0]_INST_0_i_118_n_0 slvi[hmbsel][0]_INST_0_i_118/O}, {slvo[7][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_118/I0}, {slvo[7][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_118/I1}, {slvi[haddr][21] slvi[hmbsel][0]_INST_0_i_118/I2}, {slvo[7][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_118/I3}, {slvo[7][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_118/I4}, {slvi[haddr][22] slvi[hmbsel][0]_INST_0_i_118/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_12 - 
nets: {slvi[hmbsel][0]_INST_0_i_12_n_0 slvi[hmbsel][0]_INST_0_i_12/O}, {hsel318_out slvi[hmbsel][0]_INST_0_i_12/I0}, {slvo[5][hconfig][4][0] slvi[hmbsel][0]_INST_0_i_12/I1}, {hsel268_in slvi[hmbsel][0]_INST_0_i_12/I2}, {hsel319_out slvi[hmbsel][0]_INST_0_i_12/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][0]_INST_0_i_12/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][0]_INST_0_i_12/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X71Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_13 - 
nets: {slvi[hmbsel][0]_INST_0_i_13_n_0 slvi[hmbsel][0]_INST_0_i_13/O}, {hsel32_out slvi[hmbsel][0]_INST_0_i_13/I0}, {slvo[7][hconfig][4][0] slvi[hmbsel][0]_INST_0_i_13/I1}, {hsel227_in slvi[hmbsel][0]_INST_0_i_13/I2}, {hsel33_out slvi[hmbsel][0]_INST_0_i_13/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][0]_INST_0_i_13/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][0]_INST_0_i_13/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X68Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_14 - 
nets: {hsel310_out slvi[hmbsel][0]_INST_0_i_14/CO[3]}, { slvi[hmbsel][0]_INST_0_i_14/CO[2]}, { slvi[hmbsel][0]_INST_0_i_14/CO[1]}, { slvi[hmbsel][0]_INST_0_i_14/CO[0]}, { slvi[hmbsel][0]_INST_0_i_14/O[3]}, { slvi[hmbsel][0]_INST_0_i_14/O[2]}, { slvi[hmbsel][0]_INST_0_i_14/O[1]}, { slvi[hmbsel][0]_INST_0_i_14/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_14/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_14/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_14/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_14/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_14/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_14/DI[0]}, {slvi[hmbsel][0]_INST_0_i_29_n_0 slvi[hmbsel][0]_INST_0_i_14/S[3]}, {slvi[hmbsel][0]_INST_0_i_30_n_0 slvi[hmbsel][0]_INST_0_i_14/S[2]}, {slvi[hmbsel][0]_INST_0_i_31_n_0 slvi[hmbsel][0]_INST_0_i_14/S[1]}, {slvi[hmbsel][0]_INST_0_i_32_n_0 slvi[hmbsel][0]_INST_0_i_14/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_15 - 
nets: {hsel248_in slvi[hmbsel][0]_INST_0_i_15/O}, {slvi[hmbsel][0]_INST_0_i_33_n_0 slvi[hmbsel][0]_INST_0_i_15/I0}, {slvi[hmbsel][0]_INST_0_i_34_n_0 slvi[hmbsel][0]_INST_0_i_15/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X78Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_16 - 
nets: {hsel311_out slvi[hmbsel][0]_INST_0_i_16/CO[3]}, { slvi[hmbsel][0]_INST_0_i_16/CO[2]}, { slvi[hmbsel][0]_INST_0_i_16/CO[1]}, { slvi[hmbsel][0]_INST_0_i_16/CO[0]}, { slvi[hmbsel][0]_INST_0_i_16/O[3]}, { slvi[hmbsel][0]_INST_0_i_16/O[2]}, { slvi[hmbsel][0]_INST_0_i_16/O[1]}, { slvi[hmbsel][0]_INST_0_i_16/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_16/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_16/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_16/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_16/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_16/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_16/DI[0]}, {slvi[hmbsel][0]_INST_0_i_35_n_0 slvi[hmbsel][0]_INST_0_i_16/S[3]}, {slvi[hmbsel][0]_INST_0_i_36_n_0 slvi[hmbsel][0]_INST_0_i_16/S[2]}, {slvi[hmbsel][0]_INST_0_i_37_n_0 slvi[hmbsel][0]_INST_0_i_16/S[1]}, {slvi[hmbsel][0]_INST_0_i_38_n_0 slvi[hmbsel][0]_INST_0_i_16/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_17 - 
nets: {hsel326_out slvi[hmbsel][0]_INST_0_i_17/CO[3]}, { slvi[hmbsel][0]_INST_0_i_17/CO[2]}, { slvi[hmbsel][0]_INST_0_i_17/CO[1]}, { slvi[hmbsel][0]_INST_0_i_17/CO[0]}, { slvi[hmbsel][0]_INST_0_i_17/O[3]}, { slvi[hmbsel][0]_INST_0_i_17/O[2]}, { slvi[hmbsel][0]_INST_0_i_17/O[1]}, { slvi[hmbsel][0]_INST_0_i_17/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_17/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_17/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_17/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_17/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_17/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_17/DI[0]}, {slvi[hmbsel][0]_INST_0_i_39_n_0 slvi[hmbsel][0]_INST_0_i_17/S[3]}, {slvi[hmbsel][0]_INST_0_i_40_n_0 slvi[hmbsel][0]_INST_0_i_17/S[2]}, {slvi[hmbsel][0]_INST_0_i_41_n_0 slvi[hmbsel][0]_INST_0_i_17/S[1]}, {slvi[hmbsel][0]_INST_0_i_42_n_0 slvi[hmbsel][0]_INST_0_i_17/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_18 - 
nets: {hsel288_in slvi[hmbsel][0]_INST_0_i_18/O}, {slvi[hmbsel][0]_INST_0_i_43_n_0 slvi[hmbsel][0]_INST_0_i_18/I0}, {slvi[hmbsel][0]_INST_0_i_44_n_0 slvi[hmbsel][0]_INST_0_i_18/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X76Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_19 - 
nets: {hsel327_out slvi[hmbsel][0]_INST_0_i_19/CO[3]}, { slvi[hmbsel][0]_INST_0_i_19/CO[2]}, { slvi[hmbsel][0]_INST_0_i_19/CO[1]}, { slvi[hmbsel][0]_INST_0_i_19/CO[0]}, { slvi[hmbsel][0]_INST_0_i_19/O[3]}, { slvi[hmbsel][0]_INST_0_i_19/O[2]}, { slvi[hmbsel][0]_INST_0_i_19/O[1]}, { slvi[hmbsel][0]_INST_0_i_19/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_19/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_19/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_19/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_19/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_19/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_19/DI[0]}, {slvi[hmbsel][0]_INST_0_i_45_n_0 slvi[hmbsel][0]_INST_0_i_19/S[3]}, {slvi[hmbsel][0]_INST_0_i_46_n_0 slvi[hmbsel][0]_INST_0_i_19/S[2]}, {slvi[hmbsel][0]_INST_0_i_47_n_0 slvi[hmbsel][0]_INST_0_i_19/S[1]}, {slvi[hmbsel][0]_INST_0_i_48_n_0 slvi[hmbsel][0]_INST_0_i_19/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_2 - 
nets: {slvi[hmbsel][0]_INST_0_i_2_n_0 slvi[hmbsel][0]_INST_0_i_2/O}, {slvo[4][hconfig][4][1] slvi[hmbsel][0]_INST_0_i_2/I0}, {slvi[hmbsel][0]_INST_0_i_8_n_0 slvi[hmbsel][0]_INST_0_i_2/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X70Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_20 - 
nets: {hsel334_out slvi[hmbsel][0]_INST_0_i_20/CO[3]}, { slvi[hmbsel][0]_INST_0_i_20/CO[2]}, { slvi[hmbsel][0]_INST_0_i_20/CO[1]}, { slvi[hmbsel][0]_INST_0_i_20/CO[0]}, { slvi[hmbsel][0]_INST_0_i_20/O[3]}, { slvi[hmbsel][0]_INST_0_i_20/O[2]}, { slvi[hmbsel][0]_INST_0_i_20/O[1]}, { slvi[hmbsel][0]_INST_0_i_20/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_20/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_20/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_20/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_20/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_20/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_20/DI[0]}, {slvi[hmbsel][0]_INST_0_i_49_n_0 slvi[hmbsel][0]_INST_0_i_20/S[3]}, {slvi[hmbsel][0]_INST_0_i_50_n_0 slvi[hmbsel][0]_INST_0_i_20/S[2]}, {slvi[hmbsel][0]_INST_0_i_51_n_0 slvi[hmbsel][0]_INST_0_i_20/S[1]}, {slvi[hmbsel][0]_INST_0_i_52_n_0 slvi[hmbsel][0]_INST_0_i_20/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_21 - 
nets: {hsel2108_in slvi[hmbsel][0]_INST_0_i_21/O}, {slvi[hmbsel][0]_INST_0_i_53_n_0 slvi[hmbsel][0]_INST_0_i_21/I0}, {slvi[hmbsel][0]_INST_0_i_54_n_0 slvi[hmbsel][0]_INST_0_i_21/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_22 - 
nets: {hsel335_out slvi[hmbsel][0]_INST_0_i_22/CO[3]}, { slvi[hmbsel][0]_INST_0_i_22/CO[2]}, { slvi[hmbsel][0]_INST_0_i_22/CO[1]}, { slvi[hmbsel][0]_INST_0_i_22/CO[0]}, { slvi[hmbsel][0]_INST_0_i_22/O[3]}, { slvi[hmbsel][0]_INST_0_i_22/O[2]}, { slvi[hmbsel][0]_INST_0_i_22/O[1]}, { slvi[hmbsel][0]_INST_0_i_22/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_22/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_22/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_22/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_22/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_22/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_22/DI[0]}, {slvi[hmbsel][0]_INST_0_i_55_n_0 slvi[hmbsel][0]_INST_0_i_22/S[3]}, {slvi[hmbsel][0]_INST_0_i_56_n_0 slvi[hmbsel][0]_INST_0_i_22/S[2]}, {slvi[hmbsel][0]_INST_0_i_57_n_0 slvi[hmbsel][0]_INST_0_i_22/S[1]}, {slvi[hmbsel][0]_INST_0_i_58_n_0 slvi[hmbsel][0]_INST_0_i_22/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_23 - 
nets: {hsel318_out slvi[hmbsel][0]_INST_0_i_23/CO[3]}, { slvi[hmbsel][0]_INST_0_i_23/CO[2]}, { slvi[hmbsel][0]_INST_0_i_23/CO[1]}, { slvi[hmbsel][0]_INST_0_i_23/CO[0]}, { slvi[hmbsel][0]_INST_0_i_23/O[3]}, { slvi[hmbsel][0]_INST_0_i_23/O[2]}, { slvi[hmbsel][0]_INST_0_i_23/O[1]}, { slvi[hmbsel][0]_INST_0_i_23/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_23/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_23/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_23/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_23/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_23/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_23/DI[0]}, {slvi[hmbsel][0]_INST_0_i_59_n_0 slvi[hmbsel][0]_INST_0_i_23/S[3]}, {slvi[hmbsel][0]_INST_0_i_60_n_0 slvi[hmbsel][0]_INST_0_i_23/S[2]}, {slvi[hmbsel][0]_INST_0_i_61_n_0 slvi[hmbsel][0]_INST_0_i_23/S[1]}, {slvi[hmbsel][0]_INST_0_i_62_n_0 slvi[hmbsel][0]_INST_0_i_23/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_24 - 
nets: {hsel268_in slvi[hmbsel][0]_INST_0_i_24/O}, {slvi[hmbsel][0]_INST_0_i_63_n_0 slvi[hmbsel][0]_INST_0_i_24/I0}, {slvi[hmbsel][0]_INST_0_i_64_n_0 slvi[hmbsel][0]_INST_0_i_24/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X72Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_25 - 
nets: {hsel319_out slvi[hmbsel][0]_INST_0_i_25/CO[3]}, { slvi[hmbsel][0]_INST_0_i_25/CO[2]}, { slvi[hmbsel][0]_INST_0_i_25/CO[1]}, { slvi[hmbsel][0]_INST_0_i_25/CO[0]}, { slvi[hmbsel][0]_INST_0_i_25/O[3]}, { slvi[hmbsel][0]_INST_0_i_25/O[2]}, { slvi[hmbsel][0]_INST_0_i_25/O[1]}, { slvi[hmbsel][0]_INST_0_i_25/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_25/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_25/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_25/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_25/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_25/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_25/DI[0]}, {slvi[hmbsel][0]_INST_0_i_65_n_0 slvi[hmbsel][0]_INST_0_i_25/S[3]}, {slvi[hmbsel][0]_INST_0_i_66_n_0 slvi[hmbsel][0]_INST_0_i_25/S[2]}, {slvi[hmbsel][0]_INST_0_i_67_n_0 slvi[hmbsel][0]_INST_0_i_25/S[1]}, {slvi[hmbsel][0]_INST_0_i_68_n_0 slvi[hmbsel][0]_INST_0_i_25/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X72Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_26 - 
nets: {hsel32_out slvi[hmbsel][0]_INST_0_i_26/CO[3]}, { slvi[hmbsel][0]_INST_0_i_26/CO[2]}, { slvi[hmbsel][0]_INST_0_i_26/CO[1]}, { slvi[hmbsel][0]_INST_0_i_26/CO[0]}, { slvi[hmbsel][0]_INST_0_i_26/O[3]}, { slvi[hmbsel][0]_INST_0_i_26/O[2]}, { slvi[hmbsel][0]_INST_0_i_26/O[1]}, { slvi[hmbsel][0]_INST_0_i_26/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_26/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_26/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_26/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_26/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_26/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_26/DI[0]}, {slvi[hmbsel][0]_INST_0_i_69_n_0 slvi[hmbsel][0]_INST_0_i_26/S[3]}, {slvi[hmbsel][0]_INST_0_i_70_n_0 slvi[hmbsel][0]_INST_0_i_26/S[2]}, {slvi[hmbsel][0]_INST_0_i_71_n_0 slvi[hmbsel][0]_INST_0_i_26/S[1]}, {slvi[hmbsel][0]_INST_0_i_72_n_0 slvi[hmbsel][0]_INST_0_i_26/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X70Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_27 - 
nets: {hsel227_in slvi[hmbsel][0]_INST_0_i_27/O}, {slvi[hmbsel][0]_INST_0_i_73_n_0 slvi[hmbsel][0]_INST_0_i_27/I0}, {slvi[hmbsel][0]_INST_0_i_74_n_0 slvi[hmbsel][0]_INST_0_i_27/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X69Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_28 - 
nets: {hsel33_out slvi[hmbsel][0]_INST_0_i_28/CO[3]}, { slvi[hmbsel][0]_INST_0_i_28/CO[2]}, { slvi[hmbsel][0]_INST_0_i_28/CO[1]}, { slvi[hmbsel][0]_INST_0_i_28/CO[0]}, { slvi[hmbsel][0]_INST_0_i_28/O[3]}, { slvi[hmbsel][0]_INST_0_i_28/O[2]}, { slvi[hmbsel][0]_INST_0_i_28/O[1]}, { slvi[hmbsel][0]_INST_0_i_28/O[0]}, {<const0> slvi[hmbsel][0]_INST_0_i_28/CI}, {<const1> slvi[hmbsel][0]_INST_0_i_28/CYINIT}, {<const0> slvi[hmbsel][0]_INST_0_i_28/DI[3]}, {<const0> slvi[hmbsel][0]_INST_0_i_28/DI[2]}, {<const0> slvi[hmbsel][0]_INST_0_i_28/DI[1]}, {<const0> slvi[hmbsel][0]_INST_0_i_28/DI[0]}, {slvi[hmbsel][0]_INST_0_i_75_n_0 slvi[hmbsel][0]_INST_0_i_28/S[3]}, {slvi[hmbsel][0]_INST_0_i_76_n_0 slvi[hmbsel][0]_INST_0_i_28/S[2]}, {slvi[hmbsel][0]_INST_0_i_77_n_0 slvi[hmbsel][0]_INST_0_i_28/S[1]}, {slvi[hmbsel][0]_INST_0_i_78_n_0 slvi[hmbsel][0]_INST_0_i_28/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][0]_INST_0_i_29 - 
nets: {slvi[hmbsel][0]_INST_0_i_29_n_0 slvi[hmbsel][0]_INST_0_i_29/O}, {slvo[6][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_29/I0}, {slvo[6][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_29/I1}, {slvi[haddr][17] slvi[hmbsel][0]_INST_0_i_29/I2}, {slvi[hmbsel][0]_INST_0_i_79_n_0 slvi[hmbsel][0]_INST_0_i_29/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_3 - 
nets: {slvi[hmbsel][0]_INST_0_i_3_n_0 slvi[hmbsel][0]_INST_0_i_3/O}, {slvi[hsel][1]_INST_0_i_2_n_0 slvi[hmbsel][0]_INST_0_i_3/I0}, {slvo[0][hconfig][4][1] slvi[hmbsel][0]_INST_0_i_3/I1}, {hsel1171_out slvi[hmbsel][0]_INST_0_i_3/I2}, {slvo[0][hconfig][4][0] slvi[hmbsel][0]_INST_0_i_3/I3}, {hsel1169_out slvi[hmbsel][0]_INST_0_i_3/I4}, {slvi[hsel][2]_INST_0_i_3_n_0 slvi[hmbsel][0]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hDDD555D5FFFFFFFF, 
LOC: SLICE_X67Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_30 - 
nets: {slvi[hmbsel][0]_INST_0_i_30_n_0 slvi[hmbsel][0]_INST_0_i_30/O}, {slvo[6][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_30/I0}, {slvo[6][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_30/I1}, {slvi[haddr][14] slvi[hmbsel][0]_INST_0_i_30/I2}, {slvi[hmbsel][0]_INST_0_i_80_n_0 slvi[hmbsel][0]_INST_0_i_30/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_31 - 
nets: {slvi[hmbsel][0]_INST_0_i_31_n_0 slvi[hmbsel][0]_INST_0_i_31/O}, {slvo[6][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_31/I0}, {slvo[6][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_31/I1}, {slvi[haddr][11] slvi[hmbsel][0]_INST_0_i_31/I2}, {slvi[hmbsel][0]_INST_0_i_81_n_0 slvi[hmbsel][0]_INST_0_i_31/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_32 - 
nets: {slvi[hmbsel][0]_INST_0_i_32_n_0 slvi[hmbsel][0]_INST_0_i_32/O}, {slvo[6][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_32/I0}, {slvo[6][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_32/I1}, {slvi[haddr][8] slvi[hmbsel][0]_INST_0_i_32/I2}, {slvi[hmbsel][0]_INST_0_i_82_n_0 slvi[hmbsel][0]_INST_0_i_32/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_33 - 
nets: {slvi[hmbsel][0]_INST_0_i_33_n_0 slvi[hmbsel][0]_INST_0_i_33/O}, {slvo[6][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_33/I0}, {slvo[6][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_33/I1}, {slvo[6][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_33/I2}, {slvo[6][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_33/I3}, {slvo[6][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_33/I4}, {slvo[6][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_33/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_34 - 
nets: {slvi[hmbsel][0]_INST_0_i_34_n_0 slvi[hmbsel][0]_INST_0_i_34/O}, {slvo[6][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_34/I0}, {slvo[6][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_34/I1}, {slvo[6][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_34/I2}, {slvo[6][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_34/I3}, {slvo[6][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_34/I4}, {slvo[6][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_34/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_35 - 
nets: {slvi[hmbsel][0]_INST_0_i_35_n_0 slvi[hmbsel][0]_INST_0_i_35/O}, {slvo[6][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_35/I0}, {slvo[6][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_35/I1}, {slvi[haddr][29] slvi[hmbsel][0]_INST_0_i_35/I2}, {slvi[hmbsel][0]_INST_0_i_83_n_0 slvi[hmbsel][0]_INST_0_i_35/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_36 - 
nets: {slvi[hmbsel][0]_INST_0_i_36_n_0 slvi[hmbsel][0]_INST_0_i_36/O}, {slvo[6][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_36/I0}, {slvo[6][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_36/I1}, {slvi[haddr][26] slvi[hmbsel][0]_INST_0_i_36/I2}, {slvi[hmbsel][0]_INST_0_i_84_n_0 slvi[hmbsel][0]_INST_0_i_36/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_37 - 
nets: {slvi[hmbsel][0]_INST_0_i_37_n_0 slvi[hmbsel][0]_INST_0_i_37/O}, {slvo[6][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_37/I0}, {slvo[6][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_37/I1}, {slvi[haddr][23] slvi[hmbsel][0]_INST_0_i_37/I2}, {slvi[hmbsel][0]_INST_0_i_85_n_0 slvi[hmbsel][0]_INST_0_i_37/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_38 - 
nets: {slvi[hmbsel][0]_INST_0_i_38_n_0 slvi[hmbsel][0]_INST_0_i_38/O}, {slvo[6][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_38/I0}, {slvo[6][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_38/I1}, {slvi[haddr][20] slvi[hmbsel][0]_INST_0_i_38/I2}, {slvi[hmbsel][0]_INST_0_i_86_n_0 slvi[hmbsel][0]_INST_0_i_38/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_39 - 
nets: {slvi[hmbsel][0]_INST_0_i_39_n_0 slvi[hmbsel][0]_INST_0_i_39/O}, {slvo[4][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_39/I0}, {slvo[4][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_39/I1}, {slvi[haddr][17] slvi[hmbsel][0]_INST_0_i_39/I2}, {slvi[hmbsel][0]_INST_0_i_87_n_0 slvi[hmbsel][0]_INST_0_i_39/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_4 - 
nets: {slvi[hmbsel][0]_INST_0_i_4_n_0 slvi[hmbsel][0]_INST_0_i_4/O}, {slvo[3][hconfig][4][1] slvi[hmbsel][0]_INST_0_i_4/I0}, {slvi[hmbsel][0]_INST_0_i_11_n_0 slvi[hmbsel][0]_INST_0_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_40 - 
nets: {slvi[hmbsel][0]_INST_0_i_40_n_0 slvi[hmbsel][0]_INST_0_i_40/O}, {slvo[4][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_40/I0}, {slvo[4][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_40/I1}, {slvi[haddr][14] slvi[hmbsel][0]_INST_0_i_40/I2}, {slvi[hmbsel][0]_INST_0_i_88_n_0 slvi[hmbsel][0]_INST_0_i_40/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_41 - 
nets: {slvi[hmbsel][0]_INST_0_i_41_n_0 slvi[hmbsel][0]_INST_0_i_41/O}, {slvo[4][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_41/I0}, {slvo[4][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_41/I1}, {slvi[haddr][11] slvi[hmbsel][0]_INST_0_i_41/I2}, {slvi[hmbsel][0]_INST_0_i_89_n_0 slvi[hmbsel][0]_INST_0_i_41/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_42 - 
nets: {slvi[hmbsel][0]_INST_0_i_42_n_0 slvi[hmbsel][0]_INST_0_i_42/O}, {slvo[4][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_42/I0}, {slvo[4][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_42/I1}, {slvi[haddr][8] slvi[hmbsel][0]_INST_0_i_42/I2}, {slvi[hmbsel][0]_INST_0_i_90_n_0 slvi[hmbsel][0]_INST_0_i_42/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_43 - 
nets: {slvi[hmbsel][0]_INST_0_i_43_n_0 slvi[hmbsel][0]_INST_0_i_43/O}, {slvo[4][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_43/I0}, {slvo[4][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_43/I1}, {slvo[4][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_43/I2}, {slvo[4][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_43/I3}, {slvo[4][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_43/I4}, {slvo[4][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_43/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X76Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_44 - 
nets: {slvi[hmbsel][0]_INST_0_i_44_n_0 slvi[hmbsel][0]_INST_0_i_44/O}, {slvo[4][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_44/I0}, {slvo[4][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_44/I1}, {slvo[4][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_44/I2}, {slvo[4][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_44/I3}, {slvo[4][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_44/I4}, {slvo[4][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_44/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X76Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_45 - 
nets: {slvi[hmbsel][0]_INST_0_i_45_n_0 slvi[hmbsel][0]_INST_0_i_45/O}, {slvo[4][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_45/I0}, {slvo[4][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_45/I1}, {slvi[haddr][29] slvi[hmbsel][0]_INST_0_i_45/I2}, {slvi[hmbsel][0]_INST_0_i_91_n_0 slvi[hmbsel][0]_INST_0_i_45/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_46 - 
nets: {slvi[hmbsel][0]_INST_0_i_46_n_0 slvi[hmbsel][0]_INST_0_i_46/O}, {slvo[4][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_46/I0}, {slvo[4][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_46/I1}, {slvi[haddr][26] slvi[hmbsel][0]_INST_0_i_46/I2}, {slvi[hmbsel][0]_INST_0_i_92_n_0 slvi[hmbsel][0]_INST_0_i_46/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_47 - 
nets: {slvi[hmbsel][0]_INST_0_i_47_n_0 slvi[hmbsel][0]_INST_0_i_47/O}, {slvo[4][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_47/I0}, {slvo[4][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_47/I1}, {slvi[haddr][23] slvi[hmbsel][0]_INST_0_i_47/I2}, {slvi[hmbsel][0]_INST_0_i_93_n_0 slvi[hmbsel][0]_INST_0_i_47/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_48 - 
nets: {slvi[hmbsel][0]_INST_0_i_48_n_0 slvi[hmbsel][0]_INST_0_i_48/O}, {slvo[4][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_48/I0}, {slvo[4][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_48/I1}, {slvi[haddr][20] slvi[hmbsel][0]_INST_0_i_48/I2}, {slvi[hmbsel][0]_INST_0_i_94_n_0 slvi[hmbsel][0]_INST_0_i_48/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_49 - 
nets: {slvi[hmbsel][0]_INST_0_i_49_n_0 slvi[hmbsel][0]_INST_0_i_49/O}, {slvo[3][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_49/I0}, {slvo[3][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_49/I1}, {slvi[haddr][17] slvi[hmbsel][0]_INST_0_i_49/I2}, {slvi[hmbsel][0]_INST_0_i_95_n_0 slvi[hmbsel][0]_INST_0_i_49/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_5 - 
nets: {slvi[hmbsel][0]_INST_0_i_5_n_0 slvi[hmbsel][0]_INST_0_i_5/O}, {slvo[5][hconfig][4][1] slvi[hmbsel][0]_INST_0_i_5/I0}, {slvi[hmbsel][0]_INST_0_i_12_n_0 slvi[hmbsel][0]_INST_0_i_5/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_50 - 
nets: {slvi[hmbsel][0]_INST_0_i_50_n_0 slvi[hmbsel][0]_INST_0_i_50/O}, {slvo[3][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_50/I0}, {slvo[3][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_50/I1}, {slvi[haddr][14] slvi[hmbsel][0]_INST_0_i_50/I2}, {slvi[hmbsel][0]_INST_0_i_96_n_0 slvi[hmbsel][0]_INST_0_i_50/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_51 - 
nets: {slvi[hmbsel][0]_INST_0_i_51_n_0 slvi[hmbsel][0]_INST_0_i_51/O}, {slvo[3][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_51/I0}, {slvo[3][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_51/I1}, {slvi[haddr][11] slvi[hmbsel][0]_INST_0_i_51/I2}, {slvi[hmbsel][0]_INST_0_i_97_n_0 slvi[hmbsel][0]_INST_0_i_51/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_52 - 
nets: {slvi[hmbsel][0]_INST_0_i_52_n_0 slvi[hmbsel][0]_INST_0_i_52/O}, {slvo[3][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_52/I0}, {slvo[3][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_52/I1}, {slvi[haddr][8] slvi[hmbsel][0]_INST_0_i_52/I2}, {slvi[hmbsel][0]_INST_0_i_98_n_0 slvi[hmbsel][0]_INST_0_i_52/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_53 - 
nets: {slvi[hmbsel][0]_INST_0_i_53_n_0 slvi[hmbsel][0]_INST_0_i_53/O}, {slvo[3][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_53/I0}, {slvo[3][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_53/I1}, {slvo[3][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_53/I2}, {slvo[3][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_53/I3}, {slvo[3][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_53/I4}, {slvo[3][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_53/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X71Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_54 - 
nets: {slvi[hmbsel][0]_INST_0_i_54_n_0 slvi[hmbsel][0]_INST_0_i_54/O}, {slvo[3][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_54/I0}, {slvo[3][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_54/I1}, {slvo[3][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_54/I2}, {slvo[3][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_54/I3}, {slvo[3][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_54/I4}, {slvo[3][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_54/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X71Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_55 - 
nets: {slvi[hmbsel][0]_INST_0_i_55_n_0 slvi[hmbsel][0]_INST_0_i_55/O}, {slvo[3][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_55/I0}, {slvo[3][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_55/I1}, {slvi[haddr][29] slvi[hmbsel][0]_INST_0_i_55/I2}, {slvi[hmbsel][0]_INST_0_i_99_n_0 slvi[hmbsel][0]_INST_0_i_55/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_56 - 
nets: {slvi[hmbsel][0]_INST_0_i_56_n_0 slvi[hmbsel][0]_INST_0_i_56/O}, {slvo[3][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_56/I0}, {slvo[3][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_56/I1}, {slvi[haddr][26] slvi[hmbsel][0]_INST_0_i_56/I2}, {slvi[hmbsel][0]_INST_0_i_100_n_0 slvi[hmbsel][0]_INST_0_i_56/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_57 - 
nets: {slvi[hmbsel][0]_INST_0_i_57_n_0 slvi[hmbsel][0]_INST_0_i_57/O}, {slvo[3][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_57/I0}, {slvo[3][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_57/I1}, {slvi[haddr][23] slvi[hmbsel][0]_INST_0_i_57/I2}, {slvi[hmbsel][0]_INST_0_i_101_n_0 slvi[hmbsel][0]_INST_0_i_57/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_58 - 
nets: {slvi[hmbsel][0]_INST_0_i_58_n_0 slvi[hmbsel][0]_INST_0_i_58/O}, {slvo[3][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_58/I0}, {slvo[3][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_58/I1}, {slvi[haddr][20] slvi[hmbsel][0]_INST_0_i_58/I2}, {slvi[hmbsel][0]_INST_0_i_102_n_0 slvi[hmbsel][0]_INST_0_i_58/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_59 - 
nets: {slvi[hmbsel][0]_INST_0_i_59_n_0 slvi[hmbsel][0]_INST_0_i_59/O}, {slvo[5][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_59/I0}, {slvo[5][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_59/I1}, {slvi[haddr][17] slvi[hmbsel][0]_INST_0_i_59/I2}, {slvi[hmbsel][0]_INST_0_i_103_n_0 slvi[hmbsel][0]_INST_0_i_59/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_6 - 
nets: {slvi[hmbsel][0]_INST_0_i_6_n_0 slvi[hmbsel][0]_INST_0_i_6/O}, {slvo[7][hconfig][4][1] slvi[hmbsel][0]_INST_0_i_6/I0}, {slvi[hmbsel][0]_INST_0_i_13_n_0 slvi[hmbsel][0]_INST_0_i_6/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X69Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][0]_INST_0_i_60 - 
nets: {slvi[hmbsel][0]_INST_0_i_60_n_0 slvi[hmbsel][0]_INST_0_i_60/O}, {slvo[5][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_60/I0}, {slvo[5][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_60/I1}, {slvi[haddr][14] slvi[hmbsel][0]_INST_0_i_60/I2}, {slvi[hmbsel][0]_INST_0_i_104_n_0 slvi[hmbsel][0]_INST_0_i_60/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_61 - 
nets: {slvi[hmbsel][0]_INST_0_i_61_n_0 slvi[hmbsel][0]_INST_0_i_61/O}, {slvo[5][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_61/I0}, {slvo[5][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_61/I1}, {slvi[haddr][11] slvi[hmbsel][0]_INST_0_i_61/I2}, {slvi[hmbsel][0]_INST_0_i_105_n_0 slvi[hmbsel][0]_INST_0_i_61/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_62 - 
nets: {slvi[hmbsel][0]_INST_0_i_62_n_0 slvi[hmbsel][0]_INST_0_i_62/O}, {slvo[5][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_62/I0}, {slvo[5][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_62/I1}, {slvi[haddr][8] slvi[hmbsel][0]_INST_0_i_62/I2}, {slvi[hmbsel][0]_INST_0_i_106_n_0 slvi[hmbsel][0]_INST_0_i_62/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_63 - 
nets: {slvi[hmbsel][0]_INST_0_i_63_n_0 slvi[hmbsel][0]_INST_0_i_63/O}, {slvo[5][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_63/I0}, {slvo[5][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_63/I1}, {slvo[5][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_63/I2}, {slvo[5][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_63/I3}, {slvo[5][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_63/I4}, {slvo[5][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_63/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X72Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_64 - 
nets: {slvi[hmbsel][0]_INST_0_i_64_n_0 slvi[hmbsel][0]_INST_0_i_64/O}, {slvo[5][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_64/I0}, {slvo[5][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_64/I1}, {slvo[5][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_64/I2}, {slvo[5][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_64/I3}, {slvo[5][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_64/I4}, {slvo[5][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_64/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X72Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_65 - 
nets: {slvi[hmbsel][0]_INST_0_i_65_n_0 slvi[hmbsel][0]_INST_0_i_65/O}, {slvo[5][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_65/I0}, {slvo[5][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_65/I1}, {slvi[haddr][29] slvi[hmbsel][0]_INST_0_i_65/I2}, {slvi[hmbsel][0]_INST_0_i_107_n_0 slvi[hmbsel][0]_INST_0_i_65/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_66 - 
nets: {slvi[hmbsel][0]_INST_0_i_66_n_0 slvi[hmbsel][0]_INST_0_i_66/O}, {slvo[5][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_66/I0}, {slvo[5][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_66/I1}, {slvi[haddr][26] slvi[hmbsel][0]_INST_0_i_66/I2}, {slvi[hmbsel][0]_INST_0_i_108_n_0 slvi[hmbsel][0]_INST_0_i_66/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_67 - 
nets: {slvi[hmbsel][0]_INST_0_i_67_n_0 slvi[hmbsel][0]_INST_0_i_67/O}, {slvo[5][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_67/I0}, {slvo[5][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_67/I1}, {slvi[haddr][23] slvi[hmbsel][0]_INST_0_i_67/I2}, {slvi[hmbsel][0]_INST_0_i_109_n_0 slvi[hmbsel][0]_INST_0_i_67/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_68 - 
nets: {slvi[hmbsel][0]_INST_0_i_68_n_0 slvi[hmbsel][0]_INST_0_i_68/O}, {slvo[5][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_68/I0}, {slvo[5][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_68/I1}, {slvi[haddr][20] slvi[hmbsel][0]_INST_0_i_68/I2}, {slvi[hmbsel][0]_INST_0_i_110_n_0 slvi[hmbsel][0]_INST_0_i_68/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_69 - 
nets: {slvi[hmbsel][0]_INST_0_i_69_n_0 slvi[hmbsel][0]_INST_0_i_69/O}, {slvo[7][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_69/I0}, {slvo[7][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_69/I1}, {slvi[haddr][17] slvi[hmbsel][0]_INST_0_i_69/I2}, {slvi[hmbsel][0]_INST_0_i_111_n_0 slvi[hmbsel][0]_INST_0_i_69/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_7 - 
nets: {slvi[hmbsel][0]_INST_0_i_7_n_0 slvi[hmbsel][0]_INST_0_i_7/O}, {hsel310_out slvi[hmbsel][0]_INST_0_i_7/I0}, {slvo[6][hconfig][4][0] slvi[hmbsel][0]_INST_0_i_7/I1}, {hsel248_in slvi[hmbsel][0]_INST_0_i_7/I2}, {hsel311_out slvi[hmbsel][0]_INST_0_i_7/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][0]_INST_0_i_7/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][0]_INST_0_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X73Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_70 - 
nets: {slvi[hmbsel][0]_INST_0_i_70_n_0 slvi[hmbsel][0]_INST_0_i_70/O}, {slvo[7][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_70/I0}, {slvo[7][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_70/I1}, {slvi[haddr][14] slvi[hmbsel][0]_INST_0_i_70/I2}, {slvi[hmbsel][0]_INST_0_i_112_n_0 slvi[hmbsel][0]_INST_0_i_70/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_71 - 
nets: {slvi[hmbsel][0]_INST_0_i_71_n_0 slvi[hmbsel][0]_INST_0_i_71/O}, {slvo[7][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_71/I0}, {slvo[7][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_71/I1}, {slvi[haddr][11] slvi[hmbsel][0]_INST_0_i_71/I2}, {slvi[hmbsel][0]_INST_0_i_113_n_0 slvi[hmbsel][0]_INST_0_i_71/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_72 - 
nets: {slvi[hmbsel][0]_INST_0_i_72_n_0 slvi[hmbsel][0]_INST_0_i_72/O}, {slvo[7][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_72/I0}, {slvo[7][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_72/I1}, {slvi[haddr][8] slvi[hmbsel][0]_INST_0_i_72/I2}, {slvi[hmbsel][0]_INST_0_i_114_n_0 slvi[hmbsel][0]_INST_0_i_72/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_73 - 
nets: {slvi[hmbsel][0]_INST_0_i_73_n_0 slvi[hmbsel][0]_INST_0_i_73/O}, {slvo[7][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_73/I0}, {slvo[7][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_73/I1}, {slvo[7][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_73/I2}, {slvo[7][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_73/I3}, {slvo[7][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_73/I4}, {slvo[7][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_73/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X69Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_74 - 
nets: {slvi[hmbsel][0]_INST_0_i_74_n_0 slvi[hmbsel][0]_INST_0_i_74/O}, {slvo[7][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_74/I0}, {slvo[7][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_74/I1}, {slvo[7][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_74/I2}, {slvo[7][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_74/I3}, {slvo[7][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_74/I4}, {slvo[7][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_74/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X68Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_75 - 
nets: {slvi[hmbsel][0]_INST_0_i_75_n_0 slvi[hmbsel][0]_INST_0_i_75/O}, {slvo[7][hconfig][4][13] slvi[hmbsel][0]_INST_0_i_75/I0}, {slvo[7][hconfig][4][29] slvi[hmbsel][0]_INST_0_i_75/I1}, {slvi[haddr][29] slvi[hmbsel][0]_INST_0_i_75/I2}, {slvi[hmbsel][0]_INST_0_i_115_n_0 slvi[hmbsel][0]_INST_0_i_75/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_76 - 
nets: {slvi[hmbsel][0]_INST_0_i_76_n_0 slvi[hmbsel][0]_INST_0_i_76/O}, {slvo[7][hconfig][4][10] slvi[hmbsel][0]_INST_0_i_76/I0}, {slvo[7][hconfig][4][26] slvi[hmbsel][0]_INST_0_i_76/I1}, {slvi[haddr][26] slvi[hmbsel][0]_INST_0_i_76/I2}, {slvi[hmbsel][0]_INST_0_i_116_n_0 slvi[hmbsel][0]_INST_0_i_76/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_77 - 
nets: {slvi[hmbsel][0]_INST_0_i_77_n_0 slvi[hmbsel][0]_INST_0_i_77/O}, {slvo[7][hconfig][4][7] slvi[hmbsel][0]_INST_0_i_77/I0}, {slvo[7][hconfig][4][23] slvi[hmbsel][0]_INST_0_i_77/I1}, {slvi[haddr][23] slvi[hmbsel][0]_INST_0_i_77/I2}, {slvi[hmbsel][0]_INST_0_i_117_n_0 slvi[hmbsel][0]_INST_0_i_77/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_78 - 
nets: {slvi[hmbsel][0]_INST_0_i_78_n_0 slvi[hmbsel][0]_INST_0_i_78/O}, {slvo[7][hconfig][4][4] slvi[hmbsel][0]_INST_0_i_78/I0}, {slvo[7][hconfig][4][20] slvi[hmbsel][0]_INST_0_i_78/I1}, {slvi[haddr][20] slvi[hmbsel][0]_INST_0_i_78/I2}, {slvi[hmbsel][0]_INST_0_i_118_n_0 slvi[hmbsel][0]_INST_0_i_78/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][0]_INST_0_i_79 - 
nets: {slvi[hmbsel][0]_INST_0_i_79_n_0 slvi[hmbsel][0]_INST_0_i_79/O}, {slvo[6][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_79/I0}, {slvo[6][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_79/I1}, {slvi[haddr][18] slvi[hmbsel][0]_INST_0_i_79/I2}, {slvo[6][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_79/I3}, {slvo[6][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_79/I4}, {slvi[haddr][19] slvi[hmbsel][0]_INST_0_i_79/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_8 - 
nets: {slvi[hmbsel][0]_INST_0_i_8_n_0 slvi[hmbsel][0]_INST_0_i_8/O}, {hsel326_out slvi[hmbsel][0]_INST_0_i_8/I0}, {slvo[4][hconfig][4][0] slvi[hmbsel][0]_INST_0_i_8/I1}, {hsel288_in slvi[hmbsel][0]_INST_0_i_8/I2}, {hsel327_out slvi[hmbsel][0]_INST_0_i_8/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][0]_INST_0_i_8/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][0]_INST_0_i_8/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X74Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_80 - 
nets: {slvi[hmbsel][0]_INST_0_i_80_n_0 slvi[hmbsel][0]_INST_0_i_80/O}, {slvo[6][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_80/I0}, {slvo[6][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_80/I1}, {slvi[haddr][15] slvi[hmbsel][0]_INST_0_i_80/I2}, {slvo[6][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_80/I3}, {slvo[6][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_80/I4}, {slvi[haddr][16] slvi[hmbsel][0]_INST_0_i_80/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_81 - 
nets: {slvi[hmbsel][0]_INST_0_i_81_n_0 slvi[hmbsel][0]_INST_0_i_81/O}, {slvo[6][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_81/I0}, {slvo[6][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_81/I1}, {slvi[haddr][12] slvi[hmbsel][0]_INST_0_i_81/I2}, {slvo[6][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_81/I3}, {slvo[6][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_81/I4}, {slvi[haddr][13] slvi[hmbsel][0]_INST_0_i_81/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_82 - 
nets: {slvi[hmbsel][0]_INST_0_i_82_n_0 slvi[hmbsel][0]_INST_0_i_82/O}, {slvo[6][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_82/I0}, {slvo[6][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_82/I1}, {slvi[haddr][9] slvi[hmbsel][0]_INST_0_i_82/I2}, {slvo[6][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_82/I3}, {slvo[6][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_82/I4}, {slvi[haddr][10] slvi[hmbsel][0]_INST_0_i_82/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_83 - 
nets: {slvi[hmbsel][0]_INST_0_i_83_n_0 slvi[hmbsel][0]_INST_0_i_83/O}, {slvo[6][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_83/I0}, {slvo[6][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_83/I1}, {slvi[haddr][30] slvi[hmbsel][0]_INST_0_i_83/I2}, {slvo[6][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_83/I3}, {slvo[6][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_83/I4}, {slvi[haddr][31] slvi[hmbsel][0]_INST_0_i_83/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_84 - 
nets: {slvi[hmbsel][0]_INST_0_i_84_n_0 slvi[hmbsel][0]_INST_0_i_84/O}, {slvo[6][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_84/I0}, {slvo[6][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_84/I1}, {slvi[haddr][27] slvi[hmbsel][0]_INST_0_i_84/I2}, {slvo[6][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_84/I3}, {slvo[6][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_84/I4}, {slvi[haddr][28] slvi[hmbsel][0]_INST_0_i_84/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_85 - 
nets: {slvi[hmbsel][0]_INST_0_i_85_n_0 slvi[hmbsel][0]_INST_0_i_85/O}, {slvo[6][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_85/I0}, {slvo[6][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_85/I1}, {slvi[haddr][24] slvi[hmbsel][0]_INST_0_i_85/I2}, {slvo[6][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_85/I3}, {slvo[6][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_85/I4}, {slvi[haddr][25] slvi[hmbsel][0]_INST_0_i_85/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_86 - 
nets: {slvi[hmbsel][0]_INST_0_i_86_n_0 slvi[hmbsel][0]_INST_0_i_86/O}, {slvo[6][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_86/I0}, {slvo[6][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_86/I1}, {slvi[haddr][21] slvi[hmbsel][0]_INST_0_i_86/I2}, {slvo[6][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_86/I3}, {slvo[6][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_86/I4}, {slvi[haddr][22] slvi[hmbsel][0]_INST_0_i_86/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_87 - 
nets: {slvi[hmbsel][0]_INST_0_i_87_n_0 slvi[hmbsel][0]_INST_0_i_87/O}, {slvo[4][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_87/I0}, {slvo[4][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_87/I1}, {slvi[haddr][18] slvi[hmbsel][0]_INST_0_i_87/I2}, {slvo[4][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_87/I3}, {slvo[4][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_87/I4}, {slvi[haddr][19] slvi[hmbsel][0]_INST_0_i_87/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_88 - 
nets: {slvi[hmbsel][0]_INST_0_i_88_n_0 slvi[hmbsel][0]_INST_0_i_88/O}, {slvo[4][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_88/I0}, {slvo[4][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_88/I1}, {slvi[haddr][15] slvi[hmbsel][0]_INST_0_i_88/I2}, {slvo[4][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_88/I3}, {slvo[4][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_88/I4}, {slvi[haddr][16] slvi[hmbsel][0]_INST_0_i_88/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_89 - 
nets: {slvi[hmbsel][0]_INST_0_i_89_n_0 slvi[hmbsel][0]_INST_0_i_89/O}, {slvo[4][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_89/I0}, {slvo[4][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_89/I1}, {slvi[haddr][12] slvi[hmbsel][0]_INST_0_i_89/I2}, {slvo[4][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_89/I3}, {slvo[4][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_89/I4}, {slvi[haddr][13] slvi[hmbsel][0]_INST_0_i_89/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_9 - 
nets: {hsel1171_out slvi[hmbsel][0]_INST_0_i_9/O}, {hsel2168_in slvi[hmbsel][0]_INST_0_i_9/I0}, {hsel359_out slvi[hmbsel][0]_INST_0_i_9/I1}, {hsel330_in slvi[hmbsel][0]_INST_0_i_9/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X66Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

slvi[hmbsel][0]_INST_0_i_90 - 
nets: {slvi[hmbsel][0]_INST_0_i_90_n_0 slvi[hmbsel][0]_INST_0_i_90/O}, {slvo[4][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_90/I0}, {slvo[4][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_90/I1}, {slvi[haddr][9] slvi[hmbsel][0]_INST_0_i_90/I2}, {slvo[4][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_90/I3}, {slvo[4][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_90/I4}, {slvi[haddr][10] slvi[hmbsel][0]_INST_0_i_90/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_91 - 
nets: {slvi[hmbsel][0]_INST_0_i_91_n_0 slvi[hmbsel][0]_INST_0_i_91/O}, {slvo[4][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_91/I0}, {slvo[4][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_91/I1}, {slvi[haddr][30] slvi[hmbsel][0]_INST_0_i_91/I2}, {slvo[4][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_91/I3}, {slvo[4][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_91/I4}, {slvi[haddr][31] slvi[hmbsel][0]_INST_0_i_91/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_92 - 
nets: {slvi[hmbsel][0]_INST_0_i_92_n_0 slvi[hmbsel][0]_INST_0_i_92/O}, {slvo[4][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_92/I0}, {slvo[4][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_92/I1}, {slvi[haddr][27] slvi[hmbsel][0]_INST_0_i_92/I2}, {slvo[4][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_92/I3}, {slvo[4][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_92/I4}, {slvi[haddr][28] slvi[hmbsel][0]_INST_0_i_92/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_93 - 
nets: {slvi[hmbsel][0]_INST_0_i_93_n_0 slvi[hmbsel][0]_INST_0_i_93/O}, {slvo[4][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_93/I0}, {slvo[4][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_93/I1}, {slvi[haddr][24] slvi[hmbsel][0]_INST_0_i_93/I2}, {slvo[4][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_93/I3}, {slvo[4][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_93/I4}, {slvi[haddr][25] slvi[hmbsel][0]_INST_0_i_93/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_94 - 
nets: {slvi[hmbsel][0]_INST_0_i_94_n_0 slvi[hmbsel][0]_INST_0_i_94/O}, {slvo[4][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_94/I0}, {slvo[4][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_94/I1}, {slvi[haddr][21] slvi[hmbsel][0]_INST_0_i_94/I2}, {slvo[4][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_94/I3}, {slvo[4][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_94/I4}, {slvi[haddr][22] slvi[hmbsel][0]_INST_0_i_94/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_95 - 
nets: {slvi[hmbsel][0]_INST_0_i_95_n_0 slvi[hmbsel][0]_INST_0_i_95/O}, {slvo[3][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_95/I0}, {slvo[3][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_95/I1}, {slvi[haddr][18] slvi[hmbsel][0]_INST_0_i_95/I2}, {slvo[3][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_95/I3}, {slvo[3][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_95/I4}, {slvi[haddr][19] slvi[hmbsel][0]_INST_0_i_95/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_96 - 
nets: {slvi[hmbsel][0]_INST_0_i_96_n_0 slvi[hmbsel][0]_INST_0_i_96/O}, {slvo[3][hconfig][4][11] slvi[hmbsel][0]_INST_0_i_96/I0}, {slvo[3][hconfig][4][27] slvi[hmbsel][0]_INST_0_i_96/I1}, {slvi[haddr][15] slvi[hmbsel][0]_INST_0_i_96/I2}, {slvo[3][hconfig][4][12] slvi[hmbsel][0]_INST_0_i_96/I3}, {slvo[3][hconfig][4][28] slvi[hmbsel][0]_INST_0_i_96/I4}, {slvi[haddr][16] slvi[hmbsel][0]_INST_0_i_96/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_97 - 
nets: {slvi[hmbsel][0]_INST_0_i_97_n_0 slvi[hmbsel][0]_INST_0_i_97/O}, {slvo[3][hconfig][4][8] slvi[hmbsel][0]_INST_0_i_97/I0}, {slvo[3][hconfig][4][24] slvi[hmbsel][0]_INST_0_i_97/I1}, {slvi[haddr][12] slvi[hmbsel][0]_INST_0_i_97/I2}, {slvo[3][hconfig][4][9] slvi[hmbsel][0]_INST_0_i_97/I3}, {slvo[3][hconfig][4][25] slvi[hmbsel][0]_INST_0_i_97/I4}, {slvi[haddr][13] slvi[hmbsel][0]_INST_0_i_97/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_98 - 
nets: {slvi[hmbsel][0]_INST_0_i_98_n_0 slvi[hmbsel][0]_INST_0_i_98/O}, {slvo[3][hconfig][4][5] slvi[hmbsel][0]_INST_0_i_98/I0}, {slvo[3][hconfig][4][21] slvi[hmbsel][0]_INST_0_i_98/I1}, {slvi[haddr][9] slvi[hmbsel][0]_INST_0_i_98/I2}, {slvo[3][hconfig][4][6] slvi[hmbsel][0]_INST_0_i_98/I3}, {slvo[3][hconfig][4][22] slvi[hmbsel][0]_INST_0_i_98/I4}, {slvi[haddr][10] slvi[hmbsel][0]_INST_0_i_98/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][0]_INST_0_i_99 - 
nets: {slvi[hmbsel][0]_INST_0_i_99_n_0 slvi[hmbsel][0]_INST_0_i_99/O}, {slvo[3][hconfig][4][14] slvi[hmbsel][0]_INST_0_i_99/I0}, {slvo[3][hconfig][4][30] slvi[hmbsel][0]_INST_0_i_99/I1}, {slvi[haddr][30] slvi[hmbsel][0]_INST_0_i_99/I2}, {slvo[3][hconfig][4][15] slvi[hmbsel][0]_INST_0_i_99/I3}, {slvo[3][hconfig][4][31] slvi[hmbsel][0]_INST_0_i_99/I4}, {slvi[haddr][31] slvi[hmbsel][0]_INST_0_i_99/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0 - 
nets: {slvi[hmbsel][1] slvi[hmbsel][1]_INST_0/O}, {slvi[hmbsel][1]_INST_0_i_1_n_0 slvi[hmbsel][1]_INST_0/I0}, {slvi[hmbsel][1]_INST_0_i_2_n_0 slvi[hmbsel][1]_INST_0/I1}, {slvi[hmbsel][1]_INST_0_i_3_n_0 slvi[hmbsel][1]_INST_0/I2}, {slvi[hmbsel][1]_INST_0_i_4_n_0 slvi[hmbsel][1]_INST_0/I3}, {slvi[hmbsel][1]_INST_0_i_5_n_0 slvi[hmbsel][1]_INST_0/I4}, {slvi[hmbsel][1]_INST_0_i_6_n_0 slvi[hmbsel][1]_INST_0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFFFFFF, 
LOC: SLICE_X70Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_1 - 
nets: {slvi[hmbsel][1]_INST_0_i_1_n_0 slvi[hmbsel][1]_INST_0_i_1/O}, {slvo[6][hconfig][5][1] slvi[hmbsel][1]_INST_0_i_1/I0}, {slvi[hmbsel][1]_INST_0_i_7_n_0 slvi[hmbsel][1]_INST_0_i_1/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X70Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_10 - 
nets: {slvi[hmbsel][1]_INST_0_i_10_n_0 slvi[hmbsel][1]_INST_0_i_10/O}, {hsel317_out slvi[hmbsel][1]_INST_0_i_10/I0}, {slvo[5][hconfig][5][0] slvi[hmbsel][1]_INST_0_i_10/I1}, {hsel265_in slvi[hmbsel][1]_INST_0_i_10/I2}, {hsel320_out slvi[hmbsel][1]_INST_0_i_10/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][1]_INST_0_i_10/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][1]_INST_0_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X71Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_100 - 
nets: {slvi[hmbsel][1]_INST_0_i_100_n_0 slvi[hmbsel][1]_INST_0_i_100/O}, {slvo[3][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_100/I0}, {slvo[3][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_100/I1}, {slvi[haddr][21] slvi[hmbsel][1]_INST_0_i_100/I2}, {slvo[3][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_100/I3}, {slvo[3][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_100/I4}, {slvi[haddr][22] slvi[hmbsel][1]_INST_0_i_100/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_101 - 
nets: {slvi[hmbsel][1]_INST_0_i_101_n_0 slvi[hmbsel][1]_INST_0_i_101/O}, {slvo[5][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_101/I0}, {slvo[5][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_101/I1}, {slvi[haddr][18] slvi[hmbsel][1]_INST_0_i_101/I2}, {slvo[5][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_101/I3}, {slvo[5][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_101/I4}, {slvi[haddr][19] slvi[hmbsel][1]_INST_0_i_101/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_102 - 
nets: {slvi[hmbsel][1]_INST_0_i_102_n_0 slvi[hmbsel][1]_INST_0_i_102/O}, {slvo[5][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_102/I0}, {slvo[5][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_102/I1}, {slvi[haddr][15] slvi[hmbsel][1]_INST_0_i_102/I2}, {slvo[5][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_102/I3}, {slvo[5][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_102/I4}, {slvi[haddr][16] slvi[hmbsel][1]_INST_0_i_102/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_103 - 
nets: {slvi[hmbsel][1]_INST_0_i_103_n_0 slvi[hmbsel][1]_INST_0_i_103/O}, {slvo[5][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_103/I0}, {slvo[5][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_103/I1}, {slvi[haddr][12] slvi[hmbsel][1]_INST_0_i_103/I2}, {slvo[5][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_103/I3}, {slvo[5][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_103/I4}, {slvi[haddr][13] slvi[hmbsel][1]_INST_0_i_103/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_104 - 
nets: {slvi[hmbsel][1]_INST_0_i_104_n_0 slvi[hmbsel][1]_INST_0_i_104/O}, {slvo[5][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_104/I0}, {slvo[5][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_104/I1}, {slvi[haddr][9] slvi[hmbsel][1]_INST_0_i_104/I2}, {slvo[5][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_104/I3}, {slvo[5][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_104/I4}, {slvi[haddr][10] slvi[hmbsel][1]_INST_0_i_104/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_105 - 
nets: {slvi[hmbsel][1]_INST_0_i_105_n_0 slvi[hmbsel][1]_INST_0_i_105/O}, {slvo[5][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_105/I0}, {slvo[5][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_105/I1}, {slvi[haddr][30] slvi[hmbsel][1]_INST_0_i_105/I2}, {slvo[5][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_105/I3}, {slvo[5][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_105/I4}, {slvi[haddr][31] slvi[hmbsel][1]_INST_0_i_105/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_106 - 
nets: {slvi[hmbsel][1]_INST_0_i_106_n_0 slvi[hmbsel][1]_INST_0_i_106/O}, {slvo[5][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_106/I0}, {slvo[5][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_106/I1}, {slvi[haddr][27] slvi[hmbsel][1]_INST_0_i_106/I2}, {slvo[5][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_106/I3}, {slvo[5][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_106/I4}, {slvi[haddr][28] slvi[hmbsel][1]_INST_0_i_106/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_107 - 
nets: {slvi[hmbsel][1]_INST_0_i_107_n_0 slvi[hmbsel][1]_INST_0_i_107/O}, {slvo[5][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_107/I0}, {slvo[5][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_107/I1}, {slvi[haddr][24] slvi[hmbsel][1]_INST_0_i_107/I2}, {slvo[5][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_107/I3}, {slvo[5][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_107/I4}, {slvi[haddr][25] slvi[hmbsel][1]_INST_0_i_107/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_108 - 
nets: {slvi[hmbsel][1]_INST_0_i_108_n_0 slvi[hmbsel][1]_INST_0_i_108/O}, {slvo[5][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_108/I0}, {slvo[5][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_108/I1}, {slvi[haddr][21] slvi[hmbsel][1]_INST_0_i_108/I2}, {slvo[5][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_108/I3}, {slvo[5][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_108/I4}, {slvi[haddr][22] slvi[hmbsel][1]_INST_0_i_108/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_109 - 
nets: {slvi[hmbsel][1]_INST_0_i_109_n_0 slvi[hmbsel][1]_INST_0_i_109/O}, {slvo[7][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_109/I0}, {slvo[7][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_109/I1}, {slvi[haddr][18] slvi[hmbsel][1]_INST_0_i_109/I2}, {slvo[7][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_109/I3}, {slvo[7][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_109/I4}, {slvi[haddr][19] slvi[hmbsel][1]_INST_0_i_109/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_11 - 
nets: {slvi[hmbsel][1]_INST_0_i_11_n_0 slvi[hmbsel][1]_INST_0_i_11/O}, {hsel31_out slvi[hmbsel][1]_INST_0_i_11/I0}, {slvo[7][hconfig][5][0] slvi[hmbsel][1]_INST_0_i_11/I1}, {hsel224_in slvi[hmbsel][1]_INST_0_i_11/I2}, {hsel34_out slvi[hmbsel][1]_INST_0_i_11/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][1]_INST_0_i_11/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][1]_INST_0_i_11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X74Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_110 - 
nets: {slvi[hmbsel][1]_INST_0_i_110_n_0 slvi[hmbsel][1]_INST_0_i_110/O}, {slvo[7][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_110/I0}, {slvo[7][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_110/I1}, {slvi[haddr][15] slvi[hmbsel][1]_INST_0_i_110/I2}, {slvo[7][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_110/I3}, {slvo[7][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_110/I4}, {slvi[haddr][16] slvi[hmbsel][1]_INST_0_i_110/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_111 - 
nets: {slvi[hmbsel][1]_INST_0_i_111_n_0 slvi[hmbsel][1]_INST_0_i_111/O}, {slvo[7][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_111/I0}, {slvo[7][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_111/I1}, {slvi[haddr][12] slvi[hmbsel][1]_INST_0_i_111/I2}, {slvo[7][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_111/I3}, {slvo[7][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_111/I4}, {slvi[haddr][13] slvi[hmbsel][1]_INST_0_i_111/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_112 - 
nets: {slvi[hmbsel][1]_INST_0_i_112_n_0 slvi[hmbsel][1]_INST_0_i_112/O}, {slvo[7][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_112/I0}, {slvo[7][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_112/I1}, {slvi[haddr][9] slvi[hmbsel][1]_INST_0_i_112/I2}, {slvo[7][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_112/I3}, {slvo[7][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_112/I4}, {slvi[haddr][10] slvi[hmbsel][1]_INST_0_i_112/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_113 - 
nets: {slvi[hmbsel][1]_INST_0_i_113_n_0 slvi[hmbsel][1]_INST_0_i_113/O}, {slvo[7][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_113/I0}, {slvo[7][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_113/I1}, {slvi[haddr][30] slvi[hmbsel][1]_INST_0_i_113/I2}, {slvo[7][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_113/I3}, {slvo[7][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_113/I4}, {slvi[haddr][31] slvi[hmbsel][1]_INST_0_i_113/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_114 - 
nets: {slvi[hmbsel][1]_INST_0_i_114_n_0 slvi[hmbsel][1]_INST_0_i_114/O}, {slvo[7][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_114/I0}, {slvo[7][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_114/I1}, {slvi[haddr][27] slvi[hmbsel][1]_INST_0_i_114/I2}, {slvo[7][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_114/I3}, {slvo[7][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_114/I4}, {slvi[haddr][28] slvi[hmbsel][1]_INST_0_i_114/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_115 - 
nets: {slvi[hmbsel][1]_INST_0_i_115_n_0 slvi[hmbsel][1]_INST_0_i_115/O}, {slvo[7][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_115/I0}, {slvo[7][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_115/I1}, {slvi[haddr][24] slvi[hmbsel][1]_INST_0_i_115/I2}, {slvo[7][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_115/I3}, {slvo[7][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_115/I4}, {slvi[haddr][25] slvi[hmbsel][1]_INST_0_i_115/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_116 - 
nets: {slvi[hmbsel][1]_INST_0_i_116_n_0 slvi[hmbsel][1]_INST_0_i_116/O}, {slvo[7][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_116/I0}, {slvo[7][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_116/I1}, {slvi[haddr][21] slvi[hmbsel][1]_INST_0_i_116/I2}, {slvo[7][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_116/I3}, {slvo[7][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_116/I4}, {slvi[haddr][22] slvi[hmbsel][1]_INST_0_i_116/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_12 - 
nets: {hsel39_out slvi[hmbsel][1]_INST_0_i_12/CO[3]}, { slvi[hmbsel][1]_INST_0_i_12/CO[2]}, { slvi[hmbsel][1]_INST_0_i_12/CO[1]}, { slvi[hmbsel][1]_INST_0_i_12/CO[0]}, { slvi[hmbsel][1]_INST_0_i_12/O[3]}, { slvi[hmbsel][1]_INST_0_i_12/O[2]}, { slvi[hmbsel][1]_INST_0_i_12/O[1]}, { slvi[hmbsel][1]_INST_0_i_12/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_12/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_12/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_12/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_12/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_12/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_12/DI[0]}, {slvi[hmbsel][1]_INST_0_i_27_n_0 slvi[hmbsel][1]_INST_0_i_12/S[3]}, {slvi[hmbsel][1]_INST_0_i_28_n_0 slvi[hmbsel][1]_INST_0_i_12/S[2]}, {slvi[hmbsel][1]_INST_0_i_29_n_0 slvi[hmbsel][1]_INST_0_i_12/S[1]}, {slvi[hmbsel][1]_INST_0_i_30_n_0 slvi[hmbsel][1]_INST_0_i_12/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_13 - 
nets: {hsel245_in slvi[hmbsel][1]_INST_0_i_13/O}, {slvi[hmbsel][1]_INST_0_i_31_n_0 slvi[hmbsel][1]_INST_0_i_13/I0}, {slvi[hmbsel][1]_INST_0_i_32_n_0 slvi[hmbsel][1]_INST_0_i_13/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X79Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_14 - 
nets: {hsel312_out slvi[hmbsel][1]_INST_0_i_14/CO[3]}, { slvi[hmbsel][1]_INST_0_i_14/CO[2]}, { slvi[hmbsel][1]_INST_0_i_14/CO[1]}, { slvi[hmbsel][1]_INST_0_i_14/CO[0]}, { slvi[hmbsel][1]_INST_0_i_14/O[3]}, { slvi[hmbsel][1]_INST_0_i_14/O[2]}, { slvi[hmbsel][1]_INST_0_i_14/O[1]}, { slvi[hmbsel][1]_INST_0_i_14/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_14/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_14/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_14/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_14/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_14/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_14/DI[0]}, {slvi[hmbsel][1]_INST_0_i_33_n_0 slvi[hmbsel][1]_INST_0_i_14/S[3]}, {slvi[hmbsel][1]_INST_0_i_34_n_0 slvi[hmbsel][1]_INST_0_i_14/S[2]}, {slvi[hmbsel][1]_INST_0_i_35_n_0 slvi[hmbsel][1]_INST_0_i_14/S[1]}, {slvi[hmbsel][1]_INST_0_i_36_n_0 slvi[hmbsel][1]_INST_0_i_14/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_15 - 
nets: {hsel325_out slvi[hmbsel][1]_INST_0_i_15/CO[3]}, { slvi[hmbsel][1]_INST_0_i_15/CO[2]}, { slvi[hmbsel][1]_INST_0_i_15/CO[1]}, { slvi[hmbsel][1]_INST_0_i_15/CO[0]}, { slvi[hmbsel][1]_INST_0_i_15/O[3]}, { slvi[hmbsel][1]_INST_0_i_15/O[2]}, { slvi[hmbsel][1]_INST_0_i_15/O[1]}, { slvi[hmbsel][1]_INST_0_i_15/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_15/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_15/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_15/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_15/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_15/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_15/DI[0]}, {slvi[hmbsel][1]_INST_0_i_37_n_0 slvi[hmbsel][1]_INST_0_i_15/S[3]}, {slvi[hmbsel][1]_INST_0_i_38_n_0 slvi[hmbsel][1]_INST_0_i_15/S[2]}, {slvi[hmbsel][1]_INST_0_i_39_n_0 slvi[hmbsel][1]_INST_0_i_15/S[1]}, {slvi[hmbsel][1]_INST_0_i_40_n_0 slvi[hmbsel][1]_INST_0_i_15/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_16 - 
nets: {hsel285_in slvi[hmbsel][1]_INST_0_i_16/O}, {slvi[hmbsel][1]_INST_0_i_41_n_0 slvi[hmbsel][1]_INST_0_i_16/I0}, {slvi[hmbsel][1]_INST_0_i_42_n_0 slvi[hmbsel][1]_INST_0_i_16/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X79Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_17 - 
nets: {hsel328_out slvi[hmbsel][1]_INST_0_i_17/CO[3]}, { slvi[hmbsel][1]_INST_0_i_17/CO[2]}, { slvi[hmbsel][1]_INST_0_i_17/CO[1]}, { slvi[hmbsel][1]_INST_0_i_17/CO[0]}, { slvi[hmbsel][1]_INST_0_i_17/O[3]}, { slvi[hmbsel][1]_INST_0_i_17/O[2]}, { slvi[hmbsel][1]_INST_0_i_17/O[1]}, { slvi[hmbsel][1]_INST_0_i_17/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_17/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_17/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_17/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_17/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_17/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_17/DI[0]}, {slvi[hmbsel][1]_INST_0_i_43_n_0 slvi[hmbsel][1]_INST_0_i_17/S[3]}, {slvi[hmbsel][1]_INST_0_i_44_n_0 slvi[hmbsel][1]_INST_0_i_17/S[2]}, {slvi[hmbsel][1]_INST_0_i_45_n_0 slvi[hmbsel][1]_INST_0_i_17/S[1]}, {slvi[hmbsel][1]_INST_0_i_46_n_0 slvi[hmbsel][1]_INST_0_i_17/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X75Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_18 - 
nets: {hsel333_out slvi[hmbsel][1]_INST_0_i_18/CO[3]}, { slvi[hmbsel][1]_INST_0_i_18/CO[2]}, { slvi[hmbsel][1]_INST_0_i_18/CO[1]}, { slvi[hmbsel][1]_INST_0_i_18/CO[0]}, { slvi[hmbsel][1]_INST_0_i_18/O[3]}, { slvi[hmbsel][1]_INST_0_i_18/O[2]}, { slvi[hmbsel][1]_INST_0_i_18/O[1]}, { slvi[hmbsel][1]_INST_0_i_18/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_18/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_18/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_18/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_18/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_18/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_18/DI[0]}, {slvi[hmbsel][1]_INST_0_i_47_n_0 slvi[hmbsel][1]_INST_0_i_18/S[3]}, {slvi[hmbsel][1]_INST_0_i_48_n_0 slvi[hmbsel][1]_INST_0_i_18/S[2]}, {slvi[hmbsel][1]_INST_0_i_49_n_0 slvi[hmbsel][1]_INST_0_i_18/S[1]}, {slvi[hmbsel][1]_INST_0_i_50_n_0 slvi[hmbsel][1]_INST_0_i_18/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_19 - 
nets: {hsel2105_in slvi[hmbsel][1]_INST_0_i_19/O}, {slvi[hmbsel][1]_INST_0_i_51_n_0 slvi[hmbsel][1]_INST_0_i_19/I0}, {slvi[hmbsel][1]_INST_0_i_52_n_0 slvi[hmbsel][1]_INST_0_i_19/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X60Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_2 - 
nets: {slvi[hmbsel][1]_INST_0_i_2_n_0 slvi[hmbsel][1]_INST_0_i_2/O}, {slvo[4][hconfig][5][1] slvi[hmbsel][1]_INST_0_i_2/I0}, {slvi[hmbsel][1]_INST_0_i_8_n_0 slvi[hmbsel][1]_INST_0_i_2/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_20 - 
nets: {hsel336_out slvi[hmbsel][1]_INST_0_i_20/CO[3]}, { slvi[hmbsel][1]_INST_0_i_20/CO[2]}, { slvi[hmbsel][1]_INST_0_i_20/CO[1]}, { slvi[hmbsel][1]_INST_0_i_20/CO[0]}, { slvi[hmbsel][1]_INST_0_i_20/O[3]}, { slvi[hmbsel][1]_INST_0_i_20/O[2]}, { slvi[hmbsel][1]_INST_0_i_20/O[1]}, { slvi[hmbsel][1]_INST_0_i_20/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_20/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_20/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_20/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_20/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_20/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_20/DI[0]}, {slvi[hmbsel][1]_INST_0_i_53_n_0 slvi[hmbsel][1]_INST_0_i_20/S[3]}, {slvi[hmbsel][1]_INST_0_i_54_n_0 slvi[hmbsel][1]_INST_0_i_20/S[2]}, {slvi[hmbsel][1]_INST_0_i_55_n_0 slvi[hmbsel][1]_INST_0_i_20/S[1]}, {slvi[hmbsel][1]_INST_0_i_56_n_0 slvi[hmbsel][1]_INST_0_i_20/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_21 - 
nets: {hsel317_out slvi[hmbsel][1]_INST_0_i_21/CO[3]}, { slvi[hmbsel][1]_INST_0_i_21/CO[2]}, { slvi[hmbsel][1]_INST_0_i_21/CO[1]}, { slvi[hmbsel][1]_INST_0_i_21/CO[0]}, { slvi[hmbsel][1]_INST_0_i_21/O[3]}, { slvi[hmbsel][1]_INST_0_i_21/O[2]}, { slvi[hmbsel][1]_INST_0_i_21/O[1]}, { slvi[hmbsel][1]_INST_0_i_21/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_21/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_21/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_21/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_21/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_21/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_21/DI[0]}, {slvi[hmbsel][1]_INST_0_i_57_n_0 slvi[hmbsel][1]_INST_0_i_21/S[3]}, {slvi[hmbsel][1]_INST_0_i_58_n_0 slvi[hmbsel][1]_INST_0_i_21/S[2]}, {slvi[hmbsel][1]_INST_0_i_59_n_0 slvi[hmbsel][1]_INST_0_i_21/S[1]}, {slvi[hmbsel][1]_INST_0_i_60_n_0 slvi[hmbsel][1]_INST_0_i_21/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_22 - 
nets: {hsel265_in slvi[hmbsel][1]_INST_0_i_22/O}, {slvi[hmbsel][1]_INST_0_i_61_n_0 slvi[hmbsel][1]_INST_0_i_22/I0}, {slvi[hmbsel][1]_INST_0_i_62_n_0 slvi[hmbsel][1]_INST_0_i_22/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X72Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_23 - 
nets: {hsel320_out slvi[hmbsel][1]_INST_0_i_23/CO[3]}, { slvi[hmbsel][1]_INST_0_i_23/CO[2]}, { slvi[hmbsel][1]_INST_0_i_23/CO[1]}, { slvi[hmbsel][1]_INST_0_i_23/CO[0]}, { slvi[hmbsel][1]_INST_0_i_23/O[3]}, { slvi[hmbsel][1]_INST_0_i_23/O[2]}, { slvi[hmbsel][1]_INST_0_i_23/O[1]}, { slvi[hmbsel][1]_INST_0_i_23/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_23/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_23/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_23/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_23/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_23/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_23/DI[0]}, {slvi[hmbsel][1]_INST_0_i_63_n_0 slvi[hmbsel][1]_INST_0_i_23/S[3]}, {slvi[hmbsel][1]_INST_0_i_64_n_0 slvi[hmbsel][1]_INST_0_i_23/S[2]}, {slvi[hmbsel][1]_INST_0_i_65_n_0 slvi[hmbsel][1]_INST_0_i_23/S[1]}, {slvi[hmbsel][1]_INST_0_i_66_n_0 slvi[hmbsel][1]_INST_0_i_23/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X72Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_24 - 
nets: {hsel31_out slvi[hmbsel][1]_INST_0_i_24/CO[3]}, { slvi[hmbsel][1]_INST_0_i_24/CO[2]}, { slvi[hmbsel][1]_INST_0_i_24/CO[1]}, { slvi[hmbsel][1]_INST_0_i_24/CO[0]}, { slvi[hmbsel][1]_INST_0_i_24/O[3]}, { slvi[hmbsel][1]_INST_0_i_24/O[2]}, { slvi[hmbsel][1]_INST_0_i_24/O[1]}, { slvi[hmbsel][1]_INST_0_i_24/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_24/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_24/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_24/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_24/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_24/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_24/DI[0]}, {slvi[hmbsel][1]_INST_0_i_67_n_0 slvi[hmbsel][1]_INST_0_i_24/S[3]}, {slvi[hmbsel][1]_INST_0_i_68_n_0 slvi[hmbsel][1]_INST_0_i_24/S[2]}, {slvi[hmbsel][1]_INST_0_i_69_n_0 slvi[hmbsel][1]_INST_0_i_24/S[1]}, {slvi[hmbsel][1]_INST_0_i_70_n_0 slvi[hmbsel][1]_INST_0_i_24/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_25 - 
nets: {hsel224_in slvi[hmbsel][1]_INST_0_i_25/O}, {slvi[hmbsel][1]_INST_0_i_71_n_0 slvi[hmbsel][1]_INST_0_i_25/I0}, {slvi[hmbsel][1]_INST_0_i_72_n_0 slvi[hmbsel][1]_INST_0_i_25/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X78Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_26 - 
nets: {hsel34_out slvi[hmbsel][1]_INST_0_i_26/CO[3]}, { slvi[hmbsel][1]_INST_0_i_26/CO[2]}, { slvi[hmbsel][1]_INST_0_i_26/CO[1]}, { slvi[hmbsel][1]_INST_0_i_26/CO[0]}, { slvi[hmbsel][1]_INST_0_i_26/O[3]}, { slvi[hmbsel][1]_INST_0_i_26/O[2]}, { slvi[hmbsel][1]_INST_0_i_26/O[1]}, { slvi[hmbsel][1]_INST_0_i_26/O[0]}, {<const0> slvi[hmbsel][1]_INST_0_i_26/CI}, {<const1> slvi[hmbsel][1]_INST_0_i_26/CYINIT}, {<const0> slvi[hmbsel][1]_INST_0_i_26/DI[3]}, {<const0> slvi[hmbsel][1]_INST_0_i_26/DI[2]}, {<const0> slvi[hmbsel][1]_INST_0_i_26/DI[1]}, {<const0> slvi[hmbsel][1]_INST_0_i_26/DI[0]}, {slvi[hmbsel][1]_INST_0_i_73_n_0 slvi[hmbsel][1]_INST_0_i_26/S[3]}, {slvi[hmbsel][1]_INST_0_i_74_n_0 slvi[hmbsel][1]_INST_0_i_26/S[2]}, {slvi[hmbsel][1]_INST_0_i_75_n_0 slvi[hmbsel][1]_INST_0_i_26/S[1]}, {slvi[hmbsel][1]_INST_0_i_76_n_0 slvi[hmbsel][1]_INST_0_i_26/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][1]_INST_0_i_27 - 
nets: {slvi[hmbsel][1]_INST_0_i_27_n_0 slvi[hmbsel][1]_INST_0_i_27/O}, {slvo[6][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_27/I0}, {slvo[6][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_27/I1}, {slvi[haddr][17] slvi[hmbsel][1]_INST_0_i_27/I2}, {slvi[hmbsel][1]_INST_0_i_77_n_0 slvi[hmbsel][1]_INST_0_i_27/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_28 - 
nets: {slvi[hmbsel][1]_INST_0_i_28_n_0 slvi[hmbsel][1]_INST_0_i_28/O}, {slvo[6][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_28/I0}, {slvo[6][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_28/I1}, {slvi[haddr][14] slvi[hmbsel][1]_INST_0_i_28/I2}, {slvi[hmbsel][1]_INST_0_i_78_n_0 slvi[hmbsel][1]_INST_0_i_28/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_29 - 
nets: {slvi[hmbsel][1]_INST_0_i_29_n_0 slvi[hmbsel][1]_INST_0_i_29/O}, {slvo[6][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_29/I0}, {slvo[6][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_29/I1}, {slvi[haddr][11] slvi[hmbsel][1]_INST_0_i_29/I2}, {slvi[hmbsel][1]_INST_0_i_79_n_0 slvi[hmbsel][1]_INST_0_i_29/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_3 - 
nets: {slvi[hmbsel][1]_INST_0_i_3_n_0 slvi[hmbsel][1]_INST_0_i_3/O}, {slvi[hsel][1]_INST_0_i_3_n_0 slvi[hmbsel][1]_INST_0_i_3/I0}, {hsel1173_out slvi[hmbsel][1]_INST_0_i_3/I1}, {slvo[0][hconfig][5][0] slvi[hmbsel][1]_INST_0_i_3/I2}, {hsel1166_out slvi[hmbsel][1]_INST_0_i_3/I3}, {slvo[0][hconfig][5][1] slvi[hmbsel][1]_INST_0_i_3/I4}, {slvi[hsel][2]_INST_0_i_2_n_0 slvi[hmbsel][1]_INST_0_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFD5D5555FFFFFFFF, 
LOC: SLICE_X66Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_30 - 
nets: {slvi[hmbsel][1]_INST_0_i_30_n_0 slvi[hmbsel][1]_INST_0_i_30/O}, {slvo[6][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_30/I0}, {slvo[6][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_30/I1}, {slvi[haddr][8] slvi[hmbsel][1]_INST_0_i_30/I2}, {slvi[hmbsel][1]_INST_0_i_80_n_0 slvi[hmbsel][1]_INST_0_i_30/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_31 - 
nets: {slvi[hmbsel][1]_INST_0_i_31_n_0 slvi[hmbsel][1]_INST_0_i_31/O}, {slvo[6][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_31/I0}, {slvo[6][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_31/I1}, {slvo[6][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_31/I2}, {slvo[6][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_31/I3}, {slvo[6][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_31/I4}, {slvo[6][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_31/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X79Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_32 - 
nets: {slvi[hmbsel][1]_INST_0_i_32_n_0 slvi[hmbsel][1]_INST_0_i_32/O}, {slvo[6][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_32/I0}, {slvo[6][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_32/I1}, {slvo[6][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_32/I2}, {slvo[6][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_32/I3}, {slvo[6][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_32/I4}, {slvo[6][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_32/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X79Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_33 - 
nets: {slvi[hmbsel][1]_INST_0_i_33_n_0 slvi[hmbsel][1]_INST_0_i_33/O}, {slvo[6][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_33/I0}, {slvo[6][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_33/I1}, {slvi[haddr][29] slvi[hmbsel][1]_INST_0_i_33/I2}, {slvi[hmbsel][1]_INST_0_i_81_n_0 slvi[hmbsel][1]_INST_0_i_33/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_34 - 
nets: {slvi[hmbsel][1]_INST_0_i_34_n_0 slvi[hmbsel][1]_INST_0_i_34/O}, {slvo[6][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_34/I0}, {slvo[6][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_34/I1}, {slvi[haddr][26] slvi[hmbsel][1]_INST_0_i_34/I2}, {slvi[hmbsel][1]_INST_0_i_82_n_0 slvi[hmbsel][1]_INST_0_i_34/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_35 - 
nets: {slvi[hmbsel][1]_INST_0_i_35_n_0 slvi[hmbsel][1]_INST_0_i_35/O}, {slvo[6][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_35/I0}, {slvo[6][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_35/I1}, {slvi[haddr][23] slvi[hmbsel][1]_INST_0_i_35/I2}, {slvi[hmbsel][1]_INST_0_i_83_n_0 slvi[hmbsel][1]_INST_0_i_35/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_36 - 
nets: {slvi[hmbsel][1]_INST_0_i_36_n_0 slvi[hmbsel][1]_INST_0_i_36/O}, {slvo[6][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_36/I0}, {slvo[6][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_36/I1}, {slvi[haddr][20] slvi[hmbsel][1]_INST_0_i_36/I2}, {slvi[hmbsel][1]_INST_0_i_84_n_0 slvi[hmbsel][1]_INST_0_i_36/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_37 - 
nets: {slvi[hmbsel][1]_INST_0_i_37_n_0 slvi[hmbsel][1]_INST_0_i_37/O}, {slvo[4][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_37/I0}, {slvo[4][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_37/I1}, {slvi[haddr][17] slvi[hmbsel][1]_INST_0_i_37/I2}, {slvi[hmbsel][1]_INST_0_i_85_n_0 slvi[hmbsel][1]_INST_0_i_37/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_38 - 
nets: {slvi[hmbsel][1]_INST_0_i_38_n_0 slvi[hmbsel][1]_INST_0_i_38/O}, {slvo[4][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_38/I0}, {slvo[4][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_38/I1}, {slvi[haddr][14] slvi[hmbsel][1]_INST_0_i_38/I2}, {slvi[hmbsel][1]_INST_0_i_86_n_0 slvi[hmbsel][1]_INST_0_i_38/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_39 - 
nets: {slvi[hmbsel][1]_INST_0_i_39_n_0 slvi[hmbsel][1]_INST_0_i_39/O}, {slvo[4][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_39/I0}, {slvo[4][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_39/I1}, {slvi[haddr][11] slvi[hmbsel][1]_INST_0_i_39/I2}, {slvi[hmbsel][1]_INST_0_i_87_n_0 slvi[hmbsel][1]_INST_0_i_39/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_4 - 
nets: {slvi[hmbsel][1]_INST_0_i_4_n_0 slvi[hmbsel][1]_INST_0_i_4/O}, {slvo[3][hconfig][5][1] slvi[hmbsel][1]_INST_0_i_4/I0}, {slvi[hmbsel][1]_INST_0_i_9_n_0 slvi[hmbsel][1]_INST_0_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X69Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_40 - 
nets: {slvi[hmbsel][1]_INST_0_i_40_n_0 slvi[hmbsel][1]_INST_0_i_40/O}, {slvo[4][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_40/I0}, {slvo[4][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_40/I1}, {slvi[haddr][8] slvi[hmbsel][1]_INST_0_i_40/I2}, {slvi[hmbsel][1]_INST_0_i_88_n_0 slvi[hmbsel][1]_INST_0_i_40/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_41 - 
nets: {slvi[hmbsel][1]_INST_0_i_41_n_0 slvi[hmbsel][1]_INST_0_i_41/O}, {slvo[4][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_41/I0}, {slvo[4][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_41/I1}, {slvo[4][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_41/I2}, {slvo[4][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_41/I3}, {slvo[4][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_41/I4}, {slvo[4][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_41/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_42 - 
nets: {slvi[hmbsel][1]_INST_0_i_42_n_0 slvi[hmbsel][1]_INST_0_i_42/O}, {slvo[4][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_42/I0}, {slvo[4][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_42/I1}, {slvo[4][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_42/I2}, {slvo[4][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_42/I3}, {slvo[4][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_42/I4}, {slvo[4][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_42/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_43 - 
nets: {slvi[hmbsel][1]_INST_0_i_43_n_0 slvi[hmbsel][1]_INST_0_i_43/O}, {slvo[4][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_43/I0}, {slvo[4][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_43/I1}, {slvi[haddr][29] slvi[hmbsel][1]_INST_0_i_43/I2}, {slvi[hmbsel][1]_INST_0_i_89_n_0 slvi[hmbsel][1]_INST_0_i_43/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_44 - 
nets: {slvi[hmbsel][1]_INST_0_i_44_n_0 slvi[hmbsel][1]_INST_0_i_44/O}, {slvo[4][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_44/I0}, {slvo[4][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_44/I1}, {slvi[haddr][26] slvi[hmbsel][1]_INST_0_i_44/I2}, {slvi[hmbsel][1]_INST_0_i_90_n_0 slvi[hmbsel][1]_INST_0_i_44/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_45 - 
nets: {slvi[hmbsel][1]_INST_0_i_45_n_0 slvi[hmbsel][1]_INST_0_i_45/O}, {slvo[4][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_45/I0}, {slvo[4][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_45/I1}, {slvi[haddr][23] slvi[hmbsel][1]_INST_0_i_45/I2}, {slvi[hmbsel][1]_INST_0_i_91_n_0 slvi[hmbsel][1]_INST_0_i_45/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_46 - 
nets: {slvi[hmbsel][1]_INST_0_i_46_n_0 slvi[hmbsel][1]_INST_0_i_46/O}, {slvo[4][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_46/I0}, {slvo[4][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_46/I1}, {slvi[haddr][20] slvi[hmbsel][1]_INST_0_i_46/I2}, {slvi[hmbsel][1]_INST_0_i_92_n_0 slvi[hmbsel][1]_INST_0_i_46/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_47 - 
nets: {slvi[hmbsel][1]_INST_0_i_47_n_0 slvi[hmbsel][1]_INST_0_i_47/O}, {slvo[3][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_47/I0}, {slvo[3][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_47/I1}, {slvi[haddr][17] slvi[hmbsel][1]_INST_0_i_47/I2}, {slvi[hmbsel][1]_INST_0_i_93_n_0 slvi[hmbsel][1]_INST_0_i_47/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_48 - 
nets: {slvi[hmbsel][1]_INST_0_i_48_n_0 slvi[hmbsel][1]_INST_0_i_48/O}, {slvo[3][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_48/I0}, {slvo[3][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_48/I1}, {slvi[haddr][14] slvi[hmbsel][1]_INST_0_i_48/I2}, {slvi[hmbsel][1]_INST_0_i_94_n_0 slvi[hmbsel][1]_INST_0_i_48/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_49 - 
nets: {slvi[hmbsel][1]_INST_0_i_49_n_0 slvi[hmbsel][1]_INST_0_i_49/O}, {slvo[3][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_49/I0}, {slvo[3][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_49/I1}, {slvi[haddr][11] slvi[hmbsel][1]_INST_0_i_49/I2}, {slvi[hmbsel][1]_INST_0_i_95_n_0 slvi[hmbsel][1]_INST_0_i_49/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_5 - 
nets: {slvi[hmbsel][1]_INST_0_i_5_n_0 slvi[hmbsel][1]_INST_0_i_5/O}, {slvo[5][hconfig][5][1] slvi[hmbsel][1]_INST_0_i_5/I0}, {slvi[hmbsel][1]_INST_0_i_10_n_0 slvi[hmbsel][1]_INST_0_i_5/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_50 - 
nets: {slvi[hmbsel][1]_INST_0_i_50_n_0 slvi[hmbsel][1]_INST_0_i_50/O}, {slvo[3][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_50/I0}, {slvo[3][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_50/I1}, {slvi[haddr][8] slvi[hmbsel][1]_INST_0_i_50/I2}, {slvi[hmbsel][1]_INST_0_i_96_n_0 slvi[hmbsel][1]_INST_0_i_50/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_51 - 
nets: {slvi[hmbsel][1]_INST_0_i_51_n_0 slvi[hmbsel][1]_INST_0_i_51/O}, {slvo[3][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_51/I0}, {slvo[3][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_51/I1}, {slvo[3][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_51/I2}, {slvo[3][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_51/I3}, {slvo[3][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_51/I4}, {slvo[3][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_51/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X60Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_52 - 
nets: {slvi[hmbsel][1]_INST_0_i_52_n_0 slvi[hmbsel][1]_INST_0_i_52/O}, {slvo[3][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_52/I0}, {slvo[3][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_52/I1}, {slvo[3][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_52/I2}, {slvo[3][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_52/I3}, {slvo[3][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_52/I4}, {slvo[3][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_52/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X61Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_53 - 
nets: {slvi[hmbsel][1]_INST_0_i_53_n_0 slvi[hmbsel][1]_INST_0_i_53/O}, {slvo[3][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_53/I0}, {slvo[3][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_53/I1}, {slvi[haddr][29] slvi[hmbsel][1]_INST_0_i_53/I2}, {slvi[hmbsel][1]_INST_0_i_97_n_0 slvi[hmbsel][1]_INST_0_i_53/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_54 - 
nets: {slvi[hmbsel][1]_INST_0_i_54_n_0 slvi[hmbsel][1]_INST_0_i_54/O}, {slvo[3][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_54/I0}, {slvo[3][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_54/I1}, {slvi[haddr][26] slvi[hmbsel][1]_INST_0_i_54/I2}, {slvi[hmbsel][1]_INST_0_i_98_n_0 slvi[hmbsel][1]_INST_0_i_54/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_55 - 
nets: {slvi[hmbsel][1]_INST_0_i_55_n_0 slvi[hmbsel][1]_INST_0_i_55/O}, {slvo[3][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_55/I0}, {slvo[3][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_55/I1}, {slvi[haddr][23] slvi[hmbsel][1]_INST_0_i_55/I2}, {slvi[hmbsel][1]_INST_0_i_99_n_0 slvi[hmbsel][1]_INST_0_i_55/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_56 - 
nets: {slvi[hmbsel][1]_INST_0_i_56_n_0 slvi[hmbsel][1]_INST_0_i_56/O}, {slvo[3][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_56/I0}, {slvo[3][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_56/I1}, {slvi[haddr][20] slvi[hmbsel][1]_INST_0_i_56/I2}, {slvi[hmbsel][1]_INST_0_i_100_n_0 slvi[hmbsel][1]_INST_0_i_56/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_57 - 
nets: {slvi[hmbsel][1]_INST_0_i_57_n_0 slvi[hmbsel][1]_INST_0_i_57/O}, {slvo[5][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_57/I0}, {slvo[5][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_57/I1}, {slvi[haddr][17] slvi[hmbsel][1]_INST_0_i_57/I2}, {slvi[hmbsel][1]_INST_0_i_101_n_0 slvi[hmbsel][1]_INST_0_i_57/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_58 - 
nets: {slvi[hmbsel][1]_INST_0_i_58_n_0 slvi[hmbsel][1]_INST_0_i_58/O}, {slvo[5][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_58/I0}, {slvo[5][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_58/I1}, {slvi[haddr][14] slvi[hmbsel][1]_INST_0_i_58/I2}, {slvi[hmbsel][1]_INST_0_i_102_n_0 slvi[hmbsel][1]_INST_0_i_58/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_59 - 
nets: {slvi[hmbsel][1]_INST_0_i_59_n_0 slvi[hmbsel][1]_INST_0_i_59/O}, {slvo[5][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_59/I0}, {slvo[5][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_59/I1}, {slvi[haddr][11] slvi[hmbsel][1]_INST_0_i_59/I2}, {slvi[hmbsel][1]_INST_0_i_103_n_0 slvi[hmbsel][1]_INST_0_i_59/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_6 - 
nets: {slvi[hmbsel][1]_INST_0_i_6_n_0 slvi[hmbsel][1]_INST_0_i_6/O}, {slvo[7][hconfig][5][1] slvi[hmbsel][1]_INST_0_i_6/I0}, {slvi[hmbsel][1]_INST_0_i_11_n_0 slvi[hmbsel][1]_INST_0_i_6/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][1]_INST_0_i_60 - 
nets: {slvi[hmbsel][1]_INST_0_i_60_n_0 slvi[hmbsel][1]_INST_0_i_60/O}, {slvo[5][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_60/I0}, {slvo[5][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_60/I1}, {slvi[haddr][8] slvi[hmbsel][1]_INST_0_i_60/I2}, {slvi[hmbsel][1]_INST_0_i_104_n_0 slvi[hmbsel][1]_INST_0_i_60/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_61 - 
nets: {slvi[hmbsel][1]_INST_0_i_61_n_0 slvi[hmbsel][1]_INST_0_i_61/O}, {slvo[5][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_61/I0}, {slvo[5][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_61/I1}, {slvo[5][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_61/I2}, {slvo[5][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_61/I3}, {slvo[5][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_61/I4}, {slvo[5][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_61/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X72Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_62 - 
nets: {slvi[hmbsel][1]_INST_0_i_62_n_0 slvi[hmbsel][1]_INST_0_i_62/O}, {slvo[5][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_62/I0}, {slvo[5][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_62/I1}, {slvo[5][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_62/I2}, {slvo[5][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_62/I3}, {slvo[5][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_62/I4}, {slvo[5][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_62/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X72Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_63 - 
nets: {slvi[hmbsel][1]_INST_0_i_63_n_0 slvi[hmbsel][1]_INST_0_i_63/O}, {slvo[5][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_63/I0}, {slvo[5][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_63/I1}, {slvi[haddr][29] slvi[hmbsel][1]_INST_0_i_63/I2}, {slvi[hmbsel][1]_INST_0_i_105_n_0 slvi[hmbsel][1]_INST_0_i_63/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_64 - 
nets: {slvi[hmbsel][1]_INST_0_i_64_n_0 slvi[hmbsel][1]_INST_0_i_64/O}, {slvo[5][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_64/I0}, {slvo[5][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_64/I1}, {slvi[haddr][26] slvi[hmbsel][1]_INST_0_i_64/I2}, {slvi[hmbsel][1]_INST_0_i_106_n_0 slvi[hmbsel][1]_INST_0_i_64/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_65 - 
nets: {slvi[hmbsel][1]_INST_0_i_65_n_0 slvi[hmbsel][1]_INST_0_i_65/O}, {slvo[5][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_65/I0}, {slvo[5][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_65/I1}, {slvi[haddr][23] slvi[hmbsel][1]_INST_0_i_65/I2}, {slvi[hmbsel][1]_INST_0_i_107_n_0 slvi[hmbsel][1]_INST_0_i_65/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_66 - 
nets: {slvi[hmbsel][1]_INST_0_i_66_n_0 slvi[hmbsel][1]_INST_0_i_66/O}, {slvo[5][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_66/I0}, {slvo[5][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_66/I1}, {slvi[haddr][20] slvi[hmbsel][1]_INST_0_i_66/I2}, {slvi[hmbsel][1]_INST_0_i_108_n_0 slvi[hmbsel][1]_INST_0_i_66/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X72Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_67 - 
nets: {slvi[hmbsel][1]_INST_0_i_67_n_0 slvi[hmbsel][1]_INST_0_i_67/O}, {slvo[7][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_67/I0}, {slvo[7][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_67/I1}, {slvi[haddr][17] slvi[hmbsel][1]_INST_0_i_67/I2}, {slvi[hmbsel][1]_INST_0_i_109_n_0 slvi[hmbsel][1]_INST_0_i_67/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_68 - 
nets: {slvi[hmbsel][1]_INST_0_i_68_n_0 slvi[hmbsel][1]_INST_0_i_68/O}, {slvo[7][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_68/I0}, {slvo[7][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_68/I1}, {slvi[haddr][14] slvi[hmbsel][1]_INST_0_i_68/I2}, {slvi[hmbsel][1]_INST_0_i_110_n_0 slvi[hmbsel][1]_INST_0_i_68/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_69 - 
nets: {slvi[hmbsel][1]_INST_0_i_69_n_0 slvi[hmbsel][1]_INST_0_i_69/O}, {slvo[7][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_69/I0}, {slvo[7][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_69/I1}, {slvi[haddr][11] slvi[hmbsel][1]_INST_0_i_69/I2}, {slvi[hmbsel][1]_INST_0_i_111_n_0 slvi[hmbsel][1]_INST_0_i_69/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_7 - 
nets: {slvi[hmbsel][1]_INST_0_i_7_n_0 slvi[hmbsel][1]_INST_0_i_7/O}, {hsel39_out slvi[hmbsel][1]_INST_0_i_7/I0}, {slvo[6][hconfig][5][0] slvi[hmbsel][1]_INST_0_i_7/I1}, {hsel245_in slvi[hmbsel][1]_INST_0_i_7/I2}, {hsel312_out slvi[hmbsel][1]_INST_0_i_7/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][1]_INST_0_i_7/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][1]_INST_0_i_7/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X75Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_70 - 
nets: {slvi[hmbsel][1]_INST_0_i_70_n_0 slvi[hmbsel][1]_INST_0_i_70/O}, {slvo[7][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_70/I0}, {slvo[7][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_70/I1}, {slvi[haddr][8] slvi[hmbsel][1]_INST_0_i_70/I2}, {slvi[hmbsel][1]_INST_0_i_112_n_0 slvi[hmbsel][1]_INST_0_i_70/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_71 - 
nets: {slvi[hmbsel][1]_INST_0_i_71_n_0 slvi[hmbsel][1]_INST_0_i_71/O}, {slvo[7][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_71/I0}, {slvo[7][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_71/I1}, {slvo[7][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_71/I2}, {slvo[7][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_71/I3}, {slvo[7][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_71/I4}, {slvo[7][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_71/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_72 - 
nets: {slvi[hmbsel][1]_INST_0_i_72_n_0 slvi[hmbsel][1]_INST_0_i_72/O}, {slvo[7][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_72/I0}, {slvo[7][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_72/I1}, {slvo[7][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_72/I2}, {slvo[7][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_72/I3}, {slvo[7][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_72/I4}, {slvo[7][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_72/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_73 - 
nets: {slvi[hmbsel][1]_INST_0_i_73_n_0 slvi[hmbsel][1]_INST_0_i_73/O}, {slvo[7][hconfig][5][13] slvi[hmbsel][1]_INST_0_i_73/I0}, {slvo[7][hconfig][5][29] slvi[hmbsel][1]_INST_0_i_73/I1}, {slvi[haddr][29] slvi[hmbsel][1]_INST_0_i_73/I2}, {slvi[hmbsel][1]_INST_0_i_113_n_0 slvi[hmbsel][1]_INST_0_i_73/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_74 - 
nets: {slvi[hmbsel][1]_INST_0_i_74_n_0 slvi[hmbsel][1]_INST_0_i_74/O}, {slvo[7][hconfig][5][10] slvi[hmbsel][1]_INST_0_i_74/I0}, {slvo[7][hconfig][5][26] slvi[hmbsel][1]_INST_0_i_74/I1}, {slvi[haddr][26] slvi[hmbsel][1]_INST_0_i_74/I2}, {slvi[hmbsel][1]_INST_0_i_114_n_0 slvi[hmbsel][1]_INST_0_i_74/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_75 - 
nets: {slvi[hmbsel][1]_INST_0_i_75_n_0 slvi[hmbsel][1]_INST_0_i_75/O}, {slvo[7][hconfig][5][7] slvi[hmbsel][1]_INST_0_i_75/I0}, {slvo[7][hconfig][5][23] slvi[hmbsel][1]_INST_0_i_75/I1}, {slvi[haddr][23] slvi[hmbsel][1]_INST_0_i_75/I2}, {slvi[hmbsel][1]_INST_0_i_115_n_0 slvi[hmbsel][1]_INST_0_i_75/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_76 - 
nets: {slvi[hmbsel][1]_INST_0_i_76_n_0 slvi[hmbsel][1]_INST_0_i_76/O}, {slvo[7][hconfig][5][4] slvi[hmbsel][1]_INST_0_i_76/I0}, {slvo[7][hconfig][5][20] slvi[hmbsel][1]_INST_0_i_76/I1}, {slvi[haddr][20] slvi[hmbsel][1]_INST_0_i_76/I2}, {slvi[hmbsel][1]_INST_0_i_116_n_0 slvi[hmbsel][1]_INST_0_i_76/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][1]_INST_0_i_77 - 
nets: {slvi[hmbsel][1]_INST_0_i_77_n_0 slvi[hmbsel][1]_INST_0_i_77/O}, {slvo[6][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_77/I0}, {slvo[6][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_77/I1}, {slvi[haddr][18] slvi[hmbsel][1]_INST_0_i_77/I2}, {slvo[6][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_77/I3}, {slvo[6][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_77/I4}, {slvi[haddr][19] slvi[hmbsel][1]_INST_0_i_77/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_78 - 
nets: {slvi[hmbsel][1]_INST_0_i_78_n_0 slvi[hmbsel][1]_INST_0_i_78/O}, {slvo[6][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_78/I0}, {slvo[6][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_78/I1}, {slvi[haddr][15] slvi[hmbsel][1]_INST_0_i_78/I2}, {slvo[6][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_78/I3}, {slvo[6][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_78/I4}, {slvi[haddr][16] slvi[hmbsel][1]_INST_0_i_78/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_79 - 
nets: {slvi[hmbsel][1]_INST_0_i_79_n_0 slvi[hmbsel][1]_INST_0_i_79/O}, {slvo[6][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_79/I0}, {slvo[6][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_79/I1}, {slvi[haddr][12] slvi[hmbsel][1]_INST_0_i_79/I2}, {slvo[6][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_79/I3}, {slvo[6][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_79/I4}, {slvi[haddr][13] slvi[hmbsel][1]_INST_0_i_79/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_8 - 
nets: {slvi[hmbsel][1]_INST_0_i_8_n_0 slvi[hmbsel][1]_INST_0_i_8/O}, {hsel325_out slvi[hmbsel][1]_INST_0_i_8/I0}, {slvo[4][hconfig][5][0] slvi[hmbsel][1]_INST_0_i_8/I1}, {hsel285_in slvi[hmbsel][1]_INST_0_i_8/I2}, {hsel328_out slvi[hmbsel][1]_INST_0_i_8/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][1]_INST_0_i_8/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][1]_INST_0_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X74Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_80 - 
nets: {slvi[hmbsel][1]_INST_0_i_80_n_0 slvi[hmbsel][1]_INST_0_i_80/O}, {slvo[6][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_80/I0}, {slvo[6][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_80/I1}, {slvi[haddr][9] slvi[hmbsel][1]_INST_0_i_80/I2}, {slvo[6][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_80/I3}, {slvo[6][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_80/I4}, {slvi[haddr][10] slvi[hmbsel][1]_INST_0_i_80/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_81 - 
nets: {slvi[hmbsel][1]_INST_0_i_81_n_0 slvi[hmbsel][1]_INST_0_i_81/O}, {slvo[6][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_81/I0}, {slvo[6][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_81/I1}, {slvi[haddr][30] slvi[hmbsel][1]_INST_0_i_81/I2}, {slvo[6][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_81/I3}, {slvo[6][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_81/I4}, {slvi[haddr][31] slvi[hmbsel][1]_INST_0_i_81/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_82 - 
nets: {slvi[hmbsel][1]_INST_0_i_82_n_0 slvi[hmbsel][1]_INST_0_i_82/O}, {slvo[6][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_82/I0}, {slvo[6][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_82/I1}, {slvi[haddr][27] slvi[hmbsel][1]_INST_0_i_82/I2}, {slvo[6][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_82/I3}, {slvo[6][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_82/I4}, {slvi[haddr][28] slvi[hmbsel][1]_INST_0_i_82/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_83 - 
nets: {slvi[hmbsel][1]_INST_0_i_83_n_0 slvi[hmbsel][1]_INST_0_i_83/O}, {slvo[6][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_83/I0}, {slvo[6][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_83/I1}, {slvi[haddr][24] slvi[hmbsel][1]_INST_0_i_83/I2}, {slvo[6][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_83/I3}, {slvo[6][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_83/I4}, {slvi[haddr][25] slvi[hmbsel][1]_INST_0_i_83/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_84 - 
nets: {slvi[hmbsel][1]_INST_0_i_84_n_0 slvi[hmbsel][1]_INST_0_i_84/O}, {slvo[6][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_84/I0}, {slvo[6][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_84/I1}, {slvi[haddr][21] slvi[hmbsel][1]_INST_0_i_84/I2}, {slvo[6][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_84/I3}, {slvo[6][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_84/I4}, {slvi[haddr][22] slvi[hmbsel][1]_INST_0_i_84/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_85 - 
nets: {slvi[hmbsel][1]_INST_0_i_85_n_0 slvi[hmbsel][1]_INST_0_i_85/O}, {slvo[4][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_85/I0}, {slvo[4][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_85/I1}, {slvi[haddr][18] slvi[hmbsel][1]_INST_0_i_85/I2}, {slvo[4][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_85/I3}, {slvo[4][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_85/I4}, {slvi[haddr][19] slvi[hmbsel][1]_INST_0_i_85/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_86 - 
nets: {slvi[hmbsel][1]_INST_0_i_86_n_0 slvi[hmbsel][1]_INST_0_i_86/O}, {slvo[4][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_86/I0}, {slvo[4][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_86/I1}, {slvi[haddr][15] slvi[hmbsel][1]_INST_0_i_86/I2}, {slvo[4][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_86/I3}, {slvo[4][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_86/I4}, {slvi[haddr][16] slvi[hmbsel][1]_INST_0_i_86/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_87 - 
nets: {slvi[hmbsel][1]_INST_0_i_87_n_0 slvi[hmbsel][1]_INST_0_i_87/O}, {slvo[4][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_87/I0}, {slvo[4][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_87/I1}, {slvi[haddr][12] slvi[hmbsel][1]_INST_0_i_87/I2}, {slvo[4][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_87/I3}, {slvo[4][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_87/I4}, {slvi[haddr][13] slvi[hmbsel][1]_INST_0_i_87/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_88 - 
nets: {slvi[hmbsel][1]_INST_0_i_88_n_0 slvi[hmbsel][1]_INST_0_i_88/O}, {slvo[4][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_88/I0}, {slvo[4][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_88/I1}, {slvi[haddr][9] slvi[hmbsel][1]_INST_0_i_88/I2}, {slvo[4][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_88/I3}, {slvo[4][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_88/I4}, {slvi[haddr][10] slvi[hmbsel][1]_INST_0_i_88/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_89 - 
nets: {slvi[hmbsel][1]_INST_0_i_89_n_0 slvi[hmbsel][1]_INST_0_i_89/O}, {slvo[4][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_89/I0}, {slvo[4][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_89/I1}, {slvi[haddr][30] slvi[hmbsel][1]_INST_0_i_89/I2}, {slvo[4][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_89/I3}, {slvo[4][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_89/I4}, {slvi[haddr][31] slvi[hmbsel][1]_INST_0_i_89/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_9 - 
nets: {slvi[hmbsel][1]_INST_0_i_9_n_0 slvi[hmbsel][1]_INST_0_i_9/O}, {hsel333_out slvi[hmbsel][1]_INST_0_i_9/I0}, {slvo[3][hconfig][5][0] slvi[hmbsel][1]_INST_0_i_9/I1}, {hsel2105_in slvi[hmbsel][1]_INST_0_i_9/I2}, {hsel336_out slvi[hmbsel][1]_INST_0_i_9/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][1]_INST_0_i_9/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][1]_INST_0_i_9/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X64Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_90 - 
nets: {slvi[hmbsel][1]_INST_0_i_90_n_0 slvi[hmbsel][1]_INST_0_i_90/O}, {slvo[4][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_90/I0}, {slvo[4][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_90/I1}, {slvi[haddr][27] slvi[hmbsel][1]_INST_0_i_90/I2}, {slvo[4][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_90/I3}, {slvo[4][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_90/I4}, {slvi[haddr][28] slvi[hmbsel][1]_INST_0_i_90/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_91 - 
nets: {slvi[hmbsel][1]_INST_0_i_91_n_0 slvi[hmbsel][1]_INST_0_i_91/O}, {slvo[4][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_91/I0}, {slvo[4][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_91/I1}, {slvi[haddr][24] slvi[hmbsel][1]_INST_0_i_91/I2}, {slvo[4][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_91/I3}, {slvo[4][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_91/I4}, {slvi[haddr][25] slvi[hmbsel][1]_INST_0_i_91/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_92 - 
nets: {slvi[hmbsel][1]_INST_0_i_92_n_0 slvi[hmbsel][1]_INST_0_i_92/O}, {slvo[4][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_92/I0}, {slvo[4][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_92/I1}, {slvi[haddr][21] slvi[hmbsel][1]_INST_0_i_92/I2}, {slvo[4][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_92/I3}, {slvo[4][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_92/I4}, {slvi[haddr][22] slvi[hmbsel][1]_INST_0_i_92/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_93 - 
nets: {slvi[hmbsel][1]_INST_0_i_93_n_0 slvi[hmbsel][1]_INST_0_i_93/O}, {slvo[3][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_93/I0}, {slvo[3][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_93/I1}, {slvi[haddr][18] slvi[hmbsel][1]_INST_0_i_93/I2}, {slvo[3][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_93/I3}, {slvo[3][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_93/I4}, {slvi[haddr][19] slvi[hmbsel][1]_INST_0_i_93/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_94 - 
nets: {slvi[hmbsel][1]_INST_0_i_94_n_0 slvi[hmbsel][1]_INST_0_i_94/O}, {slvo[3][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_94/I0}, {slvo[3][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_94/I1}, {slvi[haddr][15] slvi[hmbsel][1]_INST_0_i_94/I2}, {slvo[3][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_94/I3}, {slvo[3][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_94/I4}, {slvi[haddr][16] slvi[hmbsel][1]_INST_0_i_94/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_95 - 
nets: {slvi[hmbsel][1]_INST_0_i_95_n_0 slvi[hmbsel][1]_INST_0_i_95/O}, {slvo[3][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_95/I0}, {slvo[3][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_95/I1}, {slvi[haddr][12] slvi[hmbsel][1]_INST_0_i_95/I2}, {slvo[3][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_95/I3}, {slvo[3][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_95/I4}, {slvi[haddr][13] slvi[hmbsel][1]_INST_0_i_95/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_96 - 
nets: {slvi[hmbsel][1]_INST_0_i_96_n_0 slvi[hmbsel][1]_INST_0_i_96/O}, {slvo[3][hconfig][5][5] slvi[hmbsel][1]_INST_0_i_96/I0}, {slvo[3][hconfig][5][21] slvi[hmbsel][1]_INST_0_i_96/I1}, {slvi[haddr][9] slvi[hmbsel][1]_INST_0_i_96/I2}, {slvo[3][hconfig][5][6] slvi[hmbsel][1]_INST_0_i_96/I3}, {slvo[3][hconfig][5][22] slvi[hmbsel][1]_INST_0_i_96/I4}, {slvi[haddr][10] slvi[hmbsel][1]_INST_0_i_96/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_97 - 
nets: {slvi[hmbsel][1]_INST_0_i_97_n_0 slvi[hmbsel][1]_INST_0_i_97/O}, {slvo[3][hconfig][5][14] slvi[hmbsel][1]_INST_0_i_97/I0}, {slvo[3][hconfig][5][30] slvi[hmbsel][1]_INST_0_i_97/I1}, {slvi[haddr][30] slvi[hmbsel][1]_INST_0_i_97/I2}, {slvo[3][hconfig][5][15] slvi[hmbsel][1]_INST_0_i_97/I3}, {slvo[3][hconfig][5][31] slvi[hmbsel][1]_INST_0_i_97/I4}, {slvi[haddr][31] slvi[hmbsel][1]_INST_0_i_97/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_98 - 
nets: {slvi[hmbsel][1]_INST_0_i_98_n_0 slvi[hmbsel][1]_INST_0_i_98/O}, {slvo[3][hconfig][5][11] slvi[hmbsel][1]_INST_0_i_98/I0}, {slvo[3][hconfig][5][27] slvi[hmbsel][1]_INST_0_i_98/I1}, {slvi[haddr][27] slvi[hmbsel][1]_INST_0_i_98/I2}, {slvo[3][hconfig][5][12] slvi[hmbsel][1]_INST_0_i_98/I3}, {slvo[3][hconfig][5][28] slvi[hmbsel][1]_INST_0_i_98/I4}, {slvi[haddr][28] slvi[hmbsel][1]_INST_0_i_98/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][1]_INST_0_i_99 - 
nets: {slvi[hmbsel][1]_INST_0_i_99_n_0 slvi[hmbsel][1]_INST_0_i_99/O}, {slvo[3][hconfig][5][8] slvi[hmbsel][1]_INST_0_i_99/I0}, {slvo[3][hconfig][5][24] slvi[hmbsel][1]_INST_0_i_99/I1}, {slvi[haddr][24] slvi[hmbsel][1]_INST_0_i_99/I2}, {slvo[3][hconfig][5][9] slvi[hmbsel][1]_INST_0_i_99/I3}, {slvo[3][hconfig][5][25] slvi[hmbsel][1]_INST_0_i_99/I4}, {slvi[haddr][25] slvi[hmbsel][1]_INST_0_i_99/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0 - 
nets: {slvi[hmbsel][2] slvi[hmbsel][2]_INST_0/O}, {slvo[7][hconfig][6][1] slvi[hmbsel][2]_INST_0/I0}, {slvi[hmbsel][2]_INST_0_i_1_n_0 slvi[hmbsel][2]_INST_0/I1}, {slvi[hmbsel][2]_INST_0_i_2_n_0 slvi[hmbsel][2]_INST_0/I2}, {slvi[hmbsel][2]_INST_0_i_3_n_0 slvi[hmbsel][2]_INST_0/I3}, {slvi[hmbsel][2]_INST_0_i_4_n_0 slvi[hmbsel][2]_INST_0/I4}, {slvi[hmbsel][2]_INST_0_i_5_n_0 slvi[hmbsel][2]_INST_0/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFF8, 
LOC: SLICE_X70Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_1 - 
nets: {slvi[hmbsel][2]_INST_0_i_1_n_0 slvi[hmbsel][2]_INST_0_i_1/O}, {hsel30_out slvi[hmbsel][2]_INST_0_i_1/I0}, {slvo[7][hconfig][6][0] slvi[hmbsel][2]_INST_0_i_1/I1}, {hsel221_in slvi[hmbsel][2]_INST_0_i_1/I2}, {hsel35_out slvi[hmbsel][2]_INST_0_i_1/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][2]_INST_0_i_1/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][2]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X72Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_10 - 
nets: {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][2]_INST_0_i_10/O}, {slvi[haddr][29] slvi[hmbsel][2]_INST_0_i_10/I0}, {slvi[haddr][31] slvi[hmbsel][2]_INST_0_i_10/I1}, {slvi[haddr][30] slvi[hmbsel][2]_INST_0_i_10/I2}, {slvi[haddr][28] slvi[hmbsel][2]_INST_0_i_10/I3}, {slvi[haddr][26] slvi[hmbsel][2]_INST_0_i_10/I4}, {slvi[haddr][27] slvi[hmbsel][2]_INST_0_i_10/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X68Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_11 - 
nets: {slvi[hmbsel][2]_INST_0_i_11_n_0 slvi[hmbsel][2]_INST_0_i_11/O}, {hsel38_out slvi[hmbsel][2]_INST_0_i_11/I0}, {slvo[6][hconfig][6][0] slvi[hmbsel][2]_INST_0_i_11/I1}, {hsel242_in slvi[hmbsel][2]_INST_0_i_11/I2}, {hsel313_out slvi[hmbsel][2]_INST_0_i_11/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][2]_INST_0_i_11/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][2]_INST_0_i_11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X70Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_12 - 
nets: {slvi[hmbsel][2]_INST_0_i_12_n_0 slvi[hmbsel][2]_INST_0_i_12/O}, {hsel324_out slvi[hmbsel][2]_INST_0_i_12/I0}, {slvo[4][hconfig][6][0] slvi[hmbsel][2]_INST_0_i_12/I1}, {hsel282_in slvi[hmbsel][2]_INST_0_i_12/I2}, {hsel329_out slvi[hmbsel][2]_INST_0_i_12/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][2]_INST_0_i_12/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][2]_INST_0_i_12/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X72Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_13 - 
nets: {slvi[hmbsel][2]_INST_0_i_13_n_0 slvi[hmbsel][2]_INST_0_i_13/O}, {hsel356_out slvi[hmbsel][2]_INST_0_i_13/I0}, {hsel219_in slvi[hmbsel][2]_INST_0_i_13/I1}, {slvo[0][hconfig][6][0] slvi[hmbsel][2]_INST_0_i_13/I2}, {hsel2162_in slvi[hmbsel][2]_INST_0_i_13/I3}, {hsel361_out slvi[hmbsel][2]_INST_0_i_13/I4}, {hsel330_in slvi[hmbsel][2]_INST_0_i_13/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X65Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_14 - 
nets: {slvi[hmbsel][2]_INST_0_i_14_n_0 slvi[hmbsel][2]_INST_0_i_14/O}, {hsel348_out slvi[hmbsel][2]_INST_0_i_14/I0}, {hsel219_in slvi[hmbsel][2]_INST_0_i_14/I1}, {slvo[1][hconfig][6][0] slvi[hmbsel][2]_INST_0_i_14/I2}, {hsel2142_in slvi[hmbsel][2]_INST_0_i_14/I3}, {hsel353_out slvi[hmbsel][2]_INST_0_i_14/I4}, {hsel330_in slvi[hmbsel][2]_INST_0_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X65Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_15 - 
nets: {slvi[hmbsel][2]_INST_0_i_15_n_0 slvi[hmbsel][2]_INST_0_i_15/O}, {hsel316_out slvi[hmbsel][2]_INST_0_i_15/I0}, {slvo[5][hconfig][6][0] slvi[hmbsel][2]_INST_0_i_15/I1}, {hsel262_in slvi[hmbsel][2]_INST_0_i_15/I2}, {hsel321_out slvi[hmbsel][2]_INST_0_i_15/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][2]_INST_0_i_15/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hmbsel][2]_INST_0_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X64Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_16 - 
nets: {slvi[hmbsel][2]_INST_0_i_16_n_0 slvi[hmbsel][2]_INST_0_i_16/O}, {slvo[7][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_16/I0}, {slvo[7][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_16/I1}, {slvi[haddr][17] slvi[hmbsel][2]_INST_0_i_16/I2}, {slvi[hmbsel][2]_INST_0_i_35_n_0 slvi[hmbsel][2]_INST_0_i_16/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_17 - 
nets: {slvi[hmbsel][2]_INST_0_i_17_n_0 slvi[hmbsel][2]_INST_0_i_17/O}, {slvo[7][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_17/I0}, {slvo[7][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_17/I1}, {slvi[haddr][14] slvi[hmbsel][2]_INST_0_i_17/I2}, {slvi[hmbsel][2]_INST_0_i_36_n_0 slvi[hmbsel][2]_INST_0_i_17/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_18 - 
nets: {slvi[hmbsel][2]_INST_0_i_18_n_0 slvi[hmbsel][2]_INST_0_i_18/O}, {slvo[7][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_18/I0}, {slvo[7][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_18/I1}, {slvi[haddr][11] slvi[hmbsel][2]_INST_0_i_18/I2}, {slvi[hmbsel][2]_INST_0_i_37_n_0 slvi[hmbsel][2]_INST_0_i_18/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_19 - 
nets: {slvi[hmbsel][2]_INST_0_i_19_n_0 slvi[hmbsel][2]_INST_0_i_19/O}, {slvo[7][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_19/I0}, {slvo[7][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_19/I1}, {slvi[haddr][8] slvi[hmbsel][2]_INST_0_i_19/I2}, {slvi[hmbsel][2]_INST_0_i_38_n_0 slvi[hmbsel][2]_INST_0_i_19/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_2 - 
nets: {slvi[hmbsel][2]_INST_0_i_2_n_0 slvi[hmbsel][2]_INST_0_i_2/O}, {slvi[hmbsel][2]_INST_0_i_11_n_0 slvi[hmbsel][2]_INST_0_i_2/I0}, {slvo[6][hconfig][6][1] slvi[hmbsel][2]_INST_0_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X71Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][2]_INST_0_i_20 - 
nets: {slvi[hmbsel][2]_INST_0_i_20_n_0 slvi[hmbsel][2]_INST_0_i_20/O}, {slvo[7][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_20/I0}, {slvo[7][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_20/I1}, {slvo[7][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_20/I2}, {slvo[7][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_20/I3}, {slvo[7][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_20/I4}, {slvo[7][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_21 - 
nets: {slvi[hmbsel][2]_INST_0_i_21_n_0 slvi[hmbsel][2]_INST_0_i_21/O}, {slvo[7][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_21/I0}, {slvo[7][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_21/I1}, {slvo[7][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_21/I2}, {slvo[7][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_21/I3}, {slvo[7][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_21/I4}, {slvo[7][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_21/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_22 - 
nets: {slvi[hmbsel][2]_INST_0_i_22_n_0 slvi[hmbsel][2]_INST_0_i_22/O}, {slvo[7][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_22/I0}, {slvo[7][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_22/I1}, {slvi[haddr][29] slvi[hmbsel][2]_INST_0_i_22/I2}, {slvi[hmbsel][2]_INST_0_i_39_n_0 slvi[hmbsel][2]_INST_0_i_22/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_23 - 
nets: {slvi[hmbsel][2]_INST_0_i_23_n_0 slvi[hmbsel][2]_INST_0_i_23/O}, {slvo[7][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_23/I0}, {slvo[7][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_23/I1}, {slvi[haddr][26] slvi[hmbsel][2]_INST_0_i_23/I2}, {slvi[hmbsel][2]_INST_0_i_40_n_0 slvi[hmbsel][2]_INST_0_i_23/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_24 - 
nets: {slvi[hmbsel][2]_INST_0_i_24_n_0 slvi[hmbsel][2]_INST_0_i_24/O}, {slvo[7][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_24/I0}, {slvo[7][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_24/I1}, {slvi[haddr][23] slvi[hmbsel][2]_INST_0_i_24/I2}, {slvi[hmbsel][2]_INST_0_i_41_n_0 slvi[hmbsel][2]_INST_0_i_24/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_25 - 
nets: {slvi[hmbsel][2]_INST_0_i_25_n_0 slvi[hmbsel][2]_INST_0_i_25/O}, {slvo[7][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_25/I0}, {slvo[7][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_25/I1}, {slvi[haddr][20] slvi[hmbsel][2]_INST_0_i_25/I2}, {slvi[hmbsel][2]_INST_0_i_42_n_0 slvi[hmbsel][2]_INST_0_i_25/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_26 - 
nets: {hsel38_out slvi[hmbsel][2]_INST_0_i_26/CO[3]}, { slvi[hmbsel][2]_INST_0_i_26/CO[2]}, { slvi[hmbsel][2]_INST_0_i_26/CO[1]}, { slvi[hmbsel][2]_INST_0_i_26/CO[0]}, { slvi[hmbsel][2]_INST_0_i_26/O[3]}, { slvi[hmbsel][2]_INST_0_i_26/O[2]}, { slvi[hmbsel][2]_INST_0_i_26/O[1]}, { slvi[hmbsel][2]_INST_0_i_26/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_26/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_26/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_26/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_26/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_26/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_26/DI[0]}, {slvi[hmbsel][2]_INST_0_i_43_n_0 slvi[hmbsel][2]_INST_0_i_26/S[3]}, {slvi[hmbsel][2]_INST_0_i_44_n_0 slvi[hmbsel][2]_INST_0_i_26/S[2]}, {slvi[hmbsel][2]_INST_0_i_45_n_0 slvi[hmbsel][2]_INST_0_i_26/S[1]}, {slvi[hmbsel][2]_INST_0_i_46_n_0 slvi[hmbsel][2]_INST_0_i_26/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X70Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_27 - 
nets: {hsel242_in slvi[hmbsel][2]_INST_0_i_27/O}, {slvi[hmbsel][2]_INST_0_i_47_n_0 slvi[hmbsel][2]_INST_0_i_27/I0}, {slvi[hmbsel][2]_INST_0_i_48_n_0 slvi[hmbsel][2]_INST_0_i_27/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X70Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][2]_INST_0_i_28 - 
nets: {hsel313_out slvi[hmbsel][2]_INST_0_i_28/CO[3]}, { slvi[hmbsel][2]_INST_0_i_28/CO[2]}, { slvi[hmbsel][2]_INST_0_i_28/CO[1]}, { slvi[hmbsel][2]_INST_0_i_28/CO[0]}, { slvi[hmbsel][2]_INST_0_i_28/O[3]}, { slvi[hmbsel][2]_INST_0_i_28/O[2]}, { slvi[hmbsel][2]_INST_0_i_28/O[1]}, { slvi[hmbsel][2]_INST_0_i_28/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_28/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_28/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_28/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_28/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_28/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_28/DI[0]}, {slvi[hmbsel][2]_INST_0_i_49_n_0 slvi[hmbsel][2]_INST_0_i_28/S[3]}, {slvi[hmbsel][2]_INST_0_i_50_n_0 slvi[hmbsel][2]_INST_0_i_28/S[2]}, {slvi[hmbsel][2]_INST_0_i_51_n_0 slvi[hmbsel][2]_INST_0_i_28/S[1]}, {slvi[hmbsel][2]_INST_0_i_52_n_0 slvi[hmbsel][2]_INST_0_i_28/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_29 - 
nets: {hsel324_out slvi[hmbsel][2]_INST_0_i_29/CO[3]}, { slvi[hmbsel][2]_INST_0_i_29/CO[2]}, { slvi[hmbsel][2]_INST_0_i_29/CO[1]}, { slvi[hmbsel][2]_INST_0_i_29/CO[0]}, { slvi[hmbsel][2]_INST_0_i_29/O[3]}, { slvi[hmbsel][2]_INST_0_i_29/O[2]}, { slvi[hmbsel][2]_INST_0_i_29/O[1]}, { slvi[hmbsel][2]_INST_0_i_29/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_29/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_29/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_29/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_29/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_29/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_29/DI[0]}, {slvi[hmbsel][2]_INST_0_i_53_n_0 slvi[hmbsel][2]_INST_0_i_29/S[3]}, {slvi[hmbsel][2]_INST_0_i_54_n_0 slvi[hmbsel][2]_INST_0_i_29/S[2]}, {slvi[hmbsel][2]_INST_0_i_55_n_0 slvi[hmbsel][2]_INST_0_i_29/S[1]}, {slvi[hmbsel][2]_INST_0_i_56_n_0 slvi[hmbsel][2]_INST_0_i_29/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X67Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_3 - 
nets: {slvi[hmbsel][2]_INST_0_i_3_n_0 slvi[hmbsel][2]_INST_0_i_3/O}, {slvi[hmbsel][2]_INST_0_i_12_n_0 slvi[hmbsel][2]_INST_0_i_3/I0}, {slvo[4][hconfig][6][1] slvi[hmbsel][2]_INST_0_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X71Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][2]_INST_0_i_30 - 
nets: {hsel282_in slvi[hmbsel][2]_INST_0_i_30/O}, {slvi[hmbsel][2]_INST_0_i_57_n_0 slvi[hmbsel][2]_INST_0_i_30/I0}, {slvi[hmbsel][2]_INST_0_i_58_n_0 slvi[hmbsel][2]_INST_0_i_30/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X72Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][2]_INST_0_i_31 - 
nets: {hsel329_out slvi[hmbsel][2]_INST_0_i_31/CO[3]}, { slvi[hmbsel][2]_INST_0_i_31/CO[2]}, { slvi[hmbsel][2]_INST_0_i_31/CO[1]}, { slvi[hmbsel][2]_INST_0_i_31/CO[0]}, { slvi[hmbsel][2]_INST_0_i_31/O[3]}, { slvi[hmbsel][2]_INST_0_i_31/O[2]}, { slvi[hmbsel][2]_INST_0_i_31/O[1]}, { slvi[hmbsel][2]_INST_0_i_31/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_31/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_31/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_31/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_31/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_31/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_31/DI[0]}, {slvi[hmbsel][2]_INST_0_i_59_n_0 slvi[hmbsel][2]_INST_0_i_31/S[3]}, {slvi[hmbsel][2]_INST_0_i_60_n_0 slvi[hmbsel][2]_INST_0_i_31/S[2]}, {slvi[hmbsel][2]_INST_0_i_61_n_0 slvi[hmbsel][2]_INST_0_i_31/S[1]}, {slvi[hmbsel][2]_INST_0_i_62_n_0 slvi[hmbsel][2]_INST_0_i_31/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_32 - 
nets: {hsel316_out slvi[hmbsel][2]_INST_0_i_32/CO[3]}, { slvi[hmbsel][2]_INST_0_i_32/CO[2]}, { slvi[hmbsel][2]_INST_0_i_32/CO[1]}, { slvi[hmbsel][2]_INST_0_i_32/CO[0]}, { slvi[hmbsel][2]_INST_0_i_32/O[3]}, { slvi[hmbsel][2]_INST_0_i_32/O[2]}, { slvi[hmbsel][2]_INST_0_i_32/O[1]}, { slvi[hmbsel][2]_INST_0_i_32/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_32/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_32/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_32/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_32/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_32/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_32/DI[0]}, {slvi[hmbsel][2]_INST_0_i_63_n_0 slvi[hmbsel][2]_INST_0_i_32/S[3]}, {slvi[hmbsel][2]_INST_0_i_64_n_0 slvi[hmbsel][2]_INST_0_i_32/S[2]}, {slvi[hmbsel][2]_INST_0_i_65_n_0 slvi[hmbsel][2]_INST_0_i_32/S[1]}, {slvi[hmbsel][2]_INST_0_i_66_n_0 slvi[hmbsel][2]_INST_0_i_32/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_33 - 
nets: {hsel262_in slvi[hmbsel][2]_INST_0_i_33/O}, {slvi[hmbsel][2]_INST_0_i_67_n_0 slvi[hmbsel][2]_INST_0_i_33/I0}, {slvi[hmbsel][2]_INST_0_i_68_n_0 slvi[hmbsel][2]_INST_0_i_33/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X60Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][2]_INST_0_i_34 - 
nets: {hsel321_out slvi[hmbsel][2]_INST_0_i_34/CO[3]}, { slvi[hmbsel][2]_INST_0_i_34/CO[2]}, { slvi[hmbsel][2]_INST_0_i_34/CO[1]}, { slvi[hmbsel][2]_INST_0_i_34/CO[0]}, { slvi[hmbsel][2]_INST_0_i_34/O[3]}, { slvi[hmbsel][2]_INST_0_i_34/O[2]}, { slvi[hmbsel][2]_INST_0_i_34/O[1]}, { slvi[hmbsel][2]_INST_0_i_34/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_34/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_34/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_34/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_34/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_34/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_34/DI[0]}, {slvi[hmbsel][2]_INST_0_i_69_n_0 slvi[hmbsel][2]_INST_0_i_34/S[3]}, {slvi[hmbsel][2]_INST_0_i_70_n_0 slvi[hmbsel][2]_INST_0_i_34/S[2]}, {slvi[hmbsel][2]_INST_0_i_71_n_0 slvi[hmbsel][2]_INST_0_i_34/S[1]}, {slvi[hmbsel][2]_INST_0_i_72_n_0 slvi[hmbsel][2]_INST_0_i_34/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X67Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_35 - 
nets: {slvi[hmbsel][2]_INST_0_i_35_n_0 slvi[hmbsel][2]_INST_0_i_35/O}, {slvo[7][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_35/I0}, {slvo[7][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_35/I1}, {slvi[haddr][18] slvi[hmbsel][2]_INST_0_i_35/I2}, {slvo[7][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_35/I3}, {slvo[7][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_35/I4}, {slvi[haddr][19] slvi[hmbsel][2]_INST_0_i_35/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_36 - 
nets: {slvi[hmbsel][2]_INST_0_i_36_n_0 slvi[hmbsel][2]_INST_0_i_36/O}, {slvo[7][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_36/I0}, {slvo[7][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_36/I1}, {slvi[haddr][15] slvi[hmbsel][2]_INST_0_i_36/I2}, {slvo[7][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_36/I3}, {slvo[7][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_36/I4}, {slvi[haddr][16] slvi[hmbsel][2]_INST_0_i_36/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_37 - 
nets: {slvi[hmbsel][2]_INST_0_i_37_n_0 slvi[hmbsel][2]_INST_0_i_37/O}, {slvo[7][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_37/I0}, {slvo[7][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_37/I1}, {slvi[haddr][12] slvi[hmbsel][2]_INST_0_i_37/I2}, {slvo[7][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_37/I3}, {slvo[7][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_37/I4}, {slvi[haddr][13] slvi[hmbsel][2]_INST_0_i_37/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_38 - 
nets: {slvi[hmbsel][2]_INST_0_i_38_n_0 slvi[hmbsel][2]_INST_0_i_38/O}, {slvo[7][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_38/I0}, {slvo[7][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_38/I1}, {slvi[haddr][9] slvi[hmbsel][2]_INST_0_i_38/I2}, {slvo[7][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_38/I3}, {slvo[7][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_38/I4}, {slvi[haddr][10] slvi[hmbsel][2]_INST_0_i_38/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_39 - 
nets: {slvi[hmbsel][2]_INST_0_i_39_n_0 slvi[hmbsel][2]_INST_0_i_39/O}, {slvo[7][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_39/I0}, {slvo[7][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_39/I1}, {slvi[haddr][30] slvi[hmbsel][2]_INST_0_i_39/I2}, {slvo[7][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_39/I3}, {slvo[7][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_39/I4}, {slvi[haddr][31] slvi[hmbsel][2]_INST_0_i_39/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_4 - 
nets: {slvi[hmbsel][2]_INST_0_i_4_n_0 slvi[hmbsel][2]_INST_0_i_4/O}, {slvi[hsel][2]_INST_0_i_4_n_0 slvi[hmbsel][2]_INST_0_i_4/I0}, {slvo[0][hconfig][6][1] slvi[hmbsel][2]_INST_0_i_4/I1}, {slvi[hmbsel][2]_INST_0_i_13_n_0 slvi[hmbsel][2]_INST_0_i_4/I2}, {slvi[hmbsel][2]_INST_0_i_14_n_0 slvi[hmbsel][2]_INST_0_i_4/I3}, {slvo[1][hconfig][6][1] slvi[hmbsel][2]_INST_0_i_4/I4}, {slvi[hsel][3]_INST_0_i_2_n_0 slvi[hmbsel][2]_INST_0_i_4/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFEAEAEA, 
LOC: SLICE_X66Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_40 - 
nets: {slvi[hmbsel][2]_INST_0_i_40_n_0 slvi[hmbsel][2]_INST_0_i_40/O}, {slvo[7][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_40/I0}, {slvo[7][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_40/I1}, {slvi[haddr][27] slvi[hmbsel][2]_INST_0_i_40/I2}, {slvo[7][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_40/I3}, {slvo[7][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_40/I4}, {slvi[haddr][28] slvi[hmbsel][2]_INST_0_i_40/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_41 - 
nets: {slvi[hmbsel][2]_INST_0_i_41_n_0 slvi[hmbsel][2]_INST_0_i_41/O}, {slvo[7][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_41/I0}, {slvo[7][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_41/I1}, {slvi[haddr][24] slvi[hmbsel][2]_INST_0_i_41/I2}, {slvo[7][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_41/I3}, {slvo[7][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_41/I4}, {slvi[haddr][25] slvi[hmbsel][2]_INST_0_i_41/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_42 - 
nets: {slvi[hmbsel][2]_INST_0_i_42_n_0 slvi[hmbsel][2]_INST_0_i_42/O}, {slvo[7][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_42/I0}, {slvo[7][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_42/I1}, {slvi[haddr][21] slvi[hmbsel][2]_INST_0_i_42/I2}, {slvo[7][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_42/I3}, {slvo[7][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_42/I4}, {slvi[haddr][22] slvi[hmbsel][2]_INST_0_i_42/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_43 - 
nets: {slvi[hmbsel][2]_INST_0_i_43_n_0 slvi[hmbsel][2]_INST_0_i_43/O}, {slvo[6][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_43/I0}, {slvo[6][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_43/I1}, {slvi[haddr][17] slvi[hmbsel][2]_INST_0_i_43/I2}, {slvi[hmbsel][2]_INST_0_i_73_n_0 slvi[hmbsel][2]_INST_0_i_43/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_44 - 
nets: {slvi[hmbsel][2]_INST_0_i_44_n_0 slvi[hmbsel][2]_INST_0_i_44/O}, {slvo[6][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_44/I0}, {slvo[6][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_44/I1}, {slvi[haddr][14] slvi[hmbsel][2]_INST_0_i_44/I2}, {slvi[hmbsel][2]_INST_0_i_74_n_0 slvi[hmbsel][2]_INST_0_i_44/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_45 - 
nets: {slvi[hmbsel][2]_INST_0_i_45_n_0 slvi[hmbsel][2]_INST_0_i_45/O}, {slvo[6][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_45/I0}, {slvo[6][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_45/I1}, {slvi[haddr][11] slvi[hmbsel][2]_INST_0_i_45/I2}, {slvi[hmbsel][2]_INST_0_i_75_n_0 slvi[hmbsel][2]_INST_0_i_45/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_46 - 
nets: {slvi[hmbsel][2]_INST_0_i_46_n_0 slvi[hmbsel][2]_INST_0_i_46/O}, {slvo[6][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_46/I0}, {slvo[6][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_46/I1}, {slvi[haddr][8] slvi[hmbsel][2]_INST_0_i_46/I2}, {slvi[hmbsel][2]_INST_0_i_76_n_0 slvi[hmbsel][2]_INST_0_i_46/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X70Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_47 - 
nets: {slvi[hmbsel][2]_INST_0_i_47_n_0 slvi[hmbsel][2]_INST_0_i_47/O}, {slvo[6][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_47/I0}, {slvo[6][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_47/I1}, {slvo[6][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_47/I2}, {slvo[6][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_47/I3}, {slvo[6][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_47/I4}, {slvo[6][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_47/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X70Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_48 - 
nets: {slvi[hmbsel][2]_INST_0_i_48_n_0 slvi[hmbsel][2]_INST_0_i_48/O}, {slvo[6][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_48/I0}, {slvo[6][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_48/I1}, {slvo[6][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_48/I2}, {slvo[6][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_48/I3}, {slvo[6][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_48/I4}, {slvo[6][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_48/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X71Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_49 - 
nets: {slvi[hmbsel][2]_INST_0_i_49_n_0 slvi[hmbsel][2]_INST_0_i_49/O}, {slvo[6][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_49/I0}, {slvo[6][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_49/I1}, {slvi[haddr][29] slvi[hmbsel][2]_INST_0_i_49/I2}, {slvi[hmbsel][2]_INST_0_i_77_n_0 slvi[hmbsel][2]_INST_0_i_49/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_5 - 
nets: {slvi[hmbsel][2]_INST_0_i_5_n_0 slvi[hmbsel][2]_INST_0_i_5/O}, {slvi[hmbsel][2]_INST_0_i_15_n_0 slvi[hmbsel][2]_INST_0_i_5/I0}, {slvo[5][hconfig][6][1] slvi[hmbsel][2]_INST_0_i_5/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X69Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][2]_INST_0_i_50 - 
nets: {slvi[hmbsel][2]_INST_0_i_50_n_0 slvi[hmbsel][2]_INST_0_i_50/O}, {slvo[6][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_50/I0}, {slvo[6][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_50/I1}, {slvi[haddr][26] slvi[hmbsel][2]_INST_0_i_50/I2}, {slvi[hmbsel][2]_INST_0_i_78_n_0 slvi[hmbsel][2]_INST_0_i_50/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_51 - 
nets: {slvi[hmbsel][2]_INST_0_i_51_n_0 slvi[hmbsel][2]_INST_0_i_51/O}, {slvo[6][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_51/I0}, {slvo[6][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_51/I1}, {slvi[haddr][23] slvi[hmbsel][2]_INST_0_i_51/I2}, {slvi[hmbsel][2]_INST_0_i_79_n_0 slvi[hmbsel][2]_INST_0_i_51/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_52 - 
nets: {slvi[hmbsel][2]_INST_0_i_52_n_0 slvi[hmbsel][2]_INST_0_i_52/O}, {slvo[6][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_52/I0}, {slvo[6][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_52/I1}, {slvi[haddr][20] slvi[hmbsel][2]_INST_0_i_52/I2}, {slvi[hmbsel][2]_INST_0_i_80_n_0 slvi[hmbsel][2]_INST_0_i_52/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_53 - 
nets: {slvi[hmbsel][2]_INST_0_i_53_n_0 slvi[hmbsel][2]_INST_0_i_53/O}, {slvo[4][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_53/I0}, {slvo[4][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_53/I1}, {slvi[haddr][17] slvi[hmbsel][2]_INST_0_i_53/I2}, {slvi[hmbsel][2]_INST_0_i_81_n_0 slvi[hmbsel][2]_INST_0_i_53/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_54 - 
nets: {slvi[hmbsel][2]_INST_0_i_54_n_0 slvi[hmbsel][2]_INST_0_i_54/O}, {slvo[4][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_54/I0}, {slvo[4][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_54/I1}, {slvi[haddr][14] slvi[hmbsel][2]_INST_0_i_54/I2}, {slvi[hmbsel][2]_INST_0_i_82_n_0 slvi[hmbsel][2]_INST_0_i_54/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_55 - 
nets: {slvi[hmbsel][2]_INST_0_i_55_n_0 slvi[hmbsel][2]_INST_0_i_55/O}, {slvo[4][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_55/I0}, {slvo[4][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_55/I1}, {slvi[haddr][11] slvi[hmbsel][2]_INST_0_i_55/I2}, {slvi[hmbsel][2]_INST_0_i_83_n_0 slvi[hmbsel][2]_INST_0_i_55/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_56 - 
nets: {slvi[hmbsel][2]_INST_0_i_56_n_0 slvi[hmbsel][2]_INST_0_i_56/O}, {slvo[4][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_56/I0}, {slvo[4][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_56/I1}, {slvi[haddr][8] slvi[hmbsel][2]_INST_0_i_56/I2}, {slvi[hmbsel][2]_INST_0_i_84_n_0 slvi[hmbsel][2]_INST_0_i_56/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_57 - 
nets: {slvi[hmbsel][2]_INST_0_i_57_n_0 slvi[hmbsel][2]_INST_0_i_57/O}, {slvo[4][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_57/I0}, {slvo[4][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_57/I1}, {slvo[4][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_57/I2}, {slvo[4][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_57/I3}, {slvo[4][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_57/I4}, {slvo[4][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_57/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X72Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_58 - 
nets: {slvi[hmbsel][2]_INST_0_i_58_n_0 slvi[hmbsel][2]_INST_0_i_58/O}, {slvo[4][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_58/I0}, {slvo[4][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_58/I1}, {slvo[4][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_58/I2}, {slvo[4][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_58/I3}, {slvo[4][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_58/I4}, {slvo[4][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_58/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X72Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_59 - 
nets: {slvi[hmbsel][2]_INST_0_i_59_n_0 slvi[hmbsel][2]_INST_0_i_59/O}, {slvo[4][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_59/I0}, {slvo[4][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_59/I1}, {slvi[haddr][29] slvi[hmbsel][2]_INST_0_i_59/I2}, {slvi[hmbsel][2]_INST_0_i_85_n_0 slvi[hmbsel][2]_INST_0_i_59/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_6 - 
nets: {hsel30_out slvi[hmbsel][2]_INST_0_i_6/CO[3]}, { slvi[hmbsel][2]_INST_0_i_6/CO[2]}, { slvi[hmbsel][2]_INST_0_i_6/CO[1]}, { slvi[hmbsel][2]_INST_0_i_6/CO[0]}, { slvi[hmbsel][2]_INST_0_i_6/O[3]}, { slvi[hmbsel][2]_INST_0_i_6/O[2]}, { slvi[hmbsel][2]_INST_0_i_6/O[1]}, { slvi[hmbsel][2]_INST_0_i_6/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_6/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_6/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_6/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_6/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_6/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_6/DI[0]}, {slvi[hmbsel][2]_INST_0_i_16_n_0 slvi[hmbsel][2]_INST_0_i_6/S[3]}, {slvi[hmbsel][2]_INST_0_i_17_n_0 slvi[hmbsel][2]_INST_0_i_6/S[2]}, {slvi[hmbsel][2]_INST_0_i_18_n_0 slvi[hmbsel][2]_INST_0_i_6/S[1]}, {slvi[hmbsel][2]_INST_0_i_19_n_0 slvi[hmbsel][2]_INST_0_i_6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X67Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_60 - 
nets: {slvi[hmbsel][2]_INST_0_i_60_n_0 slvi[hmbsel][2]_INST_0_i_60/O}, {slvo[4][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_60/I0}, {slvo[4][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_60/I1}, {slvi[haddr][26] slvi[hmbsel][2]_INST_0_i_60/I2}, {slvi[hmbsel][2]_INST_0_i_86_n_0 slvi[hmbsel][2]_INST_0_i_60/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_61 - 
nets: {slvi[hmbsel][2]_INST_0_i_61_n_0 slvi[hmbsel][2]_INST_0_i_61/O}, {slvo[4][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_61/I0}, {slvo[4][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_61/I1}, {slvi[haddr][23] slvi[hmbsel][2]_INST_0_i_61/I2}, {slvi[hmbsel][2]_INST_0_i_87_n_0 slvi[hmbsel][2]_INST_0_i_61/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_62 - 
nets: {slvi[hmbsel][2]_INST_0_i_62_n_0 slvi[hmbsel][2]_INST_0_i_62/O}, {slvo[4][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_62/I0}, {slvo[4][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_62/I1}, {slvi[haddr][20] slvi[hmbsel][2]_INST_0_i_62/I2}, {slvi[hmbsel][2]_INST_0_i_88_n_0 slvi[hmbsel][2]_INST_0_i_62/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_63 - 
nets: {slvi[hmbsel][2]_INST_0_i_63_n_0 slvi[hmbsel][2]_INST_0_i_63/O}, {slvo[5][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_63/I0}, {slvo[5][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_63/I1}, {slvi[haddr][17] slvi[hmbsel][2]_INST_0_i_63/I2}, {slvi[hmbsel][2]_INST_0_i_89_n_0 slvi[hmbsel][2]_INST_0_i_63/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_64 - 
nets: {slvi[hmbsel][2]_INST_0_i_64_n_0 slvi[hmbsel][2]_INST_0_i_64/O}, {slvo[5][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_64/I0}, {slvo[5][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_64/I1}, {slvi[haddr][14] slvi[hmbsel][2]_INST_0_i_64/I2}, {slvi[hmbsel][2]_INST_0_i_90_n_0 slvi[hmbsel][2]_INST_0_i_64/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_65 - 
nets: {slvi[hmbsel][2]_INST_0_i_65_n_0 slvi[hmbsel][2]_INST_0_i_65/O}, {slvo[5][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_65/I0}, {slvo[5][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_65/I1}, {slvi[haddr][11] slvi[hmbsel][2]_INST_0_i_65/I2}, {slvi[hmbsel][2]_INST_0_i_91_n_0 slvi[hmbsel][2]_INST_0_i_65/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_66 - 
nets: {slvi[hmbsel][2]_INST_0_i_66_n_0 slvi[hmbsel][2]_INST_0_i_66/O}, {slvo[5][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_66/I0}, {slvo[5][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_66/I1}, {slvi[haddr][8] slvi[hmbsel][2]_INST_0_i_66/I2}, {slvi[hmbsel][2]_INST_0_i_92_n_0 slvi[hmbsel][2]_INST_0_i_66/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_67 - 
nets: {slvi[hmbsel][2]_INST_0_i_67_n_0 slvi[hmbsel][2]_INST_0_i_67/O}, {slvo[5][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_67/I0}, {slvo[5][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_67/I1}, {slvo[5][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_67/I2}, {slvo[5][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_67/I3}, {slvo[5][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_67/I4}, {slvo[5][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_67/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X60Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_68 - 
nets: {slvi[hmbsel][2]_INST_0_i_68_n_0 slvi[hmbsel][2]_INST_0_i_68/O}, {slvo[5][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_68/I0}, {slvo[5][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_68/I1}, {slvo[5][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_68/I2}, {slvo[5][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_68/I3}, {slvo[5][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_68/I4}, {slvo[5][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_68/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X60Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_69 - 
nets: {slvi[hmbsel][2]_INST_0_i_69_n_0 slvi[hmbsel][2]_INST_0_i_69/O}, {slvo[5][hconfig][6][13] slvi[hmbsel][2]_INST_0_i_69/I0}, {slvo[5][hconfig][6][29] slvi[hmbsel][2]_INST_0_i_69/I1}, {slvi[haddr][29] slvi[hmbsel][2]_INST_0_i_69/I2}, {slvi[hmbsel][2]_INST_0_i_93_n_0 slvi[hmbsel][2]_INST_0_i_69/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_7 - 
nets: {hsel221_in slvi[hmbsel][2]_INST_0_i_7/O}, {slvi[hmbsel][2]_INST_0_i_20_n_0 slvi[hmbsel][2]_INST_0_i_7/I0}, {slvi[hmbsel][2]_INST_0_i_21_n_0 slvi[hmbsel][2]_INST_0_i_7/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X78Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][2]_INST_0_i_70 - 
nets: {slvi[hmbsel][2]_INST_0_i_70_n_0 slvi[hmbsel][2]_INST_0_i_70/O}, {slvo[5][hconfig][6][10] slvi[hmbsel][2]_INST_0_i_70/I0}, {slvo[5][hconfig][6][26] slvi[hmbsel][2]_INST_0_i_70/I1}, {slvi[haddr][26] slvi[hmbsel][2]_INST_0_i_70/I2}, {slvi[hmbsel][2]_INST_0_i_94_n_0 slvi[hmbsel][2]_INST_0_i_70/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_71 - 
nets: {slvi[hmbsel][2]_INST_0_i_71_n_0 slvi[hmbsel][2]_INST_0_i_71/O}, {slvo[5][hconfig][6][7] slvi[hmbsel][2]_INST_0_i_71/I0}, {slvo[5][hconfig][6][23] slvi[hmbsel][2]_INST_0_i_71/I1}, {slvi[haddr][23] slvi[hmbsel][2]_INST_0_i_71/I2}, {slvi[hmbsel][2]_INST_0_i_95_n_0 slvi[hmbsel][2]_INST_0_i_71/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_72 - 
nets: {slvi[hmbsel][2]_INST_0_i_72_n_0 slvi[hmbsel][2]_INST_0_i_72/O}, {slvo[5][hconfig][6][4] slvi[hmbsel][2]_INST_0_i_72/I0}, {slvo[5][hconfig][6][20] slvi[hmbsel][2]_INST_0_i_72/I1}, {slvi[haddr][20] slvi[hmbsel][2]_INST_0_i_72/I2}, {slvi[hmbsel][2]_INST_0_i_96_n_0 slvi[hmbsel][2]_INST_0_i_72/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][2]_INST_0_i_73 - 
nets: {slvi[hmbsel][2]_INST_0_i_73_n_0 slvi[hmbsel][2]_INST_0_i_73/O}, {slvo[6][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_73/I0}, {slvo[6][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_73/I1}, {slvi[haddr][18] slvi[hmbsel][2]_INST_0_i_73/I2}, {slvo[6][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_73/I3}, {slvo[6][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_73/I4}, {slvi[haddr][19] slvi[hmbsel][2]_INST_0_i_73/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_74 - 
nets: {slvi[hmbsel][2]_INST_0_i_74_n_0 slvi[hmbsel][2]_INST_0_i_74/O}, {slvo[6][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_74/I0}, {slvo[6][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_74/I1}, {slvi[haddr][15] slvi[hmbsel][2]_INST_0_i_74/I2}, {slvo[6][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_74/I3}, {slvo[6][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_74/I4}, {slvi[haddr][16] slvi[hmbsel][2]_INST_0_i_74/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_75 - 
nets: {slvi[hmbsel][2]_INST_0_i_75_n_0 slvi[hmbsel][2]_INST_0_i_75/O}, {slvo[6][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_75/I0}, {slvo[6][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_75/I1}, {slvi[haddr][12] slvi[hmbsel][2]_INST_0_i_75/I2}, {slvo[6][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_75/I3}, {slvo[6][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_75/I4}, {slvi[haddr][13] slvi[hmbsel][2]_INST_0_i_75/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_76 - 
nets: {slvi[hmbsel][2]_INST_0_i_76_n_0 slvi[hmbsel][2]_INST_0_i_76/O}, {slvo[6][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_76/I0}, {slvo[6][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_76/I1}, {slvi[haddr][9] slvi[hmbsel][2]_INST_0_i_76/I2}, {slvo[6][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_76/I3}, {slvo[6][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_76/I4}, {slvi[haddr][10] slvi[hmbsel][2]_INST_0_i_76/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_77 - 
nets: {slvi[hmbsel][2]_INST_0_i_77_n_0 slvi[hmbsel][2]_INST_0_i_77/O}, {slvo[6][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_77/I0}, {slvo[6][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_77/I1}, {slvi[haddr][30] slvi[hmbsel][2]_INST_0_i_77/I2}, {slvo[6][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_77/I3}, {slvo[6][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_77/I4}, {slvi[haddr][31] slvi[hmbsel][2]_INST_0_i_77/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_78 - 
nets: {slvi[hmbsel][2]_INST_0_i_78_n_0 slvi[hmbsel][2]_INST_0_i_78/O}, {slvo[6][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_78/I0}, {slvo[6][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_78/I1}, {slvi[haddr][27] slvi[hmbsel][2]_INST_0_i_78/I2}, {slvo[6][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_78/I3}, {slvo[6][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_78/I4}, {slvi[haddr][28] slvi[hmbsel][2]_INST_0_i_78/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_79 - 
nets: {slvi[hmbsel][2]_INST_0_i_79_n_0 slvi[hmbsel][2]_INST_0_i_79/O}, {slvo[6][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_79/I0}, {slvo[6][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_79/I1}, {slvi[haddr][24] slvi[hmbsel][2]_INST_0_i_79/I2}, {slvo[6][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_79/I3}, {slvo[6][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_79/I4}, {slvi[haddr][25] slvi[hmbsel][2]_INST_0_i_79/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_8 - 
nets: {hsel35_out slvi[hmbsel][2]_INST_0_i_8/CO[3]}, { slvi[hmbsel][2]_INST_0_i_8/CO[2]}, { slvi[hmbsel][2]_INST_0_i_8/CO[1]}, { slvi[hmbsel][2]_INST_0_i_8/CO[0]}, { slvi[hmbsel][2]_INST_0_i_8/O[3]}, { slvi[hmbsel][2]_INST_0_i_8/O[2]}, { slvi[hmbsel][2]_INST_0_i_8/O[1]}, { slvi[hmbsel][2]_INST_0_i_8/O[0]}, {<const0> slvi[hmbsel][2]_INST_0_i_8/CI}, {<const1> slvi[hmbsel][2]_INST_0_i_8/CYINIT}, {<const0> slvi[hmbsel][2]_INST_0_i_8/DI[3]}, {<const0> slvi[hmbsel][2]_INST_0_i_8/DI[2]}, {<const0> slvi[hmbsel][2]_INST_0_i_8/DI[1]}, {<const0> slvi[hmbsel][2]_INST_0_i_8/DI[0]}, {slvi[hmbsel][2]_INST_0_i_22_n_0 slvi[hmbsel][2]_INST_0_i_8/S[3]}, {slvi[hmbsel][2]_INST_0_i_23_n_0 slvi[hmbsel][2]_INST_0_i_8/S[2]}, {slvi[hmbsel][2]_INST_0_i_24_n_0 slvi[hmbsel][2]_INST_0_i_8/S[1]}, {slvi[hmbsel][2]_INST_0_i_25_n_0 slvi[hmbsel][2]_INST_0_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][2]_INST_0_i_80 - 
nets: {slvi[hmbsel][2]_INST_0_i_80_n_0 slvi[hmbsel][2]_INST_0_i_80/O}, {slvo[6][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_80/I0}, {slvo[6][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_80/I1}, {slvi[haddr][21] slvi[hmbsel][2]_INST_0_i_80/I2}, {slvo[6][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_80/I3}, {slvo[6][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_80/I4}, {slvi[haddr][22] slvi[hmbsel][2]_INST_0_i_80/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_81 - 
nets: {slvi[hmbsel][2]_INST_0_i_81_n_0 slvi[hmbsel][2]_INST_0_i_81/O}, {slvo[4][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_81/I0}, {slvo[4][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_81/I1}, {slvi[haddr][18] slvi[hmbsel][2]_INST_0_i_81/I2}, {slvo[4][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_81/I3}, {slvo[4][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_81/I4}, {slvi[haddr][19] slvi[hmbsel][2]_INST_0_i_81/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_82 - 
nets: {slvi[hmbsel][2]_INST_0_i_82_n_0 slvi[hmbsel][2]_INST_0_i_82/O}, {slvo[4][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_82/I0}, {slvo[4][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_82/I1}, {slvi[haddr][15] slvi[hmbsel][2]_INST_0_i_82/I2}, {slvo[4][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_82/I3}, {slvo[4][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_82/I4}, {slvi[haddr][16] slvi[hmbsel][2]_INST_0_i_82/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_83 - 
nets: {slvi[hmbsel][2]_INST_0_i_83_n_0 slvi[hmbsel][2]_INST_0_i_83/O}, {slvo[4][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_83/I0}, {slvo[4][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_83/I1}, {slvi[haddr][12] slvi[hmbsel][2]_INST_0_i_83/I2}, {slvo[4][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_83/I3}, {slvo[4][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_83/I4}, {slvi[haddr][13] slvi[hmbsel][2]_INST_0_i_83/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_84 - 
nets: {slvi[hmbsel][2]_INST_0_i_84_n_0 slvi[hmbsel][2]_INST_0_i_84/O}, {slvo[4][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_84/I0}, {slvo[4][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_84/I1}, {slvi[haddr][9] slvi[hmbsel][2]_INST_0_i_84/I2}, {slvo[4][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_84/I3}, {slvo[4][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_84/I4}, {slvi[haddr][10] slvi[hmbsel][2]_INST_0_i_84/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_85 - 
nets: {slvi[hmbsel][2]_INST_0_i_85_n_0 slvi[hmbsel][2]_INST_0_i_85/O}, {slvo[4][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_85/I0}, {slvo[4][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_85/I1}, {slvi[haddr][30] slvi[hmbsel][2]_INST_0_i_85/I2}, {slvo[4][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_85/I3}, {slvo[4][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_85/I4}, {slvi[haddr][31] slvi[hmbsel][2]_INST_0_i_85/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_86 - 
nets: {slvi[hmbsel][2]_INST_0_i_86_n_0 slvi[hmbsel][2]_INST_0_i_86/O}, {slvo[4][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_86/I0}, {slvo[4][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_86/I1}, {slvi[haddr][27] slvi[hmbsel][2]_INST_0_i_86/I2}, {slvo[4][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_86/I3}, {slvo[4][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_86/I4}, {slvi[haddr][28] slvi[hmbsel][2]_INST_0_i_86/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_87 - 
nets: {slvi[hmbsel][2]_INST_0_i_87_n_0 slvi[hmbsel][2]_INST_0_i_87/O}, {slvo[4][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_87/I0}, {slvo[4][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_87/I1}, {slvi[haddr][24] slvi[hmbsel][2]_INST_0_i_87/I2}, {slvo[4][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_87/I3}, {slvo[4][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_87/I4}, {slvi[haddr][25] slvi[hmbsel][2]_INST_0_i_87/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_88 - 
nets: {slvi[hmbsel][2]_INST_0_i_88_n_0 slvi[hmbsel][2]_INST_0_i_88/O}, {slvo[4][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_88/I0}, {slvo[4][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_88/I1}, {slvi[haddr][21] slvi[hmbsel][2]_INST_0_i_88/I2}, {slvo[4][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_88/I3}, {slvo[4][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_88/I4}, {slvi[haddr][22] slvi[hmbsel][2]_INST_0_i_88/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_89 - 
nets: {slvi[hmbsel][2]_INST_0_i_89_n_0 slvi[hmbsel][2]_INST_0_i_89/O}, {slvo[5][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_89/I0}, {slvo[5][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_89/I1}, {slvi[haddr][18] slvi[hmbsel][2]_INST_0_i_89/I2}, {slvo[5][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_89/I3}, {slvo[5][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_89/I4}, {slvi[haddr][19] slvi[hmbsel][2]_INST_0_i_89/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_9 - 
nets: {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hmbsel][2]_INST_0_i_9/O}, {slvi[haddr][20] slvi[hmbsel][2]_INST_0_i_9/I0}, {slvi[haddr][21] slvi[hmbsel][2]_INST_0_i_9/I1}, {slvi[haddr][22] slvi[hmbsel][2]_INST_0_i_9/I2}, {slvi[haddr][23] slvi[hmbsel][2]_INST_0_i_9/I3}, {slvi[haddr][24] slvi[hmbsel][2]_INST_0_i_9/I4}, {slvi[haddr][25] slvi[hmbsel][2]_INST_0_i_9/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFFFFFFFFFF, 
LOC: SLICE_X71Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_90 - 
nets: {slvi[hmbsel][2]_INST_0_i_90_n_0 slvi[hmbsel][2]_INST_0_i_90/O}, {slvo[5][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_90/I0}, {slvo[5][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_90/I1}, {slvi[haddr][15] slvi[hmbsel][2]_INST_0_i_90/I2}, {slvo[5][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_90/I3}, {slvo[5][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_90/I4}, {slvi[haddr][16] slvi[hmbsel][2]_INST_0_i_90/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_91 - 
nets: {slvi[hmbsel][2]_INST_0_i_91_n_0 slvi[hmbsel][2]_INST_0_i_91/O}, {slvo[5][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_91/I0}, {slvo[5][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_91/I1}, {slvi[haddr][12] slvi[hmbsel][2]_INST_0_i_91/I2}, {slvo[5][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_91/I3}, {slvo[5][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_91/I4}, {slvi[haddr][13] slvi[hmbsel][2]_INST_0_i_91/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_92 - 
nets: {slvi[hmbsel][2]_INST_0_i_92_n_0 slvi[hmbsel][2]_INST_0_i_92/O}, {slvo[5][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_92/I0}, {slvo[5][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_92/I1}, {slvi[haddr][9] slvi[hmbsel][2]_INST_0_i_92/I2}, {slvo[5][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_92/I3}, {slvo[5][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_92/I4}, {slvi[haddr][10] slvi[hmbsel][2]_INST_0_i_92/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_93 - 
nets: {slvi[hmbsel][2]_INST_0_i_93_n_0 slvi[hmbsel][2]_INST_0_i_93/O}, {slvo[5][hconfig][6][14] slvi[hmbsel][2]_INST_0_i_93/I0}, {slvo[5][hconfig][6][30] slvi[hmbsel][2]_INST_0_i_93/I1}, {slvi[haddr][30] slvi[hmbsel][2]_INST_0_i_93/I2}, {slvo[5][hconfig][6][15] slvi[hmbsel][2]_INST_0_i_93/I3}, {slvo[5][hconfig][6][31] slvi[hmbsel][2]_INST_0_i_93/I4}, {slvi[haddr][31] slvi[hmbsel][2]_INST_0_i_93/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_94 - 
nets: {slvi[hmbsel][2]_INST_0_i_94_n_0 slvi[hmbsel][2]_INST_0_i_94/O}, {slvo[5][hconfig][6][11] slvi[hmbsel][2]_INST_0_i_94/I0}, {slvo[5][hconfig][6][27] slvi[hmbsel][2]_INST_0_i_94/I1}, {slvi[haddr][27] slvi[hmbsel][2]_INST_0_i_94/I2}, {slvo[5][hconfig][6][12] slvi[hmbsel][2]_INST_0_i_94/I3}, {slvo[5][hconfig][6][28] slvi[hmbsel][2]_INST_0_i_94/I4}, {slvi[haddr][28] slvi[hmbsel][2]_INST_0_i_94/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_95 - 
nets: {slvi[hmbsel][2]_INST_0_i_95_n_0 slvi[hmbsel][2]_INST_0_i_95/O}, {slvo[5][hconfig][6][8] slvi[hmbsel][2]_INST_0_i_95/I0}, {slvo[5][hconfig][6][24] slvi[hmbsel][2]_INST_0_i_95/I1}, {slvi[haddr][24] slvi[hmbsel][2]_INST_0_i_95/I2}, {slvo[5][hconfig][6][9] slvi[hmbsel][2]_INST_0_i_95/I3}, {slvo[5][hconfig][6][25] slvi[hmbsel][2]_INST_0_i_95/I4}, {slvi[haddr][25] slvi[hmbsel][2]_INST_0_i_95/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X67Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][2]_INST_0_i_96 - 
nets: {slvi[hmbsel][2]_INST_0_i_96_n_0 slvi[hmbsel][2]_INST_0_i_96/O}, {slvo[5][hconfig][6][5] slvi[hmbsel][2]_INST_0_i_96/I0}, {slvo[5][hconfig][6][21] slvi[hmbsel][2]_INST_0_i_96/I1}, {slvi[haddr][21] slvi[hmbsel][2]_INST_0_i_96/I2}, {slvo[5][hconfig][6][6] slvi[hmbsel][2]_INST_0_i_96/I3}, {slvo[5][hconfig][6][22] slvi[hmbsel][2]_INST_0_i_96/I4}, {slvi[haddr][22] slvi[hmbsel][2]_INST_0_i_96/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0 - 
nets: {slvi[hmbsel][3] slvi[hmbsel][3]_INST_0/O}, {slvi[hmbsel][3]_INST_0_i_1_n_0 slvi[hmbsel][3]_INST_0/I0}, {slvo[6][hconfig][7][1] slvi[hmbsel][3]_INST_0/I1}, {slvi[hmbsel][3]_INST_0_i_2_n_0 slvi[hmbsel][3]_INST_0/I2}, {slvi[hmbsel][3]_INST_0_i_3_n_0 slvi[hmbsel][3]_INST_0/I3}, {slvo[5][hconfig][7][1] slvi[hmbsel][3]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFEAEAEA, 
LOC: SLICE_X65Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hmbsel][3]_INST_0_i_1 - 
nets: {slvi[hmbsel][3]_INST_0_i_1_n_0 slvi[hmbsel][3]_INST_0_i_1/O}, {slvo[4][hconfig][7][1] slvi[hmbsel][3]_INST_0_i_1/I0}, {slvi[hmbsel][3]_INST_0_i_4_n_0 slvi[hmbsel][3]_INST_0_i_1/I1}, {slvi[hmbsel][3]_INST_0_i_5_n_0 slvi[hmbsel][3]_INST_0_i_1/I2}, {slvi[hmbsel][3]_INST_0_i_6_n_0 slvi[hmbsel][3]_INST_0_i_1/I3}, {slvo[3][hconfig][7][1] slvi[hmbsel][3]_INST_0_i_1/I4}, {slvi[hsel][7]_INST_0_i_2_n_0 slvi[hmbsel][3]_INST_0_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFF8F8F8FFFFFFFF, 
LOC: SLICE_X64Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_10 - 
nets: {hsel315_out slvi[hmbsel][3]_INST_0_i_10/CO[3]}, { slvi[hmbsel][3]_INST_0_i_10/CO[2]}, { slvi[hmbsel][3]_INST_0_i_10/CO[1]}, { slvi[hmbsel][3]_INST_0_i_10/CO[0]}, { slvi[hmbsel][3]_INST_0_i_10/O[3]}, { slvi[hmbsel][3]_INST_0_i_10/O[2]}, { slvi[hmbsel][3]_INST_0_i_10/O[1]}, { slvi[hmbsel][3]_INST_0_i_10/O[0]}, {<const0> slvi[hmbsel][3]_INST_0_i_10/CI}, {<const1> slvi[hmbsel][3]_INST_0_i_10/CYINIT}, {<const0> slvi[hmbsel][3]_INST_0_i_10/DI[3]}, {<const0> slvi[hmbsel][3]_INST_0_i_10/DI[2]}, {<const0> slvi[hmbsel][3]_INST_0_i_10/DI[1]}, {<const0> slvi[hmbsel][3]_INST_0_i_10/DI[0]}, {slvi[hmbsel][3]_INST_0_i_26_n_0 slvi[hmbsel][3]_INST_0_i_10/S[3]}, {slvi[hmbsel][3]_INST_0_i_27_n_0 slvi[hmbsel][3]_INST_0_i_10/S[2]}, {slvi[hmbsel][3]_INST_0_i_28_n_0 slvi[hmbsel][3]_INST_0_i_10/S[1]}, {slvi[hmbsel][3]_INST_0_i_29_n_0 slvi[hmbsel][3]_INST_0_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][3]_INST_0_i_11 - 
nets: {hsel259_in slvi[hmbsel][3]_INST_0_i_11/O}, {slvi[hmbsel][3]_INST_0_i_30_n_0 slvi[hmbsel][3]_INST_0_i_11/I0}, {slvi[hmbsel][3]_INST_0_i_31_n_0 slvi[hmbsel][3]_INST_0_i_11/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X59Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][3]_INST_0_i_12 - 
nets: {hsel322_out slvi[hmbsel][3]_INST_0_i_12/CO[3]}, { slvi[hmbsel][3]_INST_0_i_12/CO[2]}, { slvi[hmbsel][3]_INST_0_i_12/CO[1]}, { slvi[hmbsel][3]_INST_0_i_12/CO[0]}, { slvi[hmbsel][3]_INST_0_i_12/O[3]}, { slvi[hmbsel][3]_INST_0_i_12/O[2]}, { slvi[hmbsel][3]_INST_0_i_12/O[1]}, { slvi[hmbsel][3]_INST_0_i_12/O[0]}, {<const0> slvi[hmbsel][3]_INST_0_i_12/CI}, {<const1> slvi[hmbsel][3]_INST_0_i_12/CYINIT}, {<const0> slvi[hmbsel][3]_INST_0_i_12/DI[3]}, {<const0> slvi[hmbsel][3]_INST_0_i_12/DI[2]}, {<const0> slvi[hmbsel][3]_INST_0_i_12/DI[1]}, {<const0> slvi[hmbsel][3]_INST_0_i_12/DI[0]}, {slvi[hmbsel][3]_INST_0_i_32_n_0 slvi[hmbsel][3]_INST_0_i_12/S[3]}, {slvi[hmbsel][3]_INST_0_i_33_n_0 slvi[hmbsel][3]_INST_0_i_12/S[2]}, {slvi[hmbsel][3]_INST_0_i_34_n_0 slvi[hmbsel][3]_INST_0_i_12/S[1]}, {slvi[hmbsel][3]_INST_0_i_35_n_0 slvi[hmbsel][3]_INST_0_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X71Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][3]_INST_0_i_13 - 
nets: {slvi[hmbsel][3]_INST_0_i_13_n_0 slvi[hmbsel][3]_INST_0_i_13/O}, {hsel347_out slvi[hmbsel][3]_INST_0_i_13/I0}, {hsel219_in slvi[hmbsel][3]_INST_0_i_13/I1}, {slvo[1][hconfig][7][0] slvi[hmbsel][3]_INST_0_i_13/I2}, {hsel2139_in slvi[hmbsel][3]_INST_0_i_13/I3}, {hsel354_out slvi[hmbsel][3]_INST_0_i_13/I4}, {hsel330_in slvi[hmbsel][3]_INST_0_i_13/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X64Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_14 - 
nets: {slvi[hmbsel][3]_INST_0_i_14_n_0 slvi[hmbsel][3]_INST_0_i_14/O}, {hsel355_out slvi[hmbsel][3]_INST_0_i_14/I0}, {hsel219_in slvi[hmbsel][3]_INST_0_i_14/I1}, {slvo[0][hconfig][7][0] slvi[hmbsel][3]_INST_0_i_14/I2}, {hsel2159_in slvi[hmbsel][3]_INST_0_i_14/I3}, {hsel362_out slvi[hmbsel][3]_INST_0_i_14/I4}, {hsel330_in slvi[hmbsel][3]_INST_0_i_14/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X65Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_15 - 
nets: {slvi[hmbsel][3]_INST_0_i_15_n_0 slvi[hmbsel][3]_INST_0_i_15/O}, {hsel339_out slvi[hmbsel][3]_INST_0_i_15/I0}, {hsel219_in slvi[hmbsel][3]_INST_0_i_15/I1}, {slvo[2][hconfig][7][0] slvi[hmbsel][3]_INST_0_i_15/I2}, {hsel2119_in slvi[hmbsel][3]_INST_0_i_15/I3}, {hsel346_out slvi[hmbsel][3]_INST_0_i_15/I4}, {hsel330_in slvi[hmbsel][3]_INST_0_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X64Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_16 - 
nets: {slvi[hmbsel][3]_INST_0_i_16_n_0 slvi[hmbsel][3]_INST_0_i_16/O}, {slvo[6][hconfig][7][13] slvi[hmbsel][3]_INST_0_i_16/I0}, {slvo[6][hconfig][7][29] slvi[hmbsel][3]_INST_0_i_16/I1}, {slvi[haddr][17] slvi[hmbsel][3]_INST_0_i_16/I2}, {slvi[hmbsel][3]_INST_0_i_36_n_0 slvi[hmbsel][3]_INST_0_i_16/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_17 - 
nets: {slvi[hmbsel][3]_INST_0_i_17_n_0 slvi[hmbsel][3]_INST_0_i_17/O}, {slvo[6][hconfig][7][10] slvi[hmbsel][3]_INST_0_i_17/I0}, {slvo[6][hconfig][7][26] slvi[hmbsel][3]_INST_0_i_17/I1}, {slvi[haddr][14] slvi[hmbsel][3]_INST_0_i_17/I2}, {slvi[hmbsel][3]_INST_0_i_37_n_0 slvi[hmbsel][3]_INST_0_i_17/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_18 - 
nets: {slvi[hmbsel][3]_INST_0_i_18_n_0 slvi[hmbsel][3]_INST_0_i_18/O}, {slvo[6][hconfig][7][7] slvi[hmbsel][3]_INST_0_i_18/I0}, {slvo[6][hconfig][7][23] slvi[hmbsel][3]_INST_0_i_18/I1}, {slvi[haddr][11] slvi[hmbsel][3]_INST_0_i_18/I2}, {slvi[hmbsel][3]_INST_0_i_38_n_0 slvi[hmbsel][3]_INST_0_i_18/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_19 - 
nets: {slvi[hmbsel][3]_INST_0_i_19_n_0 slvi[hmbsel][3]_INST_0_i_19/O}, {slvo[6][hconfig][7][4] slvi[hmbsel][3]_INST_0_i_19/I0}, {slvo[6][hconfig][7][20] slvi[hmbsel][3]_INST_0_i_19/I1}, {slvi[haddr][8] slvi[hmbsel][3]_INST_0_i_19/I2}, {slvi[hmbsel][3]_INST_0_i_39_n_0 slvi[hmbsel][3]_INST_0_i_19/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_2 - 
nets: {slvi[hmbsel][3]_INST_0_i_2_n_0 slvi[hmbsel][3]_INST_0_i_2/O}, {hsel37_out slvi[hmbsel][3]_INST_0_i_2/I0}, {hsel219_in slvi[hmbsel][3]_INST_0_i_2/I1}, {slvo[6][hconfig][7][0] slvi[hmbsel][3]_INST_0_i_2/I2}, {hsel239_in slvi[hmbsel][3]_INST_0_i_2/I3}, {hsel314_out slvi[hmbsel][3]_INST_0_i_2/I4}, {hsel330_in slvi[hmbsel][3]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X65Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_20 - 
nets: {slvi[hmbsel][3]_INST_0_i_20_n_0 slvi[hmbsel][3]_INST_0_i_20/O}, {slvo[6][hconfig][7][9] slvi[hmbsel][3]_INST_0_i_20/I0}, {slvo[6][hconfig][7][7] slvi[hmbsel][3]_INST_0_i_20/I1}, {slvo[6][hconfig][7][8] slvi[hmbsel][3]_INST_0_i_20/I2}, {slvo[6][hconfig][7][4] slvi[hmbsel][3]_INST_0_i_20/I3}, {slvo[6][hconfig][7][5] slvi[hmbsel][3]_INST_0_i_20/I4}, {slvo[6][hconfig][7][6] slvi[hmbsel][3]_INST_0_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X58Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_21 - 
nets: {slvi[hmbsel][3]_INST_0_i_21_n_0 slvi[hmbsel][3]_INST_0_i_21/O}, {slvo[6][hconfig][7][14] slvi[hmbsel][3]_INST_0_i_21/I0}, {slvo[6][hconfig][7][13] slvi[hmbsel][3]_INST_0_i_21/I1}, {slvo[6][hconfig][7][15] slvi[hmbsel][3]_INST_0_i_21/I2}, {slvo[6][hconfig][7][10] slvi[hmbsel][3]_INST_0_i_21/I3}, {slvo[6][hconfig][7][11] slvi[hmbsel][3]_INST_0_i_21/I4}, {slvo[6][hconfig][7][12] slvi[hmbsel][3]_INST_0_i_21/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X58Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_22 - 
nets: {slvi[hmbsel][3]_INST_0_i_22_n_0 slvi[hmbsel][3]_INST_0_i_22/O}, {slvo[6][hconfig][7][13] slvi[hmbsel][3]_INST_0_i_22/I0}, {slvo[6][hconfig][7][29] slvi[hmbsel][3]_INST_0_i_22/I1}, {slvi[haddr][29] slvi[hmbsel][3]_INST_0_i_22/I2}, {slvi[hmbsel][3]_INST_0_i_40_n_0 slvi[hmbsel][3]_INST_0_i_22/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_23 - 
nets: {slvi[hmbsel][3]_INST_0_i_23_n_0 slvi[hmbsel][3]_INST_0_i_23/O}, {slvo[6][hconfig][7][10] slvi[hmbsel][3]_INST_0_i_23/I0}, {slvo[6][hconfig][7][26] slvi[hmbsel][3]_INST_0_i_23/I1}, {slvi[haddr][26] slvi[hmbsel][3]_INST_0_i_23/I2}, {slvi[hmbsel][3]_INST_0_i_41_n_0 slvi[hmbsel][3]_INST_0_i_23/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_24 - 
nets: {slvi[hmbsel][3]_INST_0_i_24_n_0 slvi[hmbsel][3]_INST_0_i_24/O}, {slvo[6][hconfig][7][7] slvi[hmbsel][3]_INST_0_i_24/I0}, {slvo[6][hconfig][7][23] slvi[hmbsel][3]_INST_0_i_24/I1}, {slvi[haddr][23] slvi[hmbsel][3]_INST_0_i_24/I2}, {slvi[hmbsel][3]_INST_0_i_42_n_0 slvi[hmbsel][3]_INST_0_i_24/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_25 - 
nets: {slvi[hmbsel][3]_INST_0_i_25_n_0 slvi[hmbsel][3]_INST_0_i_25/O}, {slvo[6][hconfig][7][4] slvi[hmbsel][3]_INST_0_i_25/I0}, {slvo[6][hconfig][7][20] slvi[hmbsel][3]_INST_0_i_25/I1}, {slvi[haddr][20] slvi[hmbsel][3]_INST_0_i_25/I2}, {slvi[hmbsel][3]_INST_0_i_43_n_0 slvi[hmbsel][3]_INST_0_i_25/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X66Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_26 - 
nets: {slvi[hmbsel][3]_INST_0_i_26_n_0 slvi[hmbsel][3]_INST_0_i_26/O}, {slvo[5][hconfig][7][13] slvi[hmbsel][3]_INST_0_i_26/I0}, {slvo[5][hconfig][7][29] slvi[hmbsel][3]_INST_0_i_26/I1}, {slvi[haddr][17] slvi[hmbsel][3]_INST_0_i_26/I2}, {slvi[hmbsel][3]_INST_0_i_44_n_0 slvi[hmbsel][3]_INST_0_i_26/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_27 - 
nets: {slvi[hmbsel][3]_INST_0_i_27_n_0 slvi[hmbsel][3]_INST_0_i_27/O}, {slvo[5][hconfig][7][10] slvi[hmbsel][3]_INST_0_i_27/I0}, {slvo[5][hconfig][7][26] slvi[hmbsel][3]_INST_0_i_27/I1}, {slvi[haddr][14] slvi[hmbsel][3]_INST_0_i_27/I2}, {slvi[hmbsel][3]_INST_0_i_45_n_0 slvi[hmbsel][3]_INST_0_i_27/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_28 - 
nets: {slvi[hmbsel][3]_INST_0_i_28_n_0 slvi[hmbsel][3]_INST_0_i_28/O}, {slvo[5][hconfig][7][7] slvi[hmbsel][3]_INST_0_i_28/I0}, {slvo[5][hconfig][7][23] slvi[hmbsel][3]_INST_0_i_28/I1}, {slvi[haddr][11] slvi[hmbsel][3]_INST_0_i_28/I2}, {slvi[hmbsel][3]_INST_0_i_46_n_0 slvi[hmbsel][3]_INST_0_i_28/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_29 - 
nets: {slvi[hmbsel][3]_INST_0_i_29_n_0 slvi[hmbsel][3]_INST_0_i_29/O}, {slvo[5][hconfig][7][4] slvi[hmbsel][3]_INST_0_i_29/I0}, {slvo[5][hconfig][7][20] slvi[hmbsel][3]_INST_0_i_29/I1}, {slvi[haddr][8] slvi[hmbsel][3]_INST_0_i_29/I2}, {slvi[hmbsel][3]_INST_0_i_47_n_0 slvi[hmbsel][3]_INST_0_i_29/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_3 - 
nets: {slvi[hmbsel][3]_INST_0_i_3_n_0 slvi[hmbsel][3]_INST_0_i_3/O}, {hsel315_out slvi[hmbsel][3]_INST_0_i_3/I0}, {hsel219_in slvi[hmbsel][3]_INST_0_i_3/I1}, {slvo[5][hconfig][7][0] slvi[hmbsel][3]_INST_0_i_3/I2}, {hsel259_in slvi[hmbsel][3]_INST_0_i_3/I3}, {hsel322_out slvi[hmbsel][3]_INST_0_i_3/I4}, {hsel330_in slvi[hmbsel][3]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X65Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_30 - 
nets: {slvi[hmbsel][3]_INST_0_i_30_n_0 slvi[hmbsel][3]_INST_0_i_30/O}, {slvo[5][hconfig][7][9] slvi[hmbsel][3]_INST_0_i_30/I0}, {slvo[5][hconfig][7][7] slvi[hmbsel][3]_INST_0_i_30/I1}, {slvo[5][hconfig][7][8] slvi[hmbsel][3]_INST_0_i_30/I2}, {slvo[5][hconfig][7][4] slvi[hmbsel][3]_INST_0_i_30/I3}, {slvo[5][hconfig][7][5] slvi[hmbsel][3]_INST_0_i_30/I4}, {slvo[5][hconfig][7][6] slvi[hmbsel][3]_INST_0_i_30/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X59Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_31 - 
nets: {slvi[hmbsel][3]_INST_0_i_31_n_0 slvi[hmbsel][3]_INST_0_i_31/O}, {slvo[5][hconfig][7][14] slvi[hmbsel][3]_INST_0_i_31/I0}, {slvo[5][hconfig][7][13] slvi[hmbsel][3]_INST_0_i_31/I1}, {slvo[5][hconfig][7][15] slvi[hmbsel][3]_INST_0_i_31/I2}, {slvo[5][hconfig][7][10] slvi[hmbsel][3]_INST_0_i_31/I3}, {slvo[5][hconfig][7][11] slvi[hmbsel][3]_INST_0_i_31/I4}, {slvo[5][hconfig][7][12] slvi[hmbsel][3]_INST_0_i_31/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X58Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_32 - 
nets: {slvi[hmbsel][3]_INST_0_i_32_n_0 slvi[hmbsel][3]_INST_0_i_32/O}, {slvo[5][hconfig][7][13] slvi[hmbsel][3]_INST_0_i_32/I0}, {slvo[5][hconfig][7][29] slvi[hmbsel][3]_INST_0_i_32/I1}, {slvi[haddr][29] slvi[hmbsel][3]_INST_0_i_32/I2}, {slvi[hmbsel][3]_INST_0_i_48_n_0 slvi[hmbsel][3]_INST_0_i_32/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_33 - 
nets: {slvi[hmbsel][3]_INST_0_i_33_n_0 slvi[hmbsel][3]_INST_0_i_33/O}, {slvo[5][hconfig][7][10] slvi[hmbsel][3]_INST_0_i_33/I0}, {slvo[5][hconfig][7][26] slvi[hmbsel][3]_INST_0_i_33/I1}, {slvi[haddr][26] slvi[hmbsel][3]_INST_0_i_33/I2}, {slvi[hmbsel][3]_INST_0_i_49_n_0 slvi[hmbsel][3]_INST_0_i_33/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_34 - 
nets: {slvi[hmbsel][3]_INST_0_i_34_n_0 slvi[hmbsel][3]_INST_0_i_34/O}, {slvo[5][hconfig][7][7] slvi[hmbsel][3]_INST_0_i_34/I0}, {slvo[5][hconfig][7][23] slvi[hmbsel][3]_INST_0_i_34/I1}, {slvi[haddr][23] slvi[hmbsel][3]_INST_0_i_34/I2}, {slvi[hmbsel][3]_INST_0_i_50_n_0 slvi[hmbsel][3]_INST_0_i_34/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_35 - 
nets: {slvi[hmbsel][3]_INST_0_i_35_n_0 slvi[hmbsel][3]_INST_0_i_35/O}, {slvo[5][hconfig][7][4] slvi[hmbsel][3]_INST_0_i_35/I0}, {slvo[5][hconfig][7][20] slvi[hmbsel][3]_INST_0_i_35/I1}, {slvi[haddr][20] slvi[hmbsel][3]_INST_0_i_35/I2}, {slvi[hmbsel][3]_INST_0_i_51_n_0 slvi[hmbsel][3]_INST_0_i_35/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X71Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hmbsel][3]_INST_0_i_36 - 
nets: {slvi[hmbsel][3]_INST_0_i_36_n_0 slvi[hmbsel][3]_INST_0_i_36/O}, {slvo[6][hconfig][7][14] slvi[hmbsel][3]_INST_0_i_36/I0}, {slvo[6][hconfig][7][30] slvi[hmbsel][3]_INST_0_i_36/I1}, {slvi[haddr][18] slvi[hmbsel][3]_INST_0_i_36/I2}, {slvo[6][hconfig][7][15] slvi[hmbsel][3]_INST_0_i_36/I3}, {slvo[6][hconfig][7][31] slvi[hmbsel][3]_INST_0_i_36/I4}, {slvi[haddr][19] slvi[hmbsel][3]_INST_0_i_36/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X60Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_37 - 
nets: {slvi[hmbsel][3]_INST_0_i_37_n_0 slvi[hmbsel][3]_INST_0_i_37/O}, {slvo[6][hconfig][7][11] slvi[hmbsel][3]_INST_0_i_37/I0}, {slvo[6][hconfig][7][27] slvi[hmbsel][3]_INST_0_i_37/I1}, {slvi[haddr][15] slvi[hmbsel][3]_INST_0_i_37/I2}, {slvo[6][hconfig][7][12] slvi[hmbsel][3]_INST_0_i_37/I3}, {slvo[6][hconfig][7][28] slvi[hmbsel][3]_INST_0_i_37/I4}, {slvi[haddr][16] slvi[hmbsel][3]_INST_0_i_37/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X60Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_38 - 
nets: {slvi[hmbsel][3]_INST_0_i_38_n_0 slvi[hmbsel][3]_INST_0_i_38/O}, {slvo[6][hconfig][7][8] slvi[hmbsel][3]_INST_0_i_38/I0}, {slvo[6][hconfig][7][24] slvi[hmbsel][3]_INST_0_i_38/I1}, {slvi[haddr][12] slvi[hmbsel][3]_INST_0_i_38/I2}, {slvo[6][hconfig][7][9] slvi[hmbsel][3]_INST_0_i_38/I3}, {slvo[6][hconfig][7][25] slvi[hmbsel][3]_INST_0_i_38/I4}, {slvi[haddr][13] slvi[hmbsel][3]_INST_0_i_38/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_39 - 
nets: {slvi[hmbsel][3]_INST_0_i_39_n_0 slvi[hmbsel][3]_INST_0_i_39/O}, {slvo[6][hconfig][7][5] slvi[hmbsel][3]_INST_0_i_39/I0}, {slvo[6][hconfig][7][21] slvi[hmbsel][3]_INST_0_i_39/I1}, {slvi[haddr][9] slvi[hmbsel][3]_INST_0_i_39/I2}, {slvo[6][hconfig][7][6] slvi[hmbsel][3]_INST_0_i_39/I3}, {slvo[6][hconfig][7][22] slvi[hmbsel][3]_INST_0_i_39/I4}, {slvi[haddr][10] slvi[hmbsel][3]_INST_0_i_39/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_4 - 
nets: {slvi[hmbsel][3]_INST_0_i_4_n_0 slvi[hmbsel][3]_INST_0_i_4/O}, {hsel323_out slvi[hmbsel][3]_INST_0_i_4/I0}, {hsel219_in slvi[hmbsel][3]_INST_0_i_4/I1}, {slvo[4][hconfig][7][0] slvi[hmbsel][3]_INST_0_i_4/I2}, {hsel279_in slvi[hmbsel][3]_INST_0_i_4/I3}, {hsel330_out slvi[hmbsel][3]_INST_0_i_4/I4}, {hsel330_in slvi[hmbsel][3]_INST_0_i_4/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X64Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_40 - 
nets: {slvi[hmbsel][3]_INST_0_i_40_n_0 slvi[hmbsel][3]_INST_0_i_40/O}, {slvo[6][hconfig][7][14] slvi[hmbsel][3]_INST_0_i_40/I0}, {slvo[6][hconfig][7][30] slvi[hmbsel][3]_INST_0_i_40/I1}, {slvi[haddr][30] slvi[hmbsel][3]_INST_0_i_40/I2}, {slvo[6][hconfig][7][15] slvi[hmbsel][3]_INST_0_i_40/I3}, {slvo[6][hconfig][7][31] slvi[hmbsel][3]_INST_0_i_40/I4}, {slvi[haddr][31] slvi[hmbsel][3]_INST_0_i_40/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_41 - 
nets: {slvi[hmbsel][3]_INST_0_i_41_n_0 slvi[hmbsel][3]_INST_0_i_41/O}, {slvo[6][hconfig][7][11] slvi[hmbsel][3]_INST_0_i_41/I0}, {slvo[6][hconfig][7][27] slvi[hmbsel][3]_INST_0_i_41/I1}, {slvi[haddr][27] slvi[hmbsel][3]_INST_0_i_41/I2}, {slvo[6][hconfig][7][12] slvi[hmbsel][3]_INST_0_i_41/I3}, {slvo[6][hconfig][7][28] slvi[hmbsel][3]_INST_0_i_41/I4}, {slvi[haddr][28] slvi[hmbsel][3]_INST_0_i_41/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_42 - 
nets: {slvi[hmbsel][3]_INST_0_i_42_n_0 slvi[hmbsel][3]_INST_0_i_42/O}, {slvo[6][hconfig][7][8] slvi[hmbsel][3]_INST_0_i_42/I0}, {slvo[6][hconfig][7][24] slvi[hmbsel][3]_INST_0_i_42/I1}, {slvi[haddr][24] slvi[hmbsel][3]_INST_0_i_42/I2}, {slvo[6][hconfig][7][9] slvi[hmbsel][3]_INST_0_i_42/I3}, {slvo[6][hconfig][7][25] slvi[hmbsel][3]_INST_0_i_42/I4}, {slvi[haddr][25] slvi[hmbsel][3]_INST_0_i_42/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_43 - 
nets: {slvi[hmbsel][3]_INST_0_i_43_n_0 slvi[hmbsel][3]_INST_0_i_43/O}, {slvo[6][hconfig][7][5] slvi[hmbsel][3]_INST_0_i_43/I0}, {slvo[6][hconfig][7][21] slvi[hmbsel][3]_INST_0_i_43/I1}, {slvi[haddr][21] slvi[hmbsel][3]_INST_0_i_43/I2}, {slvo[6][hconfig][7][6] slvi[hmbsel][3]_INST_0_i_43/I3}, {slvo[6][hconfig][7][22] slvi[hmbsel][3]_INST_0_i_43/I4}, {slvi[haddr][22] slvi[hmbsel][3]_INST_0_i_43/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_44 - 
nets: {slvi[hmbsel][3]_INST_0_i_44_n_0 slvi[hmbsel][3]_INST_0_i_44/O}, {slvo[5][hconfig][7][14] slvi[hmbsel][3]_INST_0_i_44/I0}, {slvo[5][hconfig][7][30] slvi[hmbsel][3]_INST_0_i_44/I1}, {slvi[haddr][18] slvi[hmbsel][3]_INST_0_i_44/I2}, {slvo[5][hconfig][7][15] slvi[hmbsel][3]_INST_0_i_44/I3}, {slvo[5][hconfig][7][31] slvi[hmbsel][3]_INST_0_i_44/I4}, {slvi[haddr][19] slvi[hmbsel][3]_INST_0_i_44/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_45 - 
nets: {slvi[hmbsel][3]_INST_0_i_45_n_0 slvi[hmbsel][3]_INST_0_i_45/O}, {slvo[5][hconfig][7][11] slvi[hmbsel][3]_INST_0_i_45/I0}, {slvo[5][hconfig][7][27] slvi[hmbsel][3]_INST_0_i_45/I1}, {slvi[haddr][15] slvi[hmbsel][3]_INST_0_i_45/I2}, {slvo[5][hconfig][7][12] slvi[hmbsel][3]_INST_0_i_45/I3}, {slvo[5][hconfig][7][28] slvi[hmbsel][3]_INST_0_i_45/I4}, {slvi[haddr][16] slvi[hmbsel][3]_INST_0_i_45/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_46 - 
nets: {slvi[hmbsel][3]_INST_0_i_46_n_0 slvi[hmbsel][3]_INST_0_i_46/O}, {slvo[5][hconfig][7][8] slvi[hmbsel][3]_INST_0_i_46/I0}, {slvo[5][hconfig][7][24] slvi[hmbsel][3]_INST_0_i_46/I1}, {slvi[haddr][12] slvi[hmbsel][3]_INST_0_i_46/I2}, {slvo[5][hconfig][7][9] slvi[hmbsel][3]_INST_0_i_46/I3}, {slvo[5][hconfig][7][25] slvi[hmbsel][3]_INST_0_i_46/I4}, {slvi[haddr][13] slvi[hmbsel][3]_INST_0_i_46/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_47 - 
nets: {slvi[hmbsel][3]_INST_0_i_47_n_0 slvi[hmbsel][3]_INST_0_i_47/O}, {slvo[5][hconfig][7][5] slvi[hmbsel][3]_INST_0_i_47/I0}, {slvo[5][hconfig][7][21] slvi[hmbsel][3]_INST_0_i_47/I1}, {slvi[haddr][9] slvi[hmbsel][3]_INST_0_i_47/I2}, {slvo[5][hconfig][7][6] slvi[hmbsel][3]_INST_0_i_47/I3}, {slvo[5][hconfig][7][22] slvi[hmbsel][3]_INST_0_i_47/I4}, {slvi[haddr][10] slvi[hmbsel][3]_INST_0_i_47/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_48 - 
nets: {slvi[hmbsel][3]_INST_0_i_48_n_0 slvi[hmbsel][3]_INST_0_i_48/O}, {slvo[5][hconfig][7][14] slvi[hmbsel][3]_INST_0_i_48/I0}, {slvo[5][hconfig][7][30] slvi[hmbsel][3]_INST_0_i_48/I1}, {slvi[haddr][30] slvi[hmbsel][3]_INST_0_i_48/I2}, {slvo[5][hconfig][7][15] slvi[hmbsel][3]_INST_0_i_48/I3}, {slvo[5][hconfig][7][31] slvi[hmbsel][3]_INST_0_i_48/I4}, {slvi[haddr][31] slvi[hmbsel][3]_INST_0_i_48/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_49 - 
nets: {slvi[hmbsel][3]_INST_0_i_49_n_0 slvi[hmbsel][3]_INST_0_i_49/O}, {slvo[5][hconfig][7][11] slvi[hmbsel][3]_INST_0_i_49/I0}, {slvo[5][hconfig][7][27] slvi[hmbsel][3]_INST_0_i_49/I1}, {slvi[haddr][27] slvi[hmbsel][3]_INST_0_i_49/I2}, {slvo[5][hconfig][7][12] slvi[hmbsel][3]_INST_0_i_49/I3}, {slvo[5][hconfig][7][28] slvi[hmbsel][3]_INST_0_i_49/I4}, {slvi[haddr][28] slvi[hmbsel][3]_INST_0_i_49/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_5 - 
nets: {slvi[hmbsel][3]_INST_0_i_5_n_0 slvi[hmbsel][3]_INST_0_i_5/O}, {slvo[1][hconfig][7][1] slvi[hmbsel][3]_INST_0_i_5/I0}, {slvi[hmbsel][3]_INST_0_i_13_n_0 slvi[hmbsel][3]_INST_0_i_5/I1}, {slvi[hmbsel][3]_INST_0_i_14_n_0 slvi[hmbsel][3]_INST_0_i_5/I2}, {slvo[0][hconfig][7][1] slvi[hmbsel][3]_INST_0_i_5/I3}, {slvi[hmbsel][3]_INST_0_i_15_n_0 slvi[hmbsel][3]_INST_0_i_5/I4}, {slvo[2][hconfig][7][1] slvi[hmbsel][3]_INST_0_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF888F888F888, 
LOC: SLICE_X64Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_50 - 
nets: {slvi[hmbsel][3]_INST_0_i_50_n_0 slvi[hmbsel][3]_INST_0_i_50/O}, {slvo[5][hconfig][7][8] slvi[hmbsel][3]_INST_0_i_50/I0}, {slvo[5][hconfig][7][24] slvi[hmbsel][3]_INST_0_i_50/I1}, {slvi[haddr][24] slvi[hmbsel][3]_INST_0_i_50/I2}, {slvo[5][hconfig][7][9] slvi[hmbsel][3]_INST_0_i_50/I3}, {slvo[5][hconfig][7][25] slvi[hmbsel][3]_INST_0_i_50/I4}, {slvi[haddr][25] slvi[hmbsel][3]_INST_0_i_50/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_51 - 
nets: {slvi[hmbsel][3]_INST_0_i_51_n_0 slvi[hmbsel][3]_INST_0_i_51/O}, {slvo[5][hconfig][7][5] slvi[hmbsel][3]_INST_0_i_51/I0}, {slvo[5][hconfig][7][21] slvi[hmbsel][3]_INST_0_i_51/I1}, {slvi[haddr][21] slvi[hmbsel][3]_INST_0_i_51/I2}, {slvo[5][hconfig][7][6] slvi[hmbsel][3]_INST_0_i_51/I3}, {slvo[5][hconfig][7][22] slvi[hmbsel][3]_INST_0_i_51/I4}, {slvi[haddr][22] slvi[hmbsel][3]_INST_0_i_51/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X71Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_6 - 
nets: {slvi[hmbsel][3]_INST_0_i_6_n_0 slvi[hmbsel][3]_INST_0_i_6/O}, {hsel331_out slvi[hmbsel][3]_INST_0_i_6/I0}, {hsel219_in slvi[hmbsel][3]_INST_0_i_6/I1}, {slvo[3][hconfig][7][0] slvi[hmbsel][3]_INST_0_i_6/I2}, {hsel299_in slvi[hmbsel][3]_INST_0_i_6/I3}, {hsel338_out slvi[hmbsel][3]_INST_0_i_6/I4}, {hsel330_in slvi[hmbsel][3]_INST_0_i_6/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8F00800080008000, 
LOC: SLICE_X64Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hmbsel][3]_INST_0_i_7 - 
nets: {hsel37_out slvi[hmbsel][3]_INST_0_i_7/CO[3]}, { slvi[hmbsel][3]_INST_0_i_7/CO[2]}, { slvi[hmbsel][3]_INST_0_i_7/CO[1]}, { slvi[hmbsel][3]_INST_0_i_7/CO[0]}, { slvi[hmbsel][3]_INST_0_i_7/O[3]}, { slvi[hmbsel][3]_INST_0_i_7/O[2]}, { slvi[hmbsel][3]_INST_0_i_7/O[1]}, { slvi[hmbsel][3]_INST_0_i_7/O[0]}, {<const0> slvi[hmbsel][3]_INST_0_i_7/CI}, {<const1> slvi[hmbsel][3]_INST_0_i_7/CYINIT}, {<const0> slvi[hmbsel][3]_INST_0_i_7/DI[3]}, {<const0> slvi[hmbsel][3]_INST_0_i_7/DI[2]}, {<const0> slvi[hmbsel][3]_INST_0_i_7/DI[1]}, {<const0> slvi[hmbsel][3]_INST_0_i_7/DI[0]}, {slvi[hmbsel][3]_INST_0_i_16_n_0 slvi[hmbsel][3]_INST_0_i_7/S[3]}, {slvi[hmbsel][3]_INST_0_i_17_n_0 slvi[hmbsel][3]_INST_0_i_7/S[2]}, {slvi[hmbsel][3]_INST_0_i_18_n_0 slvi[hmbsel][3]_INST_0_i_7/S[1]}, {slvi[hmbsel][3]_INST_0_i_19_n_0 slvi[hmbsel][3]_INST_0_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X61Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hmbsel][3]_INST_0_i_8 - 
nets: {hsel239_in slvi[hmbsel][3]_INST_0_i_8/O}, {slvi[hmbsel][3]_INST_0_i_20_n_0 slvi[hmbsel][3]_INST_0_i_8/I0}, {slvi[hmbsel][3]_INST_0_i_21_n_0 slvi[hmbsel][3]_INST_0_i_8/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X58Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hmbsel][3]_INST_0_i_9 - 
nets: {hsel314_out slvi[hmbsel][3]_INST_0_i_9/CO[3]}, { slvi[hmbsel][3]_INST_0_i_9/CO[2]}, { slvi[hmbsel][3]_INST_0_i_9/CO[1]}, { slvi[hmbsel][3]_INST_0_i_9/CO[0]}, { slvi[hmbsel][3]_INST_0_i_9/O[3]}, { slvi[hmbsel][3]_INST_0_i_9/O[2]}, { slvi[hmbsel][3]_INST_0_i_9/O[1]}, { slvi[hmbsel][3]_INST_0_i_9/O[0]}, {<const0> slvi[hmbsel][3]_INST_0_i_9/CI}, {<const1> slvi[hmbsel][3]_INST_0_i_9/CYINIT}, {<const0> slvi[hmbsel][3]_INST_0_i_9/DI[3]}, {<const0> slvi[hmbsel][3]_INST_0_i_9/DI[2]}, {<const0> slvi[hmbsel][3]_INST_0_i_9/DI[1]}, {<const0> slvi[hmbsel][3]_INST_0_i_9/DI[0]}, {slvi[hmbsel][3]_INST_0_i_22_n_0 slvi[hmbsel][3]_INST_0_i_9/S[3]}, {slvi[hmbsel][3]_INST_0_i_23_n_0 slvi[hmbsel][3]_INST_0_i_9/S[2]}, {slvi[hmbsel][3]_INST_0_i_24_n_0 slvi[hmbsel][3]_INST_0_i_9/S[1]}, {slvi[hmbsel][3]_INST_0_i_25_n_0 slvi[hmbsel][3]_INST_0_i_9/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X66Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hprot][0]_INST_0 - 
nets: {slvi[hprot][0] slvi[hprot][0]_INST_0/O}, {slvi[hprot][0]_INST_0_i_1_n_0 slvi[hprot][0]_INST_0/I0}, {slvi[hprot][0]_INST_0_i_2_n_0 slvi[hprot][0]_INST_0/I1}, {slvi[hmaster][2] slvi[hprot][0]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hprot][0]_INST_0_i_1 - 
nets: {slvi[hprot][0]_INST_0_i_1_n_0 slvi[hprot][0]_INST_0_i_1/O}, {msto[3][hprot][0] slvi[hprot][0]_INST_0_i_1/I0}, {msto[2][hprot][0] slvi[hprot][0]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hprot][0]_INST_0_i_1/I2}, {msto[1][hprot][0] slvi[hprot][0]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hprot][0]_INST_0_i_1/I4}, {msto[0][hprot][0] slvi[hprot][0]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hprot][0]_INST_0_i_2 - 
nets: {slvi[hprot][0]_INST_0_i_2_n_0 slvi[hprot][0]_INST_0_i_2/O}, {msto[7][hprot][0] slvi[hprot][0]_INST_0_i_2/I0}, {msto[6][hprot][0] slvi[hprot][0]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hprot][0]_INST_0_i_2/I2}, {msto[5][hprot][0] slvi[hprot][0]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hprot][0]_INST_0_i_2/I4}, {msto[4][hprot][0] slvi[hprot][0]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hprot][1]_INST_0 - 
nets: {slvi[hprot][1] slvi[hprot][1]_INST_0/O}, {slvi[hprot][1]_INST_0_i_1_n_0 slvi[hprot][1]_INST_0/I0}, {slvi[hprot][1]_INST_0_i_2_n_0 slvi[hprot][1]_INST_0/I1}, {slvi[hmaster][2] slvi[hprot][1]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hprot][1]_INST_0_i_1 - 
nets: {slvi[hprot][1]_INST_0_i_1_n_0 slvi[hprot][1]_INST_0_i_1/O}, {msto[3][hprot][1] slvi[hprot][1]_INST_0_i_1/I0}, {msto[2][hprot][1] slvi[hprot][1]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hprot][1]_INST_0_i_1/I2}, {msto[1][hprot][1] slvi[hprot][1]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hprot][1]_INST_0_i_1/I4}, {msto[0][hprot][1] slvi[hprot][1]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hprot][1]_INST_0_i_2 - 
nets: {slvi[hprot][1]_INST_0_i_2_n_0 slvi[hprot][1]_INST_0_i_2/O}, {msto[7][hprot][1] slvi[hprot][1]_INST_0_i_2/I0}, {msto[6][hprot][1] slvi[hprot][1]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hprot][1]_INST_0_i_2/I2}, {msto[5][hprot][1] slvi[hprot][1]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hprot][1]_INST_0_i_2/I4}, {msto[4][hprot][1] slvi[hprot][1]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hprot][2]_INST_0 - 
nets: {slvi[hprot][2] slvi[hprot][2]_INST_0/O}, {slvi[hprot][2]_INST_0_i_1_n_0 slvi[hprot][2]_INST_0/I0}, {slvi[hprot][2]_INST_0_i_2_n_0 slvi[hprot][2]_INST_0/I1}, {slvi[hmaster][2] slvi[hprot][2]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hprot][2]_INST_0_i_1 - 
nets: {slvi[hprot][2]_INST_0_i_1_n_0 slvi[hprot][2]_INST_0_i_1/O}, {msto[3][hprot][2] slvi[hprot][2]_INST_0_i_1/I0}, {msto[2][hprot][2] slvi[hprot][2]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hprot][2]_INST_0_i_1/I2}, {msto[1][hprot][2] slvi[hprot][2]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hprot][2]_INST_0_i_1/I4}, {msto[0][hprot][2] slvi[hprot][2]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hprot][2]_INST_0_i_2 - 
nets: {slvi[hprot][2]_INST_0_i_2_n_0 slvi[hprot][2]_INST_0_i_2/O}, {msto[7][hprot][2] slvi[hprot][2]_INST_0_i_2/I0}, {msto[6][hprot][2] slvi[hprot][2]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hprot][2]_INST_0_i_2/I2}, {msto[5][hprot][2] slvi[hprot][2]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hprot][2]_INST_0_i_2/I4}, {msto[4][hprot][2] slvi[hprot][2]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hprot][3]_INST_0 - 
nets: {slvi[hprot][3] slvi[hprot][3]_INST_0/O}, {slvi[hprot][3]_INST_0_i_1_n_0 slvi[hprot][3]_INST_0/I0}, {slvi[hprot][3]_INST_0_i_2_n_0 slvi[hprot][3]_INST_0/I1}, {slvi[hmaster][2] slvi[hprot][3]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hprot][3]_INST_0_i_1 - 
nets: {slvi[hprot][3]_INST_0_i_1_n_0 slvi[hprot][3]_INST_0_i_1/O}, {msto[3][hprot][3] slvi[hprot][3]_INST_0_i_1/I0}, {msto[2][hprot][3] slvi[hprot][3]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hprot][3]_INST_0_i_1/I2}, {msto[1][hprot][3] slvi[hprot][3]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hprot][3]_INST_0_i_1/I4}, {msto[0][hprot][3] slvi[hprot][3]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hprot][3]_INST_0_i_2 - 
nets: {slvi[hprot][3]_INST_0_i_2_n_0 slvi[hprot][3]_INST_0_i_2/O}, {msto[7][hprot][3] slvi[hprot][3]_INST_0_i_2/I0}, {msto[6][hprot][3] slvi[hprot][3]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hprot][3]_INST_0_i_2/I2}, {msto[5][hprot][3] slvi[hprot][3]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hprot][3]_INST_0_i_2/I4}, {msto[4][hprot][3] slvi[hprot][3]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hready]_INST_0 - 
nets: {msti[hready] slvi[hready]_INST_0/O}, {syncrregs.r_reg[hready_n_0_] slvi[hready]_INST_0/I0}, {syncrregs.r_reg[htrans_n_0_][1] slvi[hready]_INST_0/I1}, {syncrregs.r_reg[defslv]__0 slvi[hready]_INST_0/I2}, {syncrregs.r_reg[cfgsel_n_0_] slvi[hready]_INST_0/I3}, {slvi[hready]_INST_0_i_1_n_0 slvi[hready]_INST_0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hBBBFBBB0, 
LOC: SLICE_X64Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hready]_INST_0_i_1 - 
nets: {slvi[hready]_INST_0_i_1_n_0 slvi[hready]_INST_0_i_1/O}, {slvi[hready]_INST_0_i_2_n_0 slvi[hready]_INST_0_i_1/I0}, {slvi[hready]_INST_0_i_3_n_0 slvi[hready]_INST_0_i_1/I1}, {syncrregs.r_reg[hslave]__0[2] slvi[hready]_INST_0_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hready]_INST_0_i_2 - 
nets: {slvi[hready]_INST_0_i_2_n_0 slvi[hready]_INST_0_i_2/O}, {slvo[3][hready] slvi[hready]_INST_0_i_2/I0}, {slvo[2][hready] slvi[hready]_INST_0_i_2/I1}, {syncrregs.r_reg[hslave]__0[1] slvi[hready]_INST_0_i_2/I2}, {slvo[1][hready] slvi[hready]_INST_0_i_2/I3}, {syncrregs.r_reg[hslave]__0[0] slvi[hready]_INST_0_i_2/I4}, {slvo[0][hready] slvi[hready]_INST_0_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hready]_INST_0_i_3 - 
nets: {slvi[hready]_INST_0_i_3_n_0 slvi[hready]_INST_0_i_3/O}, {slvo[7][hready] slvi[hready]_INST_0_i_3/I0}, {slvo[6][hready] slvi[hready]_INST_0_i_3/I1}, {syncrregs.r_reg[hslave]__0[1] slvi[hready]_INST_0_i_3/I2}, {slvo[5][hready] slvi[hready]_INST_0_i_3/I3}, {syncrregs.r_reg[hslave]__0[0] slvi[hready]_INST_0_i_3/I4}, {slvo[4][hready] slvi[hready]_INST_0_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0 - 
nets: {slvi[hsel][0] slvi[hsel][0]_INST_0/O}, {slvi[hsel][0]_INST_0_i_1_n_0 slvi[hsel][0]_INST_0/I0}, {slvi[hsel][0]_INST_0_i_2_n_0 slvi[hsel][0]_INST_0/I1}, {slvo[0][hconfig][7][1] slvi[hsel][0]_INST_0/I2}, {slvi[hsel][0]_INST_0_i_3_n_0 slvi[hsel][0]_INST_0/I3}, {slvo[0][hconfig][4][1] slvi[hsel][0]_INST_0/I4}, {hsel1192_out slvi[hsel][0]_INST_0/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000D5FFD5D5, 
LOC: SLICE_X66Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_1 - 
nets: {slvi[hsel][0]_INST_0_i_1_n_0 slvi[hsel][0]_INST_0_i_1/O}, {hsel1166_out slvi[hsel][0]_INST_0_i_1/I0}, {hsel1173_out slvi[hsel][0]_INST_0_i_1/I1}, {slvo[0][hconfig][5][0] slvi[hsel][0]_INST_0_i_1/I2}, {slvo[0][hconfig][5][1] slvi[hsel][0]_INST_0_i_1/I3}, {slvo[0][hconfig][6][1] slvi[hsel][0]_INST_0_i_1/I4}, {slvi[hsel][0]_INST_0_i_7_n_0 slvi[hsel][0]_INST_0_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h000053FF53FF53FF, 
LOC: SLICE_X66Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_10 - 
nets: {hsel2159_in slvi[hsel][0]_INST_0_i_10/O}, {slvi[hsel][0]_INST_0_i_28_n_0 slvi[hsel][0]_INST_0_i_10/I0}, {slvi[hsel][0]_INST_0_i_29_n_0 slvi[hsel][0]_INST_0_i_10/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X64Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][0]_INST_0_i_11 - 
nets: {hsel362_out slvi[hsel][0]_INST_0_i_11/CO[3]}, { slvi[hsel][0]_INST_0_i_11/CO[2]}, { slvi[hsel][0]_INST_0_i_11/CO[1]}, { slvi[hsel][0]_INST_0_i_11/CO[0]}, { slvi[hsel][0]_INST_0_i_11/O[3]}, { slvi[hsel][0]_INST_0_i_11/O[2]}, { slvi[hsel][0]_INST_0_i_11/O[1]}, { slvi[hsel][0]_INST_0_i_11/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_11/CI}, {<const1> slvi[hsel][0]_INST_0_i_11/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_11/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_11/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_11/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_11/DI[0]}, {slvi[hsel][0]_INST_0_i_30_n_0 slvi[hsel][0]_INST_0_i_11/S[3]}, {slvi[hsel][0]_INST_0_i_31_n_0 slvi[hsel][0]_INST_0_i_11/S[2]}, {slvi[hsel][0]_INST_0_i_32_n_0 slvi[hsel][0]_INST_0_i_11/S[1]}, {slvi[hsel][0]_INST_0_i_33_n_0 slvi[hsel][0]_INST_0_i_11/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X68Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_12 - 
nets: {hsel330_in slvi[hsel][0]_INST_0_i_12/O}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][0]_INST_0_i_12/I0}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][0]_INST_0_i_12/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X65Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][0]_INST_0_i_13 - 
nets: {hsel358_out slvi[hsel][0]_INST_0_i_13/CO[3]}, { slvi[hsel][0]_INST_0_i_13/CO[2]}, { slvi[hsel][0]_INST_0_i_13/CO[1]}, { slvi[hsel][0]_INST_0_i_13/CO[0]}, { slvi[hsel][0]_INST_0_i_13/O[3]}, { slvi[hsel][0]_INST_0_i_13/O[2]}, { slvi[hsel][0]_INST_0_i_13/O[1]}, { slvi[hsel][0]_INST_0_i_13/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_13/CI}, {<const1> slvi[hsel][0]_INST_0_i_13/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_13/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_13/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_13/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_13/DI[0]}, {slvi[hsel][0]_INST_0_i_34_n_0 slvi[hsel][0]_INST_0_i_13/S[3]}, {slvi[hsel][0]_INST_0_i_35_n_0 slvi[hsel][0]_INST_0_i_13/S[2]}, {slvi[hsel][0]_INST_0_i_36_n_0 slvi[hsel][0]_INST_0_i_13/S[1]}, {slvi[hsel][0]_INST_0_i_37_n_0 slvi[hsel][0]_INST_0_i_13/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X60Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_14 - 
nets: {hsel2168_in slvi[hsel][0]_INST_0_i_14/O}, {slvi[hsel][0]_INST_0_i_38_n_0 slvi[hsel][0]_INST_0_i_14/I0}, {slvi[hsel][0]_INST_0_i_39_n_0 slvi[hsel][0]_INST_0_i_14/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X64Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][0]_INST_0_i_15 - 
nets: {hsel359_out slvi[hsel][0]_INST_0_i_15/CO[3]}, { slvi[hsel][0]_INST_0_i_15/CO[2]}, { slvi[hsel][0]_INST_0_i_15/CO[1]}, { slvi[hsel][0]_INST_0_i_15/CO[0]}, { slvi[hsel][0]_INST_0_i_15/O[3]}, { slvi[hsel][0]_INST_0_i_15/O[2]}, { slvi[hsel][0]_INST_0_i_15/O[1]}, { slvi[hsel][0]_INST_0_i_15/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_15/CI}, {<const1> slvi[hsel][0]_INST_0_i_15/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_15/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_15/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_15/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_15/DI[0]}, {slvi[hsel][0]_INST_0_i_40_n_0 slvi[hsel][0]_INST_0_i_15/S[3]}, {slvi[hsel][0]_INST_0_i_41_n_0 slvi[hsel][0]_INST_0_i_15/S[2]}, {slvi[hsel][0]_INST_0_i_42_n_0 slvi[hsel][0]_INST_0_i_15/S[1]}, {slvi[hsel][0]_INST_0_i_43_n_0 slvi[hsel][0]_INST_0_i_15/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X68Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_16 - 
nets: {slvi[hsel][0]_INST_0_i_16_n_0 slvi[hsel][0]_INST_0_i_16/O}, {hsel219_in slvi[hsel][0]_INST_0_i_16/I0}, {slvi[haddr][12] slvi[hsel][0]_INST_0_i_16/I1}, {slvi[haddr][13] slvi[hsel][0]_INST_0_i_16/I2}, {slvi[haddr][14] slvi[hsel][0]_INST_0_i_16/I3}, {slvi[haddr][15] slvi[hsel][0]_INST_0_i_16/I4}, {slvi[haddr][16] slvi[hsel][0]_INST_0_i_16/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h7FFFFFFFFFFFFFFF, 
LOC: SLICE_X62Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_17 - 
nets: {slvi[hsel][0]_INST_0_i_17_n_0 slvi[hsel][0]_INST_0_i_17/O}, {slvo[0][hconfig][5][9] slvi[hsel][0]_INST_0_i_17/I0}, {slvo[0][hconfig][5][7] slvi[hsel][0]_INST_0_i_17/I1}, {slvo[0][hconfig][5][8] slvi[hsel][0]_INST_0_i_17/I2}, {slvo[0][hconfig][5][4] slvi[hsel][0]_INST_0_i_17/I3}, {slvo[0][hconfig][5][5] slvi[hsel][0]_INST_0_i_17/I4}, {slvo[0][hconfig][5][6] slvi[hsel][0]_INST_0_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X65Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_18 - 
nets: {slvi[hsel][0]_INST_0_i_18_n_0 slvi[hsel][0]_INST_0_i_18/O}, {slvo[0][hconfig][5][14] slvi[hsel][0]_INST_0_i_18/I0}, {slvo[0][hconfig][5][13] slvi[hsel][0]_INST_0_i_18/I1}, {slvo[0][hconfig][5][15] slvi[hsel][0]_INST_0_i_18/I2}, {slvo[0][hconfig][5][10] slvi[hsel][0]_INST_0_i_18/I3}, {slvo[0][hconfig][5][11] slvi[hsel][0]_INST_0_i_18/I4}, {slvo[0][hconfig][5][12] slvi[hsel][0]_INST_0_i_18/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X65Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_19 - 
nets: {hsel357_out slvi[hsel][0]_INST_0_i_19/CO[3]}, { slvi[hsel][0]_INST_0_i_19/CO[2]}, { slvi[hsel][0]_INST_0_i_19/CO[1]}, { slvi[hsel][0]_INST_0_i_19/CO[0]}, { slvi[hsel][0]_INST_0_i_19/O[3]}, { slvi[hsel][0]_INST_0_i_19/O[2]}, { slvi[hsel][0]_INST_0_i_19/O[1]}, { slvi[hsel][0]_INST_0_i_19/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_19/CI}, {<const1> slvi[hsel][0]_INST_0_i_19/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_19/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_19/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_19/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_19/DI[0]}, {slvi[hsel][0]_INST_0_i_44_n_0 slvi[hsel][0]_INST_0_i_19/S[3]}, {slvi[hsel][0]_INST_0_i_45_n_0 slvi[hsel][0]_INST_0_i_19/S[2]}, {slvi[hsel][0]_INST_0_i_46_n_0 slvi[hsel][0]_INST_0_i_19/S[1]}, {slvi[hsel][0]_INST_0_i_47_n_0 slvi[hsel][0]_INST_0_i_19/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X61Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_2 - 
nets: {slvi[hsel][0]_INST_0_i_2_n_0 slvi[hsel][0]_INST_0_i_2/O}, {hsel355_out slvi[hsel][0]_INST_0_i_2/I0}, {hsel219_in slvi[hsel][0]_INST_0_i_2/I1}, {hsel2159_in slvi[hsel][0]_INST_0_i_2/I2}, {hsel362_out slvi[hsel][0]_INST_0_i_2/I3}, {hsel330_in slvi[hsel][0]_INST_0_i_2/I4}, {slvo[0][hconfig][7][0] slvi[hsel][0]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X66Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_20 - 
nets: {hsel360_out slvi[hsel][0]_INST_0_i_20/CO[3]}, { slvi[hsel][0]_INST_0_i_20/CO[2]}, { slvi[hsel][0]_INST_0_i_20/CO[1]}, { slvi[hsel][0]_INST_0_i_20/CO[0]}, { slvi[hsel][0]_INST_0_i_20/O[3]}, { slvi[hsel][0]_INST_0_i_20/O[2]}, { slvi[hsel][0]_INST_0_i_20/O[1]}, { slvi[hsel][0]_INST_0_i_20/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_20/CI}, {<const1> slvi[hsel][0]_INST_0_i_20/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_20/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_20/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_20/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_20/DI[0]}, {slvi[hsel][0]_INST_0_i_48_n_0 slvi[hsel][0]_INST_0_i_20/S[3]}, {slvi[hsel][0]_INST_0_i_49_n_0 slvi[hsel][0]_INST_0_i_20/S[2]}, {slvi[hsel][0]_INST_0_i_50_n_0 slvi[hsel][0]_INST_0_i_20/S[1]}, {slvi[hsel][0]_INST_0_i_51_n_0 slvi[hsel][0]_INST_0_i_20/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X67Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_21 - 
nets: {hsel356_out slvi[hsel][0]_INST_0_i_21/CO[3]}, { slvi[hsel][0]_INST_0_i_21/CO[2]}, { slvi[hsel][0]_INST_0_i_21/CO[1]}, { slvi[hsel][0]_INST_0_i_21/CO[0]}, { slvi[hsel][0]_INST_0_i_21/O[3]}, { slvi[hsel][0]_INST_0_i_21/O[2]}, { slvi[hsel][0]_INST_0_i_21/O[1]}, { slvi[hsel][0]_INST_0_i_21/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_21/CI}, {<const1> slvi[hsel][0]_INST_0_i_21/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_21/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_21/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_21/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_21/DI[0]}, {slvi[hsel][0]_INST_0_i_52_n_0 slvi[hsel][0]_INST_0_i_21/S[3]}, {slvi[hsel][0]_INST_0_i_53_n_0 slvi[hsel][0]_INST_0_i_21/S[2]}, {slvi[hsel][0]_INST_0_i_54_n_0 slvi[hsel][0]_INST_0_i_21/S[1]}, {slvi[hsel][0]_INST_0_i_55_n_0 slvi[hsel][0]_INST_0_i_21/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_22 - 
nets: {hsel2162_in slvi[hsel][0]_INST_0_i_22/O}, {slvi[hsel][0]_INST_0_i_56_n_0 slvi[hsel][0]_INST_0_i_22/I0}, {slvi[hsel][0]_INST_0_i_57_n_0 slvi[hsel][0]_INST_0_i_22/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X59Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][0]_INST_0_i_23 - 
nets: {hsel361_out slvi[hsel][0]_INST_0_i_23/CO[3]}, { slvi[hsel][0]_INST_0_i_23/CO[2]}, { slvi[hsel][0]_INST_0_i_23/CO[1]}, { slvi[hsel][0]_INST_0_i_23/CO[0]}, { slvi[hsel][0]_INST_0_i_23/O[3]}, { slvi[hsel][0]_INST_0_i_23/O[2]}, { slvi[hsel][0]_INST_0_i_23/O[1]}, { slvi[hsel][0]_INST_0_i_23/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_23/CI}, {<const1> slvi[hsel][0]_INST_0_i_23/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_23/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_23/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_23/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_23/DI[0]}, {slvi[hsel][0]_INST_0_i_58_n_0 slvi[hsel][0]_INST_0_i_23/S[3]}, {slvi[hsel][0]_INST_0_i_59_n_0 slvi[hsel][0]_INST_0_i_23/S[2]}, {slvi[hsel][0]_INST_0_i_60_n_0 slvi[hsel][0]_INST_0_i_23/S[1]}, {slvi[hsel][0]_INST_0_i_61_n_0 slvi[hsel][0]_INST_0_i_23/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X64Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_24 - 
nets: {slvi[hsel][0]_INST_0_i_24_n_0 slvi[hsel][0]_INST_0_i_24/O}, {slvo[0][hconfig][7][13] slvi[hsel][0]_INST_0_i_24/I0}, {slvo[0][hconfig][7][29] slvi[hsel][0]_INST_0_i_24/I1}, {slvi[haddr][17] slvi[hsel][0]_INST_0_i_24/I2}, {slvi[hsel][0]_INST_0_i_62_n_0 slvi[hsel][0]_INST_0_i_24/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_25 - 
nets: {slvi[hsel][0]_INST_0_i_25_n_0 slvi[hsel][0]_INST_0_i_25/O}, {slvo[0][hconfig][7][10] slvi[hsel][0]_INST_0_i_25/I0}, {slvo[0][hconfig][7][26] slvi[hsel][0]_INST_0_i_25/I1}, {slvi[haddr][14] slvi[hsel][0]_INST_0_i_25/I2}, {slvi[hsel][0]_INST_0_i_63_n_0 slvi[hsel][0]_INST_0_i_25/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_26 - 
nets: {slvi[hsel][0]_INST_0_i_26_n_0 slvi[hsel][0]_INST_0_i_26/O}, {slvo[0][hconfig][7][7] slvi[hsel][0]_INST_0_i_26/I0}, {slvo[0][hconfig][7][23] slvi[hsel][0]_INST_0_i_26/I1}, {slvi[haddr][11] slvi[hsel][0]_INST_0_i_26/I2}, {slvi[hsel][0]_INST_0_i_64_n_0 slvi[hsel][0]_INST_0_i_26/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_27 - 
nets: {slvi[hsel][0]_INST_0_i_27_n_0 slvi[hsel][0]_INST_0_i_27/O}, {slvo[0][hconfig][7][4] slvi[hsel][0]_INST_0_i_27/I0}, {slvo[0][hconfig][7][20] slvi[hsel][0]_INST_0_i_27/I1}, {slvi[haddr][8] slvi[hsel][0]_INST_0_i_27/I2}, {slvi[hsel][0]_INST_0_i_65_n_0 slvi[hsel][0]_INST_0_i_27/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_28 - 
nets: {slvi[hsel][0]_INST_0_i_28_n_0 slvi[hsel][0]_INST_0_i_28/O}, {slvo[0][hconfig][7][9] slvi[hsel][0]_INST_0_i_28/I0}, {slvo[0][hconfig][7][7] slvi[hsel][0]_INST_0_i_28/I1}, {slvo[0][hconfig][7][8] slvi[hsel][0]_INST_0_i_28/I2}, {slvo[0][hconfig][7][4] slvi[hsel][0]_INST_0_i_28/I3}, {slvo[0][hconfig][7][5] slvi[hsel][0]_INST_0_i_28/I4}, {slvo[0][hconfig][7][6] slvi[hsel][0]_INST_0_i_28/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X64Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_29 - 
nets: {slvi[hsel][0]_INST_0_i_29_n_0 slvi[hsel][0]_INST_0_i_29/O}, {slvo[0][hconfig][7][14] slvi[hsel][0]_INST_0_i_29/I0}, {slvo[0][hconfig][7][13] slvi[hsel][0]_INST_0_i_29/I1}, {slvo[0][hconfig][7][15] slvi[hsel][0]_INST_0_i_29/I2}, {slvo[0][hconfig][7][10] slvi[hsel][0]_INST_0_i_29/I3}, {slvo[0][hconfig][7][11] slvi[hsel][0]_INST_0_i_29/I4}, {slvo[0][hconfig][7][12] slvi[hsel][0]_INST_0_i_29/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X64Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_3 - 
nets: {slvi[hsel][0]_INST_0_i_3_n_0 slvi[hsel][0]_INST_0_i_3/O}, {hsel358_out slvi[hsel][0]_INST_0_i_3/I0}, {hsel219_in slvi[hsel][0]_INST_0_i_3/I1}, {slvo[0][hconfig][4][0] slvi[hsel][0]_INST_0_i_3/I2}, {hsel2168_in slvi[hsel][0]_INST_0_i_3/I3}, {hsel359_out slvi[hsel][0]_INST_0_i_3/I4}, {hsel330_in slvi[hsel][0]_INST_0_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h70FF7FFF7FFF7FFF, 
LOC: SLICE_X66Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_30 - 
nets: {slvi[hsel][0]_INST_0_i_30_n_0 slvi[hsel][0]_INST_0_i_30/O}, {slvo[0][hconfig][7][13] slvi[hsel][0]_INST_0_i_30/I0}, {slvo[0][hconfig][7][29] slvi[hsel][0]_INST_0_i_30/I1}, {slvi[haddr][29] slvi[hsel][0]_INST_0_i_30/I2}, {slvi[hsel][0]_INST_0_i_66_n_0 slvi[hsel][0]_INST_0_i_30/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_31 - 
nets: {slvi[hsel][0]_INST_0_i_31_n_0 slvi[hsel][0]_INST_0_i_31/O}, {slvo[0][hconfig][7][10] slvi[hsel][0]_INST_0_i_31/I0}, {slvo[0][hconfig][7][26] slvi[hsel][0]_INST_0_i_31/I1}, {slvi[haddr][26] slvi[hsel][0]_INST_0_i_31/I2}, {slvi[hsel][0]_INST_0_i_67_n_0 slvi[hsel][0]_INST_0_i_31/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_32 - 
nets: {slvi[hsel][0]_INST_0_i_32_n_0 slvi[hsel][0]_INST_0_i_32/O}, {slvo[0][hconfig][7][7] slvi[hsel][0]_INST_0_i_32/I0}, {slvo[0][hconfig][7][23] slvi[hsel][0]_INST_0_i_32/I1}, {slvi[haddr][23] slvi[hsel][0]_INST_0_i_32/I2}, {slvi[hsel][0]_INST_0_i_68_n_0 slvi[hsel][0]_INST_0_i_32/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_33 - 
nets: {slvi[hsel][0]_INST_0_i_33_n_0 slvi[hsel][0]_INST_0_i_33/O}, {slvo[0][hconfig][7][4] slvi[hsel][0]_INST_0_i_33/I0}, {slvo[0][hconfig][7][20] slvi[hsel][0]_INST_0_i_33/I1}, {slvi[haddr][20] slvi[hsel][0]_INST_0_i_33/I2}, {slvi[hsel][0]_INST_0_i_69_n_0 slvi[hsel][0]_INST_0_i_33/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_34 - 
nets: {slvi[hsel][0]_INST_0_i_34_n_0 slvi[hsel][0]_INST_0_i_34/O}, {slvo[0][hconfig][4][13] slvi[hsel][0]_INST_0_i_34/I0}, {slvo[0][hconfig][4][29] slvi[hsel][0]_INST_0_i_34/I1}, {slvi[haddr][17] slvi[hsel][0]_INST_0_i_34/I2}, {slvi[hsel][0]_INST_0_i_70_n_0 slvi[hsel][0]_INST_0_i_34/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_35 - 
nets: {slvi[hsel][0]_INST_0_i_35_n_0 slvi[hsel][0]_INST_0_i_35/O}, {slvo[0][hconfig][4][10] slvi[hsel][0]_INST_0_i_35/I0}, {slvo[0][hconfig][4][26] slvi[hsel][0]_INST_0_i_35/I1}, {slvi[haddr][14] slvi[hsel][0]_INST_0_i_35/I2}, {slvi[hsel][0]_INST_0_i_71_n_0 slvi[hsel][0]_INST_0_i_35/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_36 - 
nets: {slvi[hsel][0]_INST_0_i_36_n_0 slvi[hsel][0]_INST_0_i_36/O}, {slvo[0][hconfig][4][7] slvi[hsel][0]_INST_0_i_36/I0}, {slvo[0][hconfig][4][23] slvi[hsel][0]_INST_0_i_36/I1}, {slvi[haddr][11] slvi[hsel][0]_INST_0_i_36/I2}, {slvi[hsel][0]_INST_0_i_72_n_0 slvi[hsel][0]_INST_0_i_36/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_37 - 
nets: {slvi[hsel][0]_INST_0_i_37_n_0 slvi[hsel][0]_INST_0_i_37/O}, {slvo[0][hconfig][4][4] slvi[hsel][0]_INST_0_i_37/I0}, {slvo[0][hconfig][4][20] slvi[hsel][0]_INST_0_i_37/I1}, {slvi[haddr][8] slvi[hsel][0]_INST_0_i_37/I2}, {slvi[hsel][0]_INST_0_i_73_n_0 slvi[hsel][0]_INST_0_i_37/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_38 - 
nets: {slvi[hsel][0]_INST_0_i_38_n_0 slvi[hsel][0]_INST_0_i_38/O}, {slvo[0][hconfig][4][9] slvi[hsel][0]_INST_0_i_38/I0}, {slvo[0][hconfig][4][7] slvi[hsel][0]_INST_0_i_38/I1}, {slvo[0][hconfig][4][8] slvi[hsel][0]_INST_0_i_38/I2}, {slvo[0][hconfig][4][4] slvi[hsel][0]_INST_0_i_38/I3}, {slvo[0][hconfig][4][5] slvi[hsel][0]_INST_0_i_38/I4}, {slvo[0][hconfig][4][6] slvi[hsel][0]_INST_0_i_38/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X64Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_39 - 
nets: {slvi[hsel][0]_INST_0_i_39_n_0 slvi[hsel][0]_INST_0_i_39/O}, {slvo[0][hconfig][4][14] slvi[hsel][0]_INST_0_i_39/I0}, {slvo[0][hconfig][4][13] slvi[hsel][0]_INST_0_i_39/I1}, {slvo[0][hconfig][4][15] slvi[hsel][0]_INST_0_i_39/I2}, {slvo[0][hconfig][4][10] slvi[hsel][0]_INST_0_i_39/I3}, {slvo[0][hconfig][4][11] slvi[hsel][0]_INST_0_i_39/I4}, {slvo[0][hconfig][4][12] slvi[hsel][0]_INST_0_i_39/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X64Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_4 - 
nets: {hsel1192_out slvi[hsel][0]_INST_0_i_4/O}, {slvi[haddr][18] slvi[hsel][0]_INST_0_i_4/I0}, {slvi[haddr][19] slvi[hsel][0]_INST_0_i_4/I1}, {slvi[haddr][17] slvi[hsel][0]_INST_0_i_4/I2}, {slvi[hsel][0]_INST_0_i_16_n_0 slvi[hsel][0]_INST_0_i_4/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0080, 
LOC: SLICE_X64Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_40 - 
nets: {slvi[hsel][0]_INST_0_i_40_n_0 slvi[hsel][0]_INST_0_i_40/O}, {slvo[0][hconfig][4][13] slvi[hsel][0]_INST_0_i_40/I0}, {slvo[0][hconfig][4][29] slvi[hsel][0]_INST_0_i_40/I1}, {slvi[haddr][29] slvi[hsel][0]_INST_0_i_40/I2}, {slvi[hsel][0]_INST_0_i_74_n_0 slvi[hsel][0]_INST_0_i_40/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_41 - 
nets: {slvi[hsel][0]_INST_0_i_41_n_0 slvi[hsel][0]_INST_0_i_41/O}, {slvo[0][hconfig][4][10] slvi[hsel][0]_INST_0_i_41/I0}, {slvo[0][hconfig][4][26] slvi[hsel][0]_INST_0_i_41/I1}, {slvi[haddr][26] slvi[hsel][0]_INST_0_i_41/I2}, {slvi[hsel][0]_INST_0_i_75_n_0 slvi[hsel][0]_INST_0_i_41/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_42 - 
nets: {slvi[hsel][0]_INST_0_i_42_n_0 slvi[hsel][0]_INST_0_i_42/O}, {slvo[0][hconfig][4][7] slvi[hsel][0]_INST_0_i_42/I0}, {slvo[0][hconfig][4][23] slvi[hsel][0]_INST_0_i_42/I1}, {slvi[haddr][23] slvi[hsel][0]_INST_0_i_42/I2}, {slvi[hsel][0]_INST_0_i_76_n_0 slvi[hsel][0]_INST_0_i_42/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_43 - 
nets: {slvi[hsel][0]_INST_0_i_43_n_0 slvi[hsel][0]_INST_0_i_43/O}, {slvo[0][hconfig][4][4] slvi[hsel][0]_INST_0_i_43/I0}, {slvo[0][hconfig][4][20] slvi[hsel][0]_INST_0_i_43/I1}, {slvi[haddr][20] slvi[hsel][0]_INST_0_i_43/I2}, {slvi[hsel][0]_INST_0_i_77_n_0 slvi[hsel][0]_INST_0_i_43/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_44 - 
nets: {slvi[hsel][0]_INST_0_i_44_n_0 slvi[hsel][0]_INST_0_i_44/O}, {slvo[0][hconfig][5][13] slvi[hsel][0]_INST_0_i_44/I0}, {slvo[0][hconfig][5][29] slvi[hsel][0]_INST_0_i_44/I1}, {slvi[haddr][17] slvi[hsel][0]_INST_0_i_44/I2}, {slvi[hsel][0]_INST_0_i_78_n_0 slvi[hsel][0]_INST_0_i_44/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_45 - 
nets: {slvi[hsel][0]_INST_0_i_45_n_0 slvi[hsel][0]_INST_0_i_45/O}, {slvo[0][hconfig][5][10] slvi[hsel][0]_INST_0_i_45/I0}, {slvo[0][hconfig][5][26] slvi[hsel][0]_INST_0_i_45/I1}, {slvi[haddr][14] slvi[hsel][0]_INST_0_i_45/I2}, {slvi[hsel][0]_INST_0_i_79_n_0 slvi[hsel][0]_INST_0_i_45/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_46 - 
nets: {slvi[hsel][0]_INST_0_i_46_n_0 slvi[hsel][0]_INST_0_i_46/O}, {slvo[0][hconfig][5][7] slvi[hsel][0]_INST_0_i_46/I0}, {slvo[0][hconfig][5][23] slvi[hsel][0]_INST_0_i_46/I1}, {slvi[haddr][11] slvi[hsel][0]_INST_0_i_46/I2}, {slvi[hsel][0]_INST_0_i_80_n_0 slvi[hsel][0]_INST_0_i_46/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_47 - 
nets: {slvi[hsel][0]_INST_0_i_47_n_0 slvi[hsel][0]_INST_0_i_47/O}, {slvo[0][hconfig][5][4] slvi[hsel][0]_INST_0_i_47/I0}, {slvo[0][hconfig][5][20] slvi[hsel][0]_INST_0_i_47/I1}, {slvi[haddr][8] slvi[hsel][0]_INST_0_i_47/I2}, {slvi[hsel][0]_INST_0_i_81_n_0 slvi[hsel][0]_INST_0_i_47/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X61Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_48 - 
nets: {slvi[hsel][0]_INST_0_i_48_n_0 slvi[hsel][0]_INST_0_i_48/O}, {slvo[0][hconfig][5][13] slvi[hsel][0]_INST_0_i_48/I0}, {slvo[0][hconfig][5][29] slvi[hsel][0]_INST_0_i_48/I1}, {slvi[haddr][29] slvi[hsel][0]_INST_0_i_48/I2}, {slvi[hsel][0]_INST_0_i_82_n_0 slvi[hsel][0]_INST_0_i_48/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_49 - 
nets: {slvi[hsel][0]_INST_0_i_49_n_0 slvi[hsel][0]_INST_0_i_49/O}, {slvo[0][hconfig][5][10] slvi[hsel][0]_INST_0_i_49/I0}, {slvo[0][hconfig][5][26] slvi[hsel][0]_INST_0_i_49/I1}, {slvi[haddr][26] slvi[hsel][0]_INST_0_i_49/I2}, {slvi[hsel][0]_INST_0_i_83_n_0 slvi[hsel][0]_INST_0_i_49/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_5 - 
nets: {hsel1166_out slvi[hsel][0]_INST_0_i_5/O}, {slvi[hsel][0]_INST_0_i_17_n_0 slvi[hsel][0]_INST_0_i_5/I0}, {slvi[hsel][0]_INST_0_i_18_n_0 slvi[hsel][0]_INST_0_i_5/I1}, {hsel357_out slvi[hsel][0]_INST_0_i_5/I2}, {hsel219_in slvi[hsel][0]_INST_0_i_5/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X65Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_50 - 
nets: {slvi[hsel][0]_INST_0_i_50_n_0 slvi[hsel][0]_INST_0_i_50/O}, {slvo[0][hconfig][5][7] slvi[hsel][0]_INST_0_i_50/I0}, {slvo[0][hconfig][5][23] slvi[hsel][0]_INST_0_i_50/I1}, {slvi[haddr][23] slvi[hsel][0]_INST_0_i_50/I2}, {slvi[hsel][0]_INST_0_i_84_n_0 slvi[hsel][0]_INST_0_i_50/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_51 - 
nets: {slvi[hsel][0]_INST_0_i_51_n_0 slvi[hsel][0]_INST_0_i_51/O}, {slvo[0][hconfig][5][4] slvi[hsel][0]_INST_0_i_51/I0}, {slvo[0][hconfig][5][20] slvi[hsel][0]_INST_0_i_51/I1}, {slvi[haddr][20] slvi[hsel][0]_INST_0_i_51/I2}, {slvi[hsel][0]_INST_0_i_85_n_0 slvi[hsel][0]_INST_0_i_51/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_52 - 
nets: {slvi[hsel][0]_INST_0_i_52_n_0 slvi[hsel][0]_INST_0_i_52/O}, {slvo[0][hconfig][6][13] slvi[hsel][0]_INST_0_i_52/I0}, {slvo[0][hconfig][6][29] slvi[hsel][0]_INST_0_i_52/I1}, {slvi[haddr][17] slvi[hsel][0]_INST_0_i_52/I2}, {slvi[hsel][0]_INST_0_i_86_n_0 slvi[hsel][0]_INST_0_i_52/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_53 - 
nets: {slvi[hsel][0]_INST_0_i_53_n_0 slvi[hsel][0]_INST_0_i_53/O}, {slvo[0][hconfig][6][10] slvi[hsel][0]_INST_0_i_53/I0}, {slvo[0][hconfig][6][26] slvi[hsel][0]_INST_0_i_53/I1}, {slvi[haddr][14] slvi[hsel][0]_INST_0_i_53/I2}, {slvi[hsel][0]_INST_0_i_87_n_0 slvi[hsel][0]_INST_0_i_53/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_54 - 
nets: {slvi[hsel][0]_INST_0_i_54_n_0 slvi[hsel][0]_INST_0_i_54/O}, {slvo[0][hconfig][6][7] slvi[hsel][0]_INST_0_i_54/I0}, {slvo[0][hconfig][6][23] slvi[hsel][0]_INST_0_i_54/I1}, {slvi[haddr][11] slvi[hsel][0]_INST_0_i_54/I2}, {slvi[hsel][0]_INST_0_i_88_n_0 slvi[hsel][0]_INST_0_i_54/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_55 - 
nets: {slvi[hsel][0]_INST_0_i_55_n_0 slvi[hsel][0]_INST_0_i_55/O}, {slvo[0][hconfig][6][4] slvi[hsel][0]_INST_0_i_55/I0}, {slvo[0][hconfig][6][20] slvi[hsel][0]_INST_0_i_55/I1}, {slvi[haddr][8] slvi[hsel][0]_INST_0_i_55/I2}, {slvi[hsel][0]_INST_0_i_89_n_0 slvi[hsel][0]_INST_0_i_55/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_56 - 
nets: {slvi[hsel][0]_INST_0_i_56_n_0 slvi[hsel][0]_INST_0_i_56/O}, {slvo[0][hconfig][6][9] slvi[hsel][0]_INST_0_i_56/I0}, {slvo[0][hconfig][6][7] slvi[hsel][0]_INST_0_i_56/I1}, {slvo[0][hconfig][6][8] slvi[hsel][0]_INST_0_i_56/I2}, {slvo[0][hconfig][6][4] slvi[hsel][0]_INST_0_i_56/I3}, {slvo[0][hconfig][6][5] slvi[hsel][0]_INST_0_i_56/I4}, {slvo[0][hconfig][6][6] slvi[hsel][0]_INST_0_i_56/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X59Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_57 - 
nets: {slvi[hsel][0]_INST_0_i_57_n_0 slvi[hsel][0]_INST_0_i_57/O}, {slvo[0][hconfig][6][14] slvi[hsel][0]_INST_0_i_57/I0}, {slvo[0][hconfig][6][13] slvi[hsel][0]_INST_0_i_57/I1}, {slvo[0][hconfig][6][15] slvi[hsel][0]_INST_0_i_57/I2}, {slvo[0][hconfig][6][10] slvi[hsel][0]_INST_0_i_57/I3}, {slvo[0][hconfig][6][11] slvi[hsel][0]_INST_0_i_57/I4}, {slvo[0][hconfig][6][12] slvi[hsel][0]_INST_0_i_57/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X59Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_58 - 
nets: {slvi[hsel][0]_INST_0_i_58_n_0 slvi[hsel][0]_INST_0_i_58/O}, {slvo[0][hconfig][6][13] slvi[hsel][0]_INST_0_i_58/I0}, {slvo[0][hconfig][6][29] slvi[hsel][0]_INST_0_i_58/I1}, {slvi[haddr][29] slvi[hsel][0]_INST_0_i_58/I2}, {slvi[hsel][0]_INST_0_i_90_n_0 slvi[hsel][0]_INST_0_i_58/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_59 - 
nets: {slvi[hsel][0]_INST_0_i_59_n_0 slvi[hsel][0]_INST_0_i_59/O}, {slvo[0][hconfig][6][10] slvi[hsel][0]_INST_0_i_59/I0}, {slvo[0][hconfig][6][26] slvi[hsel][0]_INST_0_i_59/I1}, {slvi[haddr][26] slvi[hsel][0]_INST_0_i_59/I2}, {slvi[hsel][0]_INST_0_i_91_n_0 slvi[hsel][0]_INST_0_i_59/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_6 - 
nets: {hsel1173_out slvi[hsel][0]_INST_0_i_6/O}, {slvi[hsel][0]_INST_0_i_17_n_0 slvi[hsel][0]_INST_0_i_6/I0}, {slvi[hsel][0]_INST_0_i_18_n_0 slvi[hsel][0]_INST_0_i_6/I1}, {hsel360_out slvi[hsel][0]_INST_0_i_6/I2}, {hsel330_in slvi[hsel][0]_INST_0_i_6/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h7000, 
LOC: SLICE_X65Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_60 - 
nets: {slvi[hsel][0]_INST_0_i_60_n_0 slvi[hsel][0]_INST_0_i_60/O}, {slvo[0][hconfig][6][7] slvi[hsel][0]_INST_0_i_60/I0}, {slvo[0][hconfig][6][23] slvi[hsel][0]_INST_0_i_60/I1}, {slvi[haddr][23] slvi[hsel][0]_INST_0_i_60/I2}, {slvi[hsel][0]_INST_0_i_92_n_0 slvi[hsel][0]_INST_0_i_60/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_61 - 
nets: {slvi[hsel][0]_INST_0_i_61_n_0 slvi[hsel][0]_INST_0_i_61/O}, {slvo[0][hconfig][6][4] slvi[hsel][0]_INST_0_i_61/I0}, {slvo[0][hconfig][6][20] slvi[hsel][0]_INST_0_i_61/I1}, {slvi[haddr][20] slvi[hsel][0]_INST_0_i_61/I2}, {slvi[hsel][0]_INST_0_i_93_n_0 slvi[hsel][0]_INST_0_i_61/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X64Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][0]_INST_0_i_62 - 
nets: {slvi[hsel][0]_INST_0_i_62_n_0 slvi[hsel][0]_INST_0_i_62/O}, {slvo[0][hconfig][7][14] slvi[hsel][0]_INST_0_i_62/I0}, {slvo[0][hconfig][7][30] slvi[hsel][0]_INST_0_i_62/I1}, {slvi[haddr][18] slvi[hsel][0]_INST_0_i_62/I2}, {slvo[0][hconfig][7][15] slvi[hsel][0]_INST_0_i_62/I3}, {slvo[0][hconfig][7][31] slvi[hsel][0]_INST_0_i_62/I4}, {slvi[haddr][19] slvi[hsel][0]_INST_0_i_62/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_63 - 
nets: {slvi[hsel][0]_INST_0_i_63_n_0 slvi[hsel][0]_INST_0_i_63/O}, {slvo[0][hconfig][7][11] slvi[hsel][0]_INST_0_i_63/I0}, {slvo[0][hconfig][7][27] slvi[hsel][0]_INST_0_i_63/I1}, {slvi[haddr][15] slvi[hsel][0]_INST_0_i_63/I2}, {slvo[0][hconfig][7][12] slvi[hsel][0]_INST_0_i_63/I3}, {slvo[0][hconfig][7][28] slvi[hsel][0]_INST_0_i_63/I4}, {slvi[haddr][16] slvi[hsel][0]_INST_0_i_63/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_64 - 
nets: {slvi[hsel][0]_INST_0_i_64_n_0 slvi[hsel][0]_INST_0_i_64/O}, {slvo[0][hconfig][7][8] slvi[hsel][0]_INST_0_i_64/I0}, {slvo[0][hconfig][7][24] slvi[hsel][0]_INST_0_i_64/I1}, {slvi[haddr][12] slvi[hsel][0]_INST_0_i_64/I2}, {slvo[0][hconfig][7][9] slvi[hsel][0]_INST_0_i_64/I3}, {slvo[0][hconfig][7][25] slvi[hsel][0]_INST_0_i_64/I4}, {slvi[haddr][13] slvi[hsel][0]_INST_0_i_64/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_65 - 
nets: {slvi[hsel][0]_INST_0_i_65_n_0 slvi[hsel][0]_INST_0_i_65/O}, {slvo[0][hconfig][7][5] slvi[hsel][0]_INST_0_i_65/I0}, {slvo[0][hconfig][7][21] slvi[hsel][0]_INST_0_i_65/I1}, {slvi[haddr][9] slvi[hsel][0]_INST_0_i_65/I2}, {slvo[0][hconfig][7][6] slvi[hsel][0]_INST_0_i_65/I3}, {slvo[0][hconfig][7][22] slvi[hsel][0]_INST_0_i_65/I4}, {slvi[haddr][10] slvi[hsel][0]_INST_0_i_65/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_66 - 
nets: {slvi[hsel][0]_INST_0_i_66_n_0 slvi[hsel][0]_INST_0_i_66/O}, {slvo[0][hconfig][7][14] slvi[hsel][0]_INST_0_i_66/I0}, {slvo[0][hconfig][7][30] slvi[hsel][0]_INST_0_i_66/I1}, {slvi[haddr][30] slvi[hsel][0]_INST_0_i_66/I2}, {slvo[0][hconfig][7][15] slvi[hsel][0]_INST_0_i_66/I3}, {slvo[0][hconfig][7][31] slvi[hsel][0]_INST_0_i_66/I4}, {slvi[haddr][31] slvi[hsel][0]_INST_0_i_66/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_67 - 
nets: {slvi[hsel][0]_INST_0_i_67_n_0 slvi[hsel][0]_INST_0_i_67/O}, {slvo[0][hconfig][7][11] slvi[hsel][0]_INST_0_i_67/I0}, {slvo[0][hconfig][7][27] slvi[hsel][0]_INST_0_i_67/I1}, {slvi[haddr][27] slvi[hsel][0]_INST_0_i_67/I2}, {slvo[0][hconfig][7][12] slvi[hsel][0]_INST_0_i_67/I3}, {slvo[0][hconfig][7][28] slvi[hsel][0]_INST_0_i_67/I4}, {slvi[haddr][28] slvi[hsel][0]_INST_0_i_67/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_68 - 
nets: {slvi[hsel][0]_INST_0_i_68_n_0 slvi[hsel][0]_INST_0_i_68/O}, {slvo[0][hconfig][7][8] slvi[hsel][0]_INST_0_i_68/I0}, {slvo[0][hconfig][7][24] slvi[hsel][0]_INST_0_i_68/I1}, {slvi[haddr][24] slvi[hsel][0]_INST_0_i_68/I2}, {slvo[0][hconfig][7][9] slvi[hsel][0]_INST_0_i_68/I3}, {slvo[0][hconfig][7][25] slvi[hsel][0]_INST_0_i_68/I4}, {slvi[haddr][25] slvi[hsel][0]_INST_0_i_68/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_69 - 
nets: {slvi[hsel][0]_INST_0_i_69_n_0 slvi[hsel][0]_INST_0_i_69/O}, {slvo[0][hconfig][7][5] slvi[hsel][0]_INST_0_i_69/I0}, {slvo[0][hconfig][7][21] slvi[hsel][0]_INST_0_i_69/I1}, {slvi[haddr][21] slvi[hsel][0]_INST_0_i_69/I2}, {slvo[0][hconfig][7][6] slvi[hsel][0]_INST_0_i_69/I3}, {slvo[0][hconfig][7][22] slvi[hsel][0]_INST_0_i_69/I4}, {slvi[haddr][22] slvi[hsel][0]_INST_0_i_69/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_7 - 
nets: {slvi[hsel][0]_INST_0_i_7_n_0 slvi[hsel][0]_INST_0_i_7/O}, {hsel356_out slvi[hsel][0]_INST_0_i_7/I0}, {hsel219_in slvi[hsel][0]_INST_0_i_7/I1}, {hsel2162_in slvi[hsel][0]_INST_0_i_7/I2}, {hsel361_out slvi[hsel][0]_INST_0_i_7/I3}, {hsel330_in slvi[hsel][0]_INST_0_i_7/I4}, {slvo[0][hconfig][6][0] slvi[hsel][0]_INST_0_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X65Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_70 - 
nets: {slvi[hsel][0]_INST_0_i_70_n_0 slvi[hsel][0]_INST_0_i_70/O}, {slvo[0][hconfig][4][14] slvi[hsel][0]_INST_0_i_70/I0}, {slvo[0][hconfig][4][30] slvi[hsel][0]_INST_0_i_70/I1}, {slvi[haddr][18] slvi[hsel][0]_INST_0_i_70/I2}, {slvo[0][hconfig][4][15] slvi[hsel][0]_INST_0_i_70/I3}, {slvo[0][hconfig][4][31] slvi[hsel][0]_INST_0_i_70/I4}, {slvi[haddr][19] slvi[hsel][0]_INST_0_i_70/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_71 - 
nets: {slvi[hsel][0]_INST_0_i_71_n_0 slvi[hsel][0]_INST_0_i_71/O}, {slvo[0][hconfig][4][11] slvi[hsel][0]_INST_0_i_71/I0}, {slvo[0][hconfig][4][27] slvi[hsel][0]_INST_0_i_71/I1}, {slvi[haddr][15] slvi[hsel][0]_INST_0_i_71/I2}, {slvo[0][hconfig][4][12] slvi[hsel][0]_INST_0_i_71/I3}, {slvo[0][hconfig][4][28] slvi[hsel][0]_INST_0_i_71/I4}, {slvi[haddr][16] slvi[hsel][0]_INST_0_i_71/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_72 - 
nets: {slvi[hsel][0]_INST_0_i_72_n_0 slvi[hsel][0]_INST_0_i_72/O}, {slvo[0][hconfig][4][8] slvi[hsel][0]_INST_0_i_72/I0}, {slvo[0][hconfig][4][24] slvi[hsel][0]_INST_0_i_72/I1}, {slvi[haddr][12] slvi[hsel][0]_INST_0_i_72/I2}, {slvo[0][hconfig][4][9] slvi[hsel][0]_INST_0_i_72/I3}, {slvo[0][hconfig][4][25] slvi[hsel][0]_INST_0_i_72/I4}, {slvi[haddr][13] slvi[hsel][0]_INST_0_i_72/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_73 - 
nets: {slvi[hsel][0]_INST_0_i_73_n_0 slvi[hsel][0]_INST_0_i_73/O}, {slvo[0][hconfig][4][5] slvi[hsel][0]_INST_0_i_73/I0}, {slvo[0][hconfig][4][21] slvi[hsel][0]_INST_0_i_73/I1}, {slvi[haddr][9] slvi[hsel][0]_INST_0_i_73/I2}, {slvo[0][hconfig][4][6] slvi[hsel][0]_INST_0_i_73/I3}, {slvo[0][hconfig][4][22] slvi[hsel][0]_INST_0_i_73/I4}, {slvi[haddr][10] slvi[hsel][0]_INST_0_i_73/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_74 - 
nets: {slvi[hsel][0]_INST_0_i_74_n_0 slvi[hsel][0]_INST_0_i_74/O}, {slvo[0][hconfig][4][14] slvi[hsel][0]_INST_0_i_74/I0}, {slvo[0][hconfig][4][30] slvi[hsel][0]_INST_0_i_74/I1}, {slvi[haddr][30] slvi[hsel][0]_INST_0_i_74/I2}, {slvo[0][hconfig][4][15] slvi[hsel][0]_INST_0_i_74/I3}, {slvo[0][hconfig][4][31] slvi[hsel][0]_INST_0_i_74/I4}, {slvi[haddr][31] slvi[hsel][0]_INST_0_i_74/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_75 - 
nets: {slvi[hsel][0]_INST_0_i_75_n_0 slvi[hsel][0]_INST_0_i_75/O}, {slvo[0][hconfig][4][11] slvi[hsel][0]_INST_0_i_75/I0}, {slvo[0][hconfig][4][27] slvi[hsel][0]_INST_0_i_75/I1}, {slvi[haddr][27] slvi[hsel][0]_INST_0_i_75/I2}, {slvo[0][hconfig][4][12] slvi[hsel][0]_INST_0_i_75/I3}, {slvo[0][hconfig][4][28] slvi[hsel][0]_INST_0_i_75/I4}, {slvi[haddr][28] slvi[hsel][0]_INST_0_i_75/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_76 - 
nets: {slvi[hsel][0]_INST_0_i_76_n_0 slvi[hsel][0]_INST_0_i_76/O}, {slvo[0][hconfig][4][8] slvi[hsel][0]_INST_0_i_76/I0}, {slvo[0][hconfig][4][24] slvi[hsel][0]_INST_0_i_76/I1}, {slvi[haddr][24] slvi[hsel][0]_INST_0_i_76/I2}, {slvo[0][hconfig][4][9] slvi[hsel][0]_INST_0_i_76/I3}, {slvo[0][hconfig][4][25] slvi[hsel][0]_INST_0_i_76/I4}, {slvi[haddr][25] slvi[hsel][0]_INST_0_i_76/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_77 - 
nets: {slvi[hsel][0]_INST_0_i_77_n_0 slvi[hsel][0]_INST_0_i_77/O}, {slvo[0][hconfig][4][5] slvi[hsel][0]_INST_0_i_77/I0}, {slvo[0][hconfig][4][21] slvi[hsel][0]_INST_0_i_77/I1}, {slvi[haddr][21] slvi[hsel][0]_INST_0_i_77/I2}, {slvo[0][hconfig][4][6] slvi[hsel][0]_INST_0_i_77/I3}, {slvo[0][hconfig][4][22] slvi[hsel][0]_INST_0_i_77/I4}, {slvi[haddr][22] slvi[hsel][0]_INST_0_i_77/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_78 - 
nets: {slvi[hsel][0]_INST_0_i_78_n_0 slvi[hsel][0]_INST_0_i_78/O}, {slvo[0][hconfig][5][14] slvi[hsel][0]_INST_0_i_78/I0}, {slvo[0][hconfig][5][30] slvi[hsel][0]_INST_0_i_78/I1}, {slvi[haddr][18] slvi[hsel][0]_INST_0_i_78/I2}, {slvo[0][hconfig][5][15] slvi[hsel][0]_INST_0_i_78/I3}, {slvo[0][hconfig][5][31] slvi[hsel][0]_INST_0_i_78/I4}, {slvi[haddr][19] slvi[hsel][0]_INST_0_i_78/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_79 - 
nets: {slvi[hsel][0]_INST_0_i_79_n_0 slvi[hsel][0]_INST_0_i_79/O}, {slvo[0][hconfig][5][11] slvi[hsel][0]_INST_0_i_79/I0}, {slvo[0][hconfig][5][27] slvi[hsel][0]_INST_0_i_79/I1}, {slvi[haddr][15] slvi[hsel][0]_INST_0_i_79/I2}, {slvo[0][hconfig][5][12] slvi[hsel][0]_INST_0_i_79/I3}, {slvo[0][hconfig][5][28] slvi[hsel][0]_INST_0_i_79/I4}, {slvi[haddr][16] slvi[hsel][0]_INST_0_i_79/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X60Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_8 - 
nets: {hsel355_out slvi[hsel][0]_INST_0_i_8/CO[3]}, { slvi[hsel][0]_INST_0_i_8/CO[2]}, { slvi[hsel][0]_INST_0_i_8/CO[1]}, { slvi[hsel][0]_INST_0_i_8/CO[0]}, { slvi[hsel][0]_INST_0_i_8/O[3]}, { slvi[hsel][0]_INST_0_i_8/O[2]}, { slvi[hsel][0]_INST_0_i_8/O[1]}, { slvi[hsel][0]_INST_0_i_8/O[0]}, {<const0> slvi[hsel][0]_INST_0_i_8/CI}, {<const1> slvi[hsel][0]_INST_0_i_8/CYINIT}, {<const0> slvi[hsel][0]_INST_0_i_8/DI[3]}, {<const0> slvi[hsel][0]_INST_0_i_8/DI[2]}, {<const0> slvi[hsel][0]_INST_0_i_8/DI[1]}, {<const0> slvi[hsel][0]_INST_0_i_8/DI[0]}, {slvi[hsel][0]_INST_0_i_24_n_0 slvi[hsel][0]_INST_0_i_8/S[3]}, {slvi[hsel][0]_INST_0_i_25_n_0 slvi[hsel][0]_INST_0_i_8/S[2]}, {slvi[hsel][0]_INST_0_i_26_n_0 slvi[hsel][0]_INST_0_i_8/S[1]}, {slvi[hsel][0]_INST_0_i_27_n_0 slvi[hsel][0]_INST_0_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][0]_INST_0_i_80 - 
nets: {slvi[hsel][0]_INST_0_i_80_n_0 slvi[hsel][0]_INST_0_i_80/O}, {slvo[0][hconfig][5][8] slvi[hsel][0]_INST_0_i_80/I0}, {slvo[0][hconfig][5][24] slvi[hsel][0]_INST_0_i_80/I1}, {slvi[haddr][12] slvi[hsel][0]_INST_0_i_80/I2}, {slvo[0][hconfig][5][9] slvi[hsel][0]_INST_0_i_80/I3}, {slvo[0][hconfig][5][25] slvi[hsel][0]_INST_0_i_80/I4}, {slvi[haddr][13] slvi[hsel][0]_INST_0_i_80/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_81 - 
nets: {slvi[hsel][0]_INST_0_i_81_n_0 slvi[hsel][0]_INST_0_i_81/O}, {slvo[0][hconfig][5][5] slvi[hsel][0]_INST_0_i_81/I0}, {slvo[0][hconfig][5][21] slvi[hsel][0]_INST_0_i_81/I1}, {slvi[haddr][9] slvi[hsel][0]_INST_0_i_81/I2}, {slvo[0][hconfig][5][6] slvi[hsel][0]_INST_0_i_81/I3}, {slvo[0][hconfig][5][22] slvi[hsel][0]_INST_0_i_81/I4}, {slvi[haddr][10] slvi[hsel][0]_INST_0_i_81/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_82 - 
nets: {slvi[hsel][0]_INST_0_i_82_n_0 slvi[hsel][0]_INST_0_i_82/O}, {slvo[0][hconfig][5][14] slvi[hsel][0]_INST_0_i_82/I0}, {slvo[0][hconfig][5][30] slvi[hsel][0]_INST_0_i_82/I1}, {slvi[haddr][30] slvi[hsel][0]_INST_0_i_82/I2}, {slvo[0][hconfig][5][15] slvi[hsel][0]_INST_0_i_82/I3}, {slvo[0][hconfig][5][31] slvi[hsel][0]_INST_0_i_82/I4}, {slvi[haddr][31] slvi[hsel][0]_INST_0_i_82/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_83 - 
nets: {slvi[hsel][0]_INST_0_i_83_n_0 slvi[hsel][0]_INST_0_i_83/O}, {slvo[0][hconfig][5][11] slvi[hsel][0]_INST_0_i_83/I0}, {slvo[0][hconfig][5][27] slvi[hsel][0]_INST_0_i_83/I1}, {slvi[haddr][27] slvi[hsel][0]_INST_0_i_83/I2}, {slvo[0][hconfig][5][12] slvi[hsel][0]_INST_0_i_83/I3}, {slvo[0][hconfig][5][28] slvi[hsel][0]_INST_0_i_83/I4}, {slvi[haddr][28] slvi[hsel][0]_INST_0_i_83/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_84 - 
nets: {slvi[hsel][0]_INST_0_i_84_n_0 slvi[hsel][0]_INST_0_i_84/O}, {slvo[0][hconfig][5][8] slvi[hsel][0]_INST_0_i_84/I0}, {slvo[0][hconfig][5][24] slvi[hsel][0]_INST_0_i_84/I1}, {slvi[haddr][24] slvi[hsel][0]_INST_0_i_84/I2}, {slvo[0][hconfig][5][9] slvi[hsel][0]_INST_0_i_84/I3}, {slvo[0][hconfig][5][25] slvi[hsel][0]_INST_0_i_84/I4}, {slvi[haddr][25] slvi[hsel][0]_INST_0_i_84/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_85 - 
nets: {slvi[hsel][0]_INST_0_i_85_n_0 slvi[hsel][0]_INST_0_i_85/O}, {slvo[0][hconfig][5][5] slvi[hsel][0]_INST_0_i_85/I0}, {slvo[0][hconfig][5][21] slvi[hsel][0]_INST_0_i_85/I1}, {slvi[haddr][21] slvi[hsel][0]_INST_0_i_85/I2}, {slvo[0][hconfig][5][6] slvi[hsel][0]_INST_0_i_85/I3}, {slvo[0][hconfig][5][22] slvi[hsel][0]_INST_0_i_85/I4}, {slvi[haddr][22] slvi[hsel][0]_INST_0_i_85/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_86 - 
nets: {slvi[hsel][0]_INST_0_i_86_n_0 slvi[hsel][0]_INST_0_i_86/O}, {slvo[0][hconfig][6][14] slvi[hsel][0]_INST_0_i_86/I0}, {slvo[0][hconfig][6][30] slvi[hsel][0]_INST_0_i_86/I1}, {slvi[haddr][18] slvi[hsel][0]_INST_0_i_86/I2}, {slvo[0][hconfig][6][15] slvi[hsel][0]_INST_0_i_86/I3}, {slvo[0][hconfig][6][31] slvi[hsel][0]_INST_0_i_86/I4}, {slvi[haddr][19] slvi[hsel][0]_INST_0_i_86/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_87 - 
nets: {slvi[hsel][0]_INST_0_i_87_n_0 slvi[hsel][0]_INST_0_i_87/O}, {slvo[0][hconfig][6][11] slvi[hsel][0]_INST_0_i_87/I0}, {slvo[0][hconfig][6][27] slvi[hsel][0]_INST_0_i_87/I1}, {slvi[haddr][15] slvi[hsel][0]_INST_0_i_87/I2}, {slvo[0][hconfig][6][12] slvi[hsel][0]_INST_0_i_87/I3}, {slvo[0][hconfig][6][28] slvi[hsel][0]_INST_0_i_87/I4}, {slvi[haddr][16] slvi[hsel][0]_INST_0_i_87/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_88 - 
nets: {slvi[hsel][0]_INST_0_i_88_n_0 slvi[hsel][0]_INST_0_i_88/O}, {slvo[0][hconfig][6][8] slvi[hsel][0]_INST_0_i_88/I0}, {slvo[0][hconfig][6][24] slvi[hsel][0]_INST_0_i_88/I1}, {slvi[haddr][12] slvi[hsel][0]_INST_0_i_88/I2}, {slvo[0][hconfig][6][9] slvi[hsel][0]_INST_0_i_88/I3}, {slvo[0][hconfig][6][25] slvi[hsel][0]_INST_0_i_88/I4}, {slvi[haddr][13] slvi[hsel][0]_INST_0_i_88/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_89 - 
nets: {slvi[hsel][0]_INST_0_i_89_n_0 slvi[hsel][0]_INST_0_i_89/O}, {slvo[0][hconfig][6][5] slvi[hsel][0]_INST_0_i_89/I0}, {slvo[0][hconfig][6][21] slvi[hsel][0]_INST_0_i_89/I1}, {slvi[haddr][9] slvi[hsel][0]_INST_0_i_89/I2}, {slvo[0][hconfig][6][6] slvi[hsel][0]_INST_0_i_89/I3}, {slvo[0][hconfig][6][22] slvi[hsel][0]_INST_0_i_89/I4}, {slvi[haddr][10] slvi[hsel][0]_INST_0_i_89/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_9 - 
nets: {hsel219_in slvi[hsel][0]_INST_0_i_9/O}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][0]_INST_0_i_9/I0}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][0]_INST_0_i_9/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X65Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][0]_INST_0_i_90 - 
nets: {slvi[hsel][0]_INST_0_i_90_n_0 slvi[hsel][0]_INST_0_i_90/O}, {slvo[0][hconfig][6][14] slvi[hsel][0]_INST_0_i_90/I0}, {slvo[0][hconfig][6][30] slvi[hsel][0]_INST_0_i_90/I1}, {slvi[haddr][30] slvi[hsel][0]_INST_0_i_90/I2}, {slvo[0][hconfig][6][15] slvi[hsel][0]_INST_0_i_90/I3}, {slvo[0][hconfig][6][31] slvi[hsel][0]_INST_0_i_90/I4}, {slvi[haddr][31] slvi[hsel][0]_INST_0_i_90/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X64Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_91 - 
nets: {slvi[hsel][0]_INST_0_i_91_n_0 slvi[hsel][0]_INST_0_i_91/O}, {slvo[0][hconfig][6][11] slvi[hsel][0]_INST_0_i_91/I0}, {slvo[0][hconfig][6][27] slvi[hsel][0]_INST_0_i_91/I1}, {slvi[haddr][27] slvi[hsel][0]_INST_0_i_91/I2}, {slvo[0][hconfig][6][12] slvi[hsel][0]_INST_0_i_91/I3}, {slvo[0][hconfig][6][28] slvi[hsel][0]_INST_0_i_91/I4}, {slvi[haddr][28] slvi[hsel][0]_INST_0_i_91/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X64Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_92 - 
nets: {slvi[hsel][0]_INST_0_i_92_n_0 slvi[hsel][0]_INST_0_i_92/O}, {slvo[0][hconfig][6][8] slvi[hsel][0]_INST_0_i_92/I0}, {slvo[0][hconfig][6][24] slvi[hsel][0]_INST_0_i_92/I1}, {slvi[haddr][24] slvi[hsel][0]_INST_0_i_92/I2}, {slvo[0][hconfig][6][9] slvi[hsel][0]_INST_0_i_92/I3}, {slvo[0][hconfig][6][25] slvi[hsel][0]_INST_0_i_92/I4}, {slvi[haddr][25] slvi[hsel][0]_INST_0_i_92/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X64Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][0]_INST_0_i_93 - 
nets: {slvi[hsel][0]_INST_0_i_93_n_0 slvi[hsel][0]_INST_0_i_93/O}, {slvo[0][hconfig][6][5] slvi[hsel][0]_INST_0_i_93/I0}, {slvo[0][hconfig][6][21] slvi[hsel][0]_INST_0_i_93/I1}, {slvi[haddr][21] slvi[hsel][0]_INST_0_i_93/I2}, {slvo[0][hconfig][6][6] slvi[hsel][0]_INST_0_i_93/I3}, {slvo[0][hconfig][6][22] slvi[hsel][0]_INST_0_i_93/I4}, {slvi[haddr][22] slvi[hsel][0]_INST_0_i_93/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0 - 
nets: {slvi[hsel][1] slvi[hsel][1]_INST_0/O}, {slvi[hsel][1]_INST_0_i_1_n_0 slvi[hsel][1]_INST_0/I0}, {hsel1192_out slvi[hsel][1]_INST_0/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][1]_INST_0_i_1 - 
nets: {slvi[hsel][1]_INST_0_i_1_n_0 slvi[hsel][1]_INST_0_i_1/O}, {slvi[hsel][1]_INST_0_i_2_n_0 slvi[hsel][1]_INST_0_i_1/I0}, {slvi[hsel][1]_INST_0_i_3_n_0 slvi[hsel][1]_INST_0_i_1/I1}, {slvo[1][hconfig][7][1] slvi[hsel][1]_INST_0_i_1/I2}, {slvi[hsel][1]_INST_0_i_4_n_0 slvi[hsel][1]_INST_0_i_1/I3}, {slvi[hsel][1]_INST_0_i_5_n_0 slvi[hsel][1]_INST_0_i_1/I4}, {slvo[1][hconfig][6][1] slvi[hsel][1]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFFF777F777F777, 
LOC: SLICE_X66Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_10 - 
nets: {hsel354_out slvi[hsel][1]_INST_0_i_10/CO[3]}, { slvi[hsel][1]_INST_0_i_10/CO[2]}, { slvi[hsel][1]_INST_0_i_10/CO[1]}, { slvi[hsel][1]_INST_0_i_10/CO[0]}, { slvi[hsel][1]_INST_0_i_10/O[3]}, { slvi[hsel][1]_INST_0_i_10/O[2]}, { slvi[hsel][1]_INST_0_i_10/O[1]}, { slvi[hsel][1]_INST_0_i_10/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_10/CI}, {<const1> slvi[hsel][1]_INST_0_i_10/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_10/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_10/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_10/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_10/DI[0]}, {slvi[hsel][1]_INST_0_i_26_n_0 slvi[hsel][1]_INST_0_i_10/S[3]}, {slvi[hsel][1]_INST_0_i_27_n_0 slvi[hsel][1]_INST_0_i_10/S[2]}, {slvi[hsel][1]_INST_0_i_28_n_0 slvi[hsel][1]_INST_0_i_10/S[1]}, {slvi[hsel][1]_INST_0_i_29_n_0 slvi[hsel][1]_INST_0_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X67Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_11 - 
nets: {hsel348_out slvi[hsel][1]_INST_0_i_11/CO[3]}, { slvi[hsel][1]_INST_0_i_11/CO[2]}, { slvi[hsel][1]_INST_0_i_11/CO[1]}, { slvi[hsel][1]_INST_0_i_11/CO[0]}, { slvi[hsel][1]_INST_0_i_11/O[3]}, { slvi[hsel][1]_INST_0_i_11/O[2]}, { slvi[hsel][1]_INST_0_i_11/O[1]}, { slvi[hsel][1]_INST_0_i_11/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_11/CI}, {<const1> slvi[hsel][1]_INST_0_i_11/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_11/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_11/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_11/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_11/DI[0]}, {slvi[hsel][1]_INST_0_i_30_n_0 slvi[hsel][1]_INST_0_i_11/S[3]}, {slvi[hsel][1]_INST_0_i_31_n_0 slvi[hsel][1]_INST_0_i_11/S[2]}, {slvi[hsel][1]_INST_0_i_32_n_0 slvi[hsel][1]_INST_0_i_11/S[1]}, {slvi[hsel][1]_INST_0_i_33_n_0 slvi[hsel][1]_INST_0_i_11/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X60Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_12 - 
nets: {hsel2142_in slvi[hsel][1]_INST_0_i_12/O}, {slvi[hsel][1]_INST_0_i_34_n_0 slvi[hsel][1]_INST_0_i_12/I0}, {slvi[hsel][1]_INST_0_i_35_n_0 slvi[hsel][1]_INST_0_i_12/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X62Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][1]_INST_0_i_13 - 
nets: {hsel353_out slvi[hsel][1]_INST_0_i_13/CO[3]}, { slvi[hsel][1]_INST_0_i_13/CO[2]}, { slvi[hsel][1]_INST_0_i_13/CO[1]}, { slvi[hsel][1]_INST_0_i_13/CO[0]}, { slvi[hsel][1]_INST_0_i_13/O[3]}, { slvi[hsel][1]_INST_0_i_13/O[2]}, { slvi[hsel][1]_INST_0_i_13/O[1]}, { slvi[hsel][1]_INST_0_i_13/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_13/CI}, {<const1> slvi[hsel][1]_INST_0_i_13/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_13/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_13/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_13/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_13/DI[0]}, {slvi[hsel][1]_INST_0_i_36_n_0 slvi[hsel][1]_INST_0_i_13/S[3]}, {slvi[hsel][1]_INST_0_i_37_n_0 slvi[hsel][1]_INST_0_i_13/S[2]}, {slvi[hsel][1]_INST_0_i_38_n_0 slvi[hsel][1]_INST_0_i_13/S[1]}, {slvi[hsel][1]_INST_0_i_39_n_0 slvi[hsel][1]_INST_0_i_13/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X67Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_14 - 
nets: {hsel350_out slvi[hsel][1]_INST_0_i_14/CO[3]}, { slvi[hsel][1]_INST_0_i_14/CO[2]}, { slvi[hsel][1]_INST_0_i_14/CO[1]}, { slvi[hsel][1]_INST_0_i_14/CO[0]}, { slvi[hsel][1]_INST_0_i_14/O[3]}, { slvi[hsel][1]_INST_0_i_14/O[2]}, { slvi[hsel][1]_INST_0_i_14/O[1]}, { slvi[hsel][1]_INST_0_i_14/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_14/CI}, {<const1> slvi[hsel][1]_INST_0_i_14/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_14/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_14/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_14/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_14/DI[0]}, {slvi[hsel][1]_INST_0_i_40_n_0 slvi[hsel][1]_INST_0_i_14/S[3]}, {slvi[hsel][1]_INST_0_i_41_n_0 slvi[hsel][1]_INST_0_i_14/S[2]}, {slvi[hsel][1]_INST_0_i_42_n_0 slvi[hsel][1]_INST_0_i_14/S[1]}, {slvi[hsel][1]_INST_0_i_43_n_0 slvi[hsel][1]_INST_0_i_14/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X75Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_15 - 
nets: {hsel2148_in slvi[hsel][1]_INST_0_i_15/O}, {slvi[hsel][1]_INST_0_i_44_n_0 slvi[hsel][1]_INST_0_i_15/I0}, {slvi[hsel][1]_INST_0_i_45_n_0 slvi[hsel][1]_INST_0_i_15/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X78Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][1]_INST_0_i_16 - 
nets: {hsel351_out slvi[hsel][1]_INST_0_i_16/CO[3]}, { slvi[hsel][1]_INST_0_i_16/CO[2]}, { slvi[hsel][1]_INST_0_i_16/CO[1]}, { slvi[hsel][1]_INST_0_i_16/CO[0]}, { slvi[hsel][1]_INST_0_i_16/O[3]}, { slvi[hsel][1]_INST_0_i_16/O[2]}, { slvi[hsel][1]_INST_0_i_16/O[1]}, { slvi[hsel][1]_INST_0_i_16/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_16/CI}, {<const1> slvi[hsel][1]_INST_0_i_16/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_16/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_16/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_16/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_16/DI[0]}, {slvi[hsel][1]_INST_0_i_46_n_0 slvi[hsel][1]_INST_0_i_16/S[3]}, {slvi[hsel][1]_INST_0_i_47_n_0 slvi[hsel][1]_INST_0_i_16/S[2]}, {slvi[hsel][1]_INST_0_i_48_n_0 slvi[hsel][1]_INST_0_i_16/S[1]}, {slvi[hsel][1]_INST_0_i_49_n_0 slvi[hsel][1]_INST_0_i_16/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_17 - 
nets: {hsel349_out slvi[hsel][1]_INST_0_i_17/CO[3]}, { slvi[hsel][1]_INST_0_i_17/CO[2]}, { slvi[hsel][1]_INST_0_i_17/CO[1]}, { slvi[hsel][1]_INST_0_i_17/CO[0]}, { slvi[hsel][1]_INST_0_i_17/O[3]}, { slvi[hsel][1]_INST_0_i_17/O[2]}, { slvi[hsel][1]_INST_0_i_17/O[1]}, { slvi[hsel][1]_INST_0_i_17/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_17/CI}, {<const1> slvi[hsel][1]_INST_0_i_17/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_17/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_17/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_17/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_17/DI[0]}, {slvi[hsel][1]_INST_0_i_50_n_0 slvi[hsel][1]_INST_0_i_17/S[3]}, {slvi[hsel][1]_INST_0_i_51_n_0 slvi[hsel][1]_INST_0_i_17/S[2]}, {slvi[hsel][1]_INST_0_i_52_n_0 slvi[hsel][1]_INST_0_i_17/S[1]}, {slvi[hsel][1]_INST_0_i_53_n_0 slvi[hsel][1]_INST_0_i_17/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_18 - 
nets: {hsel2145_in slvi[hsel][1]_INST_0_i_18/O}, {slvi[hsel][1]_INST_0_i_54_n_0 slvi[hsel][1]_INST_0_i_18/I0}, {slvi[hsel][1]_INST_0_i_55_n_0 slvi[hsel][1]_INST_0_i_18/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X61Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][1]_INST_0_i_19 - 
nets: {hsel352_out slvi[hsel][1]_INST_0_i_19/CO[3]}, { slvi[hsel][1]_INST_0_i_19/CO[2]}, { slvi[hsel][1]_INST_0_i_19/CO[1]}, { slvi[hsel][1]_INST_0_i_19/CO[0]}, { slvi[hsel][1]_INST_0_i_19/O[3]}, { slvi[hsel][1]_INST_0_i_19/O[2]}, { slvi[hsel][1]_INST_0_i_19/O[1]}, { slvi[hsel][1]_INST_0_i_19/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_19/CI}, {<const1> slvi[hsel][1]_INST_0_i_19/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_19/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_19/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_19/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_19/DI[0]}, {slvi[hsel][1]_INST_0_i_56_n_0 slvi[hsel][1]_INST_0_i_19/S[3]}, {slvi[hsel][1]_INST_0_i_57_n_0 slvi[hsel][1]_INST_0_i_19/S[2]}, {slvi[hsel][1]_INST_0_i_58_n_0 slvi[hsel][1]_INST_0_i_19/S[1]}, {slvi[hsel][1]_INST_0_i_59_n_0 slvi[hsel][1]_INST_0_i_19/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X65Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_2 - 
nets: {slvi[hsel][1]_INST_0_i_2_n_0 slvi[hsel][1]_INST_0_i_2/O}, {slvo[1][hconfig][4][1] slvi[hsel][1]_INST_0_i_2/I0}, {slvi[hsel][1]_INST_0_i_6_n_0 slvi[hsel][1]_INST_0_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X70Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][1]_INST_0_i_20 - 
nets: {slvi[hsel][1]_INST_0_i_20_n_0 slvi[hsel][1]_INST_0_i_20/O}, {slvo[1][hconfig][7][13] slvi[hsel][1]_INST_0_i_20/I0}, {slvo[1][hconfig][7][29] slvi[hsel][1]_INST_0_i_20/I1}, {slvi[haddr][17] slvi[hsel][1]_INST_0_i_20/I2}, {slvi[hsel][1]_INST_0_i_60_n_0 slvi[hsel][1]_INST_0_i_20/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_21 - 
nets: {slvi[hsel][1]_INST_0_i_21_n_0 slvi[hsel][1]_INST_0_i_21/O}, {slvo[1][hconfig][7][10] slvi[hsel][1]_INST_0_i_21/I0}, {slvo[1][hconfig][7][26] slvi[hsel][1]_INST_0_i_21/I1}, {slvi[haddr][14] slvi[hsel][1]_INST_0_i_21/I2}, {slvi[hsel][1]_INST_0_i_61_n_0 slvi[hsel][1]_INST_0_i_21/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_22 - 
nets: {slvi[hsel][1]_INST_0_i_22_n_0 slvi[hsel][1]_INST_0_i_22/O}, {slvo[1][hconfig][7][7] slvi[hsel][1]_INST_0_i_22/I0}, {slvo[1][hconfig][7][23] slvi[hsel][1]_INST_0_i_22/I1}, {slvi[haddr][11] slvi[hsel][1]_INST_0_i_22/I2}, {slvi[hsel][1]_INST_0_i_62_n_0 slvi[hsel][1]_INST_0_i_22/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_23 - 
nets: {slvi[hsel][1]_INST_0_i_23_n_0 slvi[hsel][1]_INST_0_i_23/O}, {slvo[1][hconfig][7][4] slvi[hsel][1]_INST_0_i_23/I0}, {slvo[1][hconfig][7][20] slvi[hsel][1]_INST_0_i_23/I1}, {slvi[haddr][8] slvi[hsel][1]_INST_0_i_23/I2}, {slvi[hsel][1]_INST_0_i_63_n_0 slvi[hsel][1]_INST_0_i_23/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_24 - 
nets: {slvi[hsel][1]_INST_0_i_24_n_0 slvi[hsel][1]_INST_0_i_24/O}, {slvo[1][hconfig][7][9] slvi[hsel][1]_INST_0_i_24/I0}, {slvo[1][hconfig][7][7] slvi[hsel][1]_INST_0_i_24/I1}, {slvo[1][hconfig][7][8] slvi[hsel][1]_INST_0_i_24/I2}, {slvo[1][hconfig][7][4] slvi[hsel][1]_INST_0_i_24/I3}, {slvo[1][hconfig][7][5] slvi[hsel][1]_INST_0_i_24/I4}, {slvo[1][hconfig][7][6] slvi[hsel][1]_INST_0_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X63Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_25 - 
nets: {slvi[hsel][1]_INST_0_i_25_n_0 slvi[hsel][1]_INST_0_i_25/O}, {slvo[1][hconfig][7][14] slvi[hsel][1]_INST_0_i_25/I0}, {slvo[1][hconfig][7][13] slvi[hsel][1]_INST_0_i_25/I1}, {slvo[1][hconfig][7][15] slvi[hsel][1]_INST_0_i_25/I2}, {slvo[1][hconfig][7][10] slvi[hsel][1]_INST_0_i_25/I3}, {slvo[1][hconfig][7][11] slvi[hsel][1]_INST_0_i_25/I4}, {slvo[1][hconfig][7][12] slvi[hsel][1]_INST_0_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X62Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_26 - 
nets: {slvi[hsel][1]_INST_0_i_26_n_0 slvi[hsel][1]_INST_0_i_26/O}, {slvo[1][hconfig][7][13] slvi[hsel][1]_INST_0_i_26/I0}, {slvo[1][hconfig][7][29] slvi[hsel][1]_INST_0_i_26/I1}, {slvi[haddr][29] slvi[hsel][1]_INST_0_i_26/I2}, {slvi[hsel][1]_INST_0_i_64_n_0 slvi[hsel][1]_INST_0_i_26/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_27 - 
nets: {slvi[hsel][1]_INST_0_i_27_n_0 slvi[hsel][1]_INST_0_i_27/O}, {slvo[1][hconfig][7][10] slvi[hsel][1]_INST_0_i_27/I0}, {slvo[1][hconfig][7][26] slvi[hsel][1]_INST_0_i_27/I1}, {slvi[haddr][26] slvi[hsel][1]_INST_0_i_27/I2}, {slvi[hsel][1]_INST_0_i_65_n_0 slvi[hsel][1]_INST_0_i_27/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_28 - 
nets: {slvi[hsel][1]_INST_0_i_28_n_0 slvi[hsel][1]_INST_0_i_28/O}, {slvo[1][hconfig][7][7] slvi[hsel][1]_INST_0_i_28/I0}, {slvo[1][hconfig][7][23] slvi[hsel][1]_INST_0_i_28/I1}, {slvi[haddr][23] slvi[hsel][1]_INST_0_i_28/I2}, {slvi[hsel][1]_INST_0_i_66_n_0 slvi[hsel][1]_INST_0_i_28/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_29 - 
nets: {slvi[hsel][1]_INST_0_i_29_n_0 slvi[hsel][1]_INST_0_i_29/O}, {slvo[1][hconfig][7][4] slvi[hsel][1]_INST_0_i_29/I0}, {slvo[1][hconfig][7][20] slvi[hsel][1]_INST_0_i_29/I1}, {slvi[haddr][20] slvi[hsel][1]_INST_0_i_29/I2}, {slvi[hsel][1]_INST_0_i_67_n_0 slvi[hsel][1]_INST_0_i_29/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_3 - 
nets: {slvi[hsel][1]_INST_0_i_3_n_0 slvi[hsel][1]_INST_0_i_3/O}, {slvo[1][hconfig][5][1] slvi[hsel][1]_INST_0_i_3/I0}, {slvi[hsel][1]_INST_0_i_7_n_0 slvi[hsel][1]_INST_0_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X65Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][1]_INST_0_i_30 - 
nets: {slvi[hsel][1]_INST_0_i_30_n_0 slvi[hsel][1]_INST_0_i_30/O}, {slvo[1][hconfig][6][13] slvi[hsel][1]_INST_0_i_30/I0}, {slvo[1][hconfig][6][29] slvi[hsel][1]_INST_0_i_30/I1}, {slvi[haddr][17] slvi[hsel][1]_INST_0_i_30/I2}, {slvi[hsel][1]_INST_0_i_68_n_0 slvi[hsel][1]_INST_0_i_30/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_31 - 
nets: {slvi[hsel][1]_INST_0_i_31_n_0 slvi[hsel][1]_INST_0_i_31/O}, {slvo[1][hconfig][6][10] slvi[hsel][1]_INST_0_i_31/I0}, {slvo[1][hconfig][6][26] slvi[hsel][1]_INST_0_i_31/I1}, {slvi[haddr][14] slvi[hsel][1]_INST_0_i_31/I2}, {slvi[hsel][1]_INST_0_i_69_n_0 slvi[hsel][1]_INST_0_i_31/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_32 - 
nets: {slvi[hsel][1]_INST_0_i_32_n_0 slvi[hsel][1]_INST_0_i_32/O}, {slvo[1][hconfig][6][7] slvi[hsel][1]_INST_0_i_32/I0}, {slvo[1][hconfig][6][23] slvi[hsel][1]_INST_0_i_32/I1}, {slvi[haddr][11] slvi[hsel][1]_INST_0_i_32/I2}, {slvi[hsel][1]_INST_0_i_70_n_0 slvi[hsel][1]_INST_0_i_32/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_33 - 
nets: {slvi[hsel][1]_INST_0_i_33_n_0 slvi[hsel][1]_INST_0_i_33/O}, {slvo[1][hconfig][6][4] slvi[hsel][1]_INST_0_i_33/I0}, {slvo[1][hconfig][6][20] slvi[hsel][1]_INST_0_i_33/I1}, {slvi[haddr][8] slvi[hsel][1]_INST_0_i_33/I2}, {slvi[hsel][1]_INST_0_i_71_n_0 slvi[hsel][1]_INST_0_i_33/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X60Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_34 - 
nets: {slvi[hsel][1]_INST_0_i_34_n_0 slvi[hsel][1]_INST_0_i_34/O}, {slvo[1][hconfig][6][9] slvi[hsel][1]_INST_0_i_34/I0}, {slvo[1][hconfig][6][7] slvi[hsel][1]_INST_0_i_34/I1}, {slvo[1][hconfig][6][8] slvi[hsel][1]_INST_0_i_34/I2}, {slvo[1][hconfig][6][4] slvi[hsel][1]_INST_0_i_34/I3}, {slvo[1][hconfig][6][5] slvi[hsel][1]_INST_0_i_34/I4}, {slvo[1][hconfig][6][6] slvi[hsel][1]_INST_0_i_34/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X62Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_35 - 
nets: {slvi[hsel][1]_INST_0_i_35_n_0 slvi[hsel][1]_INST_0_i_35/O}, {slvo[1][hconfig][6][14] slvi[hsel][1]_INST_0_i_35/I0}, {slvo[1][hconfig][6][13] slvi[hsel][1]_INST_0_i_35/I1}, {slvo[1][hconfig][6][15] slvi[hsel][1]_INST_0_i_35/I2}, {slvo[1][hconfig][6][10] slvi[hsel][1]_INST_0_i_35/I3}, {slvo[1][hconfig][6][11] slvi[hsel][1]_INST_0_i_35/I4}, {slvo[1][hconfig][6][12] slvi[hsel][1]_INST_0_i_35/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X62Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_36 - 
nets: {slvi[hsel][1]_INST_0_i_36_n_0 slvi[hsel][1]_INST_0_i_36/O}, {slvo[1][hconfig][6][13] slvi[hsel][1]_INST_0_i_36/I0}, {slvo[1][hconfig][6][29] slvi[hsel][1]_INST_0_i_36/I1}, {slvi[haddr][29] slvi[hsel][1]_INST_0_i_36/I2}, {slvi[hsel][1]_INST_0_i_72_n_0 slvi[hsel][1]_INST_0_i_36/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_37 - 
nets: {slvi[hsel][1]_INST_0_i_37_n_0 slvi[hsel][1]_INST_0_i_37/O}, {slvo[1][hconfig][6][10] slvi[hsel][1]_INST_0_i_37/I0}, {slvo[1][hconfig][6][26] slvi[hsel][1]_INST_0_i_37/I1}, {slvi[haddr][26] slvi[hsel][1]_INST_0_i_37/I2}, {slvi[hsel][1]_INST_0_i_73_n_0 slvi[hsel][1]_INST_0_i_37/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_38 - 
nets: {slvi[hsel][1]_INST_0_i_38_n_0 slvi[hsel][1]_INST_0_i_38/O}, {slvo[1][hconfig][6][7] slvi[hsel][1]_INST_0_i_38/I0}, {slvo[1][hconfig][6][23] slvi[hsel][1]_INST_0_i_38/I1}, {slvi[haddr][23] slvi[hsel][1]_INST_0_i_38/I2}, {slvi[hsel][1]_INST_0_i_74_n_0 slvi[hsel][1]_INST_0_i_38/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_39 - 
nets: {slvi[hsel][1]_INST_0_i_39_n_0 slvi[hsel][1]_INST_0_i_39/O}, {slvo[1][hconfig][6][4] slvi[hsel][1]_INST_0_i_39/I0}, {slvo[1][hconfig][6][20] slvi[hsel][1]_INST_0_i_39/I1}, {slvi[haddr][20] slvi[hsel][1]_INST_0_i_39/I2}, {slvi[hsel][1]_INST_0_i_75_n_0 slvi[hsel][1]_INST_0_i_39/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X67Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_4 - 
nets: {slvi[hsel][1]_INST_0_i_4_n_0 slvi[hsel][1]_INST_0_i_4/O}, {hsel347_out slvi[hsel][1]_INST_0_i_4/I0}, {hsel219_in slvi[hsel][1]_INST_0_i_4/I1}, {hsel2139_in slvi[hsel][1]_INST_0_i_4/I2}, {hsel354_out slvi[hsel][1]_INST_0_i_4/I3}, {hsel330_in slvi[hsel][1]_INST_0_i_4/I4}, {slvo[1][hconfig][7][0] slvi[hsel][1]_INST_0_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X64Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_40 - 
nets: {slvi[hsel][1]_INST_0_i_40_n_0 slvi[hsel][1]_INST_0_i_40/O}, {slvo[1][hconfig][4][13] slvi[hsel][1]_INST_0_i_40/I0}, {slvo[1][hconfig][4][29] slvi[hsel][1]_INST_0_i_40/I1}, {slvi[haddr][17] slvi[hsel][1]_INST_0_i_40/I2}, {slvi[hsel][1]_INST_0_i_76_n_0 slvi[hsel][1]_INST_0_i_40/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_41 - 
nets: {slvi[hsel][1]_INST_0_i_41_n_0 slvi[hsel][1]_INST_0_i_41/O}, {slvo[1][hconfig][4][10] slvi[hsel][1]_INST_0_i_41/I0}, {slvo[1][hconfig][4][26] slvi[hsel][1]_INST_0_i_41/I1}, {slvi[haddr][14] slvi[hsel][1]_INST_0_i_41/I2}, {slvi[hsel][1]_INST_0_i_77_n_0 slvi[hsel][1]_INST_0_i_41/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_42 - 
nets: {slvi[hsel][1]_INST_0_i_42_n_0 slvi[hsel][1]_INST_0_i_42/O}, {slvo[1][hconfig][4][7] slvi[hsel][1]_INST_0_i_42/I0}, {slvo[1][hconfig][4][23] slvi[hsel][1]_INST_0_i_42/I1}, {slvi[haddr][11] slvi[hsel][1]_INST_0_i_42/I2}, {slvi[hsel][1]_INST_0_i_78_n_0 slvi[hsel][1]_INST_0_i_42/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_43 - 
nets: {slvi[hsel][1]_INST_0_i_43_n_0 slvi[hsel][1]_INST_0_i_43/O}, {slvo[1][hconfig][4][4] slvi[hsel][1]_INST_0_i_43/I0}, {slvo[1][hconfig][4][20] slvi[hsel][1]_INST_0_i_43/I1}, {slvi[haddr][8] slvi[hsel][1]_INST_0_i_43/I2}, {slvi[hsel][1]_INST_0_i_79_n_0 slvi[hsel][1]_INST_0_i_43/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_44 - 
nets: {slvi[hsel][1]_INST_0_i_44_n_0 slvi[hsel][1]_INST_0_i_44/O}, {slvo[1][hconfig][4][9] slvi[hsel][1]_INST_0_i_44/I0}, {slvo[1][hconfig][4][7] slvi[hsel][1]_INST_0_i_44/I1}, {slvo[1][hconfig][4][8] slvi[hsel][1]_INST_0_i_44/I2}, {slvo[1][hconfig][4][4] slvi[hsel][1]_INST_0_i_44/I3}, {slvo[1][hconfig][4][5] slvi[hsel][1]_INST_0_i_44/I4}, {slvo[1][hconfig][4][6] slvi[hsel][1]_INST_0_i_44/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_45 - 
nets: {slvi[hsel][1]_INST_0_i_45_n_0 slvi[hsel][1]_INST_0_i_45/O}, {slvo[1][hconfig][4][14] slvi[hsel][1]_INST_0_i_45/I0}, {slvo[1][hconfig][4][13] slvi[hsel][1]_INST_0_i_45/I1}, {slvo[1][hconfig][4][15] slvi[hsel][1]_INST_0_i_45/I2}, {slvo[1][hconfig][4][10] slvi[hsel][1]_INST_0_i_45/I3}, {slvo[1][hconfig][4][11] slvi[hsel][1]_INST_0_i_45/I4}, {slvo[1][hconfig][4][12] slvi[hsel][1]_INST_0_i_45/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X79Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_46 - 
nets: {slvi[hsel][1]_INST_0_i_46_n_0 slvi[hsel][1]_INST_0_i_46/O}, {slvo[1][hconfig][4][13] slvi[hsel][1]_INST_0_i_46/I0}, {slvo[1][hconfig][4][29] slvi[hsel][1]_INST_0_i_46/I1}, {slvi[haddr][29] slvi[hsel][1]_INST_0_i_46/I2}, {slvi[hsel][1]_INST_0_i_80_n_0 slvi[hsel][1]_INST_0_i_46/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_47 - 
nets: {slvi[hsel][1]_INST_0_i_47_n_0 slvi[hsel][1]_INST_0_i_47/O}, {slvo[1][hconfig][4][10] slvi[hsel][1]_INST_0_i_47/I0}, {slvo[1][hconfig][4][26] slvi[hsel][1]_INST_0_i_47/I1}, {slvi[haddr][26] slvi[hsel][1]_INST_0_i_47/I2}, {slvi[hsel][1]_INST_0_i_81_n_0 slvi[hsel][1]_INST_0_i_47/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_48 - 
nets: {slvi[hsel][1]_INST_0_i_48_n_0 slvi[hsel][1]_INST_0_i_48/O}, {slvo[1][hconfig][4][7] slvi[hsel][1]_INST_0_i_48/I0}, {slvo[1][hconfig][4][23] slvi[hsel][1]_INST_0_i_48/I1}, {slvi[haddr][23] slvi[hsel][1]_INST_0_i_48/I2}, {slvi[hsel][1]_INST_0_i_82_n_0 slvi[hsel][1]_INST_0_i_48/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_49 - 
nets: {slvi[hsel][1]_INST_0_i_49_n_0 slvi[hsel][1]_INST_0_i_49/O}, {slvo[1][hconfig][4][4] slvi[hsel][1]_INST_0_i_49/I0}, {slvo[1][hconfig][4][20] slvi[hsel][1]_INST_0_i_49/I1}, {slvi[haddr][20] slvi[hsel][1]_INST_0_i_49/I2}, {slvi[hsel][1]_INST_0_i_83_n_0 slvi[hsel][1]_INST_0_i_49/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_5 - 
nets: {slvi[hsel][1]_INST_0_i_5_n_0 slvi[hsel][1]_INST_0_i_5/O}, {hsel348_out slvi[hsel][1]_INST_0_i_5/I0}, {hsel219_in slvi[hsel][1]_INST_0_i_5/I1}, {hsel2142_in slvi[hsel][1]_INST_0_i_5/I2}, {hsel353_out slvi[hsel][1]_INST_0_i_5/I3}, {hsel330_in slvi[hsel][1]_INST_0_i_5/I4}, {slvo[1][hconfig][6][0] slvi[hsel][1]_INST_0_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X65Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_50 - 
nets: {slvi[hsel][1]_INST_0_i_50_n_0 slvi[hsel][1]_INST_0_i_50/O}, {slvo[1][hconfig][5][13] slvi[hsel][1]_INST_0_i_50/I0}, {slvo[1][hconfig][5][29] slvi[hsel][1]_INST_0_i_50/I1}, {slvi[haddr][17] slvi[hsel][1]_INST_0_i_50/I2}, {slvi[hsel][1]_INST_0_i_84_n_0 slvi[hsel][1]_INST_0_i_50/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_51 - 
nets: {slvi[hsel][1]_INST_0_i_51_n_0 slvi[hsel][1]_INST_0_i_51/O}, {slvo[1][hconfig][5][10] slvi[hsel][1]_INST_0_i_51/I0}, {slvo[1][hconfig][5][26] slvi[hsel][1]_INST_0_i_51/I1}, {slvi[haddr][14] slvi[hsel][1]_INST_0_i_51/I2}, {slvi[hsel][1]_INST_0_i_85_n_0 slvi[hsel][1]_INST_0_i_51/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_52 - 
nets: {slvi[hsel][1]_INST_0_i_52_n_0 slvi[hsel][1]_INST_0_i_52/O}, {slvo[1][hconfig][5][7] slvi[hsel][1]_INST_0_i_52/I0}, {slvo[1][hconfig][5][23] slvi[hsel][1]_INST_0_i_52/I1}, {slvi[haddr][11] slvi[hsel][1]_INST_0_i_52/I2}, {slvi[hsel][1]_INST_0_i_86_n_0 slvi[hsel][1]_INST_0_i_52/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_53 - 
nets: {slvi[hsel][1]_INST_0_i_53_n_0 slvi[hsel][1]_INST_0_i_53/O}, {slvo[1][hconfig][5][4] slvi[hsel][1]_INST_0_i_53/I0}, {slvo[1][hconfig][5][20] slvi[hsel][1]_INST_0_i_53/I1}, {slvi[haddr][8] slvi[hsel][1]_INST_0_i_53/I2}, {slvi[hsel][1]_INST_0_i_87_n_0 slvi[hsel][1]_INST_0_i_53/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_54 - 
nets: {slvi[hsel][1]_INST_0_i_54_n_0 slvi[hsel][1]_INST_0_i_54/O}, {slvo[1][hconfig][5][9] slvi[hsel][1]_INST_0_i_54/I0}, {slvo[1][hconfig][5][7] slvi[hsel][1]_INST_0_i_54/I1}, {slvo[1][hconfig][5][8] slvi[hsel][1]_INST_0_i_54/I2}, {slvo[1][hconfig][5][4] slvi[hsel][1]_INST_0_i_54/I3}, {slvo[1][hconfig][5][5] slvi[hsel][1]_INST_0_i_54/I4}, {slvo[1][hconfig][5][6] slvi[hsel][1]_INST_0_i_54/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X61Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_55 - 
nets: {slvi[hsel][1]_INST_0_i_55_n_0 slvi[hsel][1]_INST_0_i_55/O}, {slvo[1][hconfig][5][14] slvi[hsel][1]_INST_0_i_55/I0}, {slvo[1][hconfig][5][13] slvi[hsel][1]_INST_0_i_55/I1}, {slvo[1][hconfig][5][15] slvi[hsel][1]_INST_0_i_55/I2}, {slvo[1][hconfig][5][10] slvi[hsel][1]_INST_0_i_55/I3}, {slvo[1][hconfig][5][11] slvi[hsel][1]_INST_0_i_55/I4}, {slvo[1][hconfig][5][12] slvi[hsel][1]_INST_0_i_55/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X61Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_56 - 
nets: {slvi[hsel][1]_INST_0_i_56_n_0 slvi[hsel][1]_INST_0_i_56/O}, {slvo[1][hconfig][5][13] slvi[hsel][1]_INST_0_i_56/I0}, {slvo[1][hconfig][5][29] slvi[hsel][1]_INST_0_i_56/I1}, {slvi[haddr][29] slvi[hsel][1]_INST_0_i_56/I2}, {slvi[hsel][1]_INST_0_i_88_n_0 slvi[hsel][1]_INST_0_i_56/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X65Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_57 - 
nets: {slvi[hsel][1]_INST_0_i_57_n_0 slvi[hsel][1]_INST_0_i_57/O}, {slvo[1][hconfig][5][10] slvi[hsel][1]_INST_0_i_57/I0}, {slvo[1][hconfig][5][26] slvi[hsel][1]_INST_0_i_57/I1}, {slvi[haddr][26] slvi[hsel][1]_INST_0_i_57/I2}, {slvi[hsel][1]_INST_0_i_89_n_0 slvi[hsel][1]_INST_0_i_57/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X65Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_58 - 
nets: {slvi[hsel][1]_INST_0_i_58_n_0 slvi[hsel][1]_INST_0_i_58/O}, {slvo[1][hconfig][5][7] slvi[hsel][1]_INST_0_i_58/I0}, {slvo[1][hconfig][5][23] slvi[hsel][1]_INST_0_i_58/I1}, {slvi[haddr][23] slvi[hsel][1]_INST_0_i_58/I2}, {slvi[hsel][1]_INST_0_i_90_n_0 slvi[hsel][1]_INST_0_i_58/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X65Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_59 - 
nets: {slvi[hsel][1]_INST_0_i_59_n_0 slvi[hsel][1]_INST_0_i_59/O}, {slvo[1][hconfig][5][4] slvi[hsel][1]_INST_0_i_59/I0}, {slvo[1][hconfig][5][20] slvi[hsel][1]_INST_0_i_59/I1}, {slvi[haddr][20] slvi[hsel][1]_INST_0_i_59/I2}, {slvi[hsel][1]_INST_0_i_91_n_0 slvi[hsel][1]_INST_0_i_59/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X65Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][1]_INST_0_i_6 - 
nets: {slvi[hsel][1]_INST_0_i_6_n_0 slvi[hsel][1]_INST_0_i_6/O}, {hsel350_out slvi[hsel][1]_INST_0_i_6/I0}, {slvo[1][hconfig][4][0] slvi[hsel][1]_INST_0_i_6/I1}, {hsel2148_in slvi[hsel][1]_INST_0_i_6/I2}, {hsel351_out slvi[hsel][1]_INST_0_i_6/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][1]_INST_0_i_6/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][1]_INST_0_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X75Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_60 - 
nets: {slvi[hsel][1]_INST_0_i_60_n_0 slvi[hsel][1]_INST_0_i_60/O}, {slvo[1][hconfig][7][14] slvi[hsel][1]_INST_0_i_60/I0}, {slvo[1][hconfig][7][30] slvi[hsel][1]_INST_0_i_60/I1}, {slvi[haddr][18] slvi[hsel][1]_INST_0_i_60/I2}, {slvo[1][hconfig][7][15] slvi[hsel][1]_INST_0_i_60/I3}, {slvo[1][hconfig][7][31] slvi[hsel][1]_INST_0_i_60/I4}, {slvi[haddr][19] slvi[hsel][1]_INST_0_i_60/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_61 - 
nets: {slvi[hsel][1]_INST_0_i_61_n_0 slvi[hsel][1]_INST_0_i_61/O}, {slvo[1][hconfig][7][11] slvi[hsel][1]_INST_0_i_61/I0}, {slvo[1][hconfig][7][27] slvi[hsel][1]_INST_0_i_61/I1}, {slvi[haddr][15] slvi[hsel][1]_INST_0_i_61/I2}, {slvo[1][hconfig][7][12] slvi[hsel][1]_INST_0_i_61/I3}, {slvo[1][hconfig][7][28] slvi[hsel][1]_INST_0_i_61/I4}, {slvi[haddr][16] slvi[hsel][1]_INST_0_i_61/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X60Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_62 - 
nets: {slvi[hsel][1]_INST_0_i_62_n_0 slvi[hsel][1]_INST_0_i_62/O}, {slvo[1][hconfig][7][8] slvi[hsel][1]_INST_0_i_62/I0}, {slvo[1][hconfig][7][24] slvi[hsel][1]_INST_0_i_62/I1}, {slvi[haddr][12] slvi[hsel][1]_INST_0_i_62/I2}, {slvo[1][hconfig][7][9] slvi[hsel][1]_INST_0_i_62/I3}, {slvo[1][hconfig][7][25] slvi[hsel][1]_INST_0_i_62/I4}, {slvi[haddr][13] slvi[hsel][1]_INST_0_i_62/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_63 - 
nets: {slvi[hsel][1]_INST_0_i_63_n_0 slvi[hsel][1]_INST_0_i_63/O}, {slvo[1][hconfig][7][5] slvi[hsel][1]_INST_0_i_63/I0}, {slvo[1][hconfig][7][21] slvi[hsel][1]_INST_0_i_63/I1}, {slvi[haddr][9] slvi[hsel][1]_INST_0_i_63/I2}, {slvo[1][hconfig][7][6] slvi[hsel][1]_INST_0_i_63/I3}, {slvo[1][hconfig][7][22] slvi[hsel][1]_INST_0_i_63/I4}, {slvi[haddr][10] slvi[hsel][1]_INST_0_i_63/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_64 - 
nets: {slvi[hsel][1]_INST_0_i_64_n_0 slvi[hsel][1]_INST_0_i_64/O}, {slvo[1][hconfig][7][14] slvi[hsel][1]_INST_0_i_64/I0}, {slvo[1][hconfig][7][30] slvi[hsel][1]_INST_0_i_64/I1}, {slvi[haddr][30] slvi[hsel][1]_INST_0_i_64/I2}, {slvo[1][hconfig][7][15] slvi[hsel][1]_INST_0_i_64/I3}, {slvo[1][hconfig][7][31] slvi[hsel][1]_INST_0_i_64/I4}, {slvi[haddr][31] slvi[hsel][1]_INST_0_i_64/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_65 - 
nets: {slvi[hsel][1]_INST_0_i_65_n_0 slvi[hsel][1]_INST_0_i_65/O}, {slvo[1][hconfig][7][11] slvi[hsel][1]_INST_0_i_65/I0}, {slvo[1][hconfig][7][27] slvi[hsel][1]_INST_0_i_65/I1}, {slvi[haddr][27] slvi[hsel][1]_INST_0_i_65/I2}, {slvo[1][hconfig][7][12] slvi[hsel][1]_INST_0_i_65/I3}, {slvo[1][hconfig][7][28] slvi[hsel][1]_INST_0_i_65/I4}, {slvi[haddr][28] slvi[hsel][1]_INST_0_i_65/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_66 - 
nets: {slvi[hsel][1]_INST_0_i_66_n_0 slvi[hsel][1]_INST_0_i_66/O}, {slvo[1][hconfig][7][8] slvi[hsel][1]_INST_0_i_66/I0}, {slvo[1][hconfig][7][24] slvi[hsel][1]_INST_0_i_66/I1}, {slvi[haddr][24] slvi[hsel][1]_INST_0_i_66/I2}, {slvo[1][hconfig][7][9] slvi[hsel][1]_INST_0_i_66/I3}, {slvo[1][hconfig][7][25] slvi[hsel][1]_INST_0_i_66/I4}, {slvi[haddr][25] slvi[hsel][1]_INST_0_i_66/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_67 - 
nets: {slvi[hsel][1]_INST_0_i_67_n_0 slvi[hsel][1]_INST_0_i_67/O}, {slvo[1][hconfig][7][5] slvi[hsel][1]_INST_0_i_67/I0}, {slvo[1][hconfig][7][21] slvi[hsel][1]_INST_0_i_67/I1}, {slvi[haddr][21] slvi[hsel][1]_INST_0_i_67/I2}, {slvo[1][hconfig][7][6] slvi[hsel][1]_INST_0_i_67/I3}, {slvo[1][hconfig][7][22] slvi[hsel][1]_INST_0_i_67/I4}, {slvi[haddr][22] slvi[hsel][1]_INST_0_i_67/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_68 - 
nets: {slvi[hsel][1]_INST_0_i_68_n_0 slvi[hsel][1]_INST_0_i_68/O}, {slvo[1][hconfig][6][14] slvi[hsel][1]_INST_0_i_68/I0}, {slvo[1][hconfig][6][30] slvi[hsel][1]_INST_0_i_68/I1}, {slvi[haddr][18] slvi[hsel][1]_INST_0_i_68/I2}, {slvo[1][hconfig][6][15] slvi[hsel][1]_INST_0_i_68/I3}, {slvo[1][hconfig][6][31] slvi[hsel][1]_INST_0_i_68/I4}, {slvi[haddr][19] slvi[hsel][1]_INST_0_i_68/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_69 - 
nets: {slvi[hsel][1]_INST_0_i_69_n_0 slvi[hsel][1]_INST_0_i_69/O}, {slvo[1][hconfig][6][11] slvi[hsel][1]_INST_0_i_69/I0}, {slvo[1][hconfig][6][27] slvi[hsel][1]_INST_0_i_69/I1}, {slvi[haddr][15] slvi[hsel][1]_INST_0_i_69/I2}, {slvo[1][hconfig][6][12] slvi[hsel][1]_INST_0_i_69/I3}, {slvo[1][hconfig][6][28] slvi[hsel][1]_INST_0_i_69/I4}, {slvi[haddr][16] slvi[hsel][1]_INST_0_i_69/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_7 - 
nets: {slvi[hsel][1]_INST_0_i_7_n_0 slvi[hsel][1]_INST_0_i_7/O}, {hsel349_out slvi[hsel][1]_INST_0_i_7/I0}, {slvo[1][hconfig][5][0] slvi[hsel][1]_INST_0_i_7/I1}, {hsel2145_in slvi[hsel][1]_INST_0_i_7/I2}, {hsel352_out slvi[hsel][1]_INST_0_i_7/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][1]_INST_0_i_7/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][1]_INST_0_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X65Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_70 - 
nets: {slvi[hsel][1]_INST_0_i_70_n_0 slvi[hsel][1]_INST_0_i_70/O}, {slvo[1][hconfig][6][8] slvi[hsel][1]_INST_0_i_70/I0}, {slvo[1][hconfig][6][24] slvi[hsel][1]_INST_0_i_70/I1}, {slvi[haddr][12] slvi[hsel][1]_INST_0_i_70/I2}, {slvo[1][hconfig][6][9] slvi[hsel][1]_INST_0_i_70/I3}, {slvo[1][hconfig][6][25] slvi[hsel][1]_INST_0_i_70/I4}, {slvi[haddr][13] slvi[hsel][1]_INST_0_i_70/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_71 - 
nets: {slvi[hsel][1]_INST_0_i_71_n_0 slvi[hsel][1]_INST_0_i_71/O}, {slvo[1][hconfig][6][5] slvi[hsel][1]_INST_0_i_71/I0}, {slvo[1][hconfig][6][21] slvi[hsel][1]_INST_0_i_71/I1}, {slvi[haddr][9] slvi[hsel][1]_INST_0_i_71/I2}, {slvo[1][hconfig][6][6] slvi[hsel][1]_INST_0_i_71/I3}, {slvo[1][hconfig][6][22] slvi[hsel][1]_INST_0_i_71/I4}, {slvi[haddr][10] slvi[hsel][1]_INST_0_i_71/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X61Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_72 - 
nets: {slvi[hsel][1]_INST_0_i_72_n_0 slvi[hsel][1]_INST_0_i_72/O}, {slvo[1][hconfig][6][14] slvi[hsel][1]_INST_0_i_72/I0}, {slvo[1][hconfig][6][30] slvi[hsel][1]_INST_0_i_72/I1}, {slvi[haddr][30] slvi[hsel][1]_INST_0_i_72/I2}, {slvo[1][hconfig][6][15] slvi[hsel][1]_INST_0_i_72/I3}, {slvo[1][hconfig][6][31] slvi[hsel][1]_INST_0_i_72/I4}, {slvi[haddr][31] slvi[hsel][1]_INST_0_i_72/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_73 - 
nets: {slvi[hsel][1]_INST_0_i_73_n_0 slvi[hsel][1]_INST_0_i_73/O}, {slvo[1][hconfig][6][11] slvi[hsel][1]_INST_0_i_73/I0}, {slvo[1][hconfig][6][27] slvi[hsel][1]_INST_0_i_73/I1}, {slvi[haddr][27] slvi[hsel][1]_INST_0_i_73/I2}, {slvo[1][hconfig][6][12] slvi[hsel][1]_INST_0_i_73/I3}, {slvo[1][hconfig][6][28] slvi[hsel][1]_INST_0_i_73/I4}, {slvi[haddr][28] slvi[hsel][1]_INST_0_i_73/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X70Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_74 - 
nets: {slvi[hsel][1]_INST_0_i_74_n_0 slvi[hsel][1]_INST_0_i_74/O}, {slvo[1][hconfig][6][8] slvi[hsel][1]_INST_0_i_74/I0}, {slvo[1][hconfig][6][24] slvi[hsel][1]_INST_0_i_74/I1}, {slvi[haddr][24] slvi[hsel][1]_INST_0_i_74/I2}, {slvo[1][hconfig][6][9] slvi[hsel][1]_INST_0_i_74/I3}, {slvo[1][hconfig][6][25] slvi[hsel][1]_INST_0_i_74/I4}, {slvi[haddr][25] slvi[hsel][1]_INST_0_i_74/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_75 - 
nets: {slvi[hsel][1]_INST_0_i_75_n_0 slvi[hsel][1]_INST_0_i_75/O}, {slvo[1][hconfig][6][5] slvi[hsel][1]_INST_0_i_75/I0}, {slvo[1][hconfig][6][21] slvi[hsel][1]_INST_0_i_75/I1}, {slvi[haddr][21] slvi[hsel][1]_INST_0_i_75/I2}, {slvo[1][hconfig][6][6] slvi[hsel][1]_INST_0_i_75/I3}, {slvo[1][hconfig][6][22] slvi[hsel][1]_INST_0_i_75/I4}, {slvi[haddr][22] slvi[hsel][1]_INST_0_i_75/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_76 - 
nets: {slvi[hsel][1]_INST_0_i_76_n_0 slvi[hsel][1]_INST_0_i_76/O}, {slvo[1][hconfig][4][14] slvi[hsel][1]_INST_0_i_76/I0}, {slvo[1][hconfig][4][30] slvi[hsel][1]_INST_0_i_76/I1}, {slvi[haddr][18] slvi[hsel][1]_INST_0_i_76/I2}, {slvo[1][hconfig][4][15] slvi[hsel][1]_INST_0_i_76/I3}, {slvo[1][hconfig][4][31] slvi[hsel][1]_INST_0_i_76/I4}, {slvi[haddr][19] slvi[hsel][1]_INST_0_i_76/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_77 - 
nets: {slvi[hsel][1]_INST_0_i_77_n_0 slvi[hsel][1]_INST_0_i_77/O}, {slvo[1][hconfig][4][11] slvi[hsel][1]_INST_0_i_77/I0}, {slvo[1][hconfig][4][27] slvi[hsel][1]_INST_0_i_77/I1}, {slvi[haddr][15] slvi[hsel][1]_INST_0_i_77/I2}, {slvo[1][hconfig][4][12] slvi[hsel][1]_INST_0_i_77/I3}, {slvo[1][hconfig][4][28] slvi[hsel][1]_INST_0_i_77/I4}, {slvi[haddr][16] slvi[hsel][1]_INST_0_i_77/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_78 - 
nets: {slvi[hsel][1]_INST_0_i_78_n_0 slvi[hsel][1]_INST_0_i_78/O}, {slvo[1][hconfig][4][8] slvi[hsel][1]_INST_0_i_78/I0}, {slvo[1][hconfig][4][24] slvi[hsel][1]_INST_0_i_78/I1}, {slvi[haddr][12] slvi[hsel][1]_INST_0_i_78/I2}, {slvo[1][hconfig][4][9] slvi[hsel][1]_INST_0_i_78/I3}, {slvo[1][hconfig][4][25] slvi[hsel][1]_INST_0_i_78/I4}, {slvi[haddr][13] slvi[hsel][1]_INST_0_i_78/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_79 - 
nets: {slvi[hsel][1]_INST_0_i_79_n_0 slvi[hsel][1]_INST_0_i_79/O}, {slvo[1][hconfig][4][5] slvi[hsel][1]_INST_0_i_79/I0}, {slvo[1][hconfig][4][21] slvi[hsel][1]_INST_0_i_79/I1}, {slvi[haddr][9] slvi[hsel][1]_INST_0_i_79/I2}, {slvo[1][hconfig][4][6] slvi[hsel][1]_INST_0_i_79/I3}, {slvo[1][hconfig][4][22] slvi[hsel][1]_INST_0_i_79/I4}, {slvi[haddr][10] slvi[hsel][1]_INST_0_i_79/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_8 - 
nets: {hsel347_out slvi[hsel][1]_INST_0_i_8/CO[3]}, { slvi[hsel][1]_INST_0_i_8/CO[2]}, { slvi[hsel][1]_INST_0_i_8/CO[1]}, { slvi[hsel][1]_INST_0_i_8/CO[0]}, { slvi[hsel][1]_INST_0_i_8/O[3]}, { slvi[hsel][1]_INST_0_i_8/O[2]}, { slvi[hsel][1]_INST_0_i_8/O[1]}, { slvi[hsel][1]_INST_0_i_8/O[0]}, {<const0> slvi[hsel][1]_INST_0_i_8/CI}, {<const1> slvi[hsel][1]_INST_0_i_8/CYINIT}, {<const0> slvi[hsel][1]_INST_0_i_8/DI[3]}, {<const0> slvi[hsel][1]_INST_0_i_8/DI[2]}, {<const0> slvi[hsel][1]_INST_0_i_8/DI[1]}, {<const0> slvi[hsel][1]_INST_0_i_8/DI[0]}, {slvi[hsel][1]_INST_0_i_20_n_0 slvi[hsel][1]_INST_0_i_8/S[3]}, {slvi[hsel][1]_INST_0_i_21_n_0 slvi[hsel][1]_INST_0_i_8/S[2]}, {slvi[hsel][1]_INST_0_i_22_n_0 slvi[hsel][1]_INST_0_i_8/S[1]}, {slvi[hsel][1]_INST_0_i_23_n_0 slvi[hsel][1]_INST_0_i_8/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X60Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][1]_INST_0_i_80 - 
nets: {slvi[hsel][1]_INST_0_i_80_n_0 slvi[hsel][1]_INST_0_i_80/O}, {slvo[1][hconfig][4][14] slvi[hsel][1]_INST_0_i_80/I0}, {slvo[1][hconfig][4][30] slvi[hsel][1]_INST_0_i_80/I1}, {slvi[haddr][30] slvi[hsel][1]_INST_0_i_80/I2}, {slvo[1][hconfig][4][15] slvi[hsel][1]_INST_0_i_80/I3}, {slvo[1][hconfig][4][31] slvi[hsel][1]_INST_0_i_80/I4}, {slvi[haddr][31] slvi[hsel][1]_INST_0_i_80/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_81 - 
nets: {slvi[hsel][1]_INST_0_i_81_n_0 slvi[hsel][1]_INST_0_i_81/O}, {slvo[1][hconfig][4][11] slvi[hsel][1]_INST_0_i_81/I0}, {slvo[1][hconfig][4][27] slvi[hsel][1]_INST_0_i_81/I1}, {slvi[haddr][27] slvi[hsel][1]_INST_0_i_81/I2}, {slvo[1][hconfig][4][12] slvi[hsel][1]_INST_0_i_81/I3}, {slvo[1][hconfig][4][28] slvi[hsel][1]_INST_0_i_81/I4}, {slvi[haddr][28] slvi[hsel][1]_INST_0_i_81/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_82 - 
nets: {slvi[hsel][1]_INST_0_i_82_n_0 slvi[hsel][1]_INST_0_i_82/O}, {slvo[1][hconfig][4][8] slvi[hsel][1]_INST_0_i_82/I0}, {slvo[1][hconfig][4][24] slvi[hsel][1]_INST_0_i_82/I1}, {slvi[haddr][24] slvi[hsel][1]_INST_0_i_82/I2}, {slvo[1][hconfig][4][9] slvi[hsel][1]_INST_0_i_82/I3}, {slvo[1][hconfig][4][25] slvi[hsel][1]_INST_0_i_82/I4}, {slvi[haddr][25] slvi[hsel][1]_INST_0_i_82/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_83 - 
nets: {slvi[hsel][1]_INST_0_i_83_n_0 slvi[hsel][1]_INST_0_i_83/O}, {slvo[1][hconfig][4][5] slvi[hsel][1]_INST_0_i_83/I0}, {slvo[1][hconfig][4][21] slvi[hsel][1]_INST_0_i_83/I1}, {slvi[haddr][21] slvi[hsel][1]_INST_0_i_83/I2}, {slvo[1][hconfig][4][6] slvi[hsel][1]_INST_0_i_83/I3}, {slvo[1][hconfig][4][22] slvi[hsel][1]_INST_0_i_83/I4}, {slvi[haddr][22] slvi[hsel][1]_INST_0_i_83/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_84 - 
nets: {slvi[hsel][1]_INST_0_i_84_n_0 slvi[hsel][1]_INST_0_i_84/O}, {slvo[1][hconfig][5][14] slvi[hsel][1]_INST_0_i_84/I0}, {slvo[1][hconfig][5][30] slvi[hsel][1]_INST_0_i_84/I1}, {slvi[haddr][18] slvi[hsel][1]_INST_0_i_84/I2}, {slvo[1][hconfig][5][15] slvi[hsel][1]_INST_0_i_84/I3}, {slvo[1][hconfig][5][31] slvi[hsel][1]_INST_0_i_84/I4}, {slvi[haddr][19] slvi[hsel][1]_INST_0_i_84/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_85 - 
nets: {slvi[hsel][1]_INST_0_i_85_n_0 slvi[hsel][1]_INST_0_i_85/O}, {slvo[1][hconfig][5][11] slvi[hsel][1]_INST_0_i_85/I0}, {slvo[1][hconfig][5][27] slvi[hsel][1]_INST_0_i_85/I1}, {slvi[haddr][15] slvi[hsel][1]_INST_0_i_85/I2}, {slvo[1][hconfig][5][12] slvi[hsel][1]_INST_0_i_85/I3}, {slvo[1][hconfig][5][28] slvi[hsel][1]_INST_0_i_85/I4}, {slvi[haddr][16] slvi[hsel][1]_INST_0_i_85/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_86 - 
nets: {slvi[hsel][1]_INST_0_i_86_n_0 slvi[hsel][1]_INST_0_i_86/O}, {slvo[1][hconfig][5][8] slvi[hsel][1]_INST_0_i_86/I0}, {slvo[1][hconfig][5][24] slvi[hsel][1]_INST_0_i_86/I1}, {slvi[haddr][12] slvi[hsel][1]_INST_0_i_86/I2}, {slvo[1][hconfig][5][9] slvi[hsel][1]_INST_0_i_86/I3}, {slvo[1][hconfig][5][25] slvi[hsel][1]_INST_0_i_86/I4}, {slvi[haddr][13] slvi[hsel][1]_INST_0_i_86/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_87 - 
nets: {slvi[hsel][1]_INST_0_i_87_n_0 slvi[hsel][1]_INST_0_i_87/O}, {slvo[1][hconfig][5][5] slvi[hsel][1]_INST_0_i_87/I0}, {slvo[1][hconfig][5][21] slvi[hsel][1]_INST_0_i_87/I1}, {slvi[haddr][9] slvi[hsel][1]_INST_0_i_87/I2}, {slvo[1][hconfig][5][6] slvi[hsel][1]_INST_0_i_87/I3}, {slvo[1][hconfig][5][22] slvi[hsel][1]_INST_0_i_87/I4}, {slvi[haddr][10] slvi[hsel][1]_INST_0_i_87/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_88 - 
nets: {slvi[hsel][1]_INST_0_i_88_n_0 slvi[hsel][1]_INST_0_i_88/O}, {slvo[1][hconfig][5][14] slvi[hsel][1]_INST_0_i_88/I0}, {slvo[1][hconfig][5][30] slvi[hsel][1]_INST_0_i_88/I1}, {slvi[haddr][30] slvi[hsel][1]_INST_0_i_88/I2}, {slvo[1][hconfig][5][15] slvi[hsel][1]_INST_0_i_88/I3}, {slvo[1][hconfig][5][31] slvi[hsel][1]_INST_0_i_88/I4}, {slvi[haddr][31] slvi[hsel][1]_INST_0_i_88/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_89 - 
nets: {slvi[hsel][1]_INST_0_i_89_n_0 slvi[hsel][1]_INST_0_i_89/O}, {slvo[1][hconfig][5][11] slvi[hsel][1]_INST_0_i_89/I0}, {slvo[1][hconfig][5][27] slvi[hsel][1]_INST_0_i_89/I1}, {slvi[haddr][27] slvi[hsel][1]_INST_0_i_89/I2}, {slvo[1][hconfig][5][12] slvi[hsel][1]_INST_0_i_89/I3}, {slvo[1][hconfig][5][28] slvi[hsel][1]_INST_0_i_89/I4}, {slvi[haddr][28] slvi[hsel][1]_INST_0_i_89/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_9 - 
nets: {hsel2139_in slvi[hsel][1]_INST_0_i_9/O}, {slvi[hsel][1]_INST_0_i_24_n_0 slvi[hsel][1]_INST_0_i_9/I0}, {slvi[hsel][1]_INST_0_i_25_n_0 slvi[hsel][1]_INST_0_i_9/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X63Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][1]_INST_0_i_90 - 
nets: {slvi[hsel][1]_INST_0_i_90_n_0 slvi[hsel][1]_INST_0_i_90/O}, {slvo[1][hconfig][5][8] slvi[hsel][1]_INST_0_i_90/I0}, {slvo[1][hconfig][5][24] slvi[hsel][1]_INST_0_i_90/I1}, {slvi[haddr][24] slvi[hsel][1]_INST_0_i_90/I2}, {slvo[1][hconfig][5][9] slvi[hsel][1]_INST_0_i_90/I3}, {slvo[1][hconfig][5][25] slvi[hsel][1]_INST_0_i_90/I4}, {slvi[haddr][25] slvi[hsel][1]_INST_0_i_90/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X66Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][1]_INST_0_i_91 - 
nets: {slvi[hsel][1]_INST_0_i_91_n_0 slvi[hsel][1]_INST_0_i_91/O}, {slvo[1][hconfig][5][5] slvi[hsel][1]_INST_0_i_91/I0}, {slvo[1][hconfig][5][21] slvi[hsel][1]_INST_0_i_91/I1}, {slvi[haddr][21] slvi[hsel][1]_INST_0_i_91/I2}, {slvo[1][hconfig][5][6] slvi[hsel][1]_INST_0_i_91/I3}, {slvo[1][hconfig][5][22] slvi[hsel][1]_INST_0_i_91/I4}, {slvi[haddr][22] slvi[hsel][1]_INST_0_i_91/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X65Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0 - 
nets: {slvi[hsel][2] slvi[hsel][2]_INST_0/O}, {p_1_in10_in slvi[hsel][2]_INST_0/I0}, {hsel1192_out slvi[hsel][2]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_1 - 
nets: {p_1_in10_in slvi[hsel][2]_INST_0_i_1/O}, {slvi[hsel][2]_INST_0_i_2_n_0 slvi[hsel][2]_INST_0_i_1/I0}, {slvi[hsel][2]_INST_0_i_3_n_0 slvi[hsel][2]_INST_0_i_1/I1}, {slvi[hsel][2]_INST_0_i_4_n_0 slvi[hsel][2]_INST_0_i_1/I2}, {slvi[hsel][2]_INST_0_i_5_n_0 slvi[hsel][2]_INST_0_i_1/I3}, {slvo[2][hconfig][7][1] slvi[hsel][2]_INST_0_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFF7F7F7, 
LOC: SLICE_X66Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hsel][2]_INST_0_i_10 - 
nets: {hsel2119_in slvi[hsel][2]_INST_0_i_10/O}, {slvi[hsel][2]_INST_0_i_25_n_0 slvi[hsel][2]_INST_0_i_10/I0}, {slvi[hsel][2]_INST_0_i_26_n_0 slvi[hsel][2]_INST_0_i_10/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X62Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_11 - 
nets: {hsel346_out slvi[hsel][2]_INST_0_i_11/CO[3]}, { slvi[hsel][2]_INST_0_i_11/CO[2]}, { slvi[hsel][2]_INST_0_i_11/CO[1]}, { slvi[hsel][2]_INST_0_i_11/CO[0]}, { slvi[hsel][2]_INST_0_i_11/O[3]}, { slvi[hsel][2]_INST_0_i_11/O[2]}, { slvi[hsel][2]_INST_0_i_11/O[1]}, { slvi[hsel][2]_INST_0_i_11/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_11/CI}, {<const1> slvi[hsel][2]_INST_0_i_11/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_11/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_11/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_11/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_11/DI[0]}, {slvi[hsel][2]_INST_0_i_27_n_0 slvi[hsel][2]_INST_0_i_11/S[3]}, {slvi[hsel][2]_INST_0_i_28_n_0 slvi[hsel][2]_INST_0_i_11/S[2]}, {slvi[hsel][2]_INST_0_i_29_n_0 slvi[hsel][2]_INST_0_i_11/S[1]}, {slvi[hsel][2]_INST_0_i_30_n_0 slvi[hsel][2]_INST_0_i_11/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X62Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_12 - 
nets: {hsel341_out slvi[hsel][2]_INST_0_i_12/CO[3]}, { slvi[hsel][2]_INST_0_i_12/CO[2]}, { slvi[hsel][2]_INST_0_i_12/CO[1]}, { slvi[hsel][2]_INST_0_i_12/CO[0]}, { slvi[hsel][2]_INST_0_i_12/O[3]}, { slvi[hsel][2]_INST_0_i_12/O[2]}, { slvi[hsel][2]_INST_0_i_12/O[1]}, { slvi[hsel][2]_INST_0_i_12/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_12/CI}, {<const1> slvi[hsel][2]_INST_0_i_12/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_12/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_12/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_12/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_12/DI[0]}, {slvi[hsel][2]_INST_0_i_31_n_0 slvi[hsel][2]_INST_0_i_12/S[3]}, {slvi[hsel][2]_INST_0_i_32_n_0 slvi[hsel][2]_INST_0_i_12/S[2]}, {slvi[hsel][2]_INST_0_i_33_n_0 slvi[hsel][2]_INST_0_i_12/S[1]}, {slvi[hsel][2]_INST_0_i_34_n_0 slvi[hsel][2]_INST_0_i_12/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_13 - 
nets: {hsel2125_in slvi[hsel][2]_INST_0_i_13/O}, {slvi[hsel][2]_INST_0_i_35_n_0 slvi[hsel][2]_INST_0_i_13/I0}, {slvi[hsel][2]_INST_0_i_36_n_0 slvi[hsel][2]_INST_0_i_13/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X73Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_14 - 
nets: {hsel344_out slvi[hsel][2]_INST_0_i_14/CO[3]}, { slvi[hsel][2]_INST_0_i_14/CO[2]}, { slvi[hsel][2]_INST_0_i_14/CO[1]}, { slvi[hsel][2]_INST_0_i_14/CO[0]}, { slvi[hsel][2]_INST_0_i_14/O[3]}, { slvi[hsel][2]_INST_0_i_14/O[2]}, { slvi[hsel][2]_INST_0_i_14/O[1]}, { slvi[hsel][2]_INST_0_i_14/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_14/CI}, {<const1> slvi[hsel][2]_INST_0_i_14/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_14/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_14/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_14/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_14/DI[0]}, {slvi[hsel][2]_INST_0_i_37_n_0 slvi[hsel][2]_INST_0_i_14/S[3]}, {slvi[hsel][2]_INST_0_i_38_n_0 slvi[hsel][2]_INST_0_i_14/S[2]}, {slvi[hsel][2]_INST_0_i_39_n_0 slvi[hsel][2]_INST_0_i_14/S[1]}, {slvi[hsel][2]_INST_0_i_40_n_0 slvi[hsel][2]_INST_0_i_14/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X77Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_15 - 
nets: {hsel342_out slvi[hsel][2]_INST_0_i_15/CO[3]}, { slvi[hsel][2]_INST_0_i_15/CO[2]}, { slvi[hsel][2]_INST_0_i_15/CO[1]}, { slvi[hsel][2]_INST_0_i_15/CO[0]}, { slvi[hsel][2]_INST_0_i_15/O[3]}, { slvi[hsel][2]_INST_0_i_15/O[2]}, { slvi[hsel][2]_INST_0_i_15/O[1]}, { slvi[hsel][2]_INST_0_i_15/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_15/CI}, {<const1> slvi[hsel][2]_INST_0_i_15/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_15/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_15/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_15/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_15/DI[0]}, {slvi[hsel][2]_INST_0_i_41_n_0 slvi[hsel][2]_INST_0_i_15/S[3]}, {slvi[hsel][2]_INST_0_i_42_n_0 slvi[hsel][2]_INST_0_i_15/S[2]}, {slvi[hsel][2]_INST_0_i_43_n_0 slvi[hsel][2]_INST_0_i_15/S[1]}, {slvi[hsel][2]_INST_0_i_44_n_0 slvi[hsel][2]_INST_0_i_15/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X73Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_16 - 
nets: {hsel2128_in slvi[hsel][2]_INST_0_i_16/O}, {slvi[hsel][2]_INST_0_i_45_n_0 slvi[hsel][2]_INST_0_i_16/I0}, {slvi[hsel][2]_INST_0_i_46_n_0 slvi[hsel][2]_INST_0_i_16/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X78Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_17 - 
nets: {hsel343_out slvi[hsel][2]_INST_0_i_17/CO[3]}, { slvi[hsel][2]_INST_0_i_17/CO[2]}, { slvi[hsel][2]_INST_0_i_17/CO[1]}, { slvi[hsel][2]_INST_0_i_17/CO[0]}, { slvi[hsel][2]_INST_0_i_17/O[3]}, { slvi[hsel][2]_INST_0_i_17/O[2]}, { slvi[hsel][2]_INST_0_i_17/O[1]}, { slvi[hsel][2]_INST_0_i_17/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_17/CI}, {<const1> slvi[hsel][2]_INST_0_i_17/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_17/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_17/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_17/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_17/DI[0]}, {slvi[hsel][2]_INST_0_i_47_n_0 slvi[hsel][2]_INST_0_i_17/S[3]}, {slvi[hsel][2]_INST_0_i_48_n_0 slvi[hsel][2]_INST_0_i_17/S[2]}, {slvi[hsel][2]_INST_0_i_49_n_0 slvi[hsel][2]_INST_0_i_17/S[1]}, {slvi[hsel][2]_INST_0_i_50_n_0 slvi[hsel][2]_INST_0_i_17/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_18 - 
nets: {hsel340_out slvi[hsel][2]_INST_0_i_18/CO[3]}, { slvi[hsel][2]_INST_0_i_18/CO[2]}, { slvi[hsel][2]_INST_0_i_18/CO[1]}, { slvi[hsel][2]_INST_0_i_18/CO[0]}, { slvi[hsel][2]_INST_0_i_18/O[3]}, { slvi[hsel][2]_INST_0_i_18/O[2]}, { slvi[hsel][2]_INST_0_i_18/O[1]}, { slvi[hsel][2]_INST_0_i_18/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_18/CI}, {<const1> slvi[hsel][2]_INST_0_i_18/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_18/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_18/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_18/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_18/DI[0]}, {slvi[hsel][2]_INST_0_i_51_n_0 slvi[hsel][2]_INST_0_i_18/S[3]}, {slvi[hsel][2]_INST_0_i_52_n_0 slvi[hsel][2]_INST_0_i_18/S[2]}, {slvi[hsel][2]_INST_0_i_53_n_0 slvi[hsel][2]_INST_0_i_18/S[1]}, {slvi[hsel][2]_INST_0_i_54_n_0 slvi[hsel][2]_INST_0_i_18/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_19 - 
nets: {hsel2122_in slvi[hsel][2]_INST_0_i_19/O}, {slvi[hsel][2]_INST_0_i_55_n_0 slvi[hsel][2]_INST_0_i_19/I0}, {slvi[hsel][2]_INST_0_i_56_n_0 slvi[hsel][2]_INST_0_i_19/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X73Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_2 - 
nets: {slvi[hsel][2]_INST_0_i_2_n_0 slvi[hsel][2]_INST_0_i_2/O}, {slvo[2][hconfig][5][1] slvi[hsel][2]_INST_0_i_2/I0}, {slvi[hsel][2]_INST_0_i_6_n_0 slvi[hsel][2]_INST_0_i_2/I1}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_20 - 
nets: {hsel345_out slvi[hsel][2]_INST_0_i_20/CO[3]}, { slvi[hsel][2]_INST_0_i_20/CO[2]}, { slvi[hsel][2]_INST_0_i_20/CO[1]}, { slvi[hsel][2]_INST_0_i_20/CO[0]}, { slvi[hsel][2]_INST_0_i_20/O[3]}, { slvi[hsel][2]_INST_0_i_20/O[2]}, { slvi[hsel][2]_INST_0_i_20/O[1]}, { slvi[hsel][2]_INST_0_i_20/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_20/CI}, {<const1> slvi[hsel][2]_INST_0_i_20/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_20/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_20/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_20/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_20/DI[0]}, {slvi[hsel][2]_INST_0_i_57_n_0 slvi[hsel][2]_INST_0_i_20/S[3]}, {slvi[hsel][2]_INST_0_i_58_n_0 slvi[hsel][2]_INST_0_i_20/S[2]}, {slvi[hsel][2]_INST_0_i_59_n_0 slvi[hsel][2]_INST_0_i_20/S[1]}, {slvi[hsel][2]_INST_0_i_60_n_0 slvi[hsel][2]_INST_0_i_20/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_21 - 
nets: {slvi[hsel][2]_INST_0_i_21_n_0 slvi[hsel][2]_INST_0_i_21/O}, {slvo[2][hconfig][7][13] slvi[hsel][2]_INST_0_i_21/I0}, {slvo[2][hconfig][7][29] slvi[hsel][2]_INST_0_i_21/I1}, {slvi[haddr][17] slvi[hsel][2]_INST_0_i_21/I2}, {slvi[hsel][2]_INST_0_i_61_n_0 slvi[hsel][2]_INST_0_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_22 - 
nets: {slvi[hsel][2]_INST_0_i_22_n_0 slvi[hsel][2]_INST_0_i_22/O}, {slvo[2][hconfig][7][10] slvi[hsel][2]_INST_0_i_22/I0}, {slvo[2][hconfig][7][26] slvi[hsel][2]_INST_0_i_22/I1}, {slvi[haddr][14] slvi[hsel][2]_INST_0_i_22/I2}, {slvi[hsel][2]_INST_0_i_62_n_0 slvi[hsel][2]_INST_0_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_23 - 
nets: {slvi[hsel][2]_INST_0_i_23_n_0 slvi[hsel][2]_INST_0_i_23/O}, {slvo[2][hconfig][7][7] slvi[hsel][2]_INST_0_i_23/I0}, {slvo[2][hconfig][7][23] slvi[hsel][2]_INST_0_i_23/I1}, {slvi[haddr][11] slvi[hsel][2]_INST_0_i_23/I2}, {slvi[hsel][2]_INST_0_i_63_n_0 slvi[hsel][2]_INST_0_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_24 - 
nets: {slvi[hsel][2]_INST_0_i_24_n_0 slvi[hsel][2]_INST_0_i_24/O}, {slvo[2][hconfig][7][4] slvi[hsel][2]_INST_0_i_24/I0}, {slvo[2][hconfig][7][20] slvi[hsel][2]_INST_0_i_24/I1}, {slvi[haddr][8] slvi[hsel][2]_INST_0_i_24/I2}, {slvi[hsel][2]_INST_0_i_64_n_0 slvi[hsel][2]_INST_0_i_24/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_25 - 
nets: {slvi[hsel][2]_INST_0_i_25_n_0 slvi[hsel][2]_INST_0_i_25/O}, {slvo[2][hconfig][7][9] slvi[hsel][2]_INST_0_i_25/I0}, {slvo[2][hconfig][7][7] slvi[hsel][2]_INST_0_i_25/I1}, {slvo[2][hconfig][7][8] slvi[hsel][2]_INST_0_i_25/I2}, {slvo[2][hconfig][7][4] slvi[hsel][2]_INST_0_i_25/I3}, {slvo[2][hconfig][7][5] slvi[hsel][2]_INST_0_i_25/I4}, {slvo[2][hconfig][7][6] slvi[hsel][2]_INST_0_i_25/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X62Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_26 - 
nets: {slvi[hsel][2]_INST_0_i_26_n_0 slvi[hsel][2]_INST_0_i_26/O}, {slvo[2][hconfig][7][14] slvi[hsel][2]_INST_0_i_26/I0}, {slvo[2][hconfig][7][13] slvi[hsel][2]_INST_0_i_26/I1}, {slvo[2][hconfig][7][15] slvi[hsel][2]_INST_0_i_26/I2}, {slvo[2][hconfig][7][10] slvi[hsel][2]_INST_0_i_26/I3}, {slvo[2][hconfig][7][11] slvi[hsel][2]_INST_0_i_26/I4}, {slvo[2][hconfig][7][12] slvi[hsel][2]_INST_0_i_26/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X62Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_27 - 
nets: {slvi[hsel][2]_INST_0_i_27_n_0 slvi[hsel][2]_INST_0_i_27/O}, {slvo[2][hconfig][7][13] slvi[hsel][2]_INST_0_i_27/I0}, {slvo[2][hconfig][7][29] slvi[hsel][2]_INST_0_i_27/I1}, {slvi[haddr][29] slvi[hsel][2]_INST_0_i_27/I2}, {slvi[hsel][2]_INST_0_i_65_n_0 slvi[hsel][2]_INST_0_i_27/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_28 - 
nets: {slvi[hsel][2]_INST_0_i_28_n_0 slvi[hsel][2]_INST_0_i_28/O}, {slvo[2][hconfig][7][10] slvi[hsel][2]_INST_0_i_28/I0}, {slvo[2][hconfig][7][26] slvi[hsel][2]_INST_0_i_28/I1}, {slvi[haddr][26] slvi[hsel][2]_INST_0_i_28/I2}, {slvi[hsel][2]_INST_0_i_66_n_0 slvi[hsel][2]_INST_0_i_28/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_29 - 
nets: {slvi[hsel][2]_INST_0_i_29_n_0 slvi[hsel][2]_INST_0_i_29/O}, {slvo[2][hconfig][7][7] slvi[hsel][2]_INST_0_i_29/I0}, {slvo[2][hconfig][7][23] slvi[hsel][2]_INST_0_i_29/I1}, {slvi[haddr][23] slvi[hsel][2]_INST_0_i_29/I2}, {slvi[hsel][2]_INST_0_i_67_n_0 slvi[hsel][2]_INST_0_i_29/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_3 - 
nets: {slvi[hsel][2]_INST_0_i_3_n_0 slvi[hsel][2]_INST_0_i_3/O}, {slvo[2][hconfig][4][1] slvi[hsel][2]_INST_0_i_3/I0}, {slvi[hsel][2]_INST_0_i_7_n_0 slvi[hsel][2]_INST_0_i_3/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_30 - 
nets: {slvi[hsel][2]_INST_0_i_30_n_0 slvi[hsel][2]_INST_0_i_30/O}, {slvo[2][hconfig][7][4] slvi[hsel][2]_INST_0_i_30/I0}, {slvo[2][hconfig][7][20] slvi[hsel][2]_INST_0_i_30/I1}, {slvi[haddr][20] slvi[hsel][2]_INST_0_i_30/I2}, {slvi[hsel][2]_INST_0_i_68_n_0 slvi[hsel][2]_INST_0_i_30/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X62Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_31 - 
nets: {slvi[hsel][2]_INST_0_i_31_n_0 slvi[hsel][2]_INST_0_i_31/O}, {slvo[2][hconfig][5][13] slvi[hsel][2]_INST_0_i_31/I0}, {slvo[2][hconfig][5][29] slvi[hsel][2]_INST_0_i_31/I1}, {slvi[haddr][17] slvi[hsel][2]_INST_0_i_31/I2}, {slvi[hsel][2]_INST_0_i_69_n_0 slvi[hsel][2]_INST_0_i_31/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_32 - 
nets: {slvi[hsel][2]_INST_0_i_32_n_0 slvi[hsel][2]_INST_0_i_32/O}, {slvo[2][hconfig][5][10] slvi[hsel][2]_INST_0_i_32/I0}, {slvo[2][hconfig][5][26] slvi[hsel][2]_INST_0_i_32/I1}, {slvi[haddr][14] slvi[hsel][2]_INST_0_i_32/I2}, {slvi[hsel][2]_INST_0_i_70_n_0 slvi[hsel][2]_INST_0_i_32/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_33 - 
nets: {slvi[hsel][2]_INST_0_i_33_n_0 slvi[hsel][2]_INST_0_i_33/O}, {slvo[2][hconfig][5][7] slvi[hsel][2]_INST_0_i_33/I0}, {slvo[2][hconfig][5][23] slvi[hsel][2]_INST_0_i_33/I1}, {slvi[haddr][11] slvi[hsel][2]_INST_0_i_33/I2}, {slvi[hsel][2]_INST_0_i_71_n_0 slvi[hsel][2]_INST_0_i_33/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_34 - 
nets: {slvi[hsel][2]_INST_0_i_34_n_0 slvi[hsel][2]_INST_0_i_34/O}, {slvo[2][hconfig][5][4] slvi[hsel][2]_INST_0_i_34/I0}, {slvo[2][hconfig][5][20] slvi[hsel][2]_INST_0_i_34/I1}, {slvi[haddr][8] slvi[hsel][2]_INST_0_i_34/I2}, {slvi[hsel][2]_INST_0_i_72_n_0 slvi[hsel][2]_INST_0_i_34/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_35 - 
nets: {slvi[hsel][2]_INST_0_i_35_n_0 slvi[hsel][2]_INST_0_i_35/O}, {slvo[2][hconfig][5][9] slvi[hsel][2]_INST_0_i_35/I0}, {slvo[2][hconfig][5][7] slvi[hsel][2]_INST_0_i_35/I1}, {slvo[2][hconfig][5][8] slvi[hsel][2]_INST_0_i_35/I2}, {slvo[2][hconfig][5][4] slvi[hsel][2]_INST_0_i_35/I3}, {slvo[2][hconfig][5][5] slvi[hsel][2]_INST_0_i_35/I4}, {slvo[2][hconfig][5][6] slvi[hsel][2]_INST_0_i_35/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X73Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_36 - 
nets: {slvi[hsel][2]_INST_0_i_36_n_0 slvi[hsel][2]_INST_0_i_36/O}, {slvo[2][hconfig][5][14] slvi[hsel][2]_INST_0_i_36/I0}, {slvo[2][hconfig][5][13] slvi[hsel][2]_INST_0_i_36/I1}, {slvo[2][hconfig][5][15] slvi[hsel][2]_INST_0_i_36/I2}, {slvo[2][hconfig][5][10] slvi[hsel][2]_INST_0_i_36/I3}, {slvo[2][hconfig][5][11] slvi[hsel][2]_INST_0_i_36/I4}, {slvo[2][hconfig][5][12] slvi[hsel][2]_INST_0_i_36/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X73Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_37 - 
nets: {slvi[hsel][2]_INST_0_i_37_n_0 slvi[hsel][2]_INST_0_i_37/O}, {slvo[2][hconfig][5][13] slvi[hsel][2]_INST_0_i_37/I0}, {slvo[2][hconfig][5][29] slvi[hsel][2]_INST_0_i_37/I1}, {slvi[haddr][29] slvi[hsel][2]_INST_0_i_37/I2}, {slvi[hsel][2]_INST_0_i_73_n_0 slvi[hsel][2]_INST_0_i_37/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_38 - 
nets: {slvi[hsel][2]_INST_0_i_38_n_0 slvi[hsel][2]_INST_0_i_38/O}, {slvo[2][hconfig][5][10] slvi[hsel][2]_INST_0_i_38/I0}, {slvo[2][hconfig][5][26] slvi[hsel][2]_INST_0_i_38/I1}, {slvi[haddr][26] slvi[hsel][2]_INST_0_i_38/I2}, {slvi[hsel][2]_INST_0_i_74_n_0 slvi[hsel][2]_INST_0_i_38/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_39 - 
nets: {slvi[hsel][2]_INST_0_i_39_n_0 slvi[hsel][2]_INST_0_i_39/O}, {slvo[2][hconfig][5][7] slvi[hsel][2]_INST_0_i_39/I0}, {slvo[2][hconfig][5][23] slvi[hsel][2]_INST_0_i_39/I1}, {slvi[haddr][23] slvi[hsel][2]_INST_0_i_39/I2}, {slvi[hsel][2]_INST_0_i_75_n_0 slvi[hsel][2]_INST_0_i_39/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_4 - 
nets: {slvi[hsel][2]_INST_0_i_4_n_0 slvi[hsel][2]_INST_0_i_4/O}, {slvi[hsel][2]_INST_0_i_8_n_0 slvi[hsel][2]_INST_0_i_4/I0}, {slvo[2][hconfig][6][1] slvi[hsel][2]_INST_0_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X67Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][2]_INST_0_i_40 - 
nets: {slvi[hsel][2]_INST_0_i_40_n_0 slvi[hsel][2]_INST_0_i_40/O}, {slvo[2][hconfig][5][4] slvi[hsel][2]_INST_0_i_40/I0}, {slvo[2][hconfig][5][20] slvi[hsel][2]_INST_0_i_40/I1}, {slvi[haddr][20] slvi[hsel][2]_INST_0_i_40/I2}, {slvi[hsel][2]_INST_0_i_76_n_0 slvi[hsel][2]_INST_0_i_40/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X77Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_41 - 
nets: {slvi[hsel][2]_INST_0_i_41_n_0 slvi[hsel][2]_INST_0_i_41/O}, {slvo[2][hconfig][4][13] slvi[hsel][2]_INST_0_i_41/I0}, {slvo[2][hconfig][4][29] slvi[hsel][2]_INST_0_i_41/I1}, {slvi[haddr][17] slvi[hsel][2]_INST_0_i_41/I2}, {slvi[hsel][2]_INST_0_i_77_n_0 slvi[hsel][2]_INST_0_i_41/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_42 - 
nets: {slvi[hsel][2]_INST_0_i_42_n_0 slvi[hsel][2]_INST_0_i_42/O}, {slvo[2][hconfig][4][10] slvi[hsel][2]_INST_0_i_42/I0}, {slvo[2][hconfig][4][26] slvi[hsel][2]_INST_0_i_42/I1}, {slvi[haddr][14] slvi[hsel][2]_INST_0_i_42/I2}, {slvi[hsel][2]_INST_0_i_78_n_0 slvi[hsel][2]_INST_0_i_42/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_43 - 
nets: {slvi[hsel][2]_INST_0_i_43_n_0 slvi[hsel][2]_INST_0_i_43/O}, {slvo[2][hconfig][4][7] slvi[hsel][2]_INST_0_i_43/I0}, {slvo[2][hconfig][4][23] slvi[hsel][2]_INST_0_i_43/I1}, {slvi[haddr][11] slvi[hsel][2]_INST_0_i_43/I2}, {slvi[hsel][2]_INST_0_i_79_n_0 slvi[hsel][2]_INST_0_i_43/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_44 - 
nets: {slvi[hsel][2]_INST_0_i_44_n_0 slvi[hsel][2]_INST_0_i_44/O}, {slvo[2][hconfig][4][4] slvi[hsel][2]_INST_0_i_44/I0}, {slvo[2][hconfig][4][20] slvi[hsel][2]_INST_0_i_44/I1}, {slvi[haddr][8] slvi[hsel][2]_INST_0_i_44/I2}, {slvi[hsel][2]_INST_0_i_80_n_0 slvi[hsel][2]_INST_0_i_44/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X73Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_45 - 
nets: {slvi[hsel][2]_INST_0_i_45_n_0 slvi[hsel][2]_INST_0_i_45/O}, {slvo[2][hconfig][4][9] slvi[hsel][2]_INST_0_i_45/I0}, {slvo[2][hconfig][4][7] slvi[hsel][2]_INST_0_i_45/I1}, {slvo[2][hconfig][4][8] slvi[hsel][2]_INST_0_i_45/I2}, {slvo[2][hconfig][4][4] slvi[hsel][2]_INST_0_i_45/I3}, {slvo[2][hconfig][4][5] slvi[hsel][2]_INST_0_i_45/I4}, {slvo[2][hconfig][4][6] slvi[hsel][2]_INST_0_i_45/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_46 - 
nets: {slvi[hsel][2]_INST_0_i_46_n_0 slvi[hsel][2]_INST_0_i_46/O}, {slvo[2][hconfig][4][14] slvi[hsel][2]_INST_0_i_46/I0}, {slvo[2][hconfig][4][13] slvi[hsel][2]_INST_0_i_46/I1}, {slvo[2][hconfig][4][15] slvi[hsel][2]_INST_0_i_46/I2}, {slvo[2][hconfig][4][10] slvi[hsel][2]_INST_0_i_46/I3}, {slvo[2][hconfig][4][11] slvi[hsel][2]_INST_0_i_46/I4}, {slvo[2][hconfig][4][12] slvi[hsel][2]_INST_0_i_46/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_47 - 
nets: {slvi[hsel][2]_INST_0_i_47_n_0 slvi[hsel][2]_INST_0_i_47/O}, {slvo[2][hconfig][4][13] slvi[hsel][2]_INST_0_i_47/I0}, {slvo[2][hconfig][4][29] slvi[hsel][2]_INST_0_i_47/I1}, {slvi[haddr][29] slvi[hsel][2]_INST_0_i_47/I2}, {slvi[hsel][2]_INST_0_i_81_n_0 slvi[hsel][2]_INST_0_i_47/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_48 - 
nets: {slvi[hsel][2]_INST_0_i_48_n_0 slvi[hsel][2]_INST_0_i_48/O}, {slvo[2][hconfig][4][10] slvi[hsel][2]_INST_0_i_48/I0}, {slvo[2][hconfig][4][26] slvi[hsel][2]_INST_0_i_48/I1}, {slvi[haddr][26] slvi[hsel][2]_INST_0_i_48/I2}, {slvi[hsel][2]_INST_0_i_82_n_0 slvi[hsel][2]_INST_0_i_48/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_49 - 
nets: {slvi[hsel][2]_INST_0_i_49_n_0 slvi[hsel][2]_INST_0_i_49/O}, {slvo[2][hconfig][4][7] slvi[hsel][2]_INST_0_i_49/I0}, {slvo[2][hconfig][4][23] slvi[hsel][2]_INST_0_i_49/I1}, {slvi[haddr][23] slvi[hsel][2]_INST_0_i_49/I2}, {slvi[hsel][2]_INST_0_i_83_n_0 slvi[hsel][2]_INST_0_i_49/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_5 - 
nets: {slvi[hsel][2]_INST_0_i_5_n_0 slvi[hsel][2]_INST_0_i_5/O}, {hsel339_out slvi[hsel][2]_INST_0_i_5/I0}, {hsel219_in slvi[hsel][2]_INST_0_i_5/I1}, {hsel2119_in slvi[hsel][2]_INST_0_i_5/I2}, {hsel346_out slvi[hsel][2]_INST_0_i_5/I3}, {hsel330_in slvi[hsel][2]_INST_0_i_5/I4}, {slvo[2][hconfig][7][0] slvi[hsel][2]_INST_0_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X65Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_50 - 
nets: {slvi[hsel][2]_INST_0_i_50_n_0 slvi[hsel][2]_INST_0_i_50/O}, {slvo[2][hconfig][4][4] slvi[hsel][2]_INST_0_i_50/I0}, {slvo[2][hconfig][4][20] slvi[hsel][2]_INST_0_i_50/I1}, {slvi[haddr][20] slvi[hsel][2]_INST_0_i_50/I2}, {slvi[hsel][2]_INST_0_i_84_n_0 slvi[hsel][2]_INST_0_i_50/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_51 - 
nets: {slvi[hsel][2]_INST_0_i_51_n_0 slvi[hsel][2]_INST_0_i_51/O}, {slvo[2][hconfig][6][13] slvi[hsel][2]_INST_0_i_51/I0}, {slvo[2][hconfig][6][29] slvi[hsel][2]_INST_0_i_51/I1}, {slvi[haddr][17] slvi[hsel][2]_INST_0_i_51/I2}, {slvi[hsel][2]_INST_0_i_85_n_0 slvi[hsel][2]_INST_0_i_51/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_52 - 
nets: {slvi[hsel][2]_INST_0_i_52_n_0 slvi[hsel][2]_INST_0_i_52/O}, {slvo[2][hconfig][6][10] slvi[hsel][2]_INST_0_i_52/I0}, {slvo[2][hconfig][6][26] slvi[hsel][2]_INST_0_i_52/I1}, {slvi[haddr][14] slvi[hsel][2]_INST_0_i_52/I2}, {slvi[hsel][2]_INST_0_i_86_n_0 slvi[hsel][2]_INST_0_i_52/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_53 - 
nets: {slvi[hsel][2]_INST_0_i_53_n_0 slvi[hsel][2]_INST_0_i_53/O}, {slvo[2][hconfig][6][7] slvi[hsel][2]_INST_0_i_53/I0}, {slvo[2][hconfig][6][23] slvi[hsel][2]_INST_0_i_53/I1}, {slvi[haddr][11] slvi[hsel][2]_INST_0_i_53/I2}, {slvi[hsel][2]_INST_0_i_87_n_0 slvi[hsel][2]_INST_0_i_53/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_54 - 
nets: {slvi[hsel][2]_INST_0_i_54_n_0 slvi[hsel][2]_INST_0_i_54/O}, {slvo[2][hconfig][6][4] slvi[hsel][2]_INST_0_i_54/I0}, {slvo[2][hconfig][6][20] slvi[hsel][2]_INST_0_i_54/I1}, {slvi[haddr][8] slvi[hsel][2]_INST_0_i_54/I2}, {slvi[hsel][2]_INST_0_i_88_n_0 slvi[hsel][2]_INST_0_i_54/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_55 - 
nets: {slvi[hsel][2]_INST_0_i_55_n_0 slvi[hsel][2]_INST_0_i_55/O}, {slvo[2][hconfig][6][9] slvi[hsel][2]_INST_0_i_55/I0}, {slvo[2][hconfig][6][7] slvi[hsel][2]_INST_0_i_55/I1}, {slvo[2][hconfig][6][8] slvi[hsel][2]_INST_0_i_55/I2}, {slvo[2][hconfig][6][4] slvi[hsel][2]_INST_0_i_55/I3}, {slvo[2][hconfig][6][5] slvi[hsel][2]_INST_0_i_55/I4}, {slvo[2][hconfig][6][6] slvi[hsel][2]_INST_0_i_55/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X73Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_56 - 
nets: {slvi[hsel][2]_INST_0_i_56_n_0 slvi[hsel][2]_INST_0_i_56/O}, {slvo[2][hconfig][6][14] slvi[hsel][2]_INST_0_i_56/I0}, {slvo[2][hconfig][6][13] slvi[hsel][2]_INST_0_i_56/I1}, {slvo[2][hconfig][6][15] slvi[hsel][2]_INST_0_i_56/I2}, {slvo[2][hconfig][6][10] slvi[hsel][2]_INST_0_i_56/I3}, {slvo[2][hconfig][6][11] slvi[hsel][2]_INST_0_i_56/I4}, {slvo[2][hconfig][6][12] slvi[hsel][2]_INST_0_i_56/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X74Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_57 - 
nets: {slvi[hsel][2]_INST_0_i_57_n_0 slvi[hsel][2]_INST_0_i_57/O}, {slvo[2][hconfig][6][13] slvi[hsel][2]_INST_0_i_57/I0}, {slvo[2][hconfig][6][29] slvi[hsel][2]_INST_0_i_57/I1}, {slvi[haddr][29] slvi[hsel][2]_INST_0_i_57/I2}, {slvi[hsel][2]_INST_0_i_89_n_0 slvi[hsel][2]_INST_0_i_57/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_58 - 
nets: {slvi[hsel][2]_INST_0_i_58_n_0 slvi[hsel][2]_INST_0_i_58/O}, {slvo[2][hconfig][6][10] slvi[hsel][2]_INST_0_i_58/I0}, {slvo[2][hconfig][6][26] slvi[hsel][2]_INST_0_i_58/I1}, {slvi[haddr][26] slvi[hsel][2]_INST_0_i_58/I2}, {slvi[hsel][2]_INST_0_i_90_n_0 slvi[hsel][2]_INST_0_i_58/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_59 - 
nets: {slvi[hsel][2]_INST_0_i_59_n_0 slvi[hsel][2]_INST_0_i_59/O}, {slvo[2][hconfig][6][7] slvi[hsel][2]_INST_0_i_59/I0}, {slvo[2][hconfig][6][23] slvi[hsel][2]_INST_0_i_59/I1}, {slvi[haddr][23] slvi[hsel][2]_INST_0_i_59/I2}, {slvi[hsel][2]_INST_0_i_91_n_0 slvi[hsel][2]_INST_0_i_59/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_6 - 
nets: {slvi[hsel][2]_INST_0_i_6_n_0 slvi[hsel][2]_INST_0_i_6/O}, {hsel341_out slvi[hsel][2]_INST_0_i_6/I0}, {slvo[2][hconfig][5][0] slvi[hsel][2]_INST_0_i_6/I1}, {hsel2125_in slvi[hsel][2]_INST_0_i_6/I2}, {hsel344_out slvi[hsel][2]_INST_0_i_6/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][2]_INST_0_i_6/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][2]_INST_0_i_6/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X73Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_60 - 
nets: {slvi[hsel][2]_INST_0_i_60_n_0 slvi[hsel][2]_INST_0_i_60/O}, {slvo[2][hconfig][6][4] slvi[hsel][2]_INST_0_i_60/I0}, {slvo[2][hconfig][6][20] slvi[hsel][2]_INST_0_i_60/I1}, {slvi[haddr][20] slvi[hsel][2]_INST_0_i_60/I2}, {slvi[hsel][2]_INST_0_i_92_n_0 slvi[hsel][2]_INST_0_i_60/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][2]_INST_0_i_61 - 
nets: {slvi[hsel][2]_INST_0_i_61_n_0 slvi[hsel][2]_INST_0_i_61/O}, {slvo[2][hconfig][7][14] slvi[hsel][2]_INST_0_i_61/I0}, {slvo[2][hconfig][7][30] slvi[hsel][2]_INST_0_i_61/I1}, {slvi[haddr][18] slvi[hsel][2]_INST_0_i_61/I2}, {slvo[2][hconfig][7][15] slvi[hsel][2]_INST_0_i_61/I3}, {slvo[2][hconfig][7][31] slvi[hsel][2]_INST_0_i_61/I4}, {slvi[haddr][19] slvi[hsel][2]_INST_0_i_61/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_62 - 
nets: {slvi[hsel][2]_INST_0_i_62_n_0 slvi[hsel][2]_INST_0_i_62/O}, {slvo[2][hconfig][7][11] slvi[hsel][2]_INST_0_i_62/I0}, {slvo[2][hconfig][7][27] slvi[hsel][2]_INST_0_i_62/I1}, {slvi[haddr][15] slvi[hsel][2]_INST_0_i_62/I2}, {slvo[2][hconfig][7][12] slvi[hsel][2]_INST_0_i_62/I3}, {slvo[2][hconfig][7][28] slvi[hsel][2]_INST_0_i_62/I4}, {slvi[haddr][16] slvi[hsel][2]_INST_0_i_62/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X64Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_63 - 
nets: {slvi[hsel][2]_INST_0_i_63_n_0 slvi[hsel][2]_INST_0_i_63/O}, {slvo[2][hconfig][7][8] slvi[hsel][2]_INST_0_i_63/I0}, {slvo[2][hconfig][7][24] slvi[hsel][2]_INST_0_i_63/I1}, {slvi[haddr][12] slvi[hsel][2]_INST_0_i_63/I2}, {slvo[2][hconfig][7][9] slvi[hsel][2]_INST_0_i_63/I3}, {slvo[2][hconfig][7][25] slvi[hsel][2]_INST_0_i_63/I4}, {slvi[haddr][13] slvi[hsel][2]_INST_0_i_63/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_64 - 
nets: {slvi[hsel][2]_INST_0_i_64_n_0 slvi[hsel][2]_INST_0_i_64/O}, {slvo[2][hconfig][7][5] slvi[hsel][2]_INST_0_i_64/I0}, {slvo[2][hconfig][7][21] slvi[hsel][2]_INST_0_i_64/I1}, {slvi[haddr][9] slvi[hsel][2]_INST_0_i_64/I2}, {slvo[2][hconfig][7][6] slvi[hsel][2]_INST_0_i_64/I3}, {slvo[2][hconfig][7][22] slvi[hsel][2]_INST_0_i_64/I4}, {slvi[haddr][10] slvi[hsel][2]_INST_0_i_64/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X64Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_65 - 
nets: {slvi[hsel][2]_INST_0_i_65_n_0 slvi[hsel][2]_INST_0_i_65/O}, {slvo[2][hconfig][7][14] slvi[hsel][2]_INST_0_i_65/I0}, {slvo[2][hconfig][7][30] slvi[hsel][2]_INST_0_i_65/I1}, {slvi[haddr][30] slvi[hsel][2]_INST_0_i_65/I2}, {slvo[2][hconfig][7][15] slvi[hsel][2]_INST_0_i_65/I3}, {slvo[2][hconfig][7][31] slvi[hsel][2]_INST_0_i_65/I4}, {slvi[haddr][31] slvi[hsel][2]_INST_0_i_65/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_66 - 
nets: {slvi[hsel][2]_INST_0_i_66_n_0 slvi[hsel][2]_INST_0_i_66/O}, {slvo[2][hconfig][7][11] slvi[hsel][2]_INST_0_i_66/I0}, {slvo[2][hconfig][7][27] slvi[hsel][2]_INST_0_i_66/I1}, {slvi[haddr][27] slvi[hsel][2]_INST_0_i_66/I2}, {slvo[2][hconfig][7][12] slvi[hsel][2]_INST_0_i_66/I3}, {slvo[2][hconfig][7][28] slvi[hsel][2]_INST_0_i_66/I4}, {slvi[haddr][28] slvi[hsel][2]_INST_0_i_66/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_67 - 
nets: {slvi[hsel][2]_INST_0_i_67_n_0 slvi[hsel][2]_INST_0_i_67/O}, {slvo[2][hconfig][7][8] slvi[hsel][2]_INST_0_i_67/I0}, {slvo[2][hconfig][7][24] slvi[hsel][2]_INST_0_i_67/I1}, {slvi[haddr][24] slvi[hsel][2]_INST_0_i_67/I2}, {slvo[2][hconfig][7][9] slvi[hsel][2]_INST_0_i_67/I3}, {slvo[2][hconfig][7][25] slvi[hsel][2]_INST_0_i_67/I4}, {slvi[haddr][25] slvi[hsel][2]_INST_0_i_67/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_68 - 
nets: {slvi[hsel][2]_INST_0_i_68_n_0 slvi[hsel][2]_INST_0_i_68/O}, {slvo[2][hconfig][7][5] slvi[hsel][2]_INST_0_i_68/I0}, {slvo[2][hconfig][7][21] slvi[hsel][2]_INST_0_i_68/I1}, {slvi[haddr][21] slvi[hsel][2]_INST_0_i_68/I2}, {slvo[2][hconfig][7][6] slvi[hsel][2]_INST_0_i_68/I3}, {slvo[2][hconfig][7][22] slvi[hsel][2]_INST_0_i_68/I4}, {slvi[haddr][22] slvi[hsel][2]_INST_0_i_68/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_69 - 
nets: {slvi[hsel][2]_INST_0_i_69_n_0 slvi[hsel][2]_INST_0_i_69/O}, {slvo[2][hconfig][5][14] slvi[hsel][2]_INST_0_i_69/I0}, {slvo[2][hconfig][5][30] slvi[hsel][2]_INST_0_i_69/I1}, {slvi[haddr][18] slvi[hsel][2]_INST_0_i_69/I2}, {slvo[2][hconfig][5][15] slvi[hsel][2]_INST_0_i_69/I3}, {slvo[2][hconfig][5][31] slvi[hsel][2]_INST_0_i_69/I4}, {slvi[haddr][19] slvi[hsel][2]_INST_0_i_69/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_7 - 
nets: {slvi[hsel][2]_INST_0_i_7_n_0 slvi[hsel][2]_INST_0_i_7/O}, {hsel342_out slvi[hsel][2]_INST_0_i_7/I0}, {slvo[2][hconfig][4][0] slvi[hsel][2]_INST_0_i_7/I1}, {hsel2128_in slvi[hsel][2]_INST_0_i_7/I2}, {hsel343_out slvi[hsel][2]_INST_0_i_7/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][2]_INST_0_i_7/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][2]_INST_0_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X73Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_70 - 
nets: {slvi[hsel][2]_INST_0_i_70_n_0 slvi[hsel][2]_INST_0_i_70/O}, {slvo[2][hconfig][5][11] slvi[hsel][2]_INST_0_i_70/I0}, {slvo[2][hconfig][5][27] slvi[hsel][2]_INST_0_i_70/I1}, {slvi[haddr][15] slvi[hsel][2]_INST_0_i_70/I2}, {slvo[2][hconfig][5][12] slvi[hsel][2]_INST_0_i_70/I3}, {slvo[2][hconfig][5][28] slvi[hsel][2]_INST_0_i_70/I4}, {slvi[haddr][16] slvi[hsel][2]_INST_0_i_70/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_71 - 
nets: {slvi[hsel][2]_INST_0_i_71_n_0 slvi[hsel][2]_INST_0_i_71/O}, {slvo[2][hconfig][5][8] slvi[hsel][2]_INST_0_i_71/I0}, {slvo[2][hconfig][5][24] slvi[hsel][2]_INST_0_i_71/I1}, {slvi[haddr][12] slvi[hsel][2]_INST_0_i_71/I2}, {slvo[2][hconfig][5][9] slvi[hsel][2]_INST_0_i_71/I3}, {slvo[2][hconfig][5][25] slvi[hsel][2]_INST_0_i_71/I4}, {slvi[haddr][13] slvi[hsel][2]_INST_0_i_71/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_72 - 
nets: {slvi[hsel][2]_INST_0_i_72_n_0 slvi[hsel][2]_INST_0_i_72/O}, {slvo[2][hconfig][5][5] slvi[hsel][2]_INST_0_i_72/I0}, {slvo[2][hconfig][5][21] slvi[hsel][2]_INST_0_i_72/I1}, {slvi[haddr][9] slvi[hsel][2]_INST_0_i_72/I2}, {slvo[2][hconfig][5][6] slvi[hsel][2]_INST_0_i_72/I3}, {slvo[2][hconfig][5][22] slvi[hsel][2]_INST_0_i_72/I4}, {slvi[haddr][10] slvi[hsel][2]_INST_0_i_72/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_73 - 
nets: {slvi[hsel][2]_INST_0_i_73_n_0 slvi[hsel][2]_INST_0_i_73/O}, {slvo[2][hconfig][5][14] slvi[hsel][2]_INST_0_i_73/I0}, {slvo[2][hconfig][5][30] slvi[hsel][2]_INST_0_i_73/I1}, {slvi[haddr][30] slvi[hsel][2]_INST_0_i_73/I2}, {slvo[2][hconfig][5][15] slvi[hsel][2]_INST_0_i_73/I3}, {slvo[2][hconfig][5][31] slvi[hsel][2]_INST_0_i_73/I4}, {slvi[haddr][31] slvi[hsel][2]_INST_0_i_73/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_74 - 
nets: {slvi[hsel][2]_INST_0_i_74_n_0 slvi[hsel][2]_INST_0_i_74/O}, {slvo[2][hconfig][5][11] slvi[hsel][2]_INST_0_i_74/I0}, {slvo[2][hconfig][5][27] slvi[hsel][2]_INST_0_i_74/I1}, {slvi[haddr][27] slvi[hsel][2]_INST_0_i_74/I2}, {slvo[2][hconfig][5][12] slvi[hsel][2]_INST_0_i_74/I3}, {slvo[2][hconfig][5][28] slvi[hsel][2]_INST_0_i_74/I4}, {slvi[haddr][28] slvi[hsel][2]_INST_0_i_74/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_75 - 
nets: {slvi[hsel][2]_INST_0_i_75_n_0 slvi[hsel][2]_INST_0_i_75/O}, {slvo[2][hconfig][5][8] slvi[hsel][2]_INST_0_i_75/I0}, {slvo[2][hconfig][5][24] slvi[hsel][2]_INST_0_i_75/I1}, {slvi[haddr][24] slvi[hsel][2]_INST_0_i_75/I2}, {slvo[2][hconfig][5][9] slvi[hsel][2]_INST_0_i_75/I3}, {slvo[2][hconfig][5][25] slvi[hsel][2]_INST_0_i_75/I4}, {slvi[haddr][25] slvi[hsel][2]_INST_0_i_75/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_76 - 
nets: {slvi[hsel][2]_INST_0_i_76_n_0 slvi[hsel][2]_INST_0_i_76/O}, {slvo[2][hconfig][5][5] slvi[hsel][2]_INST_0_i_76/I0}, {slvo[2][hconfig][5][21] slvi[hsel][2]_INST_0_i_76/I1}, {slvi[haddr][21] slvi[hsel][2]_INST_0_i_76/I2}, {slvo[2][hconfig][5][6] slvi[hsel][2]_INST_0_i_76/I3}, {slvo[2][hconfig][5][22] slvi[hsel][2]_INST_0_i_76/I4}, {slvi[haddr][22] slvi[hsel][2]_INST_0_i_76/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_77 - 
nets: {slvi[hsel][2]_INST_0_i_77_n_0 slvi[hsel][2]_INST_0_i_77/O}, {slvo[2][hconfig][4][14] slvi[hsel][2]_INST_0_i_77/I0}, {slvo[2][hconfig][4][30] slvi[hsel][2]_INST_0_i_77/I1}, {slvi[haddr][18] slvi[hsel][2]_INST_0_i_77/I2}, {slvo[2][hconfig][4][15] slvi[hsel][2]_INST_0_i_77/I3}, {slvo[2][hconfig][4][31] slvi[hsel][2]_INST_0_i_77/I4}, {slvi[haddr][19] slvi[hsel][2]_INST_0_i_77/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_78 - 
nets: {slvi[hsel][2]_INST_0_i_78_n_0 slvi[hsel][2]_INST_0_i_78/O}, {slvo[2][hconfig][4][11] slvi[hsel][2]_INST_0_i_78/I0}, {slvo[2][hconfig][4][27] slvi[hsel][2]_INST_0_i_78/I1}, {slvi[haddr][15] slvi[hsel][2]_INST_0_i_78/I2}, {slvo[2][hconfig][4][12] slvi[hsel][2]_INST_0_i_78/I3}, {slvo[2][hconfig][4][28] slvi[hsel][2]_INST_0_i_78/I4}, {slvi[haddr][16] slvi[hsel][2]_INST_0_i_78/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_79 - 
nets: {slvi[hsel][2]_INST_0_i_79_n_0 slvi[hsel][2]_INST_0_i_79/O}, {slvo[2][hconfig][4][8] slvi[hsel][2]_INST_0_i_79/I0}, {slvo[2][hconfig][4][24] slvi[hsel][2]_INST_0_i_79/I1}, {slvi[haddr][12] slvi[hsel][2]_INST_0_i_79/I2}, {slvo[2][hconfig][4][9] slvi[hsel][2]_INST_0_i_79/I3}, {slvo[2][hconfig][4][25] slvi[hsel][2]_INST_0_i_79/I4}, {slvi[haddr][13] slvi[hsel][2]_INST_0_i_79/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_8 - 
nets: {slvi[hsel][2]_INST_0_i_8_n_0 slvi[hsel][2]_INST_0_i_8/O}, {hsel340_out slvi[hsel][2]_INST_0_i_8/I0}, {slvo[2][hconfig][6][0] slvi[hsel][2]_INST_0_i_8/I1}, {hsel2122_in slvi[hsel][2]_INST_0_i_8/I2}, {hsel345_out slvi[hsel][2]_INST_0_i_8/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][2]_INST_0_i_8/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][2]_INST_0_i_8/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X74Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_80 - 
nets: {slvi[hsel][2]_INST_0_i_80_n_0 slvi[hsel][2]_INST_0_i_80/O}, {slvo[2][hconfig][4][5] slvi[hsel][2]_INST_0_i_80/I0}, {slvo[2][hconfig][4][21] slvi[hsel][2]_INST_0_i_80/I1}, {slvi[haddr][9] slvi[hsel][2]_INST_0_i_80/I2}, {slvo[2][hconfig][4][6] slvi[hsel][2]_INST_0_i_80/I3}, {slvo[2][hconfig][4][22] slvi[hsel][2]_INST_0_i_80/I4}, {slvi[haddr][10] slvi[hsel][2]_INST_0_i_80/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X72Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_81 - 
nets: {slvi[hsel][2]_INST_0_i_81_n_0 slvi[hsel][2]_INST_0_i_81/O}, {slvo[2][hconfig][4][14] slvi[hsel][2]_INST_0_i_81/I0}, {slvo[2][hconfig][4][30] slvi[hsel][2]_INST_0_i_81/I1}, {slvi[haddr][30] slvi[hsel][2]_INST_0_i_81/I2}, {slvo[2][hconfig][4][15] slvi[hsel][2]_INST_0_i_81/I3}, {slvo[2][hconfig][4][31] slvi[hsel][2]_INST_0_i_81/I4}, {slvi[haddr][31] slvi[hsel][2]_INST_0_i_81/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_82 - 
nets: {slvi[hsel][2]_INST_0_i_82_n_0 slvi[hsel][2]_INST_0_i_82/O}, {slvo[2][hconfig][4][11] slvi[hsel][2]_INST_0_i_82/I0}, {slvo[2][hconfig][4][27] slvi[hsel][2]_INST_0_i_82/I1}, {slvi[haddr][27] slvi[hsel][2]_INST_0_i_82/I2}, {slvo[2][hconfig][4][12] slvi[hsel][2]_INST_0_i_82/I3}, {slvo[2][hconfig][4][28] slvi[hsel][2]_INST_0_i_82/I4}, {slvi[haddr][28] slvi[hsel][2]_INST_0_i_82/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_83 - 
nets: {slvi[hsel][2]_INST_0_i_83_n_0 slvi[hsel][2]_INST_0_i_83/O}, {slvo[2][hconfig][4][8] slvi[hsel][2]_INST_0_i_83/I0}, {slvo[2][hconfig][4][24] slvi[hsel][2]_INST_0_i_83/I1}, {slvi[haddr][24] slvi[hsel][2]_INST_0_i_83/I2}, {slvo[2][hconfig][4][9] slvi[hsel][2]_INST_0_i_83/I3}, {slvo[2][hconfig][4][25] slvi[hsel][2]_INST_0_i_83/I4}, {slvi[haddr][25] slvi[hsel][2]_INST_0_i_83/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_84 - 
nets: {slvi[hsel][2]_INST_0_i_84_n_0 slvi[hsel][2]_INST_0_i_84/O}, {slvo[2][hconfig][4][5] slvi[hsel][2]_INST_0_i_84/I0}, {slvo[2][hconfig][4][21] slvi[hsel][2]_INST_0_i_84/I1}, {slvi[haddr][21] slvi[hsel][2]_INST_0_i_84/I2}, {slvo[2][hconfig][4][6] slvi[hsel][2]_INST_0_i_84/I3}, {slvo[2][hconfig][4][22] slvi[hsel][2]_INST_0_i_84/I4}, {slvi[haddr][22] slvi[hsel][2]_INST_0_i_84/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_85 - 
nets: {slvi[hsel][2]_INST_0_i_85_n_0 slvi[hsel][2]_INST_0_i_85/O}, {slvo[2][hconfig][6][14] slvi[hsel][2]_INST_0_i_85/I0}, {slvo[2][hconfig][6][30] slvi[hsel][2]_INST_0_i_85/I1}, {slvi[haddr][18] slvi[hsel][2]_INST_0_i_85/I2}, {slvo[2][hconfig][6][15] slvi[hsel][2]_INST_0_i_85/I3}, {slvo[2][hconfig][6][31] slvi[hsel][2]_INST_0_i_85/I4}, {slvi[haddr][19] slvi[hsel][2]_INST_0_i_85/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_86 - 
nets: {slvi[hsel][2]_INST_0_i_86_n_0 slvi[hsel][2]_INST_0_i_86/O}, {slvo[2][hconfig][6][11] slvi[hsel][2]_INST_0_i_86/I0}, {slvo[2][hconfig][6][27] slvi[hsel][2]_INST_0_i_86/I1}, {slvi[haddr][15] slvi[hsel][2]_INST_0_i_86/I2}, {slvo[2][hconfig][6][12] slvi[hsel][2]_INST_0_i_86/I3}, {slvo[2][hconfig][6][28] slvi[hsel][2]_INST_0_i_86/I4}, {slvi[haddr][16] slvi[hsel][2]_INST_0_i_86/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_87 - 
nets: {slvi[hsel][2]_INST_0_i_87_n_0 slvi[hsel][2]_INST_0_i_87/O}, {slvo[2][hconfig][6][8] slvi[hsel][2]_INST_0_i_87/I0}, {slvo[2][hconfig][6][24] slvi[hsel][2]_INST_0_i_87/I1}, {slvi[haddr][12] slvi[hsel][2]_INST_0_i_87/I2}, {slvo[2][hconfig][6][9] slvi[hsel][2]_INST_0_i_87/I3}, {slvo[2][hconfig][6][25] slvi[hsel][2]_INST_0_i_87/I4}, {slvi[haddr][13] slvi[hsel][2]_INST_0_i_87/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_88 - 
nets: {slvi[hsel][2]_INST_0_i_88_n_0 slvi[hsel][2]_INST_0_i_88/O}, {slvo[2][hconfig][6][5] slvi[hsel][2]_INST_0_i_88/I0}, {slvo[2][hconfig][6][21] slvi[hsel][2]_INST_0_i_88/I1}, {slvi[haddr][9] slvi[hsel][2]_INST_0_i_88/I2}, {slvo[2][hconfig][6][6] slvi[hsel][2]_INST_0_i_88/I3}, {slvo[2][hconfig][6][22] slvi[hsel][2]_INST_0_i_88/I4}, {slvi[haddr][10] slvi[hsel][2]_INST_0_i_88/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_89 - 
nets: {slvi[hsel][2]_INST_0_i_89_n_0 slvi[hsel][2]_INST_0_i_89/O}, {slvo[2][hconfig][6][14] slvi[hsel][2]_INST_0_i_89/I0}, {slvo[2][hconfig][6][30] slvi[hsel][2]_INST_0_i_89/I1}, {slvi[haddr][30] slvi[hsel][2]_INST_0_i_89/I2}, {slvo[2][hconfig][6][15] slvi[hsel][2]_INST_0_i_89/I3}, {slvo[2][hconfig][6][31] slvi[hsel][2]_INST_0_i_89/I4}, {slvi[haddr][31] slvi[hsel][2]_INST_0_i_89/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_9 - 
nets: {hsel339_out slvi[hsel][2]_INST_0_i_9/CO[3]}, { slvi[hsel][2]_INST_0_i_9/CO[2]}, { slvi[hsel][2]_INST_0_i_9/CO[1]}, { slvi[hsel][2]_INST_0_i_9/CO[0]}, { slvi[hsel][2]_INST_0_i_9/O[3]}, { slvi[hsel][2]_INST_0_i_9/O[2]}, { slvi[hsel][2]_INST_0_i_9/O[1]}, { slvi[hsel][2]_INST_0_i_9/O[0]}, {<const0> slvi[hsel][2]_INST_0_i_9/CI}, {<const1> slvi[hsel][2]_INST_0_i_9/CYINIT}, {<const0> slvi[hsel][2]_INST_0_i_9/DI[3]}, {<const0> slvi[hsel][2]_INST_0_i_9/DI[2]}, {<const0> slvi[hsel][2]_INST_0_i_9/DI[1]}, {<const0> slvi[hsel][2]_INST_0_i_9/DI[0]}, {slvi[hsel][2]_INST_0_i_21_n_0 slvi[hsel][2]_INST_0_i_9/S[3]}, {slvi[hsel][2]_INST_0_i_22_n_0 slvi[hsel][2]_INST_0_i_9/S[2]}, {slvi[hsel][2]_INST_0_i_23_n_0 slvi[hsel][2]_INST_0_i_9/S[1]}, {slvi[hsel][2]_INST_0_i_24_n_0 slvi[hsel][2]_INST_0_i_9/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][2]_INST_0_i_90 - 
nets: {slvi[hsel][2]_INST_0_i_90_n_0 slvi[hsel][2]_INST_0_i_90/O}, {slvo[2][hconfig][6][11] slvi[hsel][2]_INST_0_i_90/I0}, {slvo[2][hconfig][6][27] slvi[hsel][2]_INST_0_i_90/I1}, {slvi[haddr][27] slvi[hsel][2]_INST_0_i_90/I2}, {slvo[2][hconfig][6][12] slvi[hsel][2]_INST_0_i_90/I3}, {slvo[2][hconfig][6][28] slvi[hsel][2]_INST_0_i_90/I4}, {slvi[haddr][28] slvi[hsel][2]_INST_0_i_90/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_91 - 
nets: {slvi[hsel][2]_INST_0_i_91_n_0 slvi[hsel][2]_INST_0_i_91/O}, {slvo[2][hconfig][6][8] slvi[hsel][2]_INST_0_i_91/I0}, {slvo[2][hconfig][6][24] slvi[hsel][2]_INST_0_i_91/I1}, {slvi[haddr][24] slvi[hsel][2]_INST_0_i_91/I2}, {slvo[2][hconfig][6][9] slvi[hsel][2]_INST_0_i_91/I3}, {slvo[2][hconfig][6][25] slvi[hsel][2]_INST_0_i_91/I4}, {slvi[haddr][25] slvi[hsel][2]_INST_0_i_91/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y128, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][2]_INST_0_i_92 - 
nets: {slvi[hsel][2]_INST_0_i_92_n_0 slvi[hsel][2]_INST_0_i_92/O}, {slvo[2][hconfig][6][5] slvi[hsel][2]_INST_0_i_92/I0}, {slvo[2][hconfig][6][21] slvi[hsel][2]_INST_0_i_92/I1}, {slvi[haddr][21] slvi[hsel][2]_INST_0_i_92/I2}, {slvo[2][hconfig][6][6] slvi[hsel][2]_INST_0_i_92/I3}, {slvo[2][hconfig][6][22] slvi[hsel][2]_INST_0_i_92/I4}, {slvi[haddr][22] slvi[hsel][2]_INST_0_i_92/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X77Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0 - 
nets: {slvi[hsel][3] slvi[hsel][3]_INST_0/O}, {p_0_in5_in slvi[hsel][3]_INST_0/I0}, {hsel1192_out slvi[hsel][3]_INST_0/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][3]_INST_0_i_1 - 
nets: {p_0_in5_in slvi[hsel][3]_INST_0_i_1/O}, {slvi[hmbsel][1]_INST_0_i_4_n_0 slvi[hsel][3]_INST_0_i_1/I0}, {slvi[hmbsel][0]_INST_0_i_4_n_0 slvi[hsel][3]_INST_0_i_1/I1}, {slvi[hsel][3]_INST_0_i_2_n_0 slvi[hsel][3]_INST_0_i_1/I2}, {slvi[hsel][3]_INST_0_i_3_n_0 slvi[hsel][3]_INST_0_i_1/I3}, {slvo[3][hconfig][7][1] slvi[hsel][3]_INST_0_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFF7F7F7, 
LOC: SLICE_X69Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hsel][3]_INST_0_i_10 - 
nets: {hsel337_out slvi[hsel][3]_INST_0_i_10/CO[3]}, { slvi[hsel][3]_INST_0_i_10/CO[2]}, { slvi[hsel][3]_INST_0_i_10/CO[1]}, { slvi[hsel][3]_INST_0_i_10/CO[0]}, { slvi[hsel][3]_INST_0_i_10/O[3]}, { slvi[hsel][3]_INST_0_i_10/O[2]}, { slvi[hsel][3]_INST_0_i_10/O[1]}, { slvi[hsel][3]_INST_0_i_10/O[0]}, {<const0> slvi[hsel][3]_INST_0_i_10/CI}, {<const1> slvi[hsel][3]_INST_0_i_10/CYINIT}, {<const0> slvi[hsel][3]_INST_0_i_10/DI[3]}, {<const0> slvi[hsel][3]_INST_0_i_10/DI[2]}, {<const0> slvi[hsel][3]_INST_0_i_10/DI[1]}, {<const0> slvi[hsel][3]_INST_0_i_10/DI[0]}, {slvi[hsel][3]_INST_0_i_27_n_0 slvi[hsel][3]_INST_0_i_10/S[3]}, {slvi[hsel][3]_INST_0_i_28_n_0 slvi[hsel][3]_INST_0_i_10/S[2]}, {slvi[hsel][3]_INST_0_i_29_n_0 slvi[hsel][3]_INST_0_i_10/S[1]}, {slvi[hsel][3]_INST_0_i_30_n_0 slvi[hsel][3]_INST_0_i_10/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X75Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][3]_INST_0_i_11 - 
nets: {slvi[hsel][3]_INST_0_i_11_n_0 slvi[hsel][3]_INST_0_i_11/O}, {slvo[3][hconfig][7][13] slvi[hsel][3]_INST_0_i_11/I0}, {slvo[3][hconfig][7][29] slvi[hsel][3]_INST_0_i_11/I1}, {slvi[haddr][17] slvi[hsel][3]_INST_0_i_11/I2}, {slvi[hsel][3]_INST_0_i_31_n_0 slvi[hsel][3]_INST_0_i_11/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_12 - 
nets: {slvi[hsel][3]_INST_0_i_12_n_0 slvi[hsel][3]_INST_0_i_12/O}, {slvo[3][hconfig][7][10] slvi[hsel][3]_INST_0_i_12/I0}, {slvo[3][hconfig][7][26] slvi[hsel][3]_INST_0_i_12/I1}, {slvi[haddr][14] slvi[hsel][3]_INST_0_i_12/I2}, {slvi[hsel][3]_INST_0_i_32_n_0 slvi[hsel][3]_INST_0_i_12/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_13 - 
nets: {slvi[hsel][3]_INST_0_i_13_n_0 slvi[hsel][3]_INST_0_i_13/O}, {slvo[3][hconfig][7][7] slvi[hsel][3]_INST_0_i_13/I0}, {slvo[3][hconfig][7][23] slvi[hsel][3]_INST_0_i_13/I1}, {slvi[haddr][11] slvi[hsel][3]_INST_0_i_13/I2}, {slvi[hsel][3]_INST_0_i_33_n_0 slvi[hsel][3]_INST_0_i_13/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_14 - 
nets: {slvi[hsel][3]_INST_0_i_14_n_0 slvi[hsel][3]_INST_0_i_14/O}, {slvo[3][hconfig][7][4] slvi[hsel][3]_INST_0_i_14/I0}, {slvo[3][hconfig][7][20] slvi[hsel][3]_INST_0_i_14/I1}, {slvi[haddr][8] slvi[hsel][3]_INST_0_i_14/I2}, {slvi[hsel][3]_INST_0_i_34_n_0 slvi[hsel][3]_INST_0_i_14/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X58Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_15 - 
nets: {slvi[hsel][3]_INST_0_i_15_n_0 slvi[hsel][3]_INST_0_i_15/O}, {slvo[3][hconfig][7][9] slvi[hsel][3]_INST_0_i_15/I0}, {slvo[3][hconfig][7][7] slvi[hsel][3]_INST_0_i_15/I1}, {slvo[3][hconfig][7][8] slvi[hsel][3]_INST_0_i_15/I2}, {slvo[3][hconfig][7][4] slvi[hsel][3]_INST_0_i_15/I3}, {slvo[3][hconfig][7][5] slvi[hsel][3]_INST_0_i_15/I4}, {slvo[3][hconfig][7][6] slvi[hsel][3]_INST_0_i_15/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X60Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_16 - 
nets: {slvi[hsel][3]_INST_0_i_16_n_0 slvi[hsel][3]_INST_0_i_16/O}, {slvo[3][hconfig][7][14] slvi[hsel][3]_INST_0_i_16/I0}, {slvo[3][hconfig][7][13] slvi[hsel][3]_INST_0_i_16/I1}, {slvo[3][hconfig][7][15] slvi[hsel][3]_INST_0_i_16/I2}, {slvo[3][hconfig][7][10] slvi[hsel][3]_INST_0_i_16/I3}, {slvo[3][hconfig][7][11] slvi[hsel][3]_INST_0_i_16/I4}, {slvo[3][hconfig][7][12] slvi[hsel][3]_INST_0_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X59Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_17 - 
nets: {slvi[hsel][3]_INST_0_i_17_n_0 slvi[hsel][3]_INST_0_i_17/O}, {slvo[3][hconfig][7][13] slvi[hsel][3]_INST_0_i_17/I0}, {slvo[3][hconfig][7][29] slvi[hsel][3]_INST_0_i_17/I1}, {slvi[haddr][29] slvi[hsel][3]_INST_0_i_17/I2}, {slvi[hsel][3]_INST_0_i_35_n_0 slvi[hsel][3]_INST_0_i_17/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_18 - 
nets: {slvi[hsel][3]_INST_0_i_18_n_0 slvi[hsel][3]_INST_0_i_18/O}, {slvo[3][hconfig][7][10] slvi[hsel][3]_INST_0_i_18/I0}, {slvo[3][hconfig][7][26] slvi[hsel][3]_INST_0_i_18/I1}, {slvi[haddr][26] slvi[hsel][3]_INST_0_i_18/I2}, {slvi[hsel][3]_INST_0_i_36_n_0 slvi[hsel][3]_INST_0_i_18/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_19 - 
nets: {slvi[hsel][3]_INST_0_i_19_n_0 slvi[hsel][3]_INST_0_i_19/O}, {slvo[3][hconfig][7][7] slvi[hsel][3]_INST_0_i_19/I0}, {slvo[3][hconfig][7][23] slvi[hsel][3]_INST_0_i_19/I1}, {slvi[haddr][23] slvi[hsel][3]_INST_0_i_19/I2}, {slvi[hsel][3]_INST_0_i_37_n_0 slvi[hsel][3]_INST_0_i_19/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_2 - 
nets: {slvi[hsel][3]_INST_0_i_2_n_0 slvi[hsel][3]_INST_0_i_2/O}, {slvi[hsel][3]_INST_0_i_4_n_0 slvi[hsel][3]_INST_0_i_2/I0}, {slvo[3][hconfig][6][1] slvi[hsel][3]_INST_0_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X69Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][3]_INST_0_i_20 - 
nets: {slvi[hsel][3]_INST_0_i_20_n_0 slvi[hsel][3]_INST_0_i_20/O}, {slvo[3][hconfig][7][4] slvi[hsel][3]_INST_0_i_20/I0}, {slvo[3][hconfig][7][20] slvi[hsel][3]_INST_0_i_20/I1}, {slvi[haddr][20] slvi[hsel][3]_INST_0_i_20/I2}, {slvi[hsel][3]_INST_0_i_38_n_0 slvi[hsel][3]_INST_0_i_20/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X68Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_21 - 
nets: {slvi[hsel][3]_INST_0_i_21_n_0 slvi[hsel][3]_INST_0_i_21/O}, {slvo[3][hconfig][6][13] slvi[hsel][3]_INST_0_i_21/I0}, {slvo[3][hconfig][6][29] slvi[hsel][3]_INST_0_i_21/I1}, {slvi[haddr][17] slvi[hsel][3]_INST_0_i_21/I2}, {slvi[hsel][3]_INST_0_i_39_n_0 slvi[hsel][3]_INST_0_i_21/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_22 - 
nets: {slvi[hsel][3]_INST_0_i_22_n_0 slvi[hsel][3]_INST_0_i_22/O}, {slvo[3][hconfig][6][10] slvi[hsel][3]_INST_0_i_22/I0}, {slvo[3][hconfig][6][26] slvi[hsel][3]_INST_0_i_22/I1}, {slvi[haddr][14] slvi[hsel][3]_INST_0_i_22/I2}, {slvi[hsel][3]_INST_0_i_40_n_0 slvi[hsel][3]_INST_0_i_22/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_23 - 
nets: {slvi[hsel][3]_INST_0_i_23_n_0 slvi[hsel][3]_INST_0_i_23/O}, {slvo[3][hconfig][6][7] slvi[hsel][3]_INST_0_i_23/I0}, {slvo[3][hconfig][6][23] slvi[hsel][3]_INST_0_i_23/I1}, {slvi[haddr][11] slvi[hsel][3]_INST_0_i_23/I2}, {slvi[hsel][3]_INST_0_i_41_n_0 slvi[hsel][3]_INST_0_i_23/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_24 - 
nets: {slvi[hsel][3]_INST_0_i_24_n_0 slvi[hsel][3]_INST_0_i_24/O}, {slvo[3][hconfig][6][4] slvi[hsel][3]_INST_0_i_24/I0}, {slvo[3][hconfig][6][20] slvi[hsel][3]_INST_0_i_24/I1}, {slvi[haddr][8] slvi[hsel][3]_INST_0_i_24/I2}, {slvi[hsel][3]_INST_0_i_42_n_0 slvi[hsel][3]_INST_0_i_24/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_25 - 
nets: {slvi[hsel][3]_INST_0_i_25_n_0 slvi[hsel][3]_INST_0_i_25/O}, {slvo[3][hconfig][6][9] slvi[hsel][3]_INST_0_i_25/I0}, {slvo[3][hconfig][6][7] slvi[hsel][3]_INST_0_i_25/I1}, {slvo[3][hconfig][6][8] slvi[hsel][3]_INST_0_i_25/I2}, {slvo[3][hconfig][6][4] slvi[hsel][3]_INST_0_i_25/I3}, {slvo[3][hconfig][6][5] slvi[hsel][3]_INST_0_i_25/I4}, {slvo[3][hconfig][6][6] slvi[hsel][3]_INST_0_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X79Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_26 - 
nets: {slvi[hsel][3]_INST_0_i_26_n_0 slvi[hsel][3]_INST_0_i_26/O}, {slvo[3][hconfig][6][14] slvi[hsel][3]_INST_0_i_26/I0}, {slvo[3][hconfig][6][13] slvi[hsel][3]_INST_0_i_26/I1}, {slvo[3][hconfig][6][15] slvi[hsel][3]_INST_0_i_26/I2}, {slvo[3][hconfig][6][10] slvi[hsel][3]_INST_0_i_26/I3}, {slvo[3][hconfig][6][11] slvi[hsel][3]_INST_0_i_26/I4}, {slvo[3][hconfig][6][12] slvi[hsel][3]_INST_0_i_26/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X80Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_27 - 
nets: {slvi[hsel][3]_INST_0_i_27_n_0 slvi[hsel][3]_INST_0_i_27/O}, {slvo[3][hconfig][6][13] slvi[hsel][3]_INST_0_i_27/I0}, {slvo[3][hconfig][6][29] slvi[hsel][3]_INST_0_i_27/I1}, {slvi[haddr][29] slvi[hsel][3]_INST_0_i_27/I2}, {slvi[hsel][3]_INST_0_i_43_n_0 slvi[hsel][3]_INST_0_i_27/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_28 - 
nets: {slvi[hsel][3]_INST_0_i_28_n_0 slvi[hsel][3]_INST_0_i_28/O}, {slvo[3][hconfig][6][10] slvi[hsel][3]_INST_0_i_28/I0}, {slvo[3][hconfig][6][26] slvi[hsel][3]_INST_0_i_28/I1}, {slvi[haddr][26] slvi[hsel][3]_INST_0_i_28/I2}, {slvi[hsel][3]_INST_0_i_44_n_0 slvi[hsel][3]_INST_0_i_28/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_29 - 
nets: {slvi[hsel][3]_INST_0_i_29_n_0 slvi[hsel][3]_INST_0_i_29/O}, {slvo[3][hconfig][6][7] slvi[hsel][3]_INST_0_i_29/I0}, {slvo[3][hconfig][6][23] slvi[hsel][3]_INST_0_i_29/I1}, {slvi[haddr][23] slvi[hsel][3]_INST_0_i_29/I2}, {slvi[hsel][3]_INST_0_i_45_n_0 slvi[hsel][3]_INST_0_i_29/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_3 - 
nets: {slvi[hsel][3]_INST_0_i_3_n_0 slvi[hsel][3]_INST_0_i_3/O}, {hsel331_out slvi[hsel][3]_INST_0_i_3/I0}, {hsel219_in slvi[hsel][3]_INST_0_i_3/I1}, {hsel299_in slvi[hsel][3]_INST_0_i_3/I2}, {hsel338_out slvi[hsel][3]_INST_0_i_3/I3}, {hsel330_in slvi[hsel][3]_INST_0_i_3/I4}, {slvo[3][hconfig][7][0] slvi[hsel][3]_INST_0_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X65Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_30 - 
nets: {slvi[hsel][3]_INST_0_i_30_n_0 slvi[hsel][3]_INST_0_i_30/O}, {slvo[3][hconfig][6][4] slvi[hsel][3]_INST_0_i_30/I0}, {slvo[3][hconfig][6][20] slvi[hsel][3]_INST_0_i_30/I1}, {slvi[haddr][20] slvi[hsel][3]_INST_0_i_30/I2}, {slvi[hsel][3]_INST_0_i_46_n_0 slvi[hsel][3]_INST_0_i_30/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X75Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][3]_INST_0_i_31 - 
nets: {slvi[hsel][3]_INST_0_i_31_n_0 slvi[hsel][3]_INST_0_i_31/O}, {slvo[3][hconfig][7][14] slvi[hsel][3]_INST_0_i_31/I0}, {slvo[3][hconfig][7][30] slvi[hsel][3]_INST_0_i_31/I1}, {slvi[haddr][18] slvi[hsel][3]_INST_0_i_31/I2}, {slvo[3][hconfig][7][15] slvi[hsel][3]_INST_0_i_31/I3}, {slvo[3][hconfig][7][31] slvi[hsel][3]_INST_0_i_31/I4}, {slvi[haddr][19] slvi[hsel][3]_INST_0_i_31/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_32 - 
nets: {slvi[hsel][3]_INST_0_i_32_n_0 slvi[hsel][3]_INST_0_i_32/O}, {slvo[3][hconfig][7][11] slvi[hsel][3]_INST_0_i_32/I0}, {slvo[3][hconfig][7][27] slvi[hsel][3]_INST_0_i_32/I1}, {slvi[haddr][15] slvi[hsel][3]_INST_0_i_32/I2}, {slvo[3][hconfig][7][12] slvi[hsel][3]_INST_0_i_32/I3}, {slvo[3][hconfig][7][28] slvi[hsel][3]_INST_0_i_32/I4}, {slvi[haddr][16] slvi[hsel][3]_INST_0_i_32/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_33 - 
nets: {slvi[hsel][3]_INST_0_i_33_n_0 slvi[hsel][3]_INST_0_i_33/O}, {slvo[3][hconfig][7][8] slvi[hsel][3]_INST_0_i_33/I0}, {slvo[3][hconfig][7][24] slvi[hsel][3]_INST_0_i_33/I1}, {slvi[haddr][12] slvi[hsel][3]_INST_0_i_33/I2}, {slvo[3][hconfig][7][9] slvi[hsel][3]_INST_0_i_33/I3}, {slvo[3][hconfig][7][25] slvi[hsel][3]_INST_0_i_33/I4}, {slvi[haddr][13] slvi[hsel][3]_INST_0_i_33/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_34 - 
nets: {slvi[hsel][3]_INST_0_i_34_n_0 slvi[hsel][3]_INST_0_i_34/O}, {slvo[3][hconfig][7][5] slvi[hsel][3]_INST_0_i_34/I0}, {slvo[3][hconfig][7][21] slvi[hsel][3]_INST_0_i_34/I1}, {slvi[haddr][9] slvi[hsel][3]_INST_0_i_34/I2}, {slvo[3][hconfig][7][6] slvi[hsel][3]_INST_0_i_34/I3}, {slvo[3][hconfig][7][22] slvi[hsel][3]_INST_0_i_34/I4}, {slvi[haddr][10] slvi[hsel][3]_INST_0_i_34/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X59Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_35 - 
nets: {slvi[hsel][3]_INST_0_i_35_n_0 slvi[hsel][3]_INST_0_i_35/O}, {slvo[3][hconfig][7][14] slvi[hsel][3]_INST_0_i_35/I0}, {slvo[3][hconfig][7][30] slvi[hsel][3]_INST_0_i_35/I1}, {slvi[haddr][30] slvi[hsel][3]_INST_0_i_35/I2}, {slvo[3][hconfig][7][15] slvi[hsel][3]_INST_0_i_35/I3}, {slvo[3][hconfig][7][31] slvi[hsel][3]_INST_0_i_35/I4}, {slvi[haddr][31] slvi[hsel][3]_INST_0_i_35/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_36 - 
nets: {slvi[hsel][3]_INST_0_i_36_n_0 slvi[hsel][3]_INST_0_i_36/O}, {slvo[3][hconfig][7][11] slvi[hsel][3]_INST_0_i_36/I0}, {slvo[3][hconfig][7][27] slvi[hsel][3]_INST_0_i_36/I1}, {slvi[haddr][27] slvi[hsel][3]_INST_0_i_36/I2}, {slvo[3][hconfig][7][12] slvi[hsel][3]_INST_0_i_36/I3}, {slvo[3][hconfig][7][28] slvi[hsel][3]_INST_0_i_36/I4}, {slvi[haddr][28] slvi[hsel][3]_INST_0_i_36/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_37 - 
nets: {slvi[hsel][3]_INST_0_i_37_n_0 slvi[hsel][3]_INST_0_i_37/O}, {slvo[3][hconfig][7][8] slvi[hsel][3]_INST_0_i_37/I0}, {slvo[3][hconfig][7][24] slvi[hsel][3]_INST_0_i_37/I1}, {slvi[haddr][24] slvi[hsel][3]_INST_0_i_37/I2}, {slvo[3][hconfig][7][9] slvi[hsel][3]_INST_0_i_37/I3}, {slvo[3][hconfig][7][25] slvi[hsel][3]_INST_0_i_37/I4}, {slvi[haddr][25] slvi[hsel][3]_INST_0_i_37/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_38 - 
nets: {slvi[hsel][3]_INST_0_i_38_n_0 slvi[hsel][3]_INST_0_i_38/O}, {slvo[3][hconfig][7][5] slvi[hsel][3]_INST_0_i_38/I0}, {slvo[3][hconfig][7][21] slvi[hsel][3]_INST_0_i_38/I1}, {slvi[haddr][21] slvi[hsel][3]_INST_0_i_38/I2}, {slvo[3][hconfig][7][6] slvi[hsel][3]_INST_0_i_38/I3}, {slvo[3][hconfig][7][22] slvi[hsel][3]_INST_0_i_38/I4}, {slvi[haddr][22] slvi[hsel][3]_INST_0_i_38/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_39 - 
nets: {slvi[hsel][3]_INST_0_i_39_n_0 slvi[hsel][3]_INST_0_i_39/O}, {slvo[3][hconfig][6][14] slvi[hsel][3]_INST_0_i_39/I0}, {slvo[3][hconfig][6][30] slvi[hsel][3]_INST_0_i_39/I1}, {slvi[haddr][18] slvi[hsel][3]_INST_0_i_39/I2}, {slvo[3][hconfig][6][15] slvi[hsel][3]_INST_0_i_39/I3}, {slvo[3][hconfig][6][31] slvi[hsel][3]_INST_0_i_39/I4}, {slvi[haddr][19] slvi[hsel][3]_INST_0_i_39/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X76Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_4 - 
nets: {slvi[hsel][3]_INST_0_i_4_n_0 slvi[hsel][3]_INST_0_i_4/O}, {hsel332_out slvi[hsel][3]_INST_0_i_4/I0}, {slvo[3][hconfig][6][0] slvi[hsel][3]_INST_0_i_4/I1}, {hsel2102_in slvi[hsel][3]_INST_0_i_4/I2}, {hsel337_out slvi[hsel][3]_INST_0_i_4/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][3]_INST_0_i_4/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][3]_INST_0_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X75Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_40 - 
nets: {slvi[hsel][3]_INST_0_i_40_n_0 slvi[hsel][3]_INST_0_i_40/O}, {slvo[3][hconfig][6][11] slvi[hsel][3]_INST_0_i_40/I0}, {slvo[3][hconfig][6][27] slvi[hsel][3]_INST_0_i_40/I1}, {slvi[haddr][15] slvi[hsel][3]_INST_0_i_40/I2}, {slvo[3][hconfig][6][12] slvi[hsel][3]_INST_0_i_40/I3}, {slvo[3][hconfig][6][28] slvi[hsel][3]_INST_0_i_40/I4}, {slvi[haddr][16] slvi[hsel][3]_INST_0_i_40/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_41 - 
nets: {slvi[hsel][3]_INST_0_i_41_n_0 slvi[hsel][3]_INST_0_i_41/O}, {slvo[3][hconfig][6][8] slvi[hsel][3]_INST_0_i_41/I0}, {slvo[3][hconfig][6][24] slvi[hsel][3]_INST_0_i_41/I1}, {slvi[haddr][12] slvi[hsel][3]_INST_0_i_41/I2}, {slvo[3][hconfig][6][9] slvi[hsel][3]_INST_0_i_41/I3}, {slvo[3][hconfig][6][25] slvi[hsel][3]_INST_0_i_41/I4}, {slvi[haddr][13] slvi[hsel][3]_INST_0_i_41/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_42 - 
nets: {slvi[hsel][3]_INST_0_i_42_n_0 slvi[hsel][3]_INST_0_i_42/O}, {slvo[3][hconfig][6][5] slvi[hsel][3]_INST_0_i_42/I0}, {slvo[3][hconfig][6][21] slvi[hsel][3]_INST_0_i_42/I1}, {slvi[haddr][9] slvi[hsel][3]_INST_0_i_42/I2}, {slvo[3][hconfig][6][6] slvi[hsel][3]_INST_0_i_42/I3}, {slvo[3][hconfig][6][22] slvi[hsel][3]_INST_0_i_42/I4}, {slvi[haddr][10] slvi[hsel][3]_INST_0_i_42/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X74Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_43 - 
nets: {slvi[hsel][3]_INST_0_i_43_n_0 slvi[hsel][3]_INST_0_i_43/O}, {slvo[3][hconfig][6][14] slvi[hsel][3]_INST_0_i_43/I0}, {slvo[3][hconfig][6][30] slvi[hsel][3]_INST_0_i_43/I1}, {slvi[haddr][30] slvi[hsel][3]_INST_0_i_43/I2}, {slvo[3][hconfig][6][15] slvi[hsel][3]_INST_0_i_43/I3}, {slvo[3][hconfig][6][31] slvi[hsel][3]_INST_0_i_43/I4}, {slvi[haddr][31] slvi[hsel][3]_INST_0_i_43/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_44 - 
nets: {slvi[hsel][3]_INST_0_i_44_n_0 slvi[hsel][3]_INST_0_i_44/O}, {slvo[3][hconfig][6][11] slvi[hsel][3]_INST_0_i_44/I0}, {slvo[3][hconfig][6][27] slvi[hsel][3]_INST_0_i_44/I1}, {slvi[haddr][27] slvi[hsel][3]_INST_0_i_44/I2}, {slvo[3][hconfig][6][12] slvi[hsel][3]_INST_0_i_44/I3}, {slvo[3][hconfig][6][28] slvi[hsel][3]_INST_0_i_44/I4}, {slvi[haddr][28] slvi[hsel][3]_INST_0_i_44/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_45 - 
nets: {slvi[hsel][3]_INST_0_i_45_n_0 slvi[hsel][3]_INST_0_i_45/O}, {slvo[3][hconfig][6][8] slvi[hsel][3]_INST_0_i_45/I0}, {slvo[3][hconfig][6][24] slvi[hsel][3]_INST_0_i_45/I1}, {slvi[haddr][24] slvi[hsel][3]_INST_0_i_45/I2}, {slvo[3][hconfig][6][9] slvi[hsel][3]_INST_0_i_45/I3}, {slvo[3][hconfig][6][25] slvi[hsel][3]_INST_0_i_45/I4}, {slvi[haddr][25] slvi[hsel][3]_INST_0_i_45/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_46 - 
nets: {slvi[hsel][3]_INST_0_i_46_n_0 slvi[hsel][3]_INST_0_i_46/O}, {slvo[3][hconfig][6][5] slvi[hsel][3]_INST_0_i_46/I0}, {slvo[3][hconfig][6][21] slvi[hsel][3]_INST_0_i_46/I1}, {slvi[haddr][21] slvi[hsel][3]_INST_0_i_46/I2}, {slvo[3][hconfig][6][6] slvi[hsel][3]_INST_0_i_46/I3}, {slvo[3][hconfig][6][22] slvi[hsel][3]_INST_0_i_46/I4}, {slvi[haddr][22] slvi[hsel][3]_INST_0_i_46/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][3]_INST_0_i_5 - 
nets: {hsel331_out slvi[hsel][3]_INST_0_i_5/CO[3]}, { slvi[hsel][3]_INST_0_i_5/CO[2]}, { slvi[hsel][3]_INST_0_i_5/CO[1]}, { slvi[hsel][3]_INST_0_i_5/CO[0]}, { slvi[hsel][3]_INST_0_i_5/O[3]}, { slvi[hsel][3]_INST_0_i_5/O[2]}, { slvi[hsel][3]_INST_0_i_5/O[1]}, { slvi[hsel][3]_INST_0_i_5/O[0]}, {<const0> slvi[hsel][3]_INST_0_i_5/CI}, {<const1> slvi[hsel][3]_INST_0_i_5/CYINIT}, {<const0> slvi[hsel][3]_INST_0_i_5/DI[3]}, {<const0> slvi[hsel][3]_INST_0_i_5/DI[2]}, {<const0> slvi[hsel][3]_INST_0_i_5/DI[1]}, {<const0> slvi[hsel][3]_INST_0_i_5/DI[0]}, {slvi[hsel][3]_INST_0_i_11_n_0 slvi[hsel][3]_INST_0_i_5/S[3]}, {slvi[hsel][3]_INST_0_i_12_n_0 slvi[hsel][3]_INST_0_i_5/S[2]}, {slvi[hsel][3]_INST_0_i_13_n_0 slvi[hsel][3]_INST_0_i_5/S[1]}, {slvi[hsel][3]_INST_0_i_14_n_0 slvi[hsel][3]_INST_0_i_5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X58Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][3]_INST_0_i_6 - 
nets: {hsel299_in slvi[hsel][3]_INST_0_i_6/O}, {slvi[hsel][3]_INST_0_i_15_n_0 slvi[hsel][3]_INST_0_i_6/I0}, {slvi[hsel][3]_INST_0_i_16_n_0 slvi[hsel][3]_INST_0_i_6/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X60Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][3]_INST_0_i_7 - 
nets: {hsel338_out slvi[hsel][3]_INST_0_i_7/CO[3]}, { slvi[hsel][3]_INST_0_i_7/CO[2]}, { slvi[hsel][3]_INST_0_i_7/CO[1]}, { slvi[hsel][3]_INST_0_i_7/CO[0]}, { slvi[hsel][3]_INST_0_i_7/O[3]}, { slvi[hsel][3]_INST_0_i_7/O[2]}, { slvi[hsel][3]_INST_0_i_7/O[1]}, { slvi[hsel][3]_INST_0_i_7/O[0]}, {<const0> slvi[hsel][3]_INST_0_i_7/CI}, {<const1> slvi[hsel][3]_INST_0_i_7/CYINIT}, {<const0> slvi[hsel][3]_INST_0_i_7/DI[3]}, {<const0> slvi[hsel][3]_INST_0_i_7/DI[2]}, {<const0> slvi[hsel][3]_INST_0_i_7/DI[1]}, {<const0> slvi[hsel][3]_INST_0_i_7/DI[0]}, {slvi[hsel][3]_INST_0_i_17_n_0 slvi[hsel][3]_INST_0_i_7/S[3]}, {slvi[hsel][3]_INST_0_i_18_n_0 slvi[hsel][3]_INST_0_i_7/S[2]}, {slvi[hsel][3]_INST_0_i_19_n_0 slvi[hsel][3]_INST_0_i_7/S[1]}, {slvi[hsel][3]_INST_0_i_20_n_0 slvi[hsel][3]_INST_0_i_7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X68Y130, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][3]_INST_0_i_8 - 
nets: {hsel332_out slvi[hsel][3]_INST_0_i_8/CO[3]}, { slvi[hsel][3]_INST_0_i_8/CO[2]}, { slvi[hsel][3]_INST_0_i_8/CO[1]}, { slvi[hsel][3]_INST_0_i_8/CO[0]}, { slvi[hsel][3]_INST_0_i_8/O[3]}, { slvi[hsel][3]_INST_0_i_8/O[2]}, { slvi[hsel][3]_INST_0_i_8/O[1]}, { slvi[hsel][3]_INST_0_i_8/O[0]}, {<const0> slvi[hsel][3]_INST_0_i_8/CI}, {<const1> slvi[hsel][3]_INST_0_i_8/CYINIT}, {<const0> slvi[hsel][3]_INST_0_i_8/DI[3]}, {<const0> slvi[hsel][3]_INST_0_i_8/DI[2]}, {<const0> slvi[hsel][3]_INST_0_i_8/DI[1]}, {<const0> slvi[hsel][3]_INST_0_i_8/DI[0]}, {slvi[hsel][3]_INST_0_i_21_n_0 slvi[hsel][3]_INST_0_i_8/S[3]}, {slvi[hsel][3]_INST_0_i_22_n_0 slvi[hsel][3]_INST_0_i_8/S[2]}, {slvi[hsel][3]_INST_0_i_23_n_0 slvi[hsel][3]_INST_0_i_8/S[1]}, {slvi[hsel][3]_INST_0_i_24_n_0 slvi[hsel][3]_INST_0_i_8/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X75Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][3]_INST_0_i_9 - 
nets: {hsel2102_in slvi[hsel][3]_INST_0_i_9/O}, {slvi[hsel][3]_INST_0_i_25_n_0 slvi[hsel][3]_INST_0_i_9/I0}, {slvi[hsel][3]_INST_0_i_26_n_0 slvi[hsel][3]_INST_0_i_9/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X79Y129, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][4]_INST_0 - 
nets: {slvi[hsel][4] slvi[hsel][4]_INST_0/O}, {p_1_in13_in slvi[hsel][4]_INST_0/I0}, {hsel1192_out slvi[hsel][4]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][4]_INST_0_i_1 - 
nets: {p_1_in13_in slvi[hsel][4]_INST_0_i_1/O}, {slvi[hmbsel][1]_INST_0_i_2_n_0 slvi[hsel][4]_INST_0_i_1/I0}, {slvi[hmbsel][0]_INST_0_i_2_n_0 slvi[hsel][4]_INST_0_i_1/I1}, {slvi[hmbsel][2]_INST_0_i_3_n_0 slvi[hsel][4]_INST_0_i_1/I2}, {slvi[hsel][4]_INST_0_i_2_n_0 slvi[hsel][4]_INST_0_i_1/I3}, {slvo[4][hconfig][7][1] slvi[hsel][4]_INST_0_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hFFF7F7F7, 
LOC: SLICE_X70Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hsel][4]_INST_0_i_10 - 
nets: {slvi[hsel][4]_INST_0_i_10_n_0 slvi[hsel][4]_INST_0_i_10/O}, {slvo[4][hconfig][7][9] slvi[hsel][4]_INST_0_i_10/I0}, {slvo[4][hconfig][7][7] slvi[hsel][4]_INST_0_i_10/I1}, {slvo[4][hconfig][7][8] slvi[hsel][4]_INST_0_i_10/I2}, {slvo[4][hconfig][7][4] slvi[hsel][4]_INST_0_i_10/I3}, {slvo[4][hconfig][7][5] slvi[hsel][4]_INST_0_i_10/I4}, {slvo[4][hconfig][7][6] slvi[hsel][4]_INST_0_i_10/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X56Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_11 - 
nets: {slvi[hsel][4]_INST_0_i_11_n_0 slvi[hsel][4]_INST_0_i_11/O}, {slvo[4][hconfig][7][14] slvi[hsel][4]_INST_0_i_11/I0}, {slvo[4][hconfig][7][13] slvi[hsel][4]_INST_0_i_11/I1}, {slvo[4][hconfig][7][15] slvi[hsel][4]_INST_0_i_11/I2}, {slvo[4][hconfig][7][10] slvi[hsel][4]_INST_0_i_11/I3}, {slvo[4][hconfig][7][11] slvi[hsel][4]_INST_0_i_11/I4}, {slvo[4][hconfig][7][12] slvi[hsel][4]_INST_0_i_11/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X56Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_12 - 
nets: {slvi[hsel][4]_INST_0_i_12_n_0 slvi[hsel][4]_INST_0_i_12/O}, {slvo[4][hconfig][7][13] slvi[hsel][4]_INST_0_i_12/I0}, {slvo[4][hconfig][7][29] slvi[hsel][4]_INST_0_i_12/I1}, {slvi[haddr][29] slvi[hsel][4]_INST_0_i_12/I2}, {slvi[hsel][4]_INST_0_i_20_n_0 slvi[hsel][4]_INST_0_i_12/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][4]_INST_0_i_13 - 
nets: {slvi[hsel][4]_INST_0_i_13_n_0 slvi[hsel][4]_INST_0_i_13/O}, {slvo[4][hconfig][7][10] slvi[hsel][4]_INST_0_i_13/I0}, {slvo[4][hconfig][7][26] slvi[hsel][4]_INST_0_i_13/I1}, {slvi[haddr][26] slvi[hsel][4]_INST_0_i_13/I2}, {slvi[hsel][4]_INST_0_i_21_n_0 slvi[hsel][4]_INST_0_i_13/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][4]_INST_0_i_14 - 
nets: {slvi[hsel][4]_INST_0_i_14_n_0 slvi[hsel][4]_INST_0_i_14/O}, {slvo[4][hconfig][7][7] slvi[hsel][4]_INST_0_i_14/I0}, {slvo[4][hconfig][7][23] slvi[hsel][4]_INST_0_i_14/I1}, {slvi[haddr][23] slvi[hsel][4]_INST_0_i_14/I2}, {slvi[hsel][4]_INST_0_i_22_n_0 slvi[hsel][4]_INST_0_i_14/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][4]_INST_0_i_15 - 
nets: {slvi[hsel][4]_INST_0_i_15_n_0 slvi[hsel][4]_INST_0_i_15/O}, {slvo[4][hconfig][7][4] slvi[hsel][4]_INST_0_i_15/I0}, {slvo[4][hconfig][7][20] slvi[hsel][4]_INST_0_i_15/I1}, {slvi[haddr][20] slvi[hsel][4]_INST_0_i_15/I2}, {slvi[hsel][4]_INST_0_i_23_n_0 slvi[hsel][4]_INST_0_i_15/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X69Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][4]_INST_0_i_16 - 
nets: {slvi[hsel][4]_INST_0_i_16_n_0 slvi[hsel][4]_INST_0_i_16/O}, {slvo[4][hconfig][7][14] slvi[hsel][4]_INST_0_i_16/I0}, {slvo[4][hconfig][7][30] slvi[hsel][4]_INST_0_i_16/I1}, {slvi[haddr][18] slvi[hsel][4]_INST_0_i_16/I2}, {slvo[4][hconfig][7][15] slvi[hsel][4]_INST_0_i_16/I3}, {slvo[4][hconfig][7][31] slvi[hsel][4]_INST_0_i_16/I4}, {slvi[haddr][19] slvi[hsel][4]_INST_0_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_17 - 
nets: {slvi[hsel][4]_INST_0_i_17_n_0 slvi[hsel][4]_INST_0_i_17/O}, {slvo[4][hconfig][7][11] slvi[hsel][4]_INST_0_i_17/I0}, {slvo[4][hconfig][7][27] slvi[hsel][4]_INST_0_i_17/I1}, {slvi[haddr][15] slvi[hsel][4]_INST_0_i_17/I2}, {slvo[4][hconfig][7][12] slvi[hsel][4]_INST_0_i_17/I3}, {slvo[4][hconfig][7][28] slvi[hsel][4]_INST_0_i_17/I4}, {slvi[haddr][16] slvi[hsel][4]_INST_0_i_17/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_18 - 
nets: {slvi[hsel][4]_INST_0_i_18_n_0 slvi[hsel][4]_INST_0_i_18/O}, {slvo[4][hconfig][7][8] slvi[hsel][4]_INST_0_i_18/I0}, {slvo[4][hconfig][7][24] slvi[hsel][4]_INST_0_i_18/I1}, {slvi[haddr][12] slvi[hsel][4]_INST_0_i_18/I2}, {slvo[4][hconfig][7][9] slvi[hsel][4]_INST_0_i_18/I3}, {slvo[4][hconfig][7][25] slvi[hsel][4]_INST_0_i_18/I4}, {slvi[haddr][13] slvi[hsel][4]_INST_0_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X62Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_19 - 
nets: {slvi[hsel][4]_INST_0_i_19_n_0 slvi[hsel][4]_INST_0_i_19/O}, {slvo[4][hconfig][7][5] slvi[hsel][4]_INST_0_i_19/I0}, {slvo[4][hconfig][7][21] slvi[hsel][4]_INST_0_i_19/I1}, {slvi[haddr][9] slvi[hsel][4]_INST_0_i_19/I2}, {slvo[4][hconfig][7][6] slvi[hsel][4]_INST_0_i_19/I3}, {slvo[4][hconfig][7][22] slvi[hsel][4]_INST_0_i_19/I4}, {slvi[haddr][10] slvi[hsel][4]_INST_0_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X63Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_2 - 
nets: {slvi[hsel][4]_INST_0_i_2_n_0 slvi[hsel][4]_INST_0_i_2/O}, {hsel323_out slvi[hsel][4]_INST_0_i_2/I0}, {hsel219_in slvi[hsel][4]_INST_0_i_2/I1}, {hsel279_in slvi[hsel][4]_INST_0_i_2/I2}, {hsel330_out slvi[hsel][4]_INST_0_i_2/I3}, {hsel330_in slvi[hsel][4]_INST_0_i_2/I4}, {slvo[4][hconfig][7][0] slvi[hsel][4]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X64Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_20 - 
nets: {slvi[hsel][4]_INST_0_i_20_n_0 slvi[hsel][4]_INST_0_i_20/O}, {slvo[4][hconfig][7][14] slvi[hsel][4]_INST_0_i_20/I0}, {slvo[4][hconfig][7][30] slvi[hsel][4]_INST_0_i_20/I1}, {slvi[haddr][30] slvi[hsel][4]_INST_0_i_20/I2}, {slvo[4][hconfig][7][15] slvi[hsel][4]_INST_0_i_20/I3}, {slvo[4][hconfig][7][31] slvi[hsel][4]_INST_0_i_20/I4}, {slvi[haddr][31] slvi[hsel][4]_INST_0_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_21 - 
nets: {slvi[hsel][4]_INST_0_i_21_n_0 slvi[hsel][4]_INST_0_i_21/O}, {slvo[4][hconfig][7][11] slvi[hsel][4]_INST_0_i_21/I0}, {slvo[4][hconfig][7][27] slvi[hsel][4]_INST_0_i_21/I1}, {slvi[haddr][27] slvi[hsel][4]_INST_0_i_21/I2}, {slvo[4][hconfig][7][12] slvi[hsel][4]_INST_0_i_21/I3}, {slvo[4][hconfig][7][28] slvi[hsel][4]_INST_0_i_21/I4}, {slvi[haddr][28] slvi[hsel][4]_INST_0_i_21/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X69Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_22 - 
nets: {slvi[hsel][4]_INST_0_i_22_n_0 slvi[hsel][4]_INST_0_i_22/O}, {slvo[4][hconfig][7][8] slvi[hsel][4]_INST_0_i_22/I0}, {slvo[4][hconfig][7][24] slvi[hsel][4]_INST_0_i_22/I1}, {slvi[haddr][24] slvi[hsel][4]_INST_0_i_22/I2}, {slvo[4][hconfig][7][9] slvi[hsel][4]_INST_0_i_22/I3}, {slvo[4][hconfig][7][25] slvi[hsel][4]_INST_0_i_22/I4}, {slvi[haddr][25] slvi[hsel][4]_INST_0_i_22/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_23 - 
nets: {slvi[hsel][4]_INST_0_i_23_n_0 slvi[hsel][4]_INST_0_i_23/O}, {slvo[4][hconfig][7][5] slvi[hsel][4]_INST_0_i_23/I0}, {slvo[4][hconfig][7][21] slvi[hsel][4]_INST_0_i_23/I1}, {slvi[haddr][21] slvi[hsel][4]_INST_0_i_23/I2}, {slvo[4][hconfig][7][6] slvi[hsel][4]_INST_0_i_23/I3}, {slvo[4][hconfig][7][22] slvi[hsel][4]_INST_0_i_23/I4}, {slvi[haddr][22] slvi[hsel][4]_INST_0_i_23/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X68Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][4]_INST_0_i_3 - 
nets: {hsel323_out slvi[hsel][4]_INST_0_i_3/CO[3]}, { slvi[hsel][4]_INST_0_i_3/CO[2]}, { slvi[hsel][4]_INST_0_i_3/CO[1]}, { slvi[hsel][4]_INST_0_i_3/CO[0]}, { slvi[hsel][4]_INST_0_i_3/O[3]}, { slvi[hsel][4]_INST_0_i_3/O[2]}, { slvi[hsel][4]_INST_0_i_3/O[1]}, { slvi[hsel][4]_INST_0_i_3/O[0]}, {<const0> slvi[hsel][4]_INST_0_i_3/CI}, {<const1> slvi[hsel][4]_INST_0_i_3/CYINIT}, {<const0> slvi[hsel][4]_INST_0_i_3/DI[3]}, {<const0> slvi[hsel][4]_INST_0_i_3/DI[2]}, {<const0> slvi[hsel][4]_INST_0_i_3/DI[1]}, {<const0> slvi[hsel][4]_INST_0_i_3/DI[0]}, {slvi[hsel][4]_INST_0_i_6_n_0 slvi[hsel][4]_INST_0_i_3/S[3]}, {slvi[hsel][4]_INST_0_i_7_n_0 slvi[hsel][4]_INST_0_i_3/S[2]}, {slvi[hsel][4]_INST_0_i_8_n_0 slvi[hsel][4]_INST_0_i_3/S[1]}, {slvi[hsel][4]_INST_0_i_9_n_0 slvi[hsel][4]_INST_0_i_3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X63Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][4]_INST_0_i_4 - 
nets: {hsel279_in slvi[hsel][4]_INST_0_i_4/O}, {slvi[hsel][4]_INST_0_i_10_n_0 slvi[hsel][4]_INST_0_i_4/I0}, {slvi[hsel][4]_INST_0_i_11_n_0 slvi[hsel][4]_INST_0_i_4/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X56Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][4]_INST_0_i_5 - 
nets: {hsel330_out slvi[hsel][4]_INST_0_i_5/CO[3]}, { slvi[hsel][4]_INST_0_i_5/CO[2]}, { slvi[hsel][4]_INST_0_i_5/CO[1]}, { slvi[hsel][4]_INST_0_i_5/CO[0]}, { slvi[hsel][4]_INST_0_i_5/O[3]}, { slvi[hsel][4]_INST_0_i_5/O[2]}, { slvi[hsel][4]_INST_0_i_5/O[1]}, { slvi[hsel][4]_INST_0_i_5/O[0]}, {<const0> slvi[hsel][4]_INST_0_i_5/CI}, {<const1> slvi[hsel][4]_INST_0_i_5/CYINIT}, {<const0> slvi[hsel][4]_INST_0_i_5/DI[3]}, {<const0> slvi[hsel][4]_INST_0_i_5/DI[2]}, {<const0> slvi[hsel][4]_INST_0_i_5/DI[1]}, {<const0> slvi[hsel][4]_INST_0_i_5/DI[0]}, {slvi[hsel][4]_INST_0_i_12_n_0 slvi[hsel][4]_INST_0_i_5/S[3]}, {slvi[hsel][4]_INST_0_i_13_n_0 slvi[hsel][4]_INST_0_i_5/S[2]}, {slvi[hsel][4]_INST_0_i_14_n_0 slvi[hsel][4]_INST_0_i_5/S[1]}, {slvi[hsel][4]_INST_0_i_15_n_0 slvi[hsel][4]_INST_0_i_5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X69Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][4]_INST_0_i_6 - 
nets: {slvi[hsel][4]_INST_0_i_6_n_0 slvi[hsel][4]_INST_0_i_6/O}, {slvo[4][hconfig][7][13] slvi[hsel][4]_INST_0_i_6/I0}, {slvo[4][hconfig][7][29] slvi[hsel][4]_INST_0_i_6/I1}, {slvi[haddr][17] slvi[hsel][4]_INST_0_i_6/I2}, {slvi[hsel][4]_INST_0_i_16_n_0 slvi[hsel][4]_INST_0_i_6/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][4]_INST_0_i_7 - 
nets: {slvi[hsel][4]_INST_0_i_7_n_0 slvi[hsel][4]_INST_0_i_7/O}, {slvo[4][hconfig][7][10] slvi[hsel][4]_INST_0_i_7/I0}, {slvo[4][hconfig][7][26] slvi[hsel][4]_INST_0_i_7/I1}, {slvi[haddr][14] slvi[hsel][4]_INST_0_i_7/I2}, {slvi[hsel][4]_INST_0_i_17_n_0 slvi[hsel][4]_INST_0_i_7/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][4]_INST_0_i_8 - 
nets: {slvi[hsel][4]_INST_0_i_8_n_0 slvi[hsel][4]_INST_0_i_8/O}, {slvo[4][hconfig][7][7] slvi[hsel][4]_INST_0_i_8/I0}, {slvo[4][hconfig][7][23] slvi[hsel][4]_INST_0_i_8/I1}, {slvi[haddr][11] slvi[hsel][4]_INST_0_i_8/I2}, {slvi[hsel][4]_INST_0_i_18_n_0 slvi[hsel][4]_INST_0_i_8/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][4]_INST_0_i_9 - 
nets: {slvi[hsel][4]_INST_0_i_9_n_0 slvi[hsel][4]_INST_0_i_9/O}, {slvo[4][hconfig][7][4] slvi[hsel][4]_INST_0_i_9/I0}, {slvo[4][hconfig][7][20] slvi[hsel][4]_INST_0_i_9/I1}, {slvi[haddr][8] slvi[hsel][4]_INST_0_i_9/I2}, {slvi[hsel][4]_INST_0_i_19_n_0 slvi[hsel][4]_INST_0_i_9/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X63Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][5]_INST_0 - 
nets: {slvi[hsel][5] slvi[hsel][5]_INST_0/O}, {p_2_in slvi[hsel][5]_INST_0/I0}, {hsel1192_out slvi[hsel][5]_INST_0/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X69Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][5]_INST_0_i_1 - 
nets: {p_2_in slvi[hsel][5]_INST_0_i_1/O}, {slvi[hmbsel][1]_INST_0_i_5_n_0 slvi[hsel][5]_INST_0_i_1/I0}, {slvi[hmbsel][0]_INST_0_i_5_n_0 slvi[hsel][5]_INST_0_i_1/I1}, {slvi[hmbsel][2]_INST_0_i_5_n_0 slvi[hsel][5]_INST_0_i_1/I2}, {slvi[hsel][5]_INST_0_i_2_n_0 slvi[hsel][5]_INST_0_i_1/I3}, {slvo[5][hconfig][7][1] slvi[hsel][5]_INST_0_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFF7F7F7, 
LOC: SLICE_X69Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hsel][5]_INST_0_i_2 - 
nets: {slvi[hsel][5]_INST_0_i_2_n_0 slvi[hsel][5]_INST_0_i_2/O}, {hsel315_out slvi[hsel][5]_INST_0_i_2/I0}, {hsel219_in slvi[hsel][5]_INST_0_i_2/I1}, {hsel259_in slvi[hsel][5]_INST_0_i_2/I2}, {hsel322_out slvi[hsel][5]_INST_0_i_2/I3}, {hsel330_in slvi[hsel][5]_INST_0_i_2/I4}, {slvo[5][hconfig][7][0] slvi[hsel][5]_INST_0_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X65Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][6]_INST_0 - 
nets: {slvi[hsel][6] slvi[hsel][6]_INST_0/O}, {p_2_in7_in slvi[hsel][6]_INST_0/I0}, {hsel1192_out slvi[hsel][6]_INST_0/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][6]_INST_0_i_1 - 
nets: {p_2_in7_in slvi[hsel][6]_INST_0_i_1/O}, {slvi[hmbsel][1]_INST_0_i_1_n_0 slvi[hsel][6]_INST_0_i_1/I0}, {slvi[hmbsel][0]_INST_0_i_1_n_0 slvi[hsel][6]_INST_0_i_1/I1}, {slvi[hmbsel][2]_INST_0_i_2_n_0 slvi[hsel][6]_INST_0_i_1/I2}, {slvi[hsel][6]_INST_0_i_2_n_0 slvi[hsel][6]_INST_0_i_1/I3}, {slvo[6][hconfig][7][1] slvi[hsel][6]_INST_0_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hFFF7F7F7, 
LOC: SLICE_X70Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hsel][6]_INST_0_i_2 - 
nets: {slvi[hsel][6]_INST_0_i_2_n_0 slvi[hsel][6]_INST_0_i_2/O}, {hsel37_out slvi[hsel][6]_INST_0_i_2/I0}, {hsel219_in slvi[hsel][6]_INST_0_i_2/I1}, {hsel239_in slvi[hsel][6]_INST_0_i_2/I2}, {hsel314_out slvi[hsel][6]_INST_0_i_2/I3}, {hsel330_in slvi[hsel][6]_INST_0_i_2/I4}, {slvo[6][hconfig][7][0] slvi[hsel][6]_INST_0_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h80808080F0000000, 
LOC: SLICE_X65Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0 - 
nets: {slvi[hsel][7] slvi[hsel][7]_INST_0/O}, {slvi[hsel][7]_INST_0_i_1_n_0 slvi[hsel][7]_INST_0/I0}, {hsel1192_out slvi[hsel][7]_INST_0/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X70Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][7]_INST_0_i_1 - 
nets: {slvi[hsel][7]_INST_0_i_1_n_0 slvi[hsel][7]_INST_0_i_1/O}, {slvo[7][hconfig][6][1] slvi[hsel][7]_INST_0_i_1/I0}, {slvi[hmbsel][2]_INST_0_i_1_n_0 slvi[hsel][7]_INST_0_i_1/I1}, {slvi[hsel][7]_INST_0_i_2_n_0 slvi[hsel][7]_INST_0_i_1/I2}, {slvi[hmbsel][0]_INST_0_i_6_n_0 slvi[hsel][7]_INST_0_i_1/I3}, {slvi[hmbsel][1]_INST_0_i_6_n_0 slvi[hsel][7]_INST_0_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h8FFFFFFF, 
LOC: SLICE_X71Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

slvi[hsel][7]_INST_0_i_10 - 
nets: {slvi[hsel][7]_INST_0_i_10_n_0 slvi[hsel][7]_INST_0_i_10/O}, {slvo[7][hconfig][7][4] slvi[hsel][7]_INST_0_i_10/I0}, {slvo[7][hconfig][7][20] slvi[hsel][7]_INST_0_i_10/I1}, {slvi[haddr][8] slvi[hsel][7]_INST_0_i_10/I2}, {slvi[hsel][7]_INST_0_i_20_n_0 slvi[hsel][7]_INST_0_i_10/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][7]_INST_0_i_11 - 
nets: {slvi[hsel][7]_INST_0_i_11_n_0 slvi[hsel][7]_INST_0_i_11/O}, {slvo[7][hconfig][7][9] slvi[hsel][7]_INST_0_i_11/I0}, {slvo[7][hconfig][7][7] slvi[hsel][7]_INST_0_i_11/I1}, {slvo[7][hconfig][7][8] slvi[hsel][7]_INST_0_i_11/I2}, {slvo[7][hconfig][7][4] slvi[hsel][7]_INST_0_i_11/I3}, {slvo[7][hconfig][7][5] slvi[hsel][7]_INST_0_i_11/I4}, {slvo[7][hconfig][7][6] slvi[hsel][7]_INST_0_i_11/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_12 - 
nets: {slvi[hsel][7]_INST_0_i_12_n_0 slvi[hsel][7]_INST_0_i_12/O}, {slvo[7][hconfig][7][14] slvi[hsel][7]_INST_0_i_12/I0}, {slvo[7][hconfig][7][13] slvi[hsel][7]_INST_0_i_12/I1}, {slvo[7][hconfig][7][15] slvi[hsel][7]_INST_0_i_12/I2}, {slvo[7][hconfig][7][10] slvi[hsel][7]_INST_0_i_12/I3}, {slvo[7][hconfig][7][11] slvi[hsel][7]_INST_0_i_12/I4}, {slvo[7][hconfig][7][12] slvi[hsel][7]_INST_0_i_12/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X78Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_13 - 
nets: {slvi[hsel][7]_INST_0_i_13_n_0 slvi[hsel][7]_INST_0_i_13/O}, {slvo[7][hconfig][7][13] slvi[hsel][7]_INST_0_i_13/I0}, {slvo[7][hconfig][7][29] slvi[hsel][7]_INST_0_i_13/I1}, {slvi[haddr][29] slvi[hsel][7]_INST_0_i_13/I2}, {slvi[hsel][7]_INST_0_i_21_n_0 slvi[hsel][7]_INST_0_i_13/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][7]_INST_0_i_14 - 
nets: {slvi[hsel][7]_INST_0_i_14_n_0 slvi[hsel][7]_INST_0_i_14/O}, {slvo[7][hconfig][7][10] slvi[hsel][7]_INST_0_i_14/I0}, {slvo[7][hconfig][7][26] slvi[hsel][7]_INST_0_i_14/I1}, {slvi[haddr][26] slvi[hsel][7]_INST_0_i_14/I2}, {slvi[hsel][7]_INST_0_i_22_n_0 slvi[hsel][7]_INST_0_i_14/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][7]_INST_0_i_15 - 
nets: {slvi[hsel][7]_INST_0_i_15_n_0 slvi[hsel][7]_INST_0_i_15/O}, {slvo[7][hconfig][7][7] slvi[hsel][7]_INST_0_i_15/I0}, {slvo[7][hconfig][7][23] slvi[hsel][7]_INST_0_i_15/I1}, {slvi[haddr][23] slvi[hsel][7]_INST_0_i_15/I2}, {slvi[hsel][7]_INST_0_i_23_n_0 slvi[hsel][7]_INST_0_i_15/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][7]_INST_0_i_16 - 
nets: {slvi[hsel][7]_INST_0_i_16_n_0 slvi[hsel][7]_INST_0_i_16/O}, {slvo[7][hconfig][7][4] slvi[hsel][7]_INST_0_i_16/I0}, {slvo[7][hconfig][7][20] slvi[hsel][7]_INST_0_i_16/I1}, {slvi[haddr][20] slvi[hsel][7]_INST_0_i_16/I2}, {slvi[hsel][7]_INST_0_i_24_n_0 slvi[hsel][7]_INST_0_i_16/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X74Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][7]_INST_0_i_17 - 
nets: {slvi[hsel][7]_INST_0_i_17_n_0 slvi[hsel][7]_INST_0_i_17/O}, {slvo[7][hconfig][7][14] slvi[hsel][7]_INST_0_i_17/I0}, {slvo[7][hconfig][7][30] slvi[hsel][7]_INST_0_i_17/I1}, {slvi[haddr][18] slvi[hsel][7]_INST_0_i_17/I2}, {slvo[7][hconfig][7][15] slvi[hsel][7]_INST_0_i_17/I3}, {slvo[7][hconfig][7][31] slvi[hsel][7]_INST_0_i_17/I4}, {slvi[haddr][19] slvi[hsel][7]_INST_0_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_18 - 
nets: {slvi[hsel][7]_INST_0_i_18_n_0 slvi[hsel][7]_INST_0_i_18/O}, {slvo[7][hconfig][7][11] slvi[hsel][7]_INST_0_i_18/I0}, {slvo[7][hconfig][7][27] slvi[hsel][7]_INST_0_i_18/I1}, {slvi[haddr][15] slvi[hsel][7]_INST_0_i_18/I2}, {slvo[7][hconfig][7][12] slvi[hsel][7]_INST_0_i_18/I3}, {slvo[7][hconfig][7][28] slvi[hsel][7]_INST_0_i_18/I4}, {slvi[haddr][16] slvi[hsel][7]_INST_0_i_18/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_19 - 
nets: {slvi[hsel][7]_INST_0_i_19_n_0 slvi[hsel][7]_INST_0_i_19/O}, {slvo[7][hconfig][7][8] slvi[hsel][7]_INST_0_i_19/I0}, {slvo[7][hconfig][7][24] slvi[hsel][7]_INST_0_i_19/I1}, {slvi[haddr][12] slvi[hsel][7]_INST_0_i_19/I2}, {slvo[7][hconfig][7][9] slvi[hsel][7]_INST_0_i_19/I3}, {slvo[7][hconfig][7][25] slvi[hsel][7]_INST_0_i_19/I4}, {slvi[haddr][13] slvi[hsel][7]_INST_0_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_2 - 
nets: {slvi[hsel][7]_INST_0_i_2_n_0 slvi[hsel][7]_INST_0_i_2/O}, {slvo[7][hconfig][7][1] slvi[hsel][7]_INST_0_i_2/I0}, {slvi[hsel][7]_INST_0_i_3_n_0 slvi[hsel][7]_INST_0_i_2/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X71Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][7]_INST_0_i_20 - 
nets: {slvi[hsel][7]_INST_0_i_20_n_0 slvi[hsel][7]_INST_0_i_20/O}, {slvo[7][hconfig][7][5] slvi[hsel][7]_INST_0_i_20/I0}, {slvo[7][hconfig][7][21] slvi[hsel][7]_INST_0_i_20/I1}, {slvi[haddr][9] slvi[hsel][7]_INST_0_i_20/I2}, {slvo[7][hconfig][7][6] slvi[hsel][7]_INST_0_i_20/I3}, {slvo[7][hconfig][7][22] slvi[hsel][7]_INST_0_i_20/I4}, {slvi[haddr][10] slvi[hsel][7]_INST_0_i_20/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X75Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_21 - 
nets: {slvi[hsel][7]_INST_0_i_21_n_0 slvi[hsel][7]_INST_0_i_21/O}, {slvo[7][hconfig][7][14] slvi[hsel][7]_INST_0_i_21/I0}, {slvo[7][hconfig][7][30] slvi[hsel][7]_INST_0_i_21/I1}, {slvi[haddr][30] slvi[hsel][7]_INST_0_i_21/I2}, {slvo[7][hconfig][7][15] slvi[hsel][7]_INST_0_i_21/I3}, {slvo[7][hconfig][7][31] slvi[hsel][7]_INST_0_i_21/I4}, {slvi[haddr][31] slvi[hsel][7]_INST_0_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_22 - 
nets: {slvi[hsel][7]_INST_0_i_22_n_0 slvi[hsel][7]_INST_0_i_22/O}, {slvo[7][hconfig][7][11] slvi[hsel][7]_INST_0_i_22/I0}, {slvo[7][hconfig][7][27] slvi[hsel][7]_INST_0_i_22/I1}, {slvi[haddr][27] slvi[hsel][7]_INST_0_i_22/I2}, {slvo[7][hconfig][7][12] slvi[hsel][7]_INST_0_i_22/I3}, {slvo[7][hconfig][7][28] slvi[hsel][7]_INST_0_i_22/I4}, {slvi[haddr][28] slvi[hsel][7]_INST_0_i_22/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_23 - 
nets: {slvi[hsel][7]_INST_0_i_23_n_0 slvi[hsel][7]_INST_0_i_23/O}, {slvo[7][hconfig][7][8] slvi[hsel][7]_INST_0_i_23/I0}, {slvo[7][hconfig][7][24] slvi[hsel][7]_INST_0_i_23/I1}, {slvi[haddr][24] slvi[hsel][7]_INST_0_i_23/I2}, {slvo[7][hconfig][7][9] slvi[hsel][7]_INST_0_i_23/I3}, {slvo[7][hconfig][7][25] slvi[hsel][7]_INST_0_i_23/I4}, {slvi[haddr][25] slvi[hsel][7]_INST_0_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_24 - 
nets: {slvi[hsel][7]_INST_0_i_24_n_0 slvi[hsel][7]_INST_0_i_24/O}, {slvo[7][hconfig][7][5] slvi[hsel][7]_INST_0_i_24/I0}, {slvo[7][hconfig][7][21] slvi[hsel][7]_INST_0_i_24/I1}, {slvi[haddr][21] slvi[hsel][7]_INST_0_i_24/I2}, {slvo[7][hconfig][7][6] slvi[hsel][7]_INST_0_i_24/I3}, {slvo[7][hconfig][7][22] slvi[hsel][7]_INST_0_i_24/I4}, {slvi[haddr][22] slvi[hsel][7]_INST_0_i_24/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hD7D700D700D7D7D7, 
LOC: SLICE_X73Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_3 - 
nets: {slvi[hsel][7]_INST_0_i_3_n_0 slvi[hsel][7]_INST_0_i_3/O}, {hsel3 slvi[hsel][7]_INST_0_i_3/I0}, {slvo[7][hconfig][7][0] slvi[hsel][7]_INST_0_i_3/I1}, {hsel2 slvi[hsel][7]_INST_0_i_3/I2}, {hsel36_out slvi[hsel][7]_INST_0_i_3/I3}, {slvi[hmbsel][2]_INST_0_i_9_n_0 slvi[hsel][7]_INST_0_i_3/I4}, {slvi[hmbsel][2]_INST_0_i_10_n_0 slvi[hsel][7]_INST_0_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h3000808030003000, 
LOC: SLICE_X74Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsel][7]_INST_0_i_4 - 
nets: {hsel3 slvi[hsel][7]_INST_0_i_4/CO[3]}, { slvi[hsel][7]_INST_0_i_4/CO[2]}, { slvi[hsel][7]_INST_0_i_4/CO[1]}, { slvi[hsel][7]_INST_0_i_4/CO[0]}, { slvi[hsel][7]_INST_0_i_4/O[3]}, { slvi[hsel][7]_INST_0_i_4/O[2]}, { slvi[hsel][7]_INST_0_i_4/O[1]}, { slvi[hsel][7]_INST_0_i_4/O[0]}, {<const0> slvi[hsel][7]_INST_0_i_4/CI}, {<const1> slvi[hsel][7]_INST_0_i_4/CYINIT}, {<const0> slvi[hsel][7]_INST_0_i_4/DI[3]}, {<const0> slvi[hsel][7]_INST_0_i_4/DI[2]}, {<const0> slvi[hsel][7]_INST_0_i_4/DI[1]}, {<const0> slvi[hsel][7]_INST_0_i_4/DI[0]}, {slvi[hsel][7]_INST_0_i_7_n_0 slvi[hsel][7]_INST_0_i_4/S[3]}, {slvi[hsel][7]_INST_0_i_8_n_0 slvi[hsel][7]_INST_0_i_4/S[2]}, {slvi[hsel][7]_INST_0_i_9_n_0 slvi[hsel][7]_INST_0_i_4/S[1]}, {slvi[hsel][7]_INST_0_i_10_n_0 slvi[hsel][7]_INST_0_i_4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X76Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][7]_INST_0_i_5 - 
nets: {hsel2 slvi[hsel][7]_INST_0_i_5/O}, {slvi[hsel][7]_INST_0_i_11_n_0 slvi[hsel][7]_INST_0_i_5/I0}, {slvi[hsel][7]_INST_0_i_12_n_0 slvi[hsel][7]_INST_0_i_5/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X78Y133, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

slvi[hsel][7]_INST_0_i_6 - 
nets: {hsel36_out slvi[hsel][7]_INST_0_i_6/CO[3]}, { slvi[hsel][7]_INST_0_i_6/CO[2]}, { slvi[hsel][7]_INST_0_i_6/CO[1]}, { slvi[hsel][7]_INST_0_i_6/CO[0]}, { slvi[hsel][7]_INST_0_i_6/O[3]}, { slvi[hsel][7]_INST_0_i_6/O[2]}, { slvi[hsel][7]_INST_0_i_6/O[1]}, { slvi[hsel][7]_INST_0_i_6/O[0]}, {<const0> slvi[hsel][7]_INST_0_i_6/CI}, {<const1> slvi[hsel][7]_INST_0_i_6/CYINIT}, {<const0> slvi[hsel][7]_INST_0_i_6/DI[3]}, {<const0> slvi[hsel][7]_INST_0_i_6/DI[2]}, {<const0> slvi[hsel][7]_INST_0_i_6/DI[1]}, {<const0> slvi[hsel][7]_INST_0_i_6/DI[0]}, {slvi[hsel][7]_INST_0_i_13_n_0 slvi[hsel][7]_INST_0_i_6/S[3]}, {slvi[hsel][7]_INST_0_i_14_n_0 slvi[hsel][7]_INST_0_i_6/S[2]}, {slvi[hsel][7]_INST_0_i_15_n_0 slvi[hsel][7]_INST_0_i_6/S[1]}, {slvi[hsel][7]_INST_0_i_16_n_0 slvi[hsel][7]_INST_0_i_6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X74Y131, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

slvi[hsel][7]_INST_0_i_7 - 
nets: {slvi[hsel][7]_INST_0_i_7_n_0 slvi[hsel][7]_INST_0_i_7/O}, {slvo[7][hconfig][7][13] slvi[hsel][7]_INST_0_i_7/I0}, {slvo[7][hconfig][7][29] slvi[hsel][7]_INST_0_i_7/I1}, {slvi[haddr][17] slvi[hsel][7]_INST_0_i_7/I2}, {slvi[hsel][7]_INST_0_i_17_n_0 slvi[hsel][7]_INST_0_i_7/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][7]_INST_0_i_8 - 
nets: {slvi[hsel][7]_INST_0_i_8_n_0 slvi[hsel][7]_INST_0_i_8/O}, {slvo[7][hconfig][7][10] slvi[hsel][7]_INST_0_i_8/I0}, {slvo[7][hconfig][7][26] slvi[hsel][7]_INST_0_i_8/I1}, {slvi[haddr][14] slvi[hsel][7]_INST_0_i_8/I2}, {slvi[hsel][7]_INST_0_i_18_n_0 slvi[hsel][7]_INST_0_i_8/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsel][7]_INST_0_i_9 - 
nets: {slvi[hsel][7]_INST_0_i_9_n_0 slvi[hsel][7]_INST_0_i_9/O}, {slvo[7][hconfig][7][7] slvi[hsel][7]_INST_0_i_9/I0}, {slvo[7][hconfig][7][23] slvi[hsel][7]_INST_0_i_9/I1}, {slvi[haddr][11] slvi[hsel][7]_INST_0_i_9/I2}, {slvi[hsel][7]_INST_0_i_19_n_0 slvi[hsel][7]_INST_0_i_9/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'hD700, 
LOC: SLICE_X76Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

slvi[hsize][0]_INST_0 - 
nets: {slvi[hsize][0] slvi[hsize][0]_INST_0/O}, {slvi[hsize][0]_INST_0_i_1_n_0 slvi[hsize][0]_INST_0/I0}, {slvi[hsize][0]_INST_0_i_2_n_0 slvi[hsize][0]_INST_0/I1}, {slvi[hmaster][2] slvi[hsize][0]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hsize][0]_INST_0_i_1 - 
nets: {slvi[hsize][0]_INST_0_i_1_n_0 slvi[hsize][0]_INST_0_i_1/O}, {msto[3][hsize][0] slvi[hsize][0]_INST_0_i_1/I0}, {msto[2][hsize][0] slvi[hsize][0]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hsize][0]_INST_0_i_1/I2}, {msto[1][hsize][0] slvi[hsize][0]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hsize][0]_INST_0_i_1/I4}, {msto[0][hsize][0] slvi[hsize][0]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsize][0]_INST_0_i_2 - 
nets: {slvi[hsize][0]_INST_0_i_2_n_0 slvi[hsize][0]_INST_0_i_2/O}, {msto[7][hsize][0] slvi[hsize][0]_INST_0_i_2/I0}, {msto[6][hsize][0] slvi[hsize][0]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hsize][0]_INST_0_i_2/I2}, {msto[5][hsize][0] slvi[hsize][0]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hsize][0]_INST_0_i_2/I4}, {msto[4][hsize][0] slvi[hsize][0]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsize][1]_INST_0 - 
nets: {slvi[hsize][1] slvi[hsize][1]_INST_0/O}, {slvi[hsize][1]_INST_0_i_1_n_0 slvi[hsize][1]_INST_0/I0}, {slvi[hsize][1]_INST_0_i_2_n_0 slvi[hsize][1]_INST_0/I1}, {slvi[hmaster][2] slvi[hsize][1]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hsize][1]_INST_0_i_1 - 
nets: {slvi[hsize][1]_INST_0_i_1_n_0 slvi[hsize][1]_INST_0_i_1/O}, {msto[3][hsize][1] slvi[hsize][1]_INST_0_i_1/I0}, {msto[2][hsize][1] slvi[hsize][1]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hsize][1]_INST_0_i_1/I2}, {msto[1][hsize][1] slvi[hsize][1]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hsize][1]_INST_0_i_1/I4}, {msto[0][hsize][1] slvi[hsize][1]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsize][1]_INST_0_i_2 - 
nets: {slvi[hsize][1]_INST_0_i_2_n_0 slvi[hsize][1]_INST_0_i_2/O}, {msto[7][hsize][1] slvi[hsize][1]_INST_0_i_2/I0}, {msto[6][hsize][1] slvi[hsize][1]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hsize][1]_INST_0_i_2/I2}, {msto[5][hsize][1] slvi[hsize][1]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hsize][1]_INST_0_i_2/I4}, {msto[4][hsize][1] slvi[hsize][1]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsize][2]_INST_0 - 
nets: {slvi[hsize][2] slvi[hsize][2]_INST_0/O}, {slvi[hsize][2]_INST_0_i_1_n_0 slvi[hsize][2]_INST_0/I0}, {slvi[hsize][2]_INST_0_i_2_n_0 slvi[hsize][2]_INST_0/I1}, {slvi[hmaster][2] slvi[hsize][2]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hsize][2]_INST_0_i_1 - 
nets: {slvi[hsize][2]_INST_0_i_1_n_0 slvi[hsize][2]_INST_0_i_1/O}, {msto[3][hsize][2] slvi[hsize][2]_INST_0_i_1/I0}, {msto[2][hsize][2] slvi[hsize][2]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hsize][2]_INST_0_i_1/I2}, {msto[1][hsize][2] slvi[hsize][2]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hsize][2]_INST_0_i_1/I4}, {msto[0][hsize][2] slvi[hsize][2]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hsize][2]_INST_0_i_2 - 
nets: {slvi[hsize][2]_INST_0_i_2_n_0 slvi[hsize][2]_INST_0_i_2/O}, {msto[7][hsize][2] slvi[hsize][2]_INST_0_i_2/I0}, {msto[6][hsize][2] slvi[hsize][2]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hsize][2]_INST_0_i_2/I2}, {msto[5][hsize][2] slvi[hsize][2]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hsize][2]_INST_0_i_2/I4}, {msto[4][hsize][2] slvi[hsize][2]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[htrans][0]_INST_0 - 
nets: {slvi[htrans][0] slvi[htrans][0]_INST_0/O}, {slvi[htrans][0]_INST_0_i_1_n_0 slvi[htrans][0]_INST_0/I0}, {slvi[htrans][0]_INST_0_i_2_n_0 slvi[htrans][0]_INST_0/I1}, {slvi[hmaster][2] slvi[htrans][0]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[htrans][0]_INST_0_i_1 - 
nets: {slvi[htrans][0]_INST_0_i_1_n_0 slvi[htrans][0]_INST_0_i_1/O}, {msto[3][htrans][0] slvi[htrans][0]_INST_0_i_1/I0}, {msto[2][htrans][0] slvi[htrans][0]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[htrans][0]_INST_0_i_1/I2}, {msto[1][htrans][0] slvi[htrans][0]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[htrans][0]_INST_0_i_1/I4}, {msto[0][htrans][0] slvi[htrans][0]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[htrans][0]_INST_0_i_2 - 
nets: {slvi[htrans][0]_INST_0_i_2_n_0 slvi[htrans][0]_INST_0_i_2/O}, {msto[7][htrans][0] slvi[htrans][0]_INST_0_i_2/I0}, {msto[6][htrans][0] slvi[htrans][0]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[htrans][0]_INST_0_i_2/I2}, {msto[5][htrans][0] slvi[htrans][0]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[htrans][0]_INST_0_i_2/I4}, {msto[4][htrans][0] slvi[htrans][0]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[htrans][1]_INST_0 - 
nets: {slvi[htrans][1] slvi[htrans][1]_INST_0/O}, {slvi[htrans][1]_INST_0_i_1_n_0 slvi[htrans][1]_INST_0/I0}, {slvi[htrans][1]_INST_0_i_2_n_0 slvi[htrans][1]_INST_0/I1}, {slvi[hmaster][2] slvi[htrans][1]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[htrans][1]_INST_0_i_1 - 
nets: {slvi[htrans][1]_INST_0_i_1_n_0 slvi[htrans][1]_INST_0_i_1/O}, {msto[3][htrans][1] slvi[htrans][1]_INST_0_i_1/I0}, {msto[2][htrans][1] slvi[htrans][1]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[htrans][1]_INST_0_i_1/I2}, {msto[1][htrans][1] slvi[htrans][1]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[htrans][1]_INST_0_i_1/I4}, {msto[0][htrans][1] slvi[htrans][1]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[htrans][1]_INST_0_i_2 - 
nets: {slvi[htrans][1]_INST_0_i_2_n_0 slvi[htrans][1]_INST_0_i_2/O}, {msto[7][htrans][1] slvi[htrans][1]_INST_0_i_2/I0}, {msto[6][htrans][1] slvi[htrans][1]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[htrans][1]_INST_0_i_2/I2}, {msto[5][htrans][1] slvi[htrans][1]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[htrans][1]_INST_0_i_2/I4}, {msto[4][htrans][1] slvi[htrans][1]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][0]_INST_0 - 
nets: {slvi[hwdata][0] slvi[hwdata][0]_INST_0/O}, {slvi[hwdata][0]_INST_0_i_1_n_0 slvi[hwdata][0]_INST_0/I0}, {slvi[hwdata][0]_INST_0_i_2_n_0 slvi[hwdata][0]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][0]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X57Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][0]_INST_0_i_1 - 
nets: {slvi[hwdata][0]_INST_0_i_1_n_0 slvi[hwdata][0]_INST_0_i_1/O}, {msto[3][hwdata][0] slvi[hwdata][0]_INST_0_i_1/I0}, {msto[2][hwdata][0] slvi[hwdata][0]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][0]_INST_0_i_1/I2}, {msto[1][hwdata][0] slvi[hwdata][0]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][0]_INST_0_i_1/I4}, {msto[0][hwdata][0] slvi[hwdata][0]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][0]_INST_0_i_2 - 
nets: {slvi[hwdata][0]_INST_0_i_2_n_0 slvi[hwdata][0]_INST_0_i_2/O}, {msto[7][hwdata][0] slvi[hwdata][0]_INST_0_i_2/I0}, {msto[6][hwdata][0] slvi[hwdata][0]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][0]_INST_0_i_2/I2}, {msto[5][hwdata][0] slvi[hwdata][0]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][0]_INST_0_i_2/I4}, {msto[4][hwdata][0] slvi[hwdata][0]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][10]_INST_0 - 
nets: {slvi[hwdata][10] slvi[hwdata][10]_INST_0/O}, {slvi[hwdata][10]_INST_0_i_1_n_0 slvi[hwdata][10]_INST_0/I0}, {slvi[hwdata][10]_INST_0_i_2_n_0 slvi[hwdata][10]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][10]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][10]_INST_0_i_1 - 
nets: {slvi[hwdata][10]_INST_0_i_1_n_0 slvi[hwdata][10]_INST_0_i_1/O}, {msto[3][hwdata][10] slvi[hwdata][10]_INST_0_i_1/I0}, {msto[2][hwdata][10] slvi[hwdata][10]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][10]_INST_0_i_1/I2}, {msto[1][hwdata][10] slvi[hwdata][10]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][10]_INST_0_i_1/I4}, {msto[0][hwdata][10] slvi[hwdata][10]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][10]_INST_0_i_2 - 
nets: {slvi[hwdata][10]_INST_0_i_2_n_0 slvi[hwdata][10]_INST_0_i_2/O}, {msto[7][hwdata][10] slvi[hwdata][10]_INST_0_i_2/I0}, {msto[6][hwdata][10] slvi[hwdata][10]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][10]_INST_0_i_2/I2}, {msto[5][hwdata][10] slvi[hwdata][10]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][10]_INST_0_i_2/I4}, {msto[4][hwdata][10] slvi[hwdata][10]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][11]_INST_0 - 
nets: {slvi[hwdata][11] slvi[hwdata][11]_INST_0/O}, {slvi[hwdata][11]_INST_0_i_1_n_0 slvi[hwdata][11]_INST_0/I0}, {slvi[hwdata][11]_INST_0_i_2_n_0 slvi[hwdata][11]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][11]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][11]_INST_0_i_1 - 
nets: {slvi[hwdata][11]_INST_0_i_1_n_0 slvi[hwdata][11]_INST_0_i_1/O}, {msto[3][hwdata][11] slvi[hwdata][11]_INST_0_i_1/I0}, {msto[2][hwdata][11] slvi[hwdata][11]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][11]_INST_0_i_1/I2}, {msto[1][hwdata][11] slvi[hwdata][11]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][11]_INST_0_i_1/I4}, {msto[0][hwdata][11] slvi[hwdata][11]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][11]_INST_0_i_2 - 
nets: {slvi[hwdata][11]_INST_0_i_2_n_0 slvi[hwdata][11]_INST_0_i_2/O}, {msto[7][hwdata][11] slvi[hwdata][11]_INST_0_i_2/I0}, {msto[6][hwdata][11] slvi[hwdata][11]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][11]_INST_0_i_2/I2}, {msto[5][hwdata][11] slvi[hwdata][11]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][11]_INST_0_i_2/I4}, {msto[4][hwdata][11] slvi[hwdata][11]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][12]_INST_0 - 
nets: {slvi[hwdata][12] slvi[hwdata][12]_INST_0/O}, {slvi[hwdata][12]_INST_0_i_1_n_0 slvi[hwdata][12]_INST_0/I0}, {slvi[hwdata][12]_INST_0_i_2_n_0 slvi[hwdata][12]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][12]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][12]_INST_0_i_1 - 
nets: {slvi[hwdata][12]_INST_0_i_1_n_0 slvi[hwdata][12]_INST_0_i_1/O}, {msto[3][hwdata][12] slvi[hwdata][12]_INST_0_i_1/I0}, {msto[2][hwdata][12] slvi[hwdata][12]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][12]_INST_0_i_1/I2}, {msto[1][hwdata][12] slvi[hwdata][12]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][12]_INST_0_i_1/I4}, {msto[0][hwdata][12] slvi[hwdata][12]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][12]_INST_0_i_2 - 
nets: {slvi[hwdata][12]_INST_0_i_2_n_0 slvi[hwdata][12]_INST_0_i_2/O}, {msto[7][hwdata][12] slvi[hwdata][12]_INST_0_i_2/I0}, {msto[6][hwdata][12] slvi[hwdata][12]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][12]_INST_0_i_2/I2}, {msto[5][hwdata][12] slvi[hwdata][12]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][12]_INST_0_i_2/I4}, {msto[4][hwdata][12] slvi[hwdata][12]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][13]_INST_0 - 
nets: {slvi[hwdata][13] slvi[hwdata][13]_INST_0/O}, {slvi[hwdata][13]_INST_0_i_1_n_0 slvi[hwdata][13]_INST_0/I0}, {slvi[hwdata][13]_INST_0_i_2_n_0 slvi[hwdata][13]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][13]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][13]_INST_0_i_1 - 
nets: {slvi[hwdata][13]_INST_0_i_1_n_0 slvi[hwdata][13]_INST_0_i_1/O}, {msto[3][hwdata][13] slvi[hwdata][13]_INST_0_i_1/I0}, {msto[2][hwdata][13] slvi[hwdata][13]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][13]_INST_0_i_1/I2}, {msto[1][hwdata][13] slvi[hwdata][13]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][13]_INST_0_i_1/I4}, {msto[0][hwdata][13] slvi[hwdata][13]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][13]_INST_0_i_2 - 
nets: {slvi[hwdata][13]_INST_0_i_2_n_0 slvi[hwdata][13]_INST_0_i_2/O}, {msto[7][hwdata][13] slvi[hwdata][13]_INST_0_i_2/I0}, {msto[6][hwdata][13] slvi[hwdata][13]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][13]_INST_0_i_2/I2}, {msto[5][hwdata][13] slvi[hwdata][13]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][13]_INST_0_i_2/I4}, {msto[4][hwdata][13] slvi[hwdata][13]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][14]_INST_0 - 
nets: {slvi[hwdata][14] slvi[hwdata][14]_INST_0/O}, {slvi[hwdata][14]_INST_0_i_1_n_0 slvi[hwdata][14]_INST_0/I0}, {slvi[hwdata][14]_INST_0_i_2_n_0 slvi[hwdata][14]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][14]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X57Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][14]_INST_0_i_1 - 
nets: {slvi[hwdata][14]_INST_0_i_1_n_0 slvi[hwdata][14]_INST_0_i_1/O}, {msto[3][hwdata][14] slvi[hwdata][14]_INST_0_i_1/I0}, {msto[2][hwdata][14] slvi[hwdata][14]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][14]_INST_0_i_1/I2}, {msto[1][hwdata][14] slvi[hwdata][14]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][14]_INST_0_i_1/I4}, {msto[0][hwdata][14] slvi[hwdata][14]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][14]_INST_0_i_2 - 
nets: {slvi[hwdata][14]_INST_0_i_2_n_0 slvi[hwdata][14]_INST_0_i_2/O}, {msto[7][hwdata][14] slvi[hwdata][14]_INST_0_i_2/I0}, {msto[6][hwdata][14] slvi[hwdata][14]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][14]_INST_0_i_2/I2}, {msto[5][hwdata][14] slvi[hwdata][14]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][14]_INST_0_i_2/I4}, {msto[4][hwdata][14] slvi[hwdata][14]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][15]_INST_0 - 
nets: {slvi[hwdata][15] slvi[hwdata][15]_INST_0/O}, {slvi[hwdata][15]_INST_0_i_1_n_0 slvi[hwdata][15]_INST_0/I0}, {slvi[hwdata][15]_INST_0_i_2_n_0 slvi[hwdata][15]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][15]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][15]_INST_0_i_1 - 
nets: {slvi[hwdata][15]_INST_0_i_1_n_0 slvi[hwdata][15]_INST_0_i_1/O}, {msto[3][hwdata][15] slvi[hwdata][15]_INST_0_i_1/I0}, {msto[2][hwdata][15] slvi[hwdata][15]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][15]_INST_0_i_1/I2}, {msto[1][hwdata][15] slvi[hwdata][15]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][15]_INST_0_i_1/I4}, {msto[0][hwdata][15] slvi[hwdata][15]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][15]_INST_0_i_2 - 
nets: {slvi[hwdata][15]_INST_0_i_2_n_0 slvi[hwdata][15]_INST_0_i_2/O}, {msto[7][hwdata][15] slvi[hwdata][15]_INST_0_i_2/I0}, {msto[6][hwdata][15] slvi[hwdata][15]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][15]_INST_0_i_2/I2}, {msto[5][hwdata][15] slvi[hwdata][15]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][15]_INST_0_i_2/I4}, {msto[4][hwdata][15] slvi[hwdata][15]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][16]_INST_0 - 
nets: {slvi[hwdata][16] slvi[hwdata][16]_INST_0/O}, {slvi[hwdata][16]_INST_0_i_1_n_0 slvi[hwdata][16]_INST_0/I0}, {slvi[hwdata][16]_INST_0_i_2_n_0 slvi[hwdata][16]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][16]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][16]_INST_0_i_1 - 
nets: {slvi[hwdata][16]_INST_0_i_1_n_0 slvi[hwdata][16]_INST_0_i_1/O}, {msto[3][hwdata][16] slvi[hwdata][16]_INST_0_i_1/I0}, {msto[2][hwdata][16] slvi[hwdata][16]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][16]_INST_0_i_1/I2}, {msto[1][hwdata][16] slvi[hwdata][16]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][16]_INST_0_i_1/I4}, {msto[0][hwdata][16] slvi[hwdata][16]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][16]_INST_0_i_2 - 
nets: {slvi[hwdata][16]_INST_0_i_2_n_0 slvi[hwdata][16]_INST_0_i_2/O}, {msto[7][hwdata][16] slvi[hwdata][16]_INST_0_i_2/I0}, {msto[6][hwdata][16] slvi[hwdata][16]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][16]_INST_0_i_2/I2}, {msto[5][hwdata][16] slvi[hwdata][16]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][16]_INST_0_i_2/I4}, {msto[4][hwdata][16] slvi[hwdata][16]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][17]_INST_0 - 
nets: {slvi[hwdata][17] slvi[hwdata][17]_INST_0/O}, {slvi[hwdata][17]_INST_0_i_1_n_0 slvi[hwdata][17]_INST_0/I0}, {slvi[hwdata][17]_INST_0_i_2_n_0 slvi[hwdata][17]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][17]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][17]_INST_0_i_1 - 
nets: {slvi[hwdata][17]_INST_0_i_1_n_0 slvi[hwdata][17]_INST_0_i_1/O}, {msto[3][hwdata][17] slvi[hwdata][17]_INST_0_i_1/I0}, {msto[2][hwdata][17] slvi[hwdata][17]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][17]_INST_0_i_1/I2}, {msto[1][hwdata][17] slvi[hwdata][17]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][17]_INST_0_i_1/I4}, {msto[0][hwdata][17] slvi[hwdata][17]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][17]_INST_0_i_2 - 
nets: {slvi[hwdata][17]_INST_0_i_2_n_0 slvi[hwdata][17]_INST_0_i_2/O}, {msto[7][hwdata][17] slvi[hwdata][17]_INST_0_i_2/I0}, {msto[6][hwdata][17] slvi[hwdata][17]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][17]_INST_0_i_2/I2}, {msto[5][hwdata][17] slvi[hwdata][17]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][17]_INST_0_i_2/I4}, {msto[4][hwdata][17] slvi[hwdata][17]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][18]_INST_0 - 
nets: {slvi[hwdata][18] slvi[hwdata][18]_INST_0/O}, {slvi[hwdata][18]_INST_0_i_1_n_0 slvi[hwdata][18]_INST_0/I0}, {slvi[hwdata][18]_INST_0_i_2_n_0 slvi[hwdata][18]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][18]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][18]_INST_0_i_1 - 
nets: {slvi[hwdata][18]_INST_0_i_1_n_0 slvi[hwdata][18]_INST_0_i_1/O}, {msto[3][hwdata][18] slvi[hwdata][18]_INST_0_i_1/I0}, {msto[2][hwdata][18] slvi[hwdata][18]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][18]_INST_0_i_1/I2}, {msto[1][hwdata][18] slvi[hwdata][18]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][18]_INST_0_i_1/I4}, {msto[0][hwdata][18] slvi[hwdata][18]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][18]_INST_0_i_2 - 
nets: {slvi[hwdata][18]_INST_0_i_2_n_0 slvi[hwdata][18]_INST_0_i_2/O}, {msto[7][hwdata][18] slvi[hwdata][18]_INST_0_i_2/I0}, {msto[6][hwdata][18] slvi[hwdata][18]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][18]_INST_0_i_2/I2}, {msto[5][hwdata][18] slvi[hwdata][18]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][18]_INST_0_i_2/I4}, {msto[4][hwdata][18] slvi[hwdata][18]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][19]_INST_0 - 
nets: {slvi[hwdata][19] slvi[hwdata][19]_INST_0/O}, {slvi[hwdata][19]_INST_0_i_1_n_0 slvi[hwdata][19]_INST_0/I0}, {slvi[hwdata][19]_INST_0_i_2_n_0 slvi[hwdata][19]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][19]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][19]_INST_0_i_1 - 
nets: {slvi[hwdata][19]_INST_0_i_1_n_0 slvi[hwdata][19]_INST_0_i_1/O}, {msto[3][hwdata][19] slvi[hwdata][19]_INST_0_i_1/I0}, {msto[2][hwdata][19] slvi[hwdata][19]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][19]_INST_0_i_1/I2}, {msto[1][hwdata][19] slvi[hwdata][19]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][19]_INST_0_i_1/I4}, {msto[0][hwdata][19] slvi[hwdata][19]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][19]_INST_0_i_2 - 
nets: {slvi[hwdata][19]_INST_0_i_2_n_0 slvi[hwdata][19]_INST_0_i_2/O}, {msto[7][hwdata][19] slvi[hwdata][19]_INST_0_i_2/I0}, {msto[6][hwdata][19] slvi[hwdata][19]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][19]_INST_0_i_2/I2}, {msto[5][hwdata][19] slvi[hwdata][19]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][19]_INST_0_i_2/I4}, {msto[4][hwdata][19] slvi[hwdata][19]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][1]_INST_0 - 
nets: {slvi[hwdata][1] slvi[hwdata][1]_INST_0/O}, {slvi[hwdata][1]_INST_0_i_1_n_0 slvi[hwdata][1]_INST_0/I0}, {slvi[hwdata][1]_INST_0_i_2_n_0 slvi[hwdata][1]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][1]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][1]_INST_0_i_1 - 
nets: {slvi[hwdata][1]_INST_0_i_1_n_0 slvi[hwdata][1]_INST_0_i_1/O}, {msto[3][hwdata][1] slvi[hwdata][1]_INST_0_i_1/I0}, {msto[2][hwdata][1] slvi[hwdata][1]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][1]_INST_0_i_1/I2}, {msto[1][hwdata][1] slvi[hwdata][1]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][1]_INST_0_i_1/I4}, {msto[0][hwdata][1] slvi[hwdata][1]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][1]_INST_0_i_2 - 
nets: {slvi[hwdata][1]_INST_0_i_2_n_0 slvi[hwdata][1]_INST_0_i_2/O}, {msto[7][hwdata][1] slvi[hwdata][1]_INST_0_i_2/I0}, {msto[6][hwdata][1] slvi[hwdata][1]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][1]_INST_0_i_2/I2}, {msto[5][hwdata][1] slvi[hwdata][1]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][1]_INST_0_i_2/I4}, {msto[4][hwdata][1] slvi[hwdata][1]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][20]_INST_0 - 
nets: {slvi[hwdata][20] slvi[hwdata][20]_INST_0/O}, {slvi[hwdata][20]_INST_0_i_1_n_0 slvi[hwdata][20]_INST_0/I0}, {slvi[hwdata][20]_INST_0_i_2_n_0 slvi[hwdata][20]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][20]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][20]_INST_0_i_1 - 
nets: {slvi[hwdata][20]_INST_0_i_1_n_0 slvi[hwdata][20]_INST_0_i_1/O}, {msto[3][hwdata][20] slvi[hwdata][20]_INST_0_i_1/I0}, {msto[2][hwdata][20] slvi[hwdata][20]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][20]_INST_0_i_1/I2}, {msto[1][hwdata][20] slvi[hwdata][20]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][20]_INST_0_i_1/I4}, {msto[0][hwdata][20] slvi[hwdata][20]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][20]_INST_0_i_2 - 
nets: {slvi[hwdata][20]_INST_0_i_2_n_0 slvi[hwdata][20]_INST_0_i_2/O}, {msto[7][hwdata][20] slvi[hwdata][20]_INST_0_i_2/I0}, {msto[6][hwdata][20] slvi[hwdata][20]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][20]_INST_0_i_2/I2}, {msto[5][hwdata][20] slvi[hwdata][20]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][20]_INST_0_i_2/I4}, {msto[4][hwdata][20] slvi[hwdata][20]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][21]_INST_0 - 
nets: {slvi[hwdata][21] slvi[hwdata][21]_INST_0/O}, {slvi[hwdata][21]_INST_0_i_1_n_0 slvi[hwdata][21]_INST_0/I0}, {slvi[hwdata][21]_INST_0_i_2_n_0 slvi[hwdata][21]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][21]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][21]_INST_0_i_1 - 
nets: {slvi[hwdata][21]_INST_0_i_1_n_0 slvi[hwdata][21]_INST_0_i_1/O}, {msto[3][hwdata][21] slvi[hwdata][21]_INST_0_i_1/I0}, {msto[2][hwdata][21] slvi[hwdata][21]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][21]_INST_0_i_1/I2}, {msto[1][hwdata][21] slvi[hwdata][21]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][21]_INST_0_i_1/I4}, {msto[0][hwdata][21] slvi[hwdata][21]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][21]_INST_0_i_2 - 
nets: {slvi[hwdata][21]_INST_0_i_2_n_0 slvi[hwdata][21]_INST_0_i_2/O}, {msto[7][hwdata][21] slvi[hwdata][21]_INST_0_i_2/I0}, {msto[6][hwdata][21] slvi[hwdata][21]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][21]_INST_0_i_2/I2}, {msto[5][hwdata][21] slvi[hwdata][21]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][21]_INST_0_i_2/I4}, {msto[4][hwdata][21] slvi[hwdata][21]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][22]_INST_0 - 
nets: {slvi[hwdata][22] slvi[hwdata][22]_INST_0/O}, {slvi[hwdata][22]_INST_0_i_1_n_0 slvi[hwdata][22]_INST_0/I0}, {slvi[hwdata][22]_INST_0_i_2_n_0 slvi[hwdata][22]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][22]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X55Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][22]_INST_0_i_1 - 
nets: {slvi[hwdata][22]_INST_0_i_1_n_0 slvi[hwdata][22]_INST_0_i_1/O}, {msto[3][hwdata][22] slvi[hwdata][22]_INST_0_i_1/I0}, {msto[2][hwdata][22] slvi[hwdata][22]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][22]_INST_0_i_1/I2}, {msto[1][hwdata][22] slvi[hwdata][22]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][22]_INST_0_i_1/I4}, {msto[0][hwdata][22] slvi[hwdata][22]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][22]_INST_0_i_2 - 
nets: {slvi[hwdata][22]_INST_0_i_2_n_0 slvi[hwdata][22]_INST_0_i_2/O}, {msto[7][hwdata][22] slvi[hwdata][22]_INST_0_i_2/I0}, {msto[6][hwdata][22] slvi[hwdata][22]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][22]_INST_0_i_2/I2}, {msto[5][hwdata][22] slvi[hwdata][22]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][22]_INST_0_i_2/I4}, {msto[4][hwdata][22] slvi[hwdata][22]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][23]_INST_0 - 
nets: {slvi[hwdata][23] slvi[hwdata][23]_INST_0/O}, {slvi[hwdata][23]_INST_0_i_1_n_0 slvi[hwdata][23]_INST_0/I0}, {slvi[hwdata][23]_INST_0_i_2_n_0 slvi[hwdata][23]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][23]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][23]_INST_0_i_1 - 
nets: {slvi[hwdata][23]_INST_0_i_1_n_0 slvi[hwdata][23]_INST_0_i_1/O}, {msto[3][hwdata][23] slvi[hwdata][23]_INST_0_i_1/I0}, {msto[2][hwdata][23] slvi[hwdata][23]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][23]_INST_0_i_1/I2}, {msto[1][hwdata][23] slvi[hwdata][23]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][23]_INST_0_i_1/I4}, {msto[0][hwdata][23] slvi[hwdata][23]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][23]_INST_0_i_2 - 
nets: {slvi[hwdata][23]_INST_0_i_2_n_0 slvi[hwdata][23]_INST_0_i_2/O}, {msto[7][hwdata][23] slvi[hwdata][23]_INST_0_i_2/I0}, {msto[6][hwdata][23] slvi[hwdata][23]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][23]_INST_0_i_2/I2}, {msto[5][hwdata][23] slvi[hwdata][23]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][23]_INST_0_i_2/I4}, {msto[4][hwdata][23] slvi[hwdata][23]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][24]_INST_0 - 
nets: {slvi[hwdata][24] slvi[hwdata][24]_INST_0/O}, {slvi[hwdata][24]_INST_0_i_1_n_0 slvi[hwdata][24]_INST_0/I0}, {slvi[hwdata][24]_INST_0_i_2_n_0 slvi[hwdata][24]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][24]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][24]_INST_0_i_1 - 
nets: {slvi[hwdata][24]_INST_0_i_1_n_0 slvi[hwdata][24]_INST_0_i_1/O}, {msto[3][hwdata][24] slvi[hwdata][24]_INST_0_i_1/I0}, {msto[2][hwdata][24] slvi[hwdata][24]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][24]_INST_0_i_1/I2}, {msto[1][hwdata][24] slvi[hwdata][24]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][24]_INST_0_i_1/I4}, {msto[0][hwdata][24] slvi[hwdata][24]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][24]_INST_0_i_2 - 
nets: {slvi[hwdata][24]_INST_0_i_2_n_0 slvi[hwdata][24]_INST_0_i_2/O}, {msto[7][hwdata][24] slvi[hwdata][24]_INST_0_i_2/I0}, {msto[6][hwdata][24] slvi[hwdata][24]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][24]_INST_0_i_2/I2}, {msto[5][hwdata][24] slvi[hwdata][24]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][24]_INST_0_i_2/I4}, {msto[4][hwdata][24] slvi[hwdata][24]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][25]_INST_0 - 
nets: {slvi[hwdata][25] slvi[hwdata][25]_INST_0/O}, {slvi[hwdata][25]_INST_0_i_1_n_0 slvi[hwdata][25]_INST_0/I0}, {slvi[hwdata][25]_INST_0_i_2_n_0 slvi[hwdata][25]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][25]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][25]_INST_0_i_1 - 
nets: {slvi[hwdata][25]_INST_0_i_1_n_0 slvi[hwdata][25]_INST_0_i_1/O}, {msto[3][hwdata][25] slvi[hwdata][25]_INST_0_i_1/I0}, {msto[2][hwdata][25] slvi[hwdata][25]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][25]_INST_0_i_1/I2}, {msto[1][hwdata][25] slvi[hwdata][25]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][25]_INST_0_i_1/I4}, {msto[0][hwdata][25] slvi[hwdata][25]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][25]_INST_0_i_2 - 
nets: {slvi[hwdata][25]_INST_0_i_2_n_0 slvi[hwdata][25]_INST_0_i_2/O}, {msto[7][hwdata][25] slvi[hwdata][25]_INST_0_i_2/I0}, {msto[6][hwdata][25] slvi[hwdata][25]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][25]_INST_0_i_2/I2}, {msto[5][hwdata][25] slvi[hwdata][25]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][25]_INST_0_i_2/I4}, {msto[4][hwdata][25] slvi[hwdata][25]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][26]_INST_0 - 
nets: {slvi[hwdata][26] slvi[hwdata][26]_INST_0/O}, {slvi[hwdata][26]_INST_0_i_1_n_0 slvi[hwdata][26]_INST_0/I0}, {slvi[hwdata][26]_INST_0_i_2_n_0 slvi[hwdata][26]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][26]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][26]_INST_0_i_1 - 
nets: {slvi[hwdata][26]_INST_0_i_1_n_0 slvi[hwdata][26]_INST_0_i_1/O}, {msto[3][hwdata][26] slvi[hwdata][26]_INST_0_i_1/I0}, {msto[2][hwdata][26] slvi[hwdata][26]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][26]_INST_0_i_1/I2}, {msto[1][hwdata][26] slvi[hwdata][26]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][26]_INST_0_i_1/I4}, {msto[0][hwdata][26] slvi[hwdata][26]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][26]_INST_0_i_2 - 
nets: {slvi[hwdata][26]_INST_0_i_2_n_0 slvi[hwdata][26]_INST_0_i_2/O}, {msto[7][hwdata][26] slvi[hwdata][26]_INST_0_i_2/I0}, {msto[6][hwdata][26] slvi[hwdata][26]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][26]_INST_0_i_2/I2}, {msto[5][hwdata][26] slvi[hwdata][26]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][26]_INST_0_i_2/I4}, {msto[4][hwdata][26] slvi[hwdata][26]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][27]_INST_0 - 
nets: {slvi[hwdata][27] slvi[hwdata][27]_INST_0/O}, {slvi[hwdata][27]_INST_0_i_1_n_0 slvi[hwdata][27]_INST_0/I0}, {slvi[hwdata][27]_INST_0_i_2_n_0 slvi[hwdata][27]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][27]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][27]_INST_0_i_1 - 
nets: {slvi[hwdata][27]_INST_0_i_1_n_0 slvi[hwdata][27]_INST_0_i_1/O}, {msto[3][hwdata][27] slvi[hwdata][27]_INST_0_i_1/I0}, {msto[2][hwdata][27] slvi[hwdata][27]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][27]_INST_0_i_1/I2}, {msto[1][hwdata][27] slvi[hwdata][27]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][27]_INST_0_i_1/I4}, {msto[0][hwdata][27] slvi[hwdata][27]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][27]_INST_0_i_2 - 
nets: {slvi[hwdata][27]_INST_0_i_2_n_0 slvi[hwdata][27]_INST_0_i_2/O}, {msto[7][hwdata][27] slvi[hwdata][27]_INST_0_i_2/I0}, {msto[6][hwdata][27] slvi[hwdata][27]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][27]_INST_0_i_2/I2}, {msto[5][hwdata][27] slvi[hwdata][27]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][27]_INST_0_i_2/I4}, {msto[4][hwdata][27] slvi[hwdata][27]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][28]_INST_0 - 
nets: {slvi[hwdata][28] slvi[hwdata][28]_INST_0/O}, {slvi[hwdata][28]_INST_0_i_1_n_0 slvi[hwdata][28]_INST_0/I0}, {slvi[hwdata][28]_INST_0_i_2_n_0 slvi[hwdata][28]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][28]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X54Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][28]_INST_0_i_1 - 
nets: {slvi[hwdata][28]_INST_0_i_1_n_0 slvi[hwdata][28]_INST_0_i_1/O}, {msto[3][hwdata][28] slvi[hwdata][28]_INST_0_i_1/I0}, {msto[2][hwdata][28] slvi[hwdata][28]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][28]_INST_0_i_1/I2}, {msto[1][hwdata][28] slvi[hwdata][28]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][28]_INST_0_i_1/I4}, {msto[0][hwdata][28] slvi[hwdata][28]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][28]_INST_0_i_2 - 
nets: {slvi[hwdata][28]_INST_0_i_2_n_0 slvi[hwdata][28]_INST_0_i_2/O}, {msto[7][hwdata][28] slvi[hwdata][28]_INST_0_i_2/I0}, {msto[6][hwdata][28] slvi[hwdata][28]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][28]_INST_0_i_2/I2}, {msto[5][hwdata][28] slvi[hwdata][28]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][28]_INST_0_i_2/I4}, {msto[4][hwdata][28] slvi[hwdata][28]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y135, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][29]_INST_0 - 
nets: {slvi[hwdata][29] slvi[hwdata][29]_INST_0/O}, {slvi[hwdata][29]_INST_0_i_1_n_0 slvi[hwdata][29]_INST_0/I0}, {slvi[hwdata][29]_INST_0_i_2_n_0 slvi[hwdata][29]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][29]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][29]_INST_0_i_1 - 
nets: {slvi[hwdata][29]_INST_0_i_1_n_0 slvi[hwdata][29]_INST_0_i_1/O}, {msto[3][hwdata][29] slvi[hwdata][29]_INST_0_i_1/I0}, {msto[2][hwdata][29] slvi[hwdata][29]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][29]_INST_0_i_1/I2}, {msto[1][hwdata][29] slvi[hwdata][29]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][29]_INST_0_i_1/I4}, {msto[0][hwdata][29] slvi[hwdata][29]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][29]_INST_0_i_2 - 
nets: {slvi[hwdata][29]_INST_0_i_2_n_0 slvi[hwdata][29]_INST_0_i_2/O}, {msto[7][hwdata][29] slvi[hwdata][29]_INST_0_i_2/I0}, {msto[6][hwdata][29] slvi[hwdata][29]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][29]_INST_0_i_2/I2}, {msto[5][hwdata][29] slvi[hwdata][29]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][29]_INST_0_i_2/I4}, {msto[4][hwdata][29] slvi[hwdata][29]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][2]_INST_0 - 
nets: {slvi[hwdata][2] slvi[hwdata][2]_INST_0/O}, {slvi[hwdata][2]_INST_0_i_1_n_0 slvi[hwdata][2]_INST_0/I0}, {slvi[hwdata][2]_INST_0_i_2_n_0 slvi[hwdata][2]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][2]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][2]_INST_0_i_1 - 
nets: {slvi[hwdata][2]_INST_0_i_1_n_0 slvi[hwdata][2]_INST_0_i_1/O}, {msto[3][hwdata][2] slvi[hwdata][2]_INST_0_i_1/I0}, {msto[2][hwdata][2] slvi[hwdata][2]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][2]_INST_0_i_1/I2}, {msto[1][hwdata][2] slvi[hwdata][2]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][2]_INST_0_i_1/I4}, {msto[0][hwdata][2] slvi[hwdata][2]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][2]_INST_0_i_2 - 
nets: {slvi[hwdata][2]_INST_0_i_2_n_0 slvi[hwdata][2]_INST_0_i_2/O}, {msto[7][hwdata][2] slvi[hwdata][2]_INST_0_i_2/I0}, {msto[6][hwdata][2] slvi[hwdata][2]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][2]_INST_0_i_2/I2}, {msto[5][hwdata][2] slvi[hwdata][2]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][2]_INST_0_i_2/I4}, {msto[4][hwdata][2] slvi[hwdata][2]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][30]_INST_0 - 
nets: {slvi[hwdata][30] slvi[hwdata][30]_INST_0/O}, {slvi[hwdata][30]_INST_0_i_1_n_0 slvi[hwdata][30]_INST_0/I0}, {slvi[hwdata][30]_INST_0_i_2_n_0 slvi[hwdata][30]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][30]_INST_0/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X57Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][30]_INST_0_i_1 - 
nets: {slvi[hwdata][30]_INST_0_i_1_n_0 slvi[hwdata][30]_INST_0_i_1/O}, {msto[3][hwdata][30] slvi[hwdata][30]_INST_0_i_1/I0}, {msto[2][hwdata][30] slvi[hwdata][30]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][30]_INST_0_i_1/I2}, {msto[1][hwdata][30] slvi[hwdata][30]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][30]_INST_0_i_1/I4}, {msto[0][hwdata][30] slvi[hwdata][30]_INST_0_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][30]_INST_0_i_2 - 
nets: {slvi[hwdata][30]_INST_0_i_2_n_0 slvi[hwdata][30]_INST_0_i_2/O}, {msto[7][hwdata][30] slvi[hwdata][30]_INST_0_i_2/I0}, {msto[6][hwdata][30] slvi[hwdata][30]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][30]_INST_0_i_2/I2}, {msto[5][hwdata][30] slvi[hwdata][30]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][30]_INST_0_i_2/I4}, {msto[4][hwdata][30] slvi[hwdata][30]_INST_0_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][31]_INST_0 - 
nets: {slvi[hwdata][31] slvi[hwdata][31]_INST_0/O}, {slvi[hwdata][31]_INST_0_i_1_n_0 slvi[hwdata][31]_INST_0/I0}, {slvi[hwdata][31]_INST_0_i_2_n_0 slvi[hwdata][31]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][31]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][31]_INST_0_i_1 - 
nets: {slvi[hwdata][31]_INST_0_i_1_n_0 slvi[hwdata][31]_INST_0_i_1/O}, {msto[3][hwdata][31] slvi[hwdata][31]_INST_0_i_1/I0}, {msto[2][hwdata][31] slvi[hwdata][31]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][31]_INST_0_i_1/I2}, {msto[1][hwdata][31] slvi[hwdata][31]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][31]_INST_0_i_1/I4}, {msto[0][hwdata][31] slvi[hwdata][31]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][31]_INST_0_i_2 - 
nets: {slvi[hwdata][31]_INST_0_i_2_n_0 slvi[hwdata][31]_INST_0_i_2/O}, {msto[7][hwdata][31] slvi[hwdata][31]_INST_0_i_2/I0}, {msto[6][hwdata][31] slvi[hwdata][31]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][31]_INST_0_i_2/I2}, {msto[5][hwdata][31] slvi[hwdata][31]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][31]_INST_0_i_2/I4}, {msto[4][hwdata][31] slvi[hwdata][31]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][3]_INST_0 - 
nets: {slvi[hwdata][3] slvi[hwdata][3]_INST_0/O}, {slvi[hwdata][3]_INST_0_i_1_n_0 slvi[hwdata][3]_INST_0/I0}, {slvi[hwdata][3]_INST_0_i_2_n_0 slvi[hwdata][3]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][3]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][3]_INST_0_i_1 - 
nets: {slvi[hwdata][3]_INST_0_i_1_n_0 slvi[hwdata][3]_INST_0_i_1/O}, {msto[3][hwdata][3] slvi[hwdata][3]_INST_0_i_1/I0}, {msto[2][hwdata][3] slvi[hwdata][3]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][3]_INST_0_i_1/I2}, {msto[1][hwdata][3] slvi[hwdata][3]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][3]_INST_0_i_1/I4}, {msto[0][hwdata][3] slvi[hwdata][3]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][3]_INST_0_i_2 - 
nets: {slvi[hwdata][3]_INST_0_i_2_n_0 slvi[hwdata][3]_INST_0_i_2/O}, {msto[7][hwdata][3] slvi[hwdata][3]_INST_0_i_2/I0}, {msto[6][hwdata][3] slvi[hwdata][3]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][3]_INST_0_i_2/I2}, {msto[5][hwdata][3] slvi[hwdata][3]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][3]_INST_0_i_2/I4}, {msto[4][hwdata][3] slvi[hwdata][3]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][4]_INST_0 - 
nets: {slvi[hwdata][4] slvi[hwdata][4]_INST_0/O}, {slvi[hwdata][4]_INST_0_i_1_n_0 slvi[hwdata][4]_INST_0/I0}, {slvi[hwdata][4]_INST_0_i_2_n_0 slvi[hwdata][4]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][4]_INST_0/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][4]_INST_0_i_1 - 
nets: {slvi[hwdata][4]_INST_0_i_1_n_0 slvi[hwdata][4]_INST_0_i_1/O}, {msto[3][hwdata][4] slvi[hwdata][4]_INST_0_i_1/I0}, {msto[2][hwdata][4] slvi[hwdata][4]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][4]_INST_0_i_1/I2}, {msto[1][hwdata][4] slvi[hwdata][4]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][4]_INST_0_i_1/I4}, {msto[0][hwdata][4] slvi[hwdata][4]_INST_0_i_1/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][4]_INST_0_i_2 - 
nets: {slvi[hwdata][4]_INST_0_i_2_n_0 slvi[hwdata][4]_INST_0_i_2/O}, {msto[7][hwdata][4] slvi[hwdata][4]_INST_0_i_2/I0}, {msto[6][hwdata][4] slvi[hwdata][4]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][4]_INST_0_i_2/I2}, {msto[5][hwdata][4] slvi[hwdata][4]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][4]_INST_0_i_2/I4}, {msto[4][hwdata][4] slvi[hwdata][4]_INST_0_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][5]_INST_0 - 
nets: {slvi[hwdata][5] slvi[hwdata][5]_INST_0/O}, {slvi[hwdata][5]_INST_0_i_1_n_0 slvi[hwdata][5]_INST_0/I0}, {slvi[hwdata][5]_INST_0_i_2_n_0 slvi[hwdata][5]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][5]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][5]_INST_0_i_1 - 
nets: {slvi[hwdata][5]_INST_0_i_1_n_0 slvi[hwdata][5]_INST_0_i_1/O}, {msto[3][hwdata][5] slvi[hwdata][5]_INST_0_i_1/I0}, {msto[2][hwdata][5] slvi[hwdata][5]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][5]_INST_0_i_1/I2}, {msto[1][hwdata][5] slvi[hwdata][5]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][5]_INST_0_i_1/I4}, {msto[0][hwdata][5] slvi[hwdata][5]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][5]_INST_0_i_2 - 
nets: {slvi[hwdata][5]_INST_0_i_2_n_0 slvi[hwdata][5]_INST_0_i_2/O}, {msto[7][hwdata][5] slvi[hwdata][5]_INST_0_i_2/I0}, {msto[6][hwdata][5] slvi[hwdata][5]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][5]_INST_0_i_2/I2}, {msto[5][hwdata][5] slvi[hwdata][5]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][5]_INST_0_i_2/I4}, {msto[4][hwdata][5] slvi[hwdata][5]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X55Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][6]_INST_0 - 
nets: {slvi[hwdata][6] slvi[hwdata][6]_INST_0/O}, {slvi[hwdata][6]_INST_0_i_1_n_0 slvi[hwdata][6]_INST_0/I0}, {slvi[hwdata][6]_INST_0_i_2_n_0 slvi[hwdata][6]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][6]_INST_0/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X54Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][6]_INST_0_i_1 - 
nets: {slvi[hwdata][6]_INST_0_i_1_n_0 slvi[hwdata][6]_INST_0_i_1/O}, {msto[3][hwdata][6] slvi[hwdata][6]_INST_0_i_1/I0}, {msto[2][hwdata][6] slvi[hwdata][6]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][6]_INST_0_i_1/I2}, {msto[1][hwdata][6] slvi[hwdata][6]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][6]_INST_0_i_1/I4}, {msto[0][hwdata][6] slvi[hwdata][6]_INST_0_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][6]_INST_0_i_2 - 
nets: {slvi[hwdata][6]_INST_0_i_2_n_0 slvi[hwdata][6]_INST_0_i_2/O}, {msto[7][hwdata][6] slvi[hwdata][6]_INST_0_i_2/I0}, {msto[6][hwdata][6] slvi[hwdata][6]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][6]_INST_0_i_2/I2}, {msto[5][hwdata][6] slvi[hwdata][6]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][6]_INST_0_i_2/I4}, {msto[4][hwdata][6] slvi[hwdata][6]_INST_0_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X54Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][7]_INST_0 - 
nets: {slvi[hwdata][7] slvi[hwdata][7]_INST_0/O}, {slvi[hwdata][7]_INST_0_i_1_n_0 slvi[hwdata][7]_INST_0/I0}, {slvi[hwdata][7]_INST_0_i_2_n_0 slvi[hwdata][7]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][7]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X57Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][7]_INST_0_i_1 - 
nets: {slvi[hwdata][7]_INST_0_i_1_n_0 slvi[hwdata][7]_INST_0_i_1/O}, {msto[3][hwdata][7] slvi[hwdata][7]_INST_0_i_1/I0}, {msto[2][hwdata][7] slvi[hwdata][7]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][7]_INST_0_i_1/I2}, {msto[1][hwdata][7] slvi[hwdata][7]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][7]_INST_0_i_1/I4}, {msto[0][hwdata][7] slvi[hwdata][7]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][7]_INST_0_i_2 - 
nets: {slvi[hwdata][7]_INST_0_i_2_n_0 slvi[hwdata][7]_INST_0_i_2/O}, {msto[7][hwdata][7] slvi[hwdata][7]_INST_0_i_2/I0}, {msto[6][hwdata][7] slvi[hwdata][7]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][7]_INST_0_i_2/I2}, {msto[5][hwdata][7] slvi[hwdata][7]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][7]_INST_0_i_2/I4}, {msto[4][hwdata][7] slvi[hwdata][7]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][8]_INST_0 - 
nets: {slvi[hwdata][8] slvi[hwdata][8]_INST_0/O}, {slvi[hwdata][8]_INST_0_i_1_n_0 slvi[hwdata][8]_INST_0/I0}, {slvi[hwdata][8]_INST_0_i_2_n_0 slvi[hwdata][8]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][8]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X57Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][8]_INST_0_i_1 - 
nets: {slvi[hwdata][8]_INST_0_i_1_n_0 slvi[hwdata][8]_INST_0_i_1/O}, {msto[3][hwdata][8] slvi[hwdata][8]_INST_0_i_1/I0}, {msto[2][hwdata][8] slvi[hwdata][8]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][8]_INST_0_i_1/I2}, {msto[1][hwdata][8] slvi[hwdata][8]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][8]_INST_0_i_1/I4}, {msto[0][hwdata][8] slvi[hwdata][8]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][8]_INST_0_i_2 - 
nets: {slvi[hwdata][8]_INST_0_i_2_n_0 slvi[hwdata][8]_INST_0_i_2/O}, {msto[7][hwdata][8] slvi[hwdata][8]_INST_0_i_2/I0}, {msto[6][hwdata][8] slvi[hwdata][8]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][8]_INST_0_i_2/I2}, {msto[5][hwdata][8] slvi[hwdata][8]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][8]_INST_0_i_2/I4}, {msto[4][hwdata][8] slvi[hwdata][8]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][9]_INST_0 - 
nets: {slvi[hwdata][9] slvi[hwdata][9]_INST_0/O}, {slvi[hwdata][9]_INST_0_i_1_n_0 slvi[hwdata][9]_INST_0/I0}, {slvi[hwdata][9]_INST_0_i_2_n_0 slvi[hwdata][9]_INST_0/I1}, {syncrregs.r_reg[hmasterd]__0[2] slvi[hwdata][9]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X57Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwdata][9]_INST_0_i_1 - 
nets: {slvi[hwdata][9]_INST_0_i_1_n_0 slvi[hwdata][9]_INST_0_i_1/O}, {msto[3][hwdata][9] slvi[hwdata][9]_INST_0_i_1/I0}, {msto[2][hwdata][9] slvi[hwdata][9]_INST_0_i_1/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][9]_INST_0_i_1/I2}, {msto[1][hwdata][9] slvi[hwdata][9]_INST_0_i_1/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][9]_INST_0_i_1/I4}, {msto[0][hwdata][9] slvi[hwdata][9]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwdata][9]_INST_0_i_2 - 
nets: {slvi[hwdata][9]_INST_0_i_2_n_0 slvi[hwdata][9]_INST_0_i_2/O}, {msto[7][hwdata][9] slvi[hwdata][9]_INST_0_i_2/I0}, {msto[6][hwdata][9] slvi[hwdata][9]_INST_0_i_2/I1}, {syncrregs.r_reg[hmasterd]__0[1] slvi[hwdata][9]_INST_0_i_2/I2}, {msto[5][hwdata][9] slvi[hwdata][9]_INST_0_i_2/I3}, {syncrregs.r_reg[hmasterd]__0[0] slvi[hwdata][9]_INST_0_i_2/I4}, {msto[4][hwdata][9] slvi[hwdata][9]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y136, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwrite]_INST_0 - 
nets: {slvi[hwrite] slvi[hwrite]_INST_0/O}, {slvi[hwrite]_INST_0_i_1_n_0 slvi[hwrite]_INST_0/I0}, {slvi[hwrite]_INST_0_i_2_n_0 slvi[hwrite]_INST_0/I1}, {slvi[hmaster][2] slvi[hwrite]_INST_0/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

slvi[hwrite]_INST_0_i_1 - 
nets: {slvi[hwrite]_INST_0_i_1_n_0 slvi[hwrite]_INST_0_i_1/O}, {msto[3][hwrite] slvi[hwrite]_INST_0_i_1/I0}, {msto[2][hwrite] slvi[hwrite]_INST_0_i_1/I1}, {slvi[hmaster][1] slvi[hwrite]_INST_0_i_1/I2}, {msto[1][hwrite] slvi[hwrite]_INST_0_i_1/I3}, {slvi[hmaster][0] slvi[hwrite]_INST_0_i_1/I4}, {msto[0][hwrite] slvi[hwrite]_INST_0_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[hwrite]_INST_0_i_2 - 
nets: {slvi[hwrite]_INST_0_i_2_n_0 slvi[hwrite]_INST_0_i_2/O}, {msto[7][hwrite] slvi[hwrite]_INST_0_i_2/I0}, {msto[6][hwrite] slvi[hwrite]_INST_0_i_2/I1}, {slvi[hmaster][1] slvi[hwrite]_INST_0_i_2/I2}, {msto[5][hwrite] slvi[hwrite]_INST_0_i_2/I3}, {slvi[hmaster][0] slvi[hwrite]_INST_0_i_2/I4}, {msto[4][hwrite] slvi[hwrite]_INST_0_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y137, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

slvi[testin][2]_INST_0 - 
nets: {msti[scanen] slvi[testin][2]_INST_0/O}, {testen slvi[testin][2]_INST_0/I0}, {scanen slvi[testin][2]_INST_0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X56Y132, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

syncrregs.r[defslv]_i_1 - 
nets: {p_185_out syncrregs.r[defslv]_i_1/O}, {p_14_out syncrregs.r[defslv]_i_1/I0}, {slvi[hsel][0] syncrregs.r[defslv]_i_1/I1}, {hsel1192_out syncrregs.r[defslv]_i_1/I2}, {p_6_out syncrregs.r[defslv]_i_1/I3}, {p_11_out syncrregs.r[defslv]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X67Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[hmaster][0]_i_1 - 
nets: {syncrregs.r[hmaster][0]_i_1_n_0 syncrregs.r[hmaster][0]_i_1/O}, {syncrregs.r[hmaster][0]_i_2_n_0 syncrregs.r[hmaster][0]_i_1/I0}, {rst syncrregs.r[hmaster][0]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

syncrregs.r[hmaster][0]_i_2 - 
nets: {syncrregs.r[hmaster][0]_i_2_n_0 syncrregs.r[hmaster][0]_i_2/O}, {slvi[hmaster][0] syncrregs.r[hmaster][0]_i_2/I0}, {msti[hgrant][0]_INST_0_i_10_n_0 syncrregs.r[hmaster][0]_i_2/I1}, {msti[hgrant][0]_INST_0_i_6_n_0 syncrregs.r[hmaster][0]_i_2/I2}, {msti[hgrant][0]_INST_0_i_8_n_0 syncrregs.r[hmaster][0]_i_2/I3}, {msti[hready] syncrregs.r[hmaster][0]_i_2/I4}, {arb1_out syncrregs.r[hmaster][0]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAACAAAAAAAAAAAAA, 
LOC: SLICE_X58Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmaster][1]_i_1 - 
nets: {syncrregs.r[hmaster][1]_i_1_n_0 syncrregs.r[hmaster][1]_i_1/O}, {syncrregs.r[hmaster][1]_i_2_n_0 syncrregs.r[hmaster][1]_i_1/I0}, {rst syncrregs.r[hmaster][1]_i_1/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

syncrregs.r[hmaster][1]_i_2 - 
nets: {syncrregs.r[hmaster][1]_i_2_n_0 syncrregs.r[hmaster][1]_i_2/O}, {slvi[hmaster][1] syncrregs.r[hmaster][1]_i_2/I0}, {msti[hgrant][0]_INST_0_i_5_n_0 syncrregs.r[hmaster][1]_i_2/I1}, {msti[hgrant][0]_INST_0_i_6_n_0 syncrregs.r[hmaster][1]_i_2/I2}, {msti[hgrant][0]_INST_0_i_8_n_0 syncrregs.r[hmaster][1]_i_2/I3}, {msti[hready] syncrregs.r[hmaster][1]_i_2/I4}, {arb1_out syncrregs.r[hmaster][1]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAACAAAAAAAAAAAAA, 
LOC: SLICE_X59Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmaster][2]_i_1 - 
nets: {syncrregs.r[hmaster][2]_i_1_n_0 syncrregs.r[hmaster][2]_i_1/O}, {syncrregs.r[hmaster][2]_i_2_n_0 syncrregs.r[hmaster][2]_i_1/I0}, {rst syncrregs.r[hmaster][2]_i_1/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

syncrregs.r[hmaster][2]_i_2 - 
nets: {syncrregs.r[hmaster][2]_i_2_n_0 syncrregs.r[hmaster][2]_i_2/O}, {slvi[hmaster][2] syncrregs.r[hmaster][2]_i_2/I0}, {msti[hgrant][0]_INST_0_i_12_n_0 syncrregs.r[hmaster][2]_i_2/I1}, {msti[hgrant][0]_INST_0_i_6_n_0 syncrregs.r[hmaster][2]_i_2/I2}, {msti[hgrant][0]_INST_0_i_8_n_0 syncrregs.r[hmaster][2]_i_2/I3}, {msti[hready] syncrregs.r[hmaster][2]_i_2/I4}, {arb1_out syncrregs.r[hmaster][2]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAACAAAAAAAAAAAAA, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmasterlock]_i_1 - 
nets: {syncrregs.r[hmasterlock]_i_1_n_0 syncrregs.r[hmasterlock]_i_1/O}, {msti[hready] syncrregs.r[hmasterlock]_i_1/I0}, {slvi[hmastlock] syncrregs.r[hmasterlock]_i_1/I1}, {syncrregs.r_reg[hmasterlock]_i_2_n_0 syncrregs.r[hmasterlock]_i_1/I2}, {rst syncrregs.r[hmasterlock]_i_1/I3}, {v[hmasterlock]3_out syncrregs.r[hmasterlock]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h0000F400, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

syncrregs.r[hmasterlock]_i_3 - 
nets: {v[hmasterlock]3_out syncrregs.r[hmasterlock]_i_3/O}, {syncrregs.r[hmaster][0]_i_2_n_0 syncrregs.r[hmasterlock]_i_3/I0}, {syncrregs.r_reg[hmasterd]__0[0] syncrregs.r[hmasterlock]_i_3/I1}, {syncrregs.r[hmasterlock]_i_6_n_0 syncrregs.r[hmasterlock]_i_3/I2}, {syncrregs.r[hmasterlock]_i_7_n_0 syncrregs.r[hmasterlock]_i_3/I3}, {p_0_in186_in syncrregs.r[hmasterlock]_i_3/I4}, {syncrregs.r_reg[hmasterlockd]__0 syncrregs.r[hmasterlock]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0000000090000000, 
LOC: SLICE_X58Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmasterlock]_i_4 - 
nets: {syncrregs.r[hmasterlock]_i_4_n_0 syncrregs.r[hmasterlock]_i_4/O}, {msto[3][hlock] syncrregs.r[hmasterlock]_i_4/I0}, {msto[2][hlock] syncrregs.r[hmasterlock]_i_4/I1}, {syncrregs.r[hmaster][1]_i_2_n_0 syncrregs.r[hmasterlock]_i_4/I2}, {msto[1][hlock] syncrregs.r[hmasterlock]_i_4/I3}, {syncrregs.r[hmaster][0]_i_2_n_0 syncrregs.r[hmasterlock]_i_4/I4}, {msto[0][hlock] syncrregs.r[hmasterlock]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmasterlock]_i_5 - 
nets: {syncrregs.r[hmasterlock]_i_5_n_0 syncrregs.r[hmasterlock]_i_5/O}, {msto[7][hlock] syncrregs.r[hmasterlock]_i_5/I0}, {msto[6][hlock] syncrregs.r[hmasterlock]_i_5/I1}, {syncrregs.r[hmaster][1]_i_2_n_0 syncrregs.r[hmasterlock]_i_5/I2}, {msto[5][hlock] syncrregs.r[hmasterlock]_i_5/I3}, {syncrregs.r[hmaster][0]_i_2_n_0 syncrregs.r[hmasterlock]_i_5/I4}, {msto[4][hlock] syncrregs.r[hmasterlock]_i_5/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmasterlock]_i_6 - 
nets: {syncrregs.r[hmasterlock]_i_6_n_0 syncrregs.r[hmasterlock]_i_6/O}, {syncrregs.r_reg[hmasterd]__0[2] syncrregs.r[hmasterlock]_i_6/I0}, {syncrregs.r[hmasterlock]_i_8_n_0 syncrregs.r[hmasterlock]_i_6/I1}, {msti[hgrant][0]_INST_0_i_8_n_0 syncrregs.r[hmasterlock]_i_6/I2}, {msti[hgrant][0]_INST_0_i_6_n_0 syncrregs.r[hmasterlock]_i_6/I3}, {msti[hgrant][0]_INST_0_i_12_n_0 syncrregs.r[hmasterlock]_i_6/I4}, {slvi[hmaster][2] syncrregs.r[hmasterlock]_i_6/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAAA9AA56555555, 
LOC: SLICE_X59Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmasterlock]_i_7 - 
nets: {syncrregs.r[hmasterlock]_i_7_n_0 syncrregs.r[hmasterlock]_i_7/O}, {syncrregs.r_reg[hmasterd]__0[1] syncrregs.r[hmasterlock]_i_7/I0}, {syncrregs.r[hmasterlock]_i_8_n_0 syncrregs.r[hmasterlock]_i_7/I1}, {msti[hgrant][0]_INST_0_i_8_n_0 syncrregs.r[hmasterlock]_i_7/I2}, {msti[hgrant][0]_INST_0_i_6_n_0 syncrregs.r[hmasterlock]_i_7/I3}, {msti[hgrant][0]_INST_0_i_5_n_0 syncrregs.r[hmasterlock]_i_7/I4}, {slvi[hmaster][1] syncrregs.r[hmasterlock]_i_7/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAAAA9AA56555555, 
LOC: SLICE_X59Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hmasterlock]_i_8 - 
nets: {syncrregs.r[hmasterlock]_i_8_n_0 syncrregs.r[hmasterlock]_i_8/O}, {msti[hready] syncrregs.r[hmasterlock]_i_8/I0}, {arb1_out syncrregs.r[hmasterlock]_i_8/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h7, 
LOC: SLICE_X59Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

syncrregs.r[hmasterlockd]_i_1 - 
nets: {syncrregs.r[hmasterlockd]_i_1_n_0 syncrregs.r[hmasterlockd]_i_1/O}, {slvi[hmastlock] syncrregs.r[hmasterlockd]_i_1/I0}, {msti[hready] syncrregs.r[hmasterlockd]_i_1/I1}, {v[hmasterlock]3_out syncrregs.r[hmasterlockd]_i_1/I2}, {syncrregs.r_reg[hmasterlockd]__0 syncrregs.r[hmasterlockd]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0B08, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

syncrregs.r[hrdatam][0]_i_2 - 
nets: {syncrregs.r[hrdatam][0]_i_2_n_0 syncrregs.r[hrdatam][0]_i_2/O}, {msto[3][hconfig][0][0] syncrregs.r[hrdatam][0]_i_2/I0}, {msto[2][hconfig][0][0] syncrregs.r[hrdatam][0]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][0]_i_2/I2}, {msto[1][hconfig][0][0] syncrregs.r[hrdatam][0]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][0]_i_2/I4}, {msto[0][hconfig][0][0] syncrregs.r[hrdatam][0]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][0]_i_3 - 
nets: {syncrregs.r[hrdatam][0]_i_3_n_0 syncrregs.r[hrdatam][0]_i_3/O}, {msto[7][hconfig][0][0] syncrregs.r[hrdatam][0]_i_3/I0}, {msto[6][hconfig][0][0] syncrregs.r[hrdatam][0]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][0]_i_3/I2}, {msto[5][hconfig][0][0] syncrregs.r[hrdatam][0]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][0]_i_3/I4}, {msto[4][hconfig][0][0] syncrregs.r[hrdatam][0]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][10]_i_2 - 
nets: {syncrregs.r[hrdatam][10]_i_2_n_0 syncrregs.r[hrdatam][10]_i_2/O}, {msto[3][hconfig][0][10] syncrregs.r[hrdatam][10]_i_2/I0}, {msto[2][hconfig][0][10] syncrregs.r[hrdatam][10]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][10]_i_2/I2}, {msto[1][hconfig][0][10] syncrregs.r[hrdatam][10]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][10]_i_2/I4}, {msto[0][hconfig][0][10] syncrregs.r[hrdatam][10]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][10]_i_3 - 
nets: {syncrregs.r[hrdatam][10]_i_3_n_0 syncrregs.r[hrdatam][10]_i_3/O}, {msto[7][hconfig][0][10] syncrregs.r[hrdatam][10]_i_3/I0}, {msto[6][hconfig][0][10] syncrregs.r[hrdatam][10]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][10]_i_3/I2}, {msto[5][hconfig][0][10] syncrregs.r[hrdatam][10]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][10]_i_3/I4}, {msto[4][hconfig][0][10] syncrregs.r[hrdatam][10]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][11]_i_2 - 
nets: {syncrregs.r[hrdatam][11]_i_2_n_0 syncrregs.r[hrdatam][11]_i_2/O}, {msto[3][hconfig][0][11] syncrregs.r[hrdatam][11]_i_2/I0}, {msto[2][hconfig][0][11] syncrregs.r[hrdatam][11]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][11]_i_2/I2}, {msto[1][hconfig][0][11] syncrregs.r[hrdatam][11]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][11]_i_2/I4}, {msto[0][hconfig][0][11] syncrregs.r[hrdatam][11]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][11]_i_3 - 
nets: {syncrregs.r[hrdatam][11]_i_3_n_0 syncrregs.r[hrdatam][11]_i_3/O}, {msto[7][hconfig][0][11] syncrregs.r[hrdatam][11]_i_3/I0}, {msto[6][hconfig][0][11] syncrregs.r[hrdatam][11]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][11]_i_3/I2}, {msto[5][hconfig][0][11] syncrregs.r[hrdatam][11]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][11]_i_3/I4}, {msto[4][hconfig][0][11] syncrregs.r[hrdatam][11]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][12]_i_2 - 
nets: {syncrregs.r[hrdatam][12]_i_2_n_0 syncrregs.r[hrdatam][12]_i_2/O}, {msto[3][hconfig][0][12] syncrregs.r[hrdatam][12]_i_2/I0}, {msto[2][hconfig][0][12] syncrregs.r[hrdatam][12]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][12]_i_2/I2}, {msto[1][hconfig][0][12] syncrregs.r[hrdatam][12]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][12]_i_2/I4}, {msto[0][hconfig][0][12] syncrregs.r[hrdatam][12]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][12]_i_3 - 
nets: {syncrregs.r[hrdatam][12]_i_3_n_0 syncrregs.r[hrdatam][12]_i_3/O}, {msto[7][hconfig][0][12] syncrregs.r[hrdatam][12]_i_3/I0}, {msto[6][hconfig][0][12] syncrregs.r[hrdatam][12]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][12]_i_3/I2}, {msto[5][hconfig][0][12] syncrregs.r[hrdatam][12]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][12]_i_3/I4}, {msto[4][hconfig][0][12] syncrregs.r[hrdatam][12]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][13]_i_2 - 
nets: {syncrregs.r[hrdatam][13]_i_2_n_0 syncrregs.r[hrdatam][13]_i_2/O}, {msto[3][hconfig][0][13] syncrregs.r[hrdatam][13]_i_2/I0}, {msto[2][hconfig][0][13] syncrregs.r[hrdatam][13]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][13]_i_2/I2}, {msto[1][hconfig][0][13] syncrregs.r[hrdatam][13]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][13]_i_2/I4}, {msto[0][hconfig][0][13] syncrregs.r[hrdatam][13]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][13]_i_3 - 
nets: {syncrregs.r[hrdatam][13]_i_3_n_0 syncrregs.r[hrdatam][13]_i_3/O}, {msto[7][hconfig][0][13] syncrregs.r[hrdatam][13]_i_3/I0}, {msto[6][hconfig][0][13] syncrregs.r[hrdatam][13]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][13]_i_3/I2}, {msto[5][hconfig][0][13] syncrregs.r[hrdatam][13]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][13]_i_3/I4}, {msto[4][hconfig][0][13] syncrregs.r[hrdatam][13]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][14]_i_2 - 
nets: {syncrregs.r[hrdatam][14]_i_2_n_0 syncrregs.r[hrdatam][14]_i_2/O}, {msto[3][hconfig][0][14] syncrregs.r[hrdatam][14]_i_2/I0}, {msto[2][hconfig][0][14] syncrregs.r[hrdatam][14]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][14]_i_2/I2}, {msto[1][hconfig][0][14] syncrregs.r[hrdatam][14]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][14]_i_2/I4}, {msto[0][hconfig][0][14] syncrregs.r[hrdatam][14]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][14]_i_3 - 
nets: {syncrregs.r[hrdatam][14]_i_3_n_0 syncrregs.r[hrdatam][14]_i_3/O}, {msto[7][hconfig][0][14] syncrregs.r[hrdatam][14]_i_3/I0}, {msto[6][hconfig][0][14] syncrregs.r[hrdatam][14]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][14]_i_3/I2}, {msto[5][hconfig][0][14] syncrregs.r[hrdatam][14]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][14]_i_3/I4}, {msto[4][hconfig][0][14] syncrregs.r[hrdatam][14]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][15]_i_2 - 
nets: {syncrregs.r[hrdatam][15]_i_2_n_0 syncrregs.r[hrdatam][15]_i_2/O}, {msto[3][hconfig][0][15] syncrregs.r[hrdatam][15]_i_2/I0}, {msto[2][hconfig][0][15] syncrregs.r[hrdatam][15]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][15]_i_2/I2}, {msto[1][hconfig][0][15] syncrregs.r[hrdatam][15]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][15]_i_2/I4}, {msto[0][hconfig][0][15] syncrregs.r[hrdatam][15]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][15]_i_3 - 
nets: {syncrregs.r[hrdatam][15]_i_3_n_0 syncrregs.r[hrdatam][15]_i_3/O}, {msto[7][hconfig][0][15] syncrregs.r[hrdatam][15]_i_3/I0}, {msto[6][hconfig][0][15] syncrregs.r[hrdatam][15]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][15]_i_3/I2}, {msto[5][hconfig][0][15] syncrregs.r[hrdatam][15]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][15]_i_3/I4}, {msto[4][hconfig][0][15] syncrregs.r[hrdatam][15]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][16]_i_2 - 
nets: {syncrregs.r[hrdatam][16]_i_2_n_0 syncrregs.r[hrdatam][16]_i_2/O}, {msto[3][hconfig][0][16] syncrregs.r[hrdatam][16]_i_2/I0}, {msto[2][hconfig][0][16] syncrregs.r[hrdatam][16]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][16]_i_2/I2}, {msto[1][hconfig][0][16] syncrregs.r[hrdatam][16]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][16]_i_2/I4}, {msto[0][hconfig][0][16] syncrregs.r[hrdatam][16]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][16]_i_3 - 
nets: {syncrregs.r[hrdatam][16]_i_3_n_0 syncrregs.r[hrdatam][16]_i_3/O}, {msto[7][hconfig][0][16] syncrregs.r[hrdatam][16]_i_3/I0}, {msto[6][hconfig][0][16] syncrregs.r[hrdatam][16]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][16]_i_3/I2}, {msto[5][hconfig][0][16] syncrregs.r[hrdatam][16]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][16]_i_3/I4}, {msto[4][hconfig][0][16] syncrregs.r[hrdatam][16]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][17]_i_2 - 
nets: {syncrregs.r[hrdatam][17]_i_2_n_0 syncrregs.r[hrdatam][17]_i_2/O}, {msto[3][hconfig][0][17] syncrregs.r[hrdatam][17]_i_2/I0}, {msto[2][hconfig][0][17] syncrregs.r[hrdatam][17]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][17]_i_2/I2}, {msto[1][hconfig][0][17] syncrregs.r[hrdatam][17]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][17]_i_2/I4}, {msto[0][hconfig][0][17] syncrregs.r[hrdatam][17]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][17]_i_3 - 
nets: {syncrregs.r[hrdatam][17]_i_3_n_0 syncrregs.r[hrdatam][17]_i_3/O}, {msto[7][hconfig][0][17] syncrregs.r[hrdatam][17]_i_3/I0}, {msto[6][hconfig][0][17] syncrregs.r[hrdatam][17]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][17]_i_3/I2}, {msto[5][hconfig][0][17] syncrregs.r[hrdatam][17]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][17]_i_3/I4}, {msto[4][hconfig][0][17] syncrregs.r[hrdatam][17]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][18]_i_2 - 
nets: {syncrregs.r[hrdatam][18]_i_2_n_0 syncrregs.r[hrdatam][18]_i_2/O}, {msto[3][hconfig][0][18] syncrregs.r[hrdatam][18]_i_2/I0}, {msto[2][hconfig][0][18] syncrregs.r[hrdatam][18]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][18]_i_2/I2}, {msto[1][hconfig][0][18] syncrregs.r[hrdatam][18]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][18]_i_2/I4}, {msto[0][hconfig][0][18] syncrregs.r[hrdatam][18]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][18]_i_3 - 
nets: {syncrregs.r[hrdatam][18]_i_3_n_0 syncrregs.r[hrdatam][18]_i_3/O}, {msto[7][hconfig][0][18] syncrregs.r[hrdatam][18]_i_3/I0}, {msto[6][hconfig][0][18] syncrregs.r[hrdatam][18]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][18]_i_3/I2}, {msto[5][hconfig][0][18] syncrregs.r[hrdatam][18]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][18]_i_3/I4}, {msto[4][hconfig][0][18] syncrregs.r[hrdatam][18]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][19]_i_2 - 
nets: {syncrregs.r[hrdatam][19]_i_2_n_0 syncrregs.r[hrdatam][19]_i_2/O}, {msto[3][hconfig][0][19] syncrregs.r[hrdatam][19]_i_2/I0}, {msto[2][hconfig][0][19] syncrregs.r[hrdatam][19]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][19]_i_2/I2}, {msto[1][hconfig][0][19] syncrregs.r[hrdatam][19]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][19]_i_2/I4}, {msto[0][hconfig][0][19] syncrregs.r[hrdatam][19]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][19]_i_3 - 
nets: {syncrregs.r[hrdatam][19]_i_3_n_0 syncrregs.r[hrdatam][19]_i_3/O}, {msto[7][hconfig][0][19] syncrregs.r[hrdatam][19]_i_3/I0}, {msto[6][hconfig][0][19] syncrregs.r[hrdatam][19]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][19]_i_3/I2}, {msto[5][hconfig][0][19] syncrregs.r[hrdatam][19]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][19]_i_3/I4}, {msto[4][hconfig][0][19] syncrregs.r[hrdatam][19]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][1]_i_2 - 
nets: {syncrregs.r[hrdatam][1]_i_2_n_0 syncrregs.r[hrdatam][1]_i_2/O}, {msto[3][hconfig][0][1] syncrregs.r[hrdatam][1]_i_2/I0}, {msto[2][hconfig][0][1] syncrregs.r[hrdatam][1]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][1]_i_2/I2}, {msto[1][hconfig][0][1] syncrregs.r[hrdatam][1]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][1]_i_2/I4}, {msto[0][hconfig][0][1] syncrregs.r[hrdatam][1]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][1]_i_3 - 
nets: {syncrregs.r[hrdatam][1]_i_3_n_0 syncrregs.r[hrdatam][1]_i_3/O}, {msto[7][hconfig][0][1] syncrregs.r[hrdatam][1]_i_3/I0}, {msto[6][hconfig][0][1] syncrregs.r[hrdatam][1]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][1]_i_3/I2}, {msto[5][hconfig][0][1] syncrregs.r[hrdatam][1]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][1]_i_3/I4}, {msto[4][hconfig][0][1] syncrregs.r[hrdatam][1]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][20]_i_2 - 
nets: {syncrregs.r[hrdatam][20]_i_2_n_0 syncrregs.r[hrdatam][20]_i_2/O}, {msto[3][hconfig][0][20] syncrregs.r[hrdatam][20]_i_2/I0}, {msto[2][hconfig][0][20] syncrregs.r[hrdatam][20]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][20]_i_2/I2}, {msto[1][hconfig][0][20] syncrregs.r[hrdatam][20]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][20]_i_2/I4}, {msto[0][hconfig][0][20] syncrregs.r[hrdatam][20]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][20]_i_3 - 
nets: {syncrregs.r[hrdatam][20]_i_3_n_0 syncrregs.r[hrdatam][20]_i_3/O}, {msto[7][hconfig][0][20] syncrregs.r[hrdatam][20]_i_3/I0}, {msto[6][hconfig][0][20] syncrregs.r[hrdatam][20]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][20]_i_3/I2}, {msto[5][hconfig][0][20] syncrregs.r[hrdatam][20]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][20]_i_3/I4}, {msto[4][hconfig][0][20] syncrregs.r[hrdatam][20]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][21]_i_2 - 
nets: {syncrregs.r[hrdatam][21]_i_2_n_0 syncrregs.r[hrdatam][21]_i_2/O}, {msto[3][hconfig][0][21] syncrregs.r[hrdatam][21]_i_2/I0}, {msto[2][hconfig][0][21] syncrregs.r[hrdatam][21]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][21]_i_2/I2}, {msto[1][hconfig][0][21] syncrregs.r[hrdatam][21]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][21]_i_2/I4}, {msto[0][hconfig][0][21] syncrregs.r[hrdatam][21]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][21]_i_3 - 
nets: {syncrregs.r[hrdatam][21]_i_3_n_0 syncrregs.r[hrdatam][21]_i_3/O}, {msto[7][hconfig][0][21] syncrregs.r[hrdatam][21]_i_3/I0}, {msto[6][hconfig][0][21] syncrregs.r[hrdatam][21]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][21]_i_3/I2}, {msto[5][hconfig][0][21] syncrregs.r[hrdatam][21]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][21]_i_3/I4}, {msto[4][hconfig][0][21] syncrregs.r[hrdatam][21]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][22]_i_2 - 
nets: {syncrregs.r[hrdatam][22]_i_2_n_0 syncrregs.r[hrdatam][22]_i_2/O}, {msto[3][hconfig][0][22] syncrregs.r[hrdatam][22]_i_2/I0}, {msto[2][hconfig][0][22] syncrregs.r[hrdatam][22]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][22]_i_2/I2}, {msto[1][hconfig][0][22] syncrregs.r[hrdatam][22]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][22]_i_2/I4}, {msto[0][hconfig][0][22] syncrregs.r[hrdatam][22]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][22]_i_3 - 
nets: {syncrregs.r[hrdatam][22]_i_3_n_0 syncrregs.r[hrdatam][22]_i_3/O}, {msto[7][hconfig][0][22] syncrregs.r[hrdatam][22]_i_3/I0}, {msto[6][hconfig][0][22] syncrregs.r[hrdatam][22]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][22]_i_3/I2}, {msto[5][hconfig][0][22] syncrregs.r[hrdatam][22]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][22]_i_3/I4}, {msto[4][hconfig][0][22] syncrregs.r[hrdatam][22]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][23]_i_2 - 
nets: {syncrregs.r[hrdatam][23]_i_2_n_0 syncrregs.r[hrdatam][23]_i_2/O}, {msto[3][hconfig][0][23] syncrregs.r[hrdatam][23]_i_2/I0}, {msto[2][hconfig][0][23] syncrregs.r[hrdatam][23]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][23]_i_2/I2}, {msto[1][hconfig][0][23] syncrregs.r[hrdatam][23]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][23]_i_2/I4}, {msto[0][hconfig][0][23] syncrregs.r[hrdatam][23]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][23]_i_3 - 
nets: {syncrregs.r[hrdatam][23]_i_3_n_0 syncrregs.r[hrdatam][23]_i_3/O}, {msto[7][hconfig][0][23] syncrregs.r[hrdatam][23]_i_3/I0}, {msto[6][hconfig][0][23] syncrregs.r[hrdatam][23]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][23]_i_3/I2}, {msto[5][hconfig][0][23] syncrregs.r[hrdatam][23]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][23]_i_3/I4}, {msto[4][hconfig][0][23] syncrregs.r[hrdatam][23]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][24]_i_2 - 
nets: {syncrregs.r[hrdatam][24]_i_2_n_0 syncrregs.r[hrdatam][24]_i_2/O}, {msto[3][hconfig][0][24] syncrregs.r[hrdatam][24]_i_2/I0}, {msto[2][hconfig][0][24] syncrregs.r[hrdatam][24]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][24]_i_2/I2}, {msto[1][hconfig][0][24] syncrregs.r[hrdatam][24]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][24]_i_2/I4}, {msto[0][hconfig][0][24] syncrregs.r[hrdatam][24]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][24]_i_3 - 
nets: {syncrregs.r[hrdatam][24]_i_3_n_0 syncrregs.r[hrdatam][24]_i_3/O}, {msto[7][hconfig][0][24] syncrregs.r[hrdatam][24]_i_3/I0}, {msto[6][hconfig][0][24] syncrregs.r[hrdatam][24]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][24]_i_3/I2}, {msto[5][hconfig][0][24] syncrregs.r[hrdatam][24]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][24]_i_3/I4}, {msto[4][hconfig][0][24] syncrregs.r[hrdatam][24]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][25]_i_2 - 
nets: {syncrregs.r[hrdatam][25]_i_2_n_0 syncrregs.r[hrdatam][25]_i_2/O}, {msto[3][hconfig][0][25] syncrregs.r[hrdatam][25]_i_2/I0}, {msto[2][hconfig][0][25] syncrregs.r[hrdatam][25]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][25]_i_2/I2}, {msto[1][hconfig][0][25] syncrregs.r[hrdatam][25]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][25]_i_2/I4}, {msto[0][hconfig][0][25] syncrregs.r[hrdatam][25]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][25]_i_3 - 
nets: {syncrregs.r[hrdatam][25]_i_3_n_0 syncrregs.r[hrdatam][25]_i_3/O}, {msto[7][hconfig][0][25] syncrregs.r[hrdatam][25]_i_3/I0}, {msto[6][hconfig][0][25] syncrregs.r[hrdatam][25]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][25]_i_3/I2}, {msto[5][hconfig][0][25] syncrregs.r[hrdatam][25]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][25]_i_3/I4}, {msto[4][hconfig][0][25] syncrregs.r[hrdatam][25]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][26]_i_2 - 
nets: {syncrregs.r[hrdatam][26]_i_2_n_0 syncrregs.r[hrdatam][26]_i_2/O}, {msto[3][hconfig][0][26] syncrregs.r[hrdatam][26]_i_2/I0}, {msto[2][hconfig][0][26] syncrregs.r[hrdatam][26]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][26]_i_2/I2}, {msto[1][hconfig][0][26] syncrregs.r[hrdatam][26]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][26]_i_2/I4}, {msto[0][hconfig][0][26] syncrregs.r[hrdatam][26]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][26]_i_3 - 
nets: {syncrregs.r[hrdatam][26]_i_3_n_0 syncrregs.r[hrdatam][26]_i_3/O}, {msto[7][hconfig][0][26] syncrregs.r[hrdatam][26]_i_3/I0}, {msto[6][hconfig][0][26] syncrregs.r[hrdatam][26]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][26]_i_3/I2}, {msto[5][hconfig][0][26] syncrregs.r[hrdatam][26]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][26]_i_3/I4}, {msto[4][hconfig][0][26] syncrregs.r[hrdatam][26]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][27]_i_2 - 
nets: {syncrregs.r[hrdatam][27]_i_2_n_0 syncrregs.r[hrdatam][27]_i_2/O}, {msto[3][hconfig][0][27] syncrregs.r[hrdatam][27]_i_2/I0}, {msto[2][hconfig][0][27] syncrregs.r[hrdatam][27]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][27]_i_2/I2}, {msto[1][hconfig][0][27] syncrregs.r[hrdatam][27]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][27]_i_2/I4}, {msto[0][hconfig][0][27] syncrregs.r[hrdatam][27]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][27]_i_3 - 
nets: {syncrregs.r[hrdatam][27]_i_3_n_0 syncrregs.r[hrdatam][27]_i_3/O}, {msto[7][hconfig][0][27] syncrregs.r[hrdatam][27]_i_3/I0}, {msto[6][hconfig][0][27] syncrregs.r[hrdatam][27]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][27]_i_3/I2}, {msto[5][hconfig][0][27] syncrregs.r[hrdatam][27]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][27]_i_3/I4}, {msto[4][hconfig][0][27] syncrregs.r[hrdatam][27]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][28]_i_2 - 
nets: {syncrregs.r[hrdatam][28]_i_2_n_0 syncrregs.r[hrdatam][28]_i_2/O}, {msto[3][hconfig][0][28] syncrregs.r[hrdatam][28]_i_2/I0}, {msto[2][hconfig][0][28] syncrregs.r[hrdatam][28]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][28]_i_2/I2}, {msto[1][hconfig][0][28] syncrregs.r[hrdatam][28]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][28]_i_2/I4}, {msto[0][hconfig][0][28] syncrregs.r[hrdatam][28]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][28]_i_3 - 
nets: {syncrregs.r[hrdatam][28]_i_3_n_0 syncrregs.r[hrdatam][28]_i_3/O}, {msto[7][hconfig][0][28] syncrregs.r[hrdatam][28]_i_3/I0}, {msto[6][hconfig][0][28] syncrregs.r[hrdatam][28]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][28]_i_3/I2}, {msto[5][hconfig][0][28] syncrregs.r[hrdatam][28]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][28]_i_3/I4}, {msto[4][hconfig][0][28] syncrregs.r[hrdatam][28]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][29]_i_2 - 
nets: {syncrregs.r[hrdatam][29]_i_2_n_0 syncrregs.r[hrdatam][29]_i_2/O}, {msto[3][hconfig][0][29] syncrregs.r[hrdatam][29]_i_2/I0}, {msto[2][hconfig][0][29] syncrregs.r[hrdatam][29]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][29]_i_2/I2}, {msto[1][hconfig][0][29] syncrregs.r[hrdatam][29]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][29]_i_2/I4}, {msto[0][hconfig][0][29] syncrregs.r[hrdatam][29]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][29]_i_3 - 
nets: {syncrregs.r[hrdatam][29]_i_3_n_0 syncrregs.r[hrdatam][29]_i_3/O}, {msto[7][hconfig][0][29] syncrregs.r[hrdatam][29]_i_3/I0}, {msto[6][hconfig][0][29] syncrregs.r[hrdatam][29]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][29]_i_3/I2}, {msto[5][hconfig][0][29] syncrregs.r[hrdatam][29]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][29]_i_3/I4}, {msto[4][hconfig][0][29] syncrregs.r[hrdatam][29]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][2]_i_2 - 
nets: {syncrregs.r[hrdatam][2]_i_2_n_0 syncrregs.r[hrdatam][2]_i_2/O}, {msto[3][hconfig][0][2] syncrregs.r[hrdatam][2]_i_2/I0}, {msto[2][hconfig][0][2] syncrregs.r[hrdatam][2]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][2]_i_2/I2}, {msto[1][hconfig][0][2] syncrregs.r[hrdatam][2]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][2]_i_2/I4}, {msto[0][hconfig][0][2] syncrregs.r[hrdatam][2]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][2]_i_3 - 
nets: {syncrregs.r[hrdatam][2]_i_3_n_0 syncrregs.r[hrdatam][2]_i_3/O}, {msto[7][hconfig][0][2] syncrregs.r[hrdatam][2]_i_3/I0}, {msto[6][hconfig][0][2] syncrregs.r[hrdatam][2]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][2]_i_3/I2}, {msto[5][hconfig][0][2] syncrregs.r[hrdatam][2]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][2]_i_3/I4}, {msto[4][hconfig][0][2] syncrregs.r[hrdatam][2]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][30]_i_2 - 
nets: {syncrregs.r[hrdatam][30]_i_2_n_0 syncrregs.r[hrdatam][30]_i_2/O}, {msto[3][hconfig][0][30] syncrregs.r[hrdatam][30]_i_2/I0}, {msto[2][hconfig][0][30] syncrregs.r[hrdatam][30]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][30]_i_2/I2}, {msto[1][hconfig][0][30] syncrregs.r[hrdatam][30]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][30]_i_2/I4}, {msto[0][hconfig][0][30] syncrregs.r[hrdatam][30]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][30]_i_3 - 
nets: {syncrregs.r[hrdatam][30]_i_3_n_0 syncrregs.r[hrdatam][30]_i_3/O}, {msto[7][hconfig][0][30] syncrregs.r[hrdatam][30]_i_3/I0}, {msto[6][hconfig][0][30] syncrregs.r[hrdatam][30]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][30]_i_3/I2}, {msto[5][hconfig][0][30] syncrregs.r[hrdatam][30]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][30]_i_3/I4}, {msto[4][hconfig][0][30] syncrregs.r[hrdatam][30]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][31]_i_1 - 
nets: {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r[hrdatam][31]_i_1/O}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatam][31]_i_1/I0}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r[hrdatam][31]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatam][31]_i_1/I2}, {sel0[5] syncrregs.r[hrdatam][31]_i_1/I3}, {sel0[4] syncrregs.r[hrdatam][31]_i_1/I4}, {sel0[6] syncrregs.r[hrdatam][31]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X73Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][31]_i_3 - 
nets: {syncrregs.r[hrdatam][31]_i_3_n_0 syncrregs.r[hrdatam][31]_i_3/O}, {msto[3][hconfig][0][31] syncrregs.r[hrdatam][31]_i_3/I0}, {msto[2][hconfig][0][31] syncrregs.r[hrdatam][31]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][31]_i_3/I2}, {msto[1][hconfig][0][31] syncrregs.r[hrdatam][31]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][31]_i_3/I4}, {msto[0][hconfig][0][31] syncrregs.r[hrdatam][31]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][31]_i_4 - 
nets: {syncrregs.r[hrdatam][31]_i_4_n_0 syncrregs.r[hrdatam][31]_i_4/O}, {msto[7][hconfig][0][31] syncrregs.r[hrdatam][31]_i_4/I0}, {msto[6][hconfig][0][31] syncrregs.r[hrdatam][31]_i_4/I1}, {sel0[2] syncrregs.r[hrdatam][31]_i_4/I2}, {msto[5][hconfig][0][31] syncrregs.r[hrdatam][31]_i_4/I3}, {sel0[1] syncrregs.r[hrdatam][31]_i_4/I4}, {msto[4][hconfig][0][31] syncrregs.r[hrdatam][31]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][3]_i_2 - 
nets: {syncrregs.r[hrdatam][3]_i_2_n_0 syncrregs.r[hrdatam][3]_i_2/O}, {msto[3][hconfig][0][3] syncrregs.r[hrdatam][3]_i_2/I0}, {msto[2][hconfig][0][3] syncrregs.r[hrdatam][3]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][3]_i_2/I2}, {msto[1][hconfig][0][3] syncrregs.r[hrdatam][3]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][3]_i_2/I4}, {msto[0][hconfig][0][3] syncrregs.r[hrdatam][3]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][3]_i_3 - 
nets: {syncrregs.r[hrdatam][3]_i_3_n_0 syncrregs.r[hrdatam][3]_i_3/O}, {msto[7][hconfig][0][3] syncrregs.r[hrdatam][3]_i_3/I0}, {msto[6][hconfig][0][3] syncrregs.r[hrdatam][3]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][3]_i_3/I2}, {msto[5][hconfig][0][3] syncrregs.r[hrdatam][3]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][3]_i_3/I4}, {msto[4][hconfig][0][3] syncrregs.r[hrdatam][3]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][4]_i_2 - 
nets: {syncrregs.r[hrdatam][4]_i_2_n_0 syncrregs.r[hrdatam][4]_i_2/O}, {msto[3][hconfig][0][4] syncrregs.r[hrdatam][4]_i_2/I0}, {msto[2][hconfig][0][4] syncrregs.r[hrdatam][4]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][4]_i_2/I2}, {msto[1][hconfig][0][4] syncrregs.r[hrdatam][4]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][4]_i_2/I4}, {msto[0][hconfig][0][4] syncrregs.r[hrdatam][4]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][4]_i_3 - 
nets: {syncrregs.r[hrdatam][4]_i_3_n_0 syncrregs.r[hrdatam][4]_i_3/O}, {msto[7][hconfig][0][4] syncrregs.r[hrdatam][4]_i_3/I0}, {msto[6][hconfig][0][4] syncrregs.r[hrdatam][4]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][4]_i_3/I2}, {msto[5][hconfig][0][4] syncrregs.r[hrdatam][4]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][4]_i_3/I4}, {msto[4][hconfig][0][4] syncrregs.r[hrdatam][4]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][5]_i_2 - 
nets: {syncrregs.r[hrdatam][5]_i_2_n_0 syncrregs.r[hrdatam][5]_i_2/O}, {msto[3][hconfig][0][5] syncrregs.r[hrdatam][5]_i_2/I0}, {msto[2][hconfig][0][5] syncrregs.r[hrdatam][5]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][5]_i_2/I2}, {msto[1][hconfig][0][5] syncrregs.r[hrdatam][5]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][5]_i_2/I4}, {msto[0][hconfig][0][5] syncrregs.r[hrdatam][5]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][5]_i_3 - 
nets: {syncrregs.r[hrdatam][5]_i_3_n_0 syncrregs.r[hrdatam][5]_i_3/O}, {msto[7][hconfig][0][5] syncrregs.r[hrdatam][5]_i_3/I0}, {msto[6][hconfig][0][5] syncrregs.r[hrdatam][5]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][5]_i_3/I2}, {msto[5][hconfig][0][5] syncrregs.r[hrdatam][5]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][5]_i_3/I4}, {msto[4][hconfig][0][5] syncrregs.r[hrdatam][5]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][6]_i_2 - 
nets: {syncrregs.r[hrdatam][6]_i_2_n_0 syncrregs.r[hrdatam][6]_i_2/O}, {msto[3][hconfig][0][6] syncrregs.r[hrdatam][6]_i_2/I0}, {msto[2][hconfig][0][6] syncrregs.r[hrdatam][6]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][6]_i_2/I2}, {msto[1][hconfig][0][6] syncrregs.r[hrdatam][6]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][6]_i_2/I4}, {msto[0][hconfig][0][6] syncrregs.r[hrdatam][6]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][6]_i_3 - 
nets: {syncrregs.r[hrdatam][6]_i_3_n_0 syncrregs.r[hrdatam][6]_i_3/O}, {msto[7][hconfig][0][6] syncrregs.r[hrdatam][6]_i_3/I0}, {msto[6][hconfig][0][6] syncrregs.r[hrdatam][6]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][6]_i_3/I2}, {msto[5][hconfig][0][6] syncrregs.r[hrdatam][6]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][6]_i_3/I4}, {msto[4][hconfig][0][6] syncrregs.r[hrdatam][6]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][7]_i_2 - 
nets: {syncrregs.r[hrdatam][7]_i_2_n_0 syncrregs.r[hrdatam][7]_i_2/O}, {msto[3][hconfig][0][7] syncrregs.r[hrdatam][7]_i_2/I0}, {msto[2][hconfig][0][7] syncrregs.r[hrdatam][7]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][7]_i_2/I2}, {msto[1][hconfig][0][7] syncrregs.r[hrdatam][7]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][7]_i_2/I4}, {msto[0][hconfig][0][7] syncrregs.r[hrdatam][7]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][7]_i_3 - 
nets: {syncrregs.r[hrdatam][7]_i_3_n_0 syncrregs.r[hrdatam][7]_i_3/O}, {msto[7][hconfig][0][7] syncrregs.r[hrdatam][7]_i_3/I0}, {msto[6][hconfig][0][7] syncrregs.r[hrdatam][7]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][7]_i_3/I2}, {msto[5][hconfig][0][7] syncrregs.r[hrdatam][7]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][7]_i_3/I4}, {msto[4][hconfig][0][7] syncrregs.r[hrdatam][7]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][8]_i_2 - 
nets: {syncrregs.r[hrdatam][8]_i_2_n_0 syncrregs.r[hrdatam][8]_i_2/O}, {msto[3][hconfig][0][8] syncrregs.r[hrdatam][8]_i_2/I0}, {msto[2][hconfig][0][8] syncrregs.r[hrdatam][8]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][8]_i_2/I2}, {msto[1][hconfig][0][8] syncrregs.r[hrdatam][8]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][8]_i_2/I4}, {msto[0][hconfig][0][8] syncrregs.r[hrdatam][8]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][8]_i_3 - 
nets: {syncrregs.r[hrdatam][8]_i_3_n_0 syncrregs.r[hrdatam][8]_i_3/O}, {msto[7][hconfig][0][8] syncrregs.r[hrdatam][8]_i_3/I0}, {msto[6][hconfig][0][8] syncrregs.r[hrdatam][8]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][8]_i_3/I2}, {msto[5][hconfig][0][8] syncrregs.r[hrdatam][8]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][8]_i_3/I4}, {msto[4][hconfig][0][8] syncrregs.r[hrdatam][8]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][9]_i_2 - 
nets: {syncrregs.r[hrdatam][9]_i_2_n_0 syncrregs.r[hrdatam][9]_i_2/O}, {msto[3][hconfig][0][9] syncrregs.r[hrdatam][9]_i_2/I0}, {msto[2][hconfig][0][9] syncrregs.r[hrdatam][9]_i_2/I1}, {sel0[2] syncrregs.r[hrdatam][9]_i_2/I2}, {msto[1][hconfig][0][9] syncrregs.r[hrdatam][9]_i_2/I3}, {sel0[1] syncrregs.r[hrdatam][9]_i_2/I4}, {msto[0][hconfig][0][9] syncrregs.r[hrdatam][9]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatam][9]_i_3 - 
nets: {syncrregs.r[hrdatam][9]_i_3_n_0 syncrregs.r[hrdatam][9]_i_3/O}, {msto[7][hconfig][0][9] syncrregs.r[hrdatam][9]_i_3/I0}, {msto[6][hconfig][0][9] syncrregs.r[hrdatam][9]_i_3/I1}, {sel0[2] syncrregs.r[hrdatam][9]_i_3/I2}, {msto[5][hconfig][0][9] syncrregs.r[hrdatam][9]_i_3/I3}, {sel0[1] syncrregs.r[hrdatam][9]_i_3/I4}, {msto[4][hconfig][0][9] syncrregs.r[hrdatam][9]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_1 - 
nets: {slvo[15][hready]__0[0] syncrregs.r[hrdatas][0]_i_1/O}, {syncrregs.r_reg[hrdatas][0]_i_2_n_0 syncrregs.r[hrdatas][0]_i_1/I0}, {syncrregs.r_reg[hrdatas][0]_i_3_n_0 syncrregs.r[hrdatas][0]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][0]_i_1/I2}, {syncrregs.r_reg[hrdatas][0]_i_4_n_0 syncrregs.r[hrdatas][0]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][0]_i_1/I4}, {syncrregs.r_reg[hrdatas][0]_i_5_n_0 syncrregs.r[hrdatas][0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_14 - 
nets: {syncrregs.r[hrdatas][0]_i_14_n_0 syncrregs.r[hrdatas][0]_i_14/O}, {slvo[3][hconfig][6][0] syncrregs.r[hrdatas][0]_i_14/I0}, {slvo[2][hconfig][6][0] syncrregs.r[hrdatas][0]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_14/I2}, {slvo[1][hconfig][6][0] syncrregs.r[hrdatas][0]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_14/I4}, {slvo[0][hconfig][6][0] syncrregs.r[hrdatas][0]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_15 - 
nets: {syncrregs.r[hrdatas][0]_i_15_n_0 syncrregs.r[hrdatas][0]_i_15/O}, {slvo[7][hconfig][6][0] syncrregs.r[hrdatas][0]_i_15/I0}, {slvo[6][hconfig][6][0] syncrregs.r[hrdatas][0]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_15/I2}, {slvo[5][hconfig][6][0] syncrregs.r[hrdatas][0]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_15/I4}, {slvo[4][hconfig][6][0] syncrregs.r[hrdatas][0]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_16 - 
nets: {syncrregs.r[hrdatas][0]_i_16_n_0 syncrregs.r[hrdatas][0]_i_16/O}, {slvo[3][hconfig][7][0] syncrregs.r[hrdatas][0]_i_16/I0}, {slvo[2][hconfig][7][0] syncrregs.r[hrdatas][0]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_16/I2}, {slvo[1][hconfig][7][0] syncrregs.r[hrdatas][0]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_16/I4}, {slvo[0][hconfig][7][0] syncrregs.r[hrdatas][0]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_17 - 
nets: {syncrregs.r[hrdatas][0]_i_17_n_0 syncrregs.r[hrdatas][0]_i_17/O}, {slvo[7][hconfig][7][0] syncrregs.r[hrdatas][0]_i_17/I0}, {slvo[6][hconfig][7][0] syncrregs.r[hrdatas][0]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_17/I2}, {slvo[5][hconfig][7][0] syncrregs.r[hrdatas][0]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_17/I4}, {slvo[4][hconfig][7][0] syncrregs.r[hrdatas][0]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_18 - 
nets: {syncrregs.r[hrdatas][0]_i_18_n_0 syncrregs.r[hrdatas][0]_i_18/O}, {slvo[3][hconfig][4][0] syncrregs.r[hrdatas][0]_i_18/I0}, {slvo[2][hconfig][4][0] syncrregs.r[hrdatas][0]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_18/I2}, {slvo[1][hconfig][4][0] syncrregs.r[hrdatas][0]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_18/I4}, {slvo[0][hconfig][4][0] syncrregs.r[hrdatas][0]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_19 - 
nets: {syncrregs.r[hrdatas][0]_i_19_n_0 syncrregs.r[hrdatas][0]_i_19/O}, {slvo[7][hconfig][4][0] syncrregs.r[hrdatas][0]_i_19/I0}, {slvo[6][hconfig][4][0] syncrregs.r[hrdatas][0]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_19/I2}, {slvo[5][hconfig][4][0] syncrregs.r[hrdatas][0]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_19/I4}, {slvo[4][hconfig][4][0] syncrregs.r[hrdatas][0]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_20 - 
nets: {syncrregs.r[hrdatas][0]_i_20_n_0 syncrregs.r[hrdatas][0]_i_20/O}, {slvo[3][hconfig][5][0] syncrregs.r[hrdatas][0]_i_20/I0}, {slvo[2][hconfig][5][0] syncrregs.r[hrdatas][0]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_20/I2}, {slvo[1][hconfig][5][0] syncrregs.r[hrdatas][0]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_20/I4}, {slvo[0][hconfig][5][0] syncrregs.r[hrdatas][0]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_21 - 
nets: {syncrregs.r[hrdatas][0]_i_21_n_0 syncrregs.r[hrdatas][0]_i_21/O}, {slvo[7][hconfig][5][0] syncrregs.r[hrdatas][0]_i_21/I0}, {slvo[6][hconfig][5][0] syncrregs.r[hrdatas][0]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_21/I2}, {slvo[5][hconfig][5][0] syncrregs.r[hrdatas][0]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_21/I4}, {slvo[4][hconfig][5][0] syncrregs.r[hrdatas][0]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_22 - 
nets: {syncrregs.r[hrdatas][0]_i_22_n_0 syncrregs.r[hrdatas][0]_i_22/O}, {slvo[3][hconfig][2][0] syncrregs.r[hrdatas][0]_i_22/I0}, {slvo[2][hconfig][2][0] syncrregs.r[hrdatas][0]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_22/I2}, {slvo[1][hconfig][2][0] syncrregs.r[hrdatas][0]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_22/I4}, {slvo[0][hconfig][2][0] syncrregs.r[hrdatas][0]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_23 - 
nets: {syncrregs.r[hrdatas][0]_i_23_n_0 syncrregs.r[hrdatas][0]_i_23/O}, {slvo[7][hconfig][2][0] syncrregs.r[hrdatas][0]_i_23/I0}, {slvo[6][hconfig][2][0] syncrregs.r[hrdatas][0]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_23/I2}, {slvo[5][hconfig][2][0] syncrregs.r[hrdatas][0]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_23/I4}, {slvo[4][hconfig][2][0] syncrregs.r[hrdatas][0]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_24 - 
nets: {syncrregs.r[hrdatas][0]_i_24_n_0 syncrregs.r[hrdatas][0]_i_24/O}, {slvo[3][hconfig][3][0] syncrregs.r[hrdatas][0]_i_24/I0}, {slvo[2][hconfig][3][0] syncrregs.r[hrdatas][0]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_24/I2}, {slvo[1][hconfig][3][0] syncrregs.r[hrdatas][0]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_24/I4}, {slvo[0][hconfig][3][0] syncrregs.r[hrdatas][0]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_25 - 
nets: {syncrregs.r[hrdatas][0]_i_25_n_0 syncrregs.r[hrdatas][0]_i_25/O}, {slvo[7][hconfig][3][0] syncrregs.r[hrdatas][0]_i_25/I0}, {slvo[6][hconfig][3][0] syncrregs.r[hrdatas][0]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_25/I2}, {slvo[5][hconfig][3][0] syncrregs.r[hrdatas][0]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_25/I4}, {slvo[4][hconfig][3][0] syncrregs.r[hrdatas][0]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_26 - 
nets: {syncrregs.r[hrdatas][0]_i_26_n_0 syncrregs.r[hrdatas][0]_i_26/O}, {slvo[3][hconfig][0][0] syncrregs.r[hrdatas][0]_i_26/I0}, {slvo[2][hconfig][0][0] syncrregs.r[hrdatas][0]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_26/I2}, {slvo[1][hconfig][0][0] syncrregs.r[hrdatas][0]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_26/I4}, {slvo[0][hconfig][0][0] syncrregs.r[hrdatas][0]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_27 - 
nets: {syncrregs.r[hrdatas][0]_i_27_n_0 syncrregs.r[hrdatas][0]_i_27/O}, {slvo[7][hconfig][0][0] syncrregs.r[hrdatas][0]_i_27/I0}, {slvo[6][hconfig][0][0] syncrregs.r[hrdatas][0]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_27/I2}, {slvo[5][hconfig][0][0] syncrregs.r[hrdatas][0]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_27/I4}, {slvo[4][hconfig][0][0] syncrregs.r[hrdatas][0]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_28 - 
nets: {syncrregs.r[hrdatas][0]_i_28_n_0 syncrregs.r[hrdatas][0]_i_28/O}, {slvo[3][hconfig][1][0] syncrregs.r[hrdatas][0]_i_28/I0}, {slvo[2][hconfig][1][0] syncrregs.r[hrdatas][0]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_28/I2}, {slvo[1][hconfig][1][0] syncrregs.r[hrdatas][0]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_28/I4}, {slvo[0][hconfig][1][0] syncrregs.r[hrdatas][0]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][0]_i_29 - 
nets: {syncrregs.r[hrdatas][0]_i_29_n_0 syncrregs.r[hrdatas][0]_i_29/O}, {slvo[7][hconfig][1][0] syncrregs.r[hrdatas][0]_i_29/I0}, {slvo[6][hconfig][1][0] syncrregs.r[hrdatas][0]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_29/I2}, {slvo[5][hconfig][1][0] syncrregs.r[hrdatas][0]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][0]_i_29/I4}, {slvo[4][hconfig][1][0] syncrregs.r[hrdatas][0]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_1 - 
nets: {slvo[15][hready]__0[10] syncrregs.r[hrdatas][10]_i_1/O}, {syncrregs.r_reg[hrdatas][10]_i_2_n_0 syncrregs.r[hrdatas][10]_i_1/I0}, {syncrregs.r_reg[hrdatas][10]_i_3_n_0 syncrregs.r[hrdatas][10]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][10]_i_1/I2}, {syncrregs.r_reg[hrdatas][10]_i_4_n_0 syncrregs.r[hrdatas][10]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][10]_i_1/I4}, {syncrregs.r_reg[hrdatas][10]_i_5_n_0 syncrregs.r[hrdatas][10]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_14 - 
nets: {syncrregs.r[hrdatas][10]_i_14_n_0 syncrregs.r[hrdatas][10]_i_14/O}, {slvo[3][hconfig][6][10] syncrregs.r[hrdatas][10]_i_14/I0}, {slvo[2][hconfig][6][10] syncrregs.r[hrdatas][10]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_14/I2}, {slvo[1][hconfig][6][10] syncrregs.r[hrdatas][10]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_14/I4}, {slvo[0][hconfig][6][10] syncrregs.r[hrdatas][10]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_15 - 
nets: {syncrregs.r[hrdatas][10]_i_15_n_0 syncrregs.r[hrdatas][10]_i_15/O}, {slvo[7][hconfig][6][10] syncrregs.r[hrdatas][10]_i_15/I0}, {slvo[6][hconfig][6][10] syncrregs.r[hrdatas][10]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_15/I2}, {slvo[5][hconfig][6][10] syncrregs.r[hrdatas][10]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_15/I4}, {slvo[4][hconfig][6][10] syncrregs.r[hrdatas][10]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_16 - 
nets: {syncrregs.r[hrdatas][10]_i_16_n_0 syncrregs.r[hrdatas][10]_i_16/O}, {slvo[3][hconfig][7][10] syncrregs.r[hrdatas][10]_i_16/I0}, {slvo[2][hconfig][7][10] syncrregs.r[hrdatas][10]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_16/I2}, {slvo[1][hconfig][7][10] syncrregs.r[hrdatas][10]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_16/I4}, {slvo[0][hconfig][7][10] syncrregs.r[hrdatas][10]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_17 - 
nets: {syncrregs.r[hrdatas][10]_i_17_n_0 syncrregs.r[hrdatas][10]_i_17/O}, {slvo[7][hconfig][7][10] syncrregs.r[hrdatas][10]_i_17/I0}, {slvo[6][hconfig][7][10] syncrregs.r[hrdatas][10]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_17/I2}, {slvo[5][hconfig][7][10] syncrregs.r[hrdatas][10]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_17/I4}, {slvo[4][hconfig][7][10] syncrregs.r[hrdatas][10]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_18 - 
nets: {syncrregs.r[hrdatas][10]_i_18_n_0 syncrregs.r[hrdatas][10]_i_18/O}, {slvo[3][hconfig][4][10] syncrregs.r[hrdatas][10]_i_18/I0}, {slvo[2][hconfig][4][10] syncrregs.r[hrdatas][10]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_18/I2}, {slvo[1][hconfig][4][10] syncrregs.r[hrdatas][10]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_18/I4}, {slvo[0][hconfig][4][10] syncrregs.r[hrdatas][10]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_19 - 
nets: {syncrregs.r[hrdatas][10]_i_19_n_0 syncrregs.r[hrdatas][10]_i_19/O}, {slvo[7][hconfig][4][10] syncrregs.r[hrdatas][10]_i_19/I0}, {slvo[6][hconfig][4][10] syncrregs.r[hrdatas][10]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_19/I2}, {slvo[5][hconfig][4][10] syncrregs.r[hrdatas][10]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_19/I4}, {slvo[4][hconfig][4][10] syncrregs.r[hrdatas][10]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_20 - 
nets: {syncrregs.r[hrdatas][10]_i_20_n_0 syncrregs.r[hrdatas][10]_i_20/O}, {slvo[3][hconfig][5][10] syncrregs.r[hrdatas][10]_i_20/I0}, {slvo[2][hconfig][5][10] syncrregs.r[hrdatas][10]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_20/I2}, {slvo[1][hconfig][5][10] syncrregs.r[hrdatas][10]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_20/I4}, {slvo[0][hconfig][5][10] syncrregs.r[hrdatas][10]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_21 - 
nets: {syncrregs.r[hrdatas][10]_i_21_n_0 syncrregs.r[hrdatas][10]_i_21/O}, {slvo[7][hconfig][5][10] syncrregs.r[hrdatas][10]_i_21/I0}, {slvo[6][hconfig][5][10] syncrregs.r[hrdatas][10]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_21/I2}, {slvo[5][hconfig][5][10] syncrregs.r[hrdatas][10]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_21/I4}, {slvo[4][hconfig][5][10] syncrregs.r[hrdatas][10]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_22 - 
nets: {syncrregs.r[hrdatas][10]_i_22_n_0 syncrregs.r[hrdatas][10]_i_22/O}, {slvo[3][hconfig][2][10] syncrregs.r[hrdatas][10]_i_22/I0}, {slvo[2][hconfig][2][10] syncrregs.r[hrdatas][10]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_22/I2}, {slvo[1][hconfig][2][10] syncrregs.r[hrdatas][10]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_22/I4}, {slvo[0][hconfig][2][10] syncrregs.r[hrdatas][10]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_23 - 
nets: {syncrregs.r[hrdatas][10]_i_23_n_0 syncrregs.r[hrdatas][10]_i_23/O}, {slvo[7][hconfig][2][10] syncrregs.r[hrdatas][10]_i_23/I0}, {slvo[6][hconfig][2][10] syncrregs.r[hrdatas][10]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_23/I2}, {slvo[5][hconfig][2][10] syncrregs.r[hrdatas][10]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_23/I4}, {slvo[4][hconfig][2][10] syncrregs.r[hrdatas][10]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_24 - 
nets: {syncrregs.r[hrdatas][10]_i_24_n_0 syncrregs.r[hrdatas][10]_i_24/O}, {slvo[3][hconfig][3][10] syncrregs.r[hrdatas][10]_i_24/I0}, {slvo[2][hconfig][3][10] syncrregs.r[hrdatas][10]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_24/I2}, {slvo[1][hconfig][3][10] syncrregs.r[hrdatas][10]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_24/I4}, {slvo[0][hconfig][3][10] syncrregs.r[hrdatas][10]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_25 - 
nets: {syncrregs.r[hrdatas][10]_i_25_n_0 syncrregs.r[hrdatas][10]_i_25/O}, {slvo[7][hconfig][3][10] syncrregs.r[hrdatas][10]_i_25/I0}, {slvo[6][hconfig][3][10] syncrregs.r[hrdatas][10]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_25/I2}, {slvo[5][hconfig][3][10] syncrregs.r[hrdatas][10]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_25/I4}, {slvo[4][hconfig][3][10] syncrregs.r[hrdatas][10]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_26 - 
nets: {syncrregs.r[hrdatas][10]_i_26_n_0 syncrregs.r[hrdatas][10]_i_26/O}, {slvo[3][hconfig][0][10] syncrregs.r[hrdatas][10]_i_26/I0}, {slvo[2][hconfig][0][10] syncrregs.r[hrdatas][10]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_26/I2}, {slvo[1][hconfig][0][10] syncrregs.r[hrdatas][10]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_26/I4}, {slvo[0][hconfig][0][10] syncrregs.r[hrdatas][10]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_27 - 
nets: {syncrregs.r[hrdatas][10]_i_27_n_0 syncrregs.r[hrdatas][10]_i_27/O}, {slvo[7][hconfig][0][10] syncrregs.r[hrdatas][10]_i_27/I0}, {slvo[6][hconfig][0][10] syncrregs.r[hrdatas][10]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_27/I2}, {slvo[5][hconfig][0][10] syncrregs.r[hrdatas][10]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_27/I4}, {slvo[4][hconfig][0][10] syncrregs.r[hrdatas][10]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_28 - 
nets: {syncrregs.r[hrdatas][10]_i_28_n_0 syncrregs.r[hrdatas][10]_i_28/O}, {slvo[3][hconfig][1][10] syncrregs.r[hrdatas][10]_i_28/I0}, {slvo[2][hconfig][1][10] syncrregs.r[hrdatas][10]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_28/I2}, {slvo[1][hconfig][1][10] syncrregs.r[hrdatas][10]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_28/I4}, {slvo[0][hconfig][1][10] syncrregs.r[hrdatas][10]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][10]_i_29 - 
nets: {syncrregs.r[hrdatas][10]_i_29_n_0 syncrregs.r[hrdatas][10]_i_29/O}, {slvo[7][hconfig][1][10] syncrregs.r[hrdatas][10]_i_29/I0}, {slvo[6][hconfig][1][10] syncrregs.r[hrdatas][10]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_29/I2}, {slvo[5][hconfig][1][10] syncrregs.r[hrdatas][10]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][10]_i_29/I4}, {slvo[4][hconfig][1][10] syncrregs.r[hrdatas][10]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_1 - 
nets: {slvo[15][hready]__0[11] syncrregs.r[hrdatas][11]_i_1/O}, {syncrregs.r_reg[hrdatas][11]_i_2_n_0 syncrregs.r[hrdatas][11]_i_1/I0}, {syncrregs.r_reg[hrdatas][11]_i_3_n_0 syncrregs.r[hrdatas][11]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][11]_i_1/I2}, {syncrregs.r_reg[hrdatas][11]_i_4_n_0 syncrregs.r[hrdatas][11]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][11]_i_1/I4}, {syncrregs.r_reg[hrdatas][11]_i_5_n_0 syncrregs.r[hrdatas][11]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_14 - 
nets: {syncrregs.r[hrdatas][11]_i_14_n_0 syncrregs.r[hrdatas][11]_i_14/O}, {slvo[3][hconfig][6][11] syncrregs.r[hrdatas][11]_i_14/I0}, {slvo[2][hconfig][6][11] syncrregs.r[hrdatas][11]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_14/I2}, {slvo[1][hconfig][6][11] syncrregs.r[hrdatas][11]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_14/I4}, {slvo[0][hconfig][6][11] syncrregs.r[hrdatas][11]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_15 - 
nets: {syncrregs.r[hrdatas][11]_i_15_n_0 syncrregs.r[hrdatas][11]_i_15/O}, {slvo[7][hconfig][6][11] syncrregs.r[hrdatas][11]_i_15/I0}, {slvo[6][hconfig][6][11] syncrregs.r[hrdatas][11]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_15/I2}, {slvo[5][hconfig][6][11] syncrregs.r[hrdatas][11]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_15/I4}, {slvo[4][hconfig][6][11] syncrregs.r[hrdatas][11]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_16 - 
nets: {syncrregs.r[hrdatas][11]_i_16_n_0 syncrregs.r[hrdatas][11]_i_16/O}, {slvo[3][hconfig][7][11] syncrregs.r[hrdatas][11]_i_16/I0}, {slvo[2][hconfig][7][11] syncrregs.r[hrdatas][11]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_16/I2}, {slvo[1][hconfig][7][11] syncrregs.r[hrdatas][11]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_16/I4}, {slvo[0][hconfig][7][11] syncrregs.r[hrdatas][11]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_17 - 
nets: {syncrregs.r[hrdatas][11]_i_17_n_0 syncrregs.r[hrdatas][11]_i_17/O}, {slvo[7][hconfig][7][11] syncrregs.r[hrdatas][11]_i_17/I0}, {slvo[6][hconfig][7][11] syncrregs.r[hrdatas][11]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_17/I2}, {slvo[5][hconfig][7][11] syncrregs.r[hrdatas][11]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_17/I4}, {slvo[4][hconfig][7][11] syncrregs.r[hrdatas][11]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_18 - 
nets: {syncrregs.r[hrdatas][11]_i_18_n_0 syncrregs.r[hrdatas][11]_i_18/O}, {slvo[3][hconfig][4][11] syncrregs.r[hrdatas][11]_i_18/I0}, {slvo[2][hconfig][4][11] syncrregs.r[hrdatas][11]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_18/I2}, {slvo[1][hconfig][4][11] syncrregs.r[hrdatas][11]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_18/I4}, {slvo[0][hconfig][4][11] syncrregs.r[hrdatas][11]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_19 - 
nets: {syncrregs.r[hrdatas][11]_i_19_n_0 syncrregs.r[hrdatas][11]_i_19/O}, {slvo[7][hconfig][4][11] syncrregs.r[hrdatas][11]_i_19/I0}, {slvo[6][hconfig][4][11] syncrregs.r[hrdatas][11]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_19/I2}, {slvo[5][hconfig][4][11] syncrregs.r[hrdatas][11]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_19/I4}, {slvo[4][hconfig][4][11] syncrregs.r[hrdatas][11]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_20 - 
nets: {syncrregs.r[hrdatas][11]_i_20_n_0 syncrregs.r[hrdatas][11]_i_20/O}, {slvo[3][hconfig][5][11] syncrregs.r[hrdatas][11]_i_20/I0}, {slvo[2][hconfig][5][11] syncrregs.r[hrdatas][11]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_20/I2}, {slvo[1][hconfig][5][11] syncrregs.r[hrdatas][11]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_20/I4}, {slvo[0][hconfig][5][11] syncrregs.r[hrdatas][11]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_21 - 
nets: {syncrregs.r[hrdatas][11]_i_21_n_0 syncrregs.r[hrdatas][11]_i_21/O}, {slvo[7][hconfig][5][11] syncrregs.r[hrdatas][11]_i_21/I0}, {slvo[6][hconfig][5][11] syncrregs.r[hrdatas][11]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_21/I2}, {slvo[5][hconfig][5][11] syncrregs.r[hrdatas][11]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_21/I4}, {slvo[4][hconfig][5][11] syncrregs.r[hrdatas][11]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_22 - 
nets: {syncrregs.r[hrdatas][11]_i_22_n_0 syncrregs.r[hrdatas][11]_i_22/O}, {slvo[3][hconfig][2][11] syncrregs.r[hrdatas][11]_i_22/I0}, {slvo[2][hconfig][2][11] syncrregs.r[hrdatas][11]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_22/I2}, {slvo[1][hconfig][2][11] syncrregs.r[hrdatas][11]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_22/I4}, {slvo[0][hconfig][2][11] syncrregs.r[hrdatas][11]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_23 - 
nets: {syncrregs.r[hrdatas][11]_i_23_n_0 syncrregs.r[hrdatas][11]_i_23/O}, {slvo[7][hconfig][2][11] syncrregs.r[hrdatas][11]_i_23/I0}, {slvo[6][hconfig][2][11] syncrregs.r[hrdatas][11]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_23/I2}, {slvo[5][hconfig][2][11] syncrregs.r[hrdatas][11]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_23/I4}, {slvo[4][hconfig][2][11] syncrregs.r[hrdatas][11]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_24 - 
nets: {syncrregs.r[hrdatas][11]_i_24_n_0 syncrregs.r[hrdatas][11]_i_24/O}, {slvo[3][hconfig][3][11] syncrregs.r[hrdatas][11]_i_24/I0}, {slvo[2][hconfig][3][11] syncrregs.r[hrdatas][11]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_24/I2}, {slvo[1][hconfig][3][11] syncrregs.r[hrdatas][11]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_24/I4}, {slvo[0][hconfig][3][11] syncrregs.r[hrdatas][11]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_25 - 
nets: {syncrregs.r[hrdatas][11]_i_25_n_0 syncrregs.r[hrdatas][11]_i_25/O}, {slvo[7][hconfig][3][11] syncrregs.r[hrdatas][11]_i_25/I0}, {slvo[6][hconfig][3][11] syncrregs.r[hrdatas][11]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_25/I2}, {slvo[5][hconfig][3][11] syncrregs.r[hrdatas][11]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_25/I4}, {slvo[4][hconfig][3][11] syncrregs.r[hrdatas][11]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_26 - 
nets: {syncrregs.r[hrdatas][11]_i_26_n_0 syncrregs.r[hrdatas][11]_i_26/O}, {slvo[3][hconfig][0][11] syncrregs.r[hrdatas][11]_i_26/I0}, {slvo[2][hconfig][0][11] syncrregs.r[hrdatas][11]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_26/I2}, {slvo[1][hconfig][0][11] syncrregs.r[hrdatas][11]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_26/I4}, {slvo[0][hconfig][0][11] syncrregs.r[hrdatas][11]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_27 - 
nets: {syncrregs.r[hrdatas][11]_i_27_n_0 syncrregs.r[hrdatas][11]_i_27/O}, {slvo[7][hconfig][0][11] syncrregs.r[hrdatas][11]_i_27/I0}, {slvo[6][hconfig][0][11] syncrregs.r[hrdatas][11]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_27/I2}, {slvo[5][hconfig][0][11] syncrregs.r[hrdatas][11]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_27/I4}, {slvo[4][hconfig][0][11] syncrregs.r[hrdatas][11]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_28 - 
nets: {syncrregs.r[hrdatas][11]_i_28_n_0 syncrregs.r[hrdatas][11]_i_28/O}, {slvo[3][hconfig][1][11] syncrregs.r[hrdatas][11]_i_28/I0}, {slvo[2][hconfig][1][11] syncrregs.r[hrdatas][11]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_28/I2}, {slvo[1][hconfig][1][11] syncrregs.r[hrdatas][11]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_28/I4}, {slvo[0][hconfig][1][11] syncrregs.r[hrdatas][11]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][11]_i_29 - 
nets: {syncrregs.r[hrdatas][11]_i_29_n_0 syncrregs.r[hrdatas][11]_i_29/O}, {slvo[7][hconfig][1][11] syncrregs.r[hrdatas][11]_i_29/I0}, {slvo[6][hconfig][1][11] syncrregs.r[hrdatas][11]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_29/I2}, {slvo[5][hconfig][1][11] syncrregs.r[hrdatas][11]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][11]_i_29/I4}, {slvo[4][hconfig][1][11] syncrregs.r[hrdatas][11]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_1 - 
nets: {v[hrdatas][12] syncrregs.r[hrdatas][12]_i_1/O}, {sel0[6] syncrregs.r[hrdatas][12]_i_1/I0}, {syncrregs.r[hrdatas][12]_i_3_n_0 syncrregs.r[hrdatas][12]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X75Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

syncrregs.r[hrdatas][12]_i_15 - 
nets: {syncrregs.r[hrdatas][12]_i_15_n_0 syncrregs.r[hrdatas][12]_i_15/O}, {slvo[3][hconfig][3][12] syncrregs.r[hrdatas][12]_i_15/I0}, {slvo[2][hconfig][3][12] syncrregs.r[hrdatas][12]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_15/I2}, {slvo[1][hconfig][3][12] syncrregs.r[hrdatas][12]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_15/I4}, {slvo[0][hconfig][3][12] syncrregs.r[hrdatas][12]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_16 - 
nets: {syncrregs.r[hrdatas][12]_i_16_n_0 syncrregs.r[hrdatas][12]_i_16/O}, {slvo[7][hconfig][3][12] syncrregs.r[hrdatas][12]_i_16/I0}, {slvo[6][hconfig][3][12] syncrregs.r[hrdatas][12]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_16/I2}, {slvo[5][hconfig][3][12] syncrregs.r[hrdatas][12]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_16/I4}, {slvo[4][hconfig][3][12] syncrregs.r[hrdatas][12]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_17 - 
nets: {syncrregs.r[hrdatas][12]_i_17_n_0 syncrregs.r[hrdatas][12]_i_17/O}, {slvo[3][hconfig][2][12] syncrregs.r[hrdatas][12]_i_17/I0}, {slvo[2][hconfig][2][12] syncrregs.r[hrdatas][12]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_17/I2}, {slvo[1][hconfig][2][12] syncrregs.r[hrdatas][12]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_17/I4}, {slvo[0][hconfig][2][12] syncrregs.r[hrdatas][12]_i_17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_18 - 
nets: {syncrregs.r[hrdatas][12]_i_18_n_0 syncrregs.r[hrdatas][12]_i_18/O}, {slvo[7][hconfig][2][12] syncrregs.r[hrdatas][12]_i_18/I0}, {slvo[6][hconfig][2][12] syncrregs.r[hrdatas][12]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_18/I2}, {slvo[5][hconfig][2][12] syncrregs.r[hrdatas][12]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_18/I4}, {slvo[4][hconfig][2][12] syncrregs.r[hrdatas][12]_i_18/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_19 - 
nets: {syncrregs.r[hrdatas][12]_i_19_n_0 syncrregs.r[hrdatas][12]_i_19/O}, {slvo[3][hconfig][1][12] syncrregs.r[hrdatas][12]_i_19/I0}, {slvo[2][hconfig][1][12] syncrregs.r[hrdatas][12]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_19/I2}, {slvo[1][hconfig][1][12] syncrregs.r[hrdatas][12]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_19/I4}, {slvo[0][hconfig][1][12] syncrregs.r[hrdatas][12]_i_19/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_2 - 
nets: {syncrregs.r[hrdatas][12]_i_2_n_0 syncrregs.r[hrdatas][12]_i_2/O}, {syncrregs.r[hrdatas][12]_i_4_n_0 syncrregs.r[hrdatas][12]_i_2/I0}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][12]_i_2/I1}, {syncrregs.r_reg[hrdatas][12]_i_5_n_0 syncrregs.r[hrdatas][12]_i_2/I2}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][12]_i_2/I3}, {syncrregs.r_reg[hrdatas][12]_i_6_n_0 syncrregs.r[hrdatas][12]_i_2/I4}, {p_179_out syncrregs.r[hrdatas][12]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hEEE222E200000000, 
LOC: SLICE_X77Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_20 - 
nets: {syncrregs.r[hrdatas][12]_i_20_n_0 syncrregs.r[hrdatas][12]_i_20/O}, {slvo[7][hconfig][1][12] syncrregs.r[hrdatas][12]_i_20/I0}, {slvo[6][hconfig][1][12] syncrregs.r[hrdatas][12]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_20/I2}, {slvo[5][hconfig][1][12] syncrregs.r[hrdatas][12]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_20/I4}, {slvo[4][hconfig][1][12] syncrregs.r[hrdatas][12]_i_20/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_21 - 
nets: {syncrregs.r[hrdatas][12]_i_21_n_0 syncrregs.r[hrdatas][12]_i_21/O}, {slvo[3][hconfig][0][12] syncrregs.r[hrdatas][12]_i_21/I0}, {slvo[2][hconfig][0][12] syncrregs.r[hrdatas][12]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_21/I2}, {slvo[1][hconfig][0][12] syncrregs.r[hrdatas][12]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_21/I4}, {slvo[0][hconfig][0][12] syncrregs.r[hrdatas][12]_i_21/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_22 - 
nets: {syncrregs.r[hrdatas][12]_i_22_n_0 syncrregs.r[hrdatas][12]_i_22/O}, {slvo[7][hconfig][0][12] syncrregs.r[hrdatas][12]_i_22/I0}, {slvo[6][hconfig][0][12] syncrregs.r[hrdatas][12]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_22/I2}, {slvo[5][hconfig][0][12] syncrregs.r[hrdatas][12]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_22/I4}, {slvo[4][hconfig][0][12] syncrregs.r[hrdatas][12]_i_22/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_23 - 
nets: {syncrregs.r[hrdatas][12]_i_23_n_0 syncrregs.r[hrdatas][12]_i_23/O}, {slvo[3][hconfig][4][12] syncrregs.r[hrdatas][12]_i_23/I0}, {slvo[2][hconfig][4][12] syncrregs.r[hrdatas][12]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_23/I2}, {slvo[1][hconfig][4][12] syncrregs.r[hrdatas][12]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_23/I4}, {slvo[0][hconfig][4][12] syncrregs.r[hrdatas][12]_i_23/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_24 - 
nets: {syncrregs.r[hrdatas][12]_i_24_n_0 syncrregs.r[hrdatas][12]_i_24/O}, {slvo[7][hconfig][4][12] syncrregs.r[hrdatas][12]_i_24/I0}, {slvo[6][hconfig][4][12] syncrregs.r[hrdatas][12]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_24/I2}, {slvo[5][hconfig][4][12] syncrregs.r[hrdatas][12]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_24/I4}, {slvo[4][hconfig][4][12] syncrregs.r[hrdatas][12]_i_24/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_25 - 
nets: {syncrregs.r[hrdatas][12]_i_25_n_0 syncrregs.r[hrdatas][12]_i_25/O}, {slvo[3][hconfig][5][12] syncrregs.r[hrdatas][12]_i_25/I0}, {slvo[2][hconfig][5][12] syncrregs.r[hrdatas][12]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_25/I2}, {slvo[1][hconfig][5][12] syncrregs.r[hrdatas][12]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_25/I4}, {slvo[0][hconfig][5][12] syncrregs.r[hrdatas][12]_i_25/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_26 - 
nets: {syncrregs.r[hrdatas][12]_i_26_n_0 syncrregs.r[hrdatas][12]_i_26/O}, {slvo[7][hconfig][5][12] syncrregs.r[hrdatas][12]_i_26/I0}, {slvo[6][hconfig][5][12] syncrregs.r[hrdatas][12]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_26/I2}, {slvo[5][hconfig][5][12] syncrregs.r[hrdatas][12]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_26/I4}, {slvo[4][hconfig][5][12] syncrregs.r[hrdatas][12]_i_26/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_27 - 
nets: {syncrregs.r[hrdatas][12]_i_27_n_0 syncrregs.r[hrdatas][12]_i_27/O}, {slvo[3][hconfig][6][12] syncrregs.r[hrdatas][12]_i_27/I0}, {slvo[2][hconfig][6][12] syncrregs.r[hrdatas][12]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_27/I2}, {slvo[1][hconfig][6][12] syncrregs.r[hrdatas][12]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_27/I4}, {slvo[0][hconfig][6][12] syncrregs.r[hrdatas][12]_i_27/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_28 - 
nets: {syncrregs.r[hrdatas][12]_i_28_n_0 syncrregs.r[hrdatas][12]_i_28/O}, {slvo[7][hconfig][6][12] syncrregs.r[hrdatas][12]_i_28/I0}, {slvo[6][hconfig][6][12] syncrregs.r[hrdatas][12]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_28/I2}, {slvo[5][hconfig][6][12] syncrregs.r[hrdatas][12]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_28/I4}, {slvo[4][hconfig][6][12] syncrregs.r[hrdatas][12]_i_28/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_29 - 
nets: {syncrregs.r[hrdatas][12]_i_29_n_0 syncrregs.r[hrdatas][12]_i_29/O}, {slvo[3][hconfig][7][12] syncrregs.r[hrdatas][12]_i_29/I0}, {slvo[2][hconfig][7][12] syncrregs.r[hrdatas][12]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_29/I2}, {slvo[1][hconfig][7][12] syncrregs.r[hrdatas][12]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_29/I4}, {slvo[0][hconfig][7][12] syncrregs.r[hrdatas][12]_i_29/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_3 - 
nets: {syncrregs.r[hrdatas][12]_i_3_n_0 syncrregs.r[hrdatas][12]_i_3/O}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][12]_i_3/I0}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_3/I1}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_3/I2}, {sel0[3] syncrregs.r[hrdatas][12]_i_3/I3}, {sel0[5] syncrregs.r[hrdatas][12]_i_3/I4}, {sel0[4] syncrregs.r[hrdatas][12]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h8000000000000000, 
LOC: SLICE_X74Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_30 - 
nets: {syncrregs.r[hrdatas][12]_i_30_n_0 syncrregs.r[hrdatas][12]_i_30/O}, {slvo[7][hconfig][7][12] syncrregs.r[hrdatas][12]_i_30/I0}, {slvo[6][hconfig][7][12] syncrregs.r[hrdatas][12]_i_30/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][12]_i_30/I2}, {slvo[5][hconfig][7][12] syncrregs.r[hrdatas][12]_i_30/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][12]_i_30/I4}, {slvo[4][hconfig][7][12] syncrregs.r[hrdatas][12]_i_30/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][12]_i_4 - 
nets: {syncrregs.r[hrdatas][12]_i_4_n_0 syncrregs.r[hrdatas][12]_i_4/O}, {syncrregs.r_reg[hrdatas][12]_i_7_n_0 syncrregs.r[hrdatas][12]_i_4/I0}, {syncrregs.r_reg[hrdatas][12]_i_8_n_0 syncrregs.r[hrdatas][12]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][12]_i_4/I2}, {syncrregs.r_reg[hrdatas][12]_i_9_n_0 syncrregs.r[hrdatas][12]_i_4/I3}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r[hrdatas][12]_i_4/I4}, {syncrregs.r_reg[hrdatas][12]_i_10_n_0 syncrregs.r[hrdatas][12]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_1 - 
nets: {slvo[15][hready]__0[13] syncrregs.r[hrdatas][13]_i_1/O}, {syncrregs.r_reg[hrdatas][13]_i_2_n_0 syncrregs.r[hrdatas][13]_i_1/I0}, {syncrregs.r_reg[hrdatas][13]_i_3_n_0 syncrregs.r[hrdatas][13]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][13]_i_1/I2}, {syncrregs.r_reg[hrdatas][13]_i_4_n_0 syncrregs.r[hrdatas][13]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][13]_i_1/I4}, {syncrregs.r_reg[hrdatas][13]_i_5_n_0 syncrregs.r[hrdatas][13]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_14 - 
nets: {syncrregs.r[hrdatas][13]_i_14_n_0 syncrregs.r[hrdatas][13]_i_14/O}, {slvo[3][hconfig][6][13] syncrregs.r[hrdatas][13]_i_14/I0}, {slvo[2][hconfig][6][13] syncrregs.r[hrdatas][13]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_14/I2}, {slvo[1][hconfig][6][13] syncrregs.r[hrdatas][13]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_14/I4}, {slvo[0][hconfig][6][13] syncrregs.r[hrdatas][13]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_15 - 
nets: {syncrregs.r[hrdatas][13]_i_15_n_0 syncrregs.r[hrdatas][13]_i_15/O}, {slvo[7][hconfig][6][13] syncrregs.r[hrdatas][13]_i_15/I0}, {slvo[6][hconfig][6][13] syncrregs.r[hrdatas][13]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_15/I2}, {slvo[5][hconfig][6][13] syncrregs.r[hrdatas][13]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_15/I4}, {slvo[4][hconfig][6][13] syncrregs.r[hrdatas][13]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_16 - 
nets: {syncrregs.r[hrdatas][13]_i_16_n_0 syncrregs.r[hrdatas][13]_i_16/O}, {slvo[3][hconfig][7][13] syncrregs.r[hrdatas][13]_i_16/I0}, {slvo[2][hconfig][7][13] syncrregs.r[hrdatas][13]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_16/I2}, {slvo[1][hconfig][7][13] syncrregs.r[hrdatas][13]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_16/I4}, {slvo[0][hconfig][7][13] syncrregs.r[hrdatas][13]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_17 - 
nets: {syncrregs.r[hrdatas][13]_i_17_n_0 syncrregs.r[hrdatas][13]_i_17/O}, {slvo[7][hconfig][7][13] syncrregs.r[hrdatas][13]_i_17/I0}, {slvo[6][hconfig][7][13] syncrregs.r[hrdatas][13]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_17/I2}, {slvo[5][hconfig][7][13] syncrregs.r[hrdatas][13]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_17/I4}, {slvo[4][hconfig][7][13] syncrregs.r[hrdatas][13]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_18 - 
nets: {syncrregs.r[hrdatas][13]_i_18_n_0 syncrregs.r[hrdatas][13]_i_18/O}, {slvo[3][hconfig][4][13] syncrregs.r[hrdatas][13]_i_18/I0}, {slvo[2][hconfig][4][13] syncrregs.r[hrdatas][13]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_18/I2}, {slvo[1][hconfig][4][13] syncrregs.r[hrdatas][13]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_18/I4}, {slvo[0][hconfig][4][13] syncrregs.r[hrdatas][13]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_19 - 
nets: {syncrregs.r[hrdatas][13]_i_19_n_0 syncrregs.r[hrdatas][13]_i_19/O}, {slvo[7][hconfig][4][13] syncrregs.r[hrdatas][13]_i_19/I0}, {slvo[6][hconfig][4][13] syncrregs.r[hrdatas][13]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_19/I2}, {slvo[5][hconfig][4][13] syncrregs.r[hrdatas][13]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_19/I4}, {slvo[4][hconfig][4][13] syncrregs.r[hrdatas][13]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_20 - 
nets: {syncrregs.r[hrdatas][13]_i_20_n_0 syncrregs.r[hrdatas][13]_i_20/O}, {slvo[3][hconfig][5][13] syncrregs.r[hrdatas][13]_i_20/I0}, {slvo[2][hconfig][5][13] syncrregs.r[hrdatas][13]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_20/I2}, {slvo[1][hconfig][5][13] syncrregs.r[hrdatas][13]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_20/I4}, {slvo[0][hconfig][5][13] syncrregs.r[hrdatas][13]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_21 - 
nets: {syncrregs.r[hrdatas][13]_i_21_n_0 syncrregs.r[hrdatas][13]_i_21/O}, {slvo[7][hconfig][5][13] syncrregs.r[hrdatas][13]_i_21/I0}, {slvo[6][hconfig][5][13] syncrregs.r[hrdatas][13]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_21/I2}, {slvo[5][hconfig][5][13] syncrregs.r[hrdatas][13]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_21/I4}, {slvo[4][hconfig][5][13] syncrregs.r[hrdatas][13]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_22 - 
nets: {syncrregs.r[hrdatas][13]_i_22_n_0 syncrregs.r[hrdatas][13]_i_22/O}, {slvo[3][hconfig][2][13] syncrregs.r[hrdatas][13]_i_22/I0}, {slvo[2][hconfig][2][13] syncrregs.r[hrdatas][13]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_22/I2}, {slvo[1][hconfig][2][13] syncrregs.r[hrdatas][13]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_22/I4}, {slvo[0][hconfig][2][13] syncrregs.r[hrdatas][13]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_23 - 
nets: {syncrregs.r[hrdatas][13]_i_23_n_0 syncrregs.r[hrdatas][13]_i_23/O}, {slvo[7][hconfig][2][13] syncrregs.r[hrdatas][13]_i_23/I0}, {slvo[6][hconfig][2][13] syncrregs.r[hrdatas][13]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_23/I2}, {slvo[5][hconfig][2][13] syncrregs.r[hrdatas][13]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_23/I4}, {slvo[4][hconfig][2][13] syncrregs.r[hrdatas][13]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_24 - 
nets: {syncrregs.r[hrdatas][13]_i_24_n_0 syncrregs.r[hrdatas][13]_i_24/O}, {slvo[3][hconfig][3][13] syncrregs.r[hrdatas][13]_i_24/I0}, {slvo[2][hconfig][3][13] syncrregs.r[hrdatas][13]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_24/I2}, {slvo[1][hconfig][3][13] syncrregs.r[hrdatas][13]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_24/I4}, {slvo[0][hconfig][3][13] syncrregs.r[hrdatas][13]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_25 - 
nets: {syncrregs.r[hrdatas][13]_i_25_n_0 syncrregs.r[hrdatas][13]_i_25/O}, {slvo[7][hconfig][3][13] syncrregs.r[hrdatas][13]_i_25/I0}, {slvo[6][hconfig][3][13] syncrregs.r[hrdatas][13]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_25/I2}, {slvo[5][hconfig][3][13] syncrregs.r[hrdatas][13]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_25/I4}, {slvo[4][hconfig][3][13] syncrregs.r[hrdatas][13]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_26 - 
nets: {syncrregs.r[hrdatas][13]_i_26_n_0 syncrregs.r[hrdatas][13]_i_26/O}, {slvo[3][hconfig][0][13] syncrregs.r[hrdatas][13]_i_26/I0}, {slvo[2][hconfig][0][13] syncrregs.r[hrdatas][13]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_26/I2}, {slvo[1][hconfig][0][13] syncrregs.r[hrdatas][13]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_26/I4}, {slvo[0][hconfig][0][13] syncrregs.r[hrdatas][13]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_27 - 
nets: {syncrregs.r[hrdatas][13]_i_27_n_0 syncrregs.r[hrdatas][13]_i_27/O}, {slvo[7][hconfig][0][13] syncrregs.r[hrdatas][13]_i_27/I0}, {slvo[6][hconfig][0][13] syncrregs.r[hrdatas][13]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_27/I2}, {slvo[5][hconfig][0][13] syncrregs.r[hrdatas][13]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_27/I4}, {slvo[4][hconfig][0][13] syncrregs.r[hrdatas][13]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_28 - 
nets: {syncrregs.r[hrdatas][13]_i_28_n_0 syncrregs.r[hrdatas][13]_i_28/O}, {slvo[3][hconfig][1][13] syncrregs.r[hrdatas][13]_i_28/I0}, {slvo[2][hconfig][1][13] syncrregs.r[hrdatas][13]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_28/I2}, {slvo[1][hconfig][1][13] syncrregs.r[hrdatas][13]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_28/I4}, {slvo[0][hconfig][1][13] syncrregs.r[hrdatas][13]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][13]_i_29 - 
nets: {syncrregs.r[hrdatas][13]_i_29_n_0 syncrregs.r[hrdatas][13]_i_29/O}, {slvo[7][hconfig][1][13] syncrregs.r[hrdatas][13]_i_29/I0}, {slvo[6][hconfig][1][13] syncrregs.r[hrdatas][13]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_29/I2}, {slvo[5][hconfig][1][13] syncrregs.r[hrdatas][13]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][13]_i_29/I4}, {slvo[4][hconfig][1][13] syncrregs.r[hrdatas][13]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_1 - 
nets: {slvo[15][hready]__0[14] syncrregs.r[hrdatas][14]_i_1/O}, {syncrregs.r_reg[hrdatas][14]_i_2_n_0 syncrregs.r[hrdatas][14]_i_1/I0}, {syncrregs.r_reg[hrdatas][14]_i_3_n_0 syncrregs.r[hrdatas][14]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][14]_i_1/I2}, {syncrregs.r_reg[hrdatas][14]_i_4_n_0 syncrregs.r[hrdatas][14]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][14]_i_1/I4}, {syncrregs.r_reg[hrdatas][14]_i_5_n_0 syncrregs.r[hrdatas][14]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_14 - 
nets: {syncrregs.r[hrdatas][14]_i_14_n_0 syncrregs.r[hrdatas][14]_i_14/O}, {slvo[3][hconfig][6][14] syncrregs.r[hrdatas][14]_i_14/I0}, {slvo[2][hconfig][6][14] syncrregs.r[hrdatas][14]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_14/I2}, {slvo[1][hconfig][6][14] syncrregs.r[hrdatas][14]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_14/I4}, {slvo[0][hconfig][6][14] syncrregs.r[hrdatas][14]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_15 - 
nets: {syncrregs.r[hrdatas][14]_i_15_n_0 syncrregs.r[hrdatas][14]_i_15/O}, {slvo[7][hconfig][6][14] syncrregs.r[hrdatas][14]_i_15/I0}, {slvo[6][hconfig][6][14] syncrregs.r[hrdatas][14]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_15/I2}, {slvo[5][hconfig][6][14] syncrregs.r[hrdatas][14]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_15/I4}, {slvo[4][hconfig][6][14] syncrregs.r[hrdatas][14]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_16 - 
nets: {syncrregs.r[hrdatas][14]_i_16_n_0 syncrregs.r[hrdatas][14]_i_16/O}, {slvo[3][hconfig][7][14] syncrregs.r[hrdatas][14]_i_16/I0}, {slvo[2][hconfig][7][14] syncrregs.r[hrdatas][14]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_16/I2}, {slvo[1][hconfig][7][14] syncrregs.r[hrdatas][14]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_16/I4}, {slvo[0][hconfig][7][14] syncrregs.r[hrdatas][14]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_17 - 
nets: {syncrregs.r[hrdatas][14]_i_17_n_0 syncrregs.r[hrdatas][14]_i_17/O}, {slvo[7][hconfig][7][14] syncrregs.r[hrdatas][14]_i_17/I0}, {slvo[6][hconfig][7][14] syncrregs.r[hrdatas][14]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_17/I2}, {slvo[5][hconfig][7][14] syncrregs.r[hrdatas][14]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_17/I4}, {slvo[4][hconfig][7][14] syncrregs.r[hrdatas][14]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_18 - 
nets: {syncrregs.r[hrdatas][14]_i_18_n_0 syncrregs.r[hrdatas][14]_i_18/O}, {slvo[3][hconfig][4][14] syncrregs.r[hrdatas][14]_i_18/I0}, {slvo[2][hconfig][4][14] syncrregs.r[hrdatas][14]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_18/I2}, {slvo[1][hconfig][4][14] syncrregs.r[hrdatas][14]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_18/I4}, {slvo[0][hconfig][4][14] syncrregs.r[hrdatas][14]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_19 - 
nets: {syncrregs.r[hrdatas][14]_i_19_n_0 syncrregs.r[hrdatas][14]_i_19/O}, {slvo[7][hconfig][4][14] syncrregs.r[hrdatas][14]_i_19/I0}, {slvo[6][hconfig][4][14] syncrregs.r[hrdatas][14]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_19/I2}, {slvo[5][hconfig][4][14] syncrregs.r[hrdatas][14]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_19/I4}, {slvo[4][hconfig][4][14] syncrregs.r[hrdatas][14]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_20 - 
nets: {syncrregs.r[hrdatas][14]_i_20_n_0 syncrregs.r[hrdatas][14]_i_20/O}, {slvo[3][hconfig][5][14] syncrregs.r[hrdatas][14]_i_20/I0}, {slvo[2][hconfig][5][14] syncrregs.r[hrdatas][14]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_20/I2}, {slvo[1][hconfig][5][14] syncrregs.r[hrdatas][14]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_20/I4}, {slvo[0][hconfig][5][14] syncrregs.r[hrdatas][14]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_21 - 
nets: {syncrregs.r[hrdatas][14]_i_21_n_0 syncrregs.r[hrdatas][14]_i_21/O}, {slvo[7][hconfig][5][14] syncrregs.r[hrdatas][14]_i_21/I0}, {slvo[6][hconfig][5][14] syncrregs.r[hrdatas][14]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_21/I2}, {slvo[5][hconfig][5][14] syncrregs.r[hrdatas][14]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_21/I4}, {slvo[4][hconfig][5][14] syncrregs.r[hrdatas][14]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_22 - 
nets: {syncrregs.r[hrdatas][14]_i_22_n_0 syncrregs.r[hrdatas][14]_i_22/O}, {slvo[3][hconfig][2][14] syncrregs.r[hrdatas][14]_i_22/I0}, {slvo[2][hconfig][2][14] syncrregs.r[hrdatas][14]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_22/I2}, {slvo[1][hconfig][2][14] syncrregs.r[hrdatas][14]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_22/I4}, {slvo[0][hconfig][2][14] syncrregs.r[hrdatas][14]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_23 - 
nets: {syncrregs.r[hrdatas][14]_i_23_n_0 syncrregs.r[hrdatas][14]_i_23/O}, {slvo[7][hconfig][2][14] syncrregs.r[hrdatas][14]_i_23/I0}, {slvo[6][hconfig][2][14] syncrregs.r[hrdatas][14]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_23/I2}, {slvo[5][hconfig][2][14] syncrregs.r[hrdatas][14]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_23/I4}, {slvo[4][hconfig][2][14] syncrregs.r[hrdatas][14]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_24 - 
nets: {syncrregs.r[hrdatas][14]_i_24_n_0 syncrregs.r[hrdatas][14]_i_24/O}, {slvo[3][hconfig][3][14] syncrregs.r[hrdatas][14]_i_24/I0}, {slvo[2][hconfig][3][14] syncrregs.r[hrdatas][14]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_24/I2}, {slvo[1][hconfig][3][14] syncrregs.r[hrdatas][14]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_24/I4}, {slvo[0][hconfig][3][14] syncrregs.r[hrdatas][14]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_25 - 
nets: {syncrregs.r[hrdatas][14]_i_25_n_0 syncrregs.r[hrdatas][14]_i_25/O}, {slvo[7][hconfig][3][14] syncrregs.r[hrdatas][14]_i_25/I0}, {slvo[6][hconfig][3][14] syncrregs.r[hrdatas][14]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_25/I2}, {slvo[5][hconfig][3][14] syncrregs.r[hrdatas][14]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_25/I4}, {slvo[4][hconfig][3][14] syncrregs.r[hrdatas][14]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_26 - 
nets: {syncrregs.r[hrdatas][14]_i_26_n_0 syncrregs.r[hrdatas][14]_i_26/O}, {slvo[3][hconfig][0][14] syncrregs.r[hrdatas][14]_i_26/I0}, {slvo[2][hconfig][0][14] syncrregs.r[hrdatas][14]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_26/I2}, {slvo[1][hconfig][0][14] syncrregs.r[hrdatas][14]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_26/I4}, {slvo[0][hconfig][0][14] syncrregs.r[hrdatas][14]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_27 - 
nets: {syncrregs.r[hrdatas][14]_i_27_n_0 syncrregs.r[hrdatas][14]_i_27/O}, {slvo[7][hconfig][0][14] syncrregs.r[hrdatas][14]_i_27/I0}, {slvo[6][hconfig][0][14] syncrregs.r[hrdatas][14]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_27/I2}, {slvo[5][hconfig][0][14] syncrregs.r[hrdatas][14]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_27/I4}, {slvo[4][hconfig][0][14] syncrregs.r[hrdatas][14]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_28 - 
nets: {syncrregs.r[hrdatas][14]_i_28_n_0 syncrregs.r[hrdatas][14]_i_28/O}, {slvo[3][hconfig][1][14] syncrregs.r[hrdatas][14]_i_28/I0}, {slvo[2][hconfig][1][14] syncrregs.r[hrdatas][14]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_28/I2}, {slvo[1][hconfig][1][14] syncrregs.r[hrdatas][14]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_28/I4}, {slvo[0][hconfig][1][14] syncrregs.r[hrdatas][14]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][14]_i_29 - 
nets: {syncrregs.r[hrdatas][14]_i_29_n_0 syncrregs.r[hrdatas][14]_i_29/O}, {slvo[7][hconfig][1][14] syncrregs.r[hrdatas][14]_i_29/I0}, {slvo[6][hconfig][1][14] syncrregs.r[hrdatas][14]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_29/I2}, {slvo[5][hconfig][1][14] syncrregs.r[hrdatas][14]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][14]_i_29/I4}, {slvo[4][hconfig][1][14] syncrregs.r[hrdatas][14]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_1 - 
nets: {slvo[15][hready]__0[15] syncrregs.r[hrdatas][15]_i_1/O}, {syncrregs.r_reg[hrdatas][15]_i_2_n_0 syncrregs.r[hrdatas][15]_i_1/I0}, {syncrregs.r_reg[hrdatas][15]_i_3_n_0 syncrregs.r[hrdatas][15]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][15]_i_1/I2}, {syncrregs.r_reg[hrdatas][15]_i_4_n_0 syncrregs.r[hrdatas][15]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][15]_i_1/I4}, {syncrregs.r_reg[hrdatas][15]_i_5_n_0 syncrregs.r[hrdatas][15]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_14 - 
nets: {syncrregs.r[hrdatas][15]_i_14_n_0 syncrregs.r[hrdatas][15]_i_14/O}, {slvo[3][hconfig][6][15] syncrregs.r[hrdatas][15]_i_14/I0}, {slvo[2][hconfig][6][15] syncrregs.r[hrdatas][15]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_14/I2}, {slvo[1][hconfig][6][15] syncrregs.r[hrdatas][15]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_14/I4}, {slvo[0][hconfig][6][15] syncrregs.r[hrdatas][15]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_15 - 
nets: {syncrregs.r[hrdatas][15]_i_15_n_0 syncrregs.r[hrdatas][15]_i_15/O}, {slvo[7][hconfig][6][15] syncrregs.r[hrdatas][15]_i_15/I0}, {slvo[6][hconfig][6][15] syncrregs.r[hrdatas][15]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_15/I2}, {slvo[5][hconfig][6][15] syncrregs.r[hrdatas][15]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_15/I4}, {slvo[4][hconfig][6][15] syncrregs.r[hrdatas][15]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_16 - 
nets: {syncrregs.r[hrdatas][15]_i_16_n_0 syncrregs.r[hrdatas][15]_i_16/O}, {slvo[3][hconfig][7][15] syncrregs.r[hrdatas][15]_i_16/I0}, {slvo[2][hconfig][7][15] syncrregs.r[hrdatas][15]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_16/I2}, {slvo[1][hconfig][7][15] syncrregs.r[hrdatas][15]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_16/I4}, {slvo[0][hconfig][7][15] syncrregs.r[hrdatas][15]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_17 - 
nets: {syncrregs.r[hrdatas][15]_i_17_n_0 syncrregs.r[hrdatas][15]_i_17/O}, {slvo[7][hconfig][7][15] syncrregs.r[hrdatas][15]_i_17/I0}, {slvo[6][hconfig][7][15] syncrregs.r[hrdatas][15]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_17/I2}, {slvo[5][hconfig][7][15] syncrregs.r[hrdatas][15]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_17/I4}, {slvo[4][hconfig][7][15] syncrregs.r[hrdatas][15]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_18 - 
nets: {syncrregs.r[hrdatas][15]_i_18_n_0 syncrregs.r[hrdatas][15]_i_18/O}, {slvo[3][hconfig][4][15] syncrregs.r[hrdatas][15]_i_18/I0}, {slvo[2][hconfig][4][15] syncrregs.r[hrdatas][15]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_18/I2}, {slvo[1][hconfig][4][15] syncrregs.r[hrdatas][15]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_18/I4}, {slvo[0][hconfig][4][15] syncrregs.r[hrdatas][15]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_19 - 
nets: {syncrregs.r[hrdatas][15]_i_19_n_0 syncrregs.r[hrdatas][15]_i_19/O}, {slvo[7][hconfig][4][15] syncrregs.r[hrdatas][15]_i_19/I0}, {slvo[6][hconfig][4][15] syncrregs.r[hrdatas][15]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_19/I2}, {slvo[5][hconfig][4][15] syncrregs.r[hrdatas][15]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_19/I4}, {slvo[4][hconfig][4][15] syncrregs.r[hrdatas][15]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_20 - 
nets: {syncrregs.r[hrdatas][15]_i_20_n_0 syncrregs.r[hrdatas][15]_i_20/O}, {slvo[3][hconfig][5][15] syncrregs.r[hrdatas][15]_i_20/I0}, {slvo[2][hconfig][5][15] syncrregs.r[hrdatas][15]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_20/I2}, {slvo[1][hconfig][5][15] syncrregs.r[hrdatas][15]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_20/I4}, {slvo[0][hconfig][5][15] syncrregs.r[hrdatas][15]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_21 - 
nets: {syncrregs.r[hrdatas][15]_i_21_n_0 syncrregs.r[hrdatas][15]_i_21/O}, {slvo[7][hconfig][5][15] syncrregs.r[hrdatas][15]_i_21/I0}, {slvo[6][hconfig][5][15] syncrregs.r[hrdatas][15]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_21/I2}, {slvo[5][hconfig][5][15] syncrregs.r[hrdatas][15]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_21/I4}, {slvo[4][hconfig][5][15] syncrregs.r[hrdatas][15]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_22 - 
nets: {syncrregs.r[hrdatas][15]_i_22_n_0 syncrregs.r[hrdatas][15]_i_22/O}, {slvo[3][hconfig][2][15] syncrregs.r[hrdatas][15]_i_22/I0}, {slvo[2][hconfig][2][15] syncrregs.r[hrdatas][15]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_22/I2}, {slvo[1][hconfig][2][15] syncrregs.r[hrdatas][15]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_22/I4}, {slvo[0][hconfig][2][15] syncrregs.r[hrdatas][15]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_23 - 
nets: {syncrregs.r[hrdatas][15]_i_23_n_0 syncrregs.r[hrdatas][15]_i_23/O}, {slvo[7][hconfig][2][15] syncrregs.r[hrdatas][15]_i_23/I0}, {slvo[6][hconfig][2][15] syncrregs.r[hrdatas][15]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_23/I2}, {slvo[5][hconfig][2][15] syncrregs.r[hrdatas][15]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_23/I4}, {slvo[4][hconfig][2][15] syncrregs.r[hrdatas][15]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_24 - 
nets: {syncrregs.r[hrdatas][15]_i_24_n_0 syncrregs.r[hrdatas][15]_i_24/O}, {slvo[3][hconfig][3][15] syncrregs.r[hrdatas][15]_i_24/I0}, {slvo[2][hconfig][3][15] syncrregs.r[hrdatas][15]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_24/I2}, {slvo[1][hconfig][3][15] syncrregs.r[hrdatas][15]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_24/I4}, {slvo[0][hconfig][3][15] syncrregs.r[hrdatas][15]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_25 - 
nets: {syncrregs.r[hrdatas][15]_i_25_n_0 syncrregs.r[hrdatas][15]_i_25/O}, {slvo[7][hconfig][3][15] syncrregs.r[hrdatas][15]_i_25/I0}, {slvo[6][hconfig][3][15] syncrregs.r[hrdatas][15]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_25/I2}, {slvo[5][hconfig][3][15] syncrregs.r[hrdatas][15]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_25/I4}, {slvo[4][hconfig][3][15] syncrregs.r[hrdatas][15]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_26 - 
nets: {syncrregs.r[hrdatas][15]_i_26_n_0 syncrregs.r[hrdatas][15]_i_26/O}, {slvo[3][hconfig][0][15] syncrregs.r[hrdatas][15]_i_26/I0}, {slvo[2][hconfig][0][15] syncrregs.r[hrdatas][15]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_26/I2}, {slvo[1][hconfig][0][15] syncrregs.r[hrdatas][15]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_26/I4}, {slvo[0][hconfig][0][15] syncrregs.r[hrdatas][15]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_27 - 
nets: {syncrregs.r[hrdatas][15]_i_27_n_0 syncrregs.r[hrdatas][15]_i_27/O}, {slvo[7][hconfig][0][15] syncrregs.r[hrdatas][15]_i_27/I0}, {slvo[6][hconfig][0][15] syncrregs.r[hrdatas][15]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_27/I2}, {slvo[5][hconfig][0][15] syncrregs.r[hrdatas][15]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_27/I4}, {slvo[4][hconfig][0][15] syncrregs.r[hrdatas][15]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_28 - 
nets: {syncrregs.r[hrdatas][15]_i_28_n_0 syncrregs.r[hrdatas][15]_i_28/O}, {slvo[3][hconfig][1][15] syncrregs.r[hrdatas][15]_i_28/I0}, {slvo[2][hconfig][1][15] syncrregs.r[hrdatas][15]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_28/I2}, {slvo[1][hconfig][1][15] syncrregs.r[hrdatas][15]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_28/I4}, {slvo[0][hconfig][1][15] syncrregs.r[hrdatas][15]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][15]_i_29 - 
nets: {syncrregs.r[hrdatas][15]_i_29_n_0 syncrregs.r[hrdatas][15]_i_29/O}, {slvo[7][hconfig][1][15] syncrregs.r[hrdatas][15]_i_29/I0}, {slvo[6][hconfig][1][15] syncrregs.r[hrdatas][15]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_29/I2}, {slvo[5][hconfig][1][15] syncrregs.r[hrdatas][15]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][15]_i_29/I4}, {slvo[4][hconfig][1][15] syncrregs.r[hrdatas][15]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_1 - 
nets: {slvo[15][hready]__0[16] syncrregs.r[hrdatas][16]_i_1/O}, {syncrregs.r_reg[hrdatas][16]_i_2_n_0 syncrregs.r[hrdatas][16]_i_1/I0}, {syncrregs.r_reg[hrdatas][16]_i_3_n_0 syncrregs.r[hrdatas][16]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][16]_i_1/I2}, {syncrregs.r_reg[hrdatas][16]_i_4_n_0 syncrregs.r[hrdatas][16]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][16]_i_1/I4}, {syncrregs.r_reg[hrdatas][16]_i_5_n_0 syncrregs.r[hrdatas][16]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_14 - 
nets: {syncrregs.r[hrdatas][16]_i_14_n_0 syncrregs.r[hrdatas][16]_i_14/O}, {slvo[3][hconfig][6][16] syncrregs.r[hrdatas][16]_i_14/I0}, {slvo[2][hconfig][6][16] syncrregs.r[hrdatas][16]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_14/I2}, {slvo[1][hconfig][6][16] syncrregs.r[hrdatas][16]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_14/I4}, {slvo[0][hconfig][6][16] syncrregs.r[hrdatas][16]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_15 - 
nets: {syncrregs.r[hrdatas][16]_i_15_n_0 syncrregs.r[hrdatas][16]_i_15/O}, {slvo[7][hconfig][6][16] syncrregs.r[hrdatas][16]_i_15/I0}, {slvo[6][hconfig][6][16] syncrregs.r[hrdatas][16]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_15/I2}, {slvo[5][hconfig][6][16] syncrregs.r[hrdatas][16]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_15/I4}, {slvo[4][hconfig][6][16] syncrregs.r[hrdatas][16]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_16 - 
nets: {syncrregs.r[hrdatas][16]_i_16_n_0 syncrregs.r[hrdatas][16]_i_16/O}, {slvo[3][hconfig][7][16] syncrregs.r[hrdatas][16]_i_16/I0}, {slvo[2][hconfig][7][16] syncrregs.r[hrdatas][16]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_16/I2}, {slvo[1][hconfig][7][16] syncrregs.r[hrdatas][16]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_16/I4}, {slvo[0][hconfig][7][16] syncrregs.r[hrdatas][16]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_17 - 
nets: {syncrregs.r[hrdatas][16]_i_17_n_0 syncrregs.r[hrdatas][16]_i_17/O}, {slvo[7][hconfig][7][16] syncrregs.r[hrdatas][16]_i_17/I0}, {slvo[6][hconfig][7][16] syncrregs.r[hrdatas][16]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_17/I2}, {slvo[5][hconfig][7][16] syncrregs.r[hrdatas][16]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_17/I4}, {slvo[4][hconfig][7][16] syncrregs.r[hrdatas][16]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_18 - 
nets: {syncrregs.r[hrdatas][16]_i_18_n_0 syncrregs.r[hrdatas][16]_i_18/O}, {slvo[3][hconfig][4][16] syncrregs.r[hrdatas][16]_i_18/I0}, {slvo[2][hconfig][4][16] syncrregs.r[hrdatas][16]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_18/I2}, {slvo[1][hconfig][4][16] syncrregs.r[hrdatas][16]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_18/I4}, {slvo[0][hconfig][4][16] syncrregs.r[hrdatas][16]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_19 - 
nets: {syncrregs.r[hrdatas][16]_i_19_n_0 syncrregs.r[hrdatas][16]_i_19/O}, {slvo[7][hconfig][4][16] syncrregs.r[hrdatas][16]_i_19/I0}, {slvo[6][hconfig][4][16] syncrregs.r[hrdatas][16]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_19/I2}, {slvo[5][hconfig][4][16] syncrregs.r[hrdatas][16]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_19/I4}, {slvo[4][hconfig][4][16] syncrregs.r[hrdatas][16]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_20 - 
nets: {syncrregs.r[hrdatas][16]_i_20_n_0 syncrregs.r[hrdatas][16]_i_20/O}, {slvo[3][hconfig][5][16] syncrregs.r[hrdatas][16]_i_20/I0}, {slvo[2][hconfig][5][16] syncrregs.r[hrdatas][16]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_20/I2}, {slvo[1][hconfig][5][16] syncrregs.r[hrdatas][16]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_20/I4}, {slvo[0][hconfig][5][16] syncrregs.r[hrdatas][16]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_21 - 
nets: {syncrregs.r[hrdatas][16]_i_21_n_0 syncrregs.r[hrdatas][16]_i_21/O}, {slvo[7][hconfig][5][16] syncrregs.r[hrdatas][16]_i_21/I0}, {slvo[6][hconfig][5][16] syncrregs.r[hrdatas][16]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_21/I2}, {slvo[5][hconfig][5][16] syncrregs.r[hrdatas][16]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_21/I4}, {slvo[4][hconfig][5][16] syncrregs.r[hrdatas][16]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_22 - 
nets: {syncrregs.r[hrdatas][16]_i_22_n_0 syncrregs.r[hrdatas][16]_i_22/O}, {slvo[3][hconfig][2][16] syncrregs.r[hrdatas][16]_i_22/I0}, {slvo[2][hconfig][2][16] syncrregs.r[hrdatas][16]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_22/I2}, {slvo[1][hconfig][2][16] syncrregs.r[hrdatas][16]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_22/I4}, {slvo[0][hconfig][2][16] syncrregs.r[hrdatas][16]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_23 - 
nets: {syncrregs.r[hrdatas][16]_i_23_n_0 syncrregs.r[hrdatas][16]_i_23/O}, {slvo[7][hconfig][2][16] syncrregs.r[hrdatas][16]_i_23/I0}, {slvo[6][hconfig][2][16] syncrregs.r[hrdatas][16]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_23/I2}, {slvo[5][hconfig][2][16] syncrregs.r[hrdatas][16]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_23/I4}, {slvo[4][hconfig][2][16] syncrregs.r[hrdatas][16]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_24 - 
nets: {syncrregs.r[hrdatas][16]_i_24_n_0 syncrregs.r[hrdatas][16]_i_24/O}, {slvo[3][hconfig][3][16] syncrregs.r[hrdatas][16]_i_24/I0}, {slvo[2][hconfig][3][16] syncrregs.r[hrdatas][16]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_24/I2}, {slvo[1][hconfig][3][16] syncrregs.r[hrdatas][16]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_24/I4}, {slvo[0][hconfig][3][16] syncrregs.r[hrdatas][16]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_25 - 
nets: {syncrregs.r[hrdatas][16]_i_25_n_0 syncrregs.r[hrdatas][16]_i_25/O}, {slvo[7][hconfig][3][16] syncrregs.r[hrdatas][16]_i_25/I0}, {slvo[6][hconfig][3][16] syncrregs.r[hrdatas][16]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_25/I2}, {slvo[5][hconfig][3][16] syncrregs.r[hrdatas][16]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_25/I4}, {slvo[4][hconfig][3][16] syncrregs.r[hrdatas][16]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_26 - 
nets: {syncrregs.r[hrdatas][16]_i_26_n_0 syncrregs.r[hrdatas][16]_i_26/O}, {slvo[3][hconfig][0][16] syncrregs.r[hrdatas][16]_i_26/I0}, {slvo[2][hconfig][0][16] syncrregs.r[hrdatas][16]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_26/I2}, {slvo[1][hconfig][0][16] syncrregs.r[hrdatas][16]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_26/I4}, {slvo[0][hconfig][0][16] syncrregs.r[hrdatas][16]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_27 - 
nets: {syncrregs.r[hrdatas][16]_i_27_n_0 syncrregs.r[hrdatas][16]_i_27/O}, {slvo[7][hconfig][0][16] syncrregs.r[hrdatas][16]_i_27/I0}, {slvo[6][hconfig][0][16] syncrregs.r[hrdatas][16]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_27/I2}, {slvo[5][hconfig][0][16] syncrregs.r[hrdatas][16]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_27/I4}, {slvo[4][hconfig][0][16] syncrregs.r[hrdatas][16]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_28 - 
nets: {syncrregs.r[hrdatas][16]_i_28_n_0 syncrregs.r[hrdatas][16]_i_28/O}, {slvo[3][hconfig][1][16] syncrregs.r[hrdatas][16]_i_28/I0}, {slvo[2][hconfig][1][16] syncrregs.r[hrdatas][16]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_28/I2}, {slvo[1][hconfig][1][16] syncrregs.r[hrdatas][16]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_28/I4}, {slvo[0][hconfig][1][16] syncrregs.r[hrdatas][16]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][16]_i_29 - 
nets: {syncrregs.r[hrdatas][16]_i_29_n_0 syncrregs.r[hrdatas][16]_i_29/O}, {slvo[7][hconfig][1][16] syncrregs.r[hrdatas][16]_i_29/I0}, {slvo[6][hconfig][1][16] syncrregs.r[hrdatas][16]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_29/I2}, {slvo[5][hconfig][1][16] syncrregs.r[hrdatas][16]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][16]_i_29/I4}, {slvo[4][hconfig][1][16] syncrregs.r[hrdatas][16]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_1 - 
nets: {slvo[15][hready]__0[17] syncrregs.r[hrdatas][17]_i_1/O}, {syncrregs.r_reg[hrdatas][17]_i_2_n_0 syncrregs.r[hrdatas][17]_i_1/I0}, {syncrregs.r_reg[hrdatas][17]_i_3_n_0 syncrregs.r[hrdatas][17]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][17]_i_1/I2}, {syncrregs.r_reg[hrdatas][17]_i_4_n_0 syncrregs.r[hrdatas][17]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][17]_i_1/I4}, {syncrregs.r_reg[hrdatas][17]_i_5_n_0 syncrregs.r[hrdatas][17]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_14 - 
nets: {syncrregs.r[hrdatas][17]_i_14_n_0 syncrregs.r[hrdatas][17]_i_14/O}, {slvo[3][hconfig][6][17] syncrregs.r[hrdatas][17]_i_14/I0}, {slvo[2][hconfig][6][17] syncrregs.r[hrdatas][17]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_14/I2}, {slvo[1][hconfig][6][17] syncrregs.r[hrdatas][17]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_14/I4}, {slvo[0][hconfig][6][17] syncrregs.r[hrdatas][17]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_15 - 
nets: {syncrregs.r[hrdatas][17]_i_15_n_0 syncrregs.r[hrdatas][17]_i_15/O}, {slvo[7][hconfig][6][17] syncrregs.r[hrdatas][17]_i_15/I0}, {slvo[6][hconfig][6][17] syncrregs.r[hrdatas][17]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_15/I2}, {slvo[5][hconfig][6][17] syncrregs.r[hrdatas][17]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_15/I4}, {slvo[4][hconfig][6][17] syncrregs.r[hrdatas][17]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_16 - 
nets: {syncrregs.r[hrdatas][17]_i_16_n_0 syncrregs.r[hrdatas][17]_i_16/O}, {slvo[3][hconfig][7][17] syncrregs.r[hrdatas][17]_i_16/I0}, {slvo[2][hconfig][7][17] syncrregs.r[hrdatas][17]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_16/I2}, {slvo[1][hconfig][7][17] syncrregs.r[hrdatas][17]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_16/I4}, {slvo[0][hconfig][7][17] syncrregs.r[hrdatas][17]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_17 - 
nets: {syncrregs.r[hrdatas][17]_i_17_n_0 syncrregs.r[hrdatas][17]_i_17/O}, {slvo[7][hconfig][7][17] syncrregs.r[hrdatas][17]_i_17/I0}, {slvo[6][hconfig][7][17] syncrregs.r[hrdatas][17]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_17/I2}, {slvo[5][hconfig][7][17] syncrregs.r[hrdatas][17]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_17/I4}, {slvo[4][hconfig][7][17] syncrregs.r[hrdatas][17]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_18 - 
nets: {syncrregs.r[hrdatas][17]_i_18_n_0 syncrregs.r[hrdatas][17]_i_18/O}, {slvo[3][hconfig][4][17] syncrregs.r[hrdatas][17]_i_18/I0}, {slvo[2][hconfig][4][17] syncrregs.r[hrdatas][17]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_18/I2}, {slvo[1][hconfig][4][17] syncrregs.r[hrdatas][17]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_18/I4}, {slvo[0][hconfig][4][17] syncrregs.r[hrdatas][17]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_19 - 
nets: {syncrregs.r[hrdatas][17]_i_19_n_0 syncrregs.r[hrdatas][17]_i_19/O}, {slvo[7][hconfig][4][17] syncrregs.r[hrdatas][17]_i_19/I0}, {slvo[6][hconfig][4][17] syncrregs.r[hrdatas][17]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_19/I2}, {slvo[5][hconfig][4][17] syncrregs.r[hrdatas][17]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_19/I4}, {slvo[4][hconfig][4][17] syncrregs.r[hrdatas][17]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_20 - 
nets: {syncrregs.r[hrdatas][17]_i_20_n_0 syncrregs.r[hrdatas][17]_i_20/O}, {slvo[3][hconfig][5][17] syncrregs.r[hrdatas][17]_i_20/I0}, {slvo[2][hconfig][5][17] syncrregs.r[hrdatas][17]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_20/I2}, {slvo[1][hconfig][5][17] syncrregs.r[hrdatas][17]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_20/I4}, {slvo[0][hconfig][5][17] syncrregs.r[hrdatas][17]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_21 - 
nets: {syncrregs.r[hrdatas][17]_i_21_n_0 syncrregs.r[hrdatas][17]_i_21/O}, {slvo[7][hconfig][5][17] syncrregs.r[hrdatas][17]_i_21/I0}, {slvo[6][hconfig][5][17] syncrregs.r[hrdatas][17]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_21/I2}, {slvo[5][hconfig][5][17] syncrregs.r[hrdatas][17]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_21/I4}, {slvo[4][hconfig][5][17] syncrregs.r[hrdatas][17]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_22 - 
nets: {syncrregs.r[hrdatas][17]_i_22_n_0 syncrregs.r[hrdatas][17]_i_22/O}, {slvo[3][hconfig][2][17] syncrregs.r[hrdatas][17]_i_22/I0}, {slvo[2][hconfig][2][17] syncrregs.r[hrdatas][17]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_22/I2}, {slvo[1][hconfig][2][17] syncrregs.r[hrdatas][17]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_22/I4}, {slvo[0][hconfig][2][17] syncrregs.r[hrdatas][17]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_23 - 
nets: {syncrregs.r[hrdatas][17]_i_23_n_0 syncrregs.r[hrdatas][17]_i_23/O}, {slvo[7][hconfig][2][17] syncrregs.r[hrdatas][17]_i_23/I0}, {slvo[6][hconfig][2][17] syncrregs.r[hrdatas][17]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_23/I2}, {slvo[5][hconfig][2][17] syncrregs.r[hrdatas][17]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_23/I4}, {slvo[4][hconfig][2][17] syncrregs.r[hrdatas][17]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_24 - 
nets: {syncrregs.r[hrdatas][17]_i_24_n_0 syncrregs.r[hrdatas][17]_i_24/O}, {slvo[3][hconfig][3][17] syncrregs.r[hrdatas][17]_i_24/I0}, {slvo[2][hconfig][3][17] syncrregs.r[hrdatas][17]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_24/I2}, {slvo[1][hconfig][3][17] syncrregs.r[hrdatas][17]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_24/I4}, {slvo[0][hconfig][3][17] syncrregs.r[hrdatas][17]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_25 - 
nets: {syncrregs.r[hrdatas][17]_i_25_n_0 syncrregs.r[hrdatas][17]_i_25/O}, {slvo[7][hconfig][3][17] syncrregs.r[hrdatas][17]_i_25/I0}, {slvo[6][hconfig][3][17] syncrregs.r[hrdatas][17]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_25/I2}, {slvo[5][hconfig][3][17] syncrregs.r[hrdatas][17]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_25/I4}, {slvo[4][hconfig][3][17] syncrregs.r[hrdatas][17]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_26 - 
nets: {syncrregs.r[hrdatas][17]_i_26_n_0 syncrregs.r[hrdatas][17]_i_26/O}, {slvo[3][hconfig][0][17] syncrregs.r[hrdatas][17]_i_26/I0}, {slvo[2][hconfig][0][17] syncrregs.r[hrdatas][17]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_26/I2}, {slvo[1][hconfig][0][17] syncrregs.r[hrdatas][17]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_26/I4}, {slvo[0][hconfig][0][17] syncrregs.r[hrdatas][17]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_27 - 
nets: {syncrregs.r[hrdatas][17]_i_27_n_0 syncrregs.r[hrdatas][17]_i_27/O}, {slvo[7][hconfig][0][17] syncrregs.r[hrdatas][17]_i_27/I0}, {slvo[6][hconfig][0][17] syncrregs.r[hrdatas][17]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_27/I2}, {slvo[5][hconfig][0][17] syncrregs.r[hrdatas][17]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_27/I4}, {slvo[4][hconfig][0][17] syncrregs.r[hrdatas][17]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_28 - 
nets: {syncrregs.r[hrdatas][17]_i_28_n_0 syncrregs.r[hrdatas][17]_i_28/O}, {slvo[3][hconfig][1][17] syncrregs.r[hrdatas][17]_i_28/I0}, {slvo[2][hconfig][1][17] syncrregs.r[hrdatas][17]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_28/I2}, {slvo[1][hconfig][1][17] syncrregs.r[hrdatas][17]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_28/I4}, {slvo[0][hconfig][1][17] syncrregs.r[hrdatas][17]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][17]_i_29 - 
nets: {syncrregs.r[hrdatas][17]_i_29_n_0 syncrregs.r[hrdatas][17]_i_29/O}, {slvo[7][hconfig][1][17] syncrregs.r[hrdatas][17]_i_29/I0}, {slvo[6][hconfig][1][17] syncrregs.r[hrdatas][17]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_29/I2}, {slvo[5][hconfig][1][17] syncrregs.r[hrdatas][17]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r[hrdatas][17]_i_29/I4}, {slvo[4][hconfig][1][17] syncrregs.r[hrdatas][17]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_1 - 
nets: {slvo[15][hready]__0[18] syncrregs.r[hrdatas][18]_i_1/O}, {syncrregs.r_reg[hrdatas][18]_i_2_n_0 syncrregs.r[hrdatas][18]_i_1/I0}, {syncrregs.r_reg[hrdatas][18]_i_3_n_0 syncrregs.r[hrdatas][18]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][18]_i_1/I2}, {syncrregs.r_reg[hrdatas][18]_i_4_n_0 syncrregs.r[hrdatas][18]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][18]_i_1/I4}, {syncrregs.r_reg[hrdatas][18]_i_5_n_0 syncrregs.r[hrdatas][18]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_14 - 
nets: {syncrregs.r[hrdatas][18]_i_14_n_0 syncrregs.r[hrdatas][18]_i_14/O}, {slvo[3][hconfig][6][18] syncrregs.r[hrdatas][18]_i_14/I0}, {slvo[2][hconfig][6][18] syncrregs.r[hrdatas][18]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_14/I2}, {slvo[1][hconfig][6][18] syncrregs.r[hrdatas][18]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_14/I4}, {slvo[0][hconfig][6][18] syncrregs.r[hrdatas][18]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_15 - 
nets: {syncrregs.r[hrdatas][18]_i_15_n_0 syncrregs.r[hrdatas][18]_i_15/O}, {slvo[7][hconfig][6][18] syncrregs.r[hrdatas][18]_i_15/I0}, {slvo[6][hconfig][6][18] syncrregs.r[hrdatas][18]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_15/I2}, {slvo[5][hconfig][6][18] syncrregs.r[hrdatas][18]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_15/I4}, {slvo[4][hconfig][6][18] syncrregs.r[hrdatas][18]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_16 - 
nets: {syncrregs.r[hrdatas][18]_i_16_n_0 syncrregs.r[hrdatas][18]_i_16/O}, {slvo[3][hconfig][7][18] syncrregs.r[hrdatas][18]_i_16/I0}, {slvo[2][hconfig][7][18] syncrregs.r[hrdatas][18]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_16/I2}, {slvo[1][hconfig][7][18] syncrregs.r[hrdatas][18]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_16/I4}, {slvo[0][hconfig][7][18] syncrregs.r[hrdatas][18]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_17 - 
nets: {syncrregs.r[hrdatas][18]_i_17_n_0 syncrregs.r[hrdatas][18]_i_17/O}, {slvo[7][hconfig][7][18] syncrregs.r[hrdatas][18]_i_17/I0}, {slvo[6][hconfig][7][18] syncrregs.r[hrdatas][18]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_17/I2}, {slvo[5][hconfig][7][18] syncrregs.r[hrdatas][18]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_17/I4}, {slvo[4][hconfig][7][18] syncrregs.r[hrdatas][18]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_18 - 
nets: {syncrregs.r[hrdatas][18]_i_18_n_0 syncrregs.r[hrdatas][18]_i_18/O}, {slvo[3][hconfig][4][18] syncrregs.r[hrdatas][18]_i_18/I0}, {slvo[2][hconfig][4][18] syncrregs.r[hrdatas][18]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_18/I2}, {slvo[1][hconfig][4][18] syncrregs.r[hrdatas][18]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_18/I4}, {slvo[0][hconfig][4][18] syncrregs.r[hrdatas][18]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_19 - 
nets: {syncrregs.r[hrdatas][18]_i_19_n_0 syncrregs.r[hrdatas][18]_i_19/O}, {slvo[7][hconfig][4][18] syncrregs.r[hrdatas][18]_i_19/I0}, {slvo[6][hconfig][4][18] syncrregs.r[hrdatas][18]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_19/I2}, {slvo[5][hconfig][4][18] syncrregs.r[hrdatas][18]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_19/I4}, {slvo[4][hconfig][4][18] syncrregs.r[hrdatas][18]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_20 - 
nets: {syncrregs.r[hrdatas][18]_i_20_n_0 syncrregs.r[hrdatas][18]_i_20/O}, {slvo[3][hconfig][5][18] syncrregs.r[hrdatas][18]_i_20/I0}, {slvo[2][hconfig][5][18] syncrregs.r[hrdatas][18]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_20/I2}, {slvo[1][hconfig][5][18] syncrregs.r[hrdatas][18]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_20/I4}, {slvo[0][hconfig][5][18] syncrregs.r[hrdatas][18]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_21 - 
nets: {syncrregs.r[hrdatas][18]_i_21_n_0 syncrregs.r[hrdatas][18]_i_21/O}, {slvo[7][hconfig][5][18] syncrregs.r[hrdatas][18]_i_21/I0}, {slvo[6][hconfig][5][18] syncrregs.r[hrdatas][18]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_21/I2}, {slvo[5][hconfig][5][18] syncrregs.r[hrdatas][18]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_21/I4}, {slvo[4][hconfig][5][18] syncrregs.r[hrdatas][18]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_22 - 
nets: {syncrregs.r[hrdatas][18]_i_22_n_0 syncrregs.r[hrdatas][18]_i_22/O}, {slvo[3][hconfig][2][18] syncrregs.r[hrdatas][18]_i_22/I0}, {slvo[2][hconfig][2][18] syncrregs.r[hrdatas][18]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_22/I2}, {slvo[1][hconfig][2][18] syncrregs.r[hrdatas][18]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_22/I4}, {slvo[0][hconfig][2][18] syncrregs.r[hrdatas][18]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_23 - 
nets: {syncrregs.r[hrdatas][18]_i_23_n_0 syncrregs.r[hrdatas][18]_i_23/O}, {slvo[7][hconfig][2][18] syncrregs.r[hrdatas][18]_i_23/I0}, {slvo[6][hconfig][2][18] syncrregs.r[hrdatas][18]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_23/I2}, {slvo[5][hconfig][2][18] syncrregs.r[hrdatas][18]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_23/I4}, {slvo[4][hconfig][2][18] syncrregs.r[hrdatas][18]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_24 - 
nets: {syncrregs.r[hrdatas][18]_i_24_n_0 syncrregs.r[hrdatas][18]_i_24/O}, {slvo[3][hconfig][3][18] syncrregs.r[hrdatas][18]_i_24/I0}, {slvo[2][hconfig][3][18] syncrregs.r[hrdatas][18]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_24/I2}, {slvo[1][hconfig][3][18] syncrregs.r[hrdatas][18]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_24/I4}, {slvo[0][hconfig][3][18] syncrregs.r[hrdatas][18]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_25 - 
nets: {syncrregs.r[hrdatas][18]_i_25_n_0 syncrregs.r[hrdatas][18]_i_25/O}, {slvo[7][hconfig][3][18] syncrregs.r[hrdatas][18]_i_25/I0}, {slvo[6][hconfig][3][18] syncrregs.r[hrdatas][18]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_25/I2}, {slvo[5][hconfig][3][18] syncrregs.r[hrdatas][18]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_25/I4}, {slvo[4][hconfig][3][18] syncrregs.r[hrdatas][18]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_26 - 
nets: {syncrregs.r[hrdatas][18]_i_26_n_0 syncrregs.r[hrdatas][18]_i_26/O}, {slvo[3][hconfig][0][18] syncrregs.r[hrdatas][18]_i_26/I0}, {slvo[2][hconfig][0][18] syncrregs.r[hrdatas][18]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_26/I2}, {slvo[1][hconfig][0][18] syncrregs.r[hrdatas][18]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_26/I4}, {slvo[0][hconfig][0][18] syncrregs.r[hrdatas][18]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_27 - 
nets: {syncrregs.r[hrdatas][18]_i_27_n_0 syncrregs.r[hrdatas][18]_i_27/O}, {slvo[7][hconfig][0][18] syncrregs.r[hrdatas][18]_i_27/I0}, {slvo[6][hconfig][0][18] syncrregs.r[hrdatas][18]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_27/I2}, {slvo[5][hconfig][0][18] syncrregs.r[hrdatas][18]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_27/I4}, {slvo[4][hconfig][0][18] syncrregs.r[hrdatas][18]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_28 - 
nets: {syncrregs.r[hrdatas][18]_i_28_n_0 syncrregs.r[hrdatas][18]_i_28/O}, {slvo[3][hconfig][1][18] syncrregs.r[hrdatas][18]_i_28/I0}, {slvo[2][hconfig][1][18] syncrregs.r[hrdatas][18]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_28/I2}, {slvo[1][hconfig][1][18] syncrregs.r[hrdatas][18]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_28/I4}, {slvo[0][hconfig][1][18] syncrregs.r[hrdatas][18]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][18]_i_29 - 
nets: {syncrregs.r[hrdatas][18]_i_29_n_0 syncrregs.r[hrdatas][18]_i_29/O}, {slvo[7][hconfig][1][18] syncrregs.r[hrdatas][18]_i_29/I0}, {slvo[6][hconfig][1][18] syncrregs.r[hrdatas][18]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_29/I2}, {slvo[5][hconfig][1][18] syncrregs.r[hrdatas][18]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][18]_i_29/I4}, {slvo[4][hconfig][1][18] syncrregs.r[hrdatas][18]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_1 - 
nets: {slvo[15][hready]__0[19] syncrregs.r[hrdatas][19]_i_1/O}, {syncrregs.r_reg[hrdatas][19]_i_2_n_0 syncrregs.r[hrdatas][19]_i_1/I0}, {syncrregs.r_reg[hrdatas][19]_i_3_n_0 syncrregs.r[hrdatas][19]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][19]_i_1/I2}, {syncrregs.r_reg[hrdatas][19]_i_4_n_0 syncrregs.r[hrdatas][19]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][19]_i_1/I4}, {syncrregs.r_reg[hrdatas][19]_i_5_n_0 syncrregs.r[hrdatas][19]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_14 - 
nets: {syncrregs.r[hrdatas][19]_i_14_n_0 syncrregs.r[hrdatas][19]_i_14/O}, {slvo[3][hconfig][6][19] syncrregs.r[hrdatas][19]_i_14/I0}, {slvo[2][hconfig][6][19] syncrregs.r[hrdatas][19]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_14/I2}, {slvo[1][hconfig][6][19] syncrregs.r[hrdatas][19]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_14/I4}, {slvo[0][hconfig][6][19] syncrregs.r[hrdatas][19]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_15 - 
nets: {syncrregs.r[hrdatas][19]_i_15_n_0 syncrregs.r[hrdatas][19]_i_15/O}, {slvo[7][hconfig][6][19] syncrregs.r[hrdatas][19]_i_15/I0}, {slvo[6][hconfig][6][19] syncrregs.r[hrdatas][19]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_15/I2}, {slvo[5][hconfig][6][19] syncrregs.r[hrdatas][19]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_15/I4}, {slvo[4][hconfig][6][19] syncrregs.r[hrdatas][19]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_16 - 
nets: {syncrregs.r[hrdatas][19]_i_16_n_0 syncrregs.r[hrdatas][19]_i_16/O}, {slvo[3][hconfig][7][19] syncrregs.r[hrdatas][19]_i_16/I0}, {slvo[2][hconfig][7][19] syncrregs.r[hrdatas][19]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_16/I2}, {slvo[1][hconfig][7][19] syncrregs.r[hrdatas][19]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_16/I4}, {slvo[0][hconfig][7][19] syncrregs.r[hrdatas][19]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_17 - 
nets: {syncrregs.r[hrdatas][19]_i_17_n_0 syncrregs.r[hrdatas][19]_i_17/O}, {slvo[7][hconfig][7][19] syncrregs.r[hrdatas][19]_i_17/I0}, {slvo[6][hconfig][7][19] syncrregs.r[hrdatas][19]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_17/I2}, {slvo[5][hconfig][7][19] syncrregs.r[hrdatas][19]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_17/I4}, {slvo[4][hconfig][7][19] syncrregs.r[hrdatas][19]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_18 - 
nets: {syncrregs.r[hrdatas][19]_i_18_n_0 syncrregs.r[hrdatas][19]_i_18/O}, {slvo[3][hconfig][4][19] syncrregs.r[hrdatas][19]_i_18/I0}, {slvo[2][hconfig][4][19] syncrregs.r[hrdatas][19]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_18/I2}, {slvo[1][hconfig][4][19] syncrregs.r[hrdatas][19]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_18/I4}, {slvo[0][hconfig][4][19] syncrregs.r[hrdatas][19]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_19 - 
nets: {syncrregs.r[hrdatas][19]_i_19_n_0 syncrregs.r[hrdatas][19]_i_19/O}, {slvo[7][hconfig][4][19] syncrregs.r[hrdatas][19]_i_19/I0}, {slvo[6][hconfig][4][19] syncrregs.r[hrdatas][19]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_19/I2}, {slvo[5][hconfig][4][19] syncrregs.r[hrdatas][19]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_19/I4}, {slvo[4][hconfig][4][19] syncrregs.r[hrdatas][19]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_20 - 
nets: {syncrregs.r[hrdatas][19]_i_20_n_0 syncrregs.r[hrdatas][19]_i_20/O}, {slvo[3][hconfig][5][19] syncrregs.r[hrdatas][19]_i_20/I0}, {slvo[2][hconfig][5][19] syncrregs.r[hrdatas][19]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_20/I2}, {slvo[1][hconfig][5][19] syncrregs.r[hrdatas][19]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_20/I4}, {slvo[0][hconfig][5][19] syncrregs.r[hrdatas][19]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_21 - 
nets: {syncrregs.r[hrdatas][19]_i_21_n_0 syncrregs.r[hrdatas][19]_i_21/O}, {slvo[7][hconfig][5][19] syncrregs.r[hrdatas][19]_i_21/I0}, {slvo[6][hconfig][5][19] syncrregs.r[hrdatas][19]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_21/I2}, {slvo[5][hconfig][5][19] syncrregs.r[hrdatas][19]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_21/I4}, {slvo[4][hconfig][5][19] syncrregs.r[hrdatas][19]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_22 - 
nets: {syncrregs.r[hrdatas][19]_i_22_n_0 syncrregs.r[hrdatas][19]_i_22/O}, {slvo[3][hconfig][2][19] syncrregs.r[hrdatas][19]_i_22/I0}, {slvo[2][hconfig][2][19] syncrregs.r[hrdatas][19]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_22/I2}, {slvo[1][hconfig][2][19] syncrregs.r[hrdatas][19]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_22/I4}, {slvo[0][hconfig][2][19] syncrregs.r[hrdatas][19]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_23 - 
nets: {syncrregs.r[hrdatas][19]_i_23_n_0 syncrregs.r[hrdatas][19]_i_23/O}, {slvo[7][hconfig][2][19] syncrregs.r[hrdatas][19]_i_23/I0}, {slvo[6][hconfig][2][19] syncrregs.r[hrdatas][19]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_23/I2}, {slvo[5][hconfig][2][19] syncrregs.r[hrdatas][19]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_23/I4}, {slvo[4][hconfig][2][19] syncrregs.r[hrdatas][19]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_24 - 
nets: {syncrregs.r[hrdatas][19]_i_24_n_0 syncrregs.r[hrdatas][19]_i_24/O}, {slvo[3][hconfig][3][19] syncrregs.r[hrdatas][19]_i_24/I0}, {slvo[2][hconfig][3][19] syncrregs.r[hrdatas][19]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_24/I2}, {slvo[1][hconfig][3][19] syncrregs.r[hrdatas][19]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_24/I4}, {slvo[0][hconfig][3][19] syncrregs.r[hrdatas][19]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_25 - 
nets: {syncrregs.r[hrdatas][19]_i_25_n_0 syncrregs.r[hrdatas][19]_i_25/O}, {slvo[7][hconfig][3][19] syncrregs.r[hrdatas][19]_i_25/I0}, {slvo[6][hconfig][3][19] syncrregs.r[hrdatas][19]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_25/I2}, {slvo[5][hconfig][3][19] syncrregs.r[hrdatas][19]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_25/I4}, {slvo[4][hconfig][3][19] syncrregs.r[hrdatas][19]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_26 - 
nets: {syncrregs.r[hrdatas][19]_i_26_n_0 syncrregs.r[hrdatas][19]_i_26/O}, {slvo[3][hconfig][0][19] syncrregs.r[hrdatas][19]_i_26/I0}, {slvo[2][hconfig][0][19] syncrregs.r[hrdatas][19]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_26/I2}, {slvo[1][hconfig][0][19] syncrregs.r[hrdatas][19]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_26/I4}, {slvo[0][hconfig][0][19] syncrregs.r[hrdatas][19]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_27 - 
nets: {syncrregs.r[hrdatas][19]_i_27_n_0 syncrregs.r[hrdatas][19]_i_27/O}, {slvo[7][hconfig][0][19] syncrregs.r[hrdatas][19]_i_27/I0}, {slvo[6][hconfig][0][19] syncrregs.r[hrdatas][19]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_27/I2}, {slvo[5][hconfig][0][19] syncrregs.r[hrdatas][19]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_27/I4}, {slvo[4][hconfig][0][19] syncrregs.r[hrdatas][19]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_28 - 
nets: {syncrregs.r[hrdatas][19]_i_28_n_0 syncrregs.r[hrdatas][19]_i_28/O}, {slvo[3][hconfig][1][19] syncrregs.r[hrdatas][19]_i_28/I0}, {slvo[2][hconfig][1][19] syncrregs.r[hrdatas][19]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_28/I2}, {slvo[1][hconfig][1][19] syncrregs.r[hrdatas][19]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_28/I4}, {slvo[0][hconfig][1][19] syncrregs.r[hrdatas][19]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][19]_i_29 - 
nets: {syncrregs.r[hrdatas][19]_i_29_n_0 syncrregs.r[hrdatas][19]_i_29/O}, {slvo[7][hconfig][1][19] syncrregs.r[hrdatas][19]_i_29/I0}, {slvo[6][hconfig][1][19] syncrregs.r[hrdatas][19]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_29/I2}, {slvo[5][hconfig][1][19] syncrregs.r[hrdatas][19]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][19]_i_29/I4}, {slvo[4][hconfig][1][19] syncrregs.r[hrdatas][19]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_1 - 
nets: {syncrregs.r[hrdatas][1]_i_1_n_0 syncrregs.r[hrdatas][1]_i_1/O}, {syncrregs.r[hrdatas][1]_i_2_n_0 syncrregs.r[hrdatas][1]_i_1/I0}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][1]_i_1/I1}, {syncrregs.r_reg[hrdatas][1]_i_3_n_0 syncrregs.r[hrdatas][1]_i_1/I2}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][1]_i_1/I3}, {syncrregs.r_reg[hrdatas][1]_i_4_n_0 syncrregs.r[hrdatas][1]_i_1/I4}, {p_179_out syncrregs.r[hrdatas][1]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hEEE222E200000000, 
LOC: SLICE_X74Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_13 - 
nets: {syncrregs.r[hrdatas][1]_i_13_n_0 syncrregs.r[hrdatas][1]_i_13/O}, {slvo[3][hconfig][3][1] syncrregs.r[hrdatas][1]_i_13/I0}, {slvo[2][hconfig][3][1] syncrregs.r[hrdatas][1]_i_13/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_13/I2}, {slvo[1][hconfig][3][1] syncrregs.r[hrdatas][1]_i_13/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_13/I4}, {slvo[0][hconfig][3][1] syncrregs.r[hrdatas][1]_i_13/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_14 - 
nets: {syncrregs.r[hrdatas][1]_i_14_n_0 syncrregs.r[hrdatas][1]_i_14/O}, {slvo[7][hconfig][3][1] syncrregs.r[hrdatas][1]_i_14/I0}, {slvo[6][hconfig][3][1] syncrregs.r[hrdatas][1]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_14/I2}, {slvo[5][hconfig][3][1] syncrregs.r[hrdatas][1]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_14/I4}, {slvo[4][hconfig][3][1] syncrregs.r[hrdatas][1]_i_14/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_15 - 
nets: {syncrregs.r[hrdatas][1]_i_15_n_0 syncrregs.r[hrdatas][1]_i_15/O}, {slvo[3][hconfig][2][1] syncrregs.r[hrdatas][1]_i_15/I0}, {slvo[2][hconfig][2][1] syncrregs.r[hrdatas][1]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_15/I2}, {slvo[1][hconfig][2][1] syncrregs.r[hrdatas][1]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_15/I4}, {slvo[0][hconfig][2][1] syncrregs.r[hrdatas][1]_i_15/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_16 - 
nets: {syncrregs.r[hrdatas][1]_i_16_n_0 syncrregs.r[hrdatas][1]_i_16/O}, {slvo[7][hconfig][2][1] syncrregs.r[hrdatas][1]_i_16/I0}, {slvo[6][hconfig][2][1] syncrregs.r[hrdatas][1]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_16/I2}, {slvo[5][hconfig][2][1] syncrregs.r[hrdatas][1]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_16/I4}, {slvo[4][hconfig][2][1] syncrregs.r[hrdatas][1]_i_16/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_17 - 
nets: {syncrregs.r[hrdatas][1]_i_17_n_0 syncrregs.r[hrdatas][1]_i_17/O}, {slvo[3][hconfig][1][1] syncrregs.r[hrdatas][1]_i_17/I0}, {slvo[2][hconfig][1][1] syncrregs.r[hrdatas][1]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_17/I2}, {slvo[1][hconfig][1][1] syncrregs.r[hrdatas][1]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_17/I4}, {slvo[0][hconfig][1][1] syncrregs.r[hrdatas][1]_i_17/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_18 - 
nets: {syncrregs.r[hrdatas][1]_i_18_n_0 syncrregs.r[hrdatas][1]_i_18/O}, {slvo[7][hconfig][1][1] syncrregs.r[hrdatas][1]_i_18/I0}, {slvo[6][hconfig][1][1] syncrregs.r[hrdatas][1]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_18/I2}, {slvo[5][hconfig][1][1] syncrregs.r[hrdatas][1]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_18/I4}, {slvo[4][hconfig][1][1] syncrregs.r[hrdatas][1]_i_18/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_19 - 
nets: {syncrregs.r[hrdatas][1]_i_19_n_0 syncrregs.r[hrdatas][1]_i_19/O}, {slvo[3][hconfig][0][1] syncrregs.r[hrdatas][1]_i_19/I0}, {slvo[2][hconfig][0][1] syncrregs.r[hrdatas][1]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_19/I2}, {slvo[1][hconfig][0][1] syncrregs.r[hrdatas][1]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_19/I4}, {slvo[0][hconfig][0][1] syncrregs.r[hrdatas][1]_i_19/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_2 - 
nets: {syncrregs.r[hrdatas][1]_i_2_n_0 syncrregs.r[hrdatas][1]_i_2/O}, {syncrregs.r_reg[hrdatas][1]_i_5_n_0 syncrregs.r[hrdatas][1]_i_2/I0}, {syncrregs.r_reg[hrdatas][1]_i_6_n_0 syncrregs.r[hrdatas][1]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][1]_i_2/I2}, {syncrregs.r_reg[hrdatas][1]_i_7_n_0 syncrregs.r[hrdatas][1]_i_2/I3}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r[hrdatas][1]_i_2/I4}, {syncrregs.r_reg[hrdatas][1]_i_8_n_0 syncrregs.r[hrdatas][1]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_20 - 
nets: {syncrregs.r[hrdatas][1]_i_20_n_0 syncrregs.r[hrdatas][1]_i_20/O}, {slvo[7][hconfig][0][1] syncrregs.r[hrdatas][1]_i_20/I0}, {slvo[6][hconfig][0][1] syncrregs.r[hrdatas][1]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_20/I2}, {slvo[5][hconfig][0][1] syncrregs.r[hrdatas][1]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_20/I4}, {slvo[4][hconfig][0][1] syncrregs.r[hrdatas][1]_i_20/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_21 - 
nets: {syncrregs.r[hrdatas][1]_i_21_n_0 syncrregs.r[hrdatas][1]_i_21/O}, {slvo[3][hconfig][4][1] syncrregs.r[hrdatas][1]_i_21/I0}, {slvo[2][hconfig][4][1] syncrregs.r[hrdatas][1]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_21/I2}, {slvo[1][hconfig][4][1] syncrregs.r[hrdatas][1]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_21/I4}, {slvo[0][hconfig][4][1] syncrregs.r[hrdatas][1]_i_21/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_22 - 
nets: {syncrregs.r[hrdatas][1]_i_22_n_0 syncrregs.r[hrdatas][1]_i_22/O}, {slvo[7][hconfig][4][1] syncrregs.r[hrdatas][1]_i_22/I0}, {slvo[6][hconfig][4][1] syncrregs.r[hrdatas][1]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_22/I2}, {slvo[5][hconfig][4][1] syncrregs.r[hrdatas][1]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_22/I4}, {slvo[4][hconfig][4][1] syncrregs.r[hrdatas][1]_i_22/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_23 - 
nets: {syncrregs.r[hrdatas][1]_i_23_n_0 syncrregs.r[hrdatas][1]_i_23/O}, {slvo[3][hconfig][5][1] syncrregs.r[hrdatas][1]_i_23/I0}, {slvo[2][hconfig][5][1] syncrregs.r[hrdatas][1]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_23/I2}, {slvo[1][hconfig][5][1] syncrregs.r[hrdatas][1]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_23/I4}, {slvo[0][hconfig][5][1] syncrregs.r[hrdatas][1]_i_23/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_24 - 
nets: {syncrregs.r[hrdatas][1]_i_24_n_0 syncrregs.r[hrdatas][1]_i_24/O}, {slvo[7][hconfig][5][1] syncrregs.r[hrdatas][1]_i_24/I0}, {slvo[6][hconfig][5][1] syncrregs.r[hrdatas][1]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_24/I2}, {slvo[5][hconfig][5][1] syncrregs.r[hrdatas][1]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_24/I4}, {slvo[4][hconfig][5][1] syncrregs.r[hrdatas][1]_i_24/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_25 - 
nets: {syncrregs.r[hrdatas][1]_i_25_n_0 syncrregs.r[hrdatas][1]_i_25/O}, {slvo[3][hconfig][6][1] syncrregs.r[hrdatas][1]_i_25/I0}, {slvo[2][hconfig][6][1] syncrregs.r[hrdatas][1]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_25/I2}, {slvo[1][hconfig][6][1] syncrregs.r[hrdatas][1]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_25/I4}, {slvo[0][hconfig][6][1] syncrregs.r[hrdatas][1]_i_25/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_26 - 
nets: {syncrregs.r[hrdatas][1]_i_26_n_0 syncrregs.r[hrdatas][1]_i_26/O}, {slvo[7][hconfig][6][1] syncrregs.r[hrdatas][1]_i_26/I0}, {slvo[6][hconfig][6][1] syncrregs.r[hrdatas][1]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_26/I2}, {slvo[5][hconfig][6][1] syncrregs.r[hrdatas][1]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_26/I4}, {slvo[4][hconfig][6][1] syncrregs.r[hrdatas][1]_i_26/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_27 - 
nets: {syncrregs.r[hrdatas][1]_i_27_n_0 syncrregs.r[hrdatas][1]_i_27/O}, {slvo[3][hconfig][7][1] syncrregs.r[hrdatas][1]_i_27/I0}, {slvo[2][hconfig][7][1] syncrregs.r[hrdatas][1]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_27/I2}, {slvo[1][hconfig][7][1] syncrregs.r[hrdatas][1]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_27/I4}, {slvo[0][hconfig][7][1] syncrregs.r[hrdatas][1]_i_27/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][1]_i_28 - 
nets: {syncrregs.r[hrdatas][1]_i_28_n_0 syncrregs.r[hrdatas][1]_i_28/O}, {slvo[7][hconfig][7][1] syncrregs.r[hrdatas][1]_i_28/I0}, {slvo[6][hconfig][7][1] syncrregs.r[hrdatas][1]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][1]_i_28/I2}, {slvo[5][hconfig][7][1] syncrregs.r[hrdatas][1]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][1]_i_28/I4}, {slvo[4][hconfig][7][1] syncrregs.r[hrdatas][1]_i_28/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_1 - 
nets: {slvo[15][hready]__0[20] syncrregs.r[hrdatas][20]_i_1/O}, {syncrregs.r_reg[hrdatas][20]_i_2_n_0 syncrregs.r[hrdatas][20]_i_1/I0}, {syncrregs.r_reg[hrdatas][20]_i_3_n_0 syncrregs.r[hrdatas][20]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][20]_i_1/I2}, {syncrregs.r_reg[hrdatas][20]_i_4_n_0 syncrregs.r[hrdatas][20]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][20]_i_1/I4}, {syncrregs.r_reg[hrdatas][20]_i_5_n_0 syncrregs.r[hrdatas][20]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_14 - 
nets: {syncrregs.r[hrdatas][20]_i_14_n_0 syncrregs.r[hrdatas][20]_i_14/O}, {slvo[3][hconfig][6][20] syncrregs.r[hrdatas][20]_i_14/I0}, {slvo[2][hconfig][6][20] syncrregs.r[hrdatas][20]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_14/I2}, {slvo[1][hconfig][6][20] syncrregs.r[hrdatas][20]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_14/I4}, {slvo[0][hconfig][6][20] syncrregs.r[hrdatas][20]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_15 - 
nets: {syncrregs.r[hrdatas][20]_i_15_n_0 syncrregs.r[hrdatas][20]_i_15/O}, {slvo[7][hconfig][6][20] syncrregs.r[hrdatas][20]_i_15/I0}, {slvo[6][hconfig][6][20] syncrregs.r[hrdatas][20]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_15/I2}, {slvo[5][hconfig][6][20] syncrregs.r[hrdatas][20]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_15/I4}, {slvo[4][hconfig][6][20] syncrregs.r[hrdatas][20]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_16 - 
nets: {syncrregs.r[hrdatas][20]_i_16_n_0 syncrregs.r[hrdatas][20]_i_16/O}, {slvo[3][hconfig][7][20] syncrregs.r[hrdatas][20]_i_16/I0}, {slvo[2][hconfig][7][20] syncrregs.r[hrdatas][20]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_16/I2}, {slvo[1][hconfig][7][20] syncrregs.r[hrdatas][20]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_16/I4}, {slvo[0][hconfig][7][20] syncrregs.r[hrdatas][20]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_17 - 
nets: {syncrregs.r[hrdatas][20]_i_17_n_0 syncrregs.r[hrdatas][20]_i_17/O}, {slvo[7][hconfig][7][20] syncrregs.r[hrdatas][20]_i_17/I0}, {slvo[6][hconfig][7][20] syncrregs.r[hrdatas][20]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_17/I2}, {slvo[5][hconfig][7][20] syncrregs.r[hrdatas][20]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_17/I4}, {slvo[4][hconfig][7][20] syncrregs.r[hrdatas][20]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_18 - 
nets: {syncrregs.r[hrdatas][20]_i_18_n_0 syncrregs.r[hrdatas][20]_i_18/O}, {slvo[3][hconfig][4][20] syncrregs.r[hrdatas][20]_i_18/I0}, {slvo[2][hconfig][4][20] syncrregs.r[hrdatas][20]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_18/I2}, {slvo[1][hconfig][4][20] syncrregs.r[hrdatas][20]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_18/I4}, {slvo[0][hconfig][4][20] syncrregs.r[hrdatas][20]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_19 - 
nets: {syncrregs.r[hrdatas][20]_i_19_n_0 syncrregs.r[hrdatas][20]_i_19/O}, {slvo[7][hconfig][4][20] syncrregs.r[hrdatas][20]_i_19/I0}, {slvo[6][hconfig][4][20] syncrregs.r[hrdatas][20]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_19/I2}, {slvo[5][hconfig][4][20] syncrregs.r[hrdatas][20]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_19/I4}, {slvo[4][hconfig][4][20] syncrregs.r[hrdatas][20]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_20 - 
nets: {syncrregs.r[hrdatas][20]_i_20_n_0 syncrregs.r[hrdatas][20]_i_20/O}, {slvo[3][hconfig][5][20] syncrregs.r[hrdatas][20]_i_20/I0}, {slvo[2][hconfig][5][20] syncrregs.r[hrdatas][20]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_20/I2}, {slvo[1][hconfig][5][20] syncrregs.r[hrdatas][20]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_20/I4}, {slvo[0][hconfig][5][20] syncrregs.r[hrdatas][20]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_21 - 
nets: {syncrregs.r[hrdatas][20]_i_21_n_0 syncrregs.r[hrdatas][20]_i_21/O}, {slvo[7][hconfig][5][20] syncrregs.r[hrdatas][20]_i_21/I0}, {slvo[6][hconfig][5][20] syncrregs.r[hrdatas][20]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_21/I2}, {slvo[5][hconfig][5][20] syncrregs.r[hrdatas][20]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_21/I4}, {slvo[4][hconfig][5][20] syncrregs.r[hrdatas][20]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_22 - 
nets: {syncrregs.r[hrdatas][20]_i_22_n_0 syncrregs.r[hrdatas][20]_i_22/O}, {slvo[3][hconfig][2][20] syncrregs.r[hrdatas][20]_i_22/I0}, {slvo[2][hconfig][2][20] syncrregs.r[hrdatas][20]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_22/I2}, {slvo[1][hconfig][2][20] syncrregs.r[hrdatas][20]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_22/I4}, {slvo[0][hconfig][2][20] syncrregs.r[hrdatas][20]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_23 - 
nets: {syncrregs.r[hrdatas][20]_i_23_n_0 syncrregs.r[hrdatas][20]_i_23/O}, {slvo[7][hconfig][2][20] syncrregs.r[hrdatas][20]_i_23/I0}, {slvo[6][hconfig][2][20] syncrregs.r[hrdatas][20]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_23/I2}, {slvo[5][hconfig][2][20] syncrregs.r[hrdatas][20]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_23/I4}, {slvo[4][hconfig][2][20] syncrregs.r[hrdatas][20]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_24 - 
nets: {syncrregs.r[hrdatas][20]_i_24_n_0 syncrregs.r[hrdatas][20]_i_24/O}, {slvo[3][hconfig][3][20] syncrregs.r[hrdatas][20]_i_24/I0}, {slvo[2][hconfig][3][20] syncrregs.r[hrdatas][20]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_24/I2}, {slvo[1][hconfig][3][20] syncrregs.r[hrdatas][20]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_24/I4}, {slvo[0][hconfig][3][20] syncrregs.r[hrdatas][20]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_25 - 
nets: {syncrregs.r[hrdatas][20]_i_25_n_0 syncrregs.r[hrdatas][20]_i_25/O}, {slvo[7][hconfig][3][20] syncrregs.r[hrdatas][20]_i_25/I0}, {slvo[6][hconfig][3][20] syncrregs.r[hrdatas][20]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_25/I2}, {slvo[5][hconfig][3][20] syncrregs.r[hrdatas][20]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_25/I4}, {slvo[4][hconfig][3][20] syncrregs.r[hrdatas][20]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_26 - 
nets: {syncrregs.r[hrdatas][20]_i_26_n_0 syncrregs.r[hrdatas][20]_i_26/O}, {slvo[3][hconfig][0][20] syncrregs.r[hrdatas][20]_i_26/I0}, {slvo[2][hconfig][0][20] syncrregs.r[hrdatas][20]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_26/I2}, {slvo[1][hconfig][0][20] syncrregs.r[hrdatas][20]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_26/I4}, {slvo[0][hconfig][0][20] syncrregs.r[hrdatas][20]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_27 - 
nets: {syncrregs.r[hrdatas][20]_i_27_n_0 syncrregs.r[hrdatas][20]_i_27/O}, {slvo[7][hconfig][0][20] syncrregs.r[hrdatas][20]_i_27/I0}, {slvo[6][hconfig][0][20] syncrregs.r[hrdatas][20]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_27/I2}, {slvo[5][hconfig][0][20] syncrregs.r[hrdatas][20]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_27/I4}, {slvo[4][hconfig][0][20] syncrregs.r[hrdatas][20]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_28 - 
nets: {syncrregs.r[hrdatas][20]_i_28_n_0 syncrregs.r[hrdatas][20]_i_28/O}, {slvo[3][hconfig][1][20] syncrregs.r[hrdatas][20]_i_28/I0}, {slvo[2][hconfig][1][20] syncrregs.r[hrdatas][20]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_28/I2}, {slvo[1][hconfig][1][20] syncrregs.r[hrdatas][20]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_28/I4}, {slvo[0][hconfig][1][20] syncrregs.r[hrdatas][20]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][20]_i_29 - 
nets: {syncrregs.r[hrdatas][20]_i_29_n_0 syncrregs.r[hrdatas][20]_i_29/O}, {slvo[7][hconfig][1][20] syncrregs.r[hrdatas][20]_i_29/I0}, {slvo[6][hconfig][1][20] syncrregs.r[hrdatas][20]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_29/I2}, {slvo[5][hconfig][1][20] syncrregs.r[hrdatas][20]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][20]_i_29/I4}, {slvo[4][hconfig][1][20] syncrregs.r[hrdatas][20]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_1 - 
nets: {slvo[15][hready]__0[21] syncrregs.r[hrdatas][21]_i_1/O}, {syncrregs.r_reg[hrdatas][21]_i_2_n_0 syncrregs.r[hrdatas][21]_i_1/I0}, {syncrregs.r_reg[hrdatas][21]_i_3_n_0 syncrregs.r[hrdatas][21]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][21]_i_1/I2}, {syncrregs.r_reg[hrdatas][21]_i_4_n_0 syncrregs.r[hrdatas][21]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][21]_i_1/I4}, {syncrregs.r_reg[hrdatas][21]_i_5_n_0 syncrregs.r[hrdatas][21]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_14 - 
nets: {syncrregs.r[hrdatas][21]_i_14_n_0 syncrregs.r[hrdatas][21]_i_14/O}, {slvo[3][hconfig][6][21] syncrregs.r[hrdatas][21]_i_14/I0}, {slvo[2][hconfig][6][21] syncrregs.r[hrdatas][21]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_14/I2}, {slvo[1][hconfig][6][21] syncrregs.r[hrdatas][21]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_14/I4}, {slvo[0][hconfig][6][21] syncrregs.r[hrdatas][21]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_15 - 
nets: {syncrregs.r[hrdatas][21]_i_15_n_0 syncrregs.r[hrdatas][21]_i_15/O}, {slvo[7][hconfig][6][21] syncrregs.r[hrdatas][21]_i_15/I0}, {slvo[6][hconfig][6][21] syncrregs.r[hrdatas][21]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_15/I2}, {slvo[5][hconfig][6][21] syncrregs.r[hrdatas][21]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_15/I4}, {slvo[4][hconfig][6][21] syncrregs.r[hrdatas][21]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_16 - 
nets: {syncrregs.r[hrdatas][21]_i_16_n_0 syncrregs.r[hrdatas][21]_i_16/O}, {slvo[3][hconfig][7][21] syncrregs.r[hrdatas][21]_i_16/I0}, {slvo[2][hconfig][7][21] syncrregs.r[hrdatas][21]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_16/I2}, {slvo[1][hconfig][7][21] syncrregs.r[hrdatas][21]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_16/I4}, {slvo[0][hconfig][7][21] syncrregs.r[hrdatas][21]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_17 - 
nets: {syncrregs.r[hrdatas][21]_i_17_n_0 syncrregs.r[hrdatas][21]_i_17/O}, {slvo[7][hconfig][7][21] syncrregs.r[hrdatas][21]_i_17/I0}, {slvo[6][hconfig][7][21] syncrregs.r[hrdatas][21]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_17/I2}, {slvo[5][hconfig][7][21] syncrregs.r[hrdatas][21]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_17/I4}, {slvo[4][hconfig][7][21] syncrregs.r[hrdatas][21]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_18 - 
nets: {syncrregs.r[hrdatas][21]_i_18_n_0 syncrregs.r[hrdatas][21]_i_18/O}, {slvo[3][hconfig][4][21] syncrregs.r[hrdatas][21]_i_18/I0}, {slvo[2][hconfig][4][21] syncrregs.r[hrdatas][21]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_18/I2}, {slvo[1][hconfig][4][21] syncrregs.r[hrdatas][21]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_18/I4}, {slvo[0][hconfig][4][21] syncrregs.r[hrdatas][21]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_19 - 
nets: {syncrregs.r[hrdatas][21]_i_19_n_0 syncrregs.r[hrdatas][21]_i_19/O}, {slvo[7][hconfig][4][21] syncrregs.r[hrdatas][21]_i_19/I0}, {slvo[6][hconfig][4][21] syncrregs.r[hrdatas][21]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_19/I2}, {slvo[5][hconfig][4][21] syncrregs.r[hrdatas][21]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_19/I4}, {slvo[4][hconfig][4][21] syncrregs.r[hrdatas][21]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_20 - 
nets: {syncrregs.r[hrdatas][21]_i_20_n_0 syncrregs.r[hrdatas][21]_i_20/O}, {slvo[3][hconfig][5][21] syncrregs.r[hrdatas][21]_i_20/I0}, {slvo[2][hconfig][5][21] syncrregs.r[hrdatas][21]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_20/I2}, {slvo[1][hconfig][5][21] syncrregs.r[hrdatas][21]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_20/I4}, {slvo[0][hconfig][5][21] syncrregs.r[hrdatas][21]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_21 - 
nets: {syncrregs.r[hrdatas][21]_i_21_n_0 syncrregs.r[hrdatas][21]_i_21/O}, {slvo[7][hconfig][5][21] syncrregs.r[hrdatas][21]_i_21/I0}, {slvo[6][hconfig][5][21] syncrregs.r[hrdatas][21]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_21/I2}, {slvo[5][hconfig][5][21] syncrregs.r[hrdatas][21]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_21/I4}, {slvo[4][hconfig][5][21] syncrregs.r[hrdatas][21]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_22 - 
nets: {syncrregs.r[hrdatas][21]_i_22_n_0 syncrregs.r[hrdatas][21]_i_22/O}, {slvo[3][hconfig][2][21] syncrregs.r[hrdatas][21]_i_22/I0}, {slvo[2][hconfig][2][21] syncrregs.r[hrdatas][21]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_22/I2}, {slvo[1][hconfig][2][21] syncrregs.r[hrdatas][21]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_22/I4}, {slvo[0][hconfig][2][21] syncrregs.r[hrdatas][21]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_23 - 
nets: {syncrregs.r[hrdatas][21]_i_23_n_0 syncrregs.r[hrdatas][21]_i_23/O}, {slvo[7][hconfig][2][21] syncrregs.r[hrdatas][21]_i_23/I0}, {slvo[6][hconfig][2][21] syncrregs.r[hrdatas][21]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_23/I2}, {slvo[5][hconfig][2][21] syncrregs.r[hrdatas][21]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_23/I4}, {slvo[4][hconfig][2][21] syncrregs.r[hrdatas][21]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_24 - 
nets: {syncrregs.r[hrdatas][21]_i_24_n_0 syncrregs.r[hrdatas][21]_i_24/O}, {slvo[3][hconfig][3][21] syncrregs.r[hrdatas][21]_i_24/I0}, {slvo[2][hconfig][3][21] syncrregs.r[hrdatas][21]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_24/I2}, {slvo[1][hconfig][3][21] syncrregs.r[hrdatas][21]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_24/I4}, {slvo[0][hconfig][3][21] syncrregs.r[hrdatas][21]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_25 - 
nets: {syncrregs.r[hrdatas][21]_i_25_n_0 syncrregs.r[hrdatas][21]_i_25/O}, {slvo[7][hconfig][3][21] syncrregs.r[hrdatas][21]_i_25/I0}, {slvo[6][hconfig][3][21] syncrregs.r[hrdatas][21]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_25/I2}, {slvo[5][hconfig][3][21] syncrregs.r[hrdatas][21]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_25/I4}, {slvo[4][hconfig][3][21] syncrregs.r[hrdatas][21]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_26 - 
nets: {syncrregs.r[hrdatas][21]_i_26_n_0 syncrregs.r[hrdatas][21]_i_26/O}, {slvo[3][hconfig][0][21] syncrregs.r[hrdatas][21]_i_26/I0}, {slvo[2][hconfig][0][21] syncrregs.r[hrdatas][21]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_26/I2}, {slvo[1][hconfig][0][21] syncrregs.r[hrdatas][21]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_26/I4}, {slvo[0][hconfig][0][21] syncrregs.r[hrdatas][21]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_27 - 
nets: {syncrregs.r[hrdatas][21]_i_27_n_0 syncrregs.r[hrdatas][21]_i_27/O}, {slvo[7][hconfig][0][21] syncrregs.r[hrdatas][21]_i_27/I0}, {slvo[6][hconfig][0][21] syncrregs.r[hrdatas][21]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_27/I2}, {slvo[5][hconfig][0][21] syncrregs.r[hrdatas][21]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_27/I4}, {slvo[4][hconfig][0][21] syncrregs.r[hrdatas][21]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_28 - 
nets: {syncrregs.r[hrdatas][21]_i_28_n_0 syncrregs.r[hrdatas][21]_i_28/O}, {slvo[3][hconfig][1][21] syncrregs.r[hrdatas][21]_i_28/I0}, {slvo[2][hconfig][1][21] syncrregs.r[hrdatas][21]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_28/I2}, {slvo[1][hconfig][1][21] syncrregs.r[hrdatas][21]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_28/I4}, {slvo[0][hconfig][1][21] syncrregs.r[hrdatas][21]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][21]_i_29 - 
nets: {syncrregs.r[hrdatas][21]_i_29_n_0 syncrregs.r[hrdatas][21]_i_29/O}, {slvo[7][hconfig][1][21] syncrregs.r[hrdatas][21]_i_29/I0}, {slvo[6][hconfig][1][21] syncrregs.r[hrdatas][21]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_29/I2}, {slvo[5][hconfig][1][21] syncrregs.r[hrdatas][21]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][21]_i_29/I4}, {slvo[4][hconfig][1][21] syncrregs.r[hrdatas][21]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_1 - 
nets: {slvo[15][hready]__0[22] syncrregs.r[hrdatas][22]_i_1/O}, {syncrregs.r_reg[hrdatas][22]_i_2_n_0 syncrregs.r[hrdatas][22]_i_1/I0}, {syncrregs.r_reg[hrdatas][22]_i_3_n_0 syncrregs.r[hrdatas][22]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][22]_i_1/I2}, {syncrregs.r_reg[hrdatas][22]_i_4_n_0 syncrregs.r[hrdatas][22]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][22]_i_1/I4}, {syncrregs.r_reg[hrdatas][22]_i_5_n_0 syncrregs.r[hrdatas][22]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_14 - 
nets: {syncrregs.r[hrdatas][22]_i_14_n_0 syncrregs.r[hrdatas][22]_i_14/O}, {slvo[3][hconfig][6][22] syncrregs.r[hrdatas][22]_i_14/I0}, {slvo[2][hconfig][6][22] syncrregs.r[hrdatas][22]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_14/I2}, {slvo[1][hconfig][6][22] syncrregs.r[hrdatas][22]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_14/I4}, {slvo[0][hconfig][6][22] syncrregs.r[hrdatas][22]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_15 - 
nets: {syncrregs.r[hrdatas][22]_i_15_n_0 syncrregs.r[hrdatas][22]_i_15/O}, {slvo[7][hconfig][6][22] syncrregs.r[hrdatas][22]_i_15/I0}, {slvo[6][hconfig][6][22] syncrregs.r[hrdatas][22]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_15/I2}, {slvo[5][hconfig][6][22] syncrregs.r[hrdatas][22]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_15/I4}, {slvo[4][hconfig][6][22] syncrregs.r[hrdatas][22]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_16 - 
nets: {syncrregs.r[hrdatas][22]_i_16_n_0 syncrregs.r[hrdatas][22]_i_16/O}, {slvo[3][hconfig][7][22] syncrregs.r[hrdatas][22]_i_16/I0}, {slvo[2][hconfig][7][22] syncrregs.r[hrdatas][22]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_16/I2}, {slvo[1][hconfig][7][22] syncrregs.r[hrdatas][22]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_16/I4}, {slvo[0][hconfig][7][22] syncrregs.r[hrdatas][22]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_17 - 
nets: {syncrregs.r[hrdatas][22]_i_17_n_0 syncrregs.r[hrdatas][22]_i_17/O}, {slvo[7][hconfig][7][22] syncrregs.r[hrdatas][22]_i_17/I0}, {slvo[6][hconfig][7][22] syncrregs.r[hrdatas][22]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_17/I2}, {slvo[5][hconfig][7][22] syncrregs.r[hrdatas][22]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_17/I4}, {slvo[4][hconfig][7][22] syncrregs.r[hrdatas][22]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_18 - 
nets: {syncrregs.r[hrdatas][22]_i_18_n_0 syncrregs.r[hrdatas][22]_i_18/O}, {slvo[3][hconfig][4][22] syncrregs.r[hrdatas][22]_i_18/I0}, {slvo[2][hconfig][4][22] syncrregs.r[hrdatas][22]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_18/I2}, {slvo[1][hconfig][4][22] syncrregs.r[hrdatas][22]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_18/I4}, {slvo[0][hconfig][4][22] syncrregs.r[hrdatas][22]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_19 - 
nets: {syncrregs.r[hrdatas][22]_i_19_n_0 syncrregs.r[hrdatas][22]_i_19/O}, {slvo[7][hconfig][4][22] syncrregs.r[hrdatas][22]_i_19/I0}, {slvo[6][hconfig][4][22] syncrregs.r[hrdatas][22]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_19/I2}, {slvo[5][hconfig][4][22] syncrregs.r[hrdatas][22]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_19/I4}, {slvo[4][hconfig][4][22] syncrregs.r[hrdatas][22]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_20 - 
nets: {syncrregs.r[hrdatas][22]_i_20_n_0 syncrregs.r[hrdatas][22]_i_20/O}, {slvo[3][hconfig][5][22] syncrregs.r[hrdatas][22]_i_20/I0}, {slvo[2][hconfig][5][22] syncrregs.r[hrdatas][22]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_20/I2}, {slvo[1][hconfig][5][22] syncrregs.r[hrdatas][22]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_20/I4}, {slvo[0][hconfig][5][22] syncrregs.r[hrdatas][22]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_21 - 
nets: {syncrregs.r[hrdatas][22]_i_21_n_0 syncrregs.r[hrdatas][22]_i_21/O}, {slvo[7][hconfig][5][22] syncrregs.r[hrdatas][22]_i_21/I0}, {slvo[6][hconfig][5][22] syncrregs.r[hrdatas][22]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_21/I2}, {slvo[5][hconfig][5][22] syncrregs.r[hrdatas][22]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_21/I4}, {slvo[4][hconfig][5][22] syncrregs.r[hrdatas][22]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_22 - 
nets: {syncrregs.r[hrdatas][22]_i_22_n_0 syncrregs.r[hrdatas][22]_i_22/O}, {slvo[3][hconfig][2][22] syncrregs.r[hrdatas][22]_i_22/I0}, {slvo[2][hconfig][2][22] syncrregs.r[hrdatas][22]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_22/I2}, {slvo[1][hconfig][2][22] syncrregs.r[hrdatas][22]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_22/I4}, {slvo[0][hconfig][2][22] syncrregs.r[hrdatas][22]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_23 - 
nets: {syncrregs.r[hrdatas][22]_i_23_n_0 syncrregs.r[hrdatas][22]_i_23/O}, {slvo[7][hconfig][2][22] syncrregs.r[hrdatas][22]_i_23/I0}, {slvo[6][hconfig][2][22] syncrregs.r[hrdatas][22]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_23/I2}, {slvo[5][hconfig][2][22] syncrregs.r[hrdatas][22]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_23/I4}, {slvo[4][hconfig][2][22] syncrregs.r[hrdatas][22]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_24 - 
nets: {syncrregs.r[hrdatas][22]_i_24_n_0 syncrregs.r[hrdatas][22]_i_24/O}, {slvo[3][hconfig][3][22] syncrregs.r[hrdatas][22]_i_24/I0}, {slvo[2][hconfig][3][22] syncrregs.r[hrdatas][22]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_24/I2}, {slvo[1][hconfig][3][22] syncrregs.r[hrdatas][22]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_24/I4}, {slvo[0][hconfig][3][22] syncrregs.r[hrdatas][22]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_25 - 
nets: {syncrregs.r[hrdatas][22]_i_25_n_0 syncrregs.r[hrdatas][22]_i_25/O}, {slvo[7][hconfig][3][22] syncrregs.r[hrdatas][22]_i_25/I0}, {slvo[6][hconfig][3][22] syncrregs.r[hrdatas][22]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_25/I2}, {slvo[5][hconfig][3][22] syncrregs.r[hrdatas][22]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_25/I4}, {slvo[4][hconfig][3][22] syncrregs.r[hrdatas][22]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_26 - 
nets: {syncrregs.r[hrdatas][22]_i_26_n_0 syncrregs.r[hrdatas][22]_i_26/O}, {slvo[3][hconfig][0][22] syncrregs.r[hrdatas][22]_i_26/I0}, {slvo[2][hconfig][0][22] syncrregs.r[hrdatas][22]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_26/I2}, {slvo[1][hconfig][0][22] syncrregs.r[hrdatas][22]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_26/I4}, {slvo[0][hconfig][0][22] syncrregs.r[hrdatas][22]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_27 - 
nets: {syncrregs.r[hrdatas][22]_i_27_n_0 syncrregs.r[hrdatas][22]_i_27/O}, {slvo[7][hconfig][0][22] syncrregs.r[hrdatas][22]_i_27/I0}, {slvo[6][hconfig][0][22] syncrregs.r[hrdatas][22]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_27/I2}, {slvo[5][hconfig][0][22] syncrregs.r[hrdatas][22]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_27/I4}, {slvo[4][hconfig][0][22] syncrregs.r[hrdatas][22]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_28 - 
nets: {syncrregs.r[hrdatas][22]_i_28_n_0 syncrregs.r[hrdatas][22]_i_28/O}, {slvo[3][hconfig][1][22] syncrregs.r[hrdatas][22]_i_28/I0}, {slvo[2][hconfig][1][22] syncrregs.r[hrdatas][22]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_28/I2}, {slvo[1][hconfig][1][22] syncrregs.r[hrdatas][22]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_28/I4}, {slvo[0][hconfig][1][22] syncrregs.r[hrdatas][22]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][22]_i_29 - 
nets: {syncrregs.r[hrdatas][22]_i_29_n_0 syncrregs.r[hrdatas][22]_i_29/O}, {slvo[7][hconfig][1][22] syncrregs.r[hrdatas][22]_i_29/I0}, {slvo[6][hconfig][1][22] syncrregs.r[hrdatas][22]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_29/I2}, {slvo[5][hconfig][1][22] syncrregs.r[hrdatas][22]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][22]_i_29/I4}, {slvo[4][hconfig][1][22] syncrregs.r[hrdatas][22]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_1 - 
nets: {slvo[15][hready]__0[23] syncrregs.r[hrdatas][23]_i_1/O}, {syncrregs.r_reg[hrdatas][23]_i_2_n_0 syncrregs.r[hrdatas][23]_i_1/I0}, {syncrregs.r_reg[hrdatas][23]_i_3_n_0 syncrregs.r[hrdatas][23]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][23]_i_1/I2}, {syncrregs.r_reg[hrdatas][23]_i_4_n_0 syncrregs.r[hrdatas][23]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][23]_i_1/I4}, {syncrregs.r_reg[hrdatas][23]_i_5_n_0 syncrregs.r[hrdatas][23]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_14 - 
nets: {syncrregs.r[hrdatas][23]_i_14_n_0 syncrregs.r[hrdatas][23]_i_14/O}, {slvo[3][hconfig][6][23] syncrregs.r[hrdatas][23]_i_14/I0}, {slvo[2][hconfig][6][23] syncrregs.r[hrdatas][23]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_14/I2}, {slvo[1][hconfig][6][23] syncrregs.r[hrdatas][23]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_14/I4}, {slvo[0][hconfig][6][23] syncrregs.r[hrdatas][23]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_15 - 
nets: {syncrregs.r[hrdatas][23]_i_15_n_0 syncrregs.r[hrdatas][23]_i_15/O}, {slvo[7][hconfig][6][23] syncrregs.r[hrdatas][23]_i_15/I0}, {slvo[6][hconfig][6][23] syncrregs.r[hrdatas][23]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_15/I2}, {slvo[5][hconfig][6][23] syncrregs.r[hrdatas][23]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_15/I4}, {slvo[4][hconfig][6][23] syncrregs.r[hrdatas][23]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_16 - 
nets: {syncrregs.r[hrdatas][23]_i_16_n_0 syncrregs.r[hrdatas][23]_i_16/O}, {slvo[3][hconfig][7][23] syncrregs.r[hrdatas][23]_i_16/I0}, {slvo[2][hconfig][7][23] syncrregs.r[hrdatas][23]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_16/I2}, {slvo[1][hconfig][7][23] syncrregs.r[hrdatas][23]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_16/I4}, {slvo[0][hconfig][7][23] syncrregs.r[hrdatas][23]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_17 - 
nets: {syncrregs.r[hrdatas][23]_i_17_n_0 syncrregs.r[hrdatas][23]_i_17/O}, {slvo[7][hconfig][7][23] syncrregs.r[hrdatas][23]_i_17/I0}, {slvo[6][hconfig][7][23] syncrregs.r[hrdatas][23]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_17/I2}, {slvo[5][hconfig][7][23] syncrregs.r[hrdatas][23]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_17/I4}, {slvo[4][hconfig][7][23] syncrregs.r[hrdatas][23]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_18 - 
nets: {syncrregs.r[hrdatas][23]_i_18_n_0 syncrregs.r[hrdatas][23]_i_18/O}, {slvo[3][hconfig][4][23] syncrregs.r[hrdatas][23]_i_18/I0}, {slvo[2][hconfig][4][23] syncrregs.r[hrdatas][23]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_18/I2}, {slvo[1][hconfig][4][23] syncrregs.r[hrdatas][23]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_18/I4}, {slvo[0][hconfig][4][23] syncrregs.r[hrdatas][23]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_19 - 
nets: {syncrregs.r[hrdatas][23]_i_19_n_0 syncrregs.r[hrdatas][23]_i_19/O}, {slvo[7][hconfig][4][23] syncrregs.r[hrdatas][23]_i_19/I0}, {slvo[6][hconfig][4][23] syncrregs.r[hrdatas][23]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_19/I2}, {slvo[5][hconfig][4][23] syncrregs.r[hrdatas][23]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_19/I4}, {slvo[4][hconfig][4][23] syncrregs.r[hrdatas][23]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_20 - 
nets: {syncrregs.r[hrdatas][23]_i_20_n_0 syncrregs.r[hrdatas][23]_i_20/O}, {slvo[3][hconfig][5][23] syncrregs.r[hrdatas][23]_i_20/I0}, {slvo[2][hconfig][5][23] syncrregs.r[hrdatas][23]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_20/I2}, {slvo[1][hconfig][5][23] syncrregs.r[hrdatas][23]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_20/I4}, {slvo[0][hconfig][5][23] syncrregs.r[hrdatas][23]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_21 - 
nets: {syncrregs.r[hrdatas][23]_i_21_n_0 syncrregs.r[hrdatas][23]_i_21/O}, {slvo[7][hconfig][5][23] syncrregs.r[hrdatas][23]_i_21/I0}, {slvo[6][hconfig][5][23] syncrregs.r[hrdatas][23]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_21/I2}, {slvo[5][hconfig][5][23] syncrregs.r[hrdatas][23]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_21/I4}, {slvo[4][hconfig][5][23] syncrregs.r[hrdatas][23]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_22 - 
nets: {syncrregs.r[hrdatas][23]_i_22_n_0 syncrregs.r[hrdatas][23]_i_22/O}, {slvo[3][hconfig][2][23] syncrregs.r[hrdatas][23]_i_22/I0}, {slvo[2][hconfig][2][23] syncrregs.r[hrdatas][23]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_22/I2}, {slvo[1][hconfig][2][23] syncrregs.r[hrdatas][23]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_22/I4}, {slvo[0][hconfig][2][23] syncrregs.r[hrdatas][23]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_23 - 
nets: {syncrregs.r[hrdatas][23]_i_23_n_0 syncrregs.r[hrdatas][23]_i_23/O}, {slvo[7][hconfig][2][23] syncrregs.r[hrdatas][23]_i_23/I0}, {slvo[6][hconfig][2][23] syncrregs.r[hrdatas][23]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_23/I2}, {slvo[5][hconfig][2][23] syncrregs.r[hrdatas][23]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_23/I4}, {slvo[4][hconfig][2][23] syncrregs.r[hrdatas][23]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_24 - 
nets: {syncrregs.r[hrdatas][23]_i_24_n_0 syncrregs.r[hrdatas][23]_i_24/O}, {slvo[3][hconfig][3][23] syncrregs.r[hrdatas][23]_i_24/I0}, {slvo[2][hconfig][3][23] syncrregs.r[hrdatas][23]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_24/I2}, {slvo[1][hconfig][3][23] syncrregs.r[hrdatas][23]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_24/I4}, {slvo[0][hconfig][3][23] syncrregs.r[hrdatas][23]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_25 - 
nets: {syncrregs.r[hrdatas][23]_i_25_n_0 syncrregs.r[hrdatas][23]_i_25/O}, {slvo[7][hconfig][3][23] syncrregs.r[hrdatas][23]_i_25/I0}, {slvo[6][hconfig][3][23] syncrregs.r[hrdatas][23]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_25/I2}, {slvo[5][hconfig][3][23] syncrregs.r[hrdatas][23]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_25/I4}, {slvo[4][hconfig][3][23] syncrregs.r[hrdatas][23]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_26 - 
nets: {syncrregs.r[hrdatas][23]_i_26_n_0 syncrregs.r[hrdatas][23]_i_26/O}, {slvo[3][hconfig][0][23] syncrregs.r[hrdatas][23]_i_26/I0}, {slvo[2][hconfig][0][23] syncrregs.r[hrdatas][23]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_26/I2}, {slvo[1][hconfig][0][23] syncrregs.r[hrdatas][23]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_26/I4}, {slvo[0][hconfig][0][23] syncrregs.r[hrdatas][23]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_27 - 
nets: {syncrregs.r[hrdatas][23]_i_27_n_0 syncrregs.r[hrdatas][23]_i_27/O}, {slvo[7][hconfig][0][23] syncrregs.r[hrdatas][23]_i_27/I0}, {slvo[6][hconfig][0][23] syncrregs.r[hrdatas][23]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_27/I2}, {slvo[5][hconfig][0][23] syncrregs.r[hrdatas][23]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_27/I4}, {slvo[4][hconfig][0][23] syncrregs.r[hrdatas][23]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_28 - 
nets: {syncrregs.r[hrdatas][23]_i_28_n_0 syncrregs.r[hrdatas][23]_i_28/O}, {slvo[3][hconfig][1][23] syncrregs.r[hrdatas][23]_i_28/I0}, {slvo[2][hconfig][1][23] syncrregs.r[hrdatas][23]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_28/I2}, {slvo[1][hconfig][1][23] syncrregs.r[hrdatas][23]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_28/I4}, {slvo[0][hconfig][1][23] syncrregs.r[hrdatas][23]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][23]_i_29 - 
nets: {syncrregs.r[hrdatas][23]_i_29_n_0 syncrregs.r[hrdatas][23]_i_29/O}, {slvo[7][hconfig][1][23] syncrregs.r[hrdatas][23]_i_29/I0}, {slvo[6][hconfig][1][23] syncrregs.r[hrdatas][23]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_29/I2}, {slvo[5][hconfig][1][23] syncrregs.r[hrdatas][23]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][23]_i_29/I4}, {slvo[4][hconfig][1][23] syncrregs.r[hrdatas][23]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_1 - 
nets: {slvo[15][hready]__0[24] syncrregs.r[hrdatas][24]_i_1/O}, {syncrregs.r_reg[hrdatas][24]_i_2_n_0 syncrregs.r[hrdatas][24]_i_1/I0}, {syncrregs.r_reg[hrdatas][24]_i_3_n_0 syncrregs.r[hrdatas][24]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][24]_i_1/I2}, {syncrregs.r_reg[hrdatas][24]_i_4_n_0 syncrregs.r[hrdatas][24]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][24]_i_1/I4}, {syncrregs.r_reg[hrdatas][24]_i_5_n_0 syncrregs.r[hrdatas][24]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_14 - 
nets: {syncrregs.r[hrdatas][24]_i_14_n_0 syncrregs.r[hrdatas][24]_i_14/O}, {slvo[3][hconfig][6][24] syncrregs.r[hrdatas][24]_i_14/I0}, {slvo[2][hconfig][6][24] syncrregs.r[hrdatas][24]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_14/I2}, {slvo[1][hconfig][6][24] syncrregs.r[hrdatas][24]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_14/I4}, {slvo[0][hconfig][6][24] syncrregs.r[hrdatas][24]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_15 - 
nets: {syncrregs.r[hrdatas][24]_i_15_n_0 syncrregs.r[hrdatas][24]_i_15/O}, {slvo[7][hconfig][6][24] syncrregs.r[hrdatas][24]_i_15/I0}, {slvo[6][hconfig][6][24] syncrregs.r[hrdatas][24]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_15/I2}, {slvo[5][hconfig][6][24] syncrregs.r[hrdatas][24]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_15/I4}, {slvo[4][hconfig][6][24] syncrregs.r[hrdatas][24]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_16 - 
nets: {syncrregs.r[hrdatas][24]_i_16_n_0 syncrregs.r[hrdatas][24]_i_16/O}, {slvo[3][hconfig][7][24] syncrregs.r[hrdatas][24]_i_16/I0}, {slvo[2][hconfig][7][24] syncrregs.r[hrdatas][24]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_16/I2}, {slvo[1][hconfig][7][24] syncrregs.r[hrdatas][24]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_16/I4}, {slvo[0][hconfig][7][24] syncrregs.r[hrdatas][24]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_17 - 
nets: {syncrregs.r[hrdatas][24]_i_17_n_0 syncrregs.r[hrdatas][24]_i_17/O}, {slvo[7][hconfig][7][24] syncrregs.r[hrdatas][24]_i_17/I0}, {slvo[6][hconfig][7][24] syncrregs.r[hrdatas][24]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_17/I2}, {slvo[5][hconfig][7][24] syncrregs.r[hrdatas][24]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_17/I4}, {slvo[4][hconfig][7][24] syncrregs.r[hrdatas][24]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_18 - 
nets: {syncrregs.r[hrdatas][24]_i_18_n_0 syncrregs.r[hrdatas][24]_i_18/O}, {slvo[3][hconfig][4][24] syncrregs.r[hrdatas][24]_i_18/I0}, {slvo[2][hconfig][4][24] syncrregs.r[hrdatas][24]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_18/I2}, {slvo[1][hconfig][4][24] syncrregs.r[hrdatas][24]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_18/I4}, {slvo[0][hconfig][4][24] syncrregs.r[hrdatas][24]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_19 - 
nets: {syncrregs.r[hrdatas][24]_i_19_n_0 syncrregs.r[hrdatas][24]_i_19/O}, {slvo[7][hconfig][4][24] syncrregs.r[hrdatas][24]_i_19/I0}, {slvo[6][hconfig][4][24] syncrregs.r[hrdatas][24]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_19/I2}, {slvo[5][hconfig][4][24] syncrregs.r[hrdatas][24]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_19/I4}, {slvo[4][hconfig][4][24] syncrregs.r[hrdatas][24]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_20 - 
nets: {syncrregs.r[hrdatas][24]_i_20_n_0 syncrregs.r[hrdatas][24]_i_20/O}, {slvo[3][hconfig][5][24] syncrregs.r[hrdatas][24]_i_20/I0}, {slvo[2][hconfig][5][24] syncrregs.r[hrdatas][24]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_20/I2}, {slvo[1][hconfig][5][24] syncrregs.r[hrdatas][24]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_20/I4}, {slvo[0][hconfig][5][24] syncrregs.r[hrdatas][24]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_21 - 
nets: {syncrregs.r[hrdatas][24]_i_21_n_0 syncrregs.r[hrdatas][24]_i_21/O}, {slvo[7][hconfig][5][24] syncrregs.r[hrdatas][24]_i_21/I0}, {slvo[6][hconfig][5][24] syncrregs.r[hrdatas][24]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_21/I2}, {slvo[5][hconfig][5][24] syncrregs.r[hrdatas][24]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_21/I4}, {slvo[4][hconfig][5][24] syncrregs.r[hrdatas][24]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_22 - 
nets: {syncrregs.r[hrdatas][24]_i_22_n_0 syncrregs.r[hrdatas][24]_i_22/O}, {slvo[3][hconfig][2][24] syncrregs.r[hrdatas][24]_i_22/I0}, {slvo[2][hconfig][2][24] syncrregs.r[hrdatas][24]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_22/I2}, {slvo[1][hconfig][2][24] syncrregs.r[hrdatas][24]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_22/I4}, {slvo[0][hconfig][2][24] syncrregs.r[hrdatas][24]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_23 - 
nets: {syncrregs.r[hrdatas][24]_i_23_n_0 syncrregs.r[hrdatas][24]_i_23/O}, {slvo[7][hconfig][2][24] syncrregs.r[hrdatas][24]_i_23/I0}, {slvo[6][hconfig][2][24] syncrregs.r[hrdatas][24]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_23/I2}, {slvo[5][hconfig][2][24] syncrregs.r[hrdatas][24]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_23/I4}, {slvo[4][hconfig][2][24] syncrregs.r[hrdatas][24]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_24 - 
nets: {syncrregs.r[hrdatas][24]_i_24_n_0 syncrregs.r[hrdatas][24]_i_24/O}, {slvo[3][hconfig][3][24] syncrregs.r[hrdatas][24]_i_24/I0}, {slvo[2][hconfig][3][24] syncrregs.r[hrdatas][24]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_24/I2}, {slvo[1][hconfig][3][24] syncrregs.r[hrdatas][24]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_24/I4}, {slvo[0][hconfig][3][24] syncrregs.r[hrdatas][24]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_25 - 
nets: {syncrregs.r[hrdatas][24]_i_25_n_0 syncrregs.r[hrdatas][24]_i_25/O}, {slvo[7][hconfig][3][24] syncrregs.r[hrdatas][24]_i_25/I0}, {slvo[6][hconfig][3][24] syncrregs.r[hrdatas][24]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_25/I2}, {slvo[5][hconfig][3][24] syncrregs.r[hrdatas][24]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_25/I4}, {slvo[4][hconfig][3][24] syncrregs.r[hrdatas][24]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X56Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_26 - 
nets: {syncrregs.r[hrdatas][24]_i_26_n_0 syncrregs.r[hrdatas][24]_i_26/O}, {slvo[3][hconfig][0][24] syncrregs.r[hrdatas][24]_i_26/I0}, {slvo[2][hconfig][0][24] syncrregs.r[hrdatas][24]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_26/I2}, {slvo[1][hconfig][0][24] syncrregs.r[hrdatas][24]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_26/I4}, {slvo[0][hconfig][0][24] syncrregs.r[hrdatas][24]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_27 - 
nets: {syncrregs.r[hrdatas][24]_i_27_n_0 syncrregs.r[hrdatas][24]_i_27/O}, {slvo[7][hconfig][0][24] syncrregs.r[hrdatas][24]_i_27/I0}, {slvo[6][hconfig][0][24] syncrregs.r[hrdatas][24]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_27/I2}, {slvo[5][hconfig][0][24] syncrregs.r[hrdatas][24]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_27/I4}, {slvo[4][hconfig][0][24] syncrregs.r[hrdatas][24]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_28 - 
nets: {syncrregs.r[hrdatas][24]_i_28_n_0 syncrregs.r[hrdatas][24]_i_28/O}, {slvo[3][hconfig][1][24] syncrregs.r[hrdatas][24]_i_28/I0}, {slvo[2][hconfig][1][24] syncrregs.r[hrdatas][24]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_28/I2}, {slvo[1][hconfig][1][24] syncrregs.r[hrdatas][24]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_28/I4}, {slvo[0][hconfig][1][24] syncrregs.r[hrdatas][24]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][24]_i_29 - 
nets: {syncrregs.r[hrdatas][24]_i_29_n_0 syncrregs.r[hrdatas][24]_i_29/O}, {slvo[7][hconfig][1][24] syncrregs.r[hrdatas][24]_i_29/I0}, {slvo[6][hconfig][1][24] syncrregs.r[hrdatas][24]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_29/I2}, {slvo[5][hconfig][1][24] syncrregs.r[hrdatas][24]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r[hrdatas][24]_i_29/I4}, {slvo[4][hconfig][1][24] syncrregs.r[hrdatas][24]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X57Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_1 - 
nets: {slvo[15][hready]__0[25] syncrregs.r[hrdatas][25]_i_1/O}, {syncrregs.r_reg[hrdatas][25]_i_2_n_0 syncrregs.r[hrdatas][25]_i_1/I0}, {syncrregs.r_reg[hrdatas][25]_i_3_n_0 syncrregs.r[hrdatas][25]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][25]_i_1/I2}, {syncrregs.r_reg[hrdatas][25]_i_4_n_0 syncrregs.r[hrdatas][25]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][25]_i_1/I4}, {syncrregs.r_reg[hrdatas][25]_i_5_n_0 syncrregs.r[hrdatas][25]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_14 - 
nets: {syncrregs.r[hrdatas][25]_i_14_n_0 syncrregs.r[hrdatas][25]_i_14/O}, {slvo[3][hconfig][6][25] syncrregs.r[hrdatas][25]_i_14/I0}, {slvo[2][hconfig][6][25] syncrregs.r[hrdatas][25]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_14/I2}, {slvo[1][hconfig][6][25] syncrregs.r[hrdatas][25]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_14/I4}, {slvo[0][hconfig][6][25] syncrregs.r[hrdatas][25]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_15 - 
nets: {syncrregs.r[hrdatas][25]_i_15_n_0 syncrregs.r[hrdatas][25]_i_15/O}, {slvo[7][hconfig][6][25] syncrregs.r[hrdatas][25]_i_15/I0}, {slvo[6][hconfig][6][25] syncrregs.r[hrdatas][25]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_15/I2}, {slvo[5][hconfig][6][25] syncrregs.r[hrdatas][25]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_15/I4}, {slvo[4][hconfig][6][25] syncrregs.r[hrdatas][25]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_16 - 
nets: {syncrregs.r[hrdatas][25]_i_16_n_0 syncrregs.r[hrdatas][25]_i_16/O}, {slvo[3][hconfig][7][25] syncrregs.r[hrdatas][25]_i_16/I0}, {slvo[2][hconfig][7][25] syncrregs.r[hrdatas][25]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_16/I2}, {slvo[1][hconfig][7][25] syncrregs.r[hrdatas][25]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_16/I4}, {slvo[0][hconfig][7][25] syncrregs.r[hrdatas][25]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_17 - 
nets: {syncrregs.r[hrdatas][25]_i_17_n_0 syncrregs.r[hrdatas][25]_i_17/O}, {slvo[7][hconfig][7][25] syncrregs.r[hrdatas][25]_i_17/I0}, {slvo[6][hconfig][7][25] syncrregs.r[hrdatas][25]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_17/I2}, {slvo[5][hconfig][7][25] syncrregs.r[hrdatas][25]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_17/I4}, {slvo[4][hconfig][7][25] syncrregs.r[hrdatas][25]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_18 - 
nets: {syncrregs.r[hrdatas][25]_i_18_n_0 syncrregs.r[hrdatas][25]_i_18/O}, {slvo[3][hconfig][4][25] syncrregs.r[hrdatas][25]_i_18/I0}, {slvo[2][hconfig][4][25] syncrregs.r[hrdatas][25]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_18/I2}, {slvo[1][hconfig][4][25] syncrregs.r[hrdatas][25]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_18/I4}, {slvo[0][hconfig][4][25] syncrregs.r[hrdatas][25]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_19 - 
nets: {syncrregs.r[hrdatas][25]_i_19_n_0 syncrregs.r[hrdatas][25]_i_19/O}, {slvo[7][hconfig][4][25] syncrregs.r[hrdatas][25]_i_19/I0}, {slvo[6][hconfig][4][25] syncrregs.r[hrdatas][25]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_19/I2}, {slvo[5][hconfig][4][25] syncrregs.r[hrdatas][25]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_19/I4}, {slvo[4][hconfig][4][25] syncrregs.r[hrdatas][25]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_20 - 
nets: {syncrregs.r[hrdatas][25]_i_20_n_0 syncrregs.r[hrdatas][25]_i_20/O}, {slvo[3][hconfig][5][25] syncrregs.r[hrdatas][25]_i_20/I0}, {slvo[2][hconfig][5][25] syncrregs.r[hrdatas][25]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_20/I2}, {slvo[1][hconfig][5][25] syncrregs.r[hrdatas][25]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_20/I4}, {slvo[0][hconfig][5][25] syncrregs.r[hrdatas][25]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_21 - 
nets: {syncrregs.r[hrdatas][25]_i_21_n_0 syncrregs.r[hrdatas][25]_i_21/O}, {slvo[7][hconfig][5][25] syncrregs.r[hrdatas][25]_i_21/I0}, {slvo[6][hconfig][5][25] syncrregs.r[hrdatas][25]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_21/I2}, {slvo[5][hconfig][5][25] syncrregs.r[hrdatas][25]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_21/I4}, {slvo[4][hconfig][5][25] syncrregs.r[hrdatas][25]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_22 - 
nets: {syncrregs.r[hrdatas][25]_i_22_n_0 syncrregs.r[hrdatas][25]_i_22/O}, {slvo[3][hconfig][2][25] syncrregs.r[hrdatas][25]_i_22/I0}, {slvo[2][hconfig][2][25] syncrregs.r[hrdatas][25]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_22/I2}, {slvo[1][hconfig][2][25] syncrregs.r[hrdatas][25]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_22/I4}, {slvo[0][hconfig][2][25] syncrregs.r[hrdatas][25]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_23 - 
nets: {syncrregs.r[hrdatas][25]_i_23_n_0 syncrregs.r[hrdatas][25]_i_23/O}, {slvo[7][hconfig][2][25] syncrregs.r[hrdatas][25]_i_23/I0}, {slvo[6][hconfig][2][25] syncrregs.r[hrdatas][25]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_23/I2}, {slvo[5][hconfig][2][25] syncrregs.r[hrdatas][25]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_23/I4}, {slvo[4][hconfig][2][25] syncrregs.r[hrdatas][25]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_24 - 
nets: {syncrregs.r[hrdatas][25]_i_24_n_0 syncrregs.r[hrdatas][25]_i_24/O}, {slvo[3][hconfig][3][25] syncrregs.r[hrdatas][25]_i_24/I0}, {slvo[2][hconfig][3][25] syncrregs.r[hrdatas][25]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_24/I2}, {slvo[1][hconfig][3][25] syncrregs.r[hrdatas][25]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_24/I4}, {slvo[0][hconfig][3][25] syncrregs.r[hrdatas][25]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_25 - 
nets: {syncrregs.r[hrdatas][25]_i_25_n_0 syncrregs.r[hrdatas][25]_i_25/O}, {slvo[7][hconfig][3][25] syncrregs.r[hrdatas][25]_i_25/I0}, {slvo[6][hconfig][3][25] syncrregs.r[hrdatas][25]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_25/I2}, {slvo[5][hconfig][3][25] syncrregs.r[hrdatas][25]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_25/I4}, {slvo[4][hconfig][3][25] syncrregs.r[hrdatas][25]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_26 - 
nets: {syncrregs.r[hrdatas][25]_i_26_n_0 syncrregs.r[hrdatas][25]_i_26/O}, {slvo[3][hconfig][0][25] syncrregs.r[hrdatas][25]_i_26/I0}, {slvo[2][hconfig][0][25] syncrregs.r[hrdatas][25]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_26/I2}, {slvo[1][hconfig][0][25] syncrregs.r[hrdatas][25]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_26/I4}, {slvo[0][hconfig][0][25] syncrregs.r[hrdatas][25]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_27 - 
nets: {syncrregs.r[hrdatas][25]_i_27_n_0 syncrregs.r[hrdatas][25]_i_27/O}, {slvo[7][hconfig][0][25] syncrregs.r[hrdatas][25]_i_27/I0}, {slvo[6][hconfig][0][25] syncrregs.r[hrdatas][25]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_27/I2}, {slvo[5][hconfig][0][25] syncrregs.r[hrdatas][25]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_27/I4}, {slvo[4][hconfig][0][25] syncrregs.r[hrdatas][25]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_28 - 
nets: {syncrregs.r[hrdatas][25]_i_28_n_0 syncrregs.r[hrdatas][25]_i_28/O}, {slvo[3][hconfig][1][25] syncrregs.r[hrdatas][25]_i_28/I0}, {slvo[2][hconfig][1][25] syncrregs.r[hrdatas][25]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_28/I2}, {slvo[1][hconfig][1][25] syncrregs.r[hrdatas][25]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_28/I4}, {slvo[0][hconfig][1][25] syncrregs.r[hrdatas][25]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][25]_i_29 - 
nets: {syncrregs.r[hrdatas][25]_i_29_n_0 syncrregs.r[hrdatas][25]_i_29/O}, {slvo[7][hconfig][1][25] syncrregs.r[hrdatas][25]_i_29/I0}, {slvo[6][hconfig][1][25] syncrregs.r[hrdatas][25]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_29/I2}, {slvo[5][hconfig][1][25] syncrregs.r[hrdatas][25]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][25]_i_29/I4}, {slvo[4][hconfig][1][25] syncrregs.r[hrdatas][25]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_1 - 
nets: {slvo[15][hready]__0[26] syncrregs.r[hrdatas][26]_i_1/O}, {syncrregs.r_reg[hrdatas][26]_i_2_n_0 syncrregs.r[hrdatas][26]_i_1/I0}, {syncrregs.r_reg[hrdatas][26]_i_3_n_0 syncrregs.r[hrdatas][26]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][26]_i_1/I2}, {syncrregs.r_reg[hrdatas][26]_i_4_n_0 syncrregs.r[hrdatas][26]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][26]_i_1/I4}, {syncrregs.r_reg[hrdatas][26]_i_5_n_0 syncrregs.r[hrdatas][26]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_14 - 
nets: {syncrregs.r[hrdatas][26]_i_14_n_0 syncrregs.r[hrdatas][26]_i_14/O}, {slvo[3][hconfig][6][26] syncrregs.r[hrdatas][26]_i_14/I0}, {slvo[2][hconfig][6][26] syncrregs.r[hrdatas][26]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_14/I2}, {slvo[1][hconfig][6][26] syncrregs.r[hrdatas][26]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_14/I4}, {slvo[0][hconfig][6][26] syncrregs.r[hrdatas][26]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_15 - 
nets: {syncrregs.r[hrdatas][26]_i_15_n_0 syncrregs.r[hrdatas][26]_i_15/O}, {slvo[7][hconfig][6][26] syncrregs.r[hrdatas][26]_i_15/I0}, {slvo[6][hconfig][6][26] syncrregs.r[hrdatas][26]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_15/I2}, {slvo[5][hconfig][6][26] syncrregs.r[hrdatas][26]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_15/I4}, {slvo[4][hconfig][6][26] syncrregs.r[hrdatas][26]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_16 - 
nets: {syncrregs.r[hrdatas][26]_i_16_n_0 syncrregs.r[hrdatas][26]_i_16/O}, {slvo[3][hconfig][7][26] syncrregs.r[hrdatas][26]_i_16/I0}, {slvo[2][hconfig][7][26] syncrregs.r[hrdatas][26]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_16/I2}, {slvo[1][hconfig][7][26] syncrregs.r[hrdatas][26]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_16/I4}, {slvo[0][hconfig][7][26] syncrregs.r[hrdatas][26]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_17 - 
nets: {syncrregs.r[hrdatas][26]_i_17_n_0 syncrregs.r[hrdatas][26]_i_17/O}, {slvo[7][hconfig][7][26] syncrregs.r[hrdatas][26]_i_17/I0}, {slvo[6][hconfig][7][26] syncrregs.r[hrdatas][26]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_17/I2}, {slvo[5][hconfig][7][26] syncrregs.r[hrdatas][26]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_17/I4}, {slvo[4][hconfig][7][26] syncrregs.r[hrdatas][26]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_18 - 
nets: {syncrregs.r[hrdatas][26]_i_18_n_0 syncrregs.r[hrdatas][26]_i_18/O}, {slvo[3][hconfig][4][26] syncrregs.r[hrdatas][26]_i_18/I0}, {slvo[2][hconfig][4][26] syncrregs.r[hrdatas][26]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_18/I2}, {slvo[1][hconfig][4][26] syncrregs.r[hrdatas][26]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_18/I4}, {slvo[0][hconfig][4][26] syncrregs.r[hrdatas][26]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_19 - 
nets: {syncrregs.r[hrdatas][26]_i_19_n_0 syncrregs.r[hrdatas][26]_i_19/O}, {slvo[7][hconfig][4][26] syncrregs.r[hrdatas][26]_i_19/I0}, {slvo[6][hconfig][4][26] syncrregs.r[hrdatas][26]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_19/I2}, {slvo[5][hconfig][4][26] syncrregs.r[hrdatas][26]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_19/I4}, {slvo[4][hconfig][4][26] syncrregs.r[hrdatas][26]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_20 - 
nets: {syncrregs.r[hrdatas][26]_i_20_n_0 syncrregs.r[hrdatas][26]_i_20/O}, {slvo[3][hconfig][5][26] syncrregs.r[hrdatas][26]_i_20/I0}, {slvo[2][hconfig][5][26] syncrregs.r[hrdatas][26]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_20/I2}, {slvo[1][hconfig][5][26] syncrregs.r[hrdatas][26]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_20/I4}, {slvo[0][hconfig][5][26] syncrregs.r[hrdatas][26]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_21 - 
nets: {syncrregs.r[hrdatas][26]_i_21_n_0 syncrregs.r[hrdatas][26]_i_21/O}, {slvo[7][hconfig][5][26] syncrregs.r[hrdatas][26]_i_21/I0}, {slvo[6][hconfig][5][26] syncrregs.r[hrdatas][26]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_21/I2}, {slvo[5][hconfig][5][26] syncrregs.r[hrdatas][26]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_21/I4}, {slvo[4][hconfig][5][26] syncrregs.r[hrdatas][26]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_22 - 
nets: {syncrregs.r[hrdatas][26]_i_22_n_0 syncrregs.r[hrdatas][26]_i_22/O}, {slvo[3][hconfig][2][26] syncrregs.r[hrdatas][26]_i_22/I0}, {slvo[2][hconfig][2][26] syncrregs.r[hrdatas][26]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_22/I2}, {slvo[1][hconfig][2][26] syncrregs.r[hrdatas][26]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_22/I4}, {slvo[0][hconfig][2][26] syncrregs.r[hrdatas][26]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_23 - 
nets: {syncrregs.r[hrdatas][26]_i_23_n_0 syncrregs.r[hrdatas][26]_i_23/O}, {slvo[7][hconfig][2][26] syncrregs.r[hrdatas][26]_i_23/I0}, {slvo[6][hconfig][2][26] syncrregs.r[hrdatas][26]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_23/I2}, {slvo[5][hconfig][2][26] syncrregs.r[hrdatas][26]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_23/I4}, {slvo[4][hconfig][2][26] syncrregs.r[hrdatas][26]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_24 - 
nets: {syncrregs.r[hrdatas][26]_i_24_n_0 syncrregs.r[hrdatas][26]_i_24/O}, {slvo[3][hconfig][3][26] syncrregs.r[hrdatas][26]_i_24/I0}, {slvo[2][hconfig][3][26] syncrregs.r[hrdatas][26]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_24/I2}, {slvo[1][hconfig][3][26] syncrregs.r[hrdatas][26]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_24/I4}, {slvo[0][hconfig][3][26] syncrregs.r[hrdatas][26]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_25 - 
nets: {syncrregs.r[hrdatas][26]_i_25_n_0 syncrregs.r[hrdatas][26]_i_25/O}, {slvo[7][hconfig][3][26] syncrregs.r[hrdatas][26]_i_25/I0}, {slvo[6][hconfig][3][26] syncrregs.r[hrdatas][26]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_25/I2}, {slvo[5][hconfig][3][26] syncrregs.r[hrdatas][26]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_25/I4}, {slvo[4][hconfig][3][26] syncrregs.r[hrdatas][26]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_26 - 
nets: {syncrregs.r[hrdatas][26]_i_26_n_0 syncrregs.r[hrdatas][26]_i_26/O}, {slvo[3][hconfig][0][26] syncrregs.r[hrdatas][26]_i_26/I0}, {slvo[2][hconfig][0][26] syncrregs.r[hrdatas][26]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_26/I2}, {slvo[1][hconfig][0][26] syncrregs.r[hrdatas][26]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_26/I4}, {slvo[0][hconfig][0][26] syncrregs.r[hrdatas][26]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_27 - 
nets: {syncrregs.r[hrdatas][26]_i_27_n_0 syncrregs.r[hrdatas][26]_i_27/O}, {slvo[7][hconfig][0][26] syncrregs.r[hrdatas][26]_i_27/I0}, {slvo[6][hconfig][0][26] syncrregs.r[hrdatas][26]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_27/I2}, {slvo[5][hconfig][0][26] syncrregs.r[hrdatas][26]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_27/I4}, {slvo[4][hconfig][0][26] syncrregs.r[hrdatas][26]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_28 - 
nets: {syncrregs.r[hrdatas][26]_i_28_n_0 syncrregs.r[hrdatas][26]_i_28/O}, {slvo[3][hconfig][1][26] syncrregs.r[hrdatas][26]_i_28/I0}, {slvo[2][hconfig][1][26] syncrregs.r[hrdatas][26]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_28/I2}, {slvo[1][hconfig][1][26] syncrregs.r[hrdatas][26]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_28/I4}, {slvo[0][hconfig][1][26] syncrregs.r[hrdatas][26]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][26]_i_29 - 
nets: {syncrregs.r[hrdatas][26]_i_29_n_0 syncrregs.r[hrdatas][26]_i_29/O}, {slvo[7][hconfig][1][26] syncrregs.r[hrdatas][26]_i_29/I0}, {slvo[6][hconfig][1][26] syncrregs.r[hrdatas][26]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_29/I2}, {slvo[5][hconfig][1][26] syncrregs.r[hrdatas][26]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][26]_i_29/I4}, {slvo[4][hconfig][1][26] syncrregs.r[hrdatas][26]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_1 - 
nets: {slvo[15][hready]__0[27] syncrregs.r[hrdatas][27]_i_1/O}, {syncrregs.r_reg[hrdatas][27]_i_2_n_0 syncrregs.r[hrdatas][27]_i_1/I0}, {syncrregs.r_reg[hrdatas][27]_i_3_n_0 syncrregs.r[hrdatas][27]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][27]_i_1/I2}, {syncrregs.r_reg[hrdatas][27]_i_4_n_0 syncrregs.r[hrdatas][27]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][27]_i_1/I4}, {syncrregs.r_reg[hrdatas][27]_i_5_n_0 syncrregs.r[hrdatas][27]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_14 - 
nets: {syncrregs.r[hrdatas][27]_i_14_n_0 syncrregs.r[hrdatas][27]_i_14/O}, {slvo[3][hconfig][6][27] syncrregs.r[hrdatas][27]_i_14/I0}, {slvo[2][hconfig][6][27] syncrregs.r[hrdatas][27]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_14/I2}, {slvo[1][hconfig][6][27] syncrregs.r[hrdatas][27]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_14/I4}, {slvo[0][hconfig][6][27] syncrregs.r[hrdatas][27]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_15 - 
nets: {syncrregs.r[hrdatas][27]_i_15_n_0 syncrregs.r[hrdatas][27]_i_15/O}, {slvo[7][hconfig][6][27] syncrregs.r[hrdatas][27]_i_15/I0}, {slvo[6][hconfig][6][27] syncrregs.r[hrdatas][27]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_15/I2}, {slvo[5][hconfig][6][27] syncrregs.r[hrdatas][27]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_15/I4}, {slvo[4][hconfig][6][27] syncrregs.r[hrdatas][27]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_16 - 
nets: {syncrregs.r[hrdatas][27]_i_16_n_0 syncrregs.r[hrdatas][27]_i_16/O}, {slvo[3][hconfig][7][27] syncrregs.r[hrdatas][27]_i_16/I0}, {slvo[2][hconfig][7][27] syncrregs.r[hrdatas][27]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_16/I2}, {slvo[1][hconfig][7][27] syncrregs.r[hrdatas][27]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_16/I4}, {slvo[0][hconfig][7][27] syncrregs.r[hrdatas][27]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_17 - 
nets: {syncrregs.r[hrdatas][27]_i_17_n_0 syncrregs.r[hrdatas][27]_i_17/O}, {slvo[7][hconfig][7][27] syncrregs.r[hrdatas][27]_i_17/I0}, {slvo[6][hconfig][7][27] syncrregs.r[hrdatas][27]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_17/I2}, {slvo[5][hconfig][7][27] syncrregs.r[hrdatas][27]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_17/I4}, {slvo[4][hconfig][7][27] syncrregs.r[hrdatas][27]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_18 - 
nets: {syncrregs.r[hrdatas][27]_i_18_n_0 syncrregs.r[hrdatas][27]_i_18/O}, {slvo[3][hconfig][4][27] syncrregs.r[hrdatas][27]_i_18/I0}, {slvo[2][hconfig][4][27] syncrregs.r[hrdatas][27]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_18/I2}, {slvo[1][hconfig][4][27] syncrregs.r[hrdatas][27]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_18/I4}, {slvo[0][hconfig][4][27] syncrregs.r[hrdatas][27]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_19 - 
nets: {syncrregs.r[hrdatas][27]_i_19_n_0 syncrregs.r[hrdatas][27]_i_19/O}, {slvo[7][hconfig][4][27] syncrregs.r[hrdatas][27]_i_19/I0}, {slvo[6][hconfig][4][27] syncrregs.r[hrdatas][27]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_19/I2}, {slvo[5][hconfig][4][27] syncrregs.r[hrdatas][27]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_19/I4}, {slvo[4][hconfig][4][27] syncrregs.r[hrdatas][27]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_20 - 
nets: {syncrregs.r[hrdatas][27]_i_20_n_0 syncrregs.r[hrdatas][27]_i_20/O}, {slvo[3][hconfig][5][27] syncrregs.r[hrdatas][27]_i_20/I0}, {slvo[2][hconfig][5][27] syncrregs.r[hrdatas][27]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_20/I2}, {slvo[1][hconfig][5][27] syncrregs.r[hrdatas][27]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_20/I4}, {slvo[0][hconfig][5][27] syncrregs.r[hrdatas][27]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_21 - 
nets: {syncrregs.r[hrdatas][27]_i_21_n_0 syncrregs.r[hrdatas][27]_i_21/O}, {slvo[7][hconfig][5][27] syncrregs.r[hrdatas][27]_i_21/I0}, {slvo[6][hconfig][5][27] syncrregs.r[hrdatas][27]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_21/I2}, {slvo[5][hconfig][5][27] syncrregs.r[hrdatas][27]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_21/I4}, {slvo[4][hconfig][5][27] syncrregs.r[hrdatas][27]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_22 - 
nets: {syncrregs.r[hrdatas][27]_i_22_n_0 syncrregs.r[hrdatas][27]_i_22/O}, {slvo[3][hconfig][2][27] syncrregs.r[hrdatas][27]_i_22/I0}, {slvo[2][hconfig][2][27] syncrregs.r[hrdatas][27]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_22/I2}, {slvo[1][hconfig][2][27] syncrregs.r[hrdatas][27]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_22/I4}, {slvo[0][hconfig][2][27] syncrregs.r[hrdatas][27]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_23 - 
nets: {syncrregs.r[hrdatas][27]_i_23_n_0 syncrregs.r[hrdatas][27]_i_23/O}, {slvo[7][hconfig][2][27] syncrregs.r[hrdatas][27]_i_23/I0}, {slvo[6][hconfig][2][27] syncrregs.r[hrdatas][27]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_23/I2}, {slvo[5][hconfig][2][27] syncrregs.r[hrdatas][27]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_23/I4}, {slvo[4][hconfig][2][27] syncrregs.r[hrdatas][27]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_24 - 
nets: {syncrregs.r[hrdatas][27]_i_24_n_0 syncrregs.r[hrdatas][27]_i_24/O}, {slvo[3][hconfig][3][27] syncrregs.r[hrdatas][27]_i_24/I0}, {slvo[2][hconfig][3][27] syncrregs.r[hrdatas][27]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_24/I2}, {slvo[1][hconfig][3][27] syncrregs.r[hrdatas][27]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_24/I4}, {slvo[0][hconfig][3][27] syncrregs.r[hrdatas][27]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_25 - 
nets: {syncrregs.r[hrdatas][27]_i_25_n_0 syncrregs.r[hrdatas][27]_i_25/O}, {slvo[7][hconfig][3][27] syncrregs.r[hrdatas][27]_i_25/I0}, {slvo[6][hconfig][3][27] syncrregs.r[hrdatas][27]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_25/I2}, {slvo[5][hconfig][3][27] syncrregs.r[hrdatas][27]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_25/I4}, {slvo[4][hconfig][3][27] syncrregs.r[hrdatas][27]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_26 - 
nets: {syncrregs.r[hrdatas][27]_i_26_n_0 syncrregs.r[hrdatas][27]_i_26/O}, {slvo[3][hconfig][0][27] syncrregs.r[hrdatas][27]_i_26/I0}, {slvo[2][hconfig][0][27] syncrregs.r[hrdatas][27]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_26/I2}, {slvo[1][hconfig][0][27] syncrregs.r[hrdatas][27]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_26/I4}, {slvo[0][hconfig][0][27] syncrregs.r[hrdatas][27]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_27 - 
nets: {syncrregs.r[hrdatas][27]_i_27_n_0 syncrregs.r[hrdatas][27]_i_27/O}, {slvo[7][hconfig][0][27] syncrregs.r[hrdatas][27]_i_27/I0}, {slvo[6][hconfig][0][27] syncrregs.r[hrdatas][27]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_27/I2}, {slvo[5][hconfig][0][27] syncrregs.r[hrdatas][27]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_27/I4}, {slvo[4][hconfig][0][27] syncrregs.r[hrdatas][27]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_28 - 
nets: {syncrregs.r[hrdatas][27]_i_28_n_0 syncrregs.r[hrdatas][27]_i_28/O}, {slvo[3][hconfig][1][27] syncrregs.r[hrdatas][27]_i_28/I0}, {slvo[2][hconfig][1][27] syncrregs.r[hrdatas][27]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_28/I2}, {slvo[1][hconfig][1][27] syncrregs.r[hrdatas][27]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_28/I4}, {slvo[0][hconfig][1][27] syncrregs.r[hrdatas][27]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][27]_i_29 - 
nets: {syncrregs.r[hrdatas][27]_i_29_n_0 syncrregs.r[hrdatas][27]_i_29/O}, {slvo[7][hconfig][1][27] syncrregs.r[hrdatas][27]_i_29/I0}, {slvo[6][hconfig][1][27] syncrregs.r[hrdatas][27]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_29/I2}, {slvo[5][hconfig][1][27] syncrregs.r[hrdatas][27]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][27]_i_29/I4}, {slvo[4][hconfig][1][27] syncrregs.r[hrdatas][27]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_1 - 
nets: {slvo[15][hready]__0[28] syncrregs.r[hrdatas][28]_i_1/O}, {syncrregs.r_reg[hrdatas][28]_i_2_n_0 syncrregs.r[hrdatas][28]_i_1/I0}, {syncrregs.r_reg[hrdatas][28]_i_3_n_0 syncrregs.r[hrdatas][28]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][28]_i_1/I2}, {syncrregs.r_reg[hrdatas][28]_i_4_n_0 syncrregs.r[hrdatas][28]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][28]_i_1/I4}, {syncrregs.r_reg[hrdatas][28]_i_5_n_0 syncrregs.r[hrdatas][28]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_14 - 
nets: {syncrregs.r[hrdatas][28]_i_14_n_0 syncrregs.r[hrdatas][28]_i_14/O}, {slvo[3][hconfig][6][28] syncrregs.r[hrdatas][28]_i_14/I0}, {slvo[2][hconfig][6][28] syncrregs.r[hrdatas][28]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_14/I2}, {slvo[1][hconfig][6][28] syncrregs.r[hrdatas][28]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_14/I4}, {slvo[0][hconfig][6][28] syncrregs.r[hrdatas][28]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_15 - 
nets: {syncrregs.r[hrdatas][28]_i_15_n_0 syncrregs.r[hrdatas][28]_i_15/O}, {slvo[7][hconfig][6][28] syncrregs.r[hrdatas][28]_i_15/I0}, {slvo[6][hconfig][6][28] syncrregs.r[hrdatas][28]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_15/I2}, {slvo[5][hconfig][6][28] syncrregs.r[hrdatas][28]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_15/I4}, {slvo[4][hconfig][6][28] syncrregs.r[hrdatas][28]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_16 - 
nets: {syncrregs.r[hrdatas][28]_i_16_n_0 syncrregs.r[hrdatas][28]_i_16/O}, {slvo[3][hconfig][7][28] syncrregs.r[hrdatas][28]_i_16/I0}, {slvo[2][hconfig][7][28] syncrregs.r[hrdatas][28]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_16/I2}, {slvo[1][hconfig][7][28] syncrregs.r[hrdatas][28]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_16/I4}, {slvo[0][hconfig][7][28] syncrregs.r[hrdatas][28]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_17 - 
nets: {syncrregs.r[hrdatas][28]_i_17_n_0 syncrregs.r[hrdatas][28]_i_17/O}, {slvo[7][hconfig][7][28] syncrregs.r[hrdatas][28]_i_17/I0}, {slvo[6][hconfig][7][28] syncrregs.r[hrdatas][28]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_17/I2}, {slvo[5][hconfig][7][28] syncrregs.r[hrdatas][28]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_17/I4}, {slvo[4][hconfig][7][28] syncrregs.r[hrdatas][28]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_18 - 
nets: {syncrregs.r[hrdatas][28]_i_18_n_0 syncrregs.r[hrdatas][28]_i_18/O}, {slvo[3][hconfig][4][28] syncrregs.r[hrdatas][28]_i_18/I0}, {slvo[2][hconfig][4][28] syncrregs.r[hrdatas][28]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_18/I2}, {slvo[1][hconfig][4][28] syncrregs.r[hrdatas][28]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_18/I4}, {slvo[0][hconfig][4][28] syncrregs.r[hrdatas][28]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_19 - 
nets: {syncrregs.r[hrdatas][28]_i_19_n_0 syncrregs.r[hrdatas][28]_i_19/O}, {slvo[7][hconfig][4][28] syncrregs.r[hrdatas][28]_i_19/I0}, {slvo[6][hconfig][4][28] syncrregs.r[hrdatas][28]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_19/I2}, {slvo[5][hconfig][4][28] syncrregs.r[hrdatas][28]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_19/I4}, {slvo[4][hconfig][4][28] syncrregs.r[hrdatas][28]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_20 - 
nets: {syncrregs.r[hrdatas][28]_i_20_n_0 syncrregs.r[hrdatas][28]_i_20/O}, {slvo[3][hconfig][5][28] syncrregs.r[hrdatas][28]_i_20/I0}, {slvo[2][hconfig][5][28] syncrregs.r[hrdatas][28]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_20/I2}, {slvo[1][hconfig][5][28] syncrregs.r[hrdatas][28]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_20/I4}, {slvo[0][hconfig][5][28] syncrregs.r[hrdatas][28]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_21 - 
nets: {syncrregs.r[hrdatas][28]_i_21_n_0 syncrregs.r[hrdatas][28]_i_21/O}, {slvo[7][hconfig][5][28] syncrregs.r[hrdatas][28]_i_21/I0}, {slvo[6][hconfig][5][28] syncrregs.r[hrdatas][28]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_21/I2}, {slvo[5][hconfig][5][28] syncrregs.r[hrdatas][28]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_21/I4}, {slvo[4][hconfig][5][28] syncrregs.r[hrdatas][28]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_22 - 
nets: {syncrregs.r[hrdatas][28]_i_22_n_0 syncrregs.r[hrdatas][28]_i_22/O}, {slvo[3][hconfig][2][28] syncrregs.r[hrdatas][28]_i_22/I0}, {slvo[2][hconfig][2][28] syncrregs.r[hrdatas][28]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_22/I2}, {slvo[1][hconfig][2][28] syncrregs.r[hrdatas][28]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_22/I4}, {slvo[0][hconfig][2][28] syncrregs.r[hrdatas][28]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_23 - 
nets: {syncrregs.r[hrdatas][28]_i_23_n_0 syncrregs.r[hrdatas][28]_i_23/O}, {slvo[7][hconfig][2][28] syncrregs.r[hrdatas][28]_i_23/I0}, {slvo[6][hconfig][2][28] syncrregs.r[hrdatas][28]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_23/I2}, {slvo[5][hconfig][2][28] syncrregs.r[hrdatas][28]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_23/I4}, {slvo[4][hconfig][2][28] syncrregs.r[hrdatas][28]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_24 - 
nets: {syncrregs.r[hrdatas][28]_i_24_n_0 syncrregs.r[hrdatas][28]_i_24/O}, {slvo[3][hconfig][3][28] syncrregs.r[hrdatas][28]_i_24/I0}, {slvo[2][hconfig][3][28] syncrregs.r[hrdatas][28]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_24/I2}, {slvo[1][hconfig][3][28] syncrregs.r[hrdatas][28]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_24/I4}, {slvo[0][hconfig][3][28] syncrregs.r[hrdatas][28]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_25 - 
nets: {syncrregs.r[hrdatas][28]_i_25_n_0 syncrregs.r[hrdatas][28]_i_25/O}, {slvo[7][hconfig][3][28] syncrregs.r[hrdatas][28]_i_25/I0}, {slvo[6][hconfig][3][28] syncrregs.r[hrdatas][28]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_25/I2}, {slvo[5][hconfig][3][28] syncrregs.r[hrdatas][28]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_25/I4}, {slvo[4][hconfig][3][28] syncrregs.r[hrdatas][28]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_26 - 
nets: {syncrregs.r[hrdatas][28]_i_26_n_0 syncrregs.r[hrdatas][28]_i_26/O}, {slvo[3][hconfig][0][28] syncrregs.r[hrdatas][28]_i_26/I0}, {slvo[2][hconfig][0][28] syncrregs.r[hrdatas][28]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_26/I2}, {slvo[1][hconfig][0][28] syncrregs.r[hrdatas][28]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_26/I4}, {slvo[0][hconfig][0][28] syncrregs.r[hrdatas][28]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_27 - 
nets: {syncrregs.r[hrdatas][28]_i_27_n_0 syncrregs.r[hrdatas][28]_i_27/O}, {slvo[7][hconfig][0][28] syncrregs.r[hrdatas][28]_i_27/I0}, {slvo[6][hconfig][0][28] syncrregs.r[hrdatas][28]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_27/I2}, {slvo[5][hconfig][0][28] syncrregs.r[hrdatas][28]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_27/I4}, {slvo[4][hconfig][0][28] syncrregs.r[hrdatas][28]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_28 - 
nets: {syncrregs.r[hrdatas][28]_i_28_n_0 syncrregs.r[hrdatas][28]_i_28/O}, {slvo[3][hconfig][1][28] syncrregs.r[hrdatas][28]_i_28/I0}, {slvo[2][hconfig][1][28] syncrregs.r[hrdatas][28]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_28/I2}, {slvo[1][hconfig][1][28] syncrregs.r[hrdatas][28]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_28/I4}, {slvo[0][hconfig][1][28] syncrregs.r[hrdatas][28]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][28]_i_29 - 
nets: {syncrregs.r[hrdatas][28]_i_29_n_0 syncrregs.r[hrdatas][28]_i_29/O}, {slvo[7][hconfig][1][28] syncrregs.r[hrdatas][28]_i_29/I0}, {slvo[6][hconfig][1][28] syncrregs.r[hrdatas][28]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_29/I2}, {slvo[5][hconfig][1][28] syncrregs.r[hrdatas][28]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][28]_i_29/I4}, {slvo[4][hconfig][1][28] syncrregs.r[hrdatas][28]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_1 - 
nets: {slvo[15][hready]__0[29] syncrregs.r[hrdatas][29]_i_1/O}, {syncrregs.r_reg[hrdatas][29]_i_2_n_0 syncrregs.r[hrdatas][29]_i_1/I0}, {syncrregs.r_reg[hrdatas][29]_i_3_n_0 syncrregs.r[hrdatas][29]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][29]_i_1/I2}, {syncrregs.r_reg[hrdatas][29]_i_4_n_0 syncrregs.r[hrdatas][29]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][29]_i_1/I4}, {syncrregs.r_reg[hrdatas][29]_i_5_n_0 syncrregs.r[hrdatas][29]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X59Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_14 - 
nets: {syncrregs.r[hrdatas][29]_i_14_n_0 syncrregs.r[hrdatas][29]_i_14/O}, {slvo[3][hconfig][6][29] syncrregs.r[hrdatas][29]_i_14/I0}, {slvo[2][hconfig][6][29] syncrregs.r[hrdatas][29]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_14/I2}, {slvo[1][hconfig][6][29] syncrregs.r[hrdatas][29]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_14/I4}, {slvo[0][hconfig][6][29] syncrregs.r[hrdatas][29]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_15 - 
nets: {syncrregs.r[hrdatas][29]_i_15_n_0 syncrregs.r[hrdatas][29]_i_15/O}, {slvo[7][hconfig][6][29] syncrregs.r[hrdatas][29]_i_15/I0}, {slvo[6][hconfig][6][29] syncrregs.r[hrdatas][29]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_15/I2}, {slvo[5][hconfig][6][29] syncrregs.r[hrdatas][29]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_15/I4}, {slvo[4][hconfig][6][29] syncrregs.r[hrdatas][29]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_16 - 
nets: {syncrregs.r[hrdatas][29]_i_16_n_0 syncrregs.r[hrdatas][29]_i_16/O}, {slvo[3][hconfig][7][29] syncrregs.r[hrdatas][29]_i_16/I0}, {slvo[2][hconfig][7][29] syncrregs.r[hrdatas][29]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_16/I2}, {slvo[1][hconfig][7][29] syncrregs.r[hrdatas][29]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_16/I4}, {slvo[0][hconfig][7][29] syncrregs.r[hrdatas][29]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_17 - 
nets: {syncrregs.r[hrdatas][29]_i_17_n_0 syncrregs.r[hrdatas][29]_i_17/O}, {slvo[7][hconfig][7][29] syncrregs.r[hrdatas][29]_i_17/I0}, {slvo[6][hconfig][7][29] syncrregs.r[hrdatas][29]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_17/I2}, {slvo[5][hconfig][7][29] syncrregs.r[hrdatas][29]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_17/I4}, {slvo[4][hconfig][7][29] syncrregs.r[hrdatas][29]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_18 - 
nets: {syncrregs.r[hrdatas][29]_i_18_n_0 syncrregs.r[hrdatas][29]_i_18/O}, {slvo[3][hconfig][4][29] syncrregs.r[hrdatas][29]_i_18/I0}, {slvo[2][hconfig][4][29] syncrregs.r[hrdatas][29]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_18/I2}, {slvo[1][hconfig][4][29] syncrregs.r[hrdatas][29]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_18/I4}, {slvo[0][hconfig][4][29] syncrregs.r[hrdatas][29]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_19 - 
nets: {syncrregs.r[hrdatas][29]_i_19_n_0 syncrregs.r[hrdatas][29]_i_19/O}, {slvo[7][hconfig][4][29] syncrregs.r[hrdatas][29]_i_19/I0}, {slvo[6][hconfig][4][29] syncrregs.r[hrdatas][29]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_19/I2}, {slvo[5][hconfig][4][29] syncrregs.r[hrdatas][29]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_19/I4}, {slvo[4][hconfig][4][29] syncrregs.r[hrdatas][29]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_20 - 
nets: {syncrregs.r[hrdatas][29]_i_20_n_0 syncrregs.r[hrdatas][29]_i_20/O}, {slvo[3][hconfig][5][29] syncrregs.r[hrdatas][29]_i_20/I0}, {slvo[2][hconfig][5][29] syncrregs.r[hrdatas][29]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_20/I2}, {slvo[1][hconfig][5][29] syncrregs.r[hrdatas][29]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_20/I4}, {slvo[0][hconfig][5][29] syncrregs.r[hrdatas][29]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_21 - 
nets: {syncrregs.r[hrdatas][29]_i_21_n_0 syncrregs.r[hrdatas][29]_i_21/O}, {slvo[7][hconfig][5][29] syncrregs.r[hrdatas][29]_i_21/I0}, {slvo[6][hconfig][5][29] syncrregs.r[hrdatas][29]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_21/I2}, {slvo[5][hconfig][5][29] syncrregs.r[hrdatas][29]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_21/I4}, {slvo[4][hconfig][5][29] syncrregs.r[hrdatas][29]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X58Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_22 - 
nets: {syncrregs.r[hrdatas][29]_i_22_n_0 syncrregs.r[hrdatas][29]_i_22/O}, {slvo[3][hconfig][2][29] syncrregs.r[hrdatas][29]_i_22/I0}, {slvo[2][hconfig][2][29] syncrregs.r[hrdatas][29]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_22/I2}, {slvo[1][hconfig][2][29] syncrregs.r[hrdatas][29]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_22/I4}, {slvo[0][hconfig][2][29] syncrregs.r[hrdatas][29]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_23 - 
nets: {syncrregs.r[hrdatas][29]_i_23_n_0 syncrregs.r[hrdatas][29]_i_23/O}, {slvo[7][hconfig][2][29] syncrregs.r[hrdatas][29]_i_23/I0}, {slvo[6][hconfig][2][29] syncrregs.r[hrdatas][29]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_23/I2}, {slvo[5][hconfig][2][29] syncrregs.r[hrdatas][29]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_23/I4}, {slvo[4][hconfig][2][29] syncrregs.r[hrdatas][29]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_24 - 
nets: {syncrregs.r[hrdatas][29]_i_24_n_0 syncrregs.r[hrdatas][29]_i_24/O}, {slvo[3][hconfig][3][29] syncrregs.r[hrdatas][29]_i_24/I0}, {slvo[2][hconfig][3][29] syncrregs.r[hrdatas][29]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_24/I2}, {slvo[1][hconfig][3][29] syncrregs.r[hrdatas][29]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_24/I4}, {slvo[0][hconfig][3][29] syncrregs.r[hrdatas][29]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_25 - 
nets: {syncrregs.r[hrdatas][29]_i_25_n_0 syncrregs.r[hrdatas][29]_i_25/O}, {slvo[7][hconfig][3][29] syncrregs.r[hrdatas][29]_i_25/I0}, {slvo[6][hconfig][3][29] syncrregs.r[hrdatas][29]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_25/I2}, {slvo[5][hconfig][3][29] syncrregs.r[hrdatas][29]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_25/I4}, {slvo[4][hconfig][3][29] syncrregs.r[hrdatas][29]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X61Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_26 - 
nets: {syncrregs.r[hrdatas][29]_i_26_n_0 syncrregs.r[hrdatas][29]_i_26/O}, {slvo[3][hconfig][0][29] syncrregs.r[hrdatas][29]_i_26/I0}, {slvo[2][hconfig][0][29] syncrregs.r[hrdatas][29]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_26/I2}, {slvo[1][hconfig][0][29] syncrregs.r[hrdatas][29]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_26/I4}, {slvo[0][hconfig][0][29] syncrregs.r[hrdatas][29]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_27 - 
nets: {syncrregs.r[hrdatas][29]_i_27_n_0 syncrregs.r[hrdatas][29]_i_27/O}, {slvo[7][hconfig][0][29] syncrregs.r[hrdatas][29]_i_27/I0}, {slvo[6][hconfig][0][29] syncrregs.r[hrdatas][29]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_27/I2}, {slvo[5][hconfig][0][29] syncrregs.r[hrdatas][29]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_27/I4}, {slvo[4][hconfig][0][29] syncrregs.r[hrdatas][29]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_28 - 
nets: {syncrregs.r[hrdatas][29]_i_28_n_0 syncrregs.r[hrdatas][29]_i_28/O}, {slvo[3][hconfig][1][29] syncrregs.r[hrdatas][29]_i_28/I0}, {slvo[2][hconfig][1][29] syncrregs.r[hrdatas][29]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_28/I2}, {slvo[1][hconfig][1][29] syncrregs.r[hrdatas][29]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_28/I4}, {slvo[0][hconfig][1][29] syncrregs.r[hrdatas][29]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][29]_i_29 - 
nets: {syncrregs.r[hrdatas][29]_i_29_n_0 syncrregs.r[hrdatas][29]_i_29/O}, {slvo[7][hconfig][1][29] syncrregs.r[hrdatas][29]_i_29/I0}, {slvo[6][hconfig][1][29] syncrregs.r[hrdatas][29]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_29/I2}, {slvo[5][hconfig][1][29] syncrregs.r[hrdatas][29]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][29]_i_29/I4}, {slvo[4][hconfig][1][29] syncrregs.r[hrdatas][29]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X60Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_1 - 
nets: {slvo[15][hready]__0[2] syncrregs.r[hrdatas][2]_i_1/O}, {syncrregs.r_reg[hrdatas][2]_i_2_n_0 syncrregs.r[hrdatas][2]_i_1/I0}, {syncrregs.r_reg[hrdatas][2]_i_3_n_0 syncrregs.r[hrdatas][2]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][2]_i_1/I2}, {syncrregs.r_reg[hrdatas][2]_i_4_n_0 syncrregs.r[hrdatas][2]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][2]_i_1/I4}, {syncrregs.r_reg[hrdatas][2]_i_5_n_0 syncrregs.r[hrdatas][2]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_14 - 
nets: {syncrregs.r[hrdatas][2]_i_14_n_0 syncrregs.r[hrdatas][2]_i_14/O}, {slvo[3][hconfig][6][2] syncrregs.r[hrdatas][2]_i_14/I0}, {slvo[2][hconfig][6][2] syncrregs.r[hrdatas][2]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_14/I2}, {slvo[1][hconfig][6][2] syncrregs.r[hrdatas][2]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_14/I4}, {slvo[0][hconfig][6][2] syncrregs.r[hrdatas][2]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_15 - 
nets: {syncrregs.r[hrdatas][2]_i_15_n_0 syncrregs.r[hrdatas][2]_i_15/O}, {slvo[7][hconfig][6][2] syncrregs.r[hrdatas][2]_i_15/I0}, {slvo[6][hconfig][6][2] syncrregs.r[hrdatas][2]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_15/I2}, {slvo[5][hconfig][6][2] syncrregs.r[hrdatas][2]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_15/I4}, {slvo[4][hconfig][6][2] syncrregs.r[hrdatas][2]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_16 - 
nets: {syncrregs.r[hrdatas][2]_i_16_n_0 syncrregs.r[hrdatas][2]_i_16/O}, {slvo[3][hconfig][7][2] syncrregs.r[hrdatas][2]_i_16/I0}, {slvo[2][hconfig][7][2] syncrregs.r[hrdatas][2]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_16/I2}, {slvo[1][hconfig][7][2] syncrregs.r[hrdatas][2]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_16/I4}, {slvo[0][hconfig][7][2] syncrregs.r[hrdatas][2]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_17 - 
nets: {syncrregs.r[hrdatas][2]_i_17_n_0 syncrregs.r[hrdatas][2]_i_17/O}, {slvo[7][hconfig][7][2] syncrregs.r[hrdatas][2]_i_17/I0}, {slvo[6][hconfig][7][2] syncrregs.r[hrdatas][2]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_17/I2}, {slvo[5][hconfig][7][2] syncrregs.r[hrdatas][2]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_17/I4}, {slvo[4][hconfig][7][2] syncrregs.r[hrdatas][2]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_18 - 
nets: {syncrregs.r[hrdatas][2]_i_18_n_0 syncrregs.r[hrdatas][2]_i_18/O}, {slvo[3][hconfig][4][2] syncrregs.r[hrdatas][2]_i_18/I0}, {slvo[2][hconfig][4][2] syncrregs.r[hrdatas][2]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_18/I2}, {slvo[1][hconfig][4][2] syncrregs.r[hrdatas][2]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_18/I4}, {slvo[0][hconfig][4][2] syncrregs.r[hrdatas][2]_i_18/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_19 - 
nets: {syncrregs.r[hrdatas][2]_i_19_n_0 syncrregs.r[hrdatas][2]_i_19/O}, {slvo[7][hconfig][4][2] syncrregs.r[hrdatas][2]_i_19/I0}, {slvo[6][hconfig][4][2] syncrregs.r[hrdatas][2]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_19/I2}, {slvo[5][hconfig][4][2] syncrregs.r[hrdatas][2]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_19/I4}, {slvo[4][hconfig][4][2] syncrregs.r[hrdatas][2]_i_19/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_20 - 
nets: {syncrregs.r[hrdatas][2]_i_20_n_0 syncrregs.r[hrdatas][2]_i_20/O}, {slvo[3][hconfig][5][2] syncrregs.r[hrdatas][2]_i_20/I0}, {slvo[2][hconfig][5][2] syncrregs.r[hrdatas][2]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_20/I2}, {slvo[1][hconfig][5][2] syncrregs.r[hrdatas][2]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_20/I4}, {slvo[0][hconfig][5][2] syncrregs.r[hrdatas][2]_i_20/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_21 - 
nets: {syncrregs.r[hrdatas][2]_i_21_n_0 syncrregs.r[hrdatas][2]_i_21/O}, {slvo[7][hconfig][5][2] syncrregs.r[hrdatas][2]_i_21/I0}, {slvo[6][hconfig][5][2] syncrregs.r[hrdatas][2]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_21/I2}, {slvo[5][hconfig][5][2] syncrregs.r[hrdatas][2]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_21/I4}, {slvo[4][hconfig][5][2] syncrregs.r[hrdatas][2]_i_21/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_22 - 
nets: {syncrregs.r[hrdatas][2]_i_22_n_0 syncrregs.r[hrdatas][2]_i_22/O}, {slvo[3][hconfig][2][2] syncrregs.r[hrdatas][2]_i_22/I0}, {slvo[2][hconfig][2][2] syncrregs.r[hrdatas][2]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_22/I2}, {slvo[1][hconfig][2][2] syncrregs.r[hrdatas][2]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_22/I4}, {slvo[0][hconfig][2][2] syncrregs.r[hrdatas][2]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_23 - 
nets: {syncrregs.r[hrdatas][2]_i_23_n_0 syncrregs.r[hrdatas][2]_i_23/O}, {slvo[7][hconfig][2][2] syncrregs.r[hrdatas][2]_i_23/I0}, {slvo[6][hconfig][2][2] syncrregs.r[hrdatas][2]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_23/I2}, {slvo[5][hconfig][2][2] syncrregs.r[hrdatas][2]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_23/I4}, {slvo[4][hconfig][2][2] syncrregs.r[hrdatas][2]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_24 - 
nets: {syncrregs.r[hrdatas][2]_i_24_n_0 syncrregs.r[hrdatas][2]_i_24/O}, {slvo[3][hconfig][3][2] syncrregs.r[hrdatas][2]_i_24/I0}, {slvo[2][hconfig][3][2] syncrregs.r[hrdatas][2]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_24/I2}, {slvo[1][hconfig][3][2] syncrregs.r[hrdatas][2]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_24/I4}, {slvo[0][hconfig][3][2] syncrregs.r[hrdatas][2]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_25 - 
nets: {syncrregs.r[hrdatas][2]_i_25_n_0 syncrregs.r[hrdatas][2]_i_25/O}, {slvo[7][hconfig][3][2] syncrregs.r[hrdatas][2]_i_25/I0}, {slvo[6][hconfig][3][2] syncrregs.r[hrdatas][2]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_25/I2}, {slvo[5][hconfig][3][2] syncrregs.r[hrdatas][2]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_25/I4}, {slvo[4][hconfig][3][2] syncrregs.r[hrdatas][2]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_26 - 
nets: {syncrregs.r[hrdatas][2]_i_26_n_0 syncrregs.r[hrdatas][2]_i_26/O}, {slvo[3][hconfig][0][2] syncrregs.r[hrdatas][2]_i_26/I0}, {slvo[2][hconfig][0][2] syncrregs.r[hrdatas][2]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_26/I2}, {slvo[1][hconfig][0][2] syncrregs.r[hrdatas][2]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_26/I4}, {slvo[0][hconfig][0][2] syncrregs.r[hrdatas][2]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_27 - 
nets: {syncrregs.r[hrdatas][2]_i_27_n_0 syncrregs.r[hrdatas][2]_i_27/O}, {slvo[7][hconfig][0][2] syncrregs.r[hrdatas][2]_i_27/I0}, {slvo[6][hconfig][0][2] syncrregs.r[hrdatas][2]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_27/I2}, {slvo[5][hconfig][0][2] syncrregs.r[hrdatas][2]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_27/I4}, {slvo[4][hconfig][0][2] syncrregs.r[hrdatas][2]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_28 - 
nets: {syncrregs.r[hrdatas][2]_i_28_n_0 syncrregs.r[hrdatas][2]_i_28/O}, {slvo[3][hconfig][1][2] syncrregs.r[hrdatas][2]_i_28/I0}, {slvo[2][hconfig][1][2] syncrregs.r[hrdatas][2]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_28/I2}, {slvo[1][hconfig][1][2] syncrregs.r[hrdatas][2]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_28/I4}, {slvo[0][hconfig][1][2] syncrregs.r[hrdatas][2]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][2]_i_29 - 
nets: {syncrregs.r[hrdatas][2]_i_29_n_0 syncrregs.r[hrdatas][2]_i_29/O}, {slvo[7][hconfig][1][2] syncrregs.r[hrdatas][2]_i_29/I0}, {slvo[6][hconfig][1][2] syncrregs.r[hrdatas][2]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_29/I2}, {slvo[5][hconfig][1][2] syncrregs.r[hrdatas][2]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][2]_i_29/I4}, {slvo[4][hconfig][1][2] syncrregs.r[hrdatas][2]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_1 - 
nets: {slvo[15][hready]__0[30] syncrregs.r[hrdatas][30]_i_1/O}, {syncrregs.r_reg[hrdatas][30]_i_2_n_0 syncrregs.r[hrdatas][30]_i_1/I0}, {syncrregs.r_reg[hrdatas][30]_i_3_n_0 syncrregs.r[hrdatas][30]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][30]_i_1/I2}, {syncrregs.r_reg[hrdatas][30]_i_4_n_0 syncrregs.r[hrdatas][30]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][30]_i_1/I4}, {syncrregs.r_reg[hrdatas][30]_i_5_n_0 syncrregs.r[hrdatas][30]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_14 - 
nets: {syncrregs.r[hrdatas][30]_i_14_n_0 syncrregs.r[hrdatas][30]_i_14/O}, {slvo[3][hconfig][6][30] syncrregs.r[hrdatas][30]_i_14/I0}, {slvo[2][hconfig][6][30] syncrregs.r[hrdatas][30]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_14/I2}, {slvo[1][hconfig][6][30] syncrregs.r[hrdatas][30]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_14/I4}, {slvo[0][hconfig][6][30] syncrregs.r[hrdatas][30]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_15 - 
nets: {syncrregs.r[hrdatas][30]_i_15_n_0 syncrregs.r[hrdatas][30]_i_15/O}, {slvo[7][hconfig][6][30] syncrregs.r[hrdatas][30]_i_15/I0}, {slvo[6][hconfig][6][30] syncrregs.r[hrdatas][30]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_15/I2}, {slvo[5][hconfig][6][30] syncrregs.r[hrdatas][30]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_15/I4}, {slvo[4][hconfig][6][30] syncrregs.r[hrdatas][30]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_16 - 
nets: {syncrregs.r[hrdatas][30]_i_16_n_0 syncrregs.r[hrdatas][30]_i_16/O}, {slvo[3][hconfig][7][30] syncrregs.r[hrdatas][30]_i_16/I0}, {slvo[2][hconfig][7][30] syncrregs.r[hrdatas][30]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_16/I2}, {slvo[1][hconfig][7][30] syncrregs.r[hrdatas][30]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_16/I4}, {slvo[0][hconfig][7][30] syncrregs.r[hrdatas][30]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_17 - 
nets: {syncrregs.r[hrdatas][30]_i_17_n_0 syncrregs.r[hrdatas][30]_i_17/O}, {slvo[7][hconfig][7][30] syncrregs.r[hrdatas][30]_i_17/I0}, {slvo[6][hconfig][7][30] syncrregs.r[hrdatas][30]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_17/I2}, {slvo[5][hconfig][7][30] syncrregs.r[hrdatas][30]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_17/I4}, {slvo[4][hconfig][7][30] syncrregs.r[hrdatas][30]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_18 - 
nets: {syncrregs.r[hrdatas][30]_i_18_n_0 syncrregs.r[hrdatas][30]_i_18/O}, {slvo[3][hconfig][4][30] syncrregs.r[hrdatas][30]_i_18/I0}, {slvo[2][hconfig][4][30] syncrregs.r[hrdatas][30]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_18/I2}, {slvo[1][hconfig][4][30] syncrregs.r[hrdatas][30]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_18/I4}, {slvo[0][hconfig][4][30] syncrregs.r[hrdatas][30]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_19 - 
nets: {syncrregs.r[hrdatas][30]_i_19_n_0 syncrregs.r[hrdatas][30]_i_19/O}, {slvo[7][hconfig][4][30] syncrregs.r[hrdatas][30]_i_19/I0}, {slvo[6][hconfig][4][30] syncrregs.r[hrdatas][30]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_19/I2}, {slvo[5][hconfig][4][30] syncrregs.r[hrdatas][30]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_19/I4}, {slvo[4][hconfig][4][30] syncrregs.r[hrdatas][30]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_20 - 
nets: {syncrregs.r[hrdatas][30]_i_20_n_0 syncrregs.r[hrdatas][30]_i_20/O}, {slvo[3][hconfig][5][30] syncrregs.r[hrdatas][30]_i_20/I0}, {slvo[2][hconfig][5][30] syncrregs.r[hrdatas][30]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_20/I2}, {slvo[1][hconfig][5][30] syncrregs.r[hrdatas][30]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_20/I4}, {slvo[0][hconfig][5][30] syncrregs.r[hrdatas][30]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_21 - 
nets: {syncrregs.r[hrdatas][30]_i_21_n_0 syncrregs.r[hrdatas][30]_i_21/O}, {slvo[7][hconfig][5][30] syncrregs.r[hrdatas][30]_i_21/I0}, {slvo[6][hconfig][5][30] syncrregs.r[hrdatas][30]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_21/I2}, {slvo[5][hconfig][5][30] syncrregs.r[hrdatas][30]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_21/I4}, {slvo[4][hconfig][5][30] syncrregs.r[hrdatas][30]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_22 - 
nets: {syncrregs.r[hrdatas][30]_i_22_n_0 syncrregs.r[hrdatas][30]_i_22/O}, {slvo[3][hconfig][2][30] syncrregs.r[hrdatas][30]_i_22/I0}, {slvo[2][hconfig][2][30] syncrregs.r[hrdatas][30]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_22/I2}, {slvo[1][hconfig][2][30] syncrregs.r[hrdatas][30]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_22/I4}, {slvo[0][hconfig][2][30] syncrregs.r[hrdatas][30]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_23 - 
nets: {syncrregs.r[hrdatas][30]_i_23_n_0 syncrregs.r[hrdatas][30]_i_23/O}, {slvo[7][hconfig][2][30] syncrregs.r[hrdatas][30]_i_23/I0}, {slvo[6][hconfig][2][30] syncrregs.r[hrdatas][30]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_23/I2}, {slvo[5][hconfig][2][30] syncrregs.r[hrdatas][30]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_23/I4}, {slvo[4][hconfig][2][30] syncrregs.r[hrdatas][30]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_24 - 
nets: {syncrregs.r[hrdatas][30]_i_24_n_0 syncrregs.r[hrdatas][30]_i_24/O}, {slvo[3][hconfig][3][30] syncrregs.r[hrdatas][30]_i_24/I0}, {slvo[2][hconfig][3][30] syncrregs.r[hrdatas][30]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_24/I2}, {slvo[1][hconfig][3][30] syncrregs.r[hrdatas][30]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_24/I4}, {slvo[0][hconfig][3][30] syncrregs.r[hrdatas][30]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_25 - 
nets: {syncrregs.r[hrdatas][30]_i_25_n_0 syncrregs.r[hrdatas][30]_i_25/O}, {slvo[7][hconfig][3][30] syncrregs.r[hrdatas][30]_i_25/I0}, {slvo[6][hconfig][3][30] syncrregs.r[hrdatas][30]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_25/I2}, {slvo[5][hconfig][3][30] syncrregs.r[hrdatas][30]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_25/I4}, {slvo[4][hconfig][3][30] syncrregs.r[hrdatas][30]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_26 - 
nets: {syncrregs.r[hrdatas][30]_i_26_n_0 syncrregs.r[hrdatas][30]_i_26/O}, {slvo[3][hconfig][0][30] syncrregs.r[hrdatas][30]_i_26/I0}, {slvo[2][hconfig][0][30] syncrregs.r[hrdatas][30]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_26/I2}, {slvo[1][hconfig][0][30] syncrregs.r[hrdatas][30]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_26/I4}, {slvo[0][hconfig][0][30] syncrregs.r[hrdatas][30]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_27 - 
nets: {syncrregs.r[hrdatas][30]_i_27_n_0 syncrregs.r[hrdatas][30]_i_27/O}, {slvo[7][hconfig][0][30] syncrregs.r[hrdatas][30]_i_27/I0}, {slvo[6][hconfig][0][30] syncrregs.r[hrdatas][30]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_27/I2}, {slvo[5][hconfig][0][30] syncrregs.r[hrdatas][30]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_27/I4}, {slvo[4][hconfig][0][30] syncrregs.r[hrdatas][30]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_28 - 
nets: {syncrregs.r[hrdatas][30]_i_28_n_0 syncrregs.r[hrdatas][30]_i_28/O}, {slvo[3][hconfig][1][30] syncrregs.r[hrdatas][30]_i_28/I0}, {slvo[2][hconfig][1][30] syncrregs.r[hrdatas][30]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_28/I2}, {slvo[1][hconfig][1][30] syncrregs.r[hrdatas][30]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_28/I4}, {slvo[0][hconfig][1][30] syncrregs.r[hrdatas][30]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][30]_i_29 - 
nets: {syncrregs.r[hrdatas][30]_i_29_n_0 syncrregs.r[hrdatas][30]_i_29/O}, {slvo[7][hconfig][1][30] syncrregs.r[hrdatas][30]_i_29/I0}, {slvo[6][hconfig][1][30] syncrregs.r[hrdatas][30]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_29/I2}, {slvo[5][hconfig][1][30] syncrregs.r[hrdatas][30]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][30]_i_29/I4}, {slvo[4][hconfig][1][30] syncrregs.r[hrdatas][30]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_1 - 
nets: {v[hrdatas][31] syncrregs.r[hrdatas][31]_i_1/O}, {sel0[4] syncrregs.r[hrdatas][31]_i_1/I0}, {sel0[5] syncrregs.r[hrdatas][31]_i_1/I1}, {syncrregs.r[hrdatas][31]_i_3_n_0 syncrregs.r[hrdatas][31]_i_1/I2}, {sel0[3] syncrregs.r[hrdatas][31]_i_1/I3}, {sel0[6] syncrregs.r[hrdatas][31]_i_1/I4}, {p_179_out syncrregs.r[hrdatas][31]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h80000000F7FFFFFF, 
LOC: SLICE_X73Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_17 - 
nets: {syncrregs.r[hrdatas][31]_i_17_n_0 syncrregs.r[hrdatas][31]_i_17/O}, {slvo[3][hconfig][6][31] syncrregs.r[hrdatas][31]_i_17/I0}, {slvo[2][hconfig][6][31] syncrregs.r[hrdatas][31]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_17/I2}, {slvo[1][hconfig][6][31] syncrregs.r[hrdatas][31]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_17/I4}, {slvo[0][hconfig][6][31] syncrregs.r[hrdatas][31]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_18 - 
nets: {syncrregs.r[hrdatas][31]_i_18_n_0 syncrregs.r[hrdatas][31]_i_18/O}, {slvo[7][hconfig][6][31] syncrregs.r[hrdatas][31]_i_18/I0}, {slvo[6][hconfig][6][31] syncrregs.r[hrdatas][31]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_18/I2}, {slvo[5][hconfig][6][31] syncrregs.r[hrdatas][31]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_18/I4}, {slvo[4][hconfig][6][31] syncrregs.r[hrdatas][31]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_19 - 
nets: {syncrregs.r[hrdatas][31]_i_19_n_0 syncrregs.r[hrdatas][31]_i_19/O}, {slvo[3][hconfig][7][31] syncrregs.r[hrdatas][31]_i_19/I0}, {slvo[2][hconfig][7][31] syncrregs.r[hrdatas][31]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_19/I2}, {slvo[1][hconfig][7][31] syncrregs.r[hrdatas][31]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_19/I4}, {slvo[0][hconfig][7][31] syncrregs.r[hrdatas][31]_i_19/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_2 - 
nets: {slvo[15][hready]__0[31] syncrregs.r[hrdatas][31]_i_2/O}, {syncrregs.r_reg[hrdatas][31]_i_5_n_0 syncrregs.r[hrdatas][31]_i_2/I0}, {syncrregs.r_reg[hrdatas][31]_i_6_n_0 syncrregs.r[hrdatas][31]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][31]_i_2/I2}, {syncrregs.r_reg[hrdatas][31]_i_7_n_0 syncrregs.r[hrdatas][31]_i_2/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][31]_i_2/I4}, {syncrregs.r_reg[hrdatas][31]_i_8_n_0 syncrregs.r[hrdatas][31]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_20 - 
nets: {syncrregs.r[hrdatas][31]_i_20_n_0 syncrregs.r[hrdatas][31]_i_20/O}, {slvo[7][hconfig][7][31] syncrregs.r[hrdatas][31]_i_20/I0}, {slvo[6][hconfig][7][31] syncrregs.r[hrdatas][31]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_20/I2}, {slvo[5][hconfig][7][31] syncrregs.r[hrdatas][31]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_20/I4}, {slvo[4][hconfig][7][31] syncrregs.r[hrdatas][31]_i_20/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_21 - 
nets: {syncrregs.r[hrdatas][31]_i_21_n_0 syncrregs.r[hrdatas][31]_i_21/O}, {slvo[3][hconfig][4][31] syncrregs.r[hrdatas][31]_i_21/I0}, {slvo[2][hconfig][4][31] syncrregs.r[hrdatas][31]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_21/I2}, {slvo[1][hconfig][4][31] syncrregs.r[hrdatas][31]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_21/I4}, {slvo[0][hconfig][4][31] syncrregs.r[hrdatas][31]_i_21/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_22 - 
nets: {syncrregs.r[hrdatas][31]_i_22_n_0 syncrregs.r[hrdatas][31]_i_22/O}, {slvo[7][hconfig][4][31] syncrregs.r[hrdatas][31]_i_22/I0}, {slvo[6][hconfig][4][31] syncrregs.r[hrdatas][31]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_22/I2}, {slvo[5][hconfig][4][31] syncrregs.r[hrdatas][31]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_22/I4}, {slvo[4][hconfig][4][31] syncrregs.r[hrdatas][31]_i_22/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_23 - 
nets: {syncrregs.r[hrdatas][31]_i_23_n_0 syncrregs.r[hrdatas][31]_i_23/O}, {slvo[3][hconfig][5][31] syncrregs.r[hrdatas][31]_i_23/I0}, {slvo[2][hconfig][5][31] syncrregs.r[hrdatas][31]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_23/I2}, {slvo[1][hconfig][5][31] syncrregs.r[hrdatas][31]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_23/I4}, {slvo[0][hconfig][5][31] syncrregs.r[hrdatas][31]_i_23/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_24 - 
nets: {syncrregs.r[hrdatas][31]_i_24_n_0 syncrregs.r[hrdatas][31]_i_24/O}, {slvo[7][hconfig][5][31] syncrregs.r[hrdatas][31]_i_24/I0}, {slvo[6][hconfig][5][31] syncrregs.r[hrdatas][31]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_24/I2}, {slvo[5][hconfig][5][31] syncrregs.r[hrdatas][31]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_24/I4}, {slvo[4][hconfig][5][31] syncrregs.r[hrdatas][31]_i_24/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_25 - 
nets: {syncrregs.r[hrdatas][31]_i_25_n_0 syncrregs.r[hrdatas][31]_i_25/O}, {slvo[3][hconfig][2][31] syncrregs.r[hrdatas][31]_i_25/I0}, {slvo[2][hconfig][2][31] syncrregs.r[hrdatas][31]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_25/I2}, {slvo[1][hconfig][2][31] syncrregs.r[hrdatas][31]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_25/I4}, {slvo[0][hconfig][2][31] syncrregs.r[hrdatas][31]_i_25/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_26 - 
nets: {syncrregs.r[hrdatas][31]_i_26_n_0 syncrregs.r[hrdatas][31]_i_26/O}, {slvo[7][hconfig][2][31] syncrregs.r[hrdatas][31]_i_26/I0}, {slvo[6][hconfig][2][31] syncrregs.r[hrdatas][31]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_26/I2}, {slvo[5][hconfig][2][31] syncrregs.r[hrdatas][31]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_26/I4}, {slvo[4][hconfig][2][31] syncrregs.r[hrdatas][31]_i_26/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_27 - 
nets: {syncrregs.r[hrdatas][31]_i_27_n_0 syncrregs.r[hrdatas][31]_i_27/O}, {slvo[3][hconfig][3][31] syncrregs.r[hrdatas][31]_i_27/I0}, {slvo[2][hconfig][3][31] syncrregs.r[hrdatas][31]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_27/I2}, {slvo[1][hconfig][3][31] syncrregs.r[hrdatas][31]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_27/I4}, {slvo[0][hconfig][3][31] syncrregs.r[hrdatas][31]_i_27/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_28 - 
nets: {syncrregs.r[hrdatas][31]_i_28_n_0 syncrregs.r[hrdatas][31]_i_28/O}, {slvo[7][hconfig][3][31] syncrregs.r[hrdatas][31]_i_28/I0}, {slvo[6][hconfig][3][31] syncrregs.r[hrdatas][31]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_28/I2}, {slvo[5][hconfig][3][31] syncrregs.r[hrdatas][31]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_28/I4}, {slvo[4][hconfig][3][31] syncrregs.r[hrdatas][31]_i_28/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_29 - 
nets: {syncrregs.r[hrdatas][31]_i_29_n_0 syncrregs.r[hrdatas][31]_i_29/O}, {slvo[3][hconfig][0][31] syncrregs.r[hrdatas][31]_i_29/I0}, {slvo[2][hconfig][0][31] syncrregs.r[hrdatas][31]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_29/I2}, {slvo[1][hconfig][0][31] syncrregs.r[hrdatas][31]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_29/I4}, {slvo[0][hconfig][0][31] syncrregs.r[hrdatas][31]_i_29/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_3 - 
nets: {syncrregs.r[hrdatas][31]_i_3_n_0 syncrregs.r[hrdatas][31]_i_3/O}, {sel0[1] syncrregs.r[hrdatas][31]_i_3/I0}, {sel0[2] syncrregs.r[hrdatas][31]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][31]_i_3/I2}, {p_179_out syncrregs.r[hrdatas][31]_i_3/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h80FF, 
LOC: SLICE_X73Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

syncrregs.r[hrdatas][31]_i_30 - 
nets: {syncrregs.r[hrdatas][31]_i_30_n_0 syncrregs.r[hrdatas][31]_i_30/O}, {slvo[7][hconfig][0][31] syncrregs.r[hrdatas][31]_i_30/I0}, {slvo[6][hconfig][0][31] syncrregs.r[hrdatas][31]_i_30/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_30/I2}, {slvo[5][hconfig][0][31] syncrregs.r[hrdatas][31]_i_30/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_30/I4}, {slvo[4][hconfig][0][31] syncrregs.r[hrdatas][31]_i_30/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_31 - 
nets: {syncrregs.r[hrdatas][31]_i_31_n_0 syncrregs.r[hrdatas][31]_i_31/O}, {slvo[3][hconfig][1][31] syncrregs.r[hrdatas][31]_i_31/I0}, {slvo[2][hconfig][1][31] syncrregs.r[hrdatas][31]_i_31/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_31/I2}, {slvo[1][hconfig][1][31] syncrregs.r[hrdatas][31]_i_31/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_31/I4}, {slvo[0][hconfig][1][31] syncrregs.r[hrdatas][31]_i_31/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_32 - 
nets: {syncrregs.r[hrdatas][31]_i_32_n_0 syncrregs.r[hrdatas][31]_i_32/O}, {slvo[7][hconfig][1][31] syncrregs.r[hrdatas][31]_i_32/I0}, {slvo[6][hconfig][1][31] syncrregs.r[hrdatas][31]_i_32/I1}, {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_32/I2}, {slvo[5][hconfig][1][31] syncrregs.r[hrdatas][31]_i_32/I3}, {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r[hrdatas][31]_i_32/I4}, {slvo[4][hconfig][1][31] syncrregs.r[hrdatas][31]_i_32/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][31]_i_4 - 
nets: {p_179_out syncrregs.r[hrdatas][31]_i_4/O}, {sel0[5] syncrregs.r[hrdatas][31]_i_4/I0}, {sel0[4] syncrregs.r[hrdatas][31]_i_4/I1}, {sel0[6] syncrregs.r[hrdatas][31]_i_4/I2}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][31]_i_4/I3}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r[hrdatas][31]_i_4/I4}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][31]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h0100010001000101, 
LOC: SLICE_X74Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_1 - 
nets: {slvo[15][hready]__0[3] syncrregs.r[hrdatas][3]_i_1/O}, {syncrregs.r_reg[hrdatas][3]_i_2_n_0 syncrregs.r[hrdatas][3]_i_1/I0}, {syncrregs.r_reg[hrdatas][3]_i_3_n_0 syncrregs.r[hrdatas][3]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][3]_i_1/I2}, {syncrregs.r_reg[hrdatas][3]_i_4_n_0 syncrregs.r[hrdatas][3]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][3]_i_1/I4}, {syncrregs.r_reg[hrdatas][3]_i_5_n_0 syncrregs.r[hrdatas][3]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_14 - 
nets: {syncrregs.r[hrdatas][3]_i_14_n_0 syncrregs.r[hrdatas][3]_i_14/O}, {slvo[3][hconfig][6][3] syncrregs.r[hrdatas][3]_i_14/I0}, {slvo[2][hconfig][6][3] syncrregs.r[hrdatas][3]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_14/I2}, {slvo[1][hconfig][6][3] syncrregs.r[hrdatas][3]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_14/I4}, {slvo[0][hconfig][6][3] syncrregs.r[hrdatas][3]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_15 - 
nets: {syncrregs.r[hrdatas][3]_i_15_n_0 syncrregs.r[hrdatas][3]_i_15/O}, {slvo[7][hconfig][6][3] syncrregs.r[hrdatas][3]_i_15/I0}, {slvo[6][hconfig][6][3] syncrregs.r[hrdatas][3]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_15/I2}, {slvo[5][hconfig][6][3] syncrregs.r[hrdatas][3]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_15/I4}, {slvo[4][hconfig][6][3] syncrregs.r[hrdatas][3]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_16 - 
nets: {syncrregs.r[hrdatas][3]_i_16_n_0 syncrregs.r[hrdatas][3]_i_16/O}, {slvo[3][hconfig][7][3] syncrregs.r[hrdatas][3]_i_16/I0}, {slvo[2][hconfig][7][3] syncrregs.r[hrdatas][3]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_16/I2}, {slvo[1][hconfig][7][3] syncrregs.r[hrdatas][3]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_16/I4}, {slvo[0][hconfig][7][3] syncrregs.r[hrdatas][3]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_17 - 
nets: {syncrregs.r[hrdatas][3]_i_17_n_0 syncrregs.r[hrdatas][3]_i_17/O}, {slvo[7][hconfig][7][3] syncrregs.r[hrdatas][3]_i_17/I0}, {slvo[6][hconfig][7][3] syncrregs.r[hrdatas][3]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_17/I2}, {slvo[5][hconfig][7][3] syncrregs.r[hrdatas][3]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_17/I4}, {slvo[4][hconfig][7][3] syncrregs.r[hrdatas][3]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_18 - 
nets: {syncrregs.r[hrdatas][3]_i_18_n_0 syncrregs.r[hrdatas][3]_i_18/O}, {slvo[3][hconfig][4][3] syncrregs.r[hrdatas][3]_i_18/I0}, {slvo[2][hconfig][4][3] syncrregs.r[hrdatas][3]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_18/I2}, {slvo[1][hconfig][4][3] syncrregs.r[hrdatas][3]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_18/I4}, {slvo[0][hconfig][4][3] syncrregs.r[hrdatas][3]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_19 - 
nets: {syncrregs.r[hrdatas][3]_i_19_n_0 syncrregs.r[hrdatas][3]_i_19/O}, {slvo[7][hconfig][4][3] syncrregs.r[hrdatas][3]_i_19/I0}, {slvo[6][hconfig][4][3] syncrregs.r[hrdatas][3]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_19/I2}, {slvo[5][hconfig][4][3] syncrregs.r[hrdatas][3]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_19/I4}, {slvo[4][hconfig][4][3] syncrregs.r[hrdatas][3]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_20 - 
nets: {syncrregs.r[hrdatas][3]_i_20_n_0 syncrregs.r[hrdatas][3]_i_20/O}, {slvo[3][hconfig][5][3] syncrregs.r[hrdatas][3]_i_20/I0}, {slvo[2][hconfig][5][3] syncrregs.r[hrdatas][3]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_20/I2}, {slvo[1][hconfig][5][3] syncrregs.r[hrdatas][3]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_20/I4}, {slvo[0][hconfig][5][3] syncrregs.r[hrdatas][3]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_21 - 
nets: {syncrregs.r[hrdatas][3]_i_21_n_0 syncrregs.r[hrdatas][3]_i_21/O}, {slvo[7][hconfig][5][3] syncrregs.r[hrdatas][3]_i_21/I0}, {slvo[6][hconfig][5][3] syncrregs.r[hrdatas][3]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_21/I2}, {slvo[5][hconfig][5][3] syncrregs.r[hrdatas][3]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_21/I4}, {slvo[4][hconfig][5][3] syncrregs.r[hrdatas][3]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_22 - 
nets: {syncrregs.r[hrdatas][3]_i_22_n_0 syncrregs.r[hrdatas][3]_i_22/O}, {slvo[3][hconfig][2][3] syncrregs.r[hrdatas][3]_i_22/I0}, {slvo[2][hconfig][2][3] syncrregs.r[hrdatas][3]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_22/I2}, {slvo[1][hconfig][2][3] syncrregs.r[hrdatas][3]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_22/I4}, {slvo[0][hconfig][2][3] syncrregs.r[hrdatas][3]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_23 - 
nets: {syncrregs.r[hrdatas][3]_i_23_n_0 syncrregs.r[hrdatas][3]_i_23/O}, {slvo[7][hconfig][2][3] syncrregs.r[hrdatas][3]_i_23/I0}, {slvo[6][hconfig][2][3] syncrregs.r[hrdatas][3]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_23/I2}, {slvo[5][hconfig][2][3] syncrregs.r[hrdatas][3]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_23/I4}, {slvo[4][hconfig][2][3] syncrregs.r[hrdatas][3]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_24 - 
nets: {syncrregs.r[hrdatas][3]_i_24_n_0 syncrregs.r[hrdatas][3]_i_24/O}, {slvo[3][hconfig][3][3] syncrregs.r[hrdatas][3]_i_24/I0}, {slvo[2][hconfig][3][3] syncrregs.r[hrdatas][3]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_24/I2}, {slvo[1][hconfig][3][3] syncrregs.r[hrdatas][3]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_24/I4}, {slvo[0][hconfig][3][3] syncrregs.r[hrdatas][3]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_25 - 
nets: {syncrregs.r[hrdatas][3]_i_25_n_0 syncrregs.r[hrdatas][3]_i_25/O}, {slvo[7][hconfig][3][3] syncrregs.r[hrdatas][3]_i_25/I0}, {slvo[6][hconfig][3][3] syncrregs.r[hrdatas][3]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_25/I2}, {slvo[5][hconfig][3][3] syncrregs.r[hrdatas][3]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_25/I4}, {slvo[4][hconfig][3][3] syncrregs.r[hrdatas][3]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_26 - 
nets: {syncrregs.r[hrdatas][3]_i_26_n_0 syncrregs.r[hrdatas][3]_i_26/O}, {slvo[3][hconfig][0][3] syncrregs.r[hrdatas][3]_i_26/I0}, {slvo[2][hconfig][0][3] syncrregs.r[hrdatas][3]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_26/I2}, {slvo[1][hconfig][0][3] syncrregs.r[hrdatas][3]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_26/I4}, {slvo[0][hconfig][0][3] syncrregs.r[hrdatas][3]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_27 - 
nets: {syncrregs.r[hrdatas][3]_i_27_n_0 syncrregs.r[hrdatas][3]_i_27/O}, {slvo[7][hconfig][0][3] syncrregs.r[hrdatas][3]_i_27/I0}, {slvo[6][hconfig][0][3] syncrregs.r[hrdatas][3]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_27/I2}, {slvo[5][hconfig][0][3] syncrregs.r[hrdatas][3]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_27/I4}, {slvo[4][hconfig][0][3] syncrregs.r[hrdatas][3]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_28 - 
nets: {syncrregs.r[hrdatas][3]_i_28_n_0 syncrregs.r[hrdatas][3]_i_28/O}, {slvo[3][hconfig][1][3] syncrregs.r[hrdatas][3]_i_28/I0}, {slvo[2][hconfig][1][3] syncrregs.r[hrdatas][3]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_28/I2}, {slvo[1][hconfig][1][3] syncrregs.r[hrdatas][3]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_28/I4}, {slvo[0][hconfig][1][3] syncrregs.r[hrdatas][3]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][3]_i_29 - 
nets: {syncrregs.r[hrdatas][3]_i_29_n_0 syncrregs.r[hrdatas][3]_i_29/O}, {slvo[7][hconfig][1][3] syncrregs.r[hrdatas][3]_i_29/I0}, {slvo[6][hconfig][1][3] syncrregs.r[hrdatas][3]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_29/I2}, {slvo[5][hconfig][1][3] syncrregs.r[hrdatas][3]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][3]_i_29/I4}, {slvo[4][hconfig][1][3] syncrregs.r[hrdatas][3]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_1 - 
nets: {slvo[15][hready]__0[4] syncrregs.r[hrdatas][4]_i_1/O}, {syncrregs.r_reg[hrdatas][4]_i_2_n_0 syncrregs.r[hrdatas][4]_i_1/I0}, {syncrregs.r_reg[hrdatas][4]_i_3_n_0 syncrregs.r[hrdatas][4]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][4]_i_1/I2}, {syncrregs.r_reg[hrdatas][4]_i_4_n_0 syncrregs.r[hrdatas][4]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][4]_i_1/I4}, {syncrregs.r_reg[hrdatas][4]_i_5_n_0 syncrregs.r[hrdatas][4]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_14 - 
nets: {syncrregs.r[hrdatas][4]_i_14_n_0 syncrregs.r[hrdatas][4]_i_14/O}, {slvo[3][hconfig][6][4] syncrregs.r[hrdatas][4]_i_14/I0}, {slvo[2][hconfig][6][4] syncrregs.r[hrdatas][4]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_14/I2}, {slvo[1][hconfig][6][4] syncrregs.r[hrdatas][4]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_14/I4}, {slvo[0][hconfig][6][4] syncrregs.r[hrdatas][4]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_15 - 
nets: {syncrregs.r[hrdatas][4]_i_15_n_0 syncrregs.r[hrdatas][4]_i_15/O}, {slvo[7][hconfig][6][4] syncrregs.r[hrdatas][4]_i_15/I0}, {slvo[6][hconfig][6][4] syncrregs.r[hrdatas][4]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_15/I2}, {slvo[5][hconfig][6][4] syncrregs.r[hrdatas][4]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_15/I4}, {slvo[4][hconfig][6][4] syncrregs.r[hrdatas][4]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_16 - 
nets: {syncrregs.r[hrdatas][4]_i_16_n_0 syncrregs.r[hrdatas][4]_i_16/O}, {slvo[3][hconfig][7][4] syncrregs.r[hrdatas][4]_i_16/I0}, {slvo[2][hconfig][7][4] syncrregs.r[hrdatas][4]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_16/I2}, {slvo[1][hconfig][7][4] syncrregs.r[hrdatas][4]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_16/I4}, {slvo[0][hconfig][7][4] syncrregs.r[hrdatas][4]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_17 - 
nets: {syncrregs.r[hrdatas][4]_i_17_n_0 syncrregs.r[hrdatas][4]_i_17/O}, {slvo[7][hconfig][7][4] syncrregs.r[hrdatas][4]_i_17/I0}, {slvo[6][hconfig][7][4] syncrregs.r[hrdatas][4]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_17/I2}, {slvo[5][hconfig][7][4] syncrregs.r[hrdatas][4]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_17/I4}, {slvo[4][hconfig][7][4] syncrregs.r[hrdatas][4]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_18 - 
nets: {syncrregs.r[hrdatas][4]_i_18_n_0 syncrregs.r[hrdatas][4]_i_18/O}, {slvo[3][hconfig][4][4] syncrregs.r[hrdatas][4]_i_18/I0}, {slvo[2][hconfig][4][4] syncrregs.r[hrdatas][4]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_18/I2}, {slvo[1][hconfig][4][4] syncrregs.r[hrdatas][4]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_18/I4}, {slvo[0][hconfig][4][4] syncrregs.r[hrdatas][4]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_19 - 
nets: {syncrregs.r[hrdatas][4]_i_19_n_0 syncrregs.r[hrdatas][4]_i_19/O}, {slvo[7][hconfig][4][4] syncrregs.r[hrdatas][4]_i_19/I0}, {slvo[6][hconfig][4][4] syncrregs.r[hrdatas][4]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_19/I2}, {slvo[5][hconfig][4][4] syncrregs.r[hrdatas][4]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_19/I4}, {slvo[4][hconfig][4][4] syncrregs.r[hrdatas][4]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_20 - 
nets: {syncrregs.r[hrdatas][4]_i_20_n_0 syncrregs.r[hrdatas][4]_i_20/O}, {slvo[3][hconfig][5][4] syncrregs.r[hrdatas][4]_i_20/I0}, {slvo[2][hconfig][5][4] syncrregs.r[hrdatas][4]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_20/I2}, {slvo[1][hconfig][5][4] syncrregs.r[hrdatas][4]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_20/I4}, {slvo[0][hconfig][5][4] syncrregs.r[hrdatas][4]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_21 - 
nets: {syncrregs.r[hrdatas][4]_i_21_n_0 syncrregs.r[hrdatas][4]_i_21/O}, {slvo[7][hconfig][5][4] syncrregs.r[hrdatas][4]_i_21/I0}, {slvo[6][hconfig][5][4] syncrregs.r[hrdatas][4]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_21/I2}, {slvo[5][hconfig][5][4] syncrregs.r[hrdatas][4]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_21/I4}, {slvo[4][hconfig][5][4] syncrregs.r[hrdatas][4]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_22 - 
nets: {syncrregs.r[hrdatas][4]_i_22_n_0 syncrregs.r[hrdatas][4]_i_22/O}, {slvo[3][hconfig][2][4] syncrregs.r[hrdatas][4]_i_22/I0}, {slvo[2][hconfig][2][4] syncrregs.r[hrdatas][4]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_22/I2}, {slvo[1][hconfig][2][4] syncrregs.r[hrdatas][4]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_22/I4}, {slvo[0][hconfig][2][4] syncrregs.r[hrdatas][4]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_23 - 
nets: {syncrregs.r[hrdatas][4]_i_23_n_0 syncrregs.r[hrdatas][4]_i_23/O}, {slvo[7][hconfig][2][4] syncrregs.r[hrdatas][4]_i_23/I0}, {slvo[6][hconfig][2][4] syncrregs.r[hrdatas][4]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_23/I2}, {slvo[5][hconfig][2][4] syncrregs.r[hrdatas][4]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_23/I4}, {slvo[4][hconfig][2][4] syncrregs.r[hrdatas][4]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_24 - 
nets: {syncrregs.r[hrdatas][4]_i_24_n_0 syncrregs.r[hrdatas][4]_i_24/O}, {slvo[3][hconfig][3][4] syncrregs.r[hrdatas][4]_i_24/I0}, {slvo[2][hconfig][3][4] syncrregs.r[hrdatas][4]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_24/I2}, {slvo[1][hconfig][3][4] syncrregs.r[hrdatas][4]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_24/I4}, {slvo[0][hconfig][3][4] syncrregs.r[hrdatas][4]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_25 - 
nets: {syncrregs.r[hrdatas][4]_i_25_n_0 syncrregs.r[hrdatas][4]_i_25/O}, {slvo[7][hconfig][3][4] syncrregs.r[hrdatas][4]_i_25/I0}, {slvo[6][hconfig][3][4] syncrregs.r[hrdatas][4]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_25/I2}, {slvo[5][hconfig][3][4] syncrregs.r[hrdatas][4]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_25/I4}, {slvo[4][hconfig][3][4] syncrregs.r[hrdatas][4]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X71Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_26 - 
nets: {syncrregs.r[hrdatas][4]_i_26_n_0 syncrregs.r[hrdatas][4]_i_26/O}, {slvo[3][hconfig][0][4] syncrregs.r[hrdatas][4]_i_26/I0}, {slvo[2][hconfig][0][4] syncrregs.r[hrdatas][4]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_26/I2}, {slvo[1][hconfig][0][4] syncrregs.r[hrdatas][4]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_26/I4}, {slvo[0][hconfig][0][4] syncrregs.r[hrdatas][4]_i_26/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_27 - 
nets: {syncrregs.r[hrdatas][4]_i_27_n_0 syncrregs.r[hrdatas][4]_i_27/O}, {slvo[7][hconfig][0][4] syncrregs.r[hrdatas][4]_i_27/I0}, {slvo[6][hconfig][0][4] syncrregs.r[hrdatas][4]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_27/I2}, {slvo[5][hconfig][0][4] syncrregs.r[hrdatas][4]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_27/I4}, {slvo[4][hconfig][0][4] syncrregs.r[hrdatas][4]_i_27/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_28 - 
nets: {syncrregs.r[hrdatas][4]_i_28_n_0 syncrregs.r[hrdatas][4]_i_28/O}, {slvo[3][hconfig][1][4] syncrregs.r[hrdatas][4]_i_28/I0}, {slvo[2][hconfig][1][4] syncrregs.r[hrdatas][4]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_28/I2}, {slvo[1][hconfig][1][4] syncrregs.r[hrdatas][4]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_28/I4}, {slvo[0][hconfig][1][4] syncrregs.r[hrdatas][4]_i_28/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][4]_i_29 - 
nets: {syncrregs.r[hrdatas][4]_i_29_n_0 syncrregs.r[hrdatas][4]_i_29/O}, {slvo[7][hconfig][1][4] syncrregs.r[hrdatas][4]_i_29/I0}, {slvo[6][hconfig][1][4] syncrregs.r[hrdatas][4]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_29/I2}, {slvo[5][hconfig][1][4] syncrregs.r[hrdatas][4]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][4]_i_29/I4}, {slvo[4][hconfig][1][4] syncrregs.r[hrdatas][4]_i_29/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X70Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_1 - 
nets: {syncrregs.r[hrdatas][5]_i_1_n_0 syncrregs.r[hrdatas][5]_i_1/O}, {syncrregs.r[hrdatas][5]_i_2_n_0 syncrregs.r[hrdatas][5]_i_1/I0}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][5]_i_1/I1}, {syncrregs.r_reg[hrdatas][5]_i_3_n_0 syncrregs.r[hrdatas][5]_i_1/I2}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][5]_i_1/I3}, {syncrregs.r_reg[hrdatas][5]_i_4_n_0 syncrregs.r[hrdatas][5]_i_1/I4}, {p_179_out syncrregs.r[hrdatas][5]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEEE222E200000000, 
LOC: SLICE_X77Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_13 - 
nets: {syncrregs.r[hrdatas][5]_i_13_n_0 syncrregs.r[hrdatas][5]_i_13/O}, {slvo[3][hconfig][3][5] syncrregs.r[hrdatas][5]_i_13/I0}, {slvo[2][hconfig][3][5] syncrregs.r[hrdatas][5]_i_13/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_13/I2}, {slvo[1][hconfig][3][5] syncrregs.r[hrdatas][5]_i_13/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_13/I4}, {slvo[0][hconfig][3][5] syncrregs.r[hrdatas][5]_i_13/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_14 - 
nets: {syncrregs.r[hrdatas][5]_i_14_n_0 syncrregs.r[hrdatas][5]_i_14/O}, {slvo[7][hconfig][3][5] syncrregs.r[hrdatas][5]_i_14/I0}, {slvo[6][hconfig][3][5] syncrregs.r[hrdatas][5]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_14/I2}, {slvo[5][hconfig][3][5] syncrregs.r[hrdatas][5]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_14/I4}, {slvo[4][hconfig][3][5] syncrregs.r[hrdatas][5]_i_14/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X76Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_15 - 
nets: {syncrregs.r[hrdatas][5]_i_15_n_0 syncrregs.r[hrdatas][5]_i_15/O}, {slvo[3][hconfig][2][5] syncrregs.r[hrdatas][5]_i_15/I0}, {slvo[2][hconfig][2][5] syncrregs.r[hrdatas][5]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_15/I2}, {slvo[1][hconfig][2][5] syncrregs.r[hrdatas][5]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_15/I4}, {slvo[0][hconfig][2][5] syncrregs.r[hrdatas][5]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_16 - 
nets: {syncrregs.r[hrdatas][5]_i_16_n_0 syncrregs.r[hrdatas][5]_i_16/O}, {slvo[7][hconfig][2][5] syncrregs.r[hrdatas][5]_i_16/I0}, {slvo[6][hconfig][2][5] syncrregs.r[hrdatas][5]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_16/I2}, {slvo[5][hconfig][2][5] syncrregs.r[hrdatas][5]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_16/I4}, {slvo[4][hconfig][2][5] syncrregs.r[hrdatas][5]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_17 - 
nets: {syncrregs.r[hrdatas][5]_i_17_n_0 syncrregs.r[hrdatas][5]_i_17/O}, {slvo[3][hconfig][1][5] syncrregs.r[hrdatas][5]_i_17/I0}, {slvo[2][hconfig][1][5] syncrregs.r[hrdatas][5]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_17/I2}, {slvo[1][hconfig][1][5] syncrregs.r[hrdatas][5]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_17/I4}, {slvo[0][hconfig][1][5] syncrregs.r[hrdatas][5]_i_17/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_18 - 
nets: {syncrregs.r[hrdatas][5]_i_18_n_0 syncrregs.r[hrdatas][5]_i_18/O}, {slvo[7][hconfig][1][5] syncrregs.r[hrdatas][5]_i_18/I0}, {slvo[6][hconfig][1][5] syncrregs.r[hrdatas][5]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_18/I2}, {slvo[5][hconfig][1][5] syncrregs.r[hrdatas][5]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_18/I4}, {slvo[4][hconfig][1][5] syncrregs.r[hrdatas][5]_i_18/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_19 - 
nets: {syncrregs.r[hrdatas][5]_i_19_n_0 syncrregs.r[hrdatas][5]_i_19/O}, {slvo[3][hconfig][0][5] syncrregs.r[hrdatas][5]_i_19/I0}, {slvo[2][hconfig][0][5] syncrregs.r[hrdatas][5]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_19/I2}, {slvo[1][hconfig][0][5] syncrregs.r[hrdatas][5]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_19/I4}, {slvo[0][hconfig][0][5] syncrregs.r[hrdatas][5]_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_2 - 
nets: {syncrregs.r[hrdatas][5]_i_2_n_0 syncrregs.r[hrdatas][5]_i_2/O}, {syncrregs.r_reg[hrdatas][5]_i_5_n_0 syncrregs.r[hrdatas][5]_i_2/I0}, {syncrregs.r_reg[hrdatas][5]_i_6_n_0 syncrregs.r[hrdatas][5]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][5]_i_2/I2}, {syncrregs.r_reg[hrdatas][5]_i_7_n_0 syncrregs.r[hrdatas][5]_i_2/I3}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r[hrdatas][5]_i_2/I4}, {syncrregs.r_reg[hrdatas][5]_i_8_n_0 syncrregs.r[hrdatas][5]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_20 - 
nets: {syncrregs.r[hrdatas][5]_i_20_n_0 syncrregs.r[hrdatas][5]_i_20/O}, {slvo[7][hconfig][0][5] syncrregs.r[hrdatas][5]_i_20/I0}, {slvo[6][hconfig][0][5] syncrregs.r[hrdatas][5]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_20/I2}, {slvo[5][hconfig][0][5] syncrregs.r[hrdatas][5]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_20/I4}, {slvo[4][hconfig][0][5] syncrregs.r[hrdatas][5]_i_20/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_21 - 
nets: {syncrregs.r[hrdatas][5]_i_21_n_0 syncrregs.r[hrdatas][5]_i_21/O}, {slvo[3][hconfig][4][5] syncrregs.r[hrdatas][5]_i_21/I0}, {slvo[2][hconfig][4][5] syncrregs.r[hrdatas][5]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_21/I2}, {slvo[1][hconfig][4][5] syncrregs.r[hrdatas][5]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_21/I4}, {slvo[0][hconfig][4][5] syncrregs.r[hrdatas][5]_i_21/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_22 - 
nets: {syncrregs.r[hrdatas][5]_i_22_n_0 syncrregs.r[hrdatas][5]_i_22/O}, {slvo[7][hconfig][4][5] syncrregs.r[hrdatas][5]_i_22/I0}, {slvo[6][hconfig][4][5] syncrregs.r[hrdatas][5]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_22/I2}, {slvo[5][hconfig][4][5] syncrregs.r[hrdatas][5]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_22/I4}, {slvo[4][hconfig][4][5] syncrregs.r[hrdatas][5]_i_22/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_23 - 
nets: {syncrregs.r[hrdatas][5]_i_23_n_0 syncrregs.r[hrdatas][5]_i_23/O}, {slvo[3][hconfig][5][5] syncrregs.r[hrdatas][5]_i_23/I0}, {slvo[2][hconfig][5][5] syncrregs.r[hrdatas][5]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_23/I2}, {slvo[1][hconfig][5][5] syncrregs.r[hrdatas][5]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_23/I4}, {slvo[0][hconfig][5][5] syncrregs.r[hrdatas][5]_i_23/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_24 - 
nets: {syncrregs.r[hrdatas][5]_i_24_n_0 syncrregs.r[hrdatas][5]_i_24/O}, {slvo[7][hconfig][5][5] syncrregs.r[hrdatas][5]_i_24/I0}, {slvo[6][hconfig][5][5] syncrregs.r[hrdatas][5]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_24/I2}, {slvo[5][hconfig][5][5] syncrregs.r[hrdatas][5]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_24/I4}, {slvo[4][hconfig][5][5] syncrregs.r[hrdatas][5]_i_24/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X77Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_25 - 
nets: {syncrregs.r[hrdatas][5]_i_25_n_0 syncrregs.r[hrdatas][5]_i_25/O}, {slvo[3][hconfig][6][5] syncrregs.r[hrdatas][5]_i_25/I0}, {slvo[2][hconfig][6][5] syncrregs.r[hrdatas][5]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_25/I2}, {slvo[1][hconfig][6][5] syncrregs.r[hrdatas][5]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_25/I4}, {slvo[0][hconfig][6][5] syncrregs.r[hrdatas][5]_i_25/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_26 - 
nets: {syncrregs.r[hrdatas][5]_i_26_n_0 syncrregs.r[hrdatas][5]_i_26/O}, {slvo[7][hconfig][6][5] syncrregs.r[hrdatas][5]_i_26/I0}, {slvo[6][hconfig][6][5] syncrregs.r[hrdatas][5]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_26/I2}, {slvo[5][hconfig][6][5] syncrregs.r[hrdatas][5]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_26/I4}, {slvo[4][hconfig][6][5] syncrregs.r[hrdatas][5]_i_26/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_27 - 
nets: {syncrregs.r[hrdatas][5]_i_27_n_0 syncrregs.r[hrdatas][5]_i_27/O}, {slvo[3][hconfig][7][5] syncrregs.r[hrdatas][5]_i_27/I0}, {slvo[2][hconfig][7][5] syncrregs.r[hrdatas][5]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_27/I2}, {slvo[1][hconfig][7][5] syncrregs.r[hrdatas][5]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_27/I4}, {slvo[0][hconfig][7][5] syncrregs.r[hrdatas][5]_i_27/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][5]_i_28 - 
nets: {syncrregs.r[hrdatas][5]_i_28_n_0 syncrregs.r[hrdatas][5]_i_28/O}, {slvo[7][hconfig][7][5] syncrregs.r[hrdatas][5]_i_28/I0}, {slvo[6][hconfig][7][5] syncrregs.r[hrdatas][5]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][5]_i_28/I2}, {slvo[5][hconfig][7][5] syncrregs.r[hrdatas][5]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][5]_i_28/I4}, {slvo[4][hconfig][7][5] syncrregs.r[hrdatas][5]_i_28/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_1 - 
nets: {syncrregs.r[hrdatas][6]_i_1_n_0 syncrregs.r[hrdatas][6]_i_1/O}, {syncrregs.r[hrdatas][6]_i_2_n_0 syncrregs.r[hrdatas][6]_i_1/I0}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][6]_i_1/I1}, {syncrregs.r_reg[hrdatas][6]_i_3_n_0 syncrregs.r[hrdatas][6]_i_1/I2}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][6]_i_1/I3}, {syncrregs.r_reg[hrdatas][6]_i_4_n_0 syncrregs.r[hrdatas][6]_i_1/I4}, {p_179_out syncrregs.r[hrdatas][6]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hEEE222E200000000, 
LOC: SLICE_X75Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_13 - 
nets: {syncrregs.r[hrdatas][6]_i_13_n_0 syncrregs.r[hrdatas][6]_i_13/O}, {slvo[3][hconfig][3][6] syncrregs.r[hrdatas][6]_i_13/I0}, {slvo[2][hconfig][3][6] syncrregs.r[hrdatas][6]_i_13/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_13/I2}, {slvo[1][hconfig][3][6] syncrregs.r[hrdatas][6]_i_13/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_13/I4}, {slvo[0][hconfig][3][6] syncrregs.r[hrdatas][6]_i_13/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_14 - 
nets: {syncrregs.r[hrdatas][6]_i_14_n_0 syncrregs.r[hrdatas][6]_i_14/O}, {slvo[7][hconfig][3][6] syncrregs.r[hrdatas][6]_i_14/I0}, {slvo[6][hconfig][3][6] syncrregs.r[hrdatas][6]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_14/I2}, {slvo[5][hconfig][3][6] syncrregs.r[hrdatas][6]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_14/I4}, {slvo[4][hconfig][3][6] syncrregs.r[hrdatas][6]_i_14/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_15 - 
nets: {syncrregs.r[hrdatas][6]_i_15_n_0 syncrregs.r[hrdatas][6]_i_15/O}, {slvo[3][hconfig][2][6] syncrregs.r[hrdatas][6]_i_15/I0}, {slvo[2][hconfig][2][6] syncrregs.r[hrdatas][6]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_15/I2}, {slvo[1][hconfig][2][6] syncrregs.r[hrdatas][6]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_15/I4}, {slvo[0][hconfig][2][6] syncrregs.r[hrdatas][6]_i_15/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_16 - 
nets: {syncrregs.r[hrdatas][6]_i_16_n_0 syncrregs.r[hrdatas][6]_i_16/O}, {slvo[7][hconfig][2][6] syncrregs.r[hrdatas][6]_i_16/I0}, {slvo[6][hconfig][2][6] syncrregs.r[hrdatas][6]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_16/I2}, {slvo[5][hconfig][2][6] syncrregs.r[hrdatas][6]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_16/I4}, {slvo[4][hconfig][2][6] syncrregs.r[hrdatas][6]_i_16/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_17 - 
nets: {syncrregs.r[hrdatas][6]_i_17_n_0 syncrregs.r[hrdatas][6]_i_17/O}, {slvo[3][hconfig][1][6] syncrregs.r[hrdatas][6]_i_17/I0}, {slvo[2][hconfig][1][6] syncrregs.r[hrdatas][6]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_17/I2}, {slvo[1][hconfig][1][6] syncrregs.r[hrdatas][6]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_17/I4}, {slvo[0][hconfig][1][6] syncrregs.r[hrdatas][6]_i_17/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_18 - 
nets: {syncrregs.r[hrdatas][6]_i_18_n_0 syncrregs.r[hrdatas][6]_i_18/O}, {slvo[7][hconfig][1][6] syncrregs.r[hrdatas][6]_i_18/I0}, {slvo[6][hconfig][1][6] syncrregs.r[hrdatas][6]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_18/I2}, {slvo[5][hconfig][1][6] syncrregs.r[hrdatas][6]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_18/I4}, {slvo[4][hconfig][1][6] syncrregs.r[hrdatas][6]_i_18/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_19 - 
nets: {syncrregs.r[hrdatas][6]_i_19_n_0 syncrregs.r[hrdatas][6]_i_19/O}, {slvo[3][hconfig][0][6] syncrregs.r[hrdatas][6]_i_19/I0}, {slvo[2][hconfig][0][6] syncrregs.r[hrdatas][6]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_19/I2}, {slvo[1][hconfig][0][6] syncrregs.r[hrdatas][6]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_19/I4}, {slvo[0][hconfig][0][6] syncrregs.r[hrdatas][6]_i_19/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_2 - 
nets: {syncrregs.r[hrdatas][6]_i_2_n_0 syncrregs.r[hrdatas][6]_i_2/O}, {syncrregs.r_reg[hrdatas][6]_i_5_n_0 syncrregs.r[hrdatas][6]_i_2/I0}, {syncrregs.r_reg[hrdatas][6]_i_6_n_0 syncrregs.r[hrdatas][6]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][6]_i_2/I2}, {syncrregs.r_reg[hrdatas][6]_i_7_n_0 syncrregs.r[hrdatas][6]_i_2/I3}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r[hrdatas][6]_i_2/I4}, {syncrregs.r_reg[hrdatas][6]_i_8_n_0 syncrregs.r[hrdatas][6]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X74Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_20 - 
nets: {syncrregs.r[hrdatas][6]_i_20_n_0 syncrregs.r[hrdatas][6]_i_20/O}, {slvo[7][hconfig][0][6] syncrregs.r[hrdatas][6]_i_20/I0}, {slvo[6][hconfig][0][6] syncrregs.r[hrdatas][6]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_20/I2}, {slvo[5][hconfig][0][6] syncrregs.r[hrdatas][6]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_20/I4}, {slvo[4][hconfig][0][6] syncrregs.r[hrdatas][6]_i_20/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X73Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_21 - 
nets: {syncrregs.r[hrdatas][6]_i_21_n_0 syncrregs.r[hrdatas][6]_i_21/O}, {slvo[3][hconfig][4][6] syncrregs.r[hrdatas][6]_i_21/I0}, {slvo[2][hconfig][4][6] syncrregs.r[hrdatas][6]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_21/I2}, {slvo[1][hconfig][4][6] syncrregs.r[hrdatas][6]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_21/I4}, {slvo[0][hconfig][4][6] syncrregs.r[hrdatas][6]_i_21/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_22 - 
nets: {syncrregs.r[hrdatas][6]_i_22_n_0 syncrregs.r[hrdatas][6]_i_22/O}, {slvo[7][hconfig][4][6] syncrregs.r[hrdatas][6]_i_22/I0}, {slvo[6][hconfig][4][6] syncrregs.r[hrdatas][6]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_22/I2}, {slvo[5][hconfig][4][6] syncrregs.r[hrdatas][6]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_22/I4}, {slvo[4][hconfig][4][6] syncrregs.r[hrdatas][6]_i_22/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_23 - 
nets: {syncrregs.r[hrdatas][6]_i_23_n_0 syncrregs.r[hrdatas][6]_i_23/O}, {slvo[3][hconfig][5][6] syncrregs.r[hrdatas][6]_i_23/I0}, {slvo[2][hconfig][5][6] syncrregs.r[hrdatas][6]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_23/I2}, {slvo[1][hconfig][5][6] syncrregs.r[hrdatas][6]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_23/I4}, {slvo[0][hconfig][5][6] syncrregs.r[hrdatas][6]_i_23/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_24 - 
nets: {syncrregs.r[hrdatas][6]_i_24_n_0 syncrregs.r[hrdatas][6]_i_24/O}, {slvo[7][hconfig][5][6] syncrregs.r[hrdatas][6]_i_24/I0}, {slvo[6][hconfig][5][6] syncrregs.r[hrdatas][6]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_24/I2}, {slvo[5][hconfig][5][6] syncrregs.r[hrdatas][6]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_24/I4}, {slvo[4][hconfig][5][6] syncrregs.r[hrdatas][6]_i_24/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X75Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_25 - 
nets: {syncrregs.r[hrdatas][6]_i_25_n_0 syncrregs.r[hrdatas][6]_i_25/O}, {slvo[3][hconfig][6][6] syncrregs.r[hrdatas][6]_i_25/I0}, {slvo[2][hconfig][6][6] syncrregs.r[hrdatas][6]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_25/I2}, {slvo[1][hconfig][6][6] syncrregs.r[hrdatas][6]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_25/I4}, {slvo[0][hconfig][6][6] syncrregs.r[hrdatas][6]_i_25/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_26 - 
nets: {syncrregs.r[hrdatas][6]_i_26_n_0 syncrregs.r[hrdatas][6]_i_26/O}, {slvo[7][hconfig][6][6] syncrregs.r[hrdatas][6]_i_26/I0}, {slvo[6][hconfig][6][6] syncrregs.r[hrdatas][6]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_26/I2}, {slvo[5][hconfig][6][6] syncrregs.r[hrdatas][6]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_26/I4}, {slvo[4][hconfig][6][6] syncrregs.r[hrdatas][6]_i_26/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_27 - 
nets: {syncrregs.r[hrdatas][6]_i_27_n_0 syncrregs.r[hrdatas][6]_i_27/O}, {slvo[3][hconfig][7][6] syncrregs.r[hrdatas][6]_i_27/I0}, {slvo[2][hconfig][7][6] syncrregs.r[hrdatas][6]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_27/I2}, {slvo[1][hconfig][7][6] syncrregs.r[hrdatas][6]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_27/I4}, {slvo[0][hconfig][7][6] syncrregs.r[hrdatas][6]_i_27/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][6]_i_28 - 
nets: {syncrregs.r[hrdatas][6]_i_28_n_0 syncrregs.r[hrdatas][6]_i_28/O}, {slvo[7][hconfig][7][6] syncrregs.r[hrdatas][6]_i_28/I0}, {slvo[6][hconfig][7][6] syncrregs.r[hrdatas][6]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r[hrdatas][6]_i_28/I2}, {slvo[5][hconfig][7][6] syncrregs.r[hrdatas][6]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r[hrdatas][6]_i_28/I4}, {slvo[4][hconfig][7][6] syncrregs.r[hrdatas][6]_i_28/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X72Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_1 - 
nets: {slvo[15][hready]__0[7] syncrregs.r[hrdatas][7]_i_1/O}, {syncrregs.r_reg[hrdatas][7]_i_2_n_0 syncrregs.r[hrdatas][7]_i_1/I0}, {syncrregs.r_reg[hrdatas][7]_i_3_n_0 syncrregs.r[hrdatas][7]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][7]_i_1/I2}, {syncrregs.r_reg[hrdatas][7]_i_4_n_0 syncrregs.r[hrdatas][7]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][7]_i_1/I4}, {syncrregs.r_reg[hrdatas][7]_i_5_n_0 syncrregs.r[hrdatas][7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_14 - 
nets: {syncrregs.r[hrdatas][7]_i_14_n_0 syncrregs.r[hrdatas][7]_i_14/O}, {slvo[3][hconfig][6][7] syncrregs.r[hrdatas][7]_i_14/I0}, {slvo[2][hconfig][6][7] syncrregs.r[hrdatas][7]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_14/I2}, {slvo[1][hconfig][6][7] syncrregs.r[hrdatas][7]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_14/I4}, {slvo[0][hconfig][6][7] syncrregs.r[hrdatas][7]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_15 - 
nets: {syncrregs.r[hrdatas][7]_i_15_n_0 syncrregs.r[hrdatas][7]_i_15/O}, {slvo[7][hconfig][6][7] syncrregs.r[hrdatas][7]_i_15/I0}, {slvo[6][hconfig][6][7] syncrregs.r[hrdatas][7]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_15/I2}, {slvo[5][hconfig][6][7] syncrregs.r[hrdatas][7]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_15/I4}, {slvo[4][hconfig][6][7] syncrregs.r[hrdatas][7]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_16 - 
nets: {syncrregs.r[hrdatas][7]_i_16_n_0 syncrregs.r[hrdatas][7]_i_16/O}, {slvo[3][hconfig][7][7] syncrregs.r[hrdatas][7]_i_16/I0}, {slvo[2][hconfig][7][7] syncrregs.r[hrdatas][7]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_16/I2}, {slvo[1][hconfig][7][7] syncrregs.r[hrdatas][7]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_16/I4}, {slvo[0][hconfig][7][7] syncrregs.r[hrdatas][7]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_17 - 
nets: {syncrregs.r[hrdatas][7]_i_17_n_0 syncrregs.r[hrdatas][7]_i_17/O}, {slvo[7][hconfig][7][7] syncrregs.r[hrdatas][7]_i_17/I0}, {slvo[6][hconfig][7][7] syncrregs.r[hrdatas][7]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_17/I2}, {slvo[5][hconfig][7][7] syncrregs.r[hrdatas][7]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_17/I4}, {slvo[4][hconfig][7][7] syncrregs.r[hrdatas][7]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_18 - 
nets: {syncrregs.r[hrdatas][7]_i_18_n_0 syncrregs.r[hrdatas][7]_i_18/O}, {slvo[3][hconfig][4][7] syncrregs.r[hrdatas][7]_i_18/I0}, {slvo[2][hconfig][4][7] syncrregs.r[hrdatas][7]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_18/I2}, {slvo[1][hconfig][4][7] syncrregs.r[hrdatas][7]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_18/I4}, {slvo[0][hconfig][4][7] syncrregs.r[hrdatas][7]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_19 - 
nets: {syncrregs.r[hrdatas][7]_i_19_n_0 syncrregs.r[hrdatas][7]_i_19/O}, {slvo[7][hconfig][4][7] syncrregs.r[hrdatas][7]_i_19/I0}, {slvo[6][hconfig][4][7] syncrregs.r[hrdatas][7]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_19/I2}, {slvo[5][hconfig][4][7] syncrregs.r[hrdatas][7]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_19/I4}, {slvo[4][hconfig][4][7] syncrregs.r[hrdatas][7]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_20 - 
nets: {syncrregs.r[hrdatas][7]_i_20_n_0 syncrregs.r[hrdatas][7]_i_20/O}, {slvo[3][hconfig][5][7] syncrregs.r[hrdatas][7]_i_20/I0}, {slvo[2][hconfig][5][7] syncrregs.r[hrdatas][7]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_20/I2}, {slvo[1][hconfig][5][7] syncrregs.r[hrdatas][7]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_20/I4}, {slvo[0][hconfig][5][7] syncrregs.r[hrdatas][7]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_21 - 
nets: {syncrregs.r[hrdatas][7]_i_21_n_0 syncrregs.r[hrdatas][7]_i_21/O}, {slvo[7][hconfig][5][7] syncrregs.r[hrdatas][7]_i_21/I0}, {slvo[6][hconfig][5][7] syncrregs.r[hrdatas][7]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_21/I2}, {slvo[5][hconfig][5][7] syncrregs.r[hrdatas][7]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_21/I4}, {slvo[4][hconfig][5][7] syncrregs.r[hrdatas][7]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_22 - 
nets: {syncrregs.r[hrdatas][7]_i_22_n_0 syncrregs.r[hrdatas][7]_i_22/O}, {slvo[3][hconfig][2][7] syncrregs.r[hrdatas][7]_i_22/I0}, {slvo[2][hconfig][2][7] syncrregs.r[hrdatas][7]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_22/I2}, {slvo[1][hconfig][2][7] syncrregs.r[hrdatas][7]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_22/I4}, {slvo[0][hconfig][2][7] syncrregs.r[hrdatas][7]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_23 - 
nets: {syncrregs.r[hrdatas][7]_i_23_n_0 syncrregs.r[hrdatas][7]_i_23/O}, {slvo[7][hconfig][2][7] syncrregs.r[hrdatas][7]_i_23/I0}, {slvo[6][hconfig][2][7] syncrregs.r[hrdatas][7]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_23/I2}, {slvo[5][hconfig][2][7] syncrregs.r[hrdatas][7]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_23/I4}, {slvo[4][hconfig][2][7] syncrregs.r[hrdatas][7]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_24 - 
nets: {syncrregs.r[hrdatas][7]_i_24_n_0 syncrregs.r[hrdatas][7]_i_24/O}, {slvo[3][hconfig][3][7] syncrregs.r[hrdatas][7]_i_24/I0}, {slvo[2][hconfig][3][7] syncrregs.r[hrdatas][7]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_24/I2}, {slvo[1][hconfig][3][7] syncrregs.r[hrdatas][7]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_24/I4}, {slvo[0][hconfig][3][7] syncrregs.r[hrdatas][7]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_25 - 
nets: {syncrregs.r[hrdatas][7]_i_25_n_0 syncrregs.r[hrdatas][7]_i_25/O}, {slvo[7][hconfig][3][7] syncrregs.r[hrdatas][7]_i_25/I0}, {slvo[6][hconfig][3][7] syncrregs.r[hrdatas][7]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_25/I2}, {slvo[5][hconfig][3][7] syncrregs.r[hrdatas][7]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_25/I4}, {slvo[4][hconfig][3][7] syncrregs.r[hrdatas][7]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_26 - 
nets: {syncrregs.r[hrdatas][7]_i_26_n_0 syncrregs.r[hrdatas][7]_i_26/O}, {slvo[3][hconfig][0][7] syncrregs.r[hrdatas][7]_i_26/I0}, {slvo[2][hconfig][0][7] syncrregs.r[hrdatas][7]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_26/I2}, {slvo[1][hconfig][0][7] syncrregs.r[hrdatas][7]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_26/I4}, {slvo[0][hconfig][0][7] syncrregs.r[hrdatas][7]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_27 - 
nets: {syncrregs.r[hrdatas][7]_i_27_n_0 syncrregs.r[hrdatas][7]_i_27/O}, {slvo[7][hconfig][0][7] syncrregs.r[hrdatas][7]_i_27/I0}, {slvo[6][hconfig][0][7] syncrregs.r[hrdatas][7]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_27/I2}, {slvo[5][hconfig][0][7] syncrregs.r[hrdatas][7]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_27/I4}, {slvo[4][hconfig][0][7] syncrregs.r[hrdatas][7]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_28 - 
nets: {syncrregs.r[hrdatas][7]_i_28_n_0 syncrregs.r[hrdatas][7]_i_28/O}, {slvo[3][hconfig][1][7] syncrregs.r[hrdatas][7]_i_28/I0}, {slvo[2][hconfig][1][7] syncrregs.r[hrdatas][7]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_28/I2}, {slvo[1][hconfig][1][7] syncrregs.r[hrdatas][7]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_28/I4}, {slvo[0][hconfig][1][7] syncrregs.r[hrdatas][7]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][7]_i_29 - 
nets: {syncrregs.r[hrdatas][7]_i_29_n_0 syncrregs.r[hrdatas][7]_i_29/O}, {slvo[7][hconfig][1][7] syncrregs.r[hrdatas][7]_i_29/I0}, {slvo[6][hconfig][1][7] syncrregs.r[hrdatas][7]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_29/I2}, {slvo[5][hconfig][1][7] syncrregs.r[hrdatas][7]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][7]_i_29/I4}, {slvo[4][hconfig][1][7] syncrregs.r[hrdatas][7]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_1 - 
nets: {slvo[15][hready]__0[8] syncrregs.r[hrdatas][8]_i_1/O}, {syncrregs.r_reg[hrdatas][8]_i_2_n_0 syncrregs.r[hrdatas][8]_i_1/I0}, {syncrregs.r_reg[hrdatas][8]_i_3_n_0 syncrregs.r[hrdatas][8]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][8]_i_1/I2}, {syncrregs.r_reg[hrdatas][8]_i_4_n_0 syncrregs.r[hrdatas][8]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][8]_i_1/I4}, {syncrregs.r_reg[hrdatas][8]_i_5_n_0 syncrregs.r[hrdatas][8]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X64Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_14 - 
nets: {syncrregs.r[hrdatas][8]_i_14_n_0 syncrregs.r[hrdatas][8]_i_14/O}, {slvo[3][hconfig][6][8] syncrregs.r[hrdatas][8]_i_14/I0}, {slvo[2][hconfig][6][8] syncrregs.r[hrdatas][8]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_14/I2}, {slvo[1][hconfig][6][8] syncrregs.r[hrdatas][8]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_14/I4}, {slvo[0][hconfig][6][8] syncrregs.r[hrdatas][8]_i_14/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_15 - 
nets: {syncrregs.r[hrdatas][8]_i_15_n_0 syncrregs.r[hrdatas][8]_i_15/O}, {slvo[7][hconfig][6][8] syncrregs.r[hrdatas][8]_i_15/I0}, {slvo[6][hconfig][6][8] syncrregs.r[hrdatas][8]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_15/I2}, {slvo[5][hconfig][6][8] syncrregs.r[hrdatas][8]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_15/I4}, {slvo[4][hconfig][6][8] syncrregs.r[hrdatas][8]_i_15/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_16 - 
nets: {syncrregs.r[hrdatas][8]_i_16_n_0 syncrregs.r[hrdatas][8]_i_16/O}, {slvo[3][hconfig][7][8] syncrregs.r[hrdatas][8]_i_16/I0}, {slvo[2][hconfig][7][8] syncrregs.r[hrdatas][8]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_16/I2}, {slvo[1][hconfig][7][8] syncrregs.r[hrdatas][8]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_16/I4}, {slvo[0][hconfig][7][8] syncrregs.r[hrdatas][8]_i_16/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_17 - 
nets: {syncrregs.r[hrdatas][8]_i_17_n_0 syncrregs.r[hrdatas][8]_i_17/O}, {slvo[7][hconfig][7][8] syncrregs.r[hrdatas][8]_i_17/I0}, {slvo[6][hconfig][7][8] syncrregs.r[hrdatas][8]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_17/I2}, {slvo[5][hconfig][7][8] syncrregs.r[hrdatas][8]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_17/I4}, {slvo[4][hconfig][7][8] syncrregs.r[hrdatas][8]_i_17/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_18 - 
nets: {syncrregs.r[hrdatas][8]_i_18_n_0 syncrregs.r[hrdatas][8]_i_18/O}, {slvo[3][hconfig][4][8] syncrregs.r[hrdatas][8]_i_18/I0}, {slvo[2][hconfig][4][8] syncrregs.r[hrdatas][8]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_18/I2}, {slvo[1][hconfig][4][8] syncrregs.r[hrdatas][8]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_18/I4}, {slvo[0][hconfig][4][8] syncrregs.r[hrdatas][8]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_19 - 
nets: {syncrregs.r[hrdatas][8]_i_19_n_0 syncrregs.r[hrdatas][8]_i_19/O}, {slvo[7][hconfig][4][8] syncrregs.r[hrdatas][8]_i_19/I0}, {slvo[6][hconfig][4][8] syncrregs.r[hrdatas][8]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_19/I2}, {slvo[5][hconfig][4][8] syncrregs.r[hrdatas][8]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_19/I4}, {slvo[4][hconfig][4][8] syncrregs.r[hrdatas][8]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_20 - 
nets: {syncrregs.r[hrdatas][8]_i_20_n_0 syncrregs.r[hrdatas][8]_i_20/O}, {slvo[3][hconfig][5][8] syncrregs.r[hrdatas][8]_i_20/I0}, {slvo[2][hconfig][5][8] syncrregs.r[hrdatas][8]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_20/I2}, {slvo[1][hconfig][5][8] syncrregs.r[hrdatas][8]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_20/I4}, {slvo[0][hconfig][5][8] syncrregs.r[hrdatas][8]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_21 - 
nets: {syncrregs.r[hrdatas][8]_i_21_n_0 syncrregs.r[hrdatas][8]_i_21/O}, {slvo[7][hconfig][5][8] syncrregs.r[hrdatas][8]_i_21/I0}, {slvo[6][hconfig][5][8] syncrregs.r[hrdatas][8]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_21/I2}, {slvo[5][hconfig][5][8] syncrregs.r[hrdatas][8]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_21/I4}, {slvo[4][hconfig][5][8] syncrregs.r[hrdatas][8]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X65Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_22 - 
nets: {syncrregs.r[hrdatas][8]_i_22_n_0 syncrregs.r[hrdatas][8]_i_22/O}, {slvo[3][hconfig][2][8] syncrregs.r[hrdatas][8]_i_22/I0}, {slvo[2][hconfig][2][8] syncrregs.r[hrdatas][8]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_22/I2}, {slvo[1][hconfig][2][8] syncrregs.r[hrdatas][8]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_22/I4}, {slvo[0][hconfig][2][8] syncrregs.r[hrdatas][8]_i_22/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_23 - 
nets: {syncrregs.r[hrdatas][8]_i_23_n_0 syncrregs.r[hrdatas][8]_i_23/O}, {slvo[7][hconfig][2][8] syncrregs.r[hrdatas][8]_i_23/I0}, {slvo[6][hconfig][2][8] syncrregs.r[hrdatas][8]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_23/I2}, {slvo[5][hconfig][2][8] syncrregs.r[hrdatas][8]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_23/I4}, {slvo[4][hconfig][2][8] syncrregs.r[hrdatas][8]_i_23/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_24 - 
nets: {syncrregs.r[hrdatas][8]_i_24_n_0 syncrregs.r[hrdatas][8]_i_24/O}, {slvo[3][hconfig][3][8] syncrregs.r[hrdatas][8]_i_24/I0}, {slvo[2][hconfig][3][8] syncrregs.r[hrdatas][8]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_24/I2}, {slvo[1][hconfig][3][8] syncrregs.r[hrdatas][8]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_24/I4}, {slvo[0][hconfig][3][8] syncrregs.r[hrdatas][8]_i_24/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_25 - 
nets: {syncrregs.r[hrdatas][8]_i_25_n_0 syncrregs.r[hrdatas][8]_i_25/O}, {slvo[7][hconfig][3][8] syncrregs.r[hrdatas][8]_i_25/I0}, {slvo[6][hconfig][3][8] syncrregs.r[hrdatas][8]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_25/I2}, {slvo[5][hconfig][3][8] syncrregs.r[hrdatas][8]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_25/I4}, {slvo[4][hconfig][3][8] syncrregs.r[hrdatas][8]_i_25/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X62Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_26 - 
nets: {syncrregs.r[hrdatas][8]_i_26_n_0 syncrregs.r[hrdatas][8]_i_26/O}, {slvo[3][hconfig][0][8] syncrregs.r[hrdatas][8]_i_26/I0}, {slvo[2][hconfig][0][8] syncrregs.r[hrdatas][8]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_26/I2}, {slvo[1][hconfig][0][8] syncrregs.r[hrdatas][8]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_26/I4}, {slvo[0][hconfig][0][8] syncrregs.r[hrdatas][8]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_27 - 
nets: {syncrregs.r[hrdatas][8]_i_27_n_0 syncrregs.r[hrdatas][8]_i_27/O}, {slvo[7][hconfig][0][8] syncrregs.r[hrdatas][8]_i_27/I0}, {slvo[6][hconfig][0][8] syncrregs.r[hrdatas][8]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_27/I2}, {slvo[5][hconfig][0][8] syncrregs.r[hrdatas][8]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_27/I4}, {slvo[4][hconfig][0][8] syncrregs.r[hrdatas][8]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_28 - 
nets: {syncrregs.r[hrdatas][8]_i_28_n_0 syncrregs.r[hrdatas][8]_i_28/O}, {slvo[3][hconfig][1][8] syncrregs.r[hrdatas][8]_i_28/I0}, {slvo[2][hconfig][1][8] syncrregs.r[hrdatas][8]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_28/I2}, {slvo[1][hconfig][1][8] syncrregs.r[hrdatas][8]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_28/I4}, {slvo[0][hconfig][1][8] syncrregs.r[hrdatas][8]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][8]_i_29 - 
nets: {syncrregs.r[hrdatas][8]_i_29_n_0 syncrregs.r[hrdatas][8]_i_29/O}, {slvo[7][hconfig][1][8] syncrregs.r[hrdatas][8]_i_29/I0}, {slvo[6][hconfig][1][8] syncrregs.r[hrdatas][8]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_29/I2}, {slvo[5][hconfig][1][8] syncrregs.r[hrdatas][8]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][8]_i_29/I4}, {slvo[4][hconfig][1][8] syncrregs.r[hrdatas][8]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X63Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_1 - 
nets: {slvo[15][hready]__0[9] syncrregs.r[hrdatas][9]_i_1/O}, {syncrregs.r_reg[hrdatas][9]_i_2_n_0 syncrregs.r[hrdatas][9]_i_1/I0}, {syncrregs.r_reg[hrdatas][9]_i_3_n_0 syncrregs.r[hrdatas][9]_i_1/I1}, {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r[hrdatas][9]_i_1/I2}, {syncrregs.r_reg[hrdatas][9]_i_4_n_0 syncrregs.r[hrdatas][9]_i_1/I3}, {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r[hrdatas][9]_i_1/I4}, {syncrregs.r_reg[hrdatas][9]_i_5_n_0 syncrregs.r[hrdatas][9]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_14 - 
nets: {syncrregs.r[hrdatas][9]_i_14_n_0 syncrregs.r[hrdatas][9]_i_14/O}, {slvo[3][hconfig][6][9] syncrregs.r[hrdatas][9]_i_14/I0}, {slvo[2][hconfig][6][9] syncrregs.r[hrdatas][9]_i_14/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_14/I2}, {slvo[1][hconfig][6][9] syncrregs.r[hrdatas][9]_i_14/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_14/I4}, {slvo[0][hconfig][6][9] syncrregs.r[hrdatas][9]_i_14/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_15 - 
nets: {syncrregs.r[hrdatas][9]_i_15_n_0 syncrregs.r[hrdatas][9]_i_15/O}, {slvo[7][hconfig][6][9] syncrregs.r[hrdatas][9]_i_15/I0}, {slvo[6][hconfig][6][9] syncrregs.r[hrdatas][9]_i_15/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_15/I2}, {slvo[5][hconfig][6][9] syncrregs.r[hrdatas][9]_i_15/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_15/I4}, {slvo[4][hconfig][6][9] syncrregs.r[hrdatas][9]_i_15/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_16 - 
nets: {syncrregs.r[hrdatas][9]_i_16_n_0 syncrregs.r[hrdatas][9]_i_16/O}, {slvo[3][hconfig][7][9] syncrregs.r[hrdatas][9]_i_16/I0}, {slvo[2][hconfig][7][9] syncrregs.r[hrdatas][9]_i_16/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_16/I2}, {slvo[1][hconfig][7][9] syncrregs.r[hrdatas][9]_i_16/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_16/I4}, {slvo[0][hconfig][7][9] syncrregs.r[hrdatas][9]_i_16/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_17 - 
nets: {syncrregs.r[hrdatas][9]_i_17_n_0 syncrregs.r[hrdatas][9]_i_17/O}, {slvo[7][hconfig][7][9] syncrregs.r[hrdatas][9]_i_17/I0}, {slvo[6][hconfig][7][9] syncrregs.r[hrdatas][9]_i_17/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_17/I2}, {slvo[5][hconfig][7][9] syncrregs.r[hrdatas][9]_i_17/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_17/I4}, {slvo[4][hconfig][7][9] syncrregs.r[hrdatas][9]_i_17/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_18 - 
nets: {syncrregs.r[hrdatas][9]_i_18_n_0 syncrregs.r[hrdatas][9]_i_18/O}, {slvo[3][hconfig][4][9] syncrregs.r[hrdatas][9]_i_18/I0}, {slvo[2][hconfig][4][9] syncrregs.r[hrdatas][9]_i_18/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_18/I2}, {slvo[1][hconfig][4][9] syncrregs.r[hrdatas][9]_i_18/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_18/I4}, {slvo[0][hconfig][4][9] syncrregs.r[hrdatas][9]_i_18/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_19 - 
nets: {syncrregs.r[hrdatas][9]_i_19_n_0 syncrregs.r[hrdatas][9]_i_19/O}, {slvo[7][hconfig][4][9] syncrregs.r[hrdatas][9]_i_19/I0}, {slvo[6][hconfig][4][9] syncrregs.r[hrdatas][9]_i_19/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_19/I2}, {slvo[5][hconfig][4][9] syncrregs.r[hrdatas][9]_i_19/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_19/I4}, {slvo[4][hconfig][4][9] syncrregs.r[hrdatas][9]_i_19/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_20 - 
nets: {syncrregs.r[hrdatas][9]_i_20_n_0 syncrregs.r[hrdatas][9]_i_20/O}, {slvo[3][hconfig][5][9] syncrregs.r[hrdatas][9]_i_20/I0}, {slvo[2][hconfig][5][9] syncrregs.r[hrdatas][9]_i_20/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_20/I2}, {slvo[1][hconfig][5][9] syncrregs.r[hrdatas][9]_i_20/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_20/I4}, {slvo[0][hconfig][5][9] syncrregs.r[hrdatas][9]_i_20/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_21 - 
nets: {syncrregs.r[hrdatas][9]_i_21_n_0 syncrregs.r[hrdatas][9]_i_21/O}, {slvo[7][hconfig][5][9] syncrregs.r[hrdatas][9]_i_21/I0}, {slvo[6][hconfig][5][9] syncrregs.r[hrdatas][9]_i_21/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_21/I2}, {slvo[5][hconfig][5][9] syncrregs.r[hrdatas][9]_i_21/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_21/I4}, {slvo[4][hconfig][5][9] syncrregs.r[hrdatas][9]_i_21/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X68Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_22 - 
nets: {syncrregs.r[hrdatas][9]_i_22_n_0 syncrregs.r[hrdatas][9]_i_22/O}, {slvo[3][hconfig][2][9] syncrregs.r[hrdatas][9]_i_22/I0}, {slvo[2][hconfig][2][9] syncrregs.r[hrdatas][9]_i_22/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_22/I2}, {slvo[1][hconfig][2][9] syncrregs.r[hrdatas][9]_i_22/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_22/I4}, {slvo[0][hconfig][2][9] syncrregs.r[hrdatas][9]_i_22/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_23 - 
nets: {syncrregs.r[hrdatas][9]_i_23_n_0 syncrregs.r[hrdatas][9]_i_23/O}, {slvo[7][hconfig][2][9] syncrregs.r[hrdatas][9]_i_23/I0}, {slvo[6][hconfig][2][9] syncrregs.r[hrdatas][9]_i_23/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_23/I2}, {slvo[5][hconfig][2][9] syncrregs.r[hrdatas][9]_i_23/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_23/I4}, {slvo[4][hconfig][2][9] syncrregs.r[hrdatas][9]_i_23/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_24 - 
nets: {syncrregs.r[hrdatas][9]_i_24_n_0 syncrregs.r[hrdatas][9]_i_24/O}, {slvo[3][hconfig][3][9] syncrregs.r[hrdatas][9]_i_24/I0}, {slvo[2][hconfig][3][9] syncrregs.r[hrdatas][9]_i_24/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_24/I2}, {slvo[1][hconfig][3][9] syncrregs.r[hrdatas][9]_i_24/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_24/I4}, {slvo[0][hconfig][3][9] syncrregs.r[hrdatas][9]_i_24/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_25 - 
nets: {syncrregs.r[hrdatas][9]_i_25_n_0 syncrregs.r[hrdatas][9]_i_25/O}, {slvo[7][hconfig][3][9] syncrregs.r[hrdatas][9]_i_25/I0}, {slvo[6][hconfig][3][9] syncrregs.r[hrdatas][9]_i_25/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_25/I2}, {slvo[5][hconfig][3][9] syncrregs.r[hrdatas][9]_i_25/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_25/I4}, {slvo[4][hconfig][3][9] syncrregs.r[hrdatas][9]_i_25/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X67Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_26 - 
nets: {syncrregs.r[hrdatas][9]_i_26_n_0 syncrregs.r[hrdatas][9]_i_26/O}, {slvo[3][hconfig][0][9] syncrregs.r[hrdatas][9]_i_26/I0}, {slvo[2][hconfig][0][9] syncrregs.r[hrdatas][9]_i_26/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_26/I2}, {slvo[1][hconfig][0][9] syncrregs.r[hrdatas][9]_i_26/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_26/I4}, {slvo[0][hconfig][0][9] syncrregs.r[hrdatas][9]_i_26/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_27 - 
nets: {syncrregs.r[hrdatas][9]_i_27_n_0 syncrregs.r[hrdatas][9]_i_27/O}, {slvo[7][hconfig][0][9] syncrregs.r[hrdatas][9]_i_27/I0}, {slvo[6][hconfig][0][9] syncrregs.r[hrdatas][9]_i_27/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_27/I2}, {slvo[5][hconfig][0][9] syncrregs.r[hrdatas][9]_i_27/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_27/I4}, {slvo[4][hconfig][0][9] syncrregs.r[hrdatas][9]_i_27/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_28 - 
nets: {syncrregs.r[hrdatas][9]_i_28_n_0 syncrregs.r[hrdatas][9]_i_28/O}, {slvo[3][hconfig][1][9] syncrregs.r[hrdatas][9]_i_28/I0}, {slvo[2][hconfig][1][9] syncrregs.r[hrdatas][9]_i_28/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_28/I2}, {slvo[1][hconfig][1][9] syncrregs.r[hrdatas][9]_i_28/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_28/I4}, {slvo[0][hconfig][1][9] syncrregs.r[hrdatas][9]_i_28/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hrdatas][9]_i_29 - 
nets: {syncrregs.r[hrdatas][9]_i_29_n_0 syncrregs.r[hrdatas][9]_i_29/O}, {slvo[7][hconfig][1][9] syncrregs.r[hrdatas][9]_i_29/I0}, {slvo[6][hconfig][1][9] syncrregs.r[hrdatas][9]_i_29/I1}, {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_29/I2}, {slvo[5][hconfig][1][9] syncrregs.r[hrdatas][9]_i_29/I3}, {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r[hrdatas][9]_i_29/I4}, {slvo[4][hconfig][1][9] syncrregs.r[hrdatas][9]_i_29/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hAFA0CFCFAFA0C0C0, 
LOC: SLICE_X69Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

syncrregs.r[hready]_i_1 - 
nets: {rin[hready] syncrregs.r[hready]_i_1/O}, {syncrregs.r_reg[defslv]__0 syncrregs.r[hready]_i_1/I0}, {syncrregs.r_reg[cfgsel_n_0_] syncrregs.r[hready]_i_1/I1}, {syncrregs.r_reg[hready_n_0_] syncrregs.r[hready]_i_1/I2}, {syncrregs.r_reg[htrans_n_0_][1] syncrregs.r[hready]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0E00, 
LOC: SLICE_X64Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

syncrregs.r[hslave][0]_i_1 - 
nets: {p_6_out syncrregs.r[hslave][0]_i_1/O}, {slvi[hsel][7]_INST_0_i_1_n_0 syncrregs.r[hslave][0]_i_1/I0}, {slvi[hsel][1]_INST_0_i_1_n_0 syncrregs.r[hslave][0]_i_1/I1}, {p_0_in5_in syncrregs.r[hslave][0]_i_1/I2}, {p_2_in syncrregs.r[hslave][0]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X69Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

syncrregs.r[hslave][1]_i_1 - 
nets: {p_11_out syncrregs.r[hslave][1]_i_1/O}, {p_0_in5_in syncrregs.r[hslave][1]_i_1/I0}, {slvi[hsel][7]_INST_0_i_1_n_0 syncrregs.r[hslave][1]_i_1/I1}, {p_1_in10_in syncrregs.r[hslave][1]_i_1/I2}, {p_2_in7_in syncrregs.r[hslave][1]_i_1/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X69Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

syncrregs.r[hslave][2]_i_1 - 
nets: {p_14_out syncrregs.r[hslave][2]_i_1/O}, {p_2_in syncrregs.r[hslave][2]_i_1/I0}, {slvi[hsel][7]_INST_0_i_1_n_0 syncrregs.r[hslave][2]_i_1/I1}, {p_2_in7_in syncrregs.r[hslave][2]_i_1/I2}, {p_1_in13_in syncrregs.r[hslave][2]_i_1/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X70Y134, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

syncrregs.r[htrans][1]_i_1 - 
nets: {syncrregs.r[htrans][1]_i_1_n_0 syncrregs.r[htrans][1]_i_1/O}, {rst syncrregs.r[htrans][1]_i_1/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X63Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

syncrregs.r_reg[cfga11] - 
nets: {syncrregs.r_reg[cfga11]__0 syncrregs.r_reg[cfga11]/Q}, {clk syncrregs.r_reg[cfga11]/C}, {msti[hready] syncrregs.r_reg[cfga11]/CE}, {slvi[haddr][11] syncrregs.r_reg[cfga11]/D}, {<const0> syncrregs.r_reg[cfga11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[cfgsel] - 
nets: {syncrregs.r_reg[cfgsel_n_0_] syncrregs.r_reg[cfgsel]/Q}, {clk syncrregs.r_reg[cfgsel]/C}, {msti[hready] syncrregs.r_reg[cfgsel]/CE}, {hsel1192_out syncrregs.r_reg[cfgsel]/D}, {syncrregs.r[htrans][1]_i_1_n_0 syncrregs.r_reg[cfgsel]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[defslv] - 
nets: {syncrregs.r_reg[defslv]__0 syncrregs.r_reg[defslv]/Q}, {clk syncrregs.r_reg[defslv]/C}, {msti[hready] syncrregs.r_reg[defslv]/CE}, {p_185_out syncrregs.r_reg[defslv]/D}, {syncrregs.r[htrans][1]_i_1_n_0 syncrregs.r_reg[defslv]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y138, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][10] - 
nets: {sel0[6] syncrregs.r_reg[haddr][10]/Q}, {clk syncrregs.r_reg[haddr][10]/C}, {msti[hready] syncrregs.r_reg[haddr][10]/CE}, {slvi[haddr][10] syncrregs.r_reg[haddr][10]/D}, {<const0> syncrregs.r_reg[haddr][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][2] - 
nets: {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[haddr][2]/Q}, {clk syncrregs.r_reg[haddr][2]/C}, {msti[hready] syncrregs.r_reg[haddr][2]/CE}, {slvi[haddr][2] syncrregs.r_reg[haddr][2]/D}, {<const0> syncrregs.r_reg[haddr][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][3] - 
nets: {syncrregs.r_reg[haddr_n_0_][3] syncrregs.r_reg[haddr][3]/Q}, {clk syncrregs.r_reg[haddr][3]/C}, {msti[hready] syncrregs.r_reg[haddr][3]/CE}, {slvi[haddr][3] syncrregs.r_reg[haddr][3]/D}, {<const0> syncrregs.r_reg[haddr][3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][4] - 
nets: {syncrregs.r_reg[haddr_n_0_][4] syncrregs.r_reg[haddr][4]/Q}, {clk syncrregs.r_reg[haddr][4]/C}, {msti[hready] syncrregs.r_reg[haddr][4]/CE}, {slvi[haddr][4] syncrregs.r_reg[haddr][4]/D}, {<const0> syncrregs.r_reg[haddr][4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][5] - 
nets: {sel0[1] syncrregs.r_reg[haddr][5]/Q}, {clk syncrregs.r_reg[haddr][5]/C}, {msti[hready] syncrregs.r_reg[haddr][5]/CE}, {slvi[haddr][5] syncrregs.r_reg[haddr][5]/D}, {<const0> syncrregs.r_reg[haddr][5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][5]_rep - 
nets: {syncrregs.r_reg[haddr][5]_rep_n_0 syncrregs.r_reg[haddr][5]_rep/Q}, {clk syncrregs.r_reg[haddr][5]_rep/C}, {msti[hready] syncrregs.r_reg[haddr][5]_rep/CE}, {slvi[haddr][5] syncrregs.r_reg[haddr][5]_rep/D}, {<const0> syncrregs.r_reg[haddr][5]_rep/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][5]_rep__0 - 
nets: {syncrregs.r_reg[haddr][5]_rep__0_n_0 syncrregs.r_reg[haddr][5]_rep__0/Q}, {clk syncrregs.r_reg[haddr][5]_rep__0/C}, {msti[hready] syncrregs.r_reg[haddr][5]_rep__0/CE}, {slvi[haddr][5] syncrregs.r_reg[haddr][5]_rep__0/D}, {<const0> syncrregs.r_reg[haddr][5]_rep__0/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][5]_rep__1 - 
nets: {syncrregs.r_reg[haddr][5]_rep__1_n_0 syncrregs.r_reg[haddr][5]_rep__1/Q}, {clk syncrregs.r_reg[haddr][5]_rep__1/C}, {msti[hready] syncrregs.r_reg[haddr][5]_rep__1/CE}, {slvi[haddr][5] syncrregs.r_reg[haddr][5]_rep__1/D}, {<const0> syncrregs.r_reg[haddr][5]_rep__1/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][5]_rep__2 - 
nets: {syncrregs.r_reg[haddr][5]_rep__2_n_0 syncrregs.r_reg[haddr][5]_rep__2/Q}, {clk syncrregs.r_reg[haddr][5]_rep__2/C}, {msti[hready] syncrregs.r_reg[haddr][5]_rep__2/CE}, {slvi[haddr][5] syncrregs.r_reg[haddr][5]_rep__2/D}, {<const0> syncrregs.r_reg[haddr][5]_rep__2/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][5]_rep__3 - 
nets: {syncrregs.r_reg[haddr][5]_rep__3_n_0 syncrregs.r_reg[haddr][5]_rep__3/Q}, {clk syncrregs.r_reg[haddr][5]_rep__3/C}, {msti[hready] syncrregs.r_reg[haddr][5]_rep__3/CE}, {slvi[haddr][5] syncrregs.r_reg[haddr][5]_rep__3/D}, {<const0> syncrregs.r_reg[haddr][5]_rep__3/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][6] - 
nets: {sel0[2] syncrregs.r_reg[haddr][6]/Q}, {clk syncrregs.r_reg[haddr][6]/C}, {msti[hready] syncrregs.r_reg[haddr][6]/CE}, {slvi[haddr][6] syncrregs.r_reg[haddr][6]/D}, {<const0> syncrregs.r_reg[haddr][6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][6]_rep - 
nets: {syncrregs.r_reg[haddr][6]_rep_n_0 syncrregs.r_reg[haddr][6]_rep/Q}, {clk syncrregs.r_reg[haddr][6]_rep/C}, {msti[hready] syncrregs.r_reg[haddr][6]_rep/CE}, {slvi[haddr][6] syncrregs.r_reg[haddr][6]_rep/D}, {<const0> syncrregs.r_reg[haddr][6]_rep/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][6]_rep__0 - 
nets: {syncrregs.r_reg[haddr][6]_rep__0_n_0 syncrregs.r_reg[haddr][6]_rep__0/Q}, {clk syncrregs.r_reg[haddr][6]_rep__0/C}, {msti[hready] syncrregs.r_reg[haddr][6]_rep__0/CE}, {slvi[haddr][6] syncrregs.r_reg[haddr][6]_rep__0/D}, {<const0> syncrregs.r_reg[haddr][6]_rep__0/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][6]_rep__1 - 
nets: {syncrregs.r_reg[haddr][6]_rep__1_n_0 syncrregs.r_reg[haddr][6]_rep__1/Q}, {clk syncrregs.r_reg[haddr][6]_rep__1/C}, {msti[hready] syncrregs.r_reg[haddr][6]_rep__1/CE}, {slvi[haddr][6] syncrregs.r_reg[haddr][6]_rep__1/D}, {<const0> syncrregs.r_reg[haddr][6]_rep__1/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][6]_rep__2 - 
nets: {syncrregs.r_reg[haddr][6]_rep__2_n_0 syncrregs.r_reg[haddr][6]_rep__2/Q}, {clk syncrregs.r_reg[haddr][6]_rep__2/C}, {msti[hready] syncrregs.r_reg[haddr][6]_rep__2/CE}, {slvi[haddr][6] syncrregs.r_reg[haddr][6]_rep__2/D}, {<const0> syncrregs.r_reg[haddr][6]_rep__2/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][6]_rep__3 - 
nets: {syncrregs.r_reg[haddr][6]_rep__3_n_0 syncrregs.r_reg[haddr][6]_rep__3/Q}, {clk syncrregs.r_reg[haddr][6]_rep__3/C}, {msti[hready] syncrregs.r_reg[haddr][6]_rep__3/CE}, {slvi[haddr][6] syncrregs.r_reg[haddr][6]_rep__3/D}, {<const0> syncrregs.r_reg[haddr][6]_rep__3/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][7] - 
nets: {sel0[3] syncrregs.r_reg[haddr][7]/Q}, {clk syncrregs.r_reg[haddr][7]/C}, {msti[hready] syncrregs.r_reg[haddr][7]/CE}, {slvi[haddr][7] syncrregs.r_reg[haddr][7]/D}, {<const0> syncrregs.r_reg[haddr][7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][7]_rep - 
nets: {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[haddr][7]_rep/Q}, {clk syncrregs.r_reg[haddr][7]_rep/C}, {msti[hready] syncrregs.r_reg[haddr][7]_rep/CE}, {slvi[haddr][7] syncrregs.r_reg[haddr][7]_rep/D}, {<const0> syncrregs.r_reg[haddr][7]_rep/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][7]_rep__0 - 
nets: {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[haddr][7]_rep__0/Q}, {clk syncrregs.r_reg[haddr][7]_rep__0/C}, {msti[hready] syncrregs.r_reg[haddr][7]_rep__0/CE}, {slvi[haddr][7] syncrregs.r_reg[haddr][7]_rep__0/D}, {<const0> syncrregs.r_reg[haddr][7]_rep__0/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][8] - 
nets: {sel0[4] syncrregs.r_reg[haddr][8]/Q}, {clk syncrregs.r_reg[haddr][8]/C}, {msti[hready] syncrregs.r_reg[haddr][8]/CE}, {slvi[haddr][8] syncrregs.r_reg[haddr][8]/D}, {<const0> syncrregs.r_reg[haddr][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[haddr][9] - 
nets: {sel0[5] syncrregs.r_reg[haddr][9]/Q}, {clk syncrregs.r_reg[haddr][9]/C}, {msti[hready] syncrregs.r_reg[haddr][9]/CE}, {slvi[haddr][9] syncrregs.r_reg[haddr][9]/D}, {<const0> syncrregs.r_reg[haddr][9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmaster][0] - 
nets: {slvi[hmaster][0] syncrregs.r_reg[hmaster][0]/Q}, {clk syncrregs.r_reg[hmaster][0]/C}, {<const1> syncrregs.r_reg[hmaster][0]/CE}, {syncrregs.r[hmaster][0]_i_1_n_0 syncrregs.r_reg[hmaster][0]/D}, {<const0> syncrregs.r_reg[hmaster][0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmaster][1] - 
nets: {slvi[hmaster][1] syncrregs.r_reg[hmaster][1]/Q}, {clk syncrregs.r_reg[hmaster][1]/C}, {<const1> syncrregs.r_reg[hmaster][1]/CE}, {syncrregs.r[hmaster][1]_i_1_n_0 syncrregs.r_reg[hmaster][1]/D}, {<const0> syncrregs.r_reg[hmaster][1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmaster][2] - 
nets: {slvi[hmaster][2] syncrregs.r_reg[hmaster][2]/Q}, {clk syncrregs.r_reg[hmaster][2]/C}, {<const1> syncrregs.r_reg[hmaster][2]/CE}, {syncrregs.r[hmaster][2]_i_1_n_0 syncrregs.r_reg[hmaster][2]/D}, {<const0> syncrregs.r_reg[hmaster][2]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmasterd][0] - 
nets: {syncrregs.r_reg[hmasterd]__0[0] syncrregs.r_reg[hmasterd][0]/Q}, {clk syncrregs.r_reg[hmasterd][0]/C}, {msti[hready] syncrregs.r_reg[hmasterd][0]/CE}, {slvi[hmaster][0] syncrregs.r_reg[hmasterd][0]/D}, {<const0> syncrregs.r_reg[hmasterd][0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmasterd][1] - 
nets: {syncrregs.r_reg[hmasterd]__0[1] syncrregs.r_reg[hmasterd][1]/Q}, {clk syncrregs.r_reg[hmasterd][1]/C}, {msti[hready] syncrregs.r_reg[hmasterd][1]/CE}, {slvi[hmaster][1] syncrregs.r_reg[hmasterd][1]/D}, {<const0> syncrregs.r_reg[hmasterd][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmasterd][2] - 
nets: {syncrregs.r_reg[hmasterd]__0[2] syncrregs.r_reg[hmasterd][2]/Q}, {clk syncrregs.r_reg[hmasterd][2]/C}, {msti[hready] syncrregs.r_reg[hmasterd][2]/CE}, {slvi[hmaster][2] syncrregs.r_reg[hmasterd][2]/D}, {<const0> syncrregs.r_reg[hmasterd][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmasterlock] - 
nets: {slvi[hmastlock] syncrregs.r_reg[hmasterlock]/Q}, {clk syncrregs.r_reg[hmasterlock]/C}, {<const1> syncrregs.r_reg[hmasterlock]/CE}, {syncrregs.r[hmasterlock]_i_1_n_0 syncrregs.r_reg[hmasterlock]/D}, {<const0> syncrregs.r_reg[hmasterlock]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hmasterlock]_i_2 - 
nets: {syncrregs.r_reg[hmasterlock]_i_2_n_0 syncrregs.r_reg[hmasterlock]_i_2/O}, {syncrregs.r[hmasterlock]_i_4_n_0 syncrregs.r_reg[hmasterlock]_i_2/I0}, {syncrregs.r[hmasterlock]_i_5_n_0 syncrregs.r_reg[hmasterlock]_i_2/I1}, {syncrregs.r[hmaster][2]_i_2_n_0 syncrregs.r_reg[hmasterlock]_i_2/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hmasterlockd] - 
nets: {syncrregs.r_reg[hmasterlockd]__0 syncrregs.r_reg[hmasterlockd]/Q}, {clk syncrregs.r_reg[hmasterlockd]/C}, {<const1> syncrregs.r_reg[hmasterlockd]/CE}, {syncrregs.r[hmasterlockd]_i_1_n_0 syncrregs.r_reg[hmasterlockd]/D}, {<const0> syncrregs.r_reg[hmasterlockd]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][0] - 
nets: {syncrregs.r_reg[hrdatam]__0[0] syncrregs.r_reg[hrdatam][0]/Q}, {clk syncrregs.r_reg[hrdatam][0]/C}, {<const1> syncrregs.r_reg[hrdatam][0]/CE}, {syncrregs.r_reg[hrdatam][0]_i_1_n_0 syncrregs.r_reg[hrdatam][0]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][0]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][0]_i_1_n_0 syncrregs.r_reg[hrdatam][0]_i_1/O}, {syncrregs.r[hrdatam][0]_i_2_n_0 syncrregs.r_reg[hrdatam][0]_i_1/I0}, {syncrregs.r[hrdatam][0]_i_3_n_0 syncrregs.r_reg[hrdatam][0]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][0]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][10] - 
nets: {syncrregs.r_reg[hrdatam]__0[10] syncrregs.r_reg[hrdatam][10]/Q}, {clk syncrregs.r_reg[hrdatam][10]/C}, {<const1> syncrregs.r_reg[hrdatam][10]/CE}, {syncrregs.r_reg[hrdatam][10]_i_1_n_0 syncrregs.r_reg[hrdatam][10]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][10]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][10]_i_1_n_0 syncrregs.r_reg[hrdatam][10]_i_1/O}, {syncrregs.r[hrdatam][10]_i_2_n_0 syncrregs.r_reg[hrdatam][10]_i_1/I0}, {syncrregs.r[hrdatam][10]_i_3_n_0 syncrregs.r_reg[hrdatam][10]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][10]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][11] - 
nets: {syncrregs.r_reg[hrdatam]__0[11] syncrregs.r_reg[hrdatam][11]/Q}, {clk syncrregs.r_reg[hrdatam][11]/C}, {<const1> syncrregs.r_reg[hrdatam][11]/CE}, {syncrregs.r_reg[hrdatam][11]_i_1_n_0 syncrregs.r_reg[hrdatam][11]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][11]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][11]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][11]_i_1_n_0 syncrregs.r_reg[hrdatam][11]_i_1/O}, {syncrregs.r[hrdatam][11]_i_2_n_0 syncrregs.r_reg[hrdatam][11]_i_1/I0}, {syncrregs.r[hrdatam][11]_i_3_n_0 syncrregs.r_reg[hrdatam][11]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][11]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][12] - 
nets: {syncrregs.r_reg[hrdatam]__0[12] syncrregs.r_reg[hrdatam][12]/Q}, {clk syncrregs.r_reg[hrdatam][12]/C}, {<const1> syncrregs.r_reg[hrdatam][12]/CE}, {syncrregs.r_reg[hrdatam][12]_i_1_n_0 syncrregs.r_reg[hrdatam][12]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][12]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][12]_i_1_n_0 syncrregs.r_reg[hrdatam][12]_i_1/O}, {syncrregs.r[hrdatam][12]_i_2_n_0 syncrregs.r_reg[hrdatam][12]_i_1/I0}, {syncrregs.r[hrdatam][12]_i_3_n_0 syncrregs.r_reg[hrdatam][12]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][12]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][13] - 
nets: {syncrregs.r_reg[hrdatam]__0[13] syncrregs.r_reg[hrdatam][13]/Q}, {clk syncrregs.r_reg[hrdatam][13]/C}, {<const1> syncrregs.r_reg[hrdatam][13]/CE}, {syncrregs.r_reg[hrdatam][13]_i_1_n_0 syncrregs.r_reg[hrdatam][13]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X69Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][13]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][13]_i_1_n_0 syncrregs.r_reg[hrdatam][13]_i_1/O}, {syncrregs.r[hrdatam][13]_i_2_n_0 syncrregs.r_reg[hrdatam][13]_i_1/I0}, {syncrregs.r[hrdatam][13]_i_3_n_0 syncrregs.r_reg[hrdatam][13]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][13]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][14] - 
nets: {syncrregs.r_reg[hrdatam]__0[14] syncrregs.r_reg[hrdatam][14]/Q}, {clk syncrregs.r_reg[hrdatam][14]/C}, {<const1> syncrregs.r_reg[hrdatam][14]/CE}, {syncrregs.r_reg[hrdatam][14]_i_1_n_0 syncrregs.r_reg[hrdatam][14]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][14]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][14]_i_1_n_0 syncrregs.r_reg[hrdatam][14]_i_1/O}, {syncrregs.r[hrdatam][14]_i_2_n_0 syncrregs.r_reg[hrdatam][14]_i_1/I0}, {syncrregs.r[hrdatam][14]_i_3_n_0 syncrregs.r_reg[hrdatam][14]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][14]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X71Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][15] - 
nets: {syncrregs.r_reg[hrdatam]__0[15] syncrregs.r_reg[hrdatam][15]/Q}, {clk syncrregs.r_reg[hrdatam][15]/C}, {<const1> syncrregs.r_reg[hrdatam][15]/CE}, {syncrregs.r_reg[hrdatam][15]_i_1_n_0 syncrregs.r_reg[hrdatam][15]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][15]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][15]_i_1_n_0 syncrregs.r_reg[hrdatam][15]_i_1/O}, {syncrregs.r[hrdatam][15]_i_2_n_0 syncrregs.r_reg[hrdatam][15]_i_1/I0}, {syncrregs.r[hrdatam][15]_i_3_n_0 syncrregs.r_reg[hrdatam][15]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][15]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][16] - 
nets: {syncrregs.r_reg[hrdatam]__0[16] syncrregs.r_reg[hrdatam][16]/Q}, {clk syncrregs.r_reg[hrdatam][16]/C}, {<const1> syncrregs.r_reg[hrdatam][16]/CE}, {syncrregs.r_reg[hrdatam][16]_i_1_n_0 syncrregs.r_reg[hrdatam][16]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][16]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][16]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][16]_i_1_n_0 syncrregs.r_reg[hrdatam][16]_i_1/O}, {syncrregs.r[hrdatam][16]_i_2_n_0 syncrregs.r_reg[hrdatam][16]_i_1/I0}, {syncrregs.r[hrdatam][16]_i_3_n_0 syncrregs.r_reg[hrdatam][16]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][16]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][17] - 
nets: {syncrregs.r_reg[hrdatam]__0[17] syncrregs.r_reg[hrdatam][17]/Q}, {clk syncrregs.r_reg[hrdatam][17]/C}, {<const1> syncrregs.r_reg[hrdatam][17]/CE}, {syncrregs.r_reg[hrdatam][17]_i_1_n_0 syncrregs.r_reg[hrdatam][17]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][17]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][17]_i_1_n_0 syncrregs.r_reg[hrdatam][17]_i_1/O}, {syncrregs.r[hrdatam][17]_i_2_n_0 syncrregs.r_reg[hrdatam][17]_i_1/I0}, {syncrregs.r[hrdatam][17]_i_3_n_0 syncrregs.r_reg[hrdatam][17]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][17]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][18] - 
nets: {syncrregs.r_reg[hrdatam]__0[18] syncrregs.r_reg[hrdatam][18]/Q}, {clk syncrregs.r_reg[hrdatam][18]/C}, {<const1> syncrregs.r_reg[hrdatam][18]/CE}, {syncrregs.r_reg[hrdatam][18]_i_1_n_0 syncrregs.r_reg[hrdatam][18]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][18]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][18]_i_1_n_0 syncrregs.r_reg[hrdatam][18]_i_1/O}, {syncrregs.r[hrdatam][18]_i_2_n_0 syncrregs.r_reg[hrdatam][18]_i_1/I0}, {syncrregs.r[hrdatam][18]_i_3_n_0 syncrregs.r_reg[hrdatam][18]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][18]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][19] - 
nets: {syncrregs.r_reg[hrdatam]__0[19] syncrregs.r_reg[hrdatam][19]/Q}, {clk syncrregs.r_reg[hrdatam][19]/C}, {<const1> syncrregs.r_reg[hrdatam][19]/CE}, {syncrregs.r_reg[hrdatam][19]_i_1_n_0 syncrregs.r_reg[hrdatam][19]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][19]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][19]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][19]_i_1_n_0 syncrregs.r_reg[hrdatam][19]_i_1/O}, {syncrregs.r[hrdatam][19]_i_2_n_0 syncrregs.r_reg[hrdatam][19]_i_1/I0}, {syncrregs.r[hrdatam][19]_i_3_n_0 syncrregs.r_reg[hrdatam][19]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][19]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][1] - 
nets: {syncrregs.r_reg[hrdatam]__0[1] syncrregs.r_reg[hrdatam][1]/Q}, {clk syncrregs.r_reg[hrdatam][1]/C}, {<const1> syncrregs.r_reg[hrdatam][1]/CE}, {syncrregs.r_reg[hrdatam][1]_i_1_n_0 syncrregs.r_reg[hrdatam][1]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][1]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][1]_i_1_n_0 syncrregs.r_reg[hrdatam][1]_i_1/O}, {syncrregs.r[hrdatam][1]_i_2_n_0 syncrregs.r_reg[hrdatam][1]_i_1/I0}, {syncrregs.r[hrdatam][1]_i_3_n_0 syncrregs.r_reg[hrdatam][1]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][1]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][20] - 
nets: {syncrregs.r_reg[hrdatam]__0[20] syncrregs.r_reg[hrdatam][20]/Q}, {clk syncrregs.r_reg[hrdatam][20]/C}, {<const1> syncrregs.r_reg[hrdatam][20]/CE}, {syncrregs.r_reg[hrdatam][20]_i_1_n_0 syncrregs.r_reg[hrdatam][20]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][20]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][20]_i_1_n_0 syncrregs.r_reg[hrdatam][20]_i_1/O}, {syncrregs.r[hrdatam][20]_i_2_n_0 syncrregs.r_reg[hrdatam][20]_i_1/I0}, {syncrregs.r[hrdatam][20]_i_3_n_0 syncrregs.r_reg[hrdatam][20]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][20]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][21] - 
nets: {syncrregs.r_reg[hrdatam]__0[21] syncrregs.r_reg[hrdatam][21]/Q}, {clk syncrregs.r_reg[hrdatam][21]/C}, {<const1> syncrregs.r_reg[hrdatam][21]/CE}, {syncrregs.r_reg[hrdatam][21]_i_1_n_0 syncrregs.r_reg[hrdatam][21]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][21]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][21]_i_1_n_0 syncrregs.r_reg[hrdatam][21]_i_1/O}, {syncrregs.r[hrdatam][21]_i_2_n_0 syncrregs.r_reg[hrdatam][21]_i_1/I0}, {syncrregs.r[hrdatam][21]_i_3_n_0 syncrregs.r_reg[hrdatam][21]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][21]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][22] - 
nets: {syncrregs.r_reg[hrdatam]__0[22] syncrregs.r_reg[hrdatam][22]/Q}, {clk syncrregs.r_reg[hrdatam][22]/C}, {<const1> syncrregs.r_reg[hrdatam][22]/CE}, {syncrregs.r_reg[hrdatam][22]_i_1_n_0 syncrregs.r_reg[hrdatam][22]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][22]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][22]_i_1_n_0 syncrregs.r_reg[hrdatam][22]_i_1/O}, {syncrregs.r[hrdatam][22]_i_2_n_0 syncrregs.r_reg[hrdatam][22]_i_1/I0}, {syncrregs.r[hrdatam][22]_i_3_n_0 syncrregs.r_reg[hrdatam][22]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][22]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][23] - 
nets: {syncrregs.r_reg[hrdatam]__0[23] syncrregs.r_reg[hrdatam][23]/Q}, {clk syncrregs.r_reg[hrdatam][23]/C}, {<const1> syncrregs.r_reg[hrdatam][23]/CE}, {syncrregs.r_reg[hrdatam][23]_i_1_n_0 syncrregs.r_reg[hrdatam][23]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][23]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][23]_i_1_n_0 syncrregs.r_reg[hrdatam][23]_i_1/O}, {syncrregs.r[hrdatam][23]_i_2_n_0 syncrregs.r_reg[hrdatam][23]_i_1/I0}, {syncrregs.r[hrdatam][23]_i_3_n_0 syncrregs.r_reg[hrdatam][23]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][23]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][24] - 
nets: {syncrregs.r_reg[hrdatam]__0[24] syncrregs.r_reg[hrdatam][24]/Q}, {clk syncrregs.r_reg[hrdatam][24]/C}, {<const1> syncrregs.r_reg[hrdatam][24]/CE}, {syncrregs.r_reg[hrdatam][24]_i_1_n_0 syncrregs.r_reg[hrdatam][24]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][24]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][24]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][24]_i_1_n_0 syncrregs.r_reg[hrdatam][24]_i_1/O}, {syncrregs.r[hrdatam][24]_i_2_n_0 syncrregs.r_reg[hrdatam][24]_i_1/I0}, {syncrregs.r[hrdatam][24]_i_3_n_0 syncrregs.r_reg[hrdatam][24]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][24]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][25] - 
nets: {syncrregs.r_reg[hrdatam]__0[25] syncrregs.r_reg[hrdatam][25]/Q}, {clk syncrregs.r_reg[hrdatam][25]/C}, {<const1> syncrregs.r_reg[hrdatam][25]/CE}, {syncrregs.r_reg[hrdatam][25]_i_1_n_0 syncrregs.r_reg[hrdatam][25]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][25]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][25]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][25]_i_1_n_0 syncrregs.r_reg[hrdatam][25]_i_1/O}, {syncrregs.r[hrdatam][25]_i_2_n_0 syncrregs.r_reg[hrdatam][25]_i_1/I0}, {syncrregs.r[hrdatam][25]_i_3_n_0 syncrregs.r_reg[hrdatam][25]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][25]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][26] - 
nets: {syncrregs.r_reg[hrdatam]__0[26] syncrregs.r_reg[hrdatam][26]/Q}, {clk syncrregs.r_reg[hrdatam][26]/C}, {<const1> syncrregs.r_reg[hrdatam][26]/CE}, {syncrregs.r_reg[hrdatam][26]_i_1_n_0 syncrregs.r_reg[hrdatam][26]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][26]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][26]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][26]_i_1_n_0 syncrregs.r_reg[hrdatam][26]_i_1/O}, {syncrregs.r[hrdatam][26]_i_2_n_0 syncrregs.r_reg[hrdatam][26]_i_1/I0}, {syncrregs.r[hrdatam][26]_i_3_n_0 syncrregs.r_reg[hrdatam][26]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][26]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][27] - 
nets: {syncrregs.r_reg[hrdatam]__0[27] syncrregs.r_reg[hrdatam][27]/Q}, {clk syncrregs.r_reg[hrdatam][27]/C}, {<const1> syncrregs.r_reg[hrdatam][27]/CE}, {syncrregs.r_reg[hrdatam][27]_i_1_n_0 syncrregs.r_reg[hrdatam][27]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][27]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][27]_i_1_n_0 syncrregs.r_reg[hrdatam][27]_i_1/O}, {syncrregs.r[hrdatam][27]_i_2_n_0 syncrregs.r_reg[hrdatam][27]_i_1/I0}, {syncrregs.r[hrdatam][27]_i_3_n_0 syncrregs.r_reg[hrdatam][27]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][27]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][28] - 
nets: {syncrregs.r_reg[hrdatam]__0[28] syncrregs.r_reg[hrdatam][28]/Q}, {clk syncrregs.r_reg[hrdatam][28]/C}, {<const1> syncrregs.r_reg[hrdatam][28]/CE}, {syncrregs.r_reg[hrdatam][28]_i_1_n_0 syncrregs.r_reg[hrdatam][28]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][28]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][28]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][28]_i_1_n_0 syncrregs.r_reg[hrdatam][28]_i_1/O}, {syncrregs.r[hrdatam][28]_i_2_n_0 syncrregs.r_reg[hrdatam][28]_i_1/I0}, {syncrregs.r[hrdatam][28]_i_3_n_0 syncrregs.r_reg[hrdatam][28]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][28]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][29] - 
nets: {syncrregs.r_reg[hrdatam]__0[29] syncrregs.r_reg[hrdatam][29]/Q}, {clk syncrregs.r_reg[hrdatam][29]/C}, {<const1> syncrregs.r_reg[hrdatam][29]/CE}, {syncrregs.r_reg[hrdatam][29]_i_1_n_0 syncrregs.r_reg[hrdatam][29]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][29]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][29]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][29]_i_1_n_0 syncrregs.r_reg[hrdatam][29]_i_1/O}, {syncrregs.r[hrdatam][29]_i_2_n_0 syncrregs.r_reg[hrdatam][29]_i_1/I0}, {syncrregs.r[hrdatam][29]_i_3_n_0 syncrregs.r_reg[hrdatam][29]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][29]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][2] - 
nets: {syncrregs.r_reg[hrdatam]__0[2] syncrregs.r_reg[hrdatam][2]/Q}, {clk syncrregs.r_reg[hrdatam][2]/C}, {<const1> syncrregs.r_reg[hrdatam][2]/CE}, {syncrregs.r_reg[hrdatam][2]_i_1_n_0 syncrregs.r_reg[hrdatam][2]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][2]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][2]_i_1_n_0 syncrregs.r_reg[hrdatam][2]_i_1/O}, {syncrregs.r[hrdatam][2]_i_2_n_0 syncrregs.r_reg[hrdatam][2]_i_1/I0}, {syncrregs.r[hrdatam][2]_i_3_n_0 syncrregs.r_reg[hrdatam][2]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][2]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X65Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][30] - 
nets: {syncrregs.r_reg[hrdatam]__0[30] syncrregs.r_reg[hrdatam][30]/Q}, {clk syncrregs.r_reg[hrdatam][30]/C}, {<const1> syncrregs.r_reg[hrdatam][30]/CE}, {syncrregs.r_reg[hrdatam][30]_i_1_n_0 syncrregs.r_reg[hrdatam][30]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][30]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][30]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][30]_i_1_n_0 syncrregs.r_reg[hrdatam][30]_i_1/O}, {syncrregs.r[hrdatam][30]_i_2_n_0 syncrregs.r_reg[hrdatam][30]_i_1/I0}, {syncrregs.r[hrdatam][30]_i_3_n_0 syncrregs.r_reg[hrdatam][30]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][30]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][31] - 
nets: {syncrregs.r_reg[hrdatam]__0[31] syncrregs.r_reg[hrdatam][31]/Q}, {clk syncrregs.r_reg[hrdatam][31]/C}, {<const1> syncrregs.r_reg[hrdatam][31]/CE}, {syncrregs.r_reg[hrdatam][31]_i_2_n_0 syncrregs.r_reg[hrdatam][31]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][31]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X62Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][31]_i_2 - 
nets: {syncrregs.r_reg[hrdatam][31]_i_2_n_0 syncrregs.r_reg[hrdatam][31]_i_2/O}, {syncrregs.r[hrdatam][31]_i_3_n_0 syncrregs.r_reg[hrdatam][31]_i_2/I0}, {syncrregs.r[hrdatam][31]_i_4_n_0 syncrregs.r_reg[hrdatam][31]_i_2/I1}, {sel0[3] syncrregs.r_reg[hrdatam][31]_i_2/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][3] - 
nets: {syncrregs.r_reg[hrdatam]__0[3] syncrregs.r_reg[hrdatam][3]/Q}, {clk syncrregs.r_reg[hrdatam][3]/C}, {<const1> syncrregs.r_reg[hrdatam][3]/CE}, {syncrregs.r_reg[hrdatam][3]_i_1_n_0 syncrregs.r_reg[hrdatam][3]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][3]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][3]_i_1_n_0 syncrregs.r_reg[hrdatam][3]_i_1/O}, {syncrregs.r[hrdatam][3]_i_2_n_0 syncrregs.r_reg[hrdatam][3]_i_1/I0}, {syncrregs.r[hrdatam][3]_i_3_n_0 syncrregs.r_reg[hrdatam][3]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][3]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][4] - 
nets: {syncrregs.r_reg[hrdatam]__0[4] syncrregs.r_reg[hrdatam][4]/Q}, {clk syncrregs.r_reg[hrdatam][4]/C}, {<const1> syncrregs.r_reg[hrdatam][4]/CE}, {syncrregs.r_reg[hrdatam][4]_i_1_n_0 syncrregs.r_reg[hrdatam][4]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][4]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][4]_i_1_n_0 syncrregs.r_reg[hrdatam][4]_i_1/O}, {syncrregs.r[hrdatam][4]_i_2_n_0 syncrregs.r_reg[hrdatam][4]_i_1/I0}, {syncrregs.r[hrdatam][4]_i_3_n_0 syncrregs.r_reg[hrdatam][4]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][4]_i_1/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][5] - 
nets: {syncrregs.r_reg[hrdatam]__0[5] syncrregs.r_reg[hrdatam][5]/Q}, {clk syncrregs.r_reg[hrdatam][5]/C}, {<const1> syncrregs.r_reg[hrdatam][5]/CE}, {syncrregs.r_reg[hrdatam][5]_i_1_n_0 syncrregs.r_reg[hrdatam][5]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][5]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][5]_i_1_n_0 syncrregs.r_reg[hrdatam][5]_i_1/O}, {syncrregs.r[hrdatam][5]_i_2_n_0 syncrregs.r_reg[hrdatam][5]_i_1/I0}, {syncrregs.r[hrdatam][5]_i_3_n_0 syncrregs.r_reg[hrdatam][5]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][5]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][6] - 
nets: {syncrregs.r_reg[hrdatam]__0[6] syncrregs.r_reg[hrdatam][6]/Q}, {clk syncrregs.r_reg[hrdatam][6]/C}, {<const1> syncrregs.r_reg[hrdatam][6]/CE}, {syncrregs.r_reg[hrdatam][6]_i_1_n_0 syncrregs.r_reg[hrdatam][6]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][6]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][6]_i_1_n_0 syncrregs.r_reg[hrdatam][6]_i_1/O}, {syncrregs.r[hrdatam][6]_i_2_n_0 syncrregs.r_reg[hrdatam][6]_i_1/I0}, {syncrregs.r[hrdatam][6]_i_3_n_0 syncrregs.r_reg[hrdatam][6]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][6]_i_1/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][7] - 
nets: {syncrregs.r_reg[hrdatam]__0[7] syncrregs.r_reg[hrdatam][7]/Q}, {clk syncrregs.r_reg[hrdatam][7]/C}, {<const1> syncrregs.r_reg[hrdatam][7]/CE}, {syncrregs.r_reg[hrdatam][7]_i_1_n_0 syncrregs.r_reg[hrdatam][7]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][7]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][7]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][7]_i_1_n_0 syncrregs.r_reg[hrdatam][7]_i_1/O}, {syncrregs.r[hrdatam][7]_i_2_n_0 syncrregs.r_reg[hrdatam][7]_i_1/I0}, {syncrregs.r[hrdatam][7]_i_3_n_0 syncrregs.r_reg[hrdatam][7]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][7]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][8] - 
nets: {syncrregs.r_reg[hrdatam]__0[8] syncrregs.r_reg[hrdatam][8]/Q}, {clk syncrregs.r_reg[hrdatam][8]/C}, {<const1> syncrregs.r_reg[hrdatam][8]/CE}, {syncrregs.r_reg[hrdatam][8]_i_1_n_0 syncrregs.r_reg[hrdatam][8]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][8]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][8]_i_1_n_0 syncrregs.r_reg[hrdatam][8]_i_1/O}, {syncrregs.r[hrdatam][8]_i_2_n_0 syncrregs.r_reg[hrdatam][8]_i_1/I0}, {syncrregs.r[hrdatam][8]_i_3_n_0 syncrregs.r_reg[hrdatam][8]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][8]_i_1/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatam][9] - 
nets: {syncrregs.r_reg[hrdatam]__0[9] syncrregs.r_reg[hrdatam][9]/Q}, {clk syncrregs.r_reg[hrdatam][9]/C}, {<const1> syncrregs.r_reg[hrdatam][9]/CE}, {syncrregs.r_reg[hrdatam][9]_i_1_n_0 syncrregs.r_reg[hrdatam][9]/D}, {syncrregs.r[hrdatam][31]_i_1_n_0 syncrregs.r_reg[hrdatam][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatam][9]_i_1 - 
nets: {syncrregs.r_reg[hrdatam][9]_i_1_n_0 syncrregs.r_reg[hrdatam][9]_i_1/O}, {syncrregs.r[hrdatam][9]_i_2_n_0 syncrregs.r_reg[hrdatam][9]_i_1/I0}, {syncrregs.r[hrdatam][9]_i_3_n_0 syncrregs.r_reg[hrdatam][9]_i_1/I1}, {sel0[3] syncrregs.r_reg[hrdatam][9]_i_1/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0] - 
nets: {syncrregs.r_reg[hrdatas]__0[0] syncrregs.r_reg[hrdatas][0]/Q}, {clk syncrregs.r_reg[hrdatas][0]/C}, {<const1> syncrregs.r_reg[hrdatas][0]/CE}, {slvo[15][hready]__0[0] syncrregs.r_reg[hrdatas][0]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][0]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_10_n_0 syncrregs.r_reg[hrdatas][0]_i_10/O}, {syncrregs.r[hrdatas][0]_i_22_n_0 syncrregs.r_reg[hrdatas][0]_i_10/I0}, {syncrregs.r[hrdatas][0]_i_23_n_0 syncrregs.r_reg[hrdatas][0]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_11_n_0 syncrregs.r_reg[hrdatas][0]_i_11/O}, {syncrregs.r[hrdatas][0]_i_24_n_0 syncrregs.r_reg[hrdatas][0]_i_11/I0}, {syncrregs.r[hrdatas][0]_i_25_n_0 syncrregs.r_reg[hrdatas][0]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_12_n_0 syncrregs.r_reg[hrdatas][0]_i_12/O}, {syncrregs.r[hrdatas][0]_i_26_n_0 syncrregs.r_reg[hrdatas][0]_i_12/I0}, {syncrregs.r[hrdatas][0]_i_27_n_0 syncrregs.r_reg[hrdatas][0]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_13_n_0 syncrregs.r_reg[hrdatas][0]_i_13/O}, {syncrregs.r[hrdatas][0]_i_28_n_0 syncrregs.r_reg[hrdatas][0]_i_13/I0}, {syncrregs.r[hrdatas][0]_i_29_n_0 syncrregs.r_reg[hrdatas][0]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_2_n_0 syncrregs.r_reg[hrdatas][0]_i_2/O}, {syncrregs.r_reg[hrdatas][0]_i_6_n_0 syncrregs.r_reg[hrdatas][0]_i_2/I0}, {syncrregs.r_reg[hrdatas][0]_i_7_n_0 syncrregs.r_reg[hrdatas][0]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][0]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][0]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_3_n_0 syncrregs.r_reg[hrdatas][0]_i_3/O}, {syncrregs.r_reg[hrdatas][0]_i_8_n_0 syncrregs.r_reg[hrdatas][0]_i_3/I0}, {syncrregs.r_reg[hrdatas][0]_i_9_n_0 syncrregs.r_reg[hrdatas][0]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][0]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][0]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_4_n_0 syncrregs.r_reg[hrdatas][0]_i_4/O}, {syncrregs.r_reg[hrdatas][0]_i_10_n_0 syncrregs.r_reg[hrdatas][0]_i_4/I0}, {syncrregs.r_reg[hrdatas][0]_i_11_n_0 syncrregs.r_reg[hrdatas][0]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][0]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X64Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][0]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_5_n_0 syncrregs.r_reg[hrdatas][0]_i_5/O}, {syncrregs.r_reg[hrdatas][0]_i_12_n_0 syncrregs.r_reg[hrdatas][0]_i_5/I0}, {syncrregs.r_reg[hrdatas][0]_i_13_n_0 syncrregs.r_reg[hrdatas][0]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][0]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X65Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][0]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_6_n_0 syncrregs.r_reg[hrdatas][0]_i_6/O}, {syncrregs.r[hrdatas][0]_i_14_n_0 syncrregs.r_reg[hrdatas][0]_i_6/I0}, {syncrregs.r[hrdatas][0]_i_15_n_0 syncrregs.r_reg[hrdatas][0]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_7_n_0 syncrregs.r_reg[hrdatas][0]_i_7/O}, {syncrregs.r[hrdatas][0]_i_16_n_0 syncrregs.r_reg[hrdatas][0]_i_7/I0}, {syncrregs.r[hrdatas][0]_i_17_n_0 syncrregs.r_reg[hrdatas][0]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_8_n_0 syncrregs.r_reg[hrdatas][0]_i_8/O}, {syncrregs.r[hrdatas][0]_i_18_n_0 syncrregs.r_reg[hrdatas][0]_i_8/I0}, {syncrregs.r[hrdatas][0]_i_19_n_0 syncrregs.r_reg[hrdatas][0]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][0]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][0]_i_9_n_0 syncrregs.r_reg[hrdatas][0]_i_9/O}, {syncrregs.r[hrdatas][0]_i_20_n_0 syncrregs.r_reg[hrdatas][0]_i_9/I0}, {syncrregs.r[hrdatas][0]_i_21_n_0 syncrregs.r_reg[hrdatas][0]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][0]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10] - 
nets: {syncrregs.r_reg[hrdatas]__0[10] syncrregs.r_reg[hrdatas][10]/Q}, {clk syncrregs.r_reg[hrdatas][10]/C}, {<const1> syncrregs.r_reg[hrdatas][10]/CE}, {slvo[15][hready]__0[10] syncrregs.r_reg[hrdatas][10]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][10]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_10_n_0 syncrregs.r_reg[hrdatas][10]_i_10/O}, {syncrregs.r[hrdatas][10]_i_22_n_0 syncrregs.r_reg[hrdatas][10]_i_10/I0}, {syncrregs.r[hrdatas][10]_i_23_n_0 syncrregs.r_reg[hrdatas][10]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_11_n_0 syncrregs.r_reg[hrdatas][10]_i_11/O}, {syncrregs.r[hrdatas][10]_i_24_n_0 syncrregs.r_reg[hrdatas][10]_i_11/I0}, {syncrregs.r[hrdatas][10]_i_25_n_0 syncrregs.r_reg[hrdatas][10]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_12_n_0 syncrregs.r_reg[hrdatas][10]_i_12/O}, {syncrregs.r[hrdatas][10]_i_26_n_0 syncrregs.r_reg[hrdatas][10]_i_12/I0}, {syncrregs.r[hrdatas][10]_i_27_n_0 syncrregs.r_reg[hrdatas][10]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_13_n_0 syncrregs.r_reg[hrdatas][10]_i_13/O}, {syncrregs.r[hrdatas][10]_i_28_n_0 syncrregs.r_reg[hrdatas][10]_i_13/I0}, {syncrregs.r[hrdatas][10]_i_29_n_0 syncrregs.r_reg[hrdatas][10]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_2_n_0 syncrregs.r_reg[hrdatas][10]_i_2/O}, {syncrregs.r_reg[hrdatas][10]_i_6_n_0 syncrregs.r_reg[hrdatas][10]_i_2/I0}, {syncrregs.r_reg[hrdatas][10]_i_7_n_0 syncrregs.r_reg[hrdatas][10]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][10]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][10]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_3_n_0 syncrregs.r_reg[hrdatas][10]_i_3/O}, {syncrregs.r_reg[hrdatas][10]_i_8_n_0 syncrregs.r_reg[hrdatas][10]_i_3/I0}, {syncrregs.r_reg[hrdatas][10]_i_9_n_0 syncrregs.r_reg[hrdatas][10]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][10]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X74Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][10]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_4_n_0 syncrregs.r_reg[hrdatas][10]_i_4/O}, {syncrregs.r_reg[hrdatas][10]_i_10_n_0 syncrregs.r_reg[hrdatas][10]_i_4/I0}, {syncrregs.r_reg[hrdatas][10]_i_11_n_0 syncrregs.r_reg[hrdatas][10]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][10]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X74Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][10]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_5_n_0 syncrregs.r_reg[hrdatas][10]_i_5/O}, {syncrregs.r_reg[hrdatas][10]_i_12_n_0 syncrregs.r_reg[hrdatas][10]_i_5/I0}, {syncrregs.r_reg[hrdatas][10]_i_13_n_0 syncrregs.r_reg[hrdatas][10]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][10]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X74Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][10]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_6_n_0 syncrregs.r_reg[hrdatas][10]_i_6/O}, {syncrregs.r[hrdatas][10]_i_14_n_0 syncrregs.r_reg[hrdatas][10]_i_6/I0}, {syncrregs.r[hrdatas][10]_i_15_n_0 syncrregs.r_reg[hrdatas][10]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_7_n_0 syncrregs.r_reg[hrdatas][10]_i_7/O}, {syncrregs.r[hrdatas][10]_i_16_n_0 syncrregs.r_reg[hrdatas][10]_i_7/I0}, {syncrregs.r[hrdatas][10]_i_17_n_0 syncrregs.r_reg[hrdatas][10]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_8_n_0 syncrregs.r_reg[hrdatas][10]_i_8/O}, {syncrregs.r[hrdatas][10]_i_18_n_0 syncrregs.r_reg[hrdatas][10]_i_8/I0}, {syncrregs.r[hrdatas][10]_i_19_n_0 syncrregs.r_reg[hrdatas][10]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][10]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][10]_i_9_n_0 syncrregs.r_reg[hrdatas][10]_i_9/O}, {syncrregs.r[hrdatas][10]_i_20_n_0 syncrregs.r_reg[hrdatas][10]_i_9/I0}, {syncrregs.r[hrdatas][10]_i_21_n_0 syncrregs.r_reg[hrdatas][10]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][10]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11] - 
nets: {syncrregs.r_reg[hrdatas]__0[11] syncrregs.r_reg[hrdatas][11]/Q}, {clk syncrregs.r_reg[hrdatas][11]/C}, {<const1> syncrregs.r_reg[hrdatas][11]/CE}, {slvo[15][hready]__0[11] syncrregs.r_reg[hrdatas][11]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][11]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_10_n_0 syncrregs.r_reg[hrdatas][11]_i_10/O}, {syncrregs.r[hrdatas][11]_i_22_n_0 syncrregs.r_reg[hrdatas][11]_i_10/I0}, {syncrregs.r[hrdatas][11]_i_23_n_0 syncrregs.r_reg[hrdatas][11]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_11_n_0 syncrregs.r_reg[hrdatas][11]_i_11/O}, {syncrregs.r[hrdatas][11]_i_24_n_0 syncrregs.r_reg[hrdatas][11]_i_11/I0}, {syncrregs.r[hrdatas][11]_i_25_n_0 syncrregs.r_reg[hrdatas][11]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_12_n_0 syncrregs.r_reg[hrdatas][11]_i_12/O}, {syncrregs.r[hrdatas][11]_i_26_n_0 syncrregs.r_reg[hrdatas][11]_i_12/I0}, {syncrregs.r[hrdatas][11]_i_27_n_0 syncrregs.r_reg[hrdatas][11]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_13_n_0 syncrregs.r_reg[hrdatas][11]_i_13/O}, {syncrregs.r[hrdatas][11]_i_28_n_0 syncrregs.r_reg[hrdatas][11]_i_13/I0}, {syncrregs.r[hrdatas][11]_i_29_n_0 syncrregs.r_reg[hrdatas][11]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_2_n_0 syncrregs.r_reg[hrdatas][11]_i_2/O}, {syncrregs.r_reg[hrdatas][11]_i_6_n_0 syncrregs.r_reg[hrdatas][11]_i_2/I0}, {syncrregs.r_reg[hrdatas][11]_i_7_n_0 syncrregs.r_reg[hrdatas][11]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][11]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][11]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_3_n_0 syncrregs.r_reg[hrdatas][11]_i_3/O}, {syncrregs.r_reg[hrdatas][11]_i_8_n_0 syncrregs.r_reg[hrdatas][11]_i_3/I0}, {syncrregs.r_reg[hrdatas][11]_i_9_n_0 syncrregs.r_reg[hrdatas][11]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][11]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][11]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_4_n_0 syncrregs.r_reg[hrdatas][11]_i_4/O}, {syncrregs.r_reg[hrdatas][11]_i_10_n_0 syncrregs.r_reg[hrdatas][11]_i_4/I0}, {syncrregs.r_reg[hrdatas][11]_i_11_n_0 syncrregs.r_reg[hrdatas][11]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][11]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X69Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][11]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_5_n_0 syncrregs.r_reg[hrdatas][11]_i_5/O}, {syncrregs.r_reg[hrdatas][11]_i_12_n_0 syncrregs.r_reg[hrdatas][11]_i_5/I0}, {syncrregs.r_reg[hrdatas][11]_i_13_n_0 syncrregs.r_reg[hrdatas][11]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][11]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X70Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][11]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_6_n_0 syncrregs.r_reg[hrdatas][11]_i_6/O}, {syncrregs.r[hrdatas][11]_i_14_n_0 syncrregs.r_reg[hrdatas][11]_i_6/I0}, {syncrregs.r[hrdatas][11]_i_15_n_0 syncrregs.r_reg[hrdatas][11]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_7_n_0 syncrregs.r_reg[hrdatas][11]_i_7/O}, {syncrregs.r[hrdatas][11]_i_16_n_0 syncrregs.r_reg[hrdatas][11]_i_7/I0}, {syncrregs.r[hrdatas][11]_i_17_n_0 syncrregs.r_reg[hrdatas][11]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_8_n_0 syncrregs.r_reg[hrdatas][11]_i_8/O}, {syncrregs.r[hrdatas][11]_i_18_n_0 syncrregs.r_reg[hrdatas][11]_i_8/I0}, {syncrregs.r[hrdatas][11]_i_19_n_0 syncrregs.r_reg[hrdatas][11]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][11]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][11]_i_9_n_0 syncrregs.r_reg[hrdatas][11]_i_9/O}, {syncrregs.r[hrdatas][11]_i_20_n_0 syncrregs.r_reg[hrdatas][11]_i_9/I0}, {syncrregs.r[hrdatas][11]_i_21_n_0 syncrregs.r_reg[hrdatas][11]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][11]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12] - 
nets: {syncrregs.r_reg[hrdatas]__0[12] syncrregs.r_reg[hrdatas][12]/Q}, {clk syncrregs.r_reg[hrdatas][12]/C}, {<const1> syncrregs.r_reg[hrdatas][12]/CE}, {syncrregs.r[hrdatas][12]_i_2_n_0 syncrregs.r_reg[hrdatas][12]/D}, {v[hrdatas][12] syncrregs.r_reg[hrdatas][12]/S}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X77Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

syncrregs.r_reg[hrdatas][12]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_10_n_0 syncrregs.r_reg[hrdatas][12]_i_10/O}, {syncrregs.r[hrdatas][12]_i_21_n_0 syncrregs.r_reg[hrdatas][12]_i_10/I0}, {syncrregs.r[hrdatas][12]_i_22_n_0 syncrregs.r_reg[hrdatas][12]_i_10/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X77Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_11_n_0 syncrregs.r_reg[hrdatas][12]_i_11/O}, {syncrregs.r[hrdatas][12]_i_23_n_0 syncrregs.r_reg[hrdatas][12]_i_11/I0}, {syncrregs.r[hrdatas][12]_i_24_n_0 syncrregs.r_reg[hrdatas][12]_i_11/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_11/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_12_n_0 syncrregs.r_reg[hrdatas][12]_i_12/O}, {syncrregs.r[hrdatas][12]_i_25_n_0 syncrregs.r_reg[hrdatas][12]_i_12/I0}, {syncrregs.r[hrdatas][12]_i_26_n_0 syncrregs.r_reg[hrdatas][12]_i_12/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_12/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_13_n_0 syncrregs.r_reg[hrdatas][12]_i_13/O}, {syncrregs.r[hrdatas][12]_i_27_n_0 syncrregs.r_reg[hrdatas][12]_i_13/I0}, {syncrregs.r[hrdatas][12]_i_28_n_0 syncrregs.r_reg[hrdatas][12]_i_13/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_13/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12]_i_14 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_14_n_0 syncrregs.r_reg[hrdatas][12]_i_14/O}, {syncrregs.r[hrdatas][12]_i_29_n_0 syncrregs.r_reg[hrdatas][12]_i_14/I0}, {syncrregs.r[hrdatas][12]_i_30_n_0 syncrregs.r_reg[hrdatas][12]_i_14/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_14/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_5_n_0 syncrregs.r_reg[hrdatas][12]_i_5/O}, {syncrregs.r_reg[hrdatas][12]_i_11_n_0 syncrregs.r_reg[hrdatas][12]_i_5/I0}, {syncrregs.r_reg[hrdatas][12]_i_12_n_0 syncrregs.r_reg[hrdatas][12]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][12]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X76Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][12]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_6_n_0 syncrregs.r_reg[hrdatas][12]_i_6/O}, {syncrregs.r_reg[hrdatas][12]_i_13_n_0 syncrregs.r_reg[hrdatas][12]_i_6/I0}, {syncrregs.r_reg[hrdatas][12]_i_14_n_0 syncrregs.r_reg[hrdatas][12]_i_6/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][12]_i_6/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X74Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][12]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_7_n_0 syncrregs.r_reg[hrdatas][12]_i_7/O}, {syncrregs.r[hrdatas][12]_i_15_n_0 syncrregs.r_reg[hrdatas][12]_i_7/I0}, {syncrregs.r[hrdatas][12]_i_16_n_0 syncrregs.r_reg[hrdatas][12]_i_7/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_8_n_0 syncrregs.r_reg[hrdatas][12]_i_8/O}, {syncrregs.r[hrdatas][12]_i_17_n_0 syncrregs.r_reg[hrdatas][12]_i_8/I0}, {syncrregs.r[hrdatas][12]_i_18_n_0 syncrregs.r_reg[hrdatas][12]_i_8/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_8/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][12]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][12]_i_9_n_0 syncrregs.r_reg[hrdatas][12]_i_9/O}, {syncrregs.r[hrdatas][12]_i_19_n_0 syncrregs.r_reg[hrdatas][12]_i_9/I0}, {syncrregs.r[hrdatas][12]_i_20_n_0 syncrregs.r_reg[hrdatas][12]_i_9/I1}, {sel0[3] syncrregs.r_reg[hrdatas][12]_i_9/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13] - 
nets: {syncrregs.r_reg[hrdatas]__0[13] syncrregs.r_reg[hrdatas][13]/Q}, {clk syncrregs.r_reg[hrdatas][13]/C}, {<const1> syncrregs.r_reg[hrdatas][13]/CE}, {slvo[15][hready]__0[13] syncrregs.r_reg[hrdatas][13]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][13]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_10_n_0 syncrregs.r_reg[hrdatas][13]_i_10/O}, {syncrregs.r[hrdatas][13]_i_22_n_0 syncrregs.r_reg[hrdatas][13]_i_10/I0}, {syncrregs.r[hrdatas][13]_i_23_n_0 syncrregs.r_reg[hrdatas][13]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X71Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_11_n_0 syncrregs.r_reg[hrdatas][13]_i_11/O}, {syncrregs.r[hrdatas][13]_i_24_n_0 syncrregs.r_reg[hrdatas][13]_i_11/I0}, {syncrregs.r[hrdatas][13]_i_25_n_0 syncrregs.r_reg[hrdatas][13]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_12_n_0 syncrregs.r_reg[hrdatas][13]_i_12/O}, {syncrregs.r[hrdatas][13]_i_26_n_0 syncrregs.r_reg[hrdatas][13]_i_12/I0}, {syncrregs.r[hrdatas][13]_i_27_n_0 syncrregs.r_reg[hrdatas][13]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_13_n_0 syncrregs.r_reg[hrdatas][13]_i_13/O}, {syncrregs.r[hrdatas][13]_i_28_n_0 syncrregs.r_reg[hrdatas][13]_i_13/I0}, {syncrregs.r[hrdatas][13]_i_29_n_0 syncrregs.r_reg[hrdatas][13]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_2_n_0 syncrregs.r_reg[hrdatas][13]_i_2/O}, {syncrregs.r_reg[hrdatas][13]_i_6_n_0 syncrregs.r_reg[hrdatas][13]_i_2/I0}, {syncrregs.r_reg[hrdatas][13]_i_7_n_0 syncrregs.r_reg[hrdatas][13]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][13]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X69Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][13]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_3_n_0 syncrregs.r_reg[hrdatas][13]_i_3/O}, {syncrregs.r_reg[hrdatas][13]_i_8_n_0 syncrregs.r_reg[hrdatas][13]_i_3/I0}, {syncrregs.r_reg[hrdatas][13]_i_9_n_0 syncrregs.r_reg[hrdatas][13]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][13]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][13]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_4_n_0 syncrregs.r_reg[hrdatas][13]_i_4/O}, {syncrregs.r_reg[hrdatas][13]_i_10_n_0 syncrregs.r_reg[hrdatas][13]_i_4/I0}, {syncrregs.r_reg[hrdatas][13]_i_11_n_0 syncrregs.r_reg[hrdatas][13]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][13]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X71Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][13]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_5_n_0 syncrregs.r_reg[hrdatas][13]_i_5/O}, {syncrregs.r_reg[hrdatas][13]_i_12_n_0 syncrregs.r_reg[hrdatas][13]_i_5/I0}, {syncrregs.r_reg[hrdatas][13]_i_13_n_0 syncrregs.r_reg[hrdatas][13]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][13]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X69Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][13]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_6_n_0 syncrregs.r_reg[hrdatas][13]_i_6/O}, {syncrregs.r[hrdatas][13]_i_14_n_0 syncrregs.r_reg[hrdatas][13]_i_6/I0}, {syncrregs.r[hrdatas][13]_i_15_n_0 syncrregs.r_reg[hrdatas][13]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_7_n_0 syncrregs.r_reg[hrdatas][13]_i_7/O}, {syncrregs.r[hrdatas][13]_i_16_n_0 syncrregs.r_reg[hrdatas][13]_i_7/I0}, {syncrregs.r[hrdatas][13]_i_17_n_0 syncrregs.r_reg[hrdatas][13]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_8_n_0 syncrregs.r_reg[hrdatas][13]_i_8/O}, {syncrregs.r[hrdatas][13]_i_18_n_0 syncrregs.r_reg[hrdatas][13]_i_8/I0}, {syncrregs.r[hrdatas][13]_i_19_n_0 syncrregs.r_reg[hrdatas][13]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][13]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][13]_i_9_n_0 syncrregs.r_reg[hrdatas][13]_i_9/O}, {syncrregs.r[hrdatas][13]_i_20_n_0 syncrregs.r_reg[hrdatas][13]_i_9/I0}, {syncrregs.r[hrdatas][13]_i_21_n_0 syncrregs.r_reg[hrdatas][13]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][13]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14] - 
nets: {syncrregs.r_reg[hrdatas]__0[14] syncrregs.r_reg[hrdatas][14]/Q}, {clk syncrregs.r_reg[hrdatas][14]/C}, {<const1> syncrregs.r_reg[hrdatas][14]/CE}, {slvo[15][hready]__0[14] syncrregs.r_reg[hrdatas][14]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][14]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][14]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_10_n_0 syncrregs.r_reg[hrdatas][14]_i_10/O}, {syncrregs.r[hrdatas][14]_i_22_n_0 syncrregs.r_reg[hrdatas][14]_i_10/I0}, {syncrregs.r[hrdatas][14]_i_23_n_0 syncrregs.r_reg[hrdatas][14]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_11_n_0 syncrregs.r_reg[hrdatas][14]_i_11/O}, {syncrregs.r[hrdatas][14]_i_24_n_0 syncrregs.r_reg[hrdatas][14]_i_11/I0}, {syncrregs.r[hrdatas][14]_i_25_n_0 syncrregs.r_reg[hrdatas][14]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_12_n_0 syncrregs.r_reg[hrdatas][14]_i_12/O}, {syncrregs.r[hrdatas][14]_i_26_n_0 syncrregs.r_reg[hrdatas][14]_i_12/I0}, {syncrregs.r[hrdatas][14]_i_27_n_0 syncrregs.r_reg[hrdatas][14]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_13_n_0 syncrregs.r_reg[hrdatas][14]_i_13/O}, {syncrregs.r[hrdatas][14]_i_28_n_0 syncrregs.r_reg[hrdatas][14]_i_13/I0}, {syncrregs.r[hrdatas][14]_i_29_n_0 syncrregs.r_reg[hrdatas][14]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_2_n_0 syncrregs.r_reg[hrdatas][14]_i_2/O}, {syncrregs.r_reg[hrdatas][14]_i_6_n_0 syncrregs.r_reg[hrdatas][14]_i_2/I0}, {syncrregs.r_reg[hrdatas][14]_i_7_n_0 syncrregs.r_reg[hrdatas][14]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][14]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X76Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][14]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_3_n_0 syncrregs.r_reg[hrdatas][14]_i_3/O}, {syncrregs.r_reg[hrdatas][14]_i_8_n_0 syncrregs.r_reg[hrdatas][14]_i_3/I0}, {syncrregs.r_reg[hrdatas][14]_i_9_n_0 syncrregs.r_reg[hrdatas][14]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][14]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X73Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][14]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_4_n_0 syncrregs.r_reg[hrdatas][14]_i_4/O}, {syncrregs.r_reg[hrdatas][14]_i_10_n_0 syncrregs.r_reg[hrdatas][14]_i_4/I0}, {syncrregs.r_reg[hrdatas][14]_i_11_n_0 syncrregs.r_reg[hrdatas][14]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][14]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X73Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][14]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_5_n_0 syncrregs.r_reg[hrdatas][14]_i_5/O}, {syncrregs.r_reg[hrdatas][14]_i_12_n_0 syncrregs.r_reg[hrdatas][14]_i_5/I0}, {syncrregs.r_reg[hrdatas][14]_i_13_n_0 syncrregs.r_reg[hrdatas][14]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][14]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X72Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][14]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_6_n_0 syncrregs.r_reg[hrdatas][14]_i_6/O}, {syncrregs.r[hrdatas][14]_i_14_n_0 syncrregs.r_reg[hrdatas][14]_i_6/I0}, {syncrregs.r[hrdatas][14]_i_15_n_0 syncrregs.r_reg[hrdatas][14]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_7_n_0 syncrregs.r_reg[hrdatas][14]_i_7/O}, {syncrregs.r[hrdatas][14]_i_16_n_0 syncrregs.r_reg[hrdatas][14]_i_7/I0}, {syncrregs.r[hrdatas][14]_i_17_n_0 syncrregs.r_reg[hrdatas][14]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_8_n_0 syncrregs.r_reg[hrdatas][14]_i_8/O}, {syncrregs.r[hrdatas][14]_i_18_n_0 syncrregs.r_reg[hrdatas][14]_i_8/I0}, {syncrregs.r[hrdatas][14]_i_19_n_0 syncrregs.r_reg[hrdatas][14]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][14]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][14]_i_9_n_0 syncrregs.r_reg[hrdatas][14]_i_9/O}, {syncrregs.r[hrdatas][14]_i_20_n_0 syncrregs.r_reg[hrdatas][14]_i_9/I0}, {syncrregs.r[hrdatas][14]_i_21_n_0 syncrregs.r_reg[hrdatas][14]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][14]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15] - 
nets: {syncrregs.r_reg[hrdatas]__0[15] syncrregs.r_reg[hrdatas][15]/Q}, {clk syncrregs.r_reg[hrdatas][15]/C}, {<const1> syncrregs.r_reg[hrdatas][15]/CE}, {slvo[15][hready]__0[15] syncrregs.r_reg[hrdatas][15]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][15]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X74Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][15]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_10_n_0 syncrregs.r_reg[hrdatas][15]_i_10/O}, {syncrregs.r[hrdatas][15]_i_22_n_0 syncrregs.r_reg[hrdatas][15]_i_10/I0}, {syncrregs.r[hrdatas][15]_i_23_n_0 syncrregs.r_reg[hrdatas][15]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_11_n_0 syncrregs.r_reg[hrdatas][15]_i_11/O}, {syncrregs.r[hrdatas][15]_i_24_n_0 syncrregs.r_reg[hrdatas][15]_i_11/I0}, {syncrregs.r[hrdatas][15]_i_25_n_0 syncrregs.r_reg[hrdatas][15]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_12_n_0 syncrregs.r_reg[hrdatas][15]_i_12/O}, {syncrregs.r[hrdatas][15]_i_26_n_0 syncrregs.r_reg[hrdatas][15]_i_12/I0}, {syncrregs.r[hrdatas][15]_i_27_n_0 syncrregs.r_reg[hrdatas][15]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_13_n_0 syncrregs.r_reg[hrdatas][15]_i_13/O}, {syncrregs.r[hrdatas][15]_i_28_n_0 syncrregs.r_reg[hrdatas][15]_i_13/I0}, {syncrregs.r[hrdatas][15]_i_29_n_0 syncrregs.r_reg[hrdatas][15]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_2_n_0 syncrregs.r_reg[hrdatas][15]_i_2/O}, {syncrregs.r_reg[hrdatas][15]_i_6_n_0 syncrregs.r_reg[hrdatas][15]_i_2/I0}, {syncrregs.r_reg[hrdatas][15]_i_7_n_0 syncrregs.r_reg[hrdatas][15]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][15]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][15]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_3_n_0 syncrregs.r_reg[hrdatas][15]_i_3/O}, {syncrregs.r_reg[hrdatas][15]_i_8_n_0 syncrregs.r_reg[hrdatas][15]_i_3/I0}, {syncrregs.r_reg[hrdatas][15]_i_9_n_0 syncrregs.r_reg[hrdatas][15]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][15]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][15]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_4_n_0 syncrregs.r_reg[hrdatas][15]_i_4/O}, {syncrregs.r_reg[hrdatas][15]_i_10_n_0 syncrregs.r_reg[hrdatas][15]_i_4/I0}, {syncrregs.r_reg[hrdatas][15]_i_11_n_0 syncrregs.r_reg[hrdatas][15]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][15]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X73Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][15]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_5_n_0 syncrregs.r_reg[hrdatas][15]_i_5/O}, {syncrregs.r_reg[hrdatas][15]_i_12_n_0 syncrregs.r_reg[hrdatas][15]_i_5/I0}, {syncrregs.r_reg[hrdatas][15]_i_13_n_0 syncrregs.r_reg[hrdatas][15]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][15]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X74Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][15]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_6_n_0 syncrregs.r_reg[hrdatas][15]_i_6/O}, {syncrregs.r[hrdatas][15]_i_14_n_0 syncrregs.r_reg[hrdatas][15]_i_6/I0}, {syncrregs.r[hrdatas][15]_i_15_n_0 syncrregs.r_reg[hrdatas][15]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_7_n_0 syncrregs.r_reg[hrdatas][15]_i_7/O}, {syncrregs.r[hrdatas][15]_i_16_n_0 syncrregs.r_reg[hrdatas][15]_i_7/I0}, {syncrregs.r[hrdatas][15]_i_17_n_0 syncrregs.r_reg[hrdatas][15]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_8_n_0 syncrregs.r_reg[hrdatas][15]_i_8/O}, {syncrregs.r[hrdatas][15]_i_18_n_0 syncrregs.r_reg[hrdatas][15]_i_8/I0}, {syncrregs.r[hrdatas][15]_i_19_n_0 syncrregs.r_reg[hrdatas][15]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][15]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][15]_i_9_n_0 syncrregs.r_reg[hrdatas][15]_i_9/O}, {syncrregs.r[hrdatas][15]_i_20_n_0 syncrregs.r_reg[hrdatas][15]_i_9/I0}, {syncrregs.r[hrdatas][15]_i_21_n_0 syncrregs.r_reg[hrdatas][15]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][15]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16] - 
nets: {syncrregs.r_reg[hrdatas]__0[16] syncrregs.r_reg[hrdatas][16]/Q}, {clk syncrregs.r_reg[hrdatas][16]/C}, {<const1> syncrregs.r_reg[hrdatas][16]/CE}, {slvo[15][hready]__0[16] syncrregs.r_reg[hrdatas][16]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X72Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][16]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_10_n_0 syncrregs.r_reg[hrdatas][16]_i_10/O}, {syncrregs.r[hrdatas][16]_i_22_n_0 syncrregs.r_reg[hrdatas][16]_i_10/I0}, {syncrregs.r[hrdatas][16]_i_23_n_0 syncrregs.r_reg[hrdatas][16]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_11_n_0 syncrregs.r_reg[hrdatas][16]_i_11/O}, {syncrregs.r[hrdatas][16]_i_24_n_0 syncrregs.r_reg[hrdatas][16]_i_11/I0}, {syncrregs.r[hrdatas][16]_i_25_n_0 syncrregs.r_reg[hrdatas][16]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_12_n_0 syncrregs.r_reg[hrdatas][16]_i_12/O}, {syncrregs.r[hrdatas][16]_i_26_n_0 syncrregs.r_reg[hrdatas][16]_i_12/I0}, {syncrregs.r[hrdatas][16]_i_27_n_0 syncrregs.r_reg[hrdatas][16]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_13_n_0 syncrregs.r_reg[hrdatas][16]_i_13/O}, {syncrregs.r[hrdatas][16]_i_28_n_0 syncrregs.r_reg[hrdatas][16]_i_13/I0}, {syncrregs.r[hrdatas][16]_i_29_n_0 syncrregs.r_reg[hrdatas][16]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_2_n_0 syncrregs.r_reg[hrdatas][16]_i_2/O}, {syncrregs.r_reg[hrdatas][16]_i_6_n_0 syncrregs.r_reg[hrdatas][16]_i_2/I0}, {syncrregs.r_reg[hrdatas][16]_i_7_n_0 syncrregs.r_reg[hrdatas][16]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][16]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X73Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][16]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_3_n_0 syncrregs.r_reg[hrdatas][16]_i_3/O}, {syncrregs.r_reg[hrdatas][16]_i_8_n_0 syncrregs.r_reg[hrdatas][16]_i_3/I0}, {syncrregs.r_reg[hrdatas][16]_i_9_n_0 syncrregs.r_reg[hrdatas][16]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][16]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X72Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][16]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_4_n_0 syncrregs.r_reg[hrdatas][16]_i_4/O}, {syncrregs.r_reg[hrdatas][16]_i_10_n_0 syncrregs.r_reg[hrdatas][16]_i_4/I0}, {syncrregs.r_reg[hrdatas][16]_i_11_n_0 syncrregs.r_reg[hrdatas][16]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][16]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][16]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_5_n_0 syncrregs.r_reg[hrdatas][16]_i_5/O}, {syncrregs.r_reg[hrdatas][16]_i_12_n_0 syncrregs.r_reg[hrdatas][16]_i_5/I0}, {syncrregs.r_reg[hrdatas][16]_i_13_n_0 syncrregs.r_reg[hrdatas][16]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][16]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X72Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][16]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_6_n_0 syncrregs.r_reg[hrdatas][16]_i_6/O}, {syncrregs.r[hrdatas][16]_i_14_n_0 syncrregs.r_reg[hrdatas][16]_i_6/I0}, {syncrregs.r[hrdatas][16]_i_15_n_0 syncrregs.r_reg[hrdatas][16]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_7_n_0 syncrregs.r_reg[hrdatas][16]_i_7/O}, {syncrregs.r[hrdatas][16]_i_16_n_0 syncrregs.r_reg[hrdatas][16]_i_7/I0}, {syncrregs.r[hrdatas][16]_i_17_n_0 syncrregs.r_reg[hrdatas][16]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_8_n_0 syncrregs.r_reg[hrdatas][16]_i_8/O}, {syncrregs.r[hrdatas][16]_i_18_n_0 syncrregs.r_reg[hrdatas][16]_i_8/I0}, {syncrregs.r[hrdatas][16]_i_19_n_0 syncrregs.r_reg[hrdatas][16]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][16]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][16]_i_9_n_0 syncrregs.r_reg[hrdatas][16]_i_9/O}, {syncrregs.r[hrdatas][16]_i_20_n_0 syncrregs.r_reg[hrdatas][16]_i_9/I0}, {syncrregs.r[hrdatas][16]_i_21_n_0 syncrregs.r_reg[hrdatas][16]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][16]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17] - 
nets: {syncrregs.r_reg[hrdatas]__0[17] syncrregs.r_reg[hrdatas][17]/Q}, {clk syncrregs.r_reg[hrdatas][17]/C}, {<const1> syncrregs.r_reg[hrdatas][17]/CE}, {slvo[15][hready]__0[17] syncrregs.r_reg[hrdatas][17]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][17]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X73Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][17]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_10_n_0 syncrregs.r_reg[hrdatas][17]_i_10/O}, {syncrregs.r[hrdatas][17]_i_22_n_0 syncrregs.r_reg[hrdatas][17]_i_10/I0}, {syncrregs.r[hrdatas][17]_i_23_n_0 syncrregs.r_reg[hrdatas][17]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_11_n_0 syncrregs.r_reg[hrdatas][17]_i_11/O}, {syncrregs.r[hrdatas][17]_i_24_n_0 syncrregs.r_reg[hrdatas][17]_i_11/I0}, {syncrregs.r[hrdatas][17]_i_25_n_0 syncrregs.r_reg[hrdatas][17]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_12_n_0 syncrregs.r_reg[hrdatas][17]_i_12/O}, {syncrregs.r[hrdatas][17]_i_26_n_0 syncrregs.r_reg[hrdatas][17]_i_12/I0}, {syncrregs.r[hrdatas][17]_i_27_n_0 syncrregs.r_reg[hrdatas][17]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_13_n_0 syncrregs.r_reg[hrdatas][17]_i_13/O}, {syncrregs.r[hrdatas][17]_i_28_n_0 syncrregs.r_reg[hrdatas][17]_i_13/I0}, {syncrregs.r[hrdatas][17]_i_29_n_0 syncrregs.r_reg[hrdatas][17]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_2_n_0 syncrregs.r_reg[hrdatas][17]_i_2/O}, {syncrregs.r_reg[hrdatas][17]_i_6_n_0 syncrregs.r_reg[hrdatas][17]_i_2/I0}, {syncrregs.r_reg[hrdatas][17]_i_7_n_0 syncrregs.r_reg[hrdatas][17]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][17]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X74Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][17]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_3_n_0 syncrregs.r_reg[hrdatas][17]_i_3/O}, {syncrregs.r_reg[hrdatas][17]_i_8_n_0 syncrregs.r_reg[hrdatas][17]_i_3/I0}, {syncrregs.r_reg[hrdatas][17]_i_9_n_0 syncrregs.r_reg[hrdatas][17]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][17]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][17]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_4_n_0 syncrregs.r_reg[hrdatas][17]_i_4/O}, {syncrregs.r_reg[hrdatas][17]_i_10_n_0 syncrregs.r_reg[hrdatas][17]_i_4/I0}, {syncrregs.r_reg[hrdatas][17]_i_11_n_0 syncrregs.r_reg[hrdatas][17]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][17]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X76Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][17]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_5_n_0 syncrregs.r_reg[hrdatas][17]_i_5/O}, {syncrregs.r_reg[hrdatas][17]_i_12_n_0 syncrregs.r_reg[hrdatas][17]_i_5/I0}, {syncrregs.r_reg[hrdatas][17]_i_13_n_0 syncrregs.r_reg[hrdatas][17]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][17]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X73Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][17]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_6_n_0 syncrregs.r_reg[hrdatas][17]_i_6/O}, {syncrregs.r[hrdatas][17]_i_14_n_0 syncrregs.r_reg[hrdatas][17]_i_6/I0}, {syncrregs.r[hrdatas][17]_i_15_n_0 syncrregs.r_reg[hrdatas][17]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_7_n_0 syncrregs.r_reg[hrdatas][17]_i_7/O}, {syncrregs.r[hrdatas][17]_i_16_n_0 syncrregs.r_reg[hrdatas][17]_i_7/I0}, {syncrregs.r[hrdatas][17]_i_17_n_0 syncrregs.r_reg[hrdatas][17]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_8_n_0 syncrregs.r_reg[hrdatas][17]_i_8/O}, {syncrregs.r[hrdatas][17]_i_18_n_0 syncrregs.r_reg[hrdatas][17]_i_8/I0}, {syncrregs.r[hrdatas][17]_i_19_n_0 syncrregs.r_reg[hrdatas][17]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][17]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][17]_i_9_n_0 syncrregs.r_reg[hrdatas][17]_i_9/O}, {syncrregs.r[hrdatas][17]_i_20_n_0 syncrregs.r_reg[hrdatas][17]_i_9/I0}, {syncrregs.r[hrdatas][17]_i_21_n_0 syncrregs.r_reg[hrdatas][17]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][17]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18] - 
nets: {syncrregs.r_reg[hrdatas]__0[18] syncrregs.r_reg[hrdatas][18]/Q}, {clk syncrregs.r_reg[hrdatas][18]/C}, {<const1> syncrregs.r_reg[hrdatas][18]/CE}, {slvo[15][hready]__0[18] syncrregs.r_reg[hrdatas][18]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][18]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][18]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_10_n_0 syncrregs.r_reg[hrdatas][18]_i_10/O}, {syncrregs.r[hrdatas][18]_i_22_n_0 syncrregs.r_reg[hrdatas][18]_i_10/I0}, {syncrregs.r[hrdatas][18]_i_23_n_0 syncrregs.r_reg[hrdatas][18]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_11_n_0 syncrregs.r_reg[hrdatas][18]_i_11/O}, {syncrregs.r[hrdatas][18]_i_24_n_0 syncrregs.r_reg[hrdatas][18]_i_11/I0}, {syncrregs.r[hrdatas][18]_i_25_n_0 syncrregs.r_reg[hrdatas][18]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_12_n_0 syncrregs.r_reg[hrdatas][18]_i_12/O}, {syncrregs.r[hrdatas][18]_i_26_n_0 syncrregs.r_reg[hrdatas][18]_i_12/I0}, {syncrregs.r[hrdatas][18]_i_27_n_0 syncrregs.r_reg[hrdatas][18]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_13_n_0 syncrregs.r_reg[hrdatas][18]_i_13/O}, {syncrregs.r[hrdatas][18]_i_28_n_0 syncrregs.r_reg[hrdatas][18]_i_13/I0}, {syncrregs.r[hrdatas][18]_i_29_n_0 syncrregs.r_reg[hrdatas][18]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_2_n_0 syncrregs.r_reg[hrdatas][18]_i_2/O}, {syncrregs.r_reg[hrdatas][18]_i_6_n_0 syncrregs.r_reg[hrdatas][18]_i_2/I0}, {syncrregs.r_reg[hrdatas][18]_i_7_n_0 syncrregs.r_reg[hrdatas][18]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][18]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][18]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_3_n_0 syncrregs.r_reg[hrdatas][18]_i_3/O}, {syncrregs.r_reg[hrdatas][18]_i_8_n_0 syncrregs.r_reg[hrdatas][18]_i_3/I0}, {syncrregs.r_reg[hrdatas][18]_i_9_n_0 syncrregs.r_reg[hrdatas][18]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][18]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X59Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][18]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_4_n_0 syncrregs.r_reg[hrdatas][18]_i_4/O}, {syncrregs.r_reg[hrdatas][18]_i_10_n_0 syncrregs.r_reg[hrdatas][18]_i_4/I0}, {syncrregs.r_reg[hrdatas][18]_i_11_n_0 syncrregs.r_reg[hrdatas][18]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][18]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X58Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][18]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_5_n_0 syncrregs.r_reg[hrdatas][18]_i_5/O}, {syncrregs.r_reg[hrdatas][18]_i_12_n_0 syncrregs.r_reg[hrdatas][18]_i_5/I0}, {syncrregs.r_reg[hrdatas][18]_i_13_n_0 syncrregs.r_reg[hrdatas][18]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][18]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X58Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][18]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_6_n_0 syncrregs.r_reg[hrdatas][18]_i_6/O}, {syncrregs.r[hrdatas][18]_i_14_n_0 syncrregs.r_reg[hrdatas][18]_i_6/I0}, {syncrregs.r[hrdatas][18]_i_15_n_0 syncrregs.r_reg[hrdatas][18]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_7_n_0 syncrregs.r_reg[hrdatas][18]_i_7/O}, {syncrregs.r[hrdatas][18]_i_16_n_0 syncrregs.r_reg[hrdatas][18]_i_7/I0}, {syncrregs.r[hrdatas][18]_i_17_n_0 syncrregs.r_reg[hrdatas][18]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_8_n_0 syncrregs.r_reg[hrdatas][18]_i_8/O}, {syncrregs.r[hrdatas][18]_i_18_n_0 syncrregs.r_reg[hrdatas][18]_i_8/I0}, {syncrregs.r[hrdatas][18]_i_19_n_0 syncrregs.r_reg[hrdatas][18]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][18]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][18]_i_9_n_0 syncrregs.r_reg[hrdatas][18]_i_9/O}, {syncrregs.r[hrdatas][18]_i_20_n_0 syncrregs.r_reg[hrdatas][18]_i_9/I0}, {syncrregs.r[hrdatas][18]_i_21_n_0 syncrregs.r_reg[hrdatas][18]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][18]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19] - 
nets: {syncrregs.r_reg[hrdatas]__0[19] syncrregs.r_reg[hrdatas][19]/Q}, {clk syncrregs.r_reg[hrdatas][19]/C}, {<const1> syncrregs.r_reg[hrdatas][19]/CE}, {slvo[15][hready]__0[19] syncrregs.r_reg[hrdatas][19]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][19]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_10_n_0 syncrregs.r_reg[hrdatas][19]_i_10/O}, {syncrregs.r[hrdatas][19]_i_22_n_0 syncrregs.r_reg[hrdatas][19]_i_10/I0}, {syncrregs.r[hrdatas][19]_i_23_n_0 syncrregs.r_reg[hrdatas][19]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_11_n_0 syncrregs.r_reg[hrdatas][19]_i_11/O}, {syncrregs.r[hrdatas][19]_i_24_n_0 syncrregs.r_reg[hrdatas][19]_i_11/I0}, {syncrregs.r[hrdatas][19]_i_25_n_0 syncrregs.r_reg[hrdatas][19]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_12_n_0 syncrregs.r_reg[hrdatas][19]_i_12/O}, {syncrregs.r[hrdatas][19]_i_26_n_0 syncrregs.r_reg[hrdatas][19]_i_12/I0}, {syncrregs.r[hrdatas][19]_i_27_n_0 syncrregs.r_reg[hrdatas][19]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_13_n_0 syncrregs.r_reg[hrdatas][19]_i_13/O}, {syncrregs.r[hrdatas][19]_i_28_n_0 syncrregs.r_reg[hrdatas][19]_i_13/I0}, {syncrregs.r[hrdatas][19]_i_29_n_0 syncrregs.r_reg[hrdatas][19]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_2_n_0 syncrregs.r_reg[hrdatas][19]_i_2/O}, {syncrregs.r_reg[hrdatas][19]_i_6_n_0 syncrregs.r_reg[hrdatas][19]_i_2/I0}, {syncrregs.r_reg[hrdatas][19]_i_7_n_0 syncrregs.r_reg[hrdatas][19]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][19]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X56Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][19]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_3_n_0 syncrregs.r_reg[hrdatas][19]_i_3/O}, {syncrregs.r_reg[hrdatas][19]_i_8_n_0 syncrregs.r_reg[hrdatas][19]_i_3/I0}, {syncrregs.r_reg[hrdatas][19]_i_9_n_0 syncrregs.r_reg[hrdatas][19]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][19]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X57Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][19]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_4_n_0 syncrregs.r_reg[hrdatas][19]_i_4/O}, {syncrregs.r_reg[hrdatas][19]_i_10_n_0 syncrregs.r_reg[hrdatas][19]_i_4/I0}, {syncrregs.r_reg[hrdatas][19]_i_11_n_0 syncrregs.r_reg[hrdatas][19]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][19]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X56Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][19]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_5_n_0 syncrregs.r_reg[hrdatas][19]_i_5/O}, {syncrregs.r_reg[hrdatas][19]_i_12_n_0 syncrregs.r_reg[hrdatas][19]_i_5/I0}, {syncrregs.r_reg[hrdatas][19]_i_13_n_0 syncrregs.r_reg[hrdatas][19]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][19]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X56Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][19]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_6_n_0 syncrregs.r_reg[hrdatas][19]_i_6/O}, {syncrregs.r[hrdatas][19]_i_14_n_0 syncrregs.r_reg[hrdatas][19]_i_6/I0}, {syncrregs.r[hrdatas][19]_i_15_n_0 syncrregs.r_reg[hrdatas][19]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_7_n_0 syncrregs.r_reg[hrdatas][19]_i_7/O}, {syncrregs.r[hrdatas][19]_i_16_n_0 syncrregs.r_reg[hrdatas][19]_i_7/I0}, {syncrregs.r[hrdatas][19]_i_17_n_0 syncrregs.r_reg[hrdatas][19]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_8_n_0 syncrregs.r_reg[hrdatas][19]_i_8/O}, {syncrregs.r[hrdatas][19]_i_18_n_0 syncrregs.r_reg[hrdatas][19]_i_8/I0}, {syncrregs.r[hrdatas][19]_i_19_n_0 syncrregs.r_reg[hrdatas][19]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X57Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][19]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][19]_i_9_n_0 syncrregs.r_reg[hrdatas][19]_i_9/O}, {syncrregs.r[hrdatas][19]_i_20_n_0 syncrregs.r_reg[hrdatas][19]_i_9/I0}, {syncrregs.r[hrdatas][19]_i_21_n_0 syncrregs.r_reg[hrdatas][19]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][19]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X57Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1] - 
nets: {syncrregs.r_reg[hrdatas]__0[1] syncrregs.r_reg[hrdatas][1]/Q}, {clk syncrregs.r_reg[hrdatas][1]/C}, {<const1> syncrregs.r_reg[hrdatas][1]/CE}, {syncrregs.r[hrdatas][1]_i_1_n_0 syncrregs.r_reg[hrdatas][1]/D}, {v[hrdatas][12] syncrregs.r_reg[hrdatas][1]/S}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X74Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

syncrregs.r_reg[hrdatas][1]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_10_n_0 syncrregs.r_reg[hrdatas][1]_i_10/O}, {syncrregs.r[hrdatas][1]_i_23_n_0 syncrregs.r_reg[hrdatas][1]_i_10/I0}, {syncrregs.r[hrdatas][1]_i_24_n_0 syncrregs.r_reg[hrdatas][1]_i_10/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_10/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_11_n_0 syncrregs.r_reg[hrdatas][1]_i_11/O}, {syncrregs.r[hrdatas][1]_i_25_n_0 syncrregs.r_reg[hrdatas][1]_i_11/I0}, {syncrregs.r[hrdatas][1]_i_26_n_0 syncrregs.r_reg[hrdatas][1]_i_11/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_11/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X74Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_12_n_0 syncrregs.r_reg[hrdatas][1]_i_12/O}, {syncrregs.r[hrdatas][1]_i_27_n_0 syncrregs.r_reg[hrdatas][1]_i_12/I0}, {syncrregs.r[hrdatas][1]_i_28_n_0 syncrregs.r_reg[hrdatas][1]_i_12/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_12/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_3_n_0 syncrregs.r_reg[hrdatas][1]_i_3/O}, {syncrregs.r_reg[hrdatas][1]_i_9_n_0 syncrregs.r_reg[hrdatas][1]_i_3/I0}, {syncrregs.r_reg[hrdatas][1]_i_10_n_0 syncrregs.r_reg[hrdatas][1]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][1]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][1]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_4_n_0 syncrregs.r_reg[hrdatas][1]_i_4/O}, {syncrregs.r_reg[hrdatas][1]_i_11_n_0 syncrregs.r_reg[hrdatas][1]_i_4/I0}, {syncrregs.r_reg[hrdatas][1]_i_12_n_0 syncrregs.r_reg[hrdatas][1]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][1]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X74Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][1]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_5_n_0 syncrregs.r_reg[hrdatas][1]_i_5/O}, {syncrregs.r[hrdatas][1]_i_13_n_0 syncrregs.r_reg[hrdatas][1]_i_5/I0}, {syncrregs.r[hrdatas][1]_i_14_n_0 syncrregs.r_reg[hrdatas][1]_i_5/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_5/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_6_n_0 syncrregs.r_reg[hrdatas][1]_i_6/O}, {syncrregs.r[hrdatas][1]_i_15_n_0 syncrregs.r_reg[hrdatas][1]_i_6/I0}, {syncrregs.r[hrdatas][1]_i_16_n_0 syncrregs.r_reg[hrdatas][1]_i_6/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_7_n_0 syncrregs.r_reg[hrdatas][1]_i_7/O}, {syncrregs.r[hrdatas][1]_i_17_n_0 syncrregs.r_reg[hrdatas][1]_i_7/I0}, {syncrregs.r[hrdatas][1]_i_18_n_0 syncrregs.r_reg[hrdatas][1]_i_7/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_8_n_0 syncrregs.r_reg[hrdatas][1]_i_8/O}, {syncrregs.r[hrdatas][1]_i_19_n_0 syncrregs.r_reg[hrdatas][1]_i_8/I0}, {syncrregs.r[hrdatas][1]_i_20_n_0 syncrregs.r_reg[hrdatas][1]_i_8/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_8/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X76Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][1]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][1]_i_9_n_0 syncrregs.r_reg[hrdatas][1]_i_9/O}, {syncrregs.r[hrdatas][1]_i_21_n_0 syncrregs.r_reg[hrdatas][1]_i_9/I0}, {syncrregs.r[hrdatas][1]_i_22_n_0 syncrregs.r_reg[hrdatas][1]_i_9/I1}, {sel0[3] syncrregs.r_reg[hrdatas][1]_i_9/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20] - 
nets: {syncrregs.r_reg[hrdatas]__0[20] syncrregs.r_reg[hrdatas][20]/Q}, {clk syncrregs.r_reg[hrdatas][20]/C}, {<const1> syncrregs.r_reg[hrdatas][20]/CE}, {slvo[15][hready]__0[20] syncrregs.r_reg[hrdatas][20]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][20]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_10_n_0 syncrregs.r_reg[hrdatas][20]_i_10/O}, {syncrregs.r[hrdatas][20]_i_22_n_0 syncrregs.r_reg[hrdatas][20]_i_10/I0}, {syncrregs.r[hrdatas][20]_i_23_n_0 syncrregs.r_reg[hrdatas][20]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_11_n_0 syncrregs.r_reg[hrdatas][20]_i_11/O}, {syncrregs.r[hrdatas][20]_i_24_n_0 syncrregs.r_reg[hrdatas][20]_i_11/I0}, {syncrregs.r[hrdatas][20]_i_25_n_0 syncrregs.r_reg[hrdatas][20]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_12_n_0 syncrregs.r_reg[hrdatas][20]_i_12/O}, {syncrregs.r[hrdatas][20]_i_26_n_0 syncrregs.r_reg[hrdatas][20]_i_12/I0}, {syncrregs.r[hrdatas][20]_i_27_n_0 syncrregs.r_reg[hrdatas][20]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_13_n_0 syncrregs.r_reg[hrdatas][20]_i_13/O}, {syncrregs.r[hrdatas][20]_i_28_n_0 syncrregs.r_reg[hrdatas][20]_i_13/I0}, {syncrregs.r[hrdatas][20]_i_29_n_0 syncrregs.r_reg[hrdatas][20]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_2_n_0 syncrregs.r_reg[hrdatas][20]_i_2/O}, {syncrregs.r_reg[hrdatas][20]_i_6_n_0 syncrregs.r_reg[hrdatas][20]_i_2/I0}, {syncrregs.r_reg[hrdatas][20]_i_7_n_0 syncrregs.r_reg[hrdatas][20]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][20]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X64Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][20]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_3_n_0 syncrregs.r_reg[hrdatas][20]_i_3/O}, {syncrregs.r_reg[hrdatas][20]_i_8_n_0 syncrregs.r_reg[hrdatas][20]_i_3/I0}, {syncrregs.r_reg[hrdatas][20]_i_9_n_0 syncrregs.r_reg[hrdatas][20]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][20]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][20]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_4_n_0 syncrregs.r_reg[hrdatas][20]_i_4/O}, {syncrregs.r_reg[hrdatas][20]_i_10_n_0 syncrregs.r_reg[hrdatas][20]_i_4/I0}, {syncrregs.r_reg[hrdatas][20]_i_11_n_0 syncrregs.r_reg[hrdatas][20]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][20]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y153, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][20]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_5_n_0 syncrregs.r_reg[hrdatas][20]_i_5/O}, {syncrregs.r_reg[hrdatas][20]_i_12_n_0 syncrregs.r_reg[hrdatas][20]_i_5/I0}, {syncrregs.r_reg[hrdatas][20]_i_13_n_0 syncrregs.r_reg[hrdatas][20]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][20]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][20]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_6_n_0 syncrregs.r_reg[hrdatas][20]_i_6/O}, {syncrregs.r[hrdatas][20]_i_14_n_0 syncrregs.r_reg[hrdatas][20]_i_6/I0}, {syncrregs.r[hrdatas][20]_i_15_n_0 syncrregs.r_reg[hrdatas][20]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_7_n_0 syncrregs.r_reg[hrdatas][20]_i_7/O}, {syncrregs.r[hrdatas][20]_i_16_n_0 syncrregs.r_reg[hrdatas][20]_i_7/I0}, {syncrregs.r[hrdatas][20]_i_17_n_0 syncrregs.r_reg[hrdatas][20]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_8_n_0 syncrregs.r_reg[hrdatas][20]_i_8/O}, {syncrregs.r[hrdatas][20]_i_18_n_0 syncrregs.r_reg[hrdatas][20]_i_8/I0}, {syncrregs.r[hrdatas][20]_i_19_n_0 syncrregs.r_reg[hrdatas][20]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][20]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][20]_i_9_n_0 syncrregs.r_reg[hrdatas][20]_i_9/O}, {syncrregs.r[hrdatas][20]_i_20_n_0 syncrregs.r_reg[hrdatas][20]_i_9/I0}, {syncrregs.r[hrdatas][20]_i_21_n_0 syncrregs.r_reg[hrdatas][20]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][20]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21] - 
nets: {syncrregs.r_reg[hrdatas]__0[21] syncrregs.r_reg[hrdatas][21]/Q}, {clk syncrregs.r_reg[hrdatas][21]/C}, {<const1> syncrregs.r_reg[hrdatas][21]/CE}, {slvo[15][hready]__0[21] syncrregs.r_reg[hrdatas][21]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][21]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_10_n_0 syncrregs.r_reg[hrdatas][21]_i_10/O}, {syncrregs.r[hrdatas][21]_i_22_n_0 syncrregs.r_reg[hrdatas][21]_i_10/I0}, {syncrregs.r[hrdatas][21]_i_23_n_0 syncrregs.r_reg[hrdatas][21]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_11_n_0 syncrregs.r_reg[hrdatas][21]_i_11/O}, {syncrregs.r[hrdatas][21]_i_24_n_0 syncrregs.r_reg[hrdatas][21]_i_11/I0}, {syncrregs.r[hrdatas][21]_i_25_n_0 syncrregs.r_reg[hrdatas][21]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_12_n_0 syncrregs.r_reg[hrdatas][21]_i_12/O}, {syncrregs.r[hrdatas][21]_i_26_n_0 syncrregs.r_reg[hrdatas][21]_i_12/I0}, {syncrregs.r[hrdatas][21]_i_27_n_0 syncrregs.r_reg[hrdatas][21]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_13_n_0 syncrregs.r_reg[hrdatas][21]_i_13/O}, {syncrregs.r[hrdatas][21]_i_28_n_0 syncrregs.r_reg[hrdatas][21]_i_13/I0}, {syncrregs.r[hrdatas][21]_i_29_n_0 syncrregs.r_reg[hrdatas][21]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_2_n_0 syncrregs.r_reg[hrdatas][21]_i_2/O}, {syncrregs.r_reg[hrdatas][21]_i_6_n_0 syncrregs.r_reg[hrdatas][21]_i_2/I0}, {syncrregs.r_reg[hrdatas][21]_i_7_n_0 syncrregs.r_reg[hrdatas][21]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][21]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][21]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_3_n_0 syncrregs.r_reg[hrdatas][21]_i_3/O}, {syncrregs.r_reg[hrdatas][21]_i_8_n_0 syncrregs.r_reg[hrdatas][21]_i_3/I0}, {syncrregs.r_reg[hrdatas][21]_i_9_n_0 syncrregs.r_reg[hrdatas][21]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][21]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X58Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][21]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_4_n_0 syncrregs.r_reg[hrdatas][21]_i_4/O}, {syncrregs.r_reg[hrdatas][21]_i_10_n_0 syncrregs.r_reg[hrdatas][21]_i_4/I0}, {syncrregs.r_reg[hrdatas][21]_i_11_n_0 syncrregs.r_reg[hrdatas][21]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][21]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X61Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][21]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_5_n_0 syncrregs.r_reg[hrdatas][21]_i_5/O}, {syncrregs.r_reg[hrdatas][21]_i_12_n_0 syncrregs.r_reg[hrdatas][21]_i_5/I0}, {syncrregs.r_reg[hrdatas][21]_i_13_n_0 syncrregs.r_reg[hrdatas][21]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][21]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X59Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][21]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_6_n_0 syncrregs.r_reg[hrdatas][21]_i_6/O}, {syncrregs.r[hrdatas][21]_i_14_n_0 syncrregs.r_reg[hrdatas][21]_i_6/I0}, {syncrregs.r[hrdatas][21]_i_15_n_0 syncrregs.r_reg[hrdatas][21]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_7_n_0 syncrregs.r_reg[hrdatas][21]_i_7/O}, {syncrregs.r[hrdatas][21]_i_16_n_0 syncrregs.r_reg[hrdatas][21]_i_7/I0}, {syncrregs.r[hrdatas][21]_i_17_n_0 syncrregs.r_reg[hrdatas][21]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_8_n_0 syncrregs.r_reg[hrdatas][21]_i_8/O}, {syncrregs.r[hrdatas][21]_i_18_n_0 syncrregs.r_reg[hrdatas][21]_i_8/I0}, {syncrregs.r[hrdatas][21]_i_19_n_0 syncrregs.r_reg[hrdatas][21]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][21]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][21]_i_9_n_0 syncrregs.r_reg[hrdatas][21]_i_9/O}, {syncrregs.r[hrdatas][21]_i_20_n_0 syncrregs.r_reg[hrdatas][21]_i_9/I0}, {syncrregs.r[hrdatas][21]_i_21_n_0 syncrregs.r_reg[hrdatas][21]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][21]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22] - 
nets: {syncrregs.r_reg[hrdatas]__0[22] syncrregs.r_reg[hrdatas][22]/Q}, {clk syncrregs.r_reg[hrdatas][22]/C}, {<const1> syncrregs.r_reg[hrdatas][22]/CE}, {slvo[15][hready]__0[22] syncrregs.r_reg[hrdatas][22]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][22]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][22]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_10_n_0 syncrregs.r_reg[hrdatas][22]_i_10/O}, {syncrregs.r[hrdatas][22]_i_22_n_0 syncrregs.r_reg[hrdatas][22]_i_10/I0}, {syncrregs.r[hrdatas][22]_i_23_n_0 syncrregs.r_reg[hrdatas][22]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X57Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_11_n_0 syncrregs.r_reg[hrdatas][22]_i_11/O}, {syncrregs.r[hrdatas][22]_i_24_n_0 syncrregs.r_reg[hrdatas][22]_i_11/I0}, {syncrregs.r[hrdatas][22]_i_25_n_0 syncrregs.r_reg[hrdatas][22]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X57Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_12_n_0 syncrregs.r_reg[hrdatas][22]_i_12/O}, {syncrregs.r[hrdatas][22]_i_26_n_0 syncrregs.r_reg[hrdatas][22]_i_12/I0}, {syncrregs.r[hrdatas][22]_i_27_n_0 syncrregs.r_reg[hrdatas][22]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_13_n_0 syncrregs.r_reg[hrdatas][22]_i_13/O}, {syncrregs.r[hrdatas][22]_i_28_n_0 syncrregs.r_reg[hrdatas][22]_i_13/I0}, {syncrregs.r[hrdatas][22]_i_29_n_0 syncrregs.r_reg[hrdatas][22]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_2_n_0 syncrregs.r_reg[hrdatas][22]_i_2/O}, {syncrregs.r_reg[hrdatas][22]_i_6_n_0 syncrregs.r_reg[hrdatas][22]_i_2/I0}, {syncrregs.r_reg[hrdatas][22]_i_7_n_0 syncrregs.r_reg[hrdatas][22]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][22]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X59Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][22]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_3_n_0 syncrregs.r_reg[hrdatas][22]_i_3/O}, {syncrregs.r_reg[hrdatas][22]_i_8_n_0 syncrregs.r_reg[hrdatas][22]_i_3/I0}, {syncrregs.r_reg[hrdatas][22]_i_9_n_0 syncrregs.r_reg[hrdatas][22]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][22]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][22]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_4_n_0 syncrregs.r_reg[hrdatas][22]_i_4/O}, {syncrregs.r_reg[hrdatas][22]_i_10_n_0 syncrregs.r_reg[hrdatas][22]_i_4/I0}, {syncrregs.r_reg[hrdatas][22]_i_11_n_0 syncrregs.r_reg[hrdatas][22]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][22]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X57Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][22]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_5_n_0 syncrregs.r_reg[hrdatas][22]_i_5/O}, {syncrregs.r_reg[hrdatas][22]_i_12_n_0 syncrregs.r_reg[hrdatas][22]_i_5/I0}, {syncrregs.r_reg[hrdatas][22]_i_13_n_0 syncrregs.r_reg[hrdatas][22]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][22]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X59Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][22]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_6_n_0 syncrregs.r_reg[hrdatas][22]_i_6/O}, {syncrregs.r[hrdatas][22]_i_14_n_0 syncrregs.r_reg[hrdatas][22]_i_6/I0}, {syncrregs.r[hrdatas][22]_i_15_n_0 syncrregs.r_reg[hrdatas][22]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_7_n_0 syncrregs.r_reg[hrdatas][22]_i_7/O}, {syncrregs.r[hrdatas][22]_i_16_n_0 syncrregs.r_reg[hrdatas][22]_i_7/I0}, {syncrregs.r[hrdatas][22]_i_17_n_0 syncrregs.r_reg[hrdatas][22]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_8_n_0 syncrregs.r_reg[hrdatas][22]_i_8/O}, {syncrregs.r[hrdatas][22]_i_18_n_0 syncrregs.r_reg[hrdatas][22]_i_8/I0}, {syncrregs.r[hrdatas][22]_i_19_n_0 syncrregs.r_reg[hrdatas][22]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][22]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][22]_i_9_n_0 syncrregs.r_reg[hrdatas][22]_i_9/O}, {syncrregs.r[hrdatas][22]_i_20_n_0 syncrregs.r_reg[hrdatas][22]_i_9/I0}, {syncrregs.r[hrdatas][22]_i_21_n_0 syncrregs.r_reg[hrdatas][22]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][22]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23] - 
nets: {syncrregs.r_reg[hrdatas]__0[23] syncrregs.r_reg[hrdatas][23]/Q}, {clk syncrregs.r_reg[hrdatas][23]/C}, {<const1> syncrregs.r_reg[hrdatas][23]/CE}, {slvo[15][hready]__0[23] syncrregs.r_reg[hrdatas][23]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X61Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][23]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_10_n_0 syncrregs.r_reg[hrdatas][23]_i_10/O}, {syncrregs.r[hrdatas][23]_i_22_n_0 syncrregs.r_reg[hrdatas][23]_i_10/I0}, {syncrregs.r[hrdatas][23]_i_23_n_0 syncrregs.r_reg[hrdatas][23]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_11_n_0 syncrregs.r_reg[hrdatas][23]_i_11/O}, {syncrregs.r[hrdatas][23]_i_24_n_0 syncrregs.r_reg[hrdatas][23]_i_11/I0}, {syncrregs.r[hrdatas][23]_i_25_n_0 syncrregs.r_reg[hrdatas][23]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_12_n_0 syncrregs.r_reg[hrdatas][23]_i_12/O}, {syncrregs.r[hrdatas][23]_i_26_n_0 syncrregs.r_reg[hrdatas][23]_i_12/I0}, {syncrregs.r[hrdatas][23]_i_27_n_0 syncrregs.r_reg[hrdatas][23]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_13_n_0 syncrregs.r_reg[hrdatas][23]_i_13/O}, {syncrregs.r[hrdatas][23]_i_28_n_0 syncrregs.r_reg[hrdatas][23]_i_13/I0}, {syncrregs.r[hrdatas][23]_i_29_n_0 syncrregs.r_reg[hrdatas][23]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_2_n_0 syncrregs.r_reg[hrdatas][23]_i_2/O}, {syncrregs.r_reg[hrdatas][23]_i_6_n_0 syncrregs.r_reg[hrdatas][23]_i_2/I0}, {syncrregs.r_reg[hrdatas][23]_i_7_n_0 syncrregs.r_reg[hrdatas][23]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][23]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][23]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_3_n_0 syncrregs.r_reg[hrdatas][23]_i_3/O}, {syncrregs.r_reg[hrdatas][23]_i_8_n_0 syncrregs.r_reg[hrdatas][23]_i_3/I0}, {syncrregs.r_reg[hrdatas][23]_i_9_n_0 syncrregs.r_reg[hrdatas][23]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][23]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][23]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_4_n_0 syncrregs.r_reg[hrdatas][23]_i_4/O}, {syncrregs.r_reg[hrdatas][23]_i_10_n_0 syncrregs.r_reg[hrdatas][23]_i_4/I0}, {syncrregs.r_reg[hrdatas][23]_i_11_n_0 syncrregs.r_reg[hrdatas][23]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][23]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X61Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][23]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_5_n_0 syncrregs.r_reg[hrdatas][23]_i_5/O}, {syncrregs.r_reg[hrdatas][23]_i_12_n_0 syncrregs.r_reg[hrdatas][23]_i_5/I0}, {syncrregs.r_reg[hrdatas][23]_i_13_n_0 syncrregs.r_reg[hrdatas][23]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][23]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X61Y152, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][23]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_6_n_0 syncrregs.r_reg[hrdatas][23]_i_6/O}, {syncrregs.r[hrdatas][23]_i_14_n_0 syncrregs.r_reg[hrdatas][23]_i_6/I0}, {syncrregs.r[hrdatas][23]_i_15_n_0 syncrregs.r_reg[hrdatas][23]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_7_n_0 syncrregs.r_reg[hrdatas][23]_i_7/O}, {syncrregs.r[hrdatas][23]_i_16_n_0 syncrregs.r_reg[hrdatas][23]_i_7/I0}, {syncrregs.r[hrdatas][23]_i_17_n_0 syncrregs.r_reg[hrdatas][23]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_8_n_0 syncrregs.r_reg[hrdatas][23]_i_8/O}, {syncrregs.r[hrdatas][23]_i_18_n_0 syncrregs.r_reg[hrdatas][23]_i_8/I0}, {syncrregs.r[hrdatas][23]_i_19_n_0 syncrregs.r_reg[hrdatas][23]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][23]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][23]_i_9_n_0 syncrregs.r_reg[hrdatas][23]_i_9/O}, {syncrregs.r[hrdatas][23]_i_20_n_0 syncrregs.r_reg[hrdatas][23]_i_9/I0}, {syncrregs.r[hrdatas][23]_i_21_n_0 syncrregs.r_reg[hrdatas][23]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][23]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y151, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24] - 
nets: {syncrregs.r_reg[hrdatas]__0[24] syncrregs.r_reg[hrdatas][24]/Q}, {clk syncrregs.r_reg[hrdatas][24]/C}, {<const1> syncrregs.r_reg[hrdatas][24]/CE}, {slvo[15][hready]__0[24] syncrregs.r_reg[hrdatas][24]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X57Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][24]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_10_n_0 syncrregs.r_reg[hrdatas][24]_i_10/O}, {syncrregs.r[hrdatas][24]_i_22_n_0 syncrregs.r_reg[hrdatas][24]_i_10/I0}, {syncrregs.r[hrdatas][24]_i_23_n_0 syncrregs.r_reg[hrdatas][24]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_11_n_0 syncrregs.r_reg[hrdatas][24]_i_11/O}, {syncrregs.r[hrdatas][24]_i_24_n_0 syncrregs.r_reg[hrdatas][24]_i_11/I0}, {syncrregs.r[hrdatas][24]_i_25_n_0 syncrregs.r_reg[hrdatas][24]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_12_n_0 syncrregs.r_reg[hrdatas][24]_i_12/O}, {syncrregs.r[hrdatas][24]_i_26_n_0 syncrregs.r_reg[hrdatas][24]_i_12/I0}, {syncrregs.r[hrdatas][24]_i_27_n_0 syncrregs.r_reg[hrdatas][24]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X57Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_13_n_0 syncrregs.r_reg[hrdatas][24]_i_13/O}, {syncrregs.r[hrdatas][24]_i_28_n_0 syncrregs.r_reg[hrdatas][24]_i_13/I0}, {syncrregs.r[hrdatas][24]_i_29_n_0 syncrregs.r_reg[hrdatas][24]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X57Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_2_n_0 syncrregs.r_reg[hrdatas][24]_i_2/O}, {syncrregs.r_reg[hrdatas][24]_i_6_n_0 syncrregs.r_reg[hrdatas][24]_i_2/I0}, {syncrregs.r_reg[hrdatas][24]_i_7_n_0 syncrregs.r_reg[hrdatas][24]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][24]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X56Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][24]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_3_n_0 syncrregs.r_reg[hrdatas][24]_i_3/O}, {syncrregs.r_reg[hrdatas][24]_i_8_n_0 syncrregs.r_reg[hrdatas][24]_i_3/I0}, {syncrregs.r_reg[hrdatas][24]_i_9_n_0 syncrregs.r_reg[hrdatas][24]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][24]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X57Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][24]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_4_n_0 syncrregs.r_reg[hrdatas][24]_i_4/O}, {syncrregs.r_reg[hrdatas][24]_i_10_n_0 syncrregs.r_reg[hrdatas][24]_i_4/I0}, {syncrregs.r_reg[hrdatas][24]_i_11_n_0 syncrregs.r_reg[hrdatas][24]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][24]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X56Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][24]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_5_n_0 syncrregs.r_reg[hrdatas][24]_i_5/O}, {syncrregs.r_reg[hrdatas][24]_i_12_n_0 syncrregs.r_reg[hrdatas][24]_i_5/I0}, {syncrregs.r_reg[hrdatas][24]_i_13_n_0 syncrregs.r_reg[hrdatas][24]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][24]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X57Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][24]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_6_n_0 syncrregs.r_reg[hrdatas][24]_i_6/O}, {syncrregs.r[hrdatas][24]_i_14_n_0 syncrregs.r_reg[hrdatas][24]_i_6/I0}, {syncrregs.r[hrdatas][24]_i_15_n_0 syncrregs.r_reg[hrdatas][24]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X56Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_7_n_0 syncrregs.r_reg[hrdatas][24]_i_7/O}, {syncrregs.r[hrdatas][24]_i_16_n_0 syncrregs.r_reg[hrdatas][24]_i_7/I0}, {syncrregs.r[hrdatas][24]_i_17_n_0 syncrregs.r_reg[hrdatas][24]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X56Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_8_n_0 syncrregs.r_reg[hrdatas][24]_i_8/O}, {syncrregs.r[hrdatas][24]_i_18_n_0 syncrregs.r_reg[hrdatas][24]_i_8/I0}, {syncrregs.r[hrdatas][24]_i_19_n_0 syncrregs.r_reg[hrdatas][24]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X57Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][24]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][24]_i_9_n_0 syncrregs.r_reg[hrdatas][24]_i_9/O}, {syncrregs.r[hrdatas][24]_i_20_n_0 syncrregs.r_reg[hrdatas][24]_i_9/I0}, {syncrregs.r[hrdatas][24]_i_21_n_0 syncrregs.r_reg[hrdatas][24]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][24]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X57Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25] - 
nets: {syncrregs.r_reg[hrdatas]__0[25] syncrregs.r_reg[hrdatas][25]/Q}, {clk syncrregs.r_reg[hrdatas][25]/C}, {<const1> syncrregs.r_reg[hrdatas][25]/CE}, {slvo[15][hready]__0[25] syncrregs.r_reg[hrdatas][25]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][25]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][25]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_10_n_0 syncrregs.r_reg[hrdatas][25]_i_10/O}, {syncrregs.r[hrdatas][25]_i_22_n_0 syncrregs.r_reg[hrdatas][25]_i_10/I0}, {syncrregs.r[hrdatas][25]_i_23_n_0 syncrregs.r_reg[hrdatas][25]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_11_n_0 syncrregs.r_reg[hrdatas][25]_i_11/O}, {syncrregs.r[hrdatas][25]_i_24_n_0 syncrregs.r_reg[hrdatas][25]_i_11/I0}, {syncrregs.r[hrdatas][25]_i_25_n_0 syncrregs.r_reg[hrdatas][25]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_12_n_0 syncrregs.r_reg[hrdatas][25]_i_12/O}, {syncrregs.r[hrdatas][25]_i_26_n_0 syncrregs.r_reg[hrdatas][25]_i_12/I0}, {syncrregs.r[hrdatas][25]_i_27_n_0 syncrregs.r_reg[hrdatas][25]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_13_n_0 syncrregs.r_reg[hrdatas][25]_i_13/O}, {syncrregs.r[hrdatas][25]_i_28_n_0 syncrregs.r_reg[hrdatas][25]_i_13/I0}, {syncrregs.r[hrdatas][25]_i_29_n_0 syncrregs.r_reg[hrdatas][25]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_2_n_0 syncrregs.r_reg[hrdatas][25]_i_2/O}, {syncrregs.r_reg[hrdatas][25]_i_6_n_0 syncrregs.r_reg[hrdatas][25]_i_2/I0}, {syncrregs.r_reg[hrdatas][25]_i_7_n_0 syncrregs.r_reg[hrdatas][25]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][25]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][25]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_3_n_0 syncrregs.r_reg[hrdatas][25]_i_3/O}, {syncrregs.r_reg[hrdatas][25]_i_8_n_0 syncrregs.r_reg[hrdatas][25]_i_3/I0}, {syncrregs.r_reg[hrdatas][25]_i_9_n_0 syncrregs.r_reg[hrdatas][25]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][25]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][25]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_4_n_0 syncrregs.r_reg[hrdatas][25]_i_4/O}, {syncrregs.r_reg[hrdatas][25]_i_10_n_0 syncrregs.r_reg[hrdatas][25]_i_4/I0}, {syncrregs.r_reg[hrdatas][25]_i_11_n_0 syncrregs.r_reg[hrdatas][25]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][25]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X64Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][25]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_5_n_0 syncrregs.r_reg[hrdatas][25]_i_5/O}, {syncrregs.r_reg[hrdatas][25]_i_12_n_0 syncrregs.r_reg[hrdatas][25]_i_5/I0}, {syncrregs.r_reg[hrdatas][25]_i_13_n_0 syncrregs.r_reg[hrdatas][25]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][25]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][25]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_6_n_0 syncrregs.r_reg[hrdatas][25]_i_6/O}, {syncrregs.r[hrdatas][25]_i_14_n_0 syncrregs.r_reg[hrdatas][25]_i_6/I0}, {syncrregs.r[hrdatas][25]_i_15_n_0 syncrregs.r_reg[hrdatas][25]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_7_n_0 syncrregs.r_reg[hrdatas][25]_i_7/O}, {syncrregs.r[hrdatas][25]_i_16_n_0 syncrregs.r_reg[hrdatas][25]_i_7/I0}, {syncrregs.r[hrdatas][25]_i_17_n_0 syncrregs.r_reg[hrdatas][25]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_8_n_0 syncrregs.r_reg[hrdatas][25]_i_8/O}, {syncrregs.r[hrdatas][25]_i_18_n_0 syncrregs.r_reg[hrdatas][25]_i_8/I0}, {syncrregs.r[hrdatas][25]_i_19_n_0 syncrregs.r_reg[hrdatas][25]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][25]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][25]_i_9_n_0 syncrregs.r_reg[hrdatas][25]_i_9/O}, {syncrregs.r[hrdatas][25]_i_20_n_0 syncrregs.r_reg[hrdatas][25]_i_9/I0}, {syncrregs.r[hrdatas][25]_i_21_n_0 syncrregs.r_reg[hrdatas][25]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][25]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26] - 
nets: {syncrregs.r_reg[hrdatas]__0[26] syncrregs.r_reg[hrdatas][26]/Q}, {clk syncrregs.r_reg[hrdatas][26]/C}, {<const1> syncrregs.r_reg[hrdatas][26]/CE}, {slvo[15][hready]__0[26] syncrregs.r_reg[hrdatas][26]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][26]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_10_n_0 syncrregs.r_reg[hrdatas][26]_i_10/O}, {syncrregs.r[hrdatas][26]_i_22_n_0 syncrregs.r_reg[hrdatas][26]_i_10/I0}, {syncrregs.r[hrdatas][26]_i_23_n_0 syncrregs.r_reg[hrdatas][26]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_11_n_0 syncrregs.r_reg[hrdatas][26]_i_11/O}, {syncrregs.r[hrdatas][26]_i_24_n_0 syncrregs.r_reg[hrdatas][26]_i_11/I0}, {syncrregs.r[hrdatas][26]_i_25_n_0 syncrregs.r_reg[hrdatas][26]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_12_n_0 syncrregs.r_reg[hrdatas][26]_i_12/O}, {syncrregs.r[hrdatas][26]_i_26_n_0 syncrregs.r_reg[hrdatas][26]_i_12/I0}, {syncrregs.r[hrdatas][26]_i_27_n_0 syncrregs.r_reg[hrdatas][26]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_13_n_0 syncrregs.r_reg[hrdatas][26]_i_13/O}, {syncrregs.r[hrdatas][26]_i_28_n_0 syncrregs.r_reg[hrdatas][26]_i_13/I0}, {syncrregs.r[hrdatas][26]_i_29_n_0 syncrregs.r_reg[hrdatas][26]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_2_n_0 syncrregs.r_reg[hrdatas][26]_i_2/O}, {syncrregs.r_reg[hrdatas][26]_i_6_n_0 syncrregs.r_reg[hrdatas][26]_i_2/I0}, {syncrregs.r_reg[hrdatas][26]_i_7_n_0 syncrregs.r_reg[hrdatas][26]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][26]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][26]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_3_n_0 syncrregs.r_reg[hrdatas][26]_i_3/O}, {syncrregs.r_reg[hrdatas][26]_i_8_n_0 syncrregs.r_reg[hrdatas][26]_i_3/I0}, {syncrregs.r_reg[hrdatas][26]_i_9_n_0 syncrregs.r_reg[hrdatas][26]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][26]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][26]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_4_n_0 syncrregs.r_reg[hrdatas][26]_i_4/O}, {syncrregs.r_reg[hrdatas][26]_i_10_n_0 syncrregs.r_reg[hrdatas][26]_i_4/I0}, {syncrregs.r_reg[hrdatas][26]_i_11_n_0 syncrregs.r_reg[hrdatas][26]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][26]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][26]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_5_n_0 syncrregs.r_reg[hrdatas][26]_i_5/O}, {syncrregs.r_reg[hrdatas][26]_i_12_n_0 syncrregs.r_reg[hrdatas][26]_i_5/I0}, {syncrregs.r_reg[hrdatas][26]_i_13_n_0 syncrregs.r_reg[hrdatas][26]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][26]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][26]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_6_n_0 syncrregs.r_reg[hrdatas][26]_i_6/O}, {syncrregs.r[hrdatas][26]_i_14_n_0 syncrregs.r_reg[hrdatas][26]_i_6/I0}, {syncrregs.r[hrdatas][26]_i_15_n_0 syncrregs.r_reg[hrdatas][26]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_7_n_0 syncrregs.r_reg[hrdatas][26]_i_7/O}, {syncrregs.r[hrdatas][26]_i_16_n_0 syncrregs.r_reg[hrdatas][26]_i_7/I0}, {syncrregs.r[hrdatas][26]_i_17_n_0 syncrregs.r_reg[hrdatas][26]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_8_n_0 syncrregs.r_reg[hrdatas][26]_i_8/O}, {syncrregs.r[hrdatas][26]_i_18_n_0 syncrregs.r_reg[hrdatas][26]_i_8/I0}, {syncrregs.r[hrdatas][26]_i_19_n_0 syncrregs.r_reg[hrdatas][26]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][26]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][26]_i_9_n_0 syncrregs.r_reg[hrdatas][26]_i_9/O}, {syncrregs.r[hrdatas][26]_i_20_n_0 syncrregs.r_reg[hrdatas][26]_i_9/I0}, {syncrregs.r[hrdatas][26]_i_21_n_0 syncrregs.r_reg[hrdatas][26]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][26]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y150, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27] - 
nets: {syncrregs.r_reg[hrdatas]__0[27] syncrregs.r_reg[hrdatas][27]/Q}, {clk syncrregs.r_reg[hrdatas][27]/C}, {<const1> syncrregs.r_reg[hrdatas][27]/CE}, {slvo[15][hready]__0[27] syncrregs.r_reg[hrdatas][27]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X58Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][27]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_10_n_0 syncrregs.r_reg[hrdatas][27]_i_10/O}, {syncrregs.r[hrdatas][27]_i_22_n_0 syncrregs.r_reg[hrdatas][27]_i_10/I0}, {syncrregs.r[hrdatas][27]_i_23_n_0 syncrregs.r_reg[hrdatas][27]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_11_n_0 syncrregs.r_reg[hrdatas][27]_i_11/O}, {syncrregs.r[hrdatas][27]_i_24_n_0 syncrregs.r_reg[hrdatas][27]_i_11/I0}, {syncrregs.r[hrdatas][27]_i_25_n_0 syncrregs.r_reg[hrdatas][27]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_12_n_0 syncrregs.r_reg[hrdatas][27]_i_12/O}, {syncrregs.r[hrdatas][27]_i_26_n_0 syncrregs.r_reg[hrdatas][27]_i_12/I0}, {syncrregs.r[hrdatas][27]_i_27_n_0 syncrregs.r_reg[hrdatas][27]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_13_n_0 syncrregs.r_reg[hrdatas][27]_i_13/O}, {syncrregs.r[hrdatas][27]_i_28_n_0 syncrregs.r_reg[hrdatas][27]_i_13/I0}, {syncrregs.r[hrdatas][27]_i_29_n_0 syncrregs.r_reg[hrdatas][27]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_2_n_0 syncrregs.r_reg[hrdatas][27]_i_2/O}, {syncrregs.r_reg[hrdatas][27]_i_6_n_0 syncrregs.r_reg[hrdatas][27]_i_2/I0}, {syncrregs.r_reg[hrdatas][27]_i_7_n_0 syncrregs.r_reg[hrdatas][27]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][27]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X59Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][27]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_3_n_0 syncrregs.r_reg[hrdatas][27]_i_3/O}, {syncrregs.r_reg[hrdatas][27]_i_8_n_0 syncrregs.r_reg[hrdatas][27]_i_3/I0}, {syncrregs.r_reg[hrdatas][27]_i_9_n_0 syncrregs.r_reg[hrdatas][27]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][27]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][27]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_4_n_0 syncrregs.r_reg[hrdatas][27]_i_4/O}, {syncrregs.r_reg[hrdatas][27]_i_10_n_0 syncrregs.r_reg[hrdatas][27]_i_4/I0}, {syncrregs.r_reg[hrdatas][27]_i_11_n_0 syncrregs.r_reg[hrdatas][27]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][27]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X61Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][27]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_5_n_0 syncrregs.r_reg[hrdatas][27]_i_5/O}, {syncrregs.r_reg[hrdatas][27]_i_12_n_0 syncrregs.r_reg[hrdatas][27]_i_5/I0}, {syncrregs.r_reg[hrdatas][27]_i_13_n_0 syncrregs.r_reg[hrdatas][27]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][27]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][27]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_6_n_0 syncrregs.r_reg[hrdatas][27]_i_6/O}, {syncrregs.r[hrdatas][27]_i_14_n_0 syncrregs.r_reg[hrdatas][27]_i_6/I0}, {syncrregs.r[hrdatas][27]_i_15_n_0 syncrregs.r_reg[hrdatas][27]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_7_n_0 syncrregs.r_reg[hrdatas][27]_i_7/O}, {syncrregs.r[hrdatas][27]_i_16_n_0 syncrregs.r_reg[hrdatas][27]_i_7/I0}, {syncrregs.r[hrdatas][27]_i_17_n_0 syncrregs.r_reg[hrdatas][27]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_8_n_0 syncrregs.r_reg[hrdatas][27]_i_8/O}, {syncrregs.r[hrdatas][27]_i_18_n_0 syncrregs.r_reg[hrdatas][27]_i_8/I0}, {syncrregs.r[hrdatas][27]_i_19_n_0 syncrregs.r_reg[hrdatas][27]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][27]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][27]_i_9_n_0 syncrregs.r_reg[hrdatas][27]_i_9/O}, {syncrregs.r[hrdatas][27]_i_20_n_0 syncrregs.r_reg[hrdatas][27]_i_9/I0}, {syncrregs.r[hrdatas][27]_i_21_n_0 syncrregs.r_reg[hrdatas][27]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][27]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28] - 
nets: {syncrregs.r_reg[hrdatas]__0[28] syncrregs.r_reg[hrdatas][28]/Q}, {clk syncrregs.r_reg[hrdatas][28]/C}, {<const1> syncrregs.r_reg[hrdatas][28]/CE}, {slvo[15][hready]__0[28] syncrregs.r_reg[hrdatas][28]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][28]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X60Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][28]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_10_n_0 syncrregs.r_reg[hrdatas][28]_i_10/O}, {syncrregs.r[hrdatas][28]_i_22_n_0 syncrregs.r_reg[hrdatas][28]_i_10/I0}, {syncrregs.r[hrdatas][28]_i_23_n_0 syncrregs.r_reg[hrdatas][28]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_11_n_0 syncrregs.r_reg[hrdatas][28]_i_11/O}, {syncrregs.r[hrdatas][28]_i_24_n_0 syncrregs.r_reg[hrdatas][28]_i_11/I0}, {syncrregs.r[hrdatas][28]_i_25_n_0 syncrregs.r_reg[hrdatas][28]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_12_n_0 syncrregs.r_reg[hrdatas][28]_i_12/O}, {syncrregs.r[hrdatas][28]_i_26_n_0 syncrregs.r_reg[hrdatas][28]_i_12/I0}, {syncrregs.r[hrdatas][28]_i_27_n_0 syncrregs.r_reg[hrdatas][28]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_13_n_0 syncrregs.r_reg[hrdatas][28]_i_13/O}, {syncrregs.r[hrdatas][28]_i_28_n_0 syncrregs.r_reg[hrdatas][28]_i_13/I0}, {syncrregs.r[hrdatas][28]_i_29_n_0 syncrregs.r_reg[hrdatas][28]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_2_n_0 syncrregs.r_reg[hrdatas][28]_i_2/O}, {syncrregs.r_reg[hrdatas][28]_i_6_n_0 syncrregs.r_reg[hrdatas][28]_i_2/I0}, {syncrregs.r_reg[hrdatas][28]_i_7_n_0 syncrregs.r_reg[hrdatas][28]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][28]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][28]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_3_n_0 syncrregs.r_reg[hrdatas][28]_i_3/O}, {syncrregs.r_reg[hrdatas][28]_i_8_n_0 syncrregs.r_reg[hrdatas][28]_i_3/I0}, {syncrregs.r_reg[hrdatas][28]_i_9_n_0 syncrregs.r_reg[hrdatas][28]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][28]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X59Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][28]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_4_n_0 syncrregs.r_reg[hrdatas][28]_i_4/O}, {syncrregs.r_reg[hrdatas][28]_i_10_n_0 syncrregs.r_reg[hrdatas][28]_i_4/I0}, {syncrregs.r_reg[hrdatas][28]_i_11_n_0 syncrregs.r_reg[hrdatas][28]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][28]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][28]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_5_n_0 syncrregs.r_reg[hrdatas][28]_i_5/O}, {syncrregs.r_reg[hrdatas][28]_i_12_n_0 syncrregs.r_reg[hrdatas][28]_i_5/I0}, {syncrregs.r_reg[hrdatas][28]_i_13_n_0 syncrregs.r_reg[hrdatas][28]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][28]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X59Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][28]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_6_n_0 syncrregs.r_reg[hrdatas][28]_i_6/O}, {syncrregs.r[hrdatas][28]_i_14_n_0 syncrregs.r_reg[hrdatas][28]_i_6/I0}, {syncrregs.r[hrdatas][28]_i_15_n_0 syncrregs.r_reg[hrdatas][28]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_7_n_0 syncrregs.r_reg[hrdatas][28]_i_7/O}, {syncrregs.r[hrdatas][28]_i_16_n_0 syncrregs.r_reg[hrdatas][28]_i_7/I0}, {syncrregs.r[hrdatas][28]_i_17_n_0 syncrregs.r_reg[hrdatas][28]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_8_n_0 syncrregs.r_reg[hrdatas][28]_i_8/O}, {syncrregs.r[hrdatas][28]_i_18_n_0 syncrregs.r_reg[hrdatas][28]_i_8/I0}, {syncrregs.r[hrdatas][28]_i_19_n_0 syncrregs.r_reg[hrdatas][28]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X59Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][28]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][28]_i_9_n_0 syncrregs.r_reg[hrdatas][28]_i_9/O}, {syncrregs.r[hrdatas][28]_i_20_n_0 syncrregs.r_reg[hrdatas][28]_i_9/I0}, {syncrregs.r[hrdatas][28]_i_21_n_0 syncrregs.r_reg[hrdatas][28]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][28]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X59Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29] - 
nets: {syncrregs.r_reg[hrdatas]__0[29] syncrregs.r_reg[hrdatas][29]/Q}, {clk syncrregs.r_reg[hrdatas][29]/C}, {<const1> syncrregs.r_reg[hrdatas][29]/CE}, {slvo[15][hready]__0[29] syncrregs.r_reg[hrdatas][29]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][29]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X59Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][29]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_10_n_0 syncrregs.r_reg[hrdatas][29]_i_10/O}, {syncrregs.r[hrdatas][29]_i_22_n_0 syncrregs.r_reg[hrdatas][29]_i_10/I0}, {syncrregs.r[hrdatas][29]_i_23_n_0 syncrregs.r_reg[hrdatas][29]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_11_n_0 syncrregs.r_reg[hrdatas][29]_i_11/O}, {syncrregs.r[hrdatas][29]_i_24_n_0 syncrregs.r_reg[hrdatas][29]_i_11/I0}, {syncrregs.r[hrdatas][29]_i_25_n_0 syncrregs.r_reg[hrdatas][29]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_12_n_0 syncrregs.r_reg[hrdatas][29]_i_12/O}, {syncrregs.r[hrdatas][29]_i_26_n_0 syncrregs.r_reg[hrdatas][29]_i_12/I0}, {syncrregs.r[hrdatas][29]_i_27_n_0 syncrregs.r_reg[hrdatas][29]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X60Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_13_n_0 syncrregs.r_reg[hrdatas][29]_i_13/O}, {syncrregs.r[hrdatas][29]_i_28_n_0 syncrregs.r_reg[hrdatas][29]_i_13/I0}, {syncrregs.r[hrdatas][29]_i_29_n_0 syncrregs.r_reg[hrdatas][29]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X60Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_2_n_0 syncrregs.r_reg[hrdatas][29]_i_2/O}, {syncrregs.r_reg[hrdatas][29]_i_6_n_0 syncrregs.r_reg[hrdatas][29]_i_2/I0}, {syncrregs.r_reg[hrdatas][29]_i_7_n_0 syncrregs.r_reg[hrdatas][29]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][29]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X61Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][29]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_3_n_0 syncrregs.r_reg[hrdatas][29]_i_3/O}, {syncrregs.r_reg[hrdatas][29]_i_8_n_0 syncrregs.r_reg[hrdatas][29]_i_3/I0}, {syncrregs.r_reg[hrdatas][29]_i_9_n_0 syncrregs.r_reg[hrdatas][29]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][29]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X58Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][29]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_4_n_0 syncrregs.r_reg[hrdatas][29]_i_4/O}, {syncrregs.r_reg[hrdatas][29]_i_10_n_0 syncrregs.r_reg[hrdatas][29]_i_4/I0}, {syncrregs.r_reg[hrdatas][29]_i_11_n_0 syncrregs.r_reg[hrdatas][29]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][29]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X61Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][29]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_5_n_0 syncrregs.r_reg[hrdatas][29]_i_5/O}, {syncrregs.r_reg[hrdatas][29]_i_12_n_0 syncrregs.r_reg[hrdatas][29]_i_5/I0}, {syncrregs.r_reg[hrdatas][29]_i_13_n_0 syncrregs.r_reg[hrdatas][29]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][29]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X60Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][29]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_6_n_0 syncrregs.r_reg[hrdatas][29]_i_6/O}, {syncrregs.r[hrdatas][29]_i_14_n_0 syncrregs.r_reg[hrdatas][29]_i_6/I0}, {syncrregs.r[hrdatas][29]_i_15_n_0 syncrregs.r_reg[hrdatas][29]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X61Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_7_n_0 syncrregs.r_reg[hrdatas][29]_i_7/O}, {syncrregs.r[hrdatas][29]_i_16_n_0 syncrregs.r_reg[hrdatas][29]_i_7/I0}, {syncrregs.r[hrdatas][29]_i_17_n_0 syncrregs.r_reg[hrdatas][29]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X61Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_8_n_0 syncrregs.r_reg[hrdatas][29]_i_8/O}, {syncrregs.r[hrdatas][29]_i_18_n_0 syncrregs.r_reg[hrdatas][29]_i_8/I0}, {syncrregs.r[hrdatas][29]_i_19_n_0 syncrregs.r_reg[hrdatas][29]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X58Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][29]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][29]_i_9_n_0 syncrregs.r_reg[hrdatas][29]_i_9/O}, {syncrregs.r[hrdatas][29]_i_20_n_0 syncrregs.r_reg[hrdatas][29]_i_9/I0}, {syncrregs.r[hrdatas][29]_i_21_n_0 syncrregs.r_reg[hrdatas][29]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][29]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X58Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2] - 
nets: {syncrregs.r_reg[hrdatas]__0[2] syncrregs.r_reg[hrdatas][2]/Q}, {clk syncrregs.r_reg[hrdatas][2]/C}, {<const1> syncrregs.r_reg[hrdatas][2]/CE}, {slvo[15][hready]__0[2] syncrregs.r_reg[hrdatas][2]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X65Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][2]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_10_n_0 syncrregs.r_reg[hrdatas][2]_i_10/O}, {syncrregs.r[hrdatas][2]_i_22_n_0 syncrregs.r_reg[hrdatas][2]_i_10/I0}, {syncrregs.r[hrdatas][2]_i_23_n_0 syncrregs.r_reg[hrdatas][2]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_11_n_0 syncrregs.r_reg[hrdatas][2]_i_11/O}, {syncrregs.r[hrdatas][2]_i_24_n_0 syncrregs.r_reg[hrdatas][2]_i_11/I0}, {syncrregs.r[hrdatas][2]_i_25_n_0 syncrregs.r_reg[hrdatas][2]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_12_n_0 syncrregs.r_reg[hrdatas][2]_i_12/O}, {syncrregs.r[hrdatas][2]_i_26_n_0 syncrregs.r_reg[hrdatas][2]_i_12/I0}, {syncrregs.r[hrdatas][2]_i_27_n_0 syncrregs.r_reg[hrdatas][2]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_13_n_0 syncrregs.r_reg[hrdatas][2]_i_13/O}, {syncrregs.r[hrdatas][2]_i_28_n_0 syncrregs.r_reg[hrdatas][2]_i_13/I0}, {syncrregs.r[hrdatas][2]_i_29_n_0 syncrregs.r_reg[hrdatas][2]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_2_n_0 syncrregs.r_reg[hrdatas][2]_i_2/O}, {syncrregs.r_reg[hrdatas][2]_i_6_n_0 syncrregs.r_reg[hrdatas][2]_i_2/I0}, {syncrregs.r_reg[hrdatas][2]_i_7_n_0 syncrregs.r_reg[hrdatas][2]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][2]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][2]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_3_n_0 syncrregs.r_reg[hrdatas][2]_i_3/O}, {syncrregs.r_reg[hrdatas][2]_i_8_n_0 syncrregs.r_reg[hrdatas][2]_i_3/I0}, {syncrregs.r_reg[hrdatas][2]_i_9_n_0 syncrregs.r_reg[hrdatas][2]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][2]_i_3/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X66Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][2]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_4_n_0 syncrregs.r_reg[hrdatas][2]_i_4/O}, {syncrregs.r_reg[hrdatas][2]_i_10_n_0 syncrregs.r_reg[hrdatas][2]_i_4/I0}, {syncrregs.r_reg[hrdatas][2]_i_11_n_0 syncrregs.r_reg[hrdatas][2]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][2]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X67Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][2]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_5_n_0 syncrregs.r_reg[hrdatas][2]_i_5/O}, {syncrregs.r_reg[hrdatas][2]_i_12_n_0 syncrregs.r_reg[hrdatas][2]_i_5/I0}, {syncrregs.r_reg[hrdatas][2]_i_13_n_0 syncrregs.r_reg[hrdatas][2]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][2]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X65Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][2]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_6_n_0 syncrregs.r_reg[hrdatas][2]_i_6/O}, {syncrregs.r[hrdatas][2]_i_14_n_0 syncrregs.r_reg[hrdatas][2]_i_6/I0}, {syncrregs.r[hrdatas][2]_i_15_n_0 syncrregs.r_reg[hrdatas][2]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_7_n_0 syncrregs.r_reg[hrdatas][2]_i_7/O}, {syncrregs.r[hrdatas][2]_i_16_n_0 syncrregs.r_reg[hrdatas][2]_i_7/I0}, {syncrregs.r[hrdatas][2]_i_17_n_0 syncrregs.r_reg[hrdatas][2]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_8_n_0 syncrregs.r_reg[hrdatas][2]_i_8/O}, {syncrregs.r[hrdatas][2]_i_18_n_0 syncrregs.r_reg[hrdatas][2]_i_8/I0}, {syncrregs.r[hrdatas][2]_i_19_n_0 syncrregs.r_reg[hrdatas][2]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_8/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][2]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][2]_i_9_n_0 syncrregs.r_reg[hrdatas][2]_i_9/O}, {syncrregs.r[hrdatas][2]_i_20_n_0 syncrregs.r_reg[hrdatas][2]_i_9/I0}, {syncrregs.r[hrdatas][2]_i_21_n_0 syncrregs.r_reg[hrdatas][2]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][2]_i_9/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30] - 
nets: {syncrregs.r_reg[hrdatas]__0[30] syncrregs.r_reg[hrdatas][30]/Q}, {clk syncrregs.r_reg[hrdatas][30]/C}, {<const1> syncrregs.r_reg[hrdatas][30]/CE}, {slvo[15][hready]__0[30] syncrregs.r_reg[hrdatas][30]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][30]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][30]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_10_n_0 syncrregs.r_reg[hrdatas][30]_i_10/O}, {syncrregs.r[hrdatas][30]_i_22_n_0 syncrregs.r_reg[hrdatas][30]_i_10/I0}, {syncrregs.r[hrdatas][30]_i_23_n_0 syncrregs.r_reg[hrdatas][30]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_11_n_0 syncrregs.r_reg[hrdatas][30]_i_11/O}, {syncrregs.r[hrdatas][30]_i_24_n_0 syncrregs.r_reg[hrdatas][30]_i_11/I0}, {syncrregs.r[hrdatas][30]_i_25_n_0 syncrregs.r_reg[hrdatas][30]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_12_n_0 syncrregs.r_reg[hrdatas][30]_i_12/O}, {syncrregs.r[hrdatas][30]_i_26_n_0 syncrregs.r_reg[hrdatas][30]_i_12/I0}, {syncrregs.r[hrdatas][30]_i_27_n_0 syncrregs.r_reg[hrdatas][30]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_13_n_0 syncrregs.r_reg[hrdatas][30]_i_13/O}, {syncrregs.r[hrdatas][30]_i_28_n_0 syncrregs.r_reg[hrdatas][30]_i_13/I0}, {syncrregs.r[hrdatas][30]_i_29_n_0 syncrregs.r_reg[hrdatas][30]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_2_n_0 syncrregs.r_reg[hrdatas][30]_i_2/O}, {syncrregs.r_reg[hrdatas][30]_i_6_n_0 syncrregs.r_reg[hrdatas][30]_i_2/I0}, {syncrregs.r_reg[hrdatas][30]_i_7_n_0 syncrregs.r_reg[hrdatas][30]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][30]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][30]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_3_n_0 syncrregs.r_reg[hrdatas][30]_i_3/O}, {syncrregs.r_reg[hrdatas][30]_i_8_n_0 syncrregs.r_reg[hrdatas][30]_i_3/I0}, {syncrregs.r_reg[hrdatas][30]_i_9_n_0 syncrregs.r_reg[hrdatas][30]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][30]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][30]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_4_n_0 syncrregs.r_reg[hrdatas][30]_i_4/O}, {syncrregs.r_reg[hrdatas][30]_i_10_n_0 syncrregs.r_reg[hrdatas][30]_i_4/I0}, {syncrregs.r_reg[hrdatas][30]_i_11_n_0 syncrregs.r_reg[hrdatas][30]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][30]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][30]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_5_n_0 syncrregs.r_reg[hrdatas][30]_i_5/O}, {syncrregs.r_reg[hrdatas][30]_i_12_n_0 syncrregs.r_reg[hrdatas][30]_i_5/I0}, {syncrregs.r_reg[hrdatas][30]_i_13_n_0 syncrregs.r_reg[hrdatas][30]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][30]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][30]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_6_n_0 syncrregs.r_reg[hrdatas][30]_i_6/O}, {syncrregs.r[hrdatas][30]_i_14_n_0 syncrregs.r_reg[hrdatas][30]_i_6/I0}, {syncrregs.r[hrdatas][30]_i_15_n_0 syncrregs.r_reg[hrdatas][30]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_7_n_0 syncrregs.r_reg[hrdatas][30]_i_7/O}, {syncrregs.r[hrdatas][30]_i_16_n_0 syncrregs.r_reg[hrdatas][30]_i_7/I0}, {syncrregs.r[hrdatas][30]_i_17_n_0 syncrregs.r_reg[hrdatas][30]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_8_n_0 syncrregs.r_reg[hrdatas][30]_i_8/O}, {syncrregs.r[hrdatas][30]_i_18_n_0 syncrregs.r_reg[hrdatas][30]_i_8/I0}, {syncrregs.r[hrdatas][30]_i_19_n_0 syncrregs.r_reg[hrdatas][30]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][30]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][30]_i_9_n_0 syncrregs.r_reg[hrdatas][30]_i_9/O}, {syncrregs.r[hrdatas][30]_i_20_n_0 syncrregs.r_reg[hrdatas][30]_i_9/I0}, {syncrregs.r[hrdatas][30]_i_21_n_0 syncrregs.r_reg[hrdatas][30]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][30]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31] - 
nets: {syncrregs.r_reg[hrdatas]__0[31] syncrregs.r_reg[hrdatas][31]/Q}, {clk syncrregs.r_reg[hrdatas][31]/C}, {<const1> syncrregs.r_reg[hrdatas][31]/CE}, {slvo[15][hready]__0[31] syncrregs.r_reg[hrdatas][31]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][31]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][31]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_10_n_0 syncrregs.r_reg[hrdatas][31]_i_10/O}, {syncrregs.r[hrdatas][31]_i_19_n_0 syncrregs.r_reg[hrdatas][31]_i_10/I0}, {syncrregs.r[hrdatas][31]_i_20_n_0 syncrregs.r_reg[hrdatas][31]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_10/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X64Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_11_n_0 syncrregs.r_reg[hrdatas][31]_i_11/O}, {syncrregs.r[hrdatas][31]_i_21_n_0 syncrregs.r_reg[hrdatas][31]_i_11/I0}, {syncrregs.r[hrdatas][31]_i_22_n_0 syncrregs.r_reg[hrdatas][31]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_11/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_12_n_0 syncrregs.r_reg[hrdatas][31]_i_12/O}, {syncrregs.r[hrdatas][31]_i_23_n_0 syncrregs.r_reg[hrdatas][31]_i_12/I0}, {syncrregs.r[hrdatas][31]_i_24_n_0 syncrregs.r_reg[hrdatas][31]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_12/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_13_n_0 syncrregs.r_reg[hrdatas][31]_i_13/O}, {syncrregs.r[hrdatas][31]_i_25_n_0 syncrregs.r_reg[hrdatas][31]_i_13/I0}, {syncrregs.r[hrdatas][31]_i_26_n_0 syncrregs.r_reg[hrdatas][31]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_13/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31]_i_14 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_14_n_0 syncrregs.r_reg[hrdatas][31]_i_14/O}, {syncrregs.r[hrdatas][31]_i_27_n_0 syncrregs.r_reg[hrdatas][31]_i_14/I0}, {syncrregs.r[hrdatas][31]_i_28_n_0 syncrregs.r_reg[hrdatas][31]_i_14/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_14/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31]_i_15 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_15_n_0 syncrregs.r_reg[hrdatas][31]_i_15/O}, {syncrregs.r[hrdatas][31]_i_29_n_0 syncrregs.r_reg[hrdatas][31]_i_15/I0}, {syncrregs.r[hrdatas][31]_i_30_n_0 syncrregs.r_reg[hrdatas][31]_i_15/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_15/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31]_i_16 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_16_n_0 syncrregs.r_reg[hrdatas][31]_i_16/O}, {syncrregs.r[hrdatas][31]_i_31_n_0 syncrregs.r_reg[hrdatas][31]_i_16/I0}, {syncrregs.r[hrdatas][31]_i_32_n_0 syncrregs.r_reg[hrdatas][31]_i_16/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_16/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][31]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_5_n_0 syncrregs.r_reg[hrdatas][31]_i_5/O}, {syncrregs.r_reg[hrdatas][31]_i_9_n_0 syncrregs.r_reg[hrdatas][31]_i_5/I0}, {syncrregs.r_reg[hrdatas][31]_i_10_n_0 syncrregs.r_reg[hrdatas][31]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][31]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X64Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][31]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_6_n_0 syncrregs.r_reg[hrdatas][31]_i_6/O}, {syncrregs.r_reg[hrdatas][31]_i_11_n_0 syncrregs.r_reg[hrdatas][31]_i_6/I0}, {syncrregs.r_reg[hrdatas][31]_i_12_n_0 syncrregs.r_reg[hrdatas][31]_i_6/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][31]_i_6/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][31]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_7_n_0 syncrregs.r_reg[hrdatas][31]_i_7/O}, {syncrregs.r_reg[hrdatas][31]_i_13_n_0 syncrregs.r_reg[hrdatas][31]_i_7/I0}, {syncrregs.r_reg[hrdatas][31]_i_14_n_0 syncrregs.r_reg[hrdatas][31]_i_7/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][31]_i_7/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][31]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_8_n_0 syncrregs.r_reg[hrdatas][31]_i_8/O}, {syncrregs.r_reg[hrdatas][31]_i_15_n_0 syncrregs.r_reg[hrdatas][31]_i_8/I0}, {syncrregs.r_reg[hrdatas][31]_i_16_n_0 syncrregs.r_reg[hrdatas][31]_i_8/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][31]_i_8/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][31]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][31]_i_9_n_0 syncrregs.r_reg[hrdatas][31]_i_9/O}, {syncrregs.r[hrdatas][31]_i_17_n_0 syncrregs.r_reg[hrdatas][31]_i_9/I0}, {syncrregs.r[hrdatas][31]_i_18_n_0 syncrregs.r_reg[hrdatas][31]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep__0_n_0 syncrregs.r_reg[hrdatas][31]_i_9/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X64Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3] - 
nets: {syncrregs.r_reg[hrdatas]__0[3] syncrregs.r_reg[hrdatas][3]/Q}, {clk syncrregs.r_reg[hrdatas][3]/C}, {<const1> syncrregs.r_reg[hrdatas][3]/CE}, {slvo[15][hready]__0[3] syncrregs.r_reg[hrdatas][3]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][3]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_10_n_0 syncrregs.r_reg[hrdatas][3]_i_10/O}, {syncrregs.r[hrdatas][3]_i_22_n_0 syncrregs.r_reg[hrdatas][3]_i_10/I0}, {syncrregs.r[hrdatas][3]_i_23_n_0 syncrregs.r_reg[hrdatas][3]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_11_n_0 syncrregs.r_reg[hrdatas][3]_i_11/O}, {syncrregs.r[hrdatas][3]_i_24_n_0 syncrregs.r_reg[hrdatas][3]_i_11/I0}, {syncrregs.r[hrdatas][3]_i_25_n_0 syncrregs.r_reg[hrdatas][3]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_12_n_0 syncrregs.r_reg[hrdatas][3]_i_12/O}, {syncrregs.r[hrdatas][3]_i_26_n_0 syncrregs.r_reg[hrdatas][3]_i_12/I0}, {syncrregs.r[hrdatas][3]_i_27_n_0 syncrregs.r_reg[hrdatas][3]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_13_n_0 syncrregs.r_reg[hrdatas][3]_i_13/O}, {syncrregs.r[hrdatas][3]_i_28_n_0 syncrregs.r_reg[hrdatas][3]_i_13/I0}, {syncrregs.r[hrdatas][3]_i_29_n_0 syncrregs.r_reg[hrdatas][3]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_2_n_0 syncrregs.r_reg[hrdatas][3]_i_2/O}, {syncrregs.r_reg[hrdatas][3]_i_6_n_0 syncrregs.r_reg[hrdatas][3]_i_2/I0}, {syncrregs.r_reg[hrdatas][3]_i_7_n_0 syncrregs.r_reg[hrdatas][3]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][3]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][3]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_3_n_0 syncrregs.r_reg[hrdatas][3]_i_3/O}, {syncrregs.r_reg[hrdatas][3]_i_8_n_0 syncrregs.r_reg[hrdatas][3]_i_3/I0}, {syncrregs.r_reg[hrdatas][3]_i_9_n_0 syncrregs.r_reg[hrdatas][3]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][3]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X68Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][3]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_4_n_0 syncrregs.r_reg[hrdatas][3]_i_4/O}, {syncrregs.r_reg[hrdatas][3]_i_10_n_0 syncrregs.r_reg[hrdatas][3]_i_4/I0}, {syncrregs.r_reg[hrdatas][3]_i_11_n_0 syncrregs.r_reg[hrdatas][3]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][3]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X71Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][3]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_5_n_0 syncrregs.r_reg[hrdatas][3]_i_5/O}, {syncrregs.r_reg[hrdatas][3]_i_12_n_0 syncrregs.r_reg[hrdatas][3]_i_5/I0}, {syncrregs.r_reg[hrdatas][3]_i_13_n_0 syncrregs.r_reg[hrdatas][3]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][3]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X67Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][3]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_6_n_0 syncrregs.r_reg[hrdatas][3]_i_6/O}, {syncrregs.r[hrdatas][3]_i_14_n_0 syncrregs.r_reg[hrdatas][3]_i_6/I0}, {syncrregs.r[hrdatas][3]_i_15_n_0 syncrregs.r_reg[hrdatas][3]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_7_n_0 syncrregs.r_reg[hrdatas][3]_i_7/O}, {syncrregs.r[hrdatas][3]_i_16_n_0 syncrregs.r_reg[hrdatas][3]_i_7/I0}, {syncrregs.r[hrdatas][3]_i_17_n_0 syncrregs.r_reg[hrdatas][3]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_8_n_0 syncrregs.r_reg[hrdatas][3]_i_8/O}, {syncrregs.r[hrdatas][3]_i_18_n_0 syncrregs.r_reg[hrdatas][3]_i_8/I0}, {syncrregs.r[hrdatas][3]_i_19_n_0 syncrregs.r_reg[hrdatas][3]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][3]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][3]_i_9_n_0 syncrregs.r_reg[hrdatas][3]_i_9/O}, {syncrregs.r[hrdatas][3]_i_20_n_0 syncrregs.r_reg[hrdatas][3]_i_9/I0}, {syncrregs.r[hrdatas][3]_i_21_n_0 syncrregs.r_reg[hrdatas][3]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][3]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4] - 
nets: {syncrregs.r_reg[hrdatas]__0[4] syncrregs.r_reg[hrdatas][4]/Q}, {clk syncrregs.r_reg[hrdatas][4]/C}, {<const1> syncrregs.r_reg[hrdatas][4]/CE}, {slvo[15][hready]__0[4] syncrregs.r_reg[hrdatas][4]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][4]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X70Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][4]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_10_n_0 syncrregs.r_reg[hrdatas][4]_i_10/O}, {syncrregs.r[hrdatas][4]_i_22_n_0 syncrregs.r_reg[hrdatas][4]_i_10/I0}, {syncrregs.r[hrdatas][4]_i_23_n_0 syncrregs.r_reg[hrdatas][4]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X71Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_11_n_0 syncrregs.r_reg[hrdatas][4]_i_11/O}, {syncrregs.r[hrdatas][4]_i_24_n_0 syncrregs.r_reg[hrdatas][4]_i_11/I0}, {syncrregs.r[hrdatas][4]_i_25_n_0 syncrregs.r_reg[hrdatas][4]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_12_n_0 syncrregs.r_reg[hrdatas][4]_i_12/O}, {syncrregs.r[hrdatas][4]_i_26_n_0 syncrregs.r_reg[hrdatas][4]_i_12/I0}, {syncrregs.r[hrdatas][4]_i_27_n_0 syncrregs.r_reg[hrdatas][4]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_12/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X70Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_13_n_0 syncrregs.r_reg[hrdatas][4]_i_13/O}, {syncrregs.r[hrdatas][4]_i_28_n_0 syncrregs.r_reg[hrdatas][4]_i_13/I0}, {syncrregs.r[hrdatas][4]_i_29_n_0 syncrregs.r_reg[hrdatas][4]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_13/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X70Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_2_n_0 syncrregs.r_reg[hrdatas][4]_i_2/O}, {syncrregs.r_reg[hrdatas][4]_i_6_n_0 syncrregs.r_reg[hrdatas][4]_i_2/I0}, {syncrregs.r_reg[hrdatas][4]_i_7_n_0 syncrregs.r_reg[hrdatas][4]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][4]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][4]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_3_n_0 syncrregs.r_reg[hrdatas][4]_i_3/O}, {syncrregs.r_reg[hrdatas][4]_i_8_n_0 syncrregs.r_reg[hrdatas][4]_i_3/I0}, {syncrregs.r_reg[hrdatas][4]_i_9_n_0 syncrregs.r_reg[hrdatas][4]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][4]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X69Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][4]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_4_n_0 syncrregs.r_reg[hrdatas][4]_i_4/O}, {syncrregs.r_reg[hrdatas][4]_i_10_n_0 syncrregs.r_reg[hrdatas][4]_i_4/I0}, {syncrregs.r_reg[hrdatas][4]_i_11_n_0 syncrregs.r_reg[hrdatas][4]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][4]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X71Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][4]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_5_n_0 syncrregs.r_reg[hrdatas][4]_i_5/O}, {syncrregs.r_reg[hrdatas][4]_i_12_n_0 syncrregs.r_reg[hrdatas][4]_i_5/I0}, {syncrregs.r_reg[hrdatas][4]_i_13_n_0 syncrregs.r_reg[hrdatas][4]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][4]_i_5/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X70Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][4]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_6_n_0 syncrregs.r_reg[hrdatas][4]_i_6/O}, {syncrregs.r[hrdatas][4]_i_14_n_0 syncrregs.r_reg[hrdatas][4]_i_6/I0}, {syncrregs.r[hrdatas][4]_i_15_n_0 syncrregs.r_reg[hrdatas][4]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_7_n_0 syncrregs.r_reg[hrdatas][4]_i_7/O}, {syncrregs.r[hrdatas][4]_i_16_n_0 syncrregs.r_reg[hrdatas][4]_i_7/I0}, {syncrregs.r[hrdatas][4]_i_17_n_0 syncrregs.r_reg[hrdatas][4]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X71Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_8_n_0 syncrregs.r_reg[hrdatas][4]_i_8/O}, {syncrregs.r[hrdatas][4]_i_18_n_0 syncrregs.r_reg[hrdatas][4]_i_8/I0}, {syncrregs.r[hrdatas][4]_i_19_n_0 syncrregs.r_reg[hrdatas][4]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][4]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][4]_i_9_n_0 syncrregs.r_reg[hrdatas][4]_i_9/O}, {syncrregs.r[hrdatas][4]_i_20_n_0 syncrregs.r_reg[hrdatas][4]_i_9/I0}, {syncrregs.r[hrdatas][4]_i_21_n_0 syncrregs.r_reg[hrdatas][4]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][4]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5] - 
nets: {syncrregs.r_reg[hrdatas]__0[5] syncrregs.r_reg[hrdatas][5]/Q}, {clk syncrregs.r_reg[hrdatas][5]/C}, {<const1> syncrregs.r_reg[hrdatas][5]/CE}, {syncrregs.r[hrdatas][5]_i_1_n_0 syncrregs.r_reg[hrdatas][5]/D}, {v[hrdatas][12] syncrregs.r_reg[hrdatas][5]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X77Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

syncrregs.r_reg[hrdatas][5]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_10_n_0 syncrregs.r_reg[hrdatas][5]_i_10/O}, {syncrregs.r[hrdatas][5]_i_23_n_0 syncrregs.r_reg[hrdatas][5]_i_10/I0}, {syncrregs.r[hrdatas][5]_i_24_n_0 syncrregs.r_reg[hrdatas][5]_i_10/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_10/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_11_n_0 syncrregs.r_reg[hrdatas][5]_i_11/O}, {syncrregs.r[hrdatas][5]_i_25_n_0 syncrregs.r_reg[hrdatas][5]_i_11/I0}, {syncrregs.r[hrdatas][5]_i_26_n_0 syncrregs.r_reg[hrdatas][5]_i_11/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_11/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_12_n_0 syncrregs.r_reg[hrdatas][5]_i_12/O}, {syncrregs.r[hrdatas][5]_i_27_n_0 syncrregs.r_reg[hrdatas][5]_i_12/I0}, {syncrregs.r[hrdatas][5]_i_28_n_0 syncrregs.r_reg[hrdatas][5]_i_12/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_12/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_3_n_0 syncrregs.r_reg[hrdatas][5]_i_3/O}, {syncrregs.r_reg[hrdatas][5]_i_9_n_0 syncrregs.r_reg[hrdatas][5]_i_3/I0}, {syncrregs.r_reg[hrdatas][5]_i_10_n_0 syncrregs.r_reg[hrdatas][5]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][5]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X77Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][5]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_4_n_0 syncrregs.r_reg[hrdatas][5]_i_4/O}, {syncrregs.r_reg[hrdatas][5]_i_11_n_0 syncrregs.r_reg[hrdatas][5]_i_4/I0}, {syncrregs.r_reg[hrdatas][5]_i_12_n_0 syncrregs.r_reg[hrdatas][5]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][5]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][5]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_5_n_0 syncrregs.r_reg[hrdatas][5]_i_5/O}, {syncrregs.r[hrdatas][5]_i_13_n_0 syncrregs.r_reg[hrdatas][5]_i_5/I0}, {syncrregs.r[hrdatas][5]_i_14_n_0 syncrregs.r_reg[hrdatas][5]_i_5/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_5/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X76Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_6_n_0 syncrregs.r_reg[hrdatas][5]_i_6/O}, {syncrregs.r[hrdatas][5]_i_15_n_0 syncrregs.r_reg[hrdatas][5]_i_6/I0}, {syncrregs.r[hrdatas][5]_i_16_n_0 syncrregs.r_reg[hrdatas][5]_i_6/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_7_n_0 syncrregs.r_reg[hrdatas][5]_i_7/O}, {syncrregs.r[hrdatas][5]_i_17_n_0 syncrregs.r_reg[hrdatas][5]_i_7/I0}, {syncrregs.r[hrdatas][5]_i_18_n_0 syncrregs.r_reg[hrdatas][5]_i_7/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X77Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_8_n_0 syncrregs.r_reg[hrdatas][5]_i_8/O}, {syncrregs.r[hrdatas][5]_i_19_n_0 syncrregs.r_reg[hrdatas][5]_i_8/I0}, {syncrregs.r[hrdatas][5]_i_20_n_0 syncrregs.r_reg[hrdatas][5]_i_8/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X77Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][5]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][5]_i_9_n_0 syncrregs.r_reg[hrdatas][5]_i_9/O}, {syncrregs.r[hrdatas][5]_i_21_n_0 syncrregs.r_reg[hrdatas][5]_i_9/I0}, {syncrregs.r[hrdatas][5]_i_22_n_0 syncrregs.r_reg[hrdatas][5]_i_9/I1}, {sel0[3] syncrregs.r_reg[hrdatas][5]_i_9/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X77Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6] - 
nets: {syncrregs.r_reg[hrdatas]__0[6] syncrregs.r_reg[hrdatas][6]/Q}, {clk syncrregs.r_reg[hrdatas][6]/C}, {<const1> syncrregs.r_reg[hrdatas][6]/CE}, {syncrregs.r[hrdatas][6]_i_1_n_0 syncrregs.r_reg[hrdatas][6]/D}, {v[hrdatas][12] syncrregs.r_reg[hrdatas][6]/S}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X75Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDSE, 
REF_NAME: FDSE, 

syncrregs.r_reg[hrdatas][6]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_10_n_0 syncrregs.r_reg[hrdatas][6]_i_10/O}, {syncrregs.r[hrdatas][6]_i_23_n_0 syncrregs.r_reg[hrdatas][6]_i_10/I0}, {syncrregs.r[hrdatas][6]_i_24_n_0 syncrregs.r_reg[hrdatas][6]_i_10/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_10/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_11_n_0 syncrregs.r_reg[hrdatas][6]_i_11/O}, {syncrregs.r[hrdatas][6]_i_25_n_0 syncrregs.r_reg[hrdatas][6]_i_11/I0}, {syncrregs.r[hrdatas][6]_i_26_n_0 syncrregs.r_reg[hrdatas][6]_i_11/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_11/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X72Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_12_n_0 syncrregs.r_reg[hrdatas][6]_i_12/O}, {syncrregs.r[hrdatas][6]_i_27_n_0 syncrregs.r_reg[hrdatas][6]_i_12/I0}, {syncrregs.r[hrdatas][6]_i_28_n_0 syncrregs.r_reg[hrdatas][6]_i_12/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_12/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X72Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_3_n_0 syncrregs.r_reg[hrdatas][6]_i_3/O}, {syncrregs.r_reg[hrdatas][6]_i_9_n_0 syncrregs.r_reg[hrdatas][6]_i_3/I0}, {syncrregs.r_reg[hrdatas][6]_i_10_n_0 syncrregs.r_reg[hrdatas][6]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][6]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X75Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][6]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_4_n_0 syncrregs.r_reg[hrdatas][6]_i_4/O}, {syncrregs.r_reg[hrdatas][6]_i_11_n_0 syncrregs.r_reg[hrdatas][6]_i_4/I0}, {syncrregs.r_reg[hrdatas][6]_i_12_n_0 syncrregs.r_reg[hrdatas][6]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][6]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X72Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][6]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_5_n_0 syncrregs.r_reg[hrdatas][6]_i_5/O}, {syncrregs.r[hrdatas][6]_i_13_n_0 syncrregs.r_reg[hrdatas][6]_i_5/I0}, {syncrregs.r[hrdatas][6]_i_14_n_0 syncrregs.r_reg[hrdatas][6]_i_5/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_5/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X74Y142, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_6_n_0 syncrregs.r_reg[hrdatas][6]_i_6/O}, {syncrregs.r[hrdatas][6]_i_15_n_0 syncrregs.r_reg[hrdatas][6]_i_6/I0}, {syncrregs.r[hrdatas][6]_i_16_n_0 syncrregs.r_reg[hrdatas][6]_i_6/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_6/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X75Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_7_n_0 syncrregs.r_reg[hrdatas][6]_i_7/O}, {syncrregs.r[hrdatas][6]_i_17_n_0 syncrregs.r_reg[hrdatas][6]_i_7/I0}, {syncrregs.r[hrdatas][6]_i_18_n_0 syncrregs.r_reg[hrdatas][6]_i_7/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_7/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_8_n_0 syncrregs.r_reg[hrdatas][6]_i_8/O}, {syncrregs.r[hrdatas][6]_i_19_n_0 syncrregs.r_reg[hrdatas][6]_i_8/I0}, {syncrregs.r[hrdatas][6]_i_20_n_0 syncrregs.r_reg[hrdatas][6]_i_8/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X73Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][6]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][6]_i_9_n_0 syncrregs.r_reg[hrdatas][6]_i_9/O}, {syncrregs.r[hrdatas][6]_i_21_n_0 syncrregs.r_reg[hrdatas][6]_i_9/I0}, {syncrregs.r[hrdatas][6]_i_22_n_0 syncrregs.r_reg[hrdatas][6]_i_9/I1}, {sel0[3] syncrregs.r_reg[hrdatas][6]_i_9/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X75Y141, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7] - 
nets: {syncrregs.r_reg[hrdatas]__0[7] syncrregs.r_reg[hrdatas][7]/Q}, {clk syncrregs.r_reg[hrdatas][7]/C}, {<const1> syncrregs.r_reg[hrdatas][7]/CE}, {slvo[15][hready]__0[7] syncrregs.r_reg[hrdatas][7]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X68Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][7]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_10_n_0 syncrregs.r_reg[hrdatas][7]_i_10/O}, {syncrregs.r[hrdatas][7]_i_22_n_0 syncrregs.r_reg[hrdatas][7]_i_10/I0}, {syncrregs.r[hrdatas][7]_i_23_n_0 syncrregs.r_reg[hrdatas][7]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_11_n_0 syncrregs.r_reg[hrdatas][7]_i_11/O}, {syncrregs.r[hrdatas][7]_i_24_n_0 syncrregs.r_reg[hrdatas][7]_i_11/I0}, {syncrregs.r[hrdatas][7]_i_25_n_0 syncrregs.r_reg[hrdatas][7]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_12_n_0 syncrregs.r_reg[hrdatas][7]_i_12/O}, {syncrregs.r[hrdatas][7]_i_26_n_0 syncrregs.r_reg[hrdatas][7]_i_12/I0}, {syncrregs.r[hrdatas][7]_i_27_n_0 syncrregs.r_reg[hrdatas][7]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_13_n_0 syncrregs.r_reg[hrdatas][7]_i_13/O}, {syncrregs.r[hrdatas][7]_i_28_n_0 syncrregs.r_reg[hrdatas][7]_i_13/I0}, {syncrregs.r[hrdatas][7]_i_29_n_0 syncrregs.r_reg[hrdatas][7]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_2_n_0 syncrregs.r_reg[hrdatas][7]_i_2/O}, {syncrregs.r_reg[hrdatas][7]_i_6_n_0 syncrregs.r_reg[hrdatas][7]_i_2/I0}, {syncrregs.r_reg[hrdatas][7]_i_7_n_0 syncrregs.r_reg[hrdatas][7]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][7]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][7]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_3_n_0 syncrregs.r_reg[hrdatas][7]_i_3/O}, {syncrregs.r_reg[hrdatas][7]_i_8_n_0 syncrregs.r_reg[hrdatas][7]_i_3/I0}, {syncrregs.r_reg[hrdatas][7]_i_9_n_0 syncrregs.r_reg[hrdatas][7]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][7]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X69Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][7]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_4_n_0 syncrregs.r_reg[hrdatas][7]_i_4/O}, {syncrregs.r_reg[hrdatas][7]_i_10_n_0 syncrregs.r_reg[hrdatas][7]_i_4/I0}, {syncrregs.r_reg[hrdatas][7]_i_11_n_0 syncrregs.r_reg[hrdatas][7]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][7]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X67Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][7]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_5_n_0 syncrregs.r_reg[hrdatas][7]_i_5/O}, {syncrregs.r_reg[hrdatas][7]_i_12_n_0 syncrregs.r_reg[hrdatas][7]_i_5/I0}, {syncrregs.r_reg[hrdatas][7]_i_13_n_0 syncrregs.r_reg[hrdatas][7]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][7]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X68Y149, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][7]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_6_n_0 syncrregs.r_reg[hrdatas][7]_i_6/O}, {syncrregs.r[hrdatas][7]_i_14_n_0 syncrregs.r_reg[hrdatas][7]_i_6/I0}, {syncrregs.r[hrdatas][7]_i_15_n_0 syncrregs.r_reg[hrdatas][7]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_7_n_0 syncrregs.r_reg[hrdatas][7]_i_7/O}, {syncrregs.r[hrdatas][7]_i_16_n_0 syncrregs.r_reg[hrdatas][7]_i_7/I0}, {syncrregs.r[hrdatas][7]_i_17_n_0 syncrregs.r_reg[hrdatas][7]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_8_n_0 syncrregs.r_reg[hrdatas][7]_i_8/O}, {syncrregs.r[hrdatas][7]_i_18_n_0 syncrregs.r_reg[hrdatas][7]_i_8/I0}, {syncrregs.r[hrdatas][7]_i_19_n_0 syncrregs.r_reg[hrdatas][7]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][7]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][7]_i_9_n_0 syncrregs.r_reg[hrdatas][7]_i_9/O}, {syncrregs.r[hrdatas][7]_i_20_n_0 syncrregs.r_reg[hrdatas][7]_i_9/I0}, {syncrregs.r[hrdatas][7]_i_21_n_0 syncrregs.r_reg[hrdatas][7]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][7]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y148, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8] - 
nets: {syncrregs.r_reg[hrdatas]__0[8] syncrregs.r_reg[hrdatas][8]/Q}, {clk syncrregs.r_reg[hrdatas][8]/C}, {<const1> syncrregs.r_reg[hrdatas][8]/CE}, {slvo[15][hready]__0[8] syncrregs.r_reg[hrdatas][8]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][8]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_10_n_0 syncrregs.r_reg[hrdatas][8]_i_10/O}, {syncrregs.r[hrdatas][8]_i_22_n_0 syncrregs.r_reg[hrdatas][8]_i_10/I0}, {syncrregs.r[hrdatas][8]_i_23_n_0 syncrregs.r_reg[hrdatas][8]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_10/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X62Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_11_n_0 syncrregs.r_reg[hrdatas][8]_i_11/O}, {syncrregs.r[hrdatas][8]_i_24_n_0 syncrregs.r_reg[hrdatas][8]_i_11/I0}, {syncrregs.r[hrdatas][8]_i_25_n_0 syncrregs.r_reg[hrdatas][8]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_11/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X62Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_12_n_0 syncrregs.r_reg[hrdatas][8]_i_12/O}, {syncrregs.r[hrdatas][8]_i_26_n_0 syncrregs.r_reg[hrdatas][8]_i_12/I0}, {syncrregs.r[hrdatas][8]_i_27_n_0 syncrregs.r_reg[hrdatas][8]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X63Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_13_n_0 syncrregs.r_reg[hrdatas][8]_i_13/O}, {syncrregs.r[hrdatas][8]_i_28_n_0 syncrregs.r_reg[hrdatas][8]_i_13/I0}, {syncrregs.r[hrdatas][8]_i_29_n_0 syncrregs.r_reg[hrdatas][8]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X63Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_2_n_0 syncrregs.r_reg[hrdatas][8]_i_2/O}, {syncrregs.r_reg[hrdatas][8]_i_6_n_0 syncrregs.r_reg[hrdatas][8]_i_2/I0}, {syncrregs.r_reg[hrdatas][8]_i_7_n_0 syncrregs.r_reg[hrdatas][8]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][8]_i_2/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][8]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_3_n_0 syncrregs.r_reg[hrdatas][8]_i_3/O}, {syncrregs.r_reg[hrdatas][8]_i_8_n_0 syncrregs.r_reg[hrdatas][8]_i_3/I0}, {syncrregs.r_reg[hrdatas][8]_i_9_n_0 syncrregs.r_reg[hrdatas][8]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][8]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X65Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][8]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_4_n_0 syncrregs.r_reg[hrdatas][8]_i_4/O}, {syncrregs.r_reg[hrdatas][8]_i_10_n_0 syncrregs.r_reg[hrdatas][8]_i_4/I0}, {syncrregs.r_reg[hrdatas][8]_i_11_n_0 syncrregs.r_reg[hrdatas][8]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][8]_i_4/S}, 
BEL: SLICEM.F8MUX, 
CLASS: cell, 
LOC: SLICE_X62Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][8]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_5_n_0 syncrregs.r_reg[hrdatas][8]_i_5/O}, {syncrregs.r_reg[hrdatas][8]_i_12_n_0 syncrregs.r_reg[hrdatas][8]_i_5/I0}, {syncrregs.r_reg[hrdatas][8]_i_13_n_0 syncrregs.r_reg[hrdatas][8]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][8]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X63Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][8]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_6_n_0 syncrregs.r_reg[hrdatas][8]_i_6/O}, {syncrregs.r[hrdatas][8]_i_14_n_0 syncrregs.r_reg[hrdatas][8]_i_6/I0}, {syncrregs.r[hrdatas][8]_i_15_n_0 syncrregs.r_reg[hrdatas][8]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_6/S}, 
BEL: SLICEM.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_7_n_0 syncrregs.r_reg[hrdatas][8]_i_7/O}, {syncrregs.r[hrdatas][8]_i_16_n_0 syncrregs.r_reg[hrdatas][8]_i_7/I0}, {syncrregs.r[hrdatas][8]_i_17_n_0 syncrregs.r_reg[hrdatas][8]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_7/S}, 
BEL: SLICEM.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X66Y147, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_8_n_0 syncrregs.r_reg[hrdatas][8]_i_8/O}, {syncrregs.r[hrdatas][8]_i_18_n_0 syncrregs.r_reg[hrdatas][8]_i_8/I0}, {syncrregs.r[hrdatas][8]_i_19_n_0 syncrregs.r_reg[hrdatas][8]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X65Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][8]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][8]_i_9_n_0 syncrregs.r_reg[hrdatas][8]_i_9/O}, {syncrregs.r[hrdatas][8]_i_20_n_0 syncrregs.r_reg[hrdatas][8]_i_9/I0}, {syncrregs.r[hrdatas][8]_i_21_n_0 syncrregs.r_reg[hrdatas][8]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][8]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X65Y146, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9] - 
nets: {syncrregs.r_reg[hrdatas]__0[9] syncrregs.r_reg[hrdatas][9]/Q}, {clk syncrregs.r_reg[hrdatas][9]/C}, {<const1> syncrregs.r_reg[hrdatas][9]/CE}, {slvo[15][hready]__0[9] syncrregs.r_reg[hrdatas][9]/D}, {v[hrdatas][31] syncrregs.r_reg[hrdatas][9]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hrdatas][9]_i_10 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_10_n_0 syncrregs.r_reg[hrdatas][9]_i_10/O}, {syncrregs.r[hrdatas][9]_i_22_n_0 syncrregs.r_reg[hrdatas][9]_i_10/I0}, {syncrregs.r[hrdatas][9]_i_23_n_0 syncrregs.r_reg[hrdatas][9]_i_10/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_10/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X67Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9]_i_11 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_11_n_0 syncrregs.r_reg[hrdatas][9]_i_11/O}, {syncrregs.r[hrdatas][9]_i_24_n_0 syncrregs.r_reg[hrdatas][9]_i_11/I0}, {syncrregs.r[hrdatas][9]_i_25_n_0 syncrregs.r_reg[hrdatas][9]_i_11/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_11/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X67Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9]_i_12 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_12_n_0 syncrregs.r_reg[hrdatas][9]_i_12/O}, {syncrregs.r[hrdatas][9]_i_26_n_0 syncrregs.r_reg[hrdatas][9]_i_12/I0}, {syncrregs.r[hrdatas][9]_i_27_n_0 syncrregs.r_reg[hrdatas][9]_i_12/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_12/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X69Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9]_i_13 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_13_n_0 syncrregs.r_reg[hrdatas][9]_i_13/O}, {syncrregs.r[hrdatas][9]_i_28_n_0 syncrregs.r_reg[hrdatas][9]_i_13/I0}, {syncrregs.r[hrdatas][9]_i_29_n_0 syncrregs.r_reg[hrdatas][9]_i_13/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_13/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X69Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9]_i_2 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_2_n_0 syncrregs.r_reg[hrdatas][9]_i_2/O}, {syncrregs.r_reg[hrdatas][9]_i_6_n_0 syncrregs.r_reg[hrdatas][9]_i_2/I0}, {syncrregs.r_reg[hrdatas][9]_i_7_n_0 syncrregs.r_reg[hrdatas][9]_i_2/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][9]_i_2/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X68Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][9]_i_3 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_3_n_0 syncrregs.r_reg[hrdatas][9]_i_3/O}, {syncrregs.r_reg[hrdatas][9]_i_8_n_0 syncrregs.r_reg[hrdatas][9]_i_3/I0}, {syncrregs.r_reg[hrdatas][9]_i_9_n_0 syncrregs.r_reg[hrdatas][9]_i_3/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][9]_i_3/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X68Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][9]_i_4 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_4_n_0 syncrregs.r_reg[hrdatas][9]_i_4/O}, {syncrregs.r_reg[hrdatas][9]_i_10_n_0 syncrregs.r_reg[hrdatas][9]_i_4/I0}, {syncrregs.r_reg[hrdatas][9]_i_11_n_0 syncrregs.r_reg[hrdatas][9]_i_4/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][9]_i_4/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X67Y145, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][9]_i_5 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_5_n_0 syncrregs.r_reg[hrdatas][9]_i_5/O}, {syncrregs.r_reg[hrdatas][9]_i_12_n_0 syncrregs.r_reg[hrdatas][9]_i_5/I0}, {syncrregs.r_reg[hrdatas][9]_i_13_n_0 syncrregs.r_reg[hrdatas][9]_i_5/I1}, {syncrregs.r_reg[haddr_n_0_][2] syncrregs.r_reg[hrdatas][9]_i_5/S}, 
BEL: SLICEL.F8MUX, 
CLASS: cell, 
LOC: SLICE_X69Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF8, 
REF_NAME: MUXF8, 

syncrregs.r_reg[hrdatas][9]_i_6 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_6_n_0 syncrregs.r_reg[hrdatas][9]_i_6/O}, {syncrregs.r[hrdatas][9]_i_14_n_0 syncrregs.r_reg[hrdatas][9]_i_6/I0}, {syncrregs.r[hrdatas][9]_i_15_n_0 syncrregs.r_reg[hrdatas][9]_i_6/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_6/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9]_i_7 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_7_n_0 syncrregs.r_reg[hrdatas][9]_i_7/O}, {syncrregs.r[hrdatas][9]_i_16_n_0 syncrregs.r_reg[hrdatas][9]_i_7/I0}, {syncrregs.r[hrdatas][9]_i_17_n_0 syncrregs.r_reg[hrdatas][9]_i_7/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_7/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y143, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9]_i_8 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_8_n_0 syncrregs.r_reg[hrdatas][9]_i_8/O}, {syncrregs.r[hrdatas][9]_i_18_n_0 syncrregs.r_reg[hrdatas][9]_i_8/I0}, {syncrregs.r[hrdatas][9]_i_19_n_0 syncrregs.r_reg[hrdatas][9]_i_8/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_8/S}, 
BEL: SLICEL.F7BMUX, 
CLASS: cell, 
LOC: SLICE_X68Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hrdatas][9]_i_9 - 
nets: {syncrregs.r_reg[hrdatas][9]_i_9_n_0 syncrregs.r_reg[hrdatas][9]_i_9/O}, {syncrregs.r[hrdatas][9]_i_20_n_0 syncrregs.r_reg[hrdatas][9]_i_9/I0}, {syncrregs.r[hrdatas][9]_i_21_n_0 syncrregs.r_reg[hrdatas][9]_i_9/I1}, {syncrregs.r_reg[haddr][7]_rep_n_0 syncrregs.r_reg[hrdatas][9]_i_9/S}, 
BEL: SLICEL.F7AMUX, 
CLASS: cell, 
LOC: SLICE_X68Y144, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: MUXFX, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: MUXFX.others.MUXF7, 
REF_NAME: MUXF7, 

syncrregs.r_reg[hready] - 
nets: {syncrregs.r_reg[hready_n_0_] syncrregs.r_reg[hready]/Q}, {clk syncrregs.r_reg[hready]/C}, {<const1> syncrregs.r_reg[hready]/CE}, {rin[hready] syncrregs.r_reg[hready]/D}, {<const0> syncrregs.r_reg[hready]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X64Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hslave][0] - 
nets: {syncrregs.r_reg[hslave]__0[0] syncrregs.r_reg[hslave][0]/Q}, {clk syncrregs.r_reg[hslave][0]/C}, {msti[hready] syncrregs.r_reg[hslave][0]/CE}, {p_6_out syncrregs.r_reg[hslave][0]/D}, {syncrregs.r[htrans][1]_i_1_n_0 syncrregs.r_reg[hslave][0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hslave][1] - 
nets: {syncrregs.r_reg[hslave]__0[1] syncrregs.r_reg[hslave][1]/Q}, {clk syncrregs.r_reg[hslave][1]/C}, {msti[hready] syncrregs.r_reg[hslave][1]/CE}, {p_11_out syncrregs.r_reg[hslave][1]/D}, {syncrregs.r[htrans][1]_i_1_n_0 syncrregs.r_reg[hslave][1]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[hslave][2] - 
nets: {syncrregs.r_reg[hslave]__0[2] syncrregs.r_reg[hslave][2]/Q}, {clk syncrregs.r_reg[hslave][2]/C}, {msti[hready] syncrregs.r_reg[hslave][2]/CE}, {p_14_out syncrregs.r_reg[hslave][2]/D}, {syncrregs.r[htrans][1]_i_1_n_0 syncrregs.r_reg[hslave][2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X67Y140, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

syncrregs.r_reg[htrans][1] - 
nets: {syncrregs.r_reg[htrans_n_0_][1] syncrregs.r_reg[htrans][1]/Q}, {clk syncrregs.r_reg[htrans][1]/C}, {msti[hready] syncrregs.r_reg[htrans][1]/CE}, {slvi[htrans][1] syncrregs.r_reg[htrans][1]/D}, {syncrregs.r[htrans][1]_i_1_n_0 syncrregs.r_reg[htrans][1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X63Y139, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
clk, 
msti[hgrant][0], 
msti[hgrant][1], 
msti[hgrant][2], 
msti[hgrant][3], 
msti[hgrant][4], 
msti[hgrant][5], 
msti[hgrant][6], 
msti[hgrant][7], 
msti[hirq][0], 
msti[hirq][10], 
msti[hirq][11], 
msti[hirq][12], 
msti[hirq][13], 
msti[hirq][14], 
msti[hirq][15], 
msti[hirq][16], 
msti[hirq][17], 
msti[hirq][18], 
msti[hirq][19], 
msti[hirq][1], 
msti[hirq][20], 
msti[hirq][21], 
msti[hirq][22], 
msti[hirq][23], 
msti[hirq][24], 
msti[hirq][25], 
msti[hirq][26], 
msti[hirq][27], 
msti[hirq][28], 
msti[hirq][29], 
msti[hirq][2], 
msti[hirq][30], 
msti[hirq][31], 
msti[hirq][3], 
msti[hirq][4], 
msti[hirq][5], 
msti[hirq][6], 
msti[hirq][7], 
msti[hirq][8], 
msti[hirq][9], 
msti[hrdata][0], 
msti[hrdata][10], 
msti[hrdata][11], 
msti[hrdata][12], 
msti[hrdata][13], 
msti[hrdata][14], 
msti[hrdata][15], 
msti[hrdata][16], 
msti[hrdata][17], 
msti[hrdata][18], 
msti[hrdata][19], 
msti[hrdata][1], 
msti[hrdata][20], 
msti[hrdata][21], 
msti[hrdata][22], 
msti[hrdata][23], 
msti[hrdata][24], 
msti[hrdata][25], 
msti[hrdata][26], 
msti[hrdata][27], 
msti[hrdata][28], 
msti[hrdata][29], 
msti[hrdata][2], 
msti[hrdata][30], 
msti[hrdata][31], 
msti[hrdata][3], 
msti[hrdata][4], 
msti[hrdata][5], 
msti[hrdata][6], 
msti[hrdata][7], 
msti[hrdata][8], 
msti[hrdata][9], 
msti[hready], 
msti[hresp][0], 
msti[hresp][1], 
msti[scanen], 
msto[0][haddr][0], 
msto[0][haddr][10], 
msto[0][haddr][11], 
msto[0][haddr][12], 
msto[0][haddr][13], 
msto[0][haddr][14], 
msto[0][haddr][15], 
msto[0][haddr][16], 
msto[0][haddr][17], 
msto[0][haddr][18], 
msto[0][haddr][19], 
msto[0][haddr][1], 
msto[0][haddr][20], 
msto[0][haddr][21], 
msto[0][haddr][22], 
msto[0][haddr][23], 
msto[0][haddr][24], 
msto[0][haddr][25], 
msto[0][haddr][26], 
msto[0][haddr][27], 
msto[0][haddr][28], 
msto[0][haddr][29], 
msto[0][haddr][2], 
msto[0][haddr][30], 
msto[0][haddr][31], 
msto[0][haddr][3], 
msto[0][haddr][4], 
msto[0][haddr][5], 
msto[0][haddr][6], 
msto[0][haddr][7], 
msto[0][haddr][8], 
msto[0][haddr][9], 
msto[0][hburst][0], 
msto[0][hburst][1], 
msto[0][hburst][2], 
msto[0][hbusreq], 
msto[0][hconfig][0][0], 
msto[0][hconfig][0][10], 
msto[0][hconfig][0][11], 
msto[0][hconfig][0][12], 
msto[0][hconfig][0][13], 
msto[0][hconfig][0][14], 
msto[0][hconfig][0][15], 
msto[0][hconfig][0][16], 
msto[0][hconfig][0][17], 
msto[0][hconfig][0][18], 
msto[0][hconfig][0][19], 
msto[0][hconfig][0][1], 
msto[0][hconfig][0][20], 
msto[0][hconfig][0][21], 
msto[0][hconfig][0][22], 
msto[0][hconfig][0][23], 
msto[0][hconfig][0][24], 
msto[0][hconfig][0][25], 
msto[0][hconfig][0][26], 
msto[0][hconfig][0][27], 
msto[0][hconfig][0][28], 
msto[0][hconfig][0][29], 
msto[0][hconfig][0][2], 
msto[0][hconfig][0][30], 
msto[0][hconfig][0][31], 
msto[0][hconfig][0][3], 
msto[0][hconfig][0][4], 
msto[0][hconfig][0][5], 
msto[0][hconfig][0][6], 
msto[0][hconfig][0][7], 
msto[0][hconfig][0][8], 
msto[0][hconfig][0][9], 
msto[0][hirq][0], 
msto[0][hirq][10], 
msto[0][hirq][11], 
msto[0][hirq][12], 
msto[0][hirq][13], 
msto[0][hirq][14], 
msto[0][hirq][15], 
msto[0][hirq][16], 
msto[0][hirq][17], 
msto[0][hirq][18], 
msto[0][hirq][19], 
msto[0][hirq][1], 
msto[0][hirq][20], 
msto[0][hirq][21], 
msto[0][hirq][22], 
msto[0][hirq][23], 
msto[0][hirq][24], 
msto[0][hirq][25], 
msto[0][hirq][26], 
msto[0][hirq][27], 
msto[0][hirq][28], 
msto[0][hirq][29], 
msto[0][hirq][2], 
msto[0][hirq][30], 
msto[0][hirq][31], 
msto[0][hirq][3], 
msto[0][hirq][4], 
msto[0][hirq][5], 
msto[0][hirq][6], 
msto[0][hirq][7], 
msto[0][hirq][8], 
msto[0][hirq][9], 
msto[0][hlock], 
msto[0][hprot][0], 
msto[0][hprot][1], 
msto[0][hprot][2], 
msto[0][hprot][3], 
msto[0][hsize][0], 
msto[0][hsize][1], 
msto[0][hsize][2], 
msto[0][htrans][0], 
msto[0][htrans][1], 
msto[0][hwdata][0], 
msto[0][hwdata][10], 
msto[0][hwdata][11], 
msto[0][hwdata][12], 
msto[0][hwdata][13], 
msto[0][hwdata][14], 
msto[0][hwdata][15], 
msto[0][hwdata][16], 
msto[0][hwdata][17], 
msto[0][hwdata][18], 
msto[0][hwdata][19], 
msto[0][hwdata][1], 
msto[0][hwdata][20], 
msto[0][hwdata][21], 
msto[0][hwdata][22], 
msto[0][hwdata][23], 
msto[0][hwdata][24], 
msto[0][hwdata][25], 
msto[0][hwdata][26], 
msto[0][hwdata][27], 
msto[0][hwdata][28], 
msto[0][hwdata][29], 
msto[0][hwdata][2], 
msto[0][hwdata][30], 
msto[0][hwdata][31], 
msto[0][hwdata][3], 
msto[0][hwdata][4], 
msto[0][hwdata][5], 
msto[0][hwdata][6], 
msto[0][hwdata][7], 
msto[0][hwdata][8], 
msto[0][hwdata][9], 
msto[0][hwrite], 
msto[1][haddr][0], 
msto[1][haddr][10], 
msto[1][haddr][11], 
msto[1][haddr][12], 
msto[1][haddr][13], 
msto[1][haddr][14], 
msto[1][haddr][15], 
msto[1][haddr][16], 
msto[1][haddr][17], 
msto[1][haddr][18], 
msto[1][haddr][19], 
msto[1][haddr][1], 
msto[1][haddr][20], 
msto[1][haddr][21], 
msto[1][haddr][22], 
msto[1][haddr][23], 
msto[1][haddr][24], 
msto[1][haddr][25], 
msto[1][haddr][26], 
msto[1][haddr][27], 
msto[1][haddr][28], 
msto[1][haddr][29], 
msto[1][haddr][2], 
msto[1][haddr][30], 
msto[1][haddr][31], 
msto[1][haddr][3], 
msto[1][haddr][4], 
msto[1][haddr][5], 
msto[1][haddr][6], 
msto[1][haddr][7], 
msto[1][haddr][8], 
msto[1][haddr][9], 
msto[1][hburst][0], 
msto[1][hburst][1], 
msto[1][hburst][2], 
msto[1][hbusreq], 
msto[1][hconfig][0][0], 
msto[1][hconfig][0][10], 
msto[1][hconfig][0][11], 
msto[1][hconfig][0][12], 
msto[1][hconfig][0][13], 
msto[1][hconfig][0][14], 
msto[1][hconfig][0][15], 
msto[1][hconfig][0][16], 
msto[1][hconfig][0][17], 
msto[1][hconfig][0][18], 
msto[1][hconfig][0][19], 
msto[1][hconfig][0][1], 
msto[1][hconfig][0][20], 
msto[1][hconfig][0][21], 
msto[1][hconfig][0][22], 
msto[1][hconfig][0][23], 
msto[1][hconfig][0][24], 
msto[1][hconfig][0][25], 
msto[1][hconfig][0][26], 
msto[1][hconfig][0][27], 
msto[1][hconfig][0][28], 
msto[1][hconfig][0][29], 
msto[1][hconfig][0][2], 
msto[1][hconfig][0][30], 
msto[1][hconfig][0][31], 
msto[1][hconfig][0][3], 
msto[1][hconfig][0][4], 
msto[1][hconfig][0][5], 
msto[1][hconfig][0][6], 
msto[1][hconfig][0][7], 
msto[1][hconfig][0][8], 
msto[1][hconfig][0][9], 
msto[1][hirq][0], 
msto[1][hirq][10], 
msto[1][hirq][11], 
msto[1][hirq][12], 
msto[1][hirq][13], 
msto[1][hirq][14], 
msto[1][hirq][15], 
msto[1][hirq][16], 
msto[1][hirq][17], 
msto[1][hirq][18], 
msto[1][hirq][19], 
msto[1][hirq][1], 
msto[1][hirq][20], 
msto[1][hirq][21], 
msto[1][hirq][22], 
msto[1][hirq][23], 
msto[1][hirq][24], 
msto[1][hirq][25], 
msto[1][hirq][26], 
msto[1][hirq][27], 
msto[1][hirq][28], 
msto[1][hirq][29], 
msto[1][hirq][2], 
msto[1][hirq][30], 
msto[1][hirq][31], 
msto[1][hirq][3], 
msto[1][hirq][4], 
msto[1][hirq][5], 
msto[1][hirq][6], 
msto[1][hirq][7], 
msto[1][hirq][8], 
msto[1][hirq][9], 
msto[1][hlock], 
msto[1][hprot][0], 
msto[1][hprot][1], 
msto[1][hprot][2], 
msto[1][hprot][3], 
msto[1][hsize][0], 
msto[1][hsize][1], 
msto[1][hsize][2], 
msto[1][htrans][0], 
msto[1][htrans][1], 
msto[1][hwdata][0], 
msto[1][hwdata][10], 
msto[1][hwdata][11], 
msto[1][hwdata][12], 
msto[1][hwdata][13], 
msto[1][hwdata][14], 
msto[1][hwdata][15], 
msto[1][hwdata][16], 
msto[1][hwdata][17], 
msto[1][hwdata][18], 
msto[1][hwdata][19], 
msto[1][hwdata][1], 
msto[1][hwdata][20], 
msto[1][hwdata][21], 
msto[1][hwdata][22], 
msto[1][hwdata][23], 
msto[1][hwdata][24], 
msto[1][hwdata][25], 
msto[1][hwdata][26], 
msto[1][hwdata][27], 
msto[1][hwdata][28], 
msto[1][hwdata][29], 
msto[1][hwdata][2], 
msto[1][hwdata][30], 
msto[1][hwdata][31], 
msto[1][hwdata][3], 
msto[1][hwdata][4], 
msto[1][hwdata][5], 
msto[1][hwdata][6], 
msto[1][hwdata][7], 
msto[1][hwdata][8], 
msto[1][hwdata][9], 
msto[1][hwrite], 
msto[2][haddr][0], 
msto[2][haddr][10], 
msto[2][haddr][11], 
msto[2][haddr][12], 
msto[2][haddr][13], 
msto[2][haddr][14], 
msto[2][haddr][15], 
msto[2][haddr][16], 
msto[2][haddr][17], 
msto[2][haddr][18], 
msto[2][haddr][19], 
msto[2][haddr][1], 
msto[2][haddr][20], 
msto[2][haddr][21], 
msto[2][haddr][22], 
msto[2][haddr][23], 
msto[2][haddr][24], 
msto[2][haddr][25], 
msto[2][haddr][26], 
msto[2][haddr][27], 
msto[2][haddr][28], 
msto[2][haddr][29], 
msto[2][haddr][2], 
msto[2][haddr][30], 
msto[2][haddr][31], 
msto[2][haddr][3], 
msto[2][haddr][4], 
msto[2][haddr][5], 
msto[2][haddr][6], 
msto[2][haddr][7], 
msto[2][haddr][8], 
msto[2][haddr][9], 
msto[2][hburst][0], 
msto[2][hburst][1], 
msto[2][hburst][2], 
msto[2][hbusreq], 
msto[2][hconfig][0][0], 
msto[2][hconfig][0][10], 
msto[2][hconfig][0][11], 
msto[2][hconfig][0][12], 
msto[2][hconfig][0][13], 
msto[2][hconfig][0][14], 
msto[2][hconfig][0][15], 
msto[2][hconfig][0][16], 
msto[2][hconfig][0][17], 
msto[2][hconfig][0][18], 
msto[2][hconfig][0][19], 
msto[2][hconfig][0][1], 
msto[2][hconfig][0][20], 
msto[2][hconfig][0][21], 
msto[2][hconfig][0][22], 
msto[2][hconfig][0][23], 
msto[2][hconfig][0][24], 
msto[2][hconfig][0][25], 
msto[2][hconfig][0][26], 
msto[2][hconfig][0][27], 
msto[2][hconfig][0][28], 
msto[2][hconfig][0][29], 
msto[2][hconfig][0][2], 
msto[2][hconfig][0][30], 
msto[2][hconfig][0][31], 
msto[2][hconfig][0][3], 
msto[2][hconfig][0][4], 
msto[2][hconfig][0][5], 
msto[2][hconfig][0][6], 
msto[2][hconfig][0][7], 
msto[2][hconfig][0][8], 
msto[2][hconfig][0][9], 
msto[2][hirq][0], 
msto[2][hirq][10], 
msto[2][hirq][11], 
msto[2][hirq][12], 
msto[2][hirq][13], 
msto[2][hirq][14], 
msto[2][hirq][15], 
msto[2][hirq][16], 
msto[2][hirq][17], 
msto[2][hirq][18], 
msto[2][hirq][19], 
msto[2][hirq][1], 
msto[2][hirq][20], 
msto[2][hirq][21], 
msto[2][hirq][22], 
msto[2][hirq][23], 
msto[2][hirq][24], 
msto[2][hirq][25], 
msto[2][hirq][26], 
msto[2][hirq][27], 
msto[2][hirq][28], 
msto[2][hirq][29], 
msto[2][hirq][2], 
msto[2][hirq][30], 
msto[2][hirq][31], 
msto[2][hirq][3], 
msto[2][hirq][4], 
msto[2][hirq][5], 
msto[2][hirq][6], 
msto[2][hirq][7], 
msto[2][hirq][8], 
msto[2][hirq][9], 
msto[2][hlock], 
msto[2][hprot][0], 
msto[2][hprot][1], 
msto[2][hprot][2], 
msto[2][hprot][3], 
msto[2][hsize][0], 
msto[2][hsize][1], 
msto[2][hsize][2], 
msto[2][htrans][0], 
msto[2][htrans][1], 
msto[2][hwdata][0], 
msto[2][hwdata][10], 
msto[2][hwdata][11], 
msto[2][hwdata][12], 
msto[2][hwdata][13], 
msto[2][hwdata][14], 
msto[2][hwdata][15], 
msto[2][hwdata][16], 
msto[2][hwdata][17], 
msto[2][hwdata][18], 
msto[2][hwdata][19], 
msto[2][hwdata][1], 
msto[2][hwdata][20], 
msto[2][hwdata][21], 
msto[2][hwdata][22], 
msto[2][hwdata][23], 
msto[2][hwdata][24], 
msto[2][hwdata][25], 
msto[2][hwdata][26], 
msto[2][hwdata][27], 
msto[2][hwdata][28], 
msto[2][hwdata][29], 
msto[2][hwdata][2], 
msto[2][hwdata][30], 
msto[2][hwdata][31], 
msto[2][hwdata][3], 
msto[2][hwdata][4], 
msto[2][hwdata][5], 
msto[2][hwdata][6], 
msto[2][hwdata][7], 
msto[2][hwdata][8], 
msto[2][hwdata][9], 
msto[2][hwrite], 
msto[3][haddr][0], 
msto[3][haddr][10], 
msto[3][haddr][11], 
msto[3][haddr][12], 
msto[3][haddr][13], 
msto[3][haddr][14], 
msto[3][haddr][15], 
msto[3][haddr][16], 
msto[3][haddr][17], 
msto[3][haddr][18], 
msto[3][haddr][19], 
msto[3][haddr][1], 
msto[3][haddr][20], 
msto[3][haddr][21], 
msto[3][haddr][22], 
msto[3][haddr][23], 
msto[3][haddr][24], 
msto[3][haddr][25], 
msto[3][haddr][26], 
msto[3][haddr][27], 
msto[3][haddr][28], 
msto[3][haddr][29], 
msto[3][haddr][2], 
msto[3][haddr][30], 
msto[3][haddr][31], 
msto[3][haddr][3], 
msto[3][haddr][4], 
msto[3][haddr][5], 
msto[3][haddr][6], 
msto[3][haddr][7], 
msto[3][haddr][8], 
msto[3][haddr][9], 
msto[3][hburst][0], 
msto[3][hburst][1], 
msto[3][hburst][2], 
msto[3][hbusreq], 
msto[3][hconfig][0][0], 
msto[3][hconfig][0][10], 
msto[3][hconfig][0][11], 
msto[3][hconfig][0][12], 
msto[3][hconfig][0][13], 
msto[3][hconfig][0][14], 
msto[3][hconfig][0][15], 
msto[3][hconfig][0][16], 
msto[3][hconfig][0][17], 
msto[3][hconfig][0][18], 
msto[3][hconfig][0][19], 
msto[3][hconfig][0][1], 
msto[3][hconfig][0][20], 
msto[3][hconfig][0][21], 
msto[3][hconfig][0][22], 
msto[3][hconfig][0][23], 
msto[3][hconfig][0][24], 
msto[3][hconfig][0][25], 
msto[3][hconfig][0][26], 
msto[3][hconfig][0][27], 
msto[3][hconfig][0][28], 
msto[3][hconfig][0][29], 
msto[3][hconfig][0][2], 
msto[3][hconfig][0][30], 
msto[3][hconfig][0][31], 
msto[3][hconfig][0][3], 
msto[3][hconfig][0][4], 
msto[3][hconfig][0][5], 
msto[3][hconfig][0][6], 
msto[3][hconfig][0][7], 
msto[3][hconfig][0][8], 
msto[3][hconfig][0][9], 
msto[3][hirq][0], 
msto[3][hirq][10], 
msto[3][hirq][11], 
msto[3][hirq][12], 
msto[3][hirq][13], 
msto[3][hirq][14], 
msto[3][hirq][15], 
msto[3][hirq][16], 
msto[3][hirq][17], 
msto[3][hirq][18], 
msto[3][hirq][19], 
msto[3][hirq][1], 
msto[3][hirq][20], 
msto[3][hirq][21], 
msto[3][hirq][22], 
msto[3][hirq][23], 
msto[3][hirq][24], 
msto[3][hirq][25], 
msto[3][hirq][26], 
msto[3][hirq][27], 
msto[3][hirq][28], 
msto[3][hirq][29], 
msto[3][hirq][2], 
msto[3][hirq][30], 
msto[3][hirq][31], 
msto[3][hirq][3], 
msto[3][hirq][4], 
msto[3][hirq][5], 
msto[3][hirq][6], 
msto[3][hirq][7], 
msto[3][hirq][8], 
msto[3][hirq][9], 
msto[3][hlock], 
msto[3][hprot][0], 
msto[3][hprot][1], 
msto[3][hprot][2], 
msto[3][hprot][3], 
msto[3][hsize][0], 
msto[3][hsize][1], 
msto[3][hsize][2], 
msto[3][htrans][0], 
msto[3][htrans][1], 
msto[3][hwdata][0], 
msto[3][hwdata][10], 
msto[3][hwdata][11], 
msto[3][hwdata][12], 
msto[3][hwdata][13], 
msto[3][hwdata][14], 
msto[3][hwdata][15], 
msto[3][hwdata][16], 
msto[3][hwdata][17], 
msto[3][hwdata][18], 
msto[3][hwdata][19], 
msto[3][hwdata][1], 
msto[3][hwdata][20], 
msto[3][hwdata][21], 
msto[3][hwdata][22], 
msto[3][hwdata][23], 
msto[3][hwdata][24], 
msto[3][hwdata][25], 
msto[3][hwdata][26], 
msto[3][hwdata][27], 
msto[3][hwdata][28], 
msto[3][hwdata][29], 
msto[3][hwdata][2], 
msto[3][hwdata][30], 
msto[3][hwdata][31], 
msto[3][hwdata][3], 
msto[3][hwdata][4], 
msto[3][hwdata][5], 
msto[3][hwdata][6], 
msto[3][hwdata][7], 
msto[3][hwdata][8], 
msto[3][hwdata][9], 
msto[3][hwrite], 
msto[4][haddr][0], 
msto[4][haddr][10], 
msto[4][haddr][11], 
msto[4][haddr][12], 
msto[4][haddr][13], 
msto[4][haddr][14], 
msto[4][haddr][15], 
msto[4][haddr][16], 
msto[4][haddr][17], 
msto[4][haddr][18], 
msto[4][haddr][19], 
msto[4][haddr][1], 
msto[4][haddr][20], 
msto[4][haddr][21], 
msto[4][haddr][22], 
msto[4][haddr][23], 
msto[4][haddr][24], 
msto[4][haddr][25], 
msto[4][haddr][26], 
msto[4][haddr][27], 
msto[4][haddr][28], 
msto[4][haddr][29], 
msto[4][haddr][2], 
msto[4][haddr][30], 
msto[4][haddr][31], 
msto[4][haddr][3], 
msto[4][haddr][4], 
msto[4][haddr][5], 
msto[4][haddr][6], 
msto[4][haddr][7], 
msto[4][haddr][8], 
msto[4][haddr][9], 
msto[4][hburst][0], 
msto[4][hburst][1], 
msto[4][hburst][2], 
msto[4][hbusreq], 
msto[4][hconfig][0][0], 
msto[4][hconfig][0][10], 
msto[4][hconfig][0][11], 
msto[4][hconfig][0][12], 
msto[4][hconfig][0][13], 
msto[4][hconfig][0][14], 
msto[4][hconfig][0][15], 
msto[4][hconfig][0][16], 
msto[4][hconfig][0][17], 
msto[4][hconfig][0][18], 
msto[4][hconfig][0][19], 
msto[4][hconfig][0][1], 
msto[4][hconfig][0][20], 
msto[4][hconfig][0][21], 
msto[4][hconfig][0][22], 
msto[4][hconfig][0][23], 
msto[4][hconfig][0][24], 
msto[4][hconfig][0][25], 
msto[4][hconfig][0][26], 
msto[4][hconfig][0][27], 
msto[4][hconfig][0][28], 
msto[4][hconfig][0][29], 
msto[4][hconfig][0][2], 
msto[4][hconfig][0][30], 
msto[4][hconfig][0][31], 
msto[4][hconfig][0][3], 
msto[4][hconfig][0][4], 
msto[4][hconfig][0][5], 
msto[4][hconfig][0][6], 
msto[4][hconfig][0][7], 
msto[4][hconfig][0][8], 
msto[4][hconfig][0][9], 
msto[4][hirq][0], 
msto[4][hirq][10], 
msto[4][hirq][11], 
msto[4][hirq][12], 
msto[4][hirq][13], 
msto[4][hirq][14], 
msto[4][hirq][15], 
msto[4][hirq][16], 
msto[4][hirq][17], 
msto[4][hirq][18], 
msto[4][hirq][19], 
msto[4][hirq][1], 
msto[4][hirq][20], 
msto[4][hirq][21], 
msto[4][hirq][22], 
msto[4][hirq][23], 
msto[4][hirq][24], 
msto[4][hirq][25], 
msto[4][hirq][26], 
msto[4][hirq][27], 
msto[4][hirq][28], 
msto[4][hirq][29], 
msto[4][hirq][2], 
msto[4][hirq][30], 
msto[4][hirq][31], 
msto[4][hirq][3], 
msto[4][hirq][4], 
msto[4][hirq][5], 
msto[4][hirq][6], 
msto[4][hirq][7], 
msto[4][hirq][8], 
msto[4][hirq][9], 
msto[4][hlock], 
msto[4][hprot][0], 
msto[4][hprot][1], 
msto[4][hprot][2], 
msto[4][hprot][3], 
msto[4][hsize][0], 
msto[4][hsize][1], 
msto[4][hsize][2], 
msto[4][htrans][0], 
msto[4][htrans][1], 
msto[4][hwdata][0], 
msto[4][hwdata][10], 
msto[4][hwdata][11], 
msto[4][hwdata][12], 
msto[4][hwdata][13], 
msto[4][hwdata][14], 
msto[4][hwdata][15], 
msto[4][hwdata][16], 
msto[4][hwdata][17], 
msto[4][hwdata][18], 
msto[4][hwdata][19], 
msto[4][hwdata][1], 
msto[4][hwdata][20], 
msto[4][hwdata][21], 
msto[4][hwdata][22], 
msto[4][hwdata][23], 
msto[4][hwdata][24], 
msto[4][hwdata][25], 
msto[4][hwdata][26], 
msto[4][hwdata][27], 
msto[4][hwdata][28], 
msto[4][hwdata][29], 
msto[4][hwdata][2], 
msto[4][hwdata][30], 
msto[4][hwdata][31], 
msto[4][hwdata][3], 
msto[4][hwdata][4], 
msto[4][hwdata][5], 
msto[4][hwdata][6], 
msto[4][hwdata][7], 
msto[4][hwdata][8], 
msto[4][hwdata][9], 
msto[4][hwrite], 
msto[5][haddr][0], 
msto[5][haddr][10], 
msto[5][haddr][11], 
msto[5][haddr][12], 
msto[5][haddr][13], 
msto[5][haddr][14], 
msto[5][haddr][15], 
msto[5][haddr][16], 
msto[5][haddr][17], 
msto[5][haddr][18], 
msto[5][haddr][19], 
msto[5][haddr][1], 
msto[5][haddr][20], 
msto[5][haddr][21], 
msto[5][haddr][22], 
msto[5][haddr][23], 
msto[5][haddr][24], 
msto[5][haddr][25], 
msto[5][haddr][26], 
msto[5][haddr][27], 
msto[5][haddr][28], 
msto[5][haddr][29], 
msto[5][haddr][2], 
msto[5][haddr][30], 
msto[5][haddr][31], 
msto[5][haddr][3], 
msto[5][haddr][4], 
msto[5][haddr][5], 
msto[5][haddr][6], 
msto[5][haddr][7], 
msto[5][haddr][8], 
msto[5][haddr][9], 
msto[5][hburst][0], 
msto[5][hburst][1], 
msto[5][hburst][2], 
msto[5][hbusreq], 
msto[5][hconfig][0][0], 
msto[5][hconfig][0][10], 
msto[5][hconfig][0][11], 
msto[5][hconfig][0][12], 
msto[5][hconfig][0][13], 
msto[5][hconfig][0][14], 
msto[5][hconfig][0][15], 
msto[5][hconfig][0][16], 
msto[5][hconfig][0][17], 
msto[5][hconfig][0][18], 
msto[5][hconfig][0][19], 
msto[5][hconfig][0][1], 
msto[5][hconfig][0][20], 
msto[5][hconfig][0][21], 
msto[5][hconfig][0][22], 
msto[5][hconfig][0][23], 
msto[5][hconfig][0][24], 
msto[5][hconfig][0][25], 
msto[5][hconfig][0][26], 
msto[5][hconfig][0][27], 
msto[5][hconfig][0][28], 
msto[5][hconfig][0][29], 
msto[5][hconfig][0][2], 
msto[5][hconfig][0][30], 
msto[5][hconfig][0][31], 
msto[5][hconfig][0][3], 
msto[5][hconfig][0][4], 
msto[5][hconfig][0][5], 
msto[5][hconfig][0][6], 
msto[5][hconfig][0][7], 
msto[5][hconfig][0][8], 
msto[5][hconfig][0][9], 
msto[5][hirq][0], 
msto[5][hirq][10], 
msto[5][hirq][11], 
msto[5][hirq][12], 
msto[5][hirq][13], 
msto[5][hirq][14], 
msto[5][hirq][15], 
msto[5][hirq][16], 
msto[5][hirq][17], 
msto[5][hirq][18], 
msto[5][hirq][19], 
msto[5][hirq][1], 
msto[5][hirq][20], 
msto[5][hirq][21], 
msto[5][hirq][22], 
msto[5][hirq][23], 
msto[5][hirq][24], 
msto[5][hirq][25], 
msto[5][hirq][26], 
msto[5][hirq][27], 
msto[5][hirq][28], 
msto[5][hirq][29], 
msto[5][hirq][2], 
msto[5][hirq][30], 
msto[5][hirq][31], 
msto[5][hirq][3], 
msto[5][hirq][4], 
msto[5][hirq][5], 
msto[5][hirq][6], 
msto[5][hirq][7], 
msto[5][hirq][8], 
msto[5][hirq][9], 
msto[5][hlock], 
msto[5][hprot][0], 
msto[5][hprot][1], 
msto[5][hprot][2], 
msto[5][hprot][3], 
msto[5][hsize][0], 
msto[5][hsize][1], 
msto[5][hsize][2], 
msto[5][htrans][0], 
msto[5][htrans][1], 
msto[5][hwdata][0], 
msto[5][hwdata][10], 
msto[5][hwdata][11], 
msto[5][hwdata][12], 
msto[5][hwdata][13], 
msto[5][hwdata][14], 
msto[5][hwdata][15], 
msto[5][hwdata][16], 
msto[5][hwdata][17], 
msto[5][hwdata][18], 
msto[5][hwdata][19], 
msto[5][hwdata][1], 
msto[5][hwdata][20], 
msto[5][hwdata][21], 
msto[5][hwdata][22], 
msto[5][hwdata][23], 
msto[5][hwdata][24], 
msto[5][hwdata][25], 
msto[5][hwdata][26], 
msto[5][hwdata][27], 
msto[5][hwdata][28], 
msto[5][hwdata][29], 
msto[5][hwdata][2], 
msto[5][hwdata][30], 
msto[5][hwdata][31], 
msto[5][hwdata][3], 
msto[5][hwdata][4], 
msto[5][hwdata][5], 
msto[5][hwdata][6], 
msto[5][hwdata][7], 
msto[5][hwdata][8], 
msto[5][hwdata][9], 
msto[5][hwrite], 
msto[6][haddr][0], 
msto[6][haddr][10], 
msto[6][haddr][11], 
msto[6][haddr][12], 
msto[6][haddr][13], 
msto[6][haddr][14], 
msto[6][haddr][15], 
msto[6][haddr][16], 
msto[6][haddr][17], 
msto[6][haddr][18], 
msto[6][haddr][19], 
msto[6][haddr][1], 
msto[6][haddr][20], 
msto[6][haddr][21], 
msto[6][haddr][22], 
msto[6][haddr][23], 
msto[6][haddr][24], 
msto[6][haddr][25], 
msto[6][haddr][26], 
msto[6][haddr][27], 
msto[6][haddr][28], 
msto[6][haddr][29], 
msto[6][haddr][2], 
msto[6][haddr][30], 
msto[6][haddr][31], 
msto[6][haddr][3], 
msto[6][haddr][4], 
msto[6][haddr][5], 
msto[6][haddr][6], 
msto[6][haddr][7], 
msto[6][haddr][8], 
msto[6][haddr][9], 
msto[6][hburst][0], 
msto[6][hburst][1], 
msto[6][hburst][2], 
msto[6][hbusreq], 
msto[6][hconfig][0][0], 
msto[6][hconfig][0][10], 
msto[6][hconfig][0][11], 
msto[6][hconfig][0][12], 
msto[6][hconfig][0][13], 
msto[6][hconfig][0][14], 
msto[6][hconfig][0][15], 
msto[6][hconfig][0][16], 
msto[6][hconfig][0][17], 
msto[6][hconfig][0][18], 
msto[6][hconfig][0][19], 
msto[6][hconfig][0][1], 
msto[6][hconfig][0][20], 
msto[6][hconfig][0][21], 
msto[6][hconfig][0][22], 
msto[6][hconfig][0][23], 
msto[6][hconfig][0][24], 
msto[6][hconfig][0][25], 
msto[6][hconfig][0][26], 
msto[6][hconfig][0][27], 
msto[6][hconfig][0][28], 
msto[6][hconfig][0][29], 
msto[6][hconfig][0][2], 
msto[6][hconfig][0][30], 
msto[6][hconfig][0][31], 
msto[6][hconfig][0][3], 
msto[6][hconfig][0][4], 
msto[6][hconfig][0][5], 
msto[6][hconfig][0][6], 
msto[6][hconfig][0][7], 
msto[6][hconfig][0][8], 
msto[6][hconfig][0][9], 
msto[6][hirq][0], 
msto[6][hirq][10], 
msto[6][hirq][11], 
msto[6][hirq][12], 
msto[6][hirq][13], 
msto[6][hirq][14], 
msto[6][hirq][15], 
msto[6][hirq][16], 
msto[6][hirq][17], 
msto[6][hirq][18], 
msto[6][hirq][19], 
msto[6][hirq][1], 
msto[6][hirq][20], 
msto[6][hirq][21], 
msto[6][hirq][22], 
msto[6][hirq][23], 
msto[6][hirq][24], 
msto[6][hirq][25], 
msto[6][hirq][26], 
msto[6][hirq][27], 
msto[6][hirq][28], 
msto[6][hirq][29], 
msto[6][hirq][2], 
msto[6][hirq][30], 
msto[6][hirq][31], 
msto[6][hirq][3], 
msto[6][hirq][4], 
msto[6][hirq][5], 
msto[6][hirq][6], 
msto[6][hirq][7], 
msto[6][hirq][8], 
msto[6][hirq][9], 
msto[6][hlock], 
msto[6][hprot][0], 
msto[6][hprot][1], 
msto[6][hprot][2], 
msto[6][hprot][3], 
msto[6][hsize][0], 
msto[6][hsize][1], 
msto[6][hsize][2], 
msto[6][htrans][0], 
msto[6][htrans][1], 
msto[6][hwdata][0], 
msto[6][hwdata][10], 
msto[6][hwdata][11], 
msto[6][hwdata][12], 
msto[6][hwdata][13], 
msto[6][hwdata][14], 
msto[6][hwdata][15], 
msto[6][hwdata][16], 
msto[6][hwdata][17], 
msto[6][hwdata][18], 
msto[6][hwdata][19], 
msto[6][hwdata][1], 
msto[6][hwdata][20], 
msto[6][hwdata][21], 
msto[6][hwdata][22], 
msto[6][hwdata][23], 
msto[6][hwdata][24], 
msto[6][hwdata][25], 
msto[6][hwdata][26], 
msto[6][hwdata][27], 
msto[6][hwdata][28], 
msto[6][hwdata][29], 
msto[6][hwdata][2], 
msto[6][hwdata][30], 
msto[6][hwdata][31], 
msto[6][hwdata][3], 
msto[6][hwdata][4], 
msto[6][hwdata][5], 
msto[6][hwdata][6], 
msto[6][hwdata][7], 
msto[6][hwdata][8], 
msto[6][hwdata][9], 
msto[6][hwrite], 
msto[7][haddr][0], 
msto[7][haddr][10], 
msto[7][haddr][11], 
msto[7][haddr][12], 
msto[7][haddr][13], 
msto[7][haddr][14], 
msto[7][haddr][15], 
msto[7][haddr][16], 
msto[7][haddr][17], 
msto[7][haddr][18], 
msto[7][haddr][19], 
msto[7][haddr][1], 
msto[7][haddr][20], 
msto[7][haddr][21], 
msto[7][haddr][22], 
msto[7][haddr][23], 
msto[7][haddr][24], 
msto[7][haddr][25], 
msto[7][haddr][26], 
msto[7][haddr][27], 
msto[7][haddr][28], 
msto[7][haddr][29], 
msto[7][haddr][2], 
msto[7][haddr][30], 
msto[7][haddr][31], 
msto[7][haddr][3], 
msto[7][haddr][4], 
msto[7][haddr][5], 
msto[7][haddr][6], 
msto[7][haddr][7], 
msto[7][haddr][8], 
msto[7][haddr][9], 
msto[7][hburst][0], 
msto[7][hburst][1], 
msto[7][hburst][2], 
msto[7][hbusreq], 
msto[7][hconfig][0][0], 
msto[7][hconfig][0][10], 
msto[7][hconfig][0][11], 
msto[7][hconfig][0][12], 
msto[7][hconfig][0][13], 
msto[7][hconfig][0][14], 
msto[7][hconfig][0][15], 
msto[7][hconfig][0][16], 
msto[7][hconfig][0][17], 
msto[7][hconfig][0][18], 
msto[7][hconfig][0][19], 
msto[7][hconfig][0][1], 
msto[7][hconfig][0][20], 
msto[7][hconfig][0][21], 
msto[7][hconfig][0][22], 
msto[7][hconfig][0][23], 
msto[7][hconfig][0][24], 
msto[7][hconfig][0][25], 
msto[7][hconfig][0][26], 
msto[7][hconfig][0][27], 
msto[7][hconfig][0][28], 
msto[7][hconfig][0][29], 
msto[7][hconfig][0][2], 
msto[7][hconfig][0][30], 
msto[7][hconfig][0][31], 
msto[7][hconfig][0][3], 
msto[7][hconfig][0][4], 
msto[7][hconfig][0][5], 
msto[7][hconfig][0][6], 
msto[7][hconfig][0][7], 
msto[7][hconfig][0][8], 
msto[7][hconfig][0][9], 
msto[7][hlock], 
msto[7][hprot][0], 
msto[7][hprot][1], 
msto[7][hprot][2], 
msto[7][hprot][3], 
msto[7][hsize][0], 
msto[7][hsize][1], 
msto[7][hsize][2], 
msto[7][htrans][0], 
msto[7][htrans][1], 
msto[7][hwdata][0], 
msto[7][hwdata][10], 
msto[7][hwdata][11], 
msto[7][hwdata][12], 
msto[7][hwdata][13], 
msto[7][hwdata][14], 
msto[7][hwdata][15], 
msto[7][hwdata][16], 
msto[7][hwdata][17], 
msto[7][hwdata][18], 
msto[7][hwdata][19], 
msto[7][hwdata][1], 
msto[7][hwdata][20], 
msto[7][hwdata][21], 
msto[7][hwdata][22], 
msto[7][hwdata][23], 
msto[7][hwdata][24], 
msto[7][hwdata][25], 
msto[7][hwdata][26], 
msto[7][hwdata][27], 
msto[7][hwdata][28], 
msto[7][hwdata][29], 
msto[7][hwdata][2], 
msto[7][hwdata][30], 
msto[7][hwdata][31], 
msto[7][hwdata][3], 
msto[7][hwdata][4], 
msto[7][hwdata][5], 
msto[7][hwdata][6], 
msto[7][hwdata][7], 
msto[7][hwdata][8], 
msto[7][hwdata][9], 
msto[7][hwrite], 
rst, 
scanen, 
slvi[haddr][0], 
slvi[haddr][10], 
slvi[haddr][11], 
slvi[haddr][12], 
slvi[haddr][13], 
slvi[haddr][14], 
slvi[haddr][15], 
slvi[haddr][16], 
slvi[haddr][17], 
slvi[haddr][18], 
slvi[haddr][19], 
slvi[haddr][1], 
slvi[haddr][20], 
slvi[haddr][21], 
slvi[haddr][22], 
slvi[haddr][23], 
slvi[haddr][24], 
slvi[haddr][25], 
slvi[haddr][26], 
slvi[haddr][27], 
slvi[haddr][28], 
slvi[haddr][29], 
slvi[haddr][2], 
slvi[haddr][30], 
slvi[haddr][31], 
slvi[haddr][3], 
slvi[haddr][4], 
slvi[haddr][5], 
slvi[haddr][6], 
slvi[haddr][7], 
slvi[haddr][8], 
slvi[haddr][9], 
slvi[hburst][0], 
slvi[hburst][1], 
slvi[hburst][2], 
slvi[hmaster][0], 
slvi[hmaster][1], 
slvi[hmaster][2], 
slvi[hmastlock], 
slvi[hmbsel][0], 
slvi[hmbsel][1], 
slvi[hmbsel][2], 
slvi[hmbsel][3], 
slvi[hprot][0], 
slvi[hprot][1], 
slvi[hprot][2], 
slvi[hprot][3], 
slvi[hsel][0], 
slvi[hsel][1], 
slvi[hsel][2], 
slvi[hsel][3], 
slvi[hsel][4], 
slvi[hsel][5], 
slvi[hsel][6], 
slvi[hsel][7], 
slvi[hsize][0], 
slvi[hsize][1], 
slvi[hsize][2], 
slvi[htrans][0], 
slvi[htrans][1], 
slvi[hwdata][0], 
slvi[hwdata][10], 
slvi[hwdata][11], 
slvi[hwdata][12], 
slvi[hwdata][13], 
slvi[hwdata][14], 
slvi[hwdata][15], 
slvi[hwdata][16], 
slvi[hwdata][17], 
slvi[hwdata][18], 
slvi[hwdata][19], 
slvi[hwdata][1], 
slvi[hwdata][20], 
slvi[hwdata][21], 
slvi[hwdata][22], 
slvi[hwdata][23], 
slvi[hwdata][24], 
slvi[hwdata][25], 
slvi[hwdata][26], 
slvi[hwdata][27], 
slvi[hwdata][28], 
slvi[hwdata][29], 
slvi[hwdata][2], 
slvi[hwdata][30], 
slvi[hwdata][31], 
slvi[hwdata][3], 
slvi[hwdata][4], 
slvi[hwdata][5], 
slvi[hwdata][6], 
slvi[hwdata][7], 
slvi[hwdata][8], 
slvi[hwdata][9], 
slvi[hwrite], 
slvo[0][hconfig][0][0], 
slvo[0][hconfig][0][10], 
slvo[0][hconfig][0][11], 
slvo[0][hconfig][0][12], 
slvo[0][hconfig][0][13], 
slvo[0][hconfig][0][14], 
slvo[0][hconfig][0][15], 
slvo[0][hconfig][0][16], 
slvo[0][hconfig][0][17], 
slvo[0][hconfig][0][18], 
slvo[0][hconfig][0][19], 
slvo[0][hconfig][0][1], 
slvo[0][hconfig][0][20], 
slvo[0][hconfig][0][21], 
slvo[0][hconfig][0][22], 
slvo[0][hconfig][0][23], 
slvo[0][hconfig][0][24], 
slvo[0][hconfig][0][25], 
slvo[0][hconfig][0][26], 
slvo[0][hconfig][0][27], 
slvo[0][hconfig][0][28], 
slvo[0][hconfig][0][29], 
slvo[0][hconfig][0][2], 
slvo[0][hconfig][0][30], 
slvo[0][hconfig][0][31], 
slvo[0][hconfig][0][3], 
slvo[0][hconfig][0][4], 
slvo[0][hconfig][0][5], 
slvo[0][hconfig][0][6], 
slvo[0][hconfig][0][7], 
slvo[0][hconfig][0][8], 
slvo[0][hconfig][0][9], 
slvo[0][hconfig][1][0], 
slvo[0][hconfig][1][10], 
slvo[0][hconfig][1][11], 
slvo[0][hconfig][1][12], 
slvo[0][hconfig][1][13], 
slvo[0][hconfig][1][14], 
slvo[0][hconfig][1][15], 
slvo[0][hconfig][1][16], 
slvo[0][hconfig][1][17], 
slvo[0][hconfig][1][18], 
slvo[0][hconfig][1][19], 
slvo[0][hconfig][1][1], 
slvo[0][hconfig][1][20], 
slvo[0][hconfig][1][21], 
slvo[0][hconfig][1][22], 
slvo[0][hconfig][1][23], 
slvo[0][hconfig][1][24], 
slvo[0][hconfig][1][25], 
slvo[0][hconfig][1][26], 
slvo[0][hconfig][1][27], 
slvo[0][hconfig][1][28], 
slvo[0][hconfig][1][29], 
slvo[0][hconfig][1][2], 
slvo[0][hconfig][1][30], 
slvo[0][hconfig][1][31], 
slvo[0][hconfig][1][3], 
slvo[0][hconfig][1][4], 
slvo[0][hconfig][1][5], 
slvo[0][hconfig][1][6], 
slvo[0][hconfig][1][7], 
slvo[0][hconfig][1][8], 
slvo[0][hconfig][1][9], 
slvo[0][hconfig][2][0], 
slvo[0][hconfig][2][10], 
slvo[0][hconfig][2][11], 
slvo[0][hconfig][2][12], 
slvo[0][hconfig][2][13], 
slvo[0][hconfig][2][14], 
slvo[0][hconfig][2][15], 
slvo[0][hconfig][2][16], 
slvo[0][hconfig][2][17], 
slvo[0][hconfig][2][18], 
slvo[0][hconfig][2][19], 
slvo[0][hconfig][2][1], 
slvo[0][hconfig][2][20], 
slvo[0][hconfig][2][21], 
slvo[0][hconfig][2][22], 
slvo[0][hconfig][2][23], 
slvo[0][hconfig][2][24], 
slvo[0][hconfig][2][25], 
slvo[0][hconfig][2][26], 
slvo[0][hconfig][2][27], 
slvo[0][hconfig][2][28], 
slvo[0][hconfig][2][29], 
slvo[0][hconfig][2][2], 
slvo[0][hconfig][2][30], 
slvo[0][hconfig][2][31], 
slvo[0][hconfig][2][3], 
slvo[0][hconfig][2][4], 
slvo[0][hconfig][2][5], 
slvo[0][hconfig][2][6], 
slvo[0][hconfig][2][7], 
slvo[0][hconfig][2][8], 
slvo[0][hconfig][2][9], 
slvo[0][hconfig][3][0], 
slvo[0][hconfig][3][10], 
slvo[0][hconfig][3][11], 
slvo[0][hconfig][3][12], 
slvo[0][hconfig][3][13], 
slvo[0][hconfig][3][14], 
slvo[0][hconfig][3][15], 
slvo[0][hconfig][3][16], 
slvo[0][hconfig][3][17], 
slvo[0][hconfig][3][18], 
slvo[0][hconfig][3][19], 
slvo[0][hconfig][3][1], 
slvo[0][hconfig][3][20], 
slvo[0][hconfig][3][21], 
slvo[0][hconfig][3][22], 
slvo[0][hconfig][3][23], 
slvo[0][hconfig][3][24], 
slvo[0][hconfig][3][25], 
slvo[0][hconfig][3][26], 
slvo[0][hconfig][3][27], 
slvo[0][hconfig][3][28], 
slvo[0][hconfig][3][29], 
slvo[0][hconfig][3][2], 
slvo[0][hconfig][3][30], 
slvo[0][hconfig][3][31], 
slvo[0][hconfig][3][3], 
slvo[0][hconfig][3][4], 
slvo[0][hconfig][3][5], 
slvo[0][hconfig][3][6], 
slvo[0][hconfig][3][7], 
slvo[0][hconfig][3][8], 
slvo[0][hconfig][3][9], 
slvo[0][hconfig][4][0], 
slvo[0][hconfig][4][10], 
slvo[0][hconfig][4][11], 
slvo[0][hconfig][4][12], 
slvo[0][hconfig][4][13], 
slvo[0][hconfig][4][14], 
slvo[0][hconfig][4][15], 
slvo[0][hconfig][4][16], 
slvo[0][hconfig][4][17], 
slvo[0][hconfig][4][18], 
slvo[0][hconfig][4][19], 
slvo[0][hconfig][4][1], 
slvo[0][hconfig][4][20], 
slvo[0][hconfig][4][21], 
slvo[0][hconfig][4][22], 
slvo[0][hconfig][4][23], 
slvo[0][hconfig][4][24], 
slvo[0][hconfig][4][25], 
slvo[0][hconfig][4][26], 
slvo[0][hconfig][4][27], 
slvo[0][hconfig][4][28], 
slvo[0][hconfig][4][29], 
slvo[0][hconfig][4][2], 
slvo[0][hconfig][4][30], 
slvo[0][hconfig][4][31], 
slvo[0][hconfig][4][3], 
slvo[0][hconfig][4][4], 
slvo[0][hconfig][4][5], 
slvo[0][hconfig][4][6], 
slvo[0][hconfig][4][7], 
slvo[0][hconfig][4][8], 
slvo[0][hconfig][4][9], 
slvo[0][hconfig][5][0], 
slvo[0][hconfig][5][10], 
slvo[0][hconfig][5][11], 
slvo[0][hconfig][5][12], 
slvo[0][hconfig][5][13], 
slvo[0][hconfig][5][14], 
slvo[0][hconfig][5][15], 
slvo[0][hconfig][5][16], 
slvo[0][hconfig][5][17], 
slvo[0][hconfig][5][18], 
slvo[0][hconfig][5][19], 
slvo[0][hconfig][5][1], 
slvo[0][hconfig][5][20], 
slvo[0][hconfig][5][21], 
slvo[0][hconfig][5][22], 
slvo[0][hconfig][5][23], 
slvo[0][hconfig][5][24], 
slvo[0][hconfig][5][25], 
slvo[0][hconfig][5][26], 
slvo[0][hconfig][5][27], 
slvo[0][hconfig][5][28], 
slvo[0][hconfig][5][29], 
slvo[0][hconfig][5][2], 
slvo[0][hconfig][5][30], 
slvo[0][hconfig][5][31], 
slvo[0][hconfig][5][3], 
slvo[0][hconfig][5][4], 
slvo[0][hconfig][5][5], 
slvo[0][hconfig][5][6], 
slvo[0][hconfig][5][7], 
slvo[0][hconfig][5][8], 
slvo[0][hconfig][5][9], 
slvo[0][hconfig][6][0], 
slvo[0][hconfig][6][10], 
slvo[0][hconfig][6][11], 
slvo[0][hconfig][6][12], 
slvo[0][hconfig][6][13], 
slvo[0][hconfig][6][14], 
slvo[0][hconfig][6][15], 
slvo[0][hconfig][6][16], 
slvo[0][hconfig][6][17], 
slvo[0][hconfig][6][18], 
slvo[0][hconfig][6][19], 
slvo[0][hconfig][6][1], 
slvo[0][hconfig][6][20], 
slvo[0][hconfig][6][21], 
slvo[0][hconfig][6][22], 
slvo[0][hconfig][6][23], 
slvo[0][hconfig][6][24], 
slvo[0][hconfig][6][25], 
slvo[0][hconfig][6][26], 
slvo[0][hconfig][6][27], 
slvo[0][hconfig][6][28], 
slvo[0][hconfig][6][29], 
slvo[0][hconfig][6][2], 
slvo[0][hconfig][6][30], 
slvo[0][hconfig][6][31], 
slvo[0][hconfig][6][3], 
slvo[0][hconfig][6][4], 
slvo[0][hconfig][6][5], 
slvo[0][hconfig][6][6], 
slvo[0][hconfig][6][7], 
slvo[0][hconfig][6][8], 
slvo[0][hconfig][6][9], 
slvo[0][hconfig][7][0], 
slvo[0][hconfig][7][10], 
slvo[0][hconfig][7][11], 
slvo[0][hconfig][7][12], 
slvo[0][hconfig][7][13], 
slvo[0][hconfig][7][14], 
slvo[0][hconfig][7][15], 
slvo[0][hconfig][7][16], 
slvo[0][hconfig][7][17], 
slvo[0][hconfig][7][18], 
slvo[0][hconfig][7][19], 
slvo[0][hconfig][7][1], 
slvo[0][hconfig][7][20], 
slvo[0][hconfig][7][21], 
slvo[0][hconfig][7][22], 
slvo[0][hconfig][7][23], 
slvo[0][hconfig][7][24], 
slvo[0][hconfig][7][25], 
slvo[0][hconfig][7][26], 
slvo[0][hconfig][7][27], 
slvo[0][hconfig][7][28], 
slvo[0][hconfig][7][29], 
slvo[0][hconfig][7][2], 
slvo[0][hconfig][7][30], 
slvo[0][hconfig][7][31], 
slvo[0][hconfig][7][3], 
slvo[0][hconfig][7][4], 
slvo[0][hconfig][7][5], 
slvo[0][hconfig][7][6], 
slvo[0][hconfig][7][7], 
slvo[0][hconfig][7][8], 
slvo[0][hconfig][7][9], 
slvo[0][hirq][0], 
slvo[0][hirq][10], 
slvo[0][hirq][11], 
slvo[0][hirq][12], 
slvo[0][hirq][13], 
slvo[0][hirq][14], 
slvo[0][hirq][15], 
slvo[0][hirq][16], 
slvo[0][hirq][17], 
slvo[0][hirq][18], 
slvo[0][hirq][19], 
slvo[0][hirq][1], 
slvo[0][hirq][20], 
slvo[0][hirq][21], 
slvo[0][hirq][22], 
slvo[0][hirq][23], 
slvo[0][hirq][24], 
slvo[0][hirq][25], 
slvo[0][hirq][26], 
slvo[0][hirq][27], 
slvo[0][hirq][28], 
slvo[0][hirq][29], 
slvo[0][hirq][2], 
slvo[0][hirq][30], 
slvo[0][hirq][31], 
slvo[0][hirq][3], 
slvo[0][hirq][4], 
slvo[0][hirq][5], 
slvo[0][hirq][6], 
slvo[0][hirq][7], 
slvo[0][hirq][8], 
slvo[0][hirq][9], 
slvo[0][hrdata][0], 
slvo[0][hrdata][10], 
slvo[0][hrdata][11], 
slvo[0][hrdata][12], 
slvo[0][hrdata][13], 
slvo[0][hrdata][14], 
slvo[0][hrdata][15], 
slvo[0][hrdata][16], 
slvo[0][hrdata][17], 
slvo[0][hrdata][18], 
slvo[0][hrdata][19], 
slvo[0][hrdata][1], 
slvo[0][hrdata][20], 
slvo[0][hrdata][21], 
slvo[0][hrdata][22], 
slvo[0][hrdata][23], 
slvo[0][hrdata][24], 
slvo[0][hrdata][25], 
slvo[0][hrdata][26], 
slvo[0][hrdata][27], 
slvo[0][hrdata][28], 
slvo[0][hrdata][29], 
slvo[0][hrdata][2], 
slvo[0][hrdata][30], 
slvo[0][hrdata][31], 
slvo[0][hrdata][3], 
slvo[0][hrdata][4], 
slvo[0][hrdata][5], 
slvo[0][hrdata][6], 
slvo[0][hrdata][7], 
slvo[0][hrdata][8], 
slvo[0][hrdata][9], 
slvo[0][hready], 
slvo[0][hresp][0], 
slvo[0][hresp][1], 
slvo[1][hconfig][0][0], 
slvo[1][hconfig][0][10], 
slvo[1][hconfig][0][11], 
slvo[1][hconfig][0][12], 
slvo[1][hconfig][0][13], 
slvo[1][hconfig][0][14], 
slvo[1][hconfig][0][15], 
slvo[1][hconfig][0][16], 
slvo[1][hconfig][0][17], 
slvo[1][hconfig][0][18], 
slvo[1][hconfig][0][19], 
slvo[1][hconfig][0][1], 
slvo[1][hconfig][0][20], 
slvo[1][hconfig][0][21], 
slvo[1][hconfig][0][22], 
slvo[1][hconfig][0][23], 
slvo[1][hconfig][0][24], 
slvo[1][hconfig][0][25], 
slvo[1][hconfig][0][26], 
slvo[1][hconfig][0][27], 
slvo[1][hconfig][0][28], 
slvo[1][hconfig][0][29], 
slvo[1][hconfig][0][2], 
slvo[1][hconfig][0][30], 
slvo[1][hconfig][0][31], 
slvo[1][hconfig][0][3], 
slvo[1][hconfig][0][4], 
slvo[1][hconfig][0][5], 
slvo[1][hconfig][0][6], 
slvo[1][hconfig][0][7], 
slvo[1][hconfig][0][8], 
slvo[1][hconfig][0][9], 
slvo[1][hconfig][1][0], 
slvo[1][hconfig][1][10], 
slvo[1][hconfig][1][11], 
slvo[1][hconfig][1][12], 
slvo[1][hconfig][1][13], 
slvo[1][hconfig][1][14], 
slvo[1][hconfig][1][15], 
slvo[1][hconfig][1][16], 
slvo[1][hconfig][1][17], 
slvo[1][hconfig][1][18], 
slvo[1][hconfig][1][19], 
slvo[1][hconfig][1][1], 
slvo[1][hconfig][1][20], 
slvo[1][hconfig][1][21], 
slvo[1][hconfig][1][22], 
slvo[1][hconfig][1][23], 
slvo[1][hconfig][1][24], 
slvo[1][hconfig][1][25], 
slvo[1][hconfig][1][26], 
slvo[1][hconfig][1][27], 
slvo[1][hconfig][1][28], 
slvo[1][hconfig][1][29], 
slvo[1][hconfig][1][2], 
slvo[1][hconfig][1][30], 
slvo[1][hconfig][1][31], 
slvo[1][hconfig][1][3], 
slvo[1][hconfig][1][4], 
slvo[1][hconfig][1][5], 
slvo[1][hconfig][1][6], 
slvo[1][hconfig][1][7], 
slvo[1][hconfig][1][8], 
slvo[1][hconfig][1][9], 
slvo[1][hconfig][2][0], 
slvo[1][hconfig][2][10], 
slvo[1][hconfig][2][11], 
slvo[1][hconfig][2][12], 
slvo[1][hconfig][2][13], 
slvo[1][hconfig][2][14], 
slvo[1][hconfig][2][15], 
slvo[1][hconfig][2][16], 
slvo[1][hconfig][2][17], 
slvo[1][hconfig][2][18], 
slvo[1][hconfig][2][19], 
slvo[1][hconfig][2][1], 
slvo[1][hconfig][2][20], 
slvo[1][hconfig][2][21], 
slvo[1][hconfig][2][22], 
slvo[1][hconfig][2][23], 
slvo[1][hconfig][2][24], 
slvo[1][hconfig][2][25], 
slvo[1][hconfig][2][26], 
slvo[1][hconfig][2][27], 
slvo[1][hconfig][2][28], 
slvo[1][hconfig][2][29], 
slvo[1][hconfig][2][2], 
slvo[1][hconfig][2][30], 
slvo[1][hconfig][2][31], 
slvo[1][hconfig][2][3], 
slvo[1][hconfig][2][4], 
slvo[1][hconfig][2][5], 
slvo[1][hconfig][2][6], 
slvo[1][hconfig][2][7], 
slvo[1][hconfig][2][8], 
slvo[1][hconfig][2][9], 
slvo[1][hconfig][3][0], 
slvo[1][hconfig][3][10], 
slvo[1][hconfig][3][11], 
slvo[1][hconfig][3][12], 
slvo[1][hconfig][3][13], 
slvo[1][hconfig][3][14], 
slvo[1][hconfig][3][15], 
slvo[1][hconfig][3][16], 
slvo[1][hconfig][3][17], 
slvo[1][hconfig][3][18], 
slvo[1][hconfig][3][19], 
slvo[1][hconfig][3][1], 
slvo[1][hconfig][3][20], 
slvo[1][hconfig][3][21], 
slvo[1][hconfig][3][22], 
slvo[1][hconfig][3][23], 
slvo[1][hconfig][3][24], 
slvo[1][hconfig][3][25], 
slvo[1][hconfig][3][26], 
slvo[1][hconfig][3][27], 
slvo[1][hconfig][3][28], 
slvo[1][hconfig][3][29], 
slvo[1][hconfig][3][2], 
slvo[1][hconfig][3][30], 
slvo[1][hconfig][3][31], 
slvo[1][hconfig][3][3], 
slvo[1][hconfig][3][4], 
slvo[1][hconfig][3][5], 
slvo[1][hconfig][3][6], 
slvo[1][hconfig][3][7], 
slvo[1][hconfig][3][8], 
slvo[1][hconfig][3][9], 
slvo[1][hconfig][4][0], 
slvo[1][hconfig][4][10], 
slvo[1][hconfig][4][11], 
slvo[1][hconfig][4][12], 
slvo[1][hconfig][4][13], 
slvo[1][hconfig][4][14], 
slvo[1][hconfig][4][15], 
slvo[1][hconfig][4][16], 
slvo[1][hconfig][4][17], 
slvo[1][hconfig][4][18], 
slvo[1][hconfig][4][19], 
slvo[1][hconfig][4][1], 
slvo[1][hconfig][4][20], 
slvo[1][hconfig][4][21], 
slvo[1][hconfig][4][22], 
slvo[1][hconfig][4][23], 
slvo[1][hconfig][4][24], 
slvo[1][hconfig][4][25], 
slvo[1][hconfig][4][26], 
slvo[1][hconfig][4][27], 
slvo[1][hconfig][4][28], 
slvo[1][hconfig][4][29], 
slvo[1][hconfig][4][2], 
slvo[1][hconfig][4][30], 
slvo[1][hconfig][4][31], 
slvo[1][hconfig][4][3], 
slvo[1][hconfig][4][4], 
slvo[1][hconfig][4][5], 
slvo[1][hconfig][4][6], 
slvo[1][hconfig][4][7], 
slvo[1][hconfig][4][8], 
slvo[1][hconfig][4][9], 
slvo[1][hconfig][5][0], 
slvo[1][hconfig][5][10], 
slvo[1][hconfig][5][11], 
slvo[1][hconfig][5][12], 
slvo[1][hconfig][5][13], 
slvo[1][hconfig][5][14], 
slvo[1][hconfig][5][15], 
slvo[1][hconfig][5][16], 
slvo[1][hconfig][5][17], 
slvo[1][hconfig][5][18], 
slvo[1][hconfig][5][19], 
slvo[1][hconfig][5][1], 
slvo[1][hconfig][5][20], 
slvo[1][hconfig][5][21], 
slvo[1][hconfig][5][22], 
slvo[1][hconfig][5][23], 
slvo[1][hconfig][5][24], 
slvo[1][hconfig][5][25], 
slvo[1][hconfig][5][26], 
slvo[1][hconfig][5][27], 
slvo[1][hconfig][5][28], 
slvo[1][hconfig][5][29], 
slvo[1][hconfig][5][2], 
slvo[1][hconfig][5][30], 
slvo[1][hconfig][5][31], 
slvo[1][hconfig][5][3], 
slvo[1][hconfig][5][4], 
slvo[1][hconfig][5][5], 
slvo[1][hconfig][5][6], 
slvo[1][hconfig][5][7], 
slvo[1][hconfig][5][8], 
slvo[1][hconfig][5][9], 
slvo[1][hconfig][6][0], 
slvo[1][hconfig][6][10], 
slvo[1][hconfig][6][11], 
slvo[1][hconfig][6][12], 
slvo[1][hconfig][6][13], 
slvo[1][hconfig][6][14], 
slvo[1][hconfig][6][15], 
slvo[1][hconfig][6][16], 
slvo[1][hconfig][6][17], 
slvo[1][hconfig][6][18], 
slvo[1][hconfig][6][19], 
slvo[1][hconfig][6][1], 
slvo[1][hconfig][6][20], 
slvo[1][hconfig][6][21], 
slvo[1][hconfig][6][22], 
slvo[1][hconfig][6][23], 
slvo[1][hconfig][6][24], 
slvo[1][hconfig][6][25], 
slvo[1][hconfig][6][26], 
slvo[1][hconfig][6][27], 
slvo[1][hconfig][6][28], 
slvo[1][hconfig][6][29], 
slvo[1][hconfig][6][2], 
slvo[1][hconfig][6][30], 
slvo[1][hconfig][6][31], 
slvo[1][hconfig][6][3], 
slvo[1][hconfig][6][4], 
slvo[1][hconfig][6][5], 
slvo[1][hconfig][6][6], 
slvo[1][hconfig][6][7], 
slvo[1][hconfig][6][8], 
slvo[1][hconfig][6][9], 
slvo[1][hconfig][7][0], 
slvo[1][hconfig][7][10], 
slvo[1][hconfig][7][11], 
slvo[1][hconfig][7][12], 
slvo[1][hconfig][7][13], 
slvo[1][hconfig][7][14], 
slvo[1][hconfig][7][15], 
slvo[1][hconfig][7][16], 
slvo[1][hconfig][7][17], 
slvo[1][hconfig][7][18], 
slvo[1][hconfig][7][19], 
slvo[1][hconfig][7][1], 
slvo[1][hconfig][7][20], 
slvo[1][hconfig][7][21], 
slvo[1][hconfig][7][22], 
slvo[1][hconfig][7][23], 
slvo[1][hconfig][7][24], 
slvo[1][hconfig][7][25], 
slvo[1][hconfig][7][26], 
slvo[1][hconfig][7][27], 
slvo[1][hconfig][7][28], 
slvo[1][hconfig][7][29], 
slvo[1][hconfig][7][2], 
slvo[1][hconfig][7][30], 
slvo[1][hconfig][7][31], 
slvo[1][hconfig][7][3], 
slvo[1][hconfig][7][4], 
slvo[1][hconfig][7][5], 
slvo[1][hconfig][7][6], 
slvo[1][hconfig][7][7], 
slvo[1][hconfig][7][8], 
slvo[1][hconfig][7][9], 
slvo[1][hirq][0], 
slvo[1][hirq][10], 
slvo[1][hirq][11], 
slvo[1][hirq][12], 
slvo[1][hirq][13], 
slvo[1][hirq][14], 
slvo[1][hirq][15], 
slvo[1][hirq][16], 
slvo[1][hirq][17], 
slvo[1][hirq][18], 
slvo[1][hirq][19], 
slvo[1][hirq][1], 
slvo[1][hirq][20], 
slvo[1][hirq][21], 
slvo[1][hirq][22], 
slvo[1][hirq][23], 
slvo[1][hirq][24], 
slvo[1][hirq][25], 
slvo[1][hirq][26], 
slvo[1][hirq][27], 
slvo[1][hirq][28], 
slvo[1][hirq][29], 
slvo[1][hirq][2], 
slvo[1][hirq][30], 
slvo[1][hirq][31], 
slvo[1][hirq][3], 
slvo[1][hirq][4], 
slvo[1][hirq][5], 
slvo[1][hirq][6], 
slvo[1][hirq][7], 
slvo[1][hirq][8], 
slvo[1][hirq][9], 
slvo[1][hrdata][0], 
slvo[1][hrdata][10], 
slvo[1][hrdata][11], 
slvo[1][hrdata][12], 
slvo[1][hrdata][13], 
slvo[1][hrdata][14], 
slvo[1][hrdata][15], 
slvo[1][hrdata][16], 
slvo[1][hrdata][17], 
slvo[1][hrdata][18], 
slvo[1][hrdata][19], 
slvo[1][hrdata][1], 
slvo[1][hrdata][20], 
slvo[1][hrdata][21], 
slvo[1][hrdata][22], 
slvo[1][hrdata][23], 
slvo[1][hrdata][24], 
slvo[1][hrdata][25], 
slvo[1][hrdata][26], 
slvo[1][hrdata][27], 
slvo[1][hrdata][28], 
slvo[1][hrdata][29], 
slvo[1][hrdata][2], 
slvo[1][hrdata][30], 
slvo[1][hrdata][31], 
slvo[1][hrdata][3], 
slvo[1][hrdata][4], 
slvo[1][hrdata][5], 
slvo[1][hrdata][6], 
slvo[1][hrdata][7], 
slvo[1][hrdata][8], 
slvo[1][hrdata][9], 
slvo[1][hready], 
slvo[1][hresp][0], 
slvo[1][hresp][1], 
slvo[2][hconfig][0][0], 
slvo[2][hconfig][0][10], 
slvo[2][hconfig][0][11], 
slvo[2][hconfig][0][12], 
slvo[2][hconfig][0][13], 
slvo[2][hconfig][0][14], 
slvo[2][hconfig][0][15], 
slvo[2][hconfig][0][16], 
slvo[2][hconfig][0][17], 
slvo[2][hconfig][0][18], 
slvo[2][hconfig][0][19], 
slvo[2][hconfig][0][1], 
slvo[2][hconfig][0][20], 
slvo[2][hconfig][0][21], 
slvo[2][hconfig][0][22], 
slvo[2][hconfig][0][23], 
slvo[2][hconfig][0][24], 
slvo[2][hconfig][0][25], 
slvo[2][hconfig][0][26], 
slvo[2][hconfig][0][27], 
slvo[2][hconfig][0][28], 
slvo[2][hconfig][0][29], 
slvo[2][hconfig][0][2], 
slvo[2][hconfig][0][30], 
slvo[2][hconfig][0][31], 
slvo[2][hconfig][0][3], 
slvo[2][hconfig][0][4], 
slvo[2][hconfig][0][5], 
slvo[2][hconfig][0][6], 
slvo[2][hconfig][0][7], 
slvo[2][hconfig][0][8], 
slvo[2][hconfig][0][9], 
slvo[2][hconfig][1][0], 
slvo[2][hconfig][1][10], 
slvo[2][hconfig][1][11], 
slvo[2][hconfig][1][12], 
slvo[2][hconfig][1][13], 
slvo[2][hconfig][1][14], 
slvo[2][hconfig][1][15], 
slvo[2][hconfig][1][16], 
slvo[2][hconfig][1][17], 
slvo[2][hconfig][1][18], 
slvo[2][hconfig][1][19], 
slvo[2][hconfig][1][1], 
slvo[2][hconfig][1][20], 
slvo[2][hconfig][1][21], 
slvo[2][hconfig][1][22], 
slvo[2][hconfig][1][23], 
slvo[2][hconfig][1][24], 
slvo[2][hconfig][1][25], 
slvo[2][hconfig][1][26], 
slvo[2][hconfig][1][27], 
slvo[2][hconfig][1][28], 
slvo[2][hconfig][1][29], 
slvo[2][hconfig][1][2], 
slvo[2][hconfig][1][30], 
slvo[2][hconfig][1][31], 
slvo[2][hconfig][1][3], 
slvo[2][hconfig][1][4], 
slvo[2][hconfig][1][5], 
slvo[2][hconfig][1][6], 
slvo[2][hconfig][1][7], 
slvo[2][hconfig][1][8], 
slvo[2][hconfig][1][9], 
slvo[2][hconfig][2][0], 
slvo[2][hconfig][2][10], 
slvo[2][hconfig][2][11], 
slvo[2][hconfig][2][12], 
slvo[2][hconfig][2][13], 
slvo[2][hconfig][2][14], 
slvo[2][hconfig][2][15], 
slvo[2][hconfig][2][16], 
slvo[2][hconfig][2][17], 
slvo[2][hconfig][2][18], 
slvo[2][hconfig][2][19], 
slvo[2][hconfig][2][1], 
slvo[2][hconfig][2][20], 
slvo[2][hconfig][2][21], 
slvo[2][hconfig][2][22], 
slvo[2][hconfig][2][23], 
slvo[2][hconfig][2][24], 
slvo[2][hconfig][2][25], 
slvo[2][hconfig][2][26], 
slvo[2][hconfig][2][27], 
slvo[2][hconfig][2][28], 
slvo[2][hconfig][2][29], 
slvo[2][hconfig][2][2], 
slvo[2][hconfig][2][30], 
slvo[2][hconfig][2][31], 
slvo[2][hconfig][2][3], 
slvo[2][hconfig][2][4], 
slvo[2][hconfig][2][5], 
slvo[2][hconfig][2][6], 
slvo[2][hconfig][2][7], 
slvo[2][hconfig][2][8], 
slvo[2][hconfig][2][9], 
slvo[2][hconfig][3][0], 
slvo[2][hconfig][3][10], 
slvo[2][hconfig][3][11], 
slvo[2][hconfig][3][12], 
slvo[2][hconfig][3][13], 
slvo[2][hconfig][3][14], 
slvo[2][hconfig][3][15], 
slvo[2][hconfig][3][16], 
slvo[2][hconfig][3][17], 
slvo[2][hconfig][3][18], 
slvo[2][hconfig][3][19], 
slvo[2][hconfig][3][1], 
slvo[2][hconfig][3][20], 
slvo[2][hconfig][3][21], 
slvo[2][hconfig][3][22], 
slvo[2][hconfig][3][23], 
slvo[2][hconfig][3][24], 
slvo[2][hconfig][3][25], 
slvo[2][hconfig][3][26], 
slvo[2][hconfig][3][27], 
slvo[2][hconfig][3][28], 
slvo[2][hconfig][3][29], 
slvo[2][hconfig][3][2], 
slvo[2][hconfig][3][30], 
slvo[2][hconfig][3][31], 
slvo[2][hconfig][3][3], 
slvo[2][hconfig][3][4], 
slvo[2][hconfig][3][5], 
slvo[2][hconfig][3][6], 
slvo[2][hconfig][3][7], 
slvo[2][hconfig][3][8], 
slvo[2][hconfig][3][9], 
slvo[2][hconfig][4][0], 
slvo[2][hconfig][4][10], 
slvo[2][hconfig][4][11], 
slvo[2][hconfig][4][12], 
slvo[2][hconfig][4][13], 
slvo[2][hconfig][4][14], 
slvo[2][hconfig][4][15], 
slvo[2][hconfig][4][16], 
slvo[2][hconfig][4][17], 
slvo[2][hconfig][4][18], 
slvo[2][hconfig][4][19], 
slvo[2][hconfig][4][1], 
slvo[2][hconfig][4][20], 
slvo[2][hconfig][4][21], 
slvo[2][hconfig][4][22], 
slvo[2][hconfig][4][23], 
slvo[2][hconfig][4][24], 
slvo[2][hconfig][4][25], 
slvo[2][hconfig][4][26], 
slvo[2][hconfig][4][27], 
slvo[2][hconfig][4][28], 
slvo[2][hconfig][4][29], 
slvo[2][hconfig][4][2], 
slvo[2][hconfig][4][30], 
slvo[2][hconfig][4][31], 
slvo[2][hconfig][4][3], 
slvo[2][hconfig][4][4], 
slvo[2][hconfig][4][5], 
slvo[2][hconfig][4][6], 
slvo[2][hconfig][4][7], 
slvo[2][hconfig][4][8], 
slvo[2][hconfig][4][9], 
slvo[2][hconfig][5][0], 
slvo[2][hconfig][5][10], 
slvo[2][hconfig][5][11], 
slvo[2][hconfig][5][12], 
slvo[2][hconfig][5][13], 
slvo[2][hconfig][5][14], 
slvo[2][hconfig][5][15], 
slvo[2][hconfig][5][16], 
slvo[2][hconfig][5][17], 
slvo[2][hconfig][5][18], 
slvo[2][hconfig][5][19], 
slvo[2][hconfig][5][1], 
slvo[2][hconfig][5][20], 
slvo[2][hconfig][5][21], 
slvo[2][hconfig][5][22], 
slvo[2][hconfig][5][23], 
slvo[2][hconfig][5][24], 
slvo[2][hconfig][5][25], 
slvo[2][hconfig][5][26], 
slvo[2][hconfig][5][27], 
slvo[2][hconfig][5][28], 
slvo[2][hconfig][5][29], 
slvo[2][hconfig][5][2], 
slvo[2][hconfig][5][30], 
slvo[2][hconfig][5][31], 
slvo[2][hconfig][5][3], 
slvo[2][hconfig][5][4], 
slvo[2][hconfig][5][5], 
slvo[2][hconfig][5][6], 
slvo[2][hconfig][5][7], 
slvo[2][hconfig][5][8], 
slvo[2][hconfig][5][9], 
slvo[2][hconfig][6][0], 
slvo[2][hconfig][6][10], 
slvo[2][hconfig][6][11], 
slvo[2][hconfig][6][12], 
slvo[2][hconfig][6][13], 
slvo[2][hconfig][6][14], 
slvo[2][hconfig][6][15], 
slvo[2][hconfig][6][16], 
slvo[2][hconfig][6][17], 
slvo[2][hconfig][6][18], 
slvo[2][hconfig][6][19], 
slvo[2][hconfig][6][1], 
slvo[2][hconfig][6][20], 
slvo[2][hconfig][6][21], 
slvo[2][hconfig][6][22], 
slvo[2][hconfig][6][23], 
slvo[2][hconfig][6][24], 
slvo[2][hconfig][6][25], 
slvo[2][hconfig][6][26], 
slvo[2][hconfig][6][27], 
slvo[2][hconfig][6][28], 
slvo[2][hconfig][6][29], 
slvo[2][hconfig][6][2], 
slvo[2][hconfig][6][30], 
slvo[2][hconfig][6][31], 
slvo[2][hconfig][6][3], 
slvo[2][hconfig][6][4], 
slvo[2][hconfig][6][5], 
slvo[2][hconfig][6][6], 
slvo[2][hconfig][6][7], 
slvo[2][hconfig][6][8], 
slvo[2][hconfig][6][9], 
slvo[2][hconfig][7][0], 
slvo[2][hconfig][7][10], 
slvo[2][hconfig][7][11], 
slvo[2][hconfig][7][12], 
slvo[2][hconfig][7][13], 
slvo[2][hconfig][7][14], 
slvo[2][hconfig][7][15], 
slvo[2][hconfig][7][16], 
slvo[2][hconfig][7][17], 
slvo[2][hconfig][7][18], 
slvo[2][hconfig][7][19], 
slvo[2][hconfig][7][1], 
slvo[2][hconfig][7][20], 
slvo[2][hconfig][7][21], 
slvo[2][hconfig][7][22], 
slvo[2][hconfig][7][23], 
slvo[2][hconfig][7][24], 
slvo[2][hconfig][7][25], 
slvo[2][hconfig][7][26], 
slvo[2][hconfig][7][27], 
slvo[2][hconfig][7][28], 
slvo[2][hconfig][7][29], 
slvo[2][hconfig][7][2], 
slvo[2][hconfig][7][30], 
slvo[2][hconfig][7][31], 
slvo[2][hconfig][7][3], 
slvo[2][hconfig][7][4], 
slvo[2][hconfig][7][5], 
slvo[2][hconfig][7][6], 
slvo[2][hconfig][7][7], 
slvo[2][hconfig][7][8], 
slvo[2][hconfig][7][9], 
slvo[2][hirq][0], 
slvo[2][hirq][10], 
slvo[2][hirq][11], 
slvo[2][hirq][12], 
slvo[2][hirq][13], 
slvo[2][hirq][14], 
slvo[2][hirq][15], 
slvo[2][hirq][16], 
slvo[2][hirq][17], 
slvo[2][hirq][18], 
slvo[2][hirq][19], 
slvo[2][hirq][1], 
slvo[2][hirq][20], 
slvo[2][hirq][21], 
slvo[2][hirq][22], 
slvo[2][hirq][23], 
slvo[2][hirq][24], 
slvo[2][hirq][25], 
slvo[2][hirq][26], 
slvo[2][hirq][27], 
slvo[2][hirq][28], 
slvo[2][hirq][29], 
slvo[2][hirq][2], 
slvo[2][hirq][30], 
slvo[2][hirq][31], 
slvo[2][hirq][3], 
slvo[2][hirq][4], 
slvo[2][hirq][5], 
slvo[2][hirq][6], 
slvo[2][hirq][7], 
slvo[2][hirq][8], 
slvo[2][hirq][9], 
slvo[2][hrdata][0], 
slvo[2][hrdata][10], 
slvo[2][hrdata][11], 
slvo[2][hrdata][12], 
slvo[2][hrdata][13], 
slvo[2][hrdata][14], 
slvo[2][hrdata][15], 
slvo[2][hrdata][16], 
slvo[2][hrdata][17], 
slvo[2][hrdata][18], 
slvo[2][hrdata][19], 
slvo[2][hrdata][1], 
slvo[2][hrdata][20], 
slvo[2][hrdata][21], 
slvo[2][hrdata][22], 
slvo[2][hrdata][23], 
slvo[2][hrdata][24], 
slvo[2][hrdata][25], 
slvo[2][hrdata][26], 
slvo[2][hrdata][27], 
slvo[2][hrdata][28], 
slvo[2][hrdata][29], 
slvo[2][hrdata][2], 
slvo[2][hrdata][30], 
slvo[2][hrdata][31], 
slvo[2][hrdata][3], 
slvo[2][hrdata][4], 
slvo[2][hrdata][5], 
slvo[2][hrdata][6], 
slvo[2][hrdata][7], 
slvo[2][hrdata][8], 
slvo[2][hrdata][9], 
slvo[2][hready], 
slvo[2][hresp][0], 
slvo[2][hresp][1], 
slvo[3][hconfig][0][0], 
slvo[3][hconfig][0][10], 
slvo[3][hconfig][0][11], 
slvo[3][hconfig][0][12], 
slvo[3][hconfig][0][13], 
slvo[3][hconfig][0][14], 
slvo[3][hconfig][0][15], 
slvo[3][hconfig][0][16], 
slvo[3][hconfig][0][17], 
slvo[3][hconfig][0][18], 
slvo[3][hconfig][0][19], 
slvo[3][hconfig][0][1], 
slvo[3][hconfig][0][20], 
slvo[3][hconfig][0][21], 
slvo[3][hconfig][0][22], 
slvo[3][hconfig][0][23], 
slvo[3][hconfig][0][24], 
slvo[3][hconfig][0][25], 
slvo[3][hconfig][0][26], 
slvo[3][hconfig][0][27], 
slvo[3][hconfig][0][28], 
slvo[3][hconfig][0][29], 
slvo[3][hconfig][0][2], 
slvo[3][hconfig][0][30], 
slvo[3][hconfig][0][31], 
slvo[3][hconfig][0][3], 
slvo[3][hconfig][0][4], 
slvo[3][hconfig][0][5], 
slvo[3][hconfig][0][6], 
slvo[3][hconfig][0][7], 
slvo[3][hconfig][0][8], 
slvo[3][hconfig][0][9], 
slvo[3][hconfig][1][0], 
slvo[3][hconfig][1][10], 
slvo[3][hconfig][1][11], 
slvo[3][hconfig][1][12], 
slvo[3][hconfig][1][13], 
slvo[3][hconfig][1][14], 
slvo[3][hconfig][1][15], 
slvo[3][hconfig][1][16], 
slvo[3][hconfig][1][17], 
slvo[3][hconfig][1][18], 
slvo[3][hconfig][1][19], 
slvo[3][hconfig][1][1], 
slvo[3][hconfig][1][20], 
slvo[3][hconfig][1][21], 
slvo[3][hconfig][1][22], 
slvo[3][hconfig][1][23], 
slvo[3][hconfig][1][24], 
slvo[3][hconfig][1][25], 
slvo[3][hconfig][1][26], 
slvo[3][hconfig][1][27], 
slvo[3][hconfig][1][28], 
slvo[3][hconfig][1][29], 
slvo[3][hconfig][1][2], 
slvo[3][hconfig][1][30], 
slvo[3][hconfig][1][31], 
slvo[3][hconfig][1][3], 
slvo[3][hconfig][1][4], 
slvo[3][hconfig][1][5], 
slvo[3][hconfig][1][6], 
slvo[3][hconfig][1][7], 
slvo[3][hconfig][1][8], 
slvo[3][hconfig][1][9], 
slvo[3][hconfig][2][0], 
slvo[3][hconfig][2][10], 
slvo[3][hconfig][2][11], 
slvo[3][hconfig][2][12], 
slvo[3][hconfig][2][13], 
slvo[3][hconfig][2][14], 
slvo[3][hconfig][2][15], 
slvo[3][hconfig][2][16], 
slvo[3][hconfig][2][17], 
slvo[3][hconfig][2][18], 
slvo[3][hconfig][2][19], 
slvo[3][hconfig][2][1], 
slvo[3][hconfig][2][20], 
slvo[3][hconfig][2][21], 
slvo[3][hconfig][2][22], 
slvo[3][hconfig][2][23], 
slvo[3][hconfig][2][24], 
slvo[3][hconfig][2][25], 
slvo[3][hconfig][2][26], 
slvo[3][hconfig][2][27], 
slvo[3][hconfig][2][28], 
slvo[3][hconfig][2][29], 
slvo[3][hconfig][2][2], 
slvo[3][hconfig][2][30], 
slvo[3][hconfig][2][31], 
slvo[3][hconfig][2][3], 
slvo[3][hconfig][2][4], 
slvo[3][hconfig][2][5], 
slvo[3][hconfig][2][6], 
slvo[3][hconfig][2][7], 
slvo[3][hconfig][2][8], 
slvo[3][hconfig][2][9], 
slvo[3][hconfig][3][0], 
slvo[3][hconfig][3][10], 
slvo[3][hconfig][3][11], 
slvo[3][hconfig][3][12], 
slvo[3][hconfig][3][13], 
slvo[3][hconfig][3][14], 
slvo[3][hconfig][3][15], 
slvo[3][hconfig][3][16], 
slvo[3][hconfig][3][17], 
slvo[3][hconfig][3][18], 
slvo[3][hconfig][3][19], 
slvo[3][hconfig][3][1], 
slvo[3][hconfig][3][20], 
slvo[3][hconfig][3][21], 
slvo[3][hconfig][3][22], 
slvo[3][hconfig][3][23], 
slvo[3][hconfig][3][24], 
slvo[3][hconfig][3][25], 
slvo[3][hconfig][3][26], 
slvo[3][hconfig][3][27], 
slvo[3][hconfig][3][28], 
slvo[3][hconfig][3][29], 
slvo[3][hconfig][3][2], 
slvo[3][hconfig][3][30], 
slvo[3][hconfig][3][31], 
slvo[3][hconfig][3][3], 
slvo[3][hconfig][3][4], 
slvo[3][hconfig][3][5], 
slvo[3][hconfig][3][6], 
slvo[3][hconfig][3][7], 
slvo[3][hconfig][3][8], 
slvo[3][hconfig][3][9], 
slvo[3][hconfig][4][0], 
slvo[3][hconfig][4][10], 
slvo[3][hconfig][4][11], 
slvo[3][hconfig][4][12], 
slvo[3][hconfig][4][13], 
slvo[3][hconfig][4][14], 
slvo[3][hconfig][4][15], 
slvo[3][hconfig][4][16], 
slvo[3][hconfig][4][17], 
slvo[3][hconfig][4][18], 
slvo[3][hconfig][4][19], 
slvo[3][hconfig][4][1], 
slvo[3][hconfig][4][20], 
slvo[3][hconfig][4][21], 
slvo[3][hconfig][4][22], 
slvo[3][hconfig][4][23], 
slvo[3][hconfig][4][24], 
slvo[3][hconfig][4][25], 
slvo[3][hconfig][4][26], 
slvo[3][hconfig][4][27], 
slvo[3][hconfig][4][28], 
slvo[3][hconfig][4][29], 
slvo[3][hconfig][4][2], 
slvo[3][hconfig][4][30], 
slvo[3][hconfig][4][31], 
slvo[3][hconfig][4][3], 
slvo[3][hconfig][4][4], 
slvo[3][hconfig][4][5], 
slvo[3][hconfig][4][6], 
slvo[3][hconfig][4][7], 
slvo[3][hconfig][4][8], 
slvo[3][hconfig][4][9], 
slvo[3][hconfig][5][0], 
slvo[3][hconfig][5][10], 
slvo[3][hconfig][5][11], 
slvo[3][hconfig][5][12], 
slvo[3][hconfig][5][13], 
slvo[3][hconfig][5][14], 
slvo[3][hconfig][5][15], 
slvo[3][hconfig][5][16], 
slvo[3][hconfig][5][17], 
slvo[3][hconfig][5][18], 
slvo[3][hconfig][5][19], 
slvo[3][hconfig][5][1], 
slvo[3][hconfig][5][20], 
slvo[3][hconfig][5][21], 
slvo[3][hconfig][5][22], 
slvo[3][hconfig][5][23], 
slvo[3][hconfig][5][24], 
slvo[3][hconfig][5][25], 
slvo[3][hconfig][5][26], 
slvo[3][hconfig][5][27], 
slvo[3][hconfig][5][28], 
slvo[3][hconfig][5][29], 
slvo[3][hconfig][5][2], 
slvo[3][hconfig][5][30], 
slvo[3][hconfig][5][31], 
slvo[3][hconfig][5][3], 
slvo[3][hconfig][5][4], 
slvo[3][hconfig][5][5], 
slvo[3][hconfig][5][6], 
slvo[3][hconfig][5][7], 
slvo[3][hconfig][5][8], 
slvo[3][hconfig][5][9], 
slvo[3][hconfig][6][0], 
slvo[3][hconfig][6][10], 
slvo[3][hconfig][6][11], 
slvo[3][hconfig][6][12], 
slvo[3][hconfig][6][13], 
slvo[3][hconfig][6][14], 
slvo[3][hconfig][6][15], 
slvo[3][hconfig][6][16], 
slvo[3][hconfig][6][17], 
slvo[3][hconfig][6][18], 
slvo[3][hconfig][6][19], 
slvo[3][hconfig][6][1], 
slvo[3][hconfig][6][20], 
slvo[3][hconfig][6][21], 
slvo[3][hconfig][6][22], 
slvo[3][hconfig][6][23], 
slvo[3][hconfig][6][24], 
slvo[3][hconfig][6][25], 
slvo[3][hconfig][6][26], 
slvo[3][hconfig][6][27], 
slvo[3][hconfig][6][28], 
slvo[3][hconfig][6][29], 
slvo[3][hconfig][6][2], 
slvo[3][hconfig][6][30], 
slvo[3][hconfig][6][31], 
slvo[3][hconfig][6][3], 
slvo[3][hconfig][6][4], 
slvo[3][hconfig][6][5], 
slvo[3][hconfig][6][6], 
slvo[3][hconfig][6][7], 
slvo[3][hconfig][6][8], 
slvo[3][hconfig][6][9], 
slvo[3][hconfig][7][0], 
slvo[3][hconfig][7][10], 
slvo[3][hconfig][7][11], 
slvo[3][hconfig][7][12], 
slvo[3][hconfig][7][13], 
slvo[3][hconfig][7][14], 
slvo[3][hconfig][7][15], 
slvo[3][hconfig][7][16], 
slvo[3][hconfig][7][17], 
slvo[3][hconfig][7][18], 
slvo[3][hconfig][7][19], 
slvo[3][hconfig][7][1], 
slvo[3][hconfig][7][20], 
slvo[3][hconfig][7][21], 
slvo[3][hconfig][7][22], 
slvo[3][hconfig][7][23], 
slvo[3][hconfig][7][24], 
slvo[3][hconfig][7][25], 
slvo[3][hconfig][7][26], 
slvo[3][hconfig][7][27], 
slvo[3][hconfig][7][28], 
slvo[3][hconfig][7][29], 
slvo[3][hconfig][7][2], 
slvo[3][hconfig][7][30], 
slvo[3][hconfig][7][31], 
slvo[3][hconfig][7][3], 
slvo[3][hconfig][7][4], 
slvo[3][hconfig][7][5], 
slvo[3][hconfig][7][6], 
slvo[3][hconfig][7][7], 
slvo[3][hconfig][7][8], 
slvo[3][hconfig][7][9], 
slvo[3][hirq][0], 
slvo[3][hirq][10], 
slvo[3][hirq][11], 
slvo[3][hirq][12], 
slvo[3][hirq][13], 
slvo[3][hirq][14], 
slvo[3][hirq][15], 
slvo[3][hirq][16], 
slvo[3][hirq][17], 
slvo[3][hirq][18], 
slvo[3][hirq][19], 
slvo[3][hirq][1], 
slvo[3][hirq][20], 
slvo[3][hirq][21], 
slvo[3][hirq][22], 
slvo[3][hirq][23], 
slvo[3][hirq][24], 
slvo[3][hirq][25], 
slvo[3][hirq][26], 
slvo[3][hirq][27], 
slvo[3][hirq][28], 
slvo[3][hirq][29], 
slvo[3][hirq][2], 
slvo[3][hirq][30], 
slvo[3][hirq][31], 
slvo[3][hirq][3], 
slvo[3][hirq][4], 
slvo[3][hirq][5], 
slvo[3][hirq][6], 
slvo[3][hirq][7], 
slvo[3][hirq][8], 
slvo[3][hirq][9], 
slvo[3][hrdata][0], 
slvo[3][hrdata][10], 
slvo[3][hrdata][11], 
slvo[3][hrdata][12], 
slvo[3][hrdata][13], 
slvo[3][hrdata][14], 
slvo[3][hrdata][15], 
slvo[3][hrdata][16], 
slvo[3][hrdata][17], 
slvo[3][hrdata][18], 
slvo[3][hrdata][19], 
slvo[3][hrdata][1], 
slvo[3][hrdata][20], 
slvo[3][hrdata][21], 
slvo[3][hrdata][22], 
slvo[3][hrdata][23], 
slvo[3][hrdata][24], 
slvo[3][hrdata][25], 
slvo[3][hrdata][26], 
slvo[3][hrdata][27], 
slvo[3][hrdata][28], 
slvo[3][hrdata][29], 
slvo[3][hrdata][2], 
slvo[3][hrdata][30], 
slvo[3][hrdata][31], 
slvo[3][hrdata][3], 
slvo[3][hrdata][4], 
slvo[3][hrdata][5], 
slvo[3][hrdata][6], 
slvo[3][hrdata][7], 
slvo[3][hrdata][8], 
slvo[3][hrdata][9], 
slvo[3][hready], 
slvo[3][hresp][0], 
slvo[3][hresp][1], 
slvo[4][hconfig][0][0], 
slvo[4][hconfig][0][10], 
slvo[4][hconfig][0][11], 
slvo[4][hconfig][0][12], 
slvo[4][hconfig][0][13], 
slvo[4][hconfig][0][14], 
slvo[4][hconfig][0][15], 
slvo[4][hconfig][0][16], 
slvo[4][hconfig][0][17], 
slvo[4][hconfig][0][18], 
slvo[4][hconfig][0][19], 
slvo[4][hconfig][0][1], 
slvo[4][hconfig][0][20], 
slvo[4][hconfig][0][21], 
slvo[4][hconfig][0][22], 
slvo[4][hconfig][0][23], 
slvo[4][hconfig][0][24], 
slvo[4][hconfig][0][25], 
slvo[4][hconfig][0][26], 
slvo[4][hconfig][0][27], 
slvo[4][hconfig][0][28], 
slvo[4][hconfig][0][29], 
slvo[4][hconfig][0][2], 
slvo[4][hconfig][0][30], 
slvo[4][hconfig][0][31], 
slvo[4][hconfig][0][3], 
slvo[4][hconfig][0][4], 
slvo[4][hconfig][0][5], 
slvo[4][hconfig][0][6], 
slvo[4][hconfig][0][7], 
slvo[4][hconfig][0][8], 
slvo[4][hconfig][0][9], 
slvo[4][hconfig][1][0], 
slvo[4][hconfig][1][10], 
slvo[4][hconfig][1][11], 
slvo[4][hconfig][1][12], 
slvo[4][hconfig][1][13], 
slvo[4][hconfig][1][14], 
slvo[4][hconfig][1][15], 
slvo[4][hconfig][1][16], 
slvo[4][hconfig][1][17], 
slvo[4][hconfig][1][18], 
slvo[4][hconfig][1][19], 
slvo[4][hconfig][1][1], 
slvo[4][hconfig][1][20], 
slvo[4][hconfig][1][21], 
slvo[4][hconfig][1][22], 
slvo[4][hconfig][1][23], 
slvo[4][hconfig][1][24], 
slvo[4][hconfig][1][25], 
slvo[4][hconfig][1][26], 
slvo[4][hconfig][1][27], 
slvo[4][hconfig][1][28], 
slvo[4][hconfig][1][29], 
slvo[4][hconfig][1][2], 
slvo[4][hconfig][1][30], 
slvo[4][hconfig][1][31], 
slvo[4][hconfig][1][3], 
slvo[4][hconfig][1][4], 
slvo[4][hconfig][1][5], 
slvo[4][hconfig][1][6], 
slvo[4][hconfig][1][7], 
slvo[4][hconfig][1][8], 
slvo[4][hconfig][1][9], 
slvo[4][hconfig][2][0], 
slvo[4][hconfig][2][10], 
slvo[4][hconfig][2][11], 
slvo[4][hconfig][2][12], 
slvo[4][hconfig][2][13], 
slvo[4][hconfig][2][14], 
slvo[4][hconfig][2][15], 
slvo[4][hconfig][2][16], 
slvo[4][hconfig][2][17], 
slvo[4][hconfig][2][18], 
slvo[4][hconfig][2][19], 
slvo[4][hconfig][2][1], 
slvo[4][hconfig][2][20], 
slvo[4][hconfig][2][21], 
slvo[4][hconfig][2][22], 
slvo[4][hconfig][2][23], 
slvo[4][hconfig][2][24], 
slvo[4][hconfig][2][25], 
slvo[4][hconfig][2][26], 
slvo[4][hconfig][2][27], 
slvo[4][hconfig][2][28], 
slvo[4][hconfig][2][29], 
slvo[4][hconfig][2][2], 
slvo[4][hconfig][2][30], 
slvo[4][hconfig][2][31], 
slvo[4][hconfig][2][3], 
slvo[4][hconfig][2][4], 
slvo[4][hconfig][2][5], 
slvo[4][hconfig][2][6], 
slvo[4][hconfig][2][7], 
slvo[4][hconfig][2][8], 
slvo[4][hconfig][2][9], 
slvo[4][hconfig][3][0], 
slvo[4][hconfig][3][10], 
slvo[4][hconfig][3][11], 
slvo[4][hconfig][3][12], 
slvo[4][hconfig][3][13], 
slvo[4][hconfig][3][14], 
slvo[4][hconfig][3][15], 
slvo[4][hconfig][3][16], 
slvo[4][hconfig][3][17], 
slvo[4][hconfig][3][18], 
slvo[4][hconfig][3][19], 
slvo[4][hconfig][3][1], 
slvo[4][hconfig][3][20], 
slvo[4][hconfig][3][21], 
slvo[4][hconfig][3][22], 
slvo[4][hconfig][3][23], 
slvo[4][hconfig][3][24], 
slvo[4][hconfig][3][25], 
slvo[4][hconfig][3][26], 
slvo[4][hconfig][3][27], 
slvo[4][hconfig][3][28], 
slvo[4][hconfig][3][29], 
slvo[4][hconfig][3][2], 
slvo[4][hconfig][3][30], 
slvo[4][hconfig][3][31], 
slvo[4][hconfig][3][3], 
slvo[4][hconfig][3][4], 
slvo[4][hconfig][3][5], 
slvo[4][hconfig][3][6], 
slvo[4][hconfig][3][7], 
slvo[4][hconfig][3][8], 
slvo[4][hconfig][3][9], 
slvo[4][hconfig][4][0], 
slvo[4][hconfig][4][10], 
slvo[4][hconfig][4][11], 
slvo[4][hconfig][4][12], 
slvo[4][hconfig][4][13], 
slvo[4][hconfig][4][14], 
slvo[4][hconfig][4][15], 
slvo[4][hconfig][4][16], 
slvo[4][hconfig][4][17], 
slvo[4][hconfig][4][18], 
slvo[4][hconfig][4][19], 
slvo[4][hconfig][4][1], 
slvo[4][hconfig][4][20], 
slvo[4][hconfig][4][21], 
slvo[4][hconfig][4][22], 
slvo[4][hconfig][4][23], 
slvo[4][hconfig][4][24], 
slvo[4][hconfig][4][25], 
slvo[4][hconfig][4][26], 
slvo[4][hconfig][4][27], 
slvo[4][hconfig][4][28], 
slvo[4][hconfig][4][29], 
slvo[4][hconfig][4][2], 
slvo[4][hconfig][4][30], 
slvo[4][hconfig][4][31], 
slvo[4][hconfig][4][3], 
slvo[4][hconfig][4][4], 
slvo[4][hconfig][4][5], 
slvo[4][hconfig][4][6], 
slvo[4][hconfig][4][7], 
slvo[4][hconfig][4][8], 
slvo[4][hconfig][4][9], 
slvo[4][hconfig][5][0], 
slvo[4][hconfig][5][10], 
slvo[4][hconfig][5][11], 
slvo[4][hconfig][5][12], 
slvo[4][hconfig][5][13], 
slvo[4][hconfig][5][14], 
slvo[4][hconfig][5][15], 
slvo[4][hconfig][5][16], 
slvo[4][hconfig][5][17], 
slvo[4][hconfig][5][18], 
slvo[4][hconfig][5][19], 
slvo[4][hconfig][5][1], 
slvo[4][hconfig][5][20], 
slvo[4][hconfig][5][21], 
slvo[4][hconfig][5][22], 
slvo[4][hconfig][5][23], 
slvo[4][hconfig][5][24], 
slvo[4][hconfig][5][25], 
slvo[4][hconfig][5][26], 
slvo[4][hconfig][5][27], 
slvo[4][hconfig][5][28], 
slvo[4][hconfig][5][29], 
slvo[4][hconfig][5][2], 
slvo[4][hconfig][5][30], 
slvo[4][hconfig][5][31], 
slvo[4][hconfig][5][3], 
slvo[4][hconfig][5][4], 
slvo[4][hconfig][5][5], 
slvo[4][hconfig][5][6], 
slvo[4][hconfig][5][7], 
slvo[4][hconfig][5][8], 
slvo[4][hconfig][5][9], 
slvo[4][hconfig][6][0], 
slvo[4][hconfig][6][10], 
slvo[4][hconfig][6][11], 
slvo[4][hconfig][6][12], 
slvo[4][hconfig][6][13], 
slvo[4][hconfig][6][14], 
slvo[4][hconfig][6][15], 
slvo[4][hconfig][6][16], 
slvo[4][hconfig][6][17], 
slvo[4][hconfig][6][18], 
slvo[4][hconfig][6][19], 
slvo[4][hconfig][6][1], 
slvo[4][hconfig][6][20], 
slvo[4][hconfig][6][21], 
slvo[4][hconfig][6][22], 
slvo[4][hconfig][6][23], 
slvo[4][hconfig][6][24], 
slvo[4][hconfig][6][25], 
slvo[4][hconfig][6][26], 
slvo[4][hconfig][6][27], 
slvo[4][hconfig][6][28], 
slvo[4][hconfig][6][29], 
slvo[4][hconfig][6][2], 
slvo[4][hconfig][6][30], 
slvo[4][hconfig][6][31], 
slvo[4][hconfig][6][3], 
slvo[4][hconfig][6][4], 
slvo[4][hconfig][6][5], 
slvo[4][hconfig][6][6], 
slvo[4][hconfig][6][7], 
slvo[4][hconfig][6][8], 
slvo[4][hconfig][6][9], 
slvo[4][hconfig][7][0], 
slvo[4][hconfig][7][10], 
slvo[4][hconfig][7][11], 
slvo[4][hconfig][7][12], 
slvo[4][hconfig][7][13], 
slvo[4][hconfig][7][14], 
slvo[4][hconfig][7][15], 
slvo[4][hconfig][7][16], 
slvo[4][hconfig][7][17], 
slvo[4][hconfig][7][18], 
slvo[4][hconfig][7][19], 
slvo[4][hconfig][7][1], 
slvo[4][hconfig][7][20], 
slvo[4][hconfig][7][21], 
slvo[4][hconfig][7][22], 
slvo[4][hconfig][7][23], 
slvo[4][hconfig][7][24], 
slvo[4][hconfig][7][25], 
slvo[4][hconfig][7][26], 
slvo[4][hconfig][7][27], 
slvo[4][hconfig][7][28], 
slvo[4][hconfig][7][29], 
slvo[4][hconfig][7][2], 
slvo[4][hconfig][7][30], 
slvo[4][hconfig][7][31], 
slvo[4][hconfig][7][3], 
slvo[4][hconfig][7][4], 
slvo[4][hconfig][7][5], 
slvo[4][hconfig][7][6], 
slvo[4][hconfig][7][7], 
slvo[4][hconfig][7][8], 
slvo[4][hconfig][7][9], 
slvo[4][hirq][0], 
slvo[4][hirq][10], 
slvo[4][hirq][11], 
slvo[4][hirq][12], 
slvo[4][hirq][13], 
slvo[4][hirq][14], 
slvo[4][hirq][15], 
slvo[4][hirq][16], 
slvo[4][hirq][17], 
slvo[4][hirq][18], 
slvo[4][hirq][19], 
slvo[4][hirq][1], 
slvo[4][hirq][20], 
slvo[4][hirq][21], 
slvo[4][hirq][22], 
slvo[4][hirq][23], 
slvo[4][hirq][24], 
slvo[4][hirq][25], 
slvo[4][hirq][26], 
slvo[4][hirq][27], 
slvo[4][hirq][28], 
slvo[4][hirq][29], 
slvo[4][hirq][2], 
slvo[4][hirq][30], 
slvo[4][hirq][31], 
slvo[4][hirq][3], 
slvo[4][hirq][4], 
slvo[4][hirq][5], 
slvo[4][hirq][6], 
slvo[4][hirq][7], 
slvo[4][hirq][8], 
slvo[4][hirq][9], 
slvo[4][hrdata][0], 
slvo[4][hrdata][10], 
slvo[4][hrdata][11], 
slvo[4][hrdata][12], 
slvo[4][hrdata][13], 
slvo[4][hrdata][14], 
slvo[4][hrdata][15], 
slvo[4][hrdata][16], 
slvo[4][hrdata][17], 
slvo[4][hrdata][18], 
slvo[4][hrdata][19], 
slvo[4][hrdata][1], 
slvo[4][hrdata][20], 
slvo[4][hrdata][21], 
slvo[4][hrdata][22], 
slvo[4][hrdata][23], 
slvo[4][hrdata][24], 
slvo[4][hrdata][25], 
slvo[4][hrdata][26], 
slvo[4][hrdata][27], 
slvo[4][hrdata][28], 
slvo[4][hrdata][29], 
slvo[4][hrdata][2], 
slvo[4][hrdata][30], 
slvo[4][hrdata][31], 
slvo[4][hrdata][3], 
slvo[4][hrdata][4], 
slvo[4][hrdata][5], 
slvo[4][hrdata][6], 
slvo[4][hrdata][7], 
slvo[4][hrdata][8], 
slvo[4][hrdata][9], 
slvo[4][hready], 
slvo[4][hresp][0], 
slvo[4][hresp][1], 
slvo[5][hconfig][0][0], 
slvo[5][hconfig][0][10], 
slvo[5][hconfig][0][11], 
slvo[5][hconfig][0][12], 
slvo[5][hconfig][0][13], 
slvo[5][hconfig][0][14], 
slvo[5][hconfig][0][15], 
slvo[5][hconfig][0][16], 
slvo[5][hconfig][0][17], 
slvo[5][hconfig][0][18], 
slvo[5][hconfig][0][19], 
slvo[5][hconfig][0][1], 
slvo[5][hconfig][0][20], 
slvo[5][hconfig][0][21], 
slvo[5][hconfig][0][22], 
slvo[5][hconfig][0][23], 
slvo[5][hconfig][0][24], 
slvo[5][hconfig][0][25], 
slvo[5][hconfig][0][26], 
slvo[5][hconfig][0][27], 
slvo[5][hconfig][0][28], 
slvo[5][hconfig][0][29], 
slvo[5][hconfig][0][2], 
slvo[5][hconfig][0][30], 
slvo[5][hconfig][0][31], 
slvo[5][hconfig][0][3], 
slvo[5][hconfig][0][4], 
slvo[5][hconfig][0][5], 
slvo[5][hconfig][0][6], 
slvo[5][hconfig][0][7], 
slvo[5][hconfig][0][8], 
slvo[5][hconfig][0][9], 
slvo[5][hconfig][1][0], 
slvo[5][hconfig][1][10], 
slvo[5][hconfig][1][11], 
slvo[5][hconfig][1][12], 
slvo[5][hconfig][1][13], 
slvo[5][hconfig][1][14], 
slvo[5][hconfig][1][15], 
slvo[5][hconfig][1][16], 
slvo[5][hconfig][1][17], 
slvo[5][hconfig][1][18], 
slvo[5][hconfig][1][19], 
slvo[5][hconfig][1][1], 
slvo[5][hconfig][1][20], 
slvo[5][hconfig][1][21], 
slvo[5][hconfig][1][22], 
slvo[5][hconfig][1][23], 
slvo[5][hconfig][1][24], 
slvo[5][hconfig][1][25], 
slvo[5][hconfig][1][26], 
slvo[5][hconfig][1][27], 
slvo[5][hconfig][1][28], 
slvo[5][hconfig][1][29], 
slvo[5][hconfig][1][2], 
slvo[5][hconfig][1][30], 
slvo[5][hconfig][1][31], 
slvo[5][hconfig][1][3], 
slvo[5][hconfig][1][4], 
slvo[5][hconfig][1][5], 
slvo[5][hconfig][1][6], 
slvo[5][hconfig][1][7], 
slvo[5][hconfig][1][8], 
slvo[5][hconfig][1][9], 
slvo[5][hconfig][2][0], 
slvo[5][hconfig][2][10], 
slvo[5][hconfig][2][11], 
slvo[5][hconfig][2][12], 
slvo[5][hconfig][2][13], 
slvo[5][hconfig][2][14], 
slvo[5][hconfig][2][15], 
slvo[5][hconfig][2][16], 
slvo[5][hconfig][2][17], 
slvo[5][hconfig][2][18], 
slvo[5][hconfig][2][19], 
slvo[5][hconfig][2][1], 
slvo[5][hconfig][2][20], 
slvo[5][hconfig][2][21], 
slvo[5][hconfig][2][22], 
slvo[5][hconfig][2][23], 
slvo[5][hconfig][2][24], 
slvo[5][hconfig][2][25], 
slvo[5][hconfig][2][26], 
slvo[5][hconfig][2][27], 
slvo[5][hconfig][2][28], 
slvo[5][hconfig][2][29], 
slvo[5][hconfig][2][2], 
slvo[5][hconfig][2][30], 
slvo[5][hconfig][2][31], 
slvo[5][hconfig][2][3], 
slvo[5][hconfig][2][4], 
slvo[5][hconfig][2][5], 
slvo[5][hconfig][2][6], 
slvo[5][hconfig][2][7], 
slvo[5][hconfig][2][8], 
slvo[5][hconfig][2][9], 
slvo[5][hconfig][3][0], 
slvo[5][hconfig][3][10], 
slvo[5][hconfig][3][11], 
slvo[5][hconfig][3][12], 
slvo[5][hconfig][3][13], 
slvo[5][hconfig][3][14], 
slvo[5][hconfig][3][15], 
slvo[5][hconfig][3][16], 
slvo[5][hconfig][3][17], 
slvo[5][hconfig][3][18], 
slvo[5][hconfig][3][19], 
slvo[5][hconfig][3][1], 
slvo[5][hconfig][3][20], 
slvo[5][hconfig][3][21], 
slvo[5][hconfig][3][22], 
slvo[5][hconfig][3][23], 
slvo[5][hconfig][3][24], 
slvo[5][hconfig][3][25], 
slvo[5][hconfig][3][26], 
slvo[5][hconfig][3][27], 
slvo[5][hconfig][3][28], 
slvo[5][hconfig][3][29], 
slvo[5][hconfig][3][2], 
slvo[5][hconfig][3][30], 
slvo[5][hconfig][3][31], 
slvo[5][hconfig][3][3], 
slvo[5][hconfig][3][4], 
slvo[5][hconfig][3][5], 
slvo[5][hconfig][3][6], 
slvo[5][hconfig][3][7], 
slvo[5][hconfig][3][8], 
slvo[5][hconfig][3][9], 
slvo[5][hconfig][4][0], 
slvo[5][hconfig][4][10], 
slvo[5][hconfig][4][11], 
slvo[5][hconfig][4][12], 
slvo[5][hconfig][4][13], 
slvo[5][hconfig][4][14], 
slvo[5][hconfig][4][15], 
slvo[5][hconfig][4][16], 
slvo[5][hconfig][4][17], 
slvo[5][hconfig][4][18], 
slvo[5][hconfig][4][19], 
slvo[5][hconfig][4][1], 
slvo[5][hconfig][4][20], 
slvo[5][hconfig][4][21], 
slvo[5][hconfig][4][22], 
slvo[5][hconfig][4][23], 
slvo[5][hconfig][4][24], 
slvo[5][hconfig][4][25], 
slvo[5][hconfig][4][26], 
slvo[5][hconfig][4][27], 
slvo[5][hconfig][4][28], 
slvo[5][hconfig][4][29], 
slvo[5][hconfig][4][2], 
slvo[5][hconfig][4][30], 
slvo[5][hconfig][4][31], 
slvo[5][hconfig][4][3], 
slvo[5][hconfig][4][4], 
slvo[5][hconfig][4][5], 
slvo[5][hconfig][4][6], 
slvo[5][hconfig][4][7], 
slvo[5][hconfig][4][8], 
slvo[5][hconfig][4][9], 
slvo[5][hconfig][5][0], 
slvo[5][hconfig][5][10], 
slvo[5][hconfig][5][11], 
slvo[5][hconfig][5][12], 
slvo[5][hconfig][5][13], 
slvo[5][hconfig][5][14], 
slvo[5][hconfig][5][15], 
slvo[5][hconfig][5][16], 
slvo[5][hconfig][5][17], 
slvo[5][hconfig][5][18], 
slvo[5][hconfig][5][19], 
slvo[5][hconfig][5][1], 
slvo[5][hconfig][5][20], 
slvo[5][hconfig][5][21], 
slvo[5][hconfig][5][22], 
slvo[5][hconfig][5][23], 
slvo[5][hconfig][5][24], 
slvo[5][hconfig][5][25], 
slvo[5][hconfig][5][26], 
slvo[5][hconfig][5][27], 
slvo[5][hconfig][5][28], 
slvo[5][hconfig][5][29], 
slvo[5][hconfig][5][2], 
slvo[5][hconfig][5][30], 
slvo[5][hconfig][5][31], 
slvo[5][hconfig][5][3], 
slvo[5][hconfig][5][4], 
slvo[5][hconfig][5][5], 
slvo[5][hconfig][5][6], 
slvo[5][hconfig][5][7], 
slvo[5][hconfig][5][8], 
slvo[5][hconfig][5][9], 
slvo[5][hconfig][6][0], 
slvo[5][hconfig][6][10], 
slvo[5][hconfig][6][11], 
slvo[5][hconfig][6][12], 
slvo[5][hconfig][6][13], 
slvo[5][hconfig][6][14], 
slvo[5][hconfig][6][15], 
slvo[5][hconfig][6][16], 
slvo[5][hconfig][6][17], 
slvo[5][hconfig][6][18], 
slvo[5][hconfig][6][19], 
slvo[5][hconfig][6][1], 
slvo[5][hconfig][6][20], 
slvo[5][hconfig][6][21], 
slvo[5][hconfig][6][22], 
slvo[5][hconfig][6][23], 
slvo[5][hconfig][6][24], 
slvo[5][hconfig][6][25], 
slvo[5][hconfig][6][26], 
slvo[5][hconfig][6][27], 
slvo[5][hconfig][6][28], 
slvo[5][hconfig][6][29], 
slvo[5][hconfig][6][2], 
slvo[5][hconfig][6][30], 
slvo[5][hconfig][6][31], 
slvo[5][hconfig][6][3], 
slvo[5][hconfig][6][4], 
slvo[5][hconfig][6][5], 
slvo[5][hconfig][6][6], 
slvo[5][hconfig][6][7], 
slvo[5][hconfig][6][8], 
slvo[5][hconfig][6][9], 
slvo[5][hconfig][7][0], 
slvo[5][hconfig][7][10], 
slvo[5][hconfig][7][11], 
slvo[5][hconfig][7][12], 
slvo[5][hconfig][7][13], 
slvo[5][hconfig][7][14], 
slvo[5][hconfig][7][15], 
slvo[5][hconfig][7][16], 
slvo[5][hconfig][7][17], 
slvo[5][hconfig][7][18], 
slvo[5][hconfig][7][19], 
slvo[5][hconfig][7][1], 
slvo[5][hconfig][7][20], 
slvo[5][hconfig][7][21], 
slvo[5][hconfig][7][22], 
slvo[5][hconfig][7][23], 
slvo[5][hconfig][7][24], 
slvo[5][hconfig][7][25], 
slvo[5][hconfig][7][26], 
slvo[5][hconfig][7][27], 
slvo[5][hconfig][7][28], 
slvo[5][hconfig][7][29], 
slvo[5][hconfig][7][2], 
slvo[5][hconfig][7][30], 
slvo[5][hconfig][7][31], 
slvo[5][hconfig][7][3], 
slvo[5][hconfig][7][4], 
slvo[5][hconfig][7][5], 
slvo[5][hconfig][7][6], 
slvo[5][hconfig][7][7], 
slvo[5][hconfig][7][8], 
slvo[5][hconfig][7][9], 
slvo[5][hirq][0], 
slvo[5][hirq][10], 
slvo[5][hirq][11], 
slvo[5][hirq][12], 
slvo[5][hirq][13], 
slvo[5][hirq][14], 
slvo[5][hirq][15], 
slvo[5][hirq][16], 
slvo[5][hirq][17], 
slvo[5][hirq][18], 
slvo[5][hirq][19], 
slvo[5][hirq][1], 
slvo[5][hirq][20], 
slvo[5][hirq][21], 
slvo[5][hirq][22], 
slvo[5][hirq][23], 
slvo[5][hirq][24], 
slvo[5][hirq][25], 
slvo[5][hirq][26], 
slvo[5][hirq][27], 
slvo[5][hirq][28], 
slvo[5][hirq][29], 
slvo[5][hirq][2], 
slvo[5][hirq][30], 
slvo[5][hirq][31], 
slvo[5][hirq][3], 
slvo[5][hirq][4], 
slvo[5][hirq][5], 
slvo[5][hirq][6], 
slvo[5][hirq][7], 
slvo[5][hirq][8], 
slvo[5][hirq][9], 
slvo[5][hrdata][0], 
slvo[5][hrdata][10], 
slvo[5][hrdata][11], 
slvo[5][hrdata][12], 
slvo[5][hrdata][13], 
slvo[5][hrdata][14], 
slvo[5][hrdata][15], 
slvo[5][hrdata][16], 
slvo[5][hrdata][17], 
slvo[5][hrdata][18], 
slvo[5][hrdata][19], 
slvo[5][hrdata][1], 
slvo[5][hrdata][20], 
slvo[5][hrdata][21], 
slvo[5][hrdata][22], 
slvo[5][hrdata][23], 
slvo[5][hrdata][24], 
slvo[5][hrdata][25], 
slvo[5][hrdata][26], 
slvo[5][hrdata][27], 
slvo[5][hrdata][28], 
slvo[5][hrdata][29], 
slvo[5][hrdata][2], 
slvo[5][hrdata][30], 
slvo[5][hrdata][31], 
slvo[5][hrdata][3], 
slvo[5][hrdata][4], 
slvo[5][hrdata][5], 
slvo[5][hrdata][6], 
slvo[5][hrdata][7], 
slvo[5][hrdata][8], 
slvo[5][hrdata][9], 
slvo[5][hready], 
slvo[5][hresp][0], 
slvo[5][hresp][1], 
slvo[6][hconfig][0][0], 
slvo[6][hconfig][0][10], 
slvo[6][hconfig][0][11], 
slvo[6][hconfig][0][12], 
slvo[6][hconfig][0][13], 
slvo[6][hconfig][0][14], 
slvo[6][hconfig][0][15], 
slvo[6][hconfig][0][16], 
slvo[6][hconfig][0][17], 
slvo[6][hconfig][0][18], 
slvo[6][hconfig][0][19], 
slvo[6][hconfig][0][1], 
slvo[6][hconfig][0][20], 
slvo[6][hconfig][0][21], 
slvo[6][hconfig][0][22], 
slvo[6][hconfig][0][23], 
slvo[6][hconfig][0][24], 
slvo[6][hconfig][0][25], 
slvo[6][hconfig][0][26], 
slvo[6][hconfig][0][27], 
slvo[6][hconfig][0][28], 
slvo[6][hconfig][0][29], 
slvo[6][hconfig][0][2], 
slvo[6][hconfig][0][30], 
slvo[6][hconfig][0][31], 
slvo[6][hconfig][0][3], 
slvo[6][hconfig][0][4], 
slvo[6][hconfig][0][5], 
slvo[6][hconfig][0][6], 
slvo[6][hconfig][0][7], 
slvo[6][hconfig][0][8], 
slvo[6][hconfig][0][9], 
slvo[6][hconfig][1][0], 
slvo[6][hconfig][1][10], 
slvo[6][hconfig][1][11], 
slvo[6][hconfig][1][12], 
slvo[6][hconfig][1][13], 
slvo[6][hconfig][1][14], 
slvo[6][hconfig][1][15], 
slvo[6][hconfig][1][16], 
slvo[6][hconfig][1][17], 
slvo[6][hconfig][1][18], 
slvo[6][hconfig][1][19], 
slvo[6][hconfig][1][1], 
slvo[6][hconfig][1][20], 
slvo[6][hconfig][1][21], 
slvo[6][hconfig][1][22], 
slvo[6][hconfig][1][23], 
slvo[6][hconfig][1][24], 
slvo[6][hconfig][1][25], 
slvo[6][hconfig][1][26], 
slvo[6][hconfig][1][27], 
slvo[6][hconfig][1][28], 
slvo[6][hconfig][1][29], 
slvo[6][hconfig][1][2], 
slvo[6][hconfig][1][30], 
slvo[6][hconfig][1][31], 
slvo[6][hconfig][1][3], 
slvo[6][hconfig][1][4], 
slvo[6][hconfig][1][5], 
slvo[6][hconfig][1][6], 
slvo[6][hconfig][1][7], 
slvo[6][hconfig][1][8], 
slvo[6][hconfig][1][9], 
slvo[6][hconfig][2][0], 
slvo[6][hconfig][2][10], 
slvo[6][hconfig][2][11], 
slvo[6][hconfig][2][12], 
slvo[6][hconfig][2][13], 
slvo[6][hconfig][2][14], 
slvo[6][hconfig][2][15], 
slvo[6][hconfig][2][16], 
slvo[6][hconfig][2][17], 
slvo[6][hconfig][2][18], 
slvo[6][hconfig][2][19], 
slvo[6][hconfig][2][1], 
slvo[6][hconfig][2][20], 
slvo[6][hconfig][2][21], 
slvo[6][hconfig][2][22], 
slvo[6][hconfig][2][23], 
slvo[6][hconfig][2][24], 
slvo[6][hconfig][2][25], 
slvo[6][hconfig][2][26], 
slvo[6][hconfig][2][27], 
slvo[6][hconfig][2][28], 
slvo[6][hconfig][2][29], 
slvo[6][hconfig][2][2], 
slvo[6][hconfig][2][30], 
slvo[6][hconfig][2][31], 
slvo[6][hconfig][2][3], 
slvo[6][hconfig][2][4], 
slvo[6][hconfig][2][5], 
slvo[6][hconfig][2][6], 
slvo[6][hconfig][2][7], 
slvo[6][hconfig][2][8], 
slvo[6][hconfig][2][9], 
slvo[6][hconfig][3][0], 
slvo[6][hconfig][3][10], 
slvo[6][hconfig][3][11], 
slvo[6][hconfig][3][12], 
slvo[6][hconfig][3][13], 
slvo[6][hconfig][3][14], 
slvo[6][hconfig][3][15], 
slvo[6][hconfig][3][16], 
slvo[6][hconfig][3][17], 
slvo[6][hconfig][3][18], 
slvo[6][hconfig][3][19], 
slvo[6][hconfig][3][1], 
slvo[6][hconfig][3][20], 
slvo[6][hconfig][3][21], 
slvo[6][hconfig][3][22], 
slvo[6][hconfig][3][23], 
slvo[6][hconfig][3][24], 
slvo[6][hconfig][3][25], 
slvo[6][hconfig][3][26], 
slvo[6][hconfig][3][27], 
slvo[6][hconfig][3][28], 
slvo[6][hconfig][3][29], 
slvo[6][hconfig][3][2], 
slvo[6][hconfig][3][30], 
slvo[6][hconfig][3][31], 
slvo[6][hconfig][3][3], 
slvo[6][hconfig][3][4], 
slvo[6][hconfig][3][5], 
slvo[6][hconfig][3][6], 
slvo[6][hconfig][3][7], 
slvo[6][hconfig][3][8], 
slvo[6][hconfig][3][9], 
slvo[6][hconfig][4][0], 
slvo[6][hconfig][4][10], 
slvo[6][hconfig][4][11], 
slvo[6][hconfig][4][12], 
slvo[6][hconfig][4][13], 
slvo[6][hconfig][4][14], 
slvo[6][hconfig][4][15], 
slvo[6][hconfig][4][16], 
slvo[6][hconfig][4][17], 
slvo[6][hconfig][4][18], 
slvo[6][hconfig][4][19], 
slvo[6][hconfig][4][1], 
slvo[6][hconfig][4][20], 
slvo[6][hconfig][4][21], 
slvo[6][hconfig][4][22], 
slvo[6][hconfig][4][23], 
slvo[6][hconfig][4][24], 
slvo[6][hconfig][4][25], 
slvo[6][hconfig][4][26], 
slvo[6][hconfig][4][27], 
slvo[6][hconfig][4][28], 
slvo[6][hconfig][4][29], 
slvo[6][hconfig][4][2], 
slvo[6][hconfig][4][30], 
slvo[6][hconfig][4][31], 
slvo[6][hconfig][4][3], 
slvo[6][hconfig][4][4], 
slvo[6][hconfig][4][5], 
slvo[6][hconfig][4][6], 
slvo[6][hconfig][4][7], 
slvo[6][hconfig][4][8], 
slvo[6][hconfig][4][9], 
slvo[6][hconfig][5][0], 
slvo[6][hconfig][5][10], 
slvo[6][hconfig][5][11], 
slvo[6][hconfig][5][12], 
slvo[6][hconfig][5][13], 
slvo[6][hconfig][5][14], 
slvo[6][hconfig][5][15], 
slvo[6][hconfig][5][16], 
slvo[6][hconfig][5][17], 
slvo[6][hconfig][5][18], 
slvo[6][hconfig][5][19], 
slvo[6][hconfig][5][1], 
slvo[6][hconfig][5][20], 
slvo[6][hconfig][5][21], 
slvo[6][hconfig][5][22], 
slvo[6][hconfig][5][23], 
slvo[6][hconfig][5][24], 
slvo[6][hconfig][5][25], 
slvo[6][hconfig][5][26], 
slvo[6][hconfig][5][27], 
slvo[6][hconfig][5][28], 
slvo[6][hconfig][5][29], 
slvo[6][hconfig][5][2], 
slvo[6][hconfig][5][30], 
slvo[6][hconfig][5][31], 
slvo[6][hconfig][5][3], 
slvo[6][hconfig][5][4], 
slvo[6][hconfig][5][5], 
slvo[6][hconfig][5][6], 
slvo[6][hconfig][5][7], 
slvo[6][hconfig][5][8], 
slvo[6][hconfig][5][9], 
slvo[6][hconfig][6][0], 
slvo[6][hconfig][6][10], 
slvo[6][hconfig][6][11], 
slvo[6][hconfig][6][12], 
slvo[6][hconfig][6][13], 
slvo[6][hconfig][6][14], 
slvo[6][hconfig][6][15], 
slvo[6][hconfig][6][16], 
slvo[6][hconfig][6][17], 
slvo[6][hconfig][6][18], 
slvo[6][hconfig][6][19], 
slvo[6][hconfig][6][1], 
slvo[6][hconfig][6][20], 
slvo[6][hconfig][6][21], 
slvo[6][hconfig][6][22], 
slvo[6][hconfig][6][23], 
slvo[6][hconfig][6][24], 
slvo[6][hconfig][6][25], 
slvo[6][hconfig][6][26], 
slvo[6][hconfig][6][27], 
slvo[6][hconfig][6][28], 
slvo[6][hconfig][6][29], 
slvo[6][hconfig][6][2], 
slvo[6][hconfig][6][30], 
slvo[6][hconfig][6][31], 
slvo[6][hconfig][6][3], 
slvo[6][hconfig][6][4], 
slvo[6][hconfig][6][5], 
slvo[6][hconfig][6][6], 
slvo[6][hconfig][6][7], 
slvo[6][hconfig][6][8], 
slvo[6][hconfig][6][9], 
slvo[6][hconfig][7][0], 
slvo[6][hconfig][7][10], 
slvo[6][hconfig][7][11], 
slvo[6][hconfig][7][12], 
slvo[6][hconfig][7][13], 
slvo[6][hconfig][7][14], 
slvo[6][hconfig][7][15], 
slvo[6][hconfig][7][16], 
slvo[6][hconfig][7][17], 
slvo[6][hconfig][7][18], 
slvo[6][hconfig][7][19], 
slvo[6][hconfig][7][1], 
slvo[6][hconfig][7][20], 
slvo[6][hconfig][7][21], 
slvo[6][hconfig][7][22], 
slvo[6][hconfig][7][23], 
slvo[6][hconfig][7][24], 
slvo[6][hconfig][7][25], 
slvo[6][hconfig][7][26], 
slvo[6][hconfig][7][27], 
slvo[6][hconfig][7][28], 
slvo[6][hconfig][7][29], 
slvo[6][hconfig][7][2], 
slvo[6][hconfig][7][30], 
slvo[6][hconfig][7][31], 
slvo[6][hconfig][7][3], 
slvo[6][hconfig][7][4], 
slvo[6][hconfig][7][5], 
slvo[6][hconfig][7][6], 
slvo[6][hconfig][7][7], 
slvo[6][hconfig][7][8], 
slvo[6][hconfig][7][9], 
slvo[6][hirq][0], 
slvo[6][hirq][10], 
slvo[6][hirq][11], 
slvo[6][hirq][12], 
slvo[6][hirq][13], 
slvo[6][hirq][14], 
slvo[6][hirq][15], 
slvo[6][hirq][16], 
slvo[6][hirq][17], 
slvo[6][hirq][18], 
slvo[6][hirq][19], 
slvo[6][hirq][1], 
slvo[6][hirq][20], 
slvo[6][hirq][21], 
slvo[6][hirq][22], 
slvo[6][hirq][23], 
slvo[6][hirq][24], 
slvo[6][hirq][25], 
slvo[6][hirq][26], 
slvo[6][hirq][27], 
slvo[6][hirq][28], 
slvo[6][hirq][29], 
slvo[6][hirq][2], 
slvo[6][hirq][30], 
slvo[6][hirq][31], 
slvo[6][hirq][3], 
slvo[6][hirq][4], 
slvo[6][hirq][5], 
slvo[6][hirq][6], 
slvo[6][hirq][7], 
slvo[6][hirq][8], 
slvo[6][hirq][9], 
slvo[6][hrdata][0], 
slvo[6][hrdata][10], 
slvo[6][hrdata][11], 
slvo[6][hrdata][12], 
slvo[6][hrdata][13], 
slvo[6][hrdata][14], 
slvo[6][hrdata][15], 
slvo[6][hrdata][16], 
slvo[6][hrdata][17], 
slvo[6][hrdata][18], 
slvo[6][hrdata][19], 
slvo[6][hrdata][1], 
slvo[6][hrdata][20], 
slvo[6][hrdata][21], 
slvo[6][hrdata][22], 
slvo[6][hrdata][23], 
slvo[6][hrdata][24], 
slvo[6][hrdata][25], 
slvo[6][hrdata][26], 
slvo[6][hrdata][27], 
slvo[6][hrdata][28], 
slvo[6][hrdata][29], 
slvo[6][hrdata][2], 
slvo[6][hrdata][30], 
slvo[6][hrdata][31], 
slvo[6][hrdata][3], 
slvo[6][hrdata][4], 
slvo[6][hrdata][5], 
slvo[6][hrdata][6], 
slvo[6][hrdata][7], 
slvo[6][hrdata][8], 
slvo[6][hrdata][9], 
slvo[6][hready], 
slvo[6][hresp][0], 
slvo[6][hresp][1], 
slvo[7][hconfig][0][0], 
slvo[7][hconfig][0][10], 
slvo[7][hconfig][0][11], 
slvo[7][hconfig][0][12], 
slvo[7][hconfig][0][13], 
slvo[7][hconfig][0][14], 
slvo[7][hconfig][0][15], 
slvo[7][hconfig][0][16], 
slvo[7][hconfig][0][17], 
slvo[7][hconfig][0][18], 
slvo[7][hconfig][0][19], 
slvo[7][hconfig][0][1], 
slvo[7][hconfig][0][20], 
slvo[7][hconfig][0][21], 
slvo[7][hconfig][0][22], 
slvo[7][hconfig][0][23], 
slvo[7][hconfig][0][24], 
slvo[7][hconfig][0][25], 
slvo[7][hconfig][0][26], 
slvo[7][hconfig][0][27], 
slvo[7][hconfig][0][28], 
slvo[7][hconfig][0][29], 
slvo[7][hconfig][0][2], 
slvo[7][hconfig][0][30], 
slvo[7][hconfig][0][31], 
slvo[7][hconfig][0][3], 
slvo[7][hconfig][0][4], 
slvo[7][hconfig][0][5], 
slvo[7][hconfig][0][6], 
slvo[7][hconfig][0][7], 
slvo[7][hconfig][0][8], 
slvo[7][hconfig][0][9], 
slvo[7][hconfig][1][0], 
slvo[7][hconfig][1][10], 
slvo[7][hconfig][1][11], 
slvo[7][hconfig][1][12], 
slvo[7][hconfig][1][13], 
slvo[7][hconfig][1][14], 
slvo[7][hconfig][1][15], 
slvo[7][hconfig][1][16], 
slvo[7][hconfig][1][17], 
slvo[7][hconfig][1][18], 
slvo[7][hconfig][1][19], 
slvo[7][hconfig][1][1], 
slvo[7][hconfig][1][20], 
slvo[7][hconfig][1][21], 
slvo[7][hconfig][1][22], 
slvo[7][hconfig][1][23], 
slvo[7][hconfig][1][24], 
slvo[7][hconfig][1][25], 
slvo[7][hconfig][1][26], 
slvo[7][hconfig][1][27], 
slvo[7][hconfig][1][28], 
slvo[7][hconfig][1][29], 
slvo[7][hconfig][1][2], 
slvo[7][hconfig][1][30], 
slvo[7][hconfig][1][31], 
slvo[7][hconfig][1][3], 
slvo[7][hconfig][1][4], 
slvo[7][hconfig][1][5], 
slvo[7][hconfig][1][6], 
slvo[7][hconfig][1][7], 
slvo[7][hconfig][1][8], 
slvo[7][hconfig][1][9], 
slvo[7][hconfig][2][0], 
slvo[7][hconfig][2][10], 
slvo[7][hconfig][2][11], 
slvo[7][hconfig][2][12], 
slvo[7][hconfig][2][13], 
slvo[7][hconfig][2][14], 
slvo[7][hconfig][2][15], 
slvo[7][hconfig][2][16], 
slvo[7][hconfig][2][17], 
slvo[7][hconfig][2][18], 
slvo[7][hconfig][2][19], 
slvo[7][hconfig][2][1], 
slvo[7][hconfig][2][20], 
slvo[7][hconfig][2][21], 
slvo[7][hconfig][2][22], 
slvo[7][hconfig][2][23], 
slvo[7][hconfig][2][24], 
slvo[7][hconfig][2][25], 
slvo[7][hconfig][2][26], 
slvo[7][hconfig][2][27], 
slvo[7][hconfig][2][28], 
slvo[7][hconfig][2][29], 
slvo[7][hconfig][2][2], 
slvo[7][hconfig][2][30], 
slvo[7][hconfig][2][31], 
slvo[7][hconfig][2][3], 
slvo[7][hconfig][2][4], 
slvo[7][hconfig][2][5], 
slvo[7][hconfig][2][6], 
slvo[7][hconfig][2][7], 
slvo[7][hconfig][2][8], 
slvo[7][hconfig][2][9], 
slvo[7][hconfig][3][0], 
slvo[7][hconfig][3][10], 
slvo[7][hconfig][3][11], 
slvo[7][hconfig][3][12], 
slvo[7][hconfig][3][13], 
slvo[7][hconfig][3][14], 
slvo[7][hconfig][3][15], 
slvo[7][hconfig][3][16], 
slvo[7][hconfig][3][17], 
slvo[7][hconfig][3][18], 
slvo[7][hconfig][3][19], 
slvo[7][hconfig][3][1], 
slvo[7][hconfig][3][20], 
slvo[7][hconfig][3][21], 
slvo[7][hconfig][3][22], 
slvo[7][hconfig][3][23], 
slvo[7][hconfig][3][24], 
slvo[7][hconfig][3][25], 
slvo[7][hconfig][3][26], 
slvo[7][hconfig][3][27], 
slvo[7][hconfig][3][28], 
slvo[7][hconfig][3][29], 
slvo[7][hconfig][3][2], 
slvo[7][hconfig][3][30], 
slvo[7][hconfig][3][31], 
slvo[7][hconfig][3][3], 
slvo[7][hconfig][3][4], 
slvo[7][hconfig][3][5], 
slvo[7][hconfig][3][6], 
slvo[7][hconfig][3][7], 
slvo[7][hconfig][3][8], 
slvo[7][hconfig][3][9], 
slvo[7][hconfig][4][0], 
slvo[7][hconfig][4][10], 
slvo[7][hconfig][4][11], 
slvo[7][hconfig][4][12], 
slvo[7][hconfig][4][13], 
slvo[7][hconfig][4][14], 
slvo[7][hconfig][4][15], 
slvo[7][hconfig][4][16], 
slvo[7][hconfig][4][17], 
slvo[7][hconfig][4][18], 
slvo[7][hconfig][4][19], 
slvo[7][hconfig][4][1], 
slvo[7][hconfig][4][20], 
slvo[7][hconfig][4][21], 
slvo[7][hconfig][4][22], 
slvo[7][hconfig][4][23], 
slvo[7][hconfig][4][24], 
slvo[7][hconfig][4][25], 
slvo[7][hconfig][4][26], 
slvo[7][hconfig][4][27], 
slvo[7][hconfig][4][28], 
slvo[7][hconfig][4][29], 
slvo[7][hconfig][4][2], 
slvo[7][hconfig][4][30], 
slvo[7][hconfig][4][31], 
slvo[7][hconfig][4][3], 
slvo[7][hconfig][4][4], 
slvo[7][hconfig][4][5], 
slvo[7][hconfig][4][6], 
slvo[7][hconfig][4][7], 
slvo[7][hconfig][4][8], 
slvo[7][hconfig][4][9], 
slvo[7][hconfig][5][0], 
slvo[7][hconfig][5][10], 
slvo[7][hconfig][5][11], 
slvo[7][hconfig][5][12], 
slvo[7][hconfig][5][13], 
slvo[7][hconfig][5][14], 
slvo[7][hconfig][5][15], 
slvo[7][hconfig][5][16], 
slvo[7][hconfig][5][17], 
slvo[7][hconfig][5][18], 
slvo[7][hconfig][5][19], 
slvo[7][hconfig][5][1], 
slvo[7][hconfig][5][20], 
slvo[7][hconfig][5][21], 
slvo[7][hconfig][5][22], 
slvo[7][hconfig][5][23], 
slvo[7][hconfig][5][24], 
slvo[7][hconfig][5][25], 
slvo[7][hconfig][5][26], 
slvo[7][hconfig][5][27], 
slvo[7][hconfig][5][28], 
slvo[7][hconfig][5][29], 
slvo[7][hconfig][5][2], 
slvo[7][hconfig][5][30], 
slvo[7][hconfig][5][31], 
slvo[7][hconfig][5][3], 
slvo[7][hconfig][5][4], 
slvo[7][hconfig][5][5], 
slvo[7][hconfig][5][6], 
slvo[7][hconfig][5][7], 
slvo[7][hconfig][5][8], 
slvo[7][hconfig][5][9], 
slvo[7][hconfig][6][0], 
slvo[7][hconfig][6][10], 
slvo[7][hconfig][6][11], 
slvo[7][hconfig][6][12], 
slvo[7][hconfig][6][13], 
slvo[7][hconfig][6][14], 
slvo[7][hconfig][6][15], 
slvo[7][hconfig][6][16], 
slvo[7][hconfig][6][17], 
slvo[7][hconfig][6][18], 
slvo[7][hconfig][6][19], 
slvo[7][hconfig][6][1], 
slvo[7][hconfig][6][20], 
slvo[7][hconfig][6][21], 
slvo[7][hconfig][6][22], 
slvo[7][hconfig][6][23], 
slvo[7][hconfig][6][24], 
slvo[7][hconfig][6][25], 
slvo[7][hconfig][6][26], 
slvo[7][hconfig][6][27], 
slvo[7][hconfig][6][28], 
slvo[7][hconfig][6][29], 
slvo[7][hconfig][6][2], 
slvo[7][hconfig][6][30], 
slvo[7][hconfig][6][31], 
slvo[7][hconfig][6][3], 
slvo[7][hconfig][6][4], 
slvo[7][hconfig][6][5], 
slvo[7][hconfig][6][6], 
slvo[7][hconfig][6][7], 
slvo[7][hconfig][6][8], 
slvo[7][hconfig][6][9], 
slvo[7][hconfig][7][0], 
slvo[7][hconfig][7][10], 
slvo[7][hconfig][7][11], 
slvo[7][hconfig][7][12], 
slvo[7][hconfig][7][13], 
slvo[7][hconfig][7][14], 
slvo[7][hconfig][7][15], 
slvo[7][hconfig][7][16], 
slvo[7][hconfig][7][17], 
slvo[7][hconfig][7][18], 
slvo[7][hconfig][7][19], 
slvo[7][hconfig][7][1], 
slvo[7][hconfig][7][20], 
slvo[7][hconfig][7][21], 
slvo[7][hconfig][7][22], 
slvo[7][hconfig][7][23], 
slvo[7][hconfig][7][24], 
slvo[7][hconfig][7][25], 
slvo[7][hconfig][7][26], 
slvo[7][hconfig][7][27], 
slvo[7][hconfig][7][28], 
slvo[7][hconfig][7][29], 
slvo[7][hconfig][7][2], 
slvo[7][hconfig][7][30], 
slvo[7][hconfig][7][31], 
slvo[7][hconfig][7][3], 
slvo[7][hconfig][7][4], 
slvo[7][hconfig][7][5], 
slvo[7][hconfig][7][6], 
slvo[7][hconfig][7][7], 
slvo[7][hconfig][7][8], 
slvo[7][hconfig][7][9], 
slvo[7][hirq][0], 
slvo[7][hirq][10], 
slvo[7][hirq][11], 
slvo[7][hirq][12], 
slvo[7][hirq][13], 
slvo[7][hirq][14], 
slvo[7][hirq][15], 
slvo[7][hirq][16], 
slvo[7][hirq][17], 
slvo[7][hirq][18], 
slvo[7][hirq][19], 
slvo[7][hirq][1], 
slvo[7][hirq][20], 
slvo[7][hirq][21], 
slvo[7][hirq][22], 
slvo[7][hirq][23], 
slvo[7][hirq][24], 
slvo[7][hirq][25], 
slvo[7][hirq][26], 
slvo[7][hirq][27], 
slvo[7][hirq][28], 
slvo[7][hirq][29], 
slvo[7][hirq][2], 
slvo[7][hirq][30], 
slvo[7][hirq][31], 
slvo[7][hirq][3], 
slvo[7][hirq][4], 
slvo[7][hirq][5], 
slvo[7][hirq][6], 
slvo[7][hirq][7], 
slvo[7][hirq][8], 
slvo[7][hirq][9], 
slvo[7][hrdata][0], 
slvo[7][hrdata][10], 
slvo[7][hrdata][11], 
slvo[7][hrdata][12], 
slvo[7][hrdata][13], 
slvo[7][hrdata][14], 
slvo[7][hrdata][15], 
slvo[7][hrdata][16], 
slvo[7][hrdata][17], 
slvo[7][hrdata][18], 
slvo[7][hrdata][19], 
slvo[7][hrdata][1], 
slvo[7][hrdata][20], 
slvo[7][hrdata][21], 
slvo[7][hrdata][22], 
slvo[7][hrdata][23], 
slvo[7][hrdata][24], 
slvo[7][hrdata][25], 
slvo[7][hrdata][26], 
slvo[7][hrdata][27], 
slvo[7][hrdata][28], 
slvo[7][hrdata][29], 
slvo[7][hrdata][2], 
slvo[7][hrdata][30], 
slvo[7][hrdata][31], 
slvo[7][hrdata][3], 
slvo[7][hrdata][4], 
slvo[7][hrdata][5], 
slvo[7][hrdata][6], 
slvo[7][hrdata][7], 
slvo[7][hrdata][8], 
slvo[7][hrdata][9], 
slvo[7][hready], 
slvo[7][hresp][0], 
slvo[7][hresp][1], 
testen, 
testoen, 
testrst, 
testsig[0], 
testsig[1], 

msti[hgrant][0]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX44 CLBLM_L_X34Y140/CLBLM_IMUX6 CLBLM_L_X34Y140/CLBLM_L_A1 CLBLM_L_X34Y140/CLBLM_M_D4 CLBLM_L_X34Y142/CLBLM_IMUX14 CLBLM_L_X34Y142/CLBLM_IMUX22 CLBLM_L_X34Y142/CLBLM_IMUX38 CLBLM_L_X34Y142/CLBLM_L_B1 CLBLM_L_X34Y142/CLBLM_M_C3 CLBLM_L_X34Y142/CLBLM_M_D3 CLBLM_L_X36Y140/CLBLM_WL1END3 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y141/CLBLM_M_A CLBLM_L_X36Y142/CLBLM_EE2A3 CLBLM_L_X36Y142/CLBLM_IMUX15 CLBLM_L_X36Y142/CLBLM_M_B1 CLBLM_R_X37Y140/CLBLM_IMUX23 CLBLM_R_X37Y140/CLBLM_L_C3 CLBLM_R_X37Y141/CLBLM_IMUX6 CLBLM_R_X37Y141/CLBLM_L_A1 DSP_R_X35Y140/DSP_EE2A3_2 DSP_R_X35Y140/DSP_WL1END3_0 INT_INTERFACE_R_X35Y140/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X35Y142/INT_INTERFACE_EE2A3 INT_L_X34Y140/IMUX_L44 INT_L_X34Y140/IMUX_L6 INT_L_X34Y140/NN2BEG3 INT_L_X34Y140/WL1END2 INT_L_X34Y141/NN2A3 INT_L_X34Y142/EE2BEG3 INT_L_X34Y142/IMUX_L14 INT_L_X34Y142/IMUX_L22 INT_L_X34Y142/IMUX_L38 INT_L_X34Y142/NN2END3 INT_L_X36Y140/WL1BEG3 INT_L_X36Y141/LOGIC_OUTS_L12 INT_L_X36Y141/SE2A3 INT_L_X36Y141/WL1BEG_N3 INT_L_X36Y142/EE2END3 INT_L_X36Y142/IMUX_L15 INT_L_X36Y142/SE2BEG3 INT_R_X35Y140/WL1BEG2 INT_R_X35Y140/WL1END3 INT_R_X35Y141/WL1END_N1_3 INT_R_X35Y142/EE2A3 INT_R_X37Y140/IMUX23 INT_R_X37Y140/SL1END3 INT_R_X37Y141/IMUX6 INT_R_X37Y141/SE2END3 INT_R_X37Y141/SL1BEG3 VBRK_X89Y146/VBRK_WL1END3 VBRK_X89Y148/VBRK_EE2A3 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y141/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y140/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X34Y140/INT_L.WL1END2->>IMUX_L44 INT_L_X34Y140/INT_L.WL1END2->>IMUX_L6 INT_L_X34Y140/INT_L.WL1END2->>NN2BEG3 INT_L_X34Y142/INT_L.NN2END3->>EE2BEG3 INT_L_X34Y142/INT_L.NN2END3->>IMUX_L14 INT_L_X34Y142/INT_L.NN2END3->>IMUX_L22 INT_L_X34Y142/INT_L.NN2END3->>IMUX_L38 INT_L_X36Y141/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_L_X36Y142/INT_L.EE2END3->>IMUX_L15 INT_L_X36Y142/INT_L.EE2END3->>SE2BEG3 INT_R_X35Y140/INT_R.WL1END3->>WL1BEG2 INT_R_X37Y140/INT_R.SL1END3->>IMUX23 INT_R_X37Y141/INT_R.SE2END3->>IMUX6 INT_R_X37Y141/INT_R.SE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

msti[hgrant][0]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX0 CLBLM_L_X34Y140/CLBLM_IMUX45 CLBLM_L_X34Y140/CLBLM_L_A3 CLBLM_L_X34Y140/CLBLM_M_D2 CLBLM_L_X34Y142/CLBLM_IMUX19 CLBLM_L_X34Y142/CLBLM_IMUX35 CLBLM_L_X34Y142/CLBLM_IMUX43 CLBLM_L_X34Y142/CLBLM_L_B2 CLBLM_L_X34Y142/CLBLM_M_C6 CLBLM_L_X34Y142/CLBLM_M_D6 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y141/CLBLM_L_A CLBLM_L_X36Y141/CLBLM_L_AMUX CLBLM_L_X36Y142/CLBLM_IMUX12 CLBLM_L_X36Y142/CLBLM_M_B6 CLBLM_L_X36Y142/CLBLM_WR1END3 CLBLM_R_X37Y140/CLBLM_IMUX34 CLBLM_R_X37Y140/CLBLM_L_C6 CLBLM_R_X37Y141/CLBLM_IMUX10 CLBLM_R_X37Y141/CLBLM_L_A4 DSP_R_X35Y140/DSP_WR1END3_2 INT_INTERFACE_R_X35Y142/INT_INTERFACE_WR1END3 INT_L_X34Y140/FAN_ALT7 INT_L_X34Y140/FAN_BOUNCE7 INT_L_X34Y140/IMUX_L0 INT_L_X34Y140/IMUX_L45 INT_L_X34Y140/SL1END2 INT_L_X34Y141/SL1BEG2 INT_L_X34Y141/SR1END2 INT_L_X34Y142/IMUX_L19 INT_L_X34Y142/IMUX_L35 INT_L_X34Y142/IMUX_L43 INT_L_X34Y142/SR1BEG2 INT_L_X34Y142/WL1END1 INT_L_X36Y141/EL1BEG1 INT_L_X36Y141/LOGIC_OUTS_L16 INT_L_X36Y141/NR1BEG2 INT_L_X36Y142/IMUX_L12 INT_L_X36Y142/NR1END2 INT_L_X36Y142/WR1BEG3 INT_R_X35Y142/WL1BEG1 INT_R_X35Y142/WR1END3 INT_R_X37Y140/IMUX34 INT_R_X37Y140/SL1END1 INT_R_X37Y141/EL1END1 INT_R_X37Y141/IMUX10 INT_R_X37Y141/SL1BEG1 VBRK_X89Y148/VBRK_WR1END3 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X36Y141/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X36Y141/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X37Y140/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X34Y140/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y140/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X34Y140/INT_L.SL1END2->>FAN_ALT7 INT_L_X34Y140/INT_L.SL1END2->>IMUX_L45 INT_L_X34Y141/INT_L.SR1END2->>SL1BEG2 INT_L_X34Y142/INT_L.WL1END1->>IMUX_L19 INT_L_X34Y142/INT_L.WL1END1->>IMUX_L35 INT_L_X34Y142/INT_L.WL1END1->>IMUX_L43 INT_L_X34Y142/INT_L.WL1END1->>SR1BEG2 INT_L_X36Y141/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_L_X36Y141/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X36Y142/INT_L.NR1END2->>IMUX_L12 INT_L_X36Y142/INT_L.NR1END2->>WR1BEG3 INT_R_X35Y142/INT_R.WR1END3->>WL1BEG1 INT_R_X37Y140/INT_R.SL1END1->>IMUX34 INT_R_X37Y141/INT_R.EL1END1->>IMUX10 INT_R_X37Y141/INT_R.EL1END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

msti[hgrant][0]_INST_0_i_3_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX38 CLBLM_L_X34Y140/CLBLM_IMUX5 CLBLM_L_X34Y140/CLBLM_L_A6 CLBLM_L_X34Y140/CLBLM_M_D3 CLBLM_L_X34Y142/CLBLM_IMUX25 CLBLM_L_X34Y142/CLBLM_IMUX32 CLBLM_L_X34Y142/CLBLM_IMUX40 CLBLM_L_X34Y142/CLBLM_L_B5 CLBLM_L_X34Y142/CLBLM_M_C1 CLBLM_L_X34Y142/CLBLM_M_D1 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y141/CLBLM_L_B CLBLM_L_X36Y142/CLBLM_IMUX18 CLBLM_L_X36Y142/CLBLM_M_B2 CLBLM_L_X36Y142/CLBLM_WR1END2 CLBLM_R_X37Y140/CLBLM_IMUX33 CLBLM_R_X37Y140/CLBLM_L_C1 CLBLM_R_X37Y141/CLBLM_IMUX0 CLBLM_R_X37Y141/CLBLM_L_A3 DSP_R_X35Y140/DSP_WR1END2_2 INT_INTERFACE_R_X35Y142/INT_INTERFACE_WR1END2 INT_L_X34Y140/IMUX_L38 INT_L_X34Y140/IMUX_L5 INT_L_X34Y140/SR1END2 INT_L_X34Y141/SR1BEG2 INT_L_X34Y141/SR1END1 INT_L_X34Y142/IMUX_L25 INT_L_X34Y142/IMUX_L32 INT_L_X34Y142/IMUX_L40 INT_L_X34Y142/SR1BEG1 INT_L_X34Y142/WL1END0 INT_L_X36Y141/EL1BEG0 INT_L_X36Y141/LOGIC_OUTS_L9 INT_L_X36Y141/NR1BEG1 INT_L_X36Y142/IMUX_L18 INT_L_X36Y142/NR1END1 INT_L_X36Y142/WR1BEG2 INT_R_X35Y142/WL1BEG0 INT_R_X35Y142/WR1END2 INT_R_X37Y140/EL1END_S3_0 INT_R_X37Y140/IMUX33 INT_R_X37Y140/SL1END0 INT_R_X37Y141/EL1END0 INT_R_X37Y141/IMUX0 INT_R_X37Y141/SL1BEG0 VBRK_X89Y148/VBRK_WR1END2 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X36Y141/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y140/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X34Y140/INT_L.SR1END2->>IMUX_L38 INT_L_X34Y140/INT_L.SR1END2->>IMUX_L5 INT_L_X34Y141/INT_L.SR1END1->>SR1BEG2 INT_L_X34Y142/INT_L.WL1END0->>IMUX_L25 INT_L_X34Y142/INT_L.WL1END0->>IMUX_L32 INT_L_X34Y142/INT_L.WL1END0->>IMUX_L40 INT_L_X34Y142/INT_L.WL1END0->>SR1BEG1 INT_L_X36Y141/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_L_X36Y141/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X36Y142/INT_L.NR1END1->>IMUX_L18 INT_L_X36Y142/INT_L.NR1END1->>WR1BEG2 INT_R_X35Y142/INT_R.WR1END2->>WL1BEG0 INT_R_X37Y140/INT_R.SL1END0->>IMUX33 INT_R_X37Y141/INT_R.EL1END0->>IMUX0 INT_R_X37Y141/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

msti[hgrant][0]_INST_0_i_4_n_0 - 
wires: CLBLM_L_X36Y141/CLBLM_IMUX7 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y141/CLBLM_M_A1 CLBLM_L_X36Y141/CLBLM_M_B CLBLM_L_X36Y141/CLBLM_M_BMUX INT_L_X36Y141/IMUX_L7 INT_L_X36Y141/LOGIC_OUTS_L21 
pips: CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y141/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X36Y141/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y141/INT_L.LOGIC_OUTS_L21->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_5_n_0 - 
wires: CLBLM_L_X34Y142/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y142/CLBLM_M_B CLBLM_L_X36Y140/CLBLM_IMUX0 CLBLM_L_X36Y140/CLBLM_L_A3 CLBLM_L_X36Y141/CLBLM_EL1BEG3 CLBLM_L_X36Y141/CLBLM_IMUX46 CLBLM_L_X36Y141/CLBLM_IMUX8 CLBLM_L_X36Y141/CLBLM_L_D5 CLBLM_L_X36Y141/CLBLM_M_A5 CLBLM_L_X36Y141/CLBLM_SE2A0 DSP_R_X35Y140/DSP_EL1BEG3_1 DSP_R_X35Y140/DSP_SE2A0_1 INT_INTERFACE_R_X35Y141/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y141/INT_INTERFACE_SE2A0 INT_L_X34Y142/EL1BEG0 INT_L_X34Y142/LOGIC_OUTS_L13 INT_L_X36Y140/IMUX_L0 INT_L_X36Y140/SL1END0 INT_L_X36Y141/EL1END3 INT_L_X36Y141/IMUX_L46 INT_L_X36Y141/IMUX_L8 INT_L_X36Y141/SE2END0 INT_L_X36Y141/SL1BEG0 INT_R_X35Y141/EL1BEG3 INT_R_X35Y141/EL1END_S3_0 INT_R_X35Y141/SE2A0 INT_R_X35Y142/EL1BEG_N3 INT_R_X35Y142/EL1END0 INT_R_X35Y142/SE2BEG0 VBRK_X89Y147/VBRK_EL1BEG3 VBRK_X89Y147/VBRK_SE2A0 
pips: CLBLM_L_X34Y142/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X34Y142/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X36Y140/INT_L.SL1END0->>IMUX_L0 INT_L_X36Y141/INT_L.EL1END3->>IMUX_L46 INT_L_X36Y141/INT_L.SE2END0->>IMUX_L8 INT_L_X36Y141/INT_L.SE2END0->>SL1BEG0 INT_R_X35Y142/INT_R.EL1END0->>EL1BEG_N3 INT_R_X35Y142/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

msti[hgrant][0]_INST_0_i_6_n_0 - 
wires: CLBLM_L_X36Y140/CLBLM_IMUX10 CLBLM_L_X36Y140/CLBLM_IMUX38 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y140/CLBLM_L_A4 CLBLM_L_X36Y140/CLBLM_L_B CLBLM_L_X36Y140/CLBLM_L_BMUX CLBLM_L_X36Y140/CLBLM_M_D3 CLBLM_L_X36Y141/CLBLM_IMUX11 CLBLM_L_X36Y141/CLBLM_IMUX19 CLBLM_L_X36Y141/CLBLM_IMUX23 CLBLM_L_X36Y141/CLBLM_IMUX3 CLBLM_L_X36Y141/CLBLM_IMUX31 CLBLM_L_X36Y141/CLBLM_IMUX36 CLBLM_L_X36Y141/CLBLM_L_A2 CLBLM_L_X36Y141/CLBLM_L_B2 CLBLM_L_X36Y141/CLBLM_L_C3 CLBLM_L_X36Y141/CLBLM_L_D2 CLBLM_L_X36Y141/CLBLM_M_A4 CLBLM_L_X36Y141/CLBLM_M_C5 INT_L_X36Y140/IMUX_L10 INT_L_X36Y140/IMUX_L38 INT_L_X36Y140/LOGIC_OUTS_L17 INT_L_X36Y140/LOGIC_OUTS_L9 INT_L_X36Y140/NL1BEG2 INT_L_X36Y140/NR1BEG3 INT_L_X36Y141/IMUX_L11 INT_L_X36Y141/IMUX_L19 INT_L_X36Y141/IMUX_L23 INT_L_X36Y141/IMUX_L3 INT_L_X36Y141/IMUX_L31 INT_L_X36Y141/IMUX_L36 INT_L_X36Y141/NL1END2 INT_L_X36Y141/NR1END3 
pips: CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X36Y140/INT_L.LOGIC_OUTS_L17->>IMUX_L38 INT_L_X36Y140/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X36Y140/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X36Y140/INT_L.LOGIC_OUTS_L9->>IMUX_L10 INT_L_X36Y141/INT_L.NL1END2->>IMUX_L11 INT_L_X36Y141/INT_L.NL1END2->>IMUX_L19 INT_L_X36Y141/INT_L.NL1END2->>IMUX_L3 INT_L_X36Y141/INT_L.NL1END2->>IMUX_L36 INT_L_X36Y141/INT_L.NR1END3->>IMUX_L23 INT_L_X36Y141/INT_L.NR1END3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

arb1_out - 
wires: CLBLM_L_X36Y139/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y139/CLBLM_M_AMUX CLBLM_L_X36Y140/CLBLM_IMUX34 CLBLM_L_X36Y140/CLBLM_IMUX44 CLBLM_L_X36Y140/CLBLM_IMUX9 CLBLM_L_X36Y140/CLBLM_L_A5 CLBLM_L_X36Y140/CLBLM_L_C6 CLBLM_L_X36Y140/CLBLM_M_D4 CLBLM_L_X36Y141/CLBLM_IMUX0 CLBLM_L_X36Y141/CLBLM_IMUX16 CLBLM_L_X36Y141/CLBLM_IMUX35 CLBLM_L_X36Y141/CLBLM_IMUX4 CLBLM_L_X36Y141/CLBLM_L_A3 CLBLM_L_X36Y141/CLBLM_L_B3 CLBLM_L_X36Y141/CLBLM_M_A6 CLBLM_L_X36Y141/CLBLM_M_C6 INT_L_X36Y139/LOGIC_OUTS_L20 INT_L_X36Y139/NL1BEG1 INT_L_X36Y139/NN2BEG2 INT_L_X36Y139/NR1BEG2 INT_L_X36Y140/IMUX_L34 INT_L_X36Y140/IMUX_L44 INT_L_X36Y140/IMUX_L9 INT_L_X36Y140/NL1BEG0 INT_L_X36Y140/NL1END1 INT_L_X36Y140/NL1END_S3_0 INT_L_X36Y140/NN2A2 INT_L_X36Y140/NR1END2 INT_L_X36Y141/IMUX_L0 INT_L_X36Y141/IMUX_L16 INT_L_X36Y141/IMUX_L35 INT_L_X36Y141/IMUX_L4 INT_L_X36Y141/NL1END0 INT_L_X36Y141/NN2END2 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X36Y139/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X36Y139/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X36Y139/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X36Y140/INT_L.NL1END1->>IMUX_L34 INT_L_X36Y140/INT_L.NL1END1->>IMUX_L9 INT_L_X36Y140/INT_L.NL1END1->>NL1BEG0 INT_L_X36Y140/INT_L.NR1END2->>IMUX_L44 INT_L_X36Y141/INT_L.NL1END0->>IMUX_L0 INT_L_X36Y141/INT_L.NL1END0->>IMUX_L16 INT_L_X36Y141/INT_L.NN2END2->>IMUX_L35 INT_L_X36Y141/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 8, 

msti[hgrant][0]_INST_0_i_8_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y140/CLBLM_M_C CLBLM_L_X36Y140/CLBLM_EE2A2 CLBLM_L_X36Y140/CLBLM_IMUX45 CLBLM_L_X36Y140/CLBLM_IMUX5 CLBLM_L_X36Y140/CLBLM_L_A6 CLBLM_L_X36Y140/CLBLM_M_D2 CLBLM_L_X36Y141/CLBLM_IMUX10 CLBLM_L_X36Y141/CLBLM_IMUX13 CLBLM_L_X36Y141/CLBLM_IMUX2 CLBLM_L_X36Y141/CLBLM_IMUX20 CLBLM_L_X36Y141/CLBLM_IMUX28 CLBLM_L_X36Y141/CLBLM_IMUX37 CLBLM_L_X36Y141/CLBLM_L_A4 CLBLM_L_X36Y141/CLBLM_L_B6 CLBLM_L_X36Y141/CLBLM_L_C2 CLBLM_L_X36Y141/CLBLM_L_D4 CLBLM_L_X36Y141/CLBLM_M_A2 CLBLM_L_X36Y141/CLBLM_M_C4 DSP_R_X35Y140/DSP_EE2A2_0 INT_INTERFACE_R_X35Y140/INT_INTERFACE_EE2A2 INT_L_X34Y140/EE2BEG2 INT_L_X34Y140/LOGIC_OUTS_L14 INT_L_X36Y140/EE2END2 INT_L_X36Y140/IMUX_L45 INT_L_X36Y140/IMUX_L5 INT_L_X36Y140/NR1BEG2 INT_L_X36Y141/FAN_ALT7 INT_L_X36Y141/FAN_BOUNCE7 INT_L_X36Y141/IMUX_L10 INT_L_X36Y141/IMUX_L13 INT_L_X36Y141/IMUX_L2 INT_L_X36Y141/IMUX_L20 INT_L_X36Y141/IMUX_L28 INT_L_X36Y141/IMUX_L37 INT_L_X36Y141/NR1END2 INT_R_X35Y140/EE2A2 VBRK_X89Y146/VBRK_EE2A2 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X34Y140/INT_L.LOGIC_OUTS_L14->>EE2BEG2 INT_L_X36Y140/INT_L.EE2END2->>IMUX_L45 INT_L_X36Y140/INT_L.EE2END2->>IMUX_L5 INT_L_X36Y140/INT_L.EE2END2->>NR1BEG2 INT_L_X36Y141/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y141/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X36Y141/INT_L.FAN_BOUNCE7->>IMUX_L2 INT_L_X36Y141/INT_L.NR1END2->>FAN_ALT7 INT_L_X36Y141/INT_L.NR1END2->>IMUX_L13 INT_L_X36Y141/INT_L.NR1END2->>IMUX_L20 INT_L_X36Y141/INT_L.NR1END2->>IMUX_L28 INT_L_X36Y141/INT_L.NR1END2->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

msti[hgrant][0]_INST_0_i_10_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS10 CLBLM_L_X34Y141/CLBLM_L_C CLBLM_L_X36Y141/CLBLM_EE2A2 CLBLM_L_X36Y141/CLBLM_IMUX29 CLBLM_L_X36Y141/CLBLM_IMUX5 CLBLM_L_X36Y141/CLBLM_L_A6 CLBLM_L_X36Y141/CLBLM_M_C2 DSP_R_X35Y140/DSP_EE2A2_1 INT_INTERFACE_R_X35Y141/INT_INTERFACE_EE2A2 INT_L_X34Y141/EE2BEG2 INT_L_X34Y141/LOGIC_OUTS_L10 INT_L_X36Y141/EE2END2 INT_L_X36Y141/IMUX_L29 INT_L_X36Y141/IMUX_L5 INT_R_X35Y141/EE2A2 VBRK_X89Y147/VBRK_EE2A2 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X34Y141/INT_L.LOGIC_OUTS_L10->>EE2BEG2 INT_L_X36Y141/INT_L.EE2END2->>IMUX_L29 INT_L_X36Y141/INT_L.EE2END2->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

msti[hgrant][0]_INST_0_i_17_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_IMUX21 CLBLM_L_X34Y141/CLBLM_L_C4 CLBLM_L_X34Y142/CLBLM_IMUX17 CLBLM_L_X34Y142/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y142/CLBLM_L_A CLBLM_L_X34Y142/CLBLM_M_B3 INT_L_X34Y141/BYP_ALT1 INT_L_X34Y141/BYP_BOUNCE1 INT_L_X34Y141/IMUX_L21 INT_L_X34Y141/SL1END0 INT_L_X34Y142/IMUX_L17 INT_L_X34Y142/LOGIC_OUTS_L8 INT_L_X34Y142/SL1BEG0 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y142/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y141/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X34Y141/INT_L.BYP_BOUNCE1->>IMUX_L21 INT_L_X34Y141/INT_L.SL1END0->>BYP_ALT1 INT_L_X34Y142/INT_L.LOGIC_OUTS_L8->>IMUX_L17 INT_L_X34Y142/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

msti[hgrant][0]_INST_0_i_20_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_IMUX12 CLBLM_L_X34Y141/CLBLM_IMUX34 CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y141/CLBLM_L_BMUX CLBLM_L_X34Y141/CLBLM_L_C6 CLBLM_L_X34Y141/CLBLM_M_B6 INT_L_X34Y141/FAN_ALT1 INT_L_X34Y141/FAN_BOUNCE1 INT_L_X34Y141/IMUX_L12 INT_L_X34Y141/IMUX_L34 INT_L_X34Y141/LOGIC_OUTS_L17 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X34Y141/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X34Y141/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y141/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X34Y141/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X34Y141/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

msti[hgrant][0]_INST_0_i_21_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_IMUX17 CLBLM_L_X34Y141/CLBLM_IMUX33 CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y141/CLBLM_L_A CLBLM_L_X34Y141/CLBLM_L_C1 CLBLM_L_X34Y141/CLBLM_M_B3 INT_L_X34Y141/IMUX_L17 INT_L_X34Y141/IMUX_L33 INT_L_X34Y141/LOGIC_OUTS_L8 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y141/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y141/INT_L.LOGIC_OUTS_L8->>IMUX_L17 INT_L_X34Y141/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

msti[hgrant][0]_INST_0_i_22_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_ER1BEG1 CLBLM_L_X34Y141/CLBLM_IMUX11 CLBLM_L_X34Y141/CLBLM_IMUX20 CLBLM_L_X34Y141/CLBLM_IMUX27 CLBLM_L_X34Y141/CLBLM_L_C2 CLBLM_L_X34Y141/CLBLM_M_A4 CLBLM_L_X34Y141/CLBLM_M_B4 CLBLM_R_X33Y141/CLBLM_ER1BEG1 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y141/CLBLM_L_A INT_L_X34Y141/ER1END1 INT_L_X34Y141/IMUX_L11 INT_L_X34Y141/IMUX_L20 INT_L_X34Y141/IMUX_L27 INT_R_X33Y141/ER1BEG1 INT_R_X33Y141/LOGIC_OUTS8 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X33Y141/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y141/INT_L.ER1END1->>IMUX_L11 INT_L_X34Y141/INT_L.ER1END1->>IMUX_L20 INT_L_X34Y141/INT_L.ER1END1->>IMUX_L27 INT_R_X33Y141/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

msti[hgrant][0]_INST_0_i_23_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX24 CLBLM_L_X34Y140/CLBLM_M_B5 CLBLM_L_X34Y141/CLBLM_IMUX1 CLBLM_L_X34Y141/CLBLM_IMUX23 CLBLM_L_X34Y141/CLBLM_IMUX24 CLBLM_L_X34Y141/CLBLM_L_C3 CLBLM_L_X34Y141/CLBLM_M_A3 CLBLM_L_X34Y141/CLBLM_M_B5 CLBLM_L_X34Y142/CLBLM_IMUX11 CLBLM_L_X34Y142/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y142/CLBLM_L_AMUX CLBLM_L_X34Y142/CLBLM_M_A4 INT_L_X34Y140/FAN_BOUNCE_S3_2 INT_L_X34Y140/IMUX_L24 INT_L_X34Y140/SL1END0 INT_L_X34Y141/FAN_ALT2 INT_L_X34Y141/FAN_BOUNCE2 INT_L_X34Y141/IMUX_L1 INT_L_X34Y141/IMUX_L23 INT_L_X34Y141/IMUX_L24 INT_L_X34Y141/SL1BEG0 INT_L_X34Y141/SR1BEG_S0 INT_L_X34Y141/SR1END3 INT_L_X34Y142/FAN_ALT5 INT_L_X34Y142/FAN_BOUNCE5 INT_L_X34Y142/IMUX_L11 INT_L_X34Y142/LOGIC_OUTS_L16 INT_L_X34Y142/SR1BEG3 INT_L_X34Y142/SR1END_N3_3 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y142/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X34Y140/INT_L.SL1END0->>IMUX_L24 INT_L_X34Y141/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y141/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X34Y141/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X34Y141/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X34Y141/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X34Y141/INT_L.SR1END3->>IMUX_L23 INT_L_X34Y141/INT_L.SR1END3->>SR1BEG_S0 INT_L_X34Y142/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y142/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X34Y142/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X34Y142/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

msti[hgrant][0]_INST_0_i_24_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_IMUX30 CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS11 CLBLM_L_X34Y141/CLBLM_L_C5 CLBLM_L_X34Y141/CLBLM_L_D INT_L_X34Y141/IMUX_L30 INT_L_X34Y141/LOGIC_OUTS_L11 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y141/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X34Y141/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_11_n_0 - 
wires: CLBLM_L_X36Y141/CLBLM_IMUX26 CLBLM_L_X36Y141/CLBLM_L_B4 CLBLM_R_X37Y141/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y141/CLBLM_M_A INT_L_X36Y141/IMUX_L26 INT_L_X36Y141/WR1END1 INT_R_X37Y141/LOGIC_OUTS12 INT_R_X37Y141/WR1BEG1 
pips: CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X37Y141/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y141/INT_L.WR1END1->>IMUX_L26 INT_R_X37Y141/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[defslv]__0 - 
wires: BRAM_INT_INTERFACE_L_X38Y140/INT_INTERFACE_WW2END2 BRAM_L_X38Y140/BRAM_WW2END2_0 CLBLL_L_X40Y140/CLBLL_IMUX28 CLBLL_L_X40Y140/CLBLL_IMUX43 CLBLL_L_X40Y140/CLBLL_LL_C4 CLBLL_L_X40Y140/CLBLL_LL_D6 CLBLL_L_X40Y140/CLBLL_NW2A3 CLBLM_L_X36Y139/CLBLM_IMUX44 CLBLM_L_X36Y139/CLBLM_M_D4 CLBLM_L_X36Y140/CLBLM_EL1BEG2 CLBLM_L_X36Y140/CLBLM_IMUX13 CLBLM_L_X36Y140/CLBLM_L_B6 CLBLM_L_X36Y140/CLBLM_NW2A3 CLBLM_L_X36Y141/CLBLM_IMUX15 CLBLM_L_X36Y141/CLBLM_M_B1 CLBLM_L_X36Y141/CLBLM_NE2A3 CLBLM_R_X37Y140/CLBLM_WW2END2 CLBLM_R_X37Y141/CLBLM_IMUX4 CLBLM_R_X37Y141/CLBLM_IMUX44 CLBLM_R_X37Y141/CLBLM_M_A6 CLBLM_R_X37Y141/CLBLM_M_D4 CLBLM_R_X39Y140/CLBLM_IMUX21 CLBLM_R_X39Y140/CLBLM_L_C4 CLBLM_R_X39Y140/CLBLM_NW2A3 CLBLM_R_X41Y138/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y138/CLBLM_L_CQ DSP_R_X35Y140/DSP_EL1BEG2_0 DSP_R_X35Y140/DSP_NE2A3_1 DSP_R_X35Y140/DSP_NW2A3_0 INT_INTERFACE_R_X35Y140/INT_INTERFACE_EL1BEG2 INT_INTERFACE_R_X35Y140/INT_INTERFACE_NW2A3 INT_INTERFACE_R_X35Y141/INT_INTERFACE_NE2A3 INT_L_X36Y139/IMUX_L44 INT_L_X36Y139/NW2BEG3 INT_L_X36Y139/SW2END2 INT_L_X36Y140/EL1END2 INT_L_X36Y140/IMUX_L13 INT_L_X36Y140/NW2A3 INT_L_X36Y141/IMUX_L15 INT_L_X36Y141/NE2END3 INT_L_X38Y140/WW2A2 INT_L_X40Y139/NW2BEG3 INT_L_X40Y139/WR1END3 INT_L_X40Y140/IMUX_L28 INT_L_X40Y140/IMUX_L43 INT_L_X40Y140/NW2A3 INT_L_X40Y140/NW2END2 INT_R_X35Y140/EL1BEG2 INT_R_X35Y140/NE2BEG3 INT_R_X35Y140/NW2END3 INT_R_X35Y141/NE2A3 INT_R_X37Y139/SW2A2 INT_R_X37Y140/NL1BEG2 INT_R_X37Y140/SW2BEG2 INT_R_X37Y140/WW2END2 INT_R_X37Y141/IMUX4 INT_R_X37Y141/IMUX44 INT_R_X37Y141/NL1END2 INT_R_X39Y140/IMUX21 INT_R_X39Y140/NW2END3 INT_R_X39Y140/WW2BEG2 INT_R_X41Y138/LOGIC_OUTS2 INT_R_X41Y138/NR1BEG2 INT_R_X41Y139/NR1END2 INT_R_X41Y139/NW2BEG2 INT_R_X41Y139/WR1BEG3 INT_R_X41Y140/NW2A2 VBRK_X89Y146/VBRK_EL1BEG2 VBRK_X89Y146/VBRK_NW2A3 VBRK_X89Y147/VBRK_NE2A3 VBRK_X99Y146/VBRK_NW2A3 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y138/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y139/INT_L.SW2END2->>IMUX_L44 INT_L_X36Y139/INT_L.SW2END2->>NW2BEG3 INT_L_X36Y140/INT_L.EL1END2->>IMUX_L13 INT_L_X36Y141/INT_L.NE2END3->>IMUX_L15 INT_L_X40Y139/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y140/INT_L.NW2END2->>IMUX_L28 INT_L_X40Y140/INT_L.NW2END2->>IMUX_L43 INT_R_X35Y140/INT_R.NW2END3->>EL1BEG2 INT_R_X35Y140/INT_R.NW2END3->>NE2BEG3 INT_R_X37Y140/INT_R.WW2END2->>NL1BEG2 INT_R_X37Y140/INT_R.WW2END2->>SW2BEG2 INT_R_X37Y141/INT_R.NL1END2->>IMUX4 INT_R_X37Y141/INT_R.NL1END2->>IMUX44 INT_R_X39Y140/INT_R.NW2END3->>IMUX21 INT_R_X39Y140/INT_R.NW2END3->>WW2BEG2 INT_R_X41Y138/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X41Y139/INT_R.NR1END2->>NW2BEG2 INT_R_X41Y139/INT_R.NR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

p_0_in186_in - 
wires: CLBLM_L_X36Y139/CLBLM_IMUX38 CLBLM_L_X36Y139/CLBLM_M_D3 CLBLM_L_X36Y140/CLBLM_IMUX26 CLBLM_L_X36Y140/CLBLM_L_B4 CLBLM_L_X36Y141/CLBLM_IMUX27 CLBLM_L_X36Y141/CLBLM_IMUX43 CLBLM_L_X36Y141/CLBLM_M_B4 CLBLM_L_X36Y141/CLBLM_M_D6 CLBLM_R_X37Y140/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y140/CLBLM_M_AMUX CLBLM_R_X37Y141/CLBLM_IMUX2 CLBLM_R_X37Y141/CLBLM_IMUX38 CLBLM_R_X37Y141/CLBLM_M_A2 CLBLM_R_X37Y141/CLBLM_M_D3 INT_L_X36Y139/IMUX_L38 INT_L_X36Y139/SR1END2 INT_L_X36Y140/IMUX_L26 INT_L_X36Y140/SR1BEG2 INT_L_X36Y140/WL1END1 INT_L_X36Y141/IMUX_L27 INT_L_X36Y141/IMUX_L43 INT_L_X36Y141/WR1END2 INT_R_X37Y140/LOGIC_OUTS20 INT_R_X37Y140/NL1BEG1 INT_R_X37Y140/WL1BEG1 INT_R_X37Y141/BYP_ALT4 INT_R_X37Y141/BYP_BOUNCE4 INT_R_X37Y141/IMUX2 INT_R_X37Y141/IMUX38 INT_R_X37Y141/NL1END1 INT_R_X37Y141/WR1BEG2 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X37Y140/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X36Y139/INT_L.SR1END2->>IMUX_L38 INT_L_X36Y140/INT_L.WL1END1->>IMUX_L26 INT_L_X36Y140/INT_L.WL1END1->>SR1BEG2 INT_L_X36Y141/INT_L.WR1END2->>IMUX_L27 INT_L_X36Y141/INT_L.WR1END2->>IMUX_L43 INT_R_X37Y140/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X37Y140/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_R_X37Y141/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y141/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X37Y141/INT_R.NL1END1->>BYP_ALT4 INT_R_X37Y141/INT_R.NL1END1->>IMUX2 INT_R_X37Y141/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

syncrregs.r_reg[cfgsel_n_0_] - 
wires: BRAM_INT_INTERFACE_L_X38Y141/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X44Y144/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y140/BRAM_WW2END3_1 BRAM_L_X44Y140/BRAM_EE2BEG2_4 CLBLL_L_X40Y138/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y138/CLBLL_L_BQ CLBLL_L_X40Y140/CLBLL_IMUX22 CLBLL_L_X40Y140/CLBLL_IMUX38 CLBLL_L_X40Y140/CLBLL_LL_C3 CLBLL_L_X40Y140/CLBLL_LL_D3 CLBLL_L_X40Y140/CLBLL_NW2A0 CLBLL_L_X40Y140/CLBLL_WR1END1 CLBLL_L_X40Y141/CLBLL_IMUX30 CLBLL_L_X40Y141/CLBLL_L_C5 CLBLL_L_X40Y143/CLBLL_EE2BEG0 CLBLL_L_X40Y144/CLBLL_IMUX30 CLBLL_L_X40Y144/CLBLL_IMUX36 CLBLL_L_X40Y144/CLBLL_L_C5 CLBLL_L_X40Y144/CLBLL_L_D2 CLBLL_L_X42Y141/CLBLL_IMUX23 CLBLL_L_X42Y141/CLBLL_L_C3 CLBLL_L_X42Y142/CLBLL_EL1BEG3 CLBLL_L_X42Y142/CLBLL_IMUX22 CLBLL_L_X42Y142/CLBLL_LL_C3 CLBLL_L_X42Y144/CLBLL_NE2A0 CLBLL_L_X42Y144/CLBLL_WR1END1 CLBLL_L_X42Y145/CLBLL_NW2A0 CLBLL_L_X42Y146/CLBLL_IMUX32 CLBLL_L_X42Y146/CLBLL_IMUX40 CLBLL_L_X42Y146/CLBLL_LL_C1 CLBLL_L_X42Y146/CLBLL_LL_D1 CLBLL_L_X42Y146/CLBLL_NE2A0 CLBLL_R_X45Y140/CLBLL_IMUX21 CLBLL_R_X45Y140/CLBLL_L_C4 CLBLL_R_X45Y141/CLBLL_IMUX31 CLBLL_R_X45Y141/CLBLL_LL_C5 CLBLL_R_X45Y142/CLBLL_IMUX21 CLBLL_R_X45Y142/CLBLL_IMUX22 CLBLL_R_X45Y142/CLBLL_LL_C3 CLBLL_R_X45Y142/CLBLL_L_C4 CLBLL_R_X45Y144/CLBLL_IMUX29 CLBLL_R_X45Y144/CLBLL_LL_C2 CLBLL_R_X45Y145/CLBLL_IMUX31 CLBLL_R_X45Y145/CLBLL_LL_C5 CLBLL_R_X45Y146/CLBLL_IMUX41 CLBLL_R_X45Y146/CLBLL_L_D1 CLBLM_L_X36Y139/CLBLM_IMUX47 CLBLM_L_X36Y139/CLBLM_M_D5 CLBLM_L_X36Y140/CLBLM_IMUX14 CLBLM_L_X36Y140/CLBLM_L_B1 CLBLM_L_X36Y141/CLBLM_IMUX12 CLBLM_L_X36Y141/CLBLM_M_B6 CLBLM_L_X36Y144/CLBLM_IMUX22 CLBLM_L_X36Y144/CLBLM_IMUX45 CLBLM_L_X36Y144/CLBLM_M_C3 CLBLM_L_X36Y144/CLBLM_M_D2 CLBLM_L_X36Y145/CLBLM_IMUX39 CLBLM_L_X36Y145/CLBLM_L_D3 CLBLM_L_X36Y146/CLBLM_IMUX31 CLBLM_L_X36Y146/CLBLM_M_C5 CLBLM_R_X37Y141/CLBLM_IMUX47 CLBLM_R_X37Y141/CLBLM_IMUX7 CLBLM_R_X37Y141/CLBLM_M_A1 CLBLM_R_X37Y141/CLBLM_M_D5 CLBLM_R_X37Y141/CLBLM_WW2END3 CLBLM_R_X37Y143/CLBLM_IMUX31 CLBLM_R_X37Y143/CLBLM_IMUX47 CLBLM_R_X37Y143/CLBLM_M_C5 CLBLM_R_X37Y143/CLBLM_M_D5 CLBLM_R_X37Y146/CLBLM_IMUX23 CLBLM_R_X37Y146/CLBLM_L_C3 CLBLM_R_X39Y140/CLBLM_IMUX32 CLBLM_R_X39Y140/CLBLM_IMUX33 CLBLM_R_X39Y140/CLBLM_L_C1 CLBLM_R_X39Y140/CLBLM_M_C1 CLBLM_R_X39Y140/CLBLM_NW2A0 CLBLM_R_X39Y140/CLBLM_WR1END1 CLBLM_R_X39Y142/CLBLM_IMUX32 CLBLM_R_X39Y142/CLBLM_M_C1 CLBLM_R_X39Y143/CLBLM_EE2BEG0 CLBLM_R_X39Y143/CLBLM_IMUX41 CLBLM_R_X39Y143/CLBLM_L_D1 CLBLM_R_X41Y142/CLBLM_EL1BEG3 CLBLM_R_X41Y143/CLBLM_IMUX32 CLBLM_R_X41Y143/CLBLM_IMUX44 CLBLM_R_X41Y143/CLBLM_M_C1 CLBLM_R_X41Y143/CLBLM_M_D4 CLBLM_R_X41Y144/CLBLM_IMUX42 CLBLM_R_X41Y144/CLBLM_L_D6 CLBLM_R_X41Y144/CLBLM_NE2A0 CLBLM_R_X41Y144/CLBLM_WR1END1 CLBLM_R_X41Y145/CLBLM_IMUX32 CLBLM_R_X41Y145/CLBLM_M_C1 CLBLM_R_X41Y145/CLBLM_NW2A0 CLBLM_R_X41Y146/CLBLM_NE2A0 CLBLM_R_X43Y142/CLBLM_IMUX35 CLBLM_R_X43Y142/CLBLM_IMUX43 CLBLM_R_X43Y142/CLBLM_M_C6 CLBLM_R_X43Y142/CLBLM_M_D6 CLBLM_R_X43Y143/CLBLM_IMUX23 CLBLM_R_X43Y143/CLBLM_L_C3 CLBLM_R_X43Y144/CLBLM_EE2BEG2 CLBLM_R_X43Y144/CLBLM_IMUX43 CLBLM_R_X43Y144/CLBLM_M_D6 INT_L_X36Y139/IMUX_L47 INT_L_X36Y139/SR1END3 INT_L_X36Y140/IMUX_L14 INT_L_X36Y140/SR1BEG3 INT_L_X36Y140/SR1END2 INT_L_X36Y140/SR1END_N3_3 INT_L_X36Y141/IMUX_L12 INT_L_X36Y141/SR1BEG2 INT_L_X36Y141/SR1END1 INT_L_X36Y142/SR1BEG1 INT_L_X36Y142/WR1END1 INT_L_X36Y143/WR1END_S1_0 INT_L_X36Y144/IMUX_L22 INT_L_X36Y144/IMUX_L45 INT_L_X36Y144/NL1BEG_N3 INT_L_X36Y144/NR1BEG3 INT_L_X36Y144/WR1END0 INT_L_X36Y145/IMUX_L39 INT_L_X36Y145/NE2BEG3 INT_L_X36Y145/NR1BEG3 INT_L_X36Y145/NR1END3 INT_L_X36Y146/IMUX_L31 INT_L_X36Y146/NE2A3 INT_L_X36Y146/NR1END3 INT_L_X38Y141/WW2A3 INT_L_X40Y138/LOGIC_OUTS_L1 INT_L_X40Y138/NL1BEG0 INT_L_X40Y138/NL1END_S3_0 INT_L_X40Y139/NL1END0 INT_L_X40Y139/NR1BEG0 INT_L_X40Y139/NW2BEG0 INT_L_X40Y140/IMUX_L22 INT_L_X40Y140/IMUX_L38 INT_L_X40Y140/NL1BEG_N3 INT_L_X40Y140/NR1BEG3 INT_L_X40Y140/NR1END0 INT_L_X40Y140/NW2A0 INT_L_X40Y140/WR1BEG1 INT_L_X40Y141/IMUX_L30 INT_L_X40Y141/NR1END3 INT_L_X40Y143/EE2A0 INT_L_X40Y144/BYP_ALT2 INT_L_X40Y144/BYP_BOUNCE2 INT_L_X40Y144/IMUX_L30 INT_L_X40Y144/IMUX_L36 INT_L_X40Y144/WL1END2 INT_L_X40Y145/BYP_BOUNCE_N3_2 INT_L_X42Y141/IMUX_L23 INT_L_X42Y141/SL1END3 INT_L_X42Y142/EL1BEG2 INT_L_X42Y142/EL1END3 INT_L_X42Y142/IMUX_L22 INT_L_X42Y142/NE2BEG3 INT_L_X42Y142/SL1BEG3 INT_L_X42Y143/NE2A3 INT_L_X42Y143/NE2END_S3_0 INT_L_X42Y144/NE2END0 INT_L_X42Y144/NW2BEG0 INT_L_X42Y144/WR1BEG1 INT_L_X42Y145/NE2END_S3_0 INT_L_X42Y145/NW2A0 INT_L_X42Y146/IMUX_L32 INT_L_X42Y146/IMUX_L40 INT_L_X42Y146/NE2END0 INT_L_X44Y140/SE2A2 INT_L_X44Y141/ER1BEG3 INT_L_X44Y141/SE2BEG2 INT_L_X44Y141/SW2END2 INT_L_X44Y144/EE2A2 INT_R_X37Y141/IMUX47 INT_R_X37Y141/IMUX7 INT_R_X37Y141/WW2END3 INT_R_X37Y142/NL1BEG_N3 INT_R_X37Y142/NR1BEG3 INT_R_X37Y142/WR1BEG1 INT_R_X37Y142/WW2END_N0_3 INT_R_X37Y143/IMUX31 INT_R_X37Y143/IMUX47 INT_R_X37Y143/NR1END3 INT_R_X37Y143/WR1BEG_S0 INT_R_X37Y144/WR1BEG0 INT_R_X37Y146/IMUX23 INT_R_X37Y146/NE2END3 INT_R_X39Y139/NW2END_S0_0 INT_R_X39Y140/IMUX32 INT_R_X39Y140/IMUX33 INT_R_X39Y140/NN2BEG0 INT_R_X39Y140/NW2END0 INT_R_X39Y140/WR1END1 INT_R_X39Y141/NN2A0 INT_R_X39Y141/NN2END_S2_0 INT_R_X39Y141/WW2BEG3 INT_R_X39Y142/IMUX32 INT_R_X39Y142/NN2END0 INT_R_X39Y142/NR1BEG0 INT_R_X39Y143/EE2BEG0 INT_R_X39Y143/IMUX41 INT_R_X39Y143/NR1END0 INT_R_X41Y142/EL1BEG3 INT_R_X41Y143/EE2END0 INT_R_X41Y143/EL1BEG_N3 INT_R_X41Y143/IMUX32 INT_R_X41Y143/IMUX44 INT_R_X41Y143/NE2BEG0 INT_R_X41Y143/SR1END1 INT_R_X41Y144/IMUX42 INT_R_X41Y144/NE2A0 INT_R_X41Y144/NW2END_S0_0 INT_R_X41Y144/SR1BEG1 INT_R_X41Y144/WL1BEG2 INT_R_X41Y144/WR1END1 INT_R_X41Y145/IMUX32 INT_R_X41Y145/NE2BEG0 INT_R_X41Y145/NW2END0 INT_R_X41Y146/NE2A0 INT_R_X43Y142/EL1END2 INT_R_X43Y142/IMUX35 INT_R_X43Y142/IMUX43 INT_R_X43Y143/IMUX23 INT_R_X43Y143/NE2END3 INT_R_X43Y143/NL1BEG2 INT_R_X43Y144/EE2BEG2 INT_R_X43Y144/IMUX43 INT_R_X43Y144/NL1END2 INT_R_X45Y140/IMUX21 INT_R_X45Y140/SE2END2 INT_R_X45Y141/ER1END3 INT_R_X45Y141/IMUX31 INT_R_X45Y141/SW2A2 INT_R_X45Y142/ER1END_N3_3 INT_R_X45Y142/IMUX21 INT_R_X45Y142/IMUX22 INT_R_X45Y142/SS2END2 INT_R_X45Y142/SW2BEG2 INT_R_X45Y143/SS2A2 INT_R_X45Y144/EE2END2 INT_R_X45Y144/IMUX29 INT_R_X45Y144/NR1BEG2 INT_R_X45Y144/SS2BEG2 INT_R_X45Y145/BYP_ALT3 INT_R_X45Y145/BYP_BOUNCE3 INT_R_X45Y145/IMUX31 INT_R_X45Y145/NL1BEG1 INT_R_X45Y145/NR1END2 INT_R_X45Y146/BYP_BOUNCE_N3_3 INT_R_X45Y146/IMUX41 INT_R_X45Y146/NL1END1 VBRK_X99Y146/VBRK_NW2A0 VBRK_X99Y146/VBRK_WR1END1 VBRK_X99Y149/VBRK_EE2BEG0 
pips: CLBLL_L_X40Y138/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X36Y139/INT_L.SR1END3->>IMUX_L47 INT_L_X36Y140/INT_L.SR1END2->>IMUX_L14 INT_L_X36Y140/INT_L.SR1END2->>SR1BEG3 INT_L_X36Y141/INT_L.SR1END1->>IMUX_L12 INT_L_X36Y141/INT_L.SR1END1->>SR1BEG2 INT_L_X36Y142/INT_L.WR1END1->>SR1BEG1 INT_L_X36Y144/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X36Y144/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X36Y144/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X36Y144/INT_L.WR1END0->>NL1BEG_N3 INT_L_X36Y145/INT_L.NR1END3->>IMUX_L39 INT_L_X36Y145/INT_L.NR1END3->>NE2BEG3 INT_L_X36Y145/INT_L.NR1END3->>NR1BEG3 INT_L_X36Y146/INT_L.NR1END3->>IMUX_L31 INT_L_X40Y138/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X40Y139/INT_L.NL1END0->>NR1BEG0 INT_L_X40Y139/INT_L.NL1END0->>NW2BEG0 INT_L_X40Y140/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X40Y140/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X40Y140/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X40Y140/INT_L.NR1END0->>NL1BEG_N3 INT_L_X40Y140/INT_L.NR1END0->>WR1BEG1 INT_L_X40Y141/INT_L.NR1END3->>IMUX_L30 INT_L_X40Y144/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y144/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X40Y144/INT_L.WL1END2->>BYP_ALT2 INT_L_X40Y144/INT_L.WL1END2->>IMUX_L36 INT_L_X42Y141/INT_L.SL1END3->>IMUX_L23 INT_L_X42Y142/INT_L.EL1END3->>EL1BEG2 INT_L_X42Y142/INT_L.EL1END3->>IMUX_L22 INT_L_X42Y142/INT_L.EL1END3->>NE2BEG3 INT_L_X42Y142/INT_L.EL1END3->>SL1BEG3 INT_L_X42Y144/INT_L.NE2END0->>NW2BEG0 INT_L_X42Y144/INT_L.NE2END0->>WR1BEG1 INT_L_X42Y146/INT_L.NE2END0->>IMUX_L32 INT_L_X42Y146/INT_L.NE2END0->>IMUX_L40 INT_L_X44Y141/INT_L.SW2END2->>ER1BEG3 INT_L_X44Y141/INT_L.SW2END2->>SE2BEG2 INT_R_X37Y141/INT_R.WW2END3->>IMUX47 INT_R_X37Y141/INT_R.WW2END3->>IMUX7 INT_R_X37Y142/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X37Y142/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X37Y142/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X37Y143/INT_R.NR1END3->>IMUX31 INT_R_X37Y143/INT_R.NR1END3->>IMUX47 INT_R_X37Y143/INT_R.NR1END3->>WR1BEG_S0 INT_R_X37Y146/INT_R.NE2END3->>IMUX23 INT_R_X39Y140/INT_R.NW2END0->>IMUX32 INT_R_X39Y140/INT_R.NW2END0->>NN2BEG0 INT_R_X39Y140/INT_R.WR1END1->>IMUX33 INT_R_X39Y141/INT_R.NN2END_S2_0->>WW2BEG3 INT_R_X39Y142/INT_R.NN2END0->>IMUX32 INT_R_X39Y142/INT_R.NN2END0->>NR1BEG0 INT_R_X39Y143/INT_R.NR1END0->>EE2BEG0 INT_R_X39Y143/INT_R.NR1END0->>IMUX41 INT_R_X41Y143/INT_R.EE2END0->>EL1BEG_N3 INT_R_X41Y143/INT_R.EE2END0->>IMUX32 INT_R_X41Y143/INT_R.EE2END0->>NE2BEG0 INT_R_X41Y143/INT_R.SR1END1->>IMUX44 INT_R_X41Y144/INT_R.NW2END_S0_0->>WL1BEG2 INT_R_X41Y144/INT_R.WR1END1->>IMUX42 INT_R_X41Y144/INT_R.WR1END1->>SR1BEG1 INT_R_X41Y145/INT_R.NW2END0->>IMUX32 INT_R_X41Y145/INT_R.NW2END0->>NE2BEG0 INT_R_X43Y142/INT_R.EL1END2->>IMUX35 INT_R_X43Y142/INT_R.EL1END2->>IMUX43 INT_R_X43Y143/INT_R.NE2END3->>IMUX23 INT_R_X43Y143/INT_R.NE2END3->>NL1BEG2 INT_R_X43Y144/INT_R.NL1END2->>EE2BEG2 INT_R_X43Y144/INT_R.NL1END2->>IMUX43 INT_R_X45Y140/INT_R.SE2END2->>IMUX21 INT_R_X45Y141/INT_R.ER1END3->>IMUX31 INT_R_X45Y142/INT_R.SS2END2->>IMUX21 INT_R_X45Y142/INT_R.SS2END2->>IMUX22 INT_R_X45Y142/INT_R.SS2END2->>SW2BEG2 INT_R_X45Y144/INT_R.EE2END2->>IMUX29 INT_R_X45Y144/INT_R.EE2END2->>NR1BEG2 INT_R_X45Y144/INT_R.EE2END2->>SS2BEG2 INT_R_X45Y145/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y145/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X45Y145/INT_R.NR1END2->>BYP_ALT3 INT_R_X45Y145/INT_R.NR1END2->>NL1BEG1 INT_R_X45Y146/INT_R.NL1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 41, 

syncrregs.r_reg[hmasterlockd]__0 - 
wires: CLBLM_L_X36Y139/CLBLM_IMUX1 CLBLM_L_X36Y139/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y139/CLBLM_M_A3 CLBLM_L_X36Y139/CLBLM_M_AQ CLBLM_L_X36Y140/CLBLM_IMUX16 CLBLM_L_X36Y140/CLBLM_L_B3 CLBLM_L_X36Y141/CLBLM_IMUX24 CLBLM_L_X36Y141/CLBLM_IMUX40 CLBLM_L_X36Y141/CLBLM_M_B5 CLBLM_L_X36Y141/CLBLM_M_D1 CLBLM_R_X37Y141/CLBLM_IMUX40 CLBLM_R_X37Y141/CLBLM_IMUX8 CLBLM_R_X37Y141/CLBLM_M_A5 CLBLM_R_X37Y141/CLBLM_M_D1 INT_L_X36Y139/IMUX_L1 INT_L_X36Y139/LOGIC_OUTS_L4 INT_L_X36Y139/NN2BEG0 INT_L_X36Y139/NR1BEG0 INT_L_X36Y140/IMUX_L16 INT_L_X36Y140/NE2BEG0 INT_L_X36Y140/NN2A0 INT_L_X36Y140/NN2END_S2_0 INT_L_X36Y140/NR1END0 INT_L_X36Y141/IMUX_L24 INT_L_X36Y141/IMUX_L40 INT_L_X36Y141/NE2A0 INT_L_X36Y141/NN2END0 INT_R_X37Y140/NE2END_S3_0 INT_R_X37Y141/IMUX40 INT_R_X37Y141/IMUX8 INT_R_X37Y141/NE2END0 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y139/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X36Y139/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X36Y139/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X36Y139/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X36Y140/INT_L.NR1END0->>IMUX_L16 INT_L_X36Y140/INT_L.NR1END0->>NE2BEG0 INT_L_X36Y141/INT_L.NN2END0->>IMUX_L24 INT_L_X36Y141/INT_L.NN2END0->>IMUX_L40 INT_R_X37Y141/INT_R.NE2END0->>IMUX40 INT_R_X37Y141/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

msti[hgrant][0]_INST_0_i_12_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y141/CLBLM_M_A CLBLM_L_X36Y140/CLBLM_IMUX47 CLBLM_L_X36Y140/CLBLM_M_D5 CLBLM_L_X36Y141/CLBLM_EE2A0 CLBLM_L_X36Y141/CLBLM_IMUX25 CLBLM_L_X36Y141/CLBLM_IMUX33 CLBLM_L_X36Y141/CLBLM_L_B5 CLBLM_L_X36Y141/CLBLM_L_C1 DSP_R_X35Y140/DSP_EE2A0_1 INT_INTERFACE_R_X35Y141/INT_INTERFACE_EE2A0 INT_L_X34Y141/EE2BEG0 INT_L_X34Y141/LOGIC_OUTS_L12 INT_L_X36Y140/FAN_BOUNCE_S3_4 INT_L_X36Y140/IMUX_L47 INT_L_X36Y141/EE2END0 INT_L_X36Y141/FAN_ALT4 INT_L_X36Y141/FAN_BOUNCE4 INT_L_X36Y141/IMUX_L25 INT_L_X36Y141/IMUX_L33 INT_R_X35Y141/EE2A0 VBRK_X89Y147/VBRK_EE2A0 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X34Y141/INT_L.LOGIC_OUTS_L12->>EE2BEG0 INT_L_X36Y140/INT_L.FAN_BOUNCE_S3_4->>IMUX_L47 INT_L_X36Y141/INT_L.EE2END0->>FAN_ALT4 INT_L_X36Y141/INT_L.EE2END0->>IMUX_L25 INT_L_X36Y141/INT_L.EE2END0->>IMUX_L33 INT_L_X36Y141/INT_L.FAN_ALT4->>FAN_BOUNCE4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

msti[hgrant][0]_INST_0_i_25_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_EL1BEG0 CLBLM_L_X34Y141/CLBLM_IMUX8 CLBLM_L_X34Y141/CLBLM_M_A5 CLBLM_R_X33Y141/CLBLM_EL1BEG0 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y141/CLBLM_L_B INT_L_X34Y140/EL1END_S3_0 INT_L_X34Y141/EL1END0 INT_L_X34Y141/IMUX_L8 INT_R_X33Y141/EL1BEG0 INT_R_X33Y141/LOGIC_OUTS9 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y141/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y141/INT_L.EL1END0->>IMUX_L8 INT_R_X33Y141/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_26_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_IMUX15 CLBLM_L_X34Y141/CLBLM_IMUX7 CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS15 CLBLM_L_X34Y141/CLBLM_M_A1 CLBLM_L_X34Y141/CLBLM_M_B1 CLBLM_L_X34Y141/CLBLM_M_D INT_L_X34Y141/IMUX_L15 INT_L_X34Y141/IMUX_L7 INT_L_X34Y141/LOGIC_OUTS_L15 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X34Y141/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X34Y141/INT_L.LOGIC_OUTS_L15->>IMUX_L15 INT_L_X34Y141/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

msti[hgrant][0]_INST_0_i_27_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX1 CLBLM_L_X34Y140/CLBLM_M_A3 CLBLM_L_X34Y141/CLBLM_IMUX18 CLBLM_L_X34Y141/CLBLM_IMUX2 CLBLM_L_X34Y141/CLBLM_IMUX42 CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y141/CLBLM_L_B CLBLM_L_X34Y141/CLBLM_L_D6 CLBLM_L_X34Y141/CLBLM_M_A2 CLBLM_L_X34Y141/CLBLM_M_B2 INT_L_X34Y140/IMUX_L1 INT_L_X34Y140/SE2A1 INT_L_X34Y140/WL1END0 INT_L_X34Y141/IMUX_L18 INT_L_X34Y141/IMUX_L2 INT_L_X34Y141/IMUX_L42 INT_L_X34Y141/LOGIC_OUTS_L9 INT_L_X34Y141/SE2BEG1 INT_R_X35Y140/SE2END1 INT_R_X35Y140/WL1BEG0 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X34Y141/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y140/INT_L.WL1END0->>IMUX_L1 INT_L_X34Y141/INT_L.LOGIC_OUTS_L9->>IMUX_L18 INT_L_X34Y141/INT_L.LOGIC_OUTS_L9->>IMUX_L2 INT_L_X34Y141/INT_L.LOGIC_OUTS_L9->>IMUX_L42 INT_L_X34Y141/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X35Y140/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

msti[hgrant][0]_INST_0_i_28_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX27 CLBLM_L_X34Y140/CLBLM_M_B4 CLBLM_L_X34Y141/CLBLM_IMUX4 CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y141/CLBLM_M_A6 CLBLM_L_X34Y141/CLBLM_M_C INT_L_X34Y140/IMUX_L27 INT_L_X34Y140/SE2A2 INT_L_X34Y140/WL1END1 INT_L_X34Y141/IMUX_L4 INT_L_X34Y141/LOGIC_OUTS_L14 INT_L_X34Y141/SE2BEG2 INT_R_X35Y140/SE2END2 INT_R_X35Y140/WL1BEG1 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X34Y141/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y140/INT_L.WL1END1->>IMUX_L27 INT_L_X34Y141/INT_L.LOGIC_OUTS_L14->>IMUX_L4 INT_L_X34Y141/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_R_X35Y140/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

msti[hgrant][0]_INST_0_i_13_n_0 - 
wires: CLBLM_L_X34Y142/CLBLM_IMUX12 CLBLM_L_X34Y142/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y142/CLBLM_M_A CLBLM_L_X34Y142/CLBLM_M_AMUX CLBLM_L_X34Y142/CLBLM_M_B6 INT_L_X34Y142/IMUX_L12 INT_L_X34Y142/LOGIC_OUTS_L20 
pips: CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X34Y142/CLBLM_L.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_L_X34Y142/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X34Y142/INT_L.LOGIC_OUTS_L20->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_29_n_0 - 
wires: CLBLM_L_X34Y142/CLBLM_IMUX4 CLBLM_L_X34Y142/CLBLM_M_A6 CLBLM_L_X34Y143/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y143/CLBLM_M_A INT_L_X34Y142/IMUX_L4 INT_L_X34Y142/SR1END1 INT_L_X34Y143/LOGIC_OUTS_L12 INT_L_X34Y143/SR1BEG1 
pips: CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X34Y143/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y142/INT_L.SR1END1->>IMUX_L4 INT_L_X34Y143/INT_L.LOGIC_OUTS_L12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_14_n_0 - 
wires: CLBLM_L_X34Y142/CLBLM_IMUX15 CLBLM_L_X34Y142/CLBLM_M_B1 CLBLM_L_X34Y143/CLBLM_LOGIC_OUTS20 CLBLM_L_X34Y143/CLBLM_M_AMUX INT_L_X34Y142/IMUX_L15 INT_L_X34Y142/SR1END3 INT_L_X34Y143/LOGIC_OUTS_L20 INT_L_X34Y143/SR1BEG3 INT_L_X34Y143/SR1END_N3_3 
pips: CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X34Y143/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X34Y142/INT_L.SR1END3->>IMUX_L15 INT_L_X34Y143/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_15_n_0 - 
wires: CLBLM_L_X34Y142/CLBLM_IMUX27 CLBLM_L_X34Y142/CLBLM_M_B4 CLBLM_L_X34Y143/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y143/CLBLM_M_B INT_L_X34Y142/IMUX_L27 INT_L_X34Y142/SL1END1 INT_L_X34Y143/LOGIC_OUTS_L13 INT_L_X34Y143/SL1BEG1 
pips: CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X34Y143/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y142/INT_L.SL1END1->>IMUX_L27 INT_L_X34Y143/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_16_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y141/CLBLM_M_B CLBLM_L_X34Y142/CLBLM_IMUX24 CLBLM_L_X34Y142/CLBLM_M_B5 INT_L_X34Y141/LOGIC_OUTS_L13 INT_L_X34Y141/NL1BEG0 INT_L_X34Y141/NL1END_S3_0 INT_L_X34Y142/IMUX_L24 INT_L_X34Y142/NL1END0 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y142/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X34Y141/INT_L.LOGIC_OUTS_L13->>NL1BEG0 INT_L_X34Y142/INT_L.NL1END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb - 
wires: CLBLM_L_X36Y139/CLBLM_IMUX8 CLBLM_L_X36Y139/CLBLM_M_A5 CLBLM_R_X37Y139/CLBLM_LOGIC_OUTS14 CLBLM_R_X37Y139/CLBLM_M_C INT_L_X36Y139/FAN_ALT7 INT_L_X36Y139/FAN_BOUNCE7 INT_L_X36Y139/IMUX_L8 INT_L_X36Y139/WL1END1 INT_R_X37Y139/LOGIC_OUTS14 INT_R_X37Y139/WL1BEG1 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y139/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y139/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y139/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X36Y139/INT_L.WL1END1->>FAN_ALT7 INT_R_X37Y139/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_30_n_0 - 
wires: CLBLM_L_X36Y139/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y139/CLBLM_L_AMUX CLBLM_R_X37Y139/CLBLM_IMUX31 CLBLM_R_X37Y139/CLBLM_M_C5 INT_L_X36Y139/ER1BEG3 INT_L_X36Y139/LOGIC_OUTS_L16 INT_R_X37Y139/ER1END3 INT_R_X37Y139/IMUX31 INT_R_X37Y140/ER1END_N3_3 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y139/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X36Y139/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X37Y139/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_19_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX32 CLBLM_L_X34Y140/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y140/CLBLM_M_A CLBLM_L_X34Y140/CLBLM_M_C1 INT_L_X34Y140/IMUX_L32 INT_L_X34Y140/LOGIC_OUTS_L12 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y140/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y140/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_31_n_0 - 
wires: CLBLM_L_X34Y140/CLBLM_IMUX11 CLBLM_L_X34Y140/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y140/CLBLM_M_A4 CLBLM_L_X34Y140/CLBLM_M_B INT_L_X34Y140/IMUX_L11 INT_L_X34Y140/LOGIC_OUTS_L13 
pips: CLBLM_L_X34Y140/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X34Y140/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y140/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_9_n_0 - 
wires: CLBLM_L_X36Y141/CLBLM_IMUX9 CLBLM_L_X36Y141/CLBLM_L_A5 CLBLM_R_X37Y141/CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y141/CLBLM_M_D INT_L_X36Y141/IMUX_L9 INT_L_X36Y141/SR1BEG_S0 INT_L_X36Y141/WR1END_S1_0 INT_L_X36Y142/WR1END0 INT_R_X37Y141/LOGIC_OUTS15 INT_R_X37Y141/WR1BEG_S0 INT_R_X37Y142/WR1BEG0 
pips: CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y141/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y141/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X36Y141/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X37Y141/INT_R.LOGIC_OUTS15->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_32_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_IMUX39 CLBLM_L_X34Y141/CLBLM_LOGIC_OUTS16 CLBLM_L_X34Y141/CLBLM_L_AMUX CLBLM_L_X34Y141/CLBLM_L_D3 INT_L_X34Y141/BYP_ALT3 INT_L_X34Y141/BYP_BOUNCE3 INT_L_X34Y141/IMUX_L39 INT_L_X34Y141/LOGIC_OUTS_L16 INT_L_X34Y142/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y141/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X34Y141/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X34Y141/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X34Y141/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_33_n_0 - 
wires: CLBLM_L_X34Y141/CLBLM_IMUX41 CLBLM_L_X34Y141/CLBLM_L_D1 CLBLM_L_X36Y141/CLBLM_WW2END1 CLBLM_R_X37Y141/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y141/CLBLM_M_B DSP_R_X35Y140/DSP_WW2END1_1 INT_INTERFACE_R_X35Y141/INT_INTERFACE_WW2END1 INT_L_X34Y141/IMUX_L41 INT_L_X34Y141/WL1END0 INT_L_X36Y141/WW2A1 INT_R_X35Y141/WL1BEG0 INT_R_X35Y141/WW2END1 INT_R_X37Y141/LOGIC_OUTS13 INT_R_X37Y141/WW2BEG1 VBRK_X89Y147/VBRK_WW2END1 
pips: CLBLM_L_X34Y141/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X37Y141/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y141/INT_L.WL1END0->>IMUX_L41 INT_R_X35Y141/INT_R.WW2END1->>WL1BEG0 INT_R_X37Y141/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_34_n_0 - 
wires: CLBLM_R_X33Y141/CLBLM_IMUX13 CLBLM_R_X33Y141/CLBLM_LOGIC_OUTS16 CLBLM_R_X33Y141/CLBLM_L_AMUX CLBLM_R_X33Y141/CLBLM_L_B6 INT_R_X33Y141/IMUX13 INT_R_X33Y141/LOGIC_OUTS16 
pips: CLBLM_R_X33Y141/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X33Y141/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X33Y141/INT_R.LOGIC_OUTS16->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hgrant][0]_INST_0_i_37_n_0 - 
wires: CLBLM_R_X37Y141/CLBLM_IMUX17 CLBLM_R_X37Y141/CLBLM_LOGIC_OUTS14 CLBLM_R_X37Y141/CLBLM_M_B3 CLBLM_R_X37Y141/CLBLM_M_C INT_R_X37Y140/FAN_BOUNCE_S3_6 INT_R_X37Y141/FAN_ALT6 INT_R_X37Y141/FAN_ALT7 INT_R_X37Y141/FAN_BOUNCE6 INT_R_X37Y141/FAN_BOUNCE7 INT_R_X37Y141/IMUX17 INT_R_X37Y141/LOGIC_OUTS14 
pips: CLBLM_R_X37Y141/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y141/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X37Y141/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X37Y141/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y141/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X37Y141/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X37Y141/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[0] - 
wires: CLBLL_L_X40Y141/CLBLL_IMUX20 CLBLL_L_X40Y141/CLBLL_L_C2 CLBLL_L_X40Y149/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y149/CLBLL_L_BQ INT_L_X40Y141/IMUX_L20 INT_L_X40Y141/SS2END1 INT_L_X40Y142/SS2A1 INT_L_X40Y143/SS2BEG1 INT_L_X40Y143/SS6END1 INT_L_X40Y144/SS6E1 INT_L_X40Y145/SS6D1 INT_L_X40Y146/SS6C1 INT_L_X40Y147/SS6B1 INT_L_X40Y148/SS6A1 INT_L_X40Y149/LOGIC_OUTS_L1 INT_L_X40Y149/SS6BEG1 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y149/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X40Y141/INT_L.SS2END1->>IMUX_L20 INT_L_X40Y143/INT_L.SS6END1->>SS2BEG1 INT_L_X40Y149/INT_L.LOGIC_OUTS_L1->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[cfga11]__0 - 
wires: BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y144/INT_INTERFACE_NW2A2 BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X44Y144/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_WW2END2 BRAM_L_X38Y140/BRAM_NW2A2_4 BRAM_L_X38Y140/BRAM_WL1END0_3 BRAM_L_X44Y140/BRAM_EE2BEG3_4 BRAM_L_X44Y140/BRAM_WW2END3_2 BRAM_L_X44Y145/BRAM_WW2END2_1 CLBLL_L_X40Y141/CLBLL_IMUX23 CLBLL_L_X40Y141/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y141/CLBLL_L_BQ CLBLL_L_X40Y141/CLBLL_L_C3 CLBLL_L_X40Y141/CLBLL_WL1END0 CLBLL_L_X40Y143/CLBLL_EE2BEG1 CLBLL_L_X40Y144/CLBLL_IMUX34 CLBLL_L_X40Y144/CLBLL_IMUX42 CLBLL_L_X40Y144/CLBLL_L_C6 CLBLL_L_X40Y144/CLBLL_L_D6 CLBLL_L_X40Y144/CLBLL_NE2A1 CLBLL_L_X42Y141/CLBLL_EE2A1 CLBLL_L_X42Y141/CLBLL_IMUX34 CLBLL_L_X42Y141/CLBLL_L_C6 CLBLL_L_X42Y142/CLBLL_IMUX35 CLBLL_L_X42Y142/CLBLL_LL_C6 CLBLL_L_X42Y144/CLBLL_EE2A1 CLBLL_L_X42Y144/CLBLL_WR1END2 CLBLL_L_X42Y145/CLBLL_WL1END1 CLBLL_L_X42Y146/CLBLL_IMUX35 CLBLL_L_X42Y146/CLBLL_IMUX43 CLBLL_L_X42Y146/CLBLL_LL_C6 CLBLL_L_X42Y146/CLBLL_LL_D6 CLBLL_R_X45Y140/CLBLL_IMUX23 CLBLL_R_X45Y140/CLBLL_L_C3 CLBLL_R_X45Y141/CLBLL_IMUX35 CLBLL_R_X45Y141/CLBLL_LL_C6 CLBLL_R_X45Y142/CLBLL_IMUX23 CLBLL_R_X45Y142/CLBLL_IMUX31 CLBLL_R_X45Y142/CLBLL_LL_C5 CLBLL_R_X45Y142/CLBLL_L_C3 CLBLL_R_X45Y144/CLBLL_IMUX31 CLBLL_R_X45Y144/CLBLL_LL_C5 CLBLL_R_X45Y145/CLBLL_IMUX22 CLBLL_R_X45Y145/CLBLL_LL_C3 CLBLL_R_X45Y146/CLBLL_IMUX36 CLBLL_R_X45Y146/CLBLL_L_D2 CLBLM_L_X36Y144/CLBLM_IMUX32 CLBLM_L_X36Y144/CLBLM_IMUX40 CLBLM_L_X36Y144/CLBLM_M_C1 CLBLM_L_X36Y144/CLBLM_M_D1 CLBLM_L_X36Y145/CLBLM_IMUX36 CLBLM_L_X36Y145/CLBLM_L_D2 CLBLM_L_X36Y146/CLBLM_IMUX29 CLBLM_L_X36Y146/CLBLM_M_C2 CLBLM_R_X37Y143/CLBLM_IMUX32 CLBLM_R_X37Y143/CLBLM_IMUX40 CLBLM_R_X37Y143/CLBLM_M_C1 CLBLM_R_X37Y143/CLBLM_M_D1 CLBLM_R_X37Y143/CLBLM_WL1END0 CLBLM_R_X37Y144/CLBLM_NW2A2 CLBLM_R_X37Y146/CLBLM_IMUX21 CLBLM_R_X37Y146/CLBLM_L_C4 CLBLM_R_X39Y140/CLBLM_IMUX28 CLBLM_R_X39Y140/CLBLM_M_C4 CLBLM_R_X39Y141/CLBLM_WL1END0 CLBLM_R_X39Y142/CLBLM_IMUX28 CLBLM_R_X39Y142/CLBLM_M_C4 CLBLM_R_X39Y143/CLBLM_EE2BEG1 CLBLM_R_X39Y143/CLBLM_IMUX42 CLBLM_R_X39Y143/CLBLM_L_D6 CLBLM_R_X39Y144/CLBLM_NE2A1 CLBLM_R_X41Y141/CLBLM_EE2A1 CLBLM_R_X41Y143/CLBLM_IMUX35 CLBLM_R_X41Y143/CLBLM_IMUX43 CLBLM_R_X41Y143/CLBLM_M_C6 CLBLM_R_X41Y143/CLBLM_M_D6 CLBLM_R_X41Y144/CLBLM_EE2A1 CLBLM_R_X41Y144/CLBLM_IMUX36 CLBLM_R_X41Y144/CLBLM_L_D2 CLBLM_R_X41Y144/CLBLM_WR1END2 CLBLM_R_X41Y145/CLBLM_IMUX35 CLBLM_R_X41Y145/CLBLM_M_C6 CLBLM_R_X41Y145/CLBLM_WL1END1 CLBLM_R_X43Y142/CLBLM_IMUX31 CLBLM_R_X43Y142/CLBLM_IMUX40 CLBLM_R_X43Y142/CLBLM_M_C5 CLBLM_R_X43Y142/CLBLM_M_D1 CLBLM_R_X43Y142/CLBLM_WW2END3 CLBLM_R_X43Y143/CLBLM_IMUX30 CLBLM_R_X43Y143/CLBLM_L_C5 CLBLM_R_X43Y144/CLBLM_EE2BEG3 CLBLM_R_X43Y144/CLBLM_IMUX38 CLBLM_R_X43Y144/CLBLM_M_D3 CLBLM_R_X43Y146/CLBLM_WW2END2 INT_L_X36Y144/IMUX_L32 INT_L_X36Y144/IMUX_L40 INT_L_X36Y144/WL1END0 INT_L_X36Y145/IMUX_L36 INT_L_X36Y145/NW2END2 INT_L_X36Y146/IMUX_L29 INT_L_X36Y146/WR1END3 INT_L_X38Y143/NW2BEG2 INT_L_X38Y143/WL1BEG0 INT_L_X38Y143/WR1END2 INT_L_X38Y144/NW2A2 INT_L_X40Y141/EE2BEG1 INT_L_X40Y141/IMUX_L23 INT_L_X40Y141/LOGIC_OUTS_L1 INT_L_X40Y141/NL1BEG0 INT_L_X40Y141/NL1END_S3_0 INT_L_X40Y141/WL1BEG0 INT_L_X40Y142/NL1END0 INT_L_X40Y143/EE2A1 INT_L_X40Y144/EE2BEG1 INT_L_X40Y144/IMUX_L34 INT_L_X40Y144/IMUX_L42 INT_L_X40Y144/NE2END1 INT_L_X42Y141/EE2END1 INT_L_X42Y141/IMUX_L34 INT_L_X42Y141/NR1BEG1 INT_L_X42Y142/EL1BEG0 INT_L_X42Y142/IMUX_L35 INT_L_X42Y142/NR1END1 INT_L_X42Y144/EE2END1 INT_L_X42Y144/WR1BEG2 INT_L_X42Y145/NW2END3 INT_L_X42Y145/WL1BEG1 INT_L_X42Y146/IMUX_L35 INT_L_X42Y146/IMUX_L43 INT_L_X42Y146/WL1END1 INT_L_X44Y142/WW2A3 INT_L_X44Y144/EE2A3 INT_L_X44Y146/WW2A2 INT_R_X37Y143/IMUX32 INT_R_X37Y143/IMUX40 INT_R_X37Y143/WL1END0 INT_R_X37Y144/NN2BEG2 INT_R_X37Y144/NW2BEG2 INT_R_X37Y144/NW2END2 INT_R_X37Y144/WL1BEG0 INT_R_X37Y145/NN2A2 INT_R_X37Y145/NW2A2 INT_R_X37Y146/IMUX21 INT_R_X37Y146/NN2END2 INT_R_X37Y146/WR1BEG3 INT_R_X39Y140/IMUX28 INT_R_X39Y140/SR1END1 INT_R_X39Y141/NN2BEG1 INT_R_X39Y141/SR1BEG1 INT_R_X39Y141/WL1END0 INT_R_X39Y142/IMUX28 INT_R_X39Y142/NN2A1 INT_R_X39Y142/SR1END1 INT_R_X39Y143/EE2BEG1 INT_R_X39Y143/IMUX42 INT_R_X39Y143/NE2BEG1 INT_R_X39Y143/NN2END1 INT_R_X39Y143/SR1BEG1 INT_R_X39Y143/WR1BEG2 INT_R_X39Y144/NE2A1 INT_R_X41Y141/EE2A1 INT_R_X41Y143/EE2END1 INT_R_X41Y143/IMUX35 INT_R_X41Y143/IMUX43 INT_R_X41Y144/EE2A1 INT_R_X41Y144/IMUX36 INT_R_X41Y144/WR1END2 INT_R_X41Y145/IMUX35 INT_R_X41Y145/WL1END1 INT_R_X43Y141/EL1END_S3_0 INT_R_X43Y142/EL1END0 INT_R_X43Y142/IMUX31 INT_R_X43Y142/IMUX40 INT_R_X43Y142/NR1BEG0 INT_R_X43Y142/WW2END3 INT_R_X43Y143/IMUX30 INT_R_X43Y143/NL1BEG_N3 INT_R_X43Y143/NR1BEG3 INT_R_X43Y143/NR1END0 INT_R_X43Y143/WW2END_N0_3 INT_R_X43Y144/EE2BEG3 INT_R_X43Y144/IMUX38 INT_R_X43Y144/NR1END3 INT_R_X43Y144/NW2BEG3 INT_R_X43Y145/NW2A3 INT_R_X43Y146/WL1BEG1 INT_R_X43Y146/WW2END2 INT_R_X45Y140/IMUX23 INT_R_X45Y140/SL1END3 INT_R_X45Y141/FAN_ALT3 INT_R_X45Y141/FAN_BOUNCE3 INT_R_X45Y141/IMUX35 INT_R_X45Y141/SL1BEG3 INT_R_X45Y141/SL1END3 INT_R_X45Y142/IMUX23 INT_R_X45Y142/IMUX31 INT_R_X45Y142/SL1BEG3 INT_R_X45Y142/SS2END3 INT_R_X45Y142/WW2BEG3 INT_R_X45Y143/SS2A3 INT_R_X45Y143/SS2END_N0_3 INT_R_X45Y144/EE2END3 INT_R_X45Y144/IMUX31 INT_R_X45Y144/NN2BEG3 INT_R_X45Y144/NR1BEG3 INT_R_X45Y144/SS2BEG3 INT_R_X45Y145/IMUX22 INT_R_X45Y145/NN2A3 INT_R_X45Y145/NR1END3 INT_R_X45Y146/FAN_ALT1 INT_R_X45Y146/FAN_BOUNCE1 INT_R_X45Y146/IMUX36 INT_R_X45Y146/NN2END3 INT_R_X45Y146/WW2BEG2 VBRK_X99Y147/VBRK_WL1END0 VBRK_X99Y149/VBRK_EE2BEG1 VBRK_X99Y150/VBRK_NE2A1 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y141/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X36Y144/INT_L.WL1END0->>IMUX_L32 INT_L_X36Y144/INT_L.WL1END0->>IMUX_L40 INT_L_X36Y145/INT_L.NW2END2->>IMUX_L36 INT_L_X36Y146/INT_L.WR1END3->>IMUX_L29 INT_L_X38Y143/INT_L.WR1END2->>NW2BEG2 INT_L_X38Y143/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y141/INT_L.LOGIC_OUTS_L1->>EE2BEG1 INT_L_X40Y141/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X40Y141/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X40Y141/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X40Y144/INT_L.NE2END1->>EE2BEG1 INT_L_X40Y144/INT_L.NE2END1->>IMUX_L34 INT_L_X40Y144/INT_L.NE2END1->>IMUX_L42 INT_L_X42Y141/INT_L.EE2END1->>IMUX_L34 INT_L_X42Y141/INT_L.EE2END1->>NR1BEG1 INT_L_X42Y142/INT_L.NR1END1->>EL1BEG0 INT_L_X42Y142/INT_L.NR1END1->>IMUX_L35 INT_L_X42Y144/INT_L.EE2END1->>WR1BEG2 INT_L_X42Y145/INT_L.NW2END3->>WL1BEG1 INT_L_X42Y146/INT_L.WL1END1->>IMUX_L35 INT_L_X42Y146/INT_L.WL1END1->>IMUX_L43 INT_R_X37Y143/INT_R.WL1END0->>IMUX32 INT_R_X37Y143/INT_R.WL1END0->>IMUX40 INT_R_X37Y144/INT_R.NW2END2->>NN2BEG2 INT_R_X37Y144/INT_R.NW2END2->>NW2BEG2 INT_R_X37Y144/INT_R.NW2END2->>WL1BEG0 INT_R_X37Y146/INT_R.NN2END2->>IMUX21 INT_R_X37Y146/INT_R.NN2END2->>WR1BEG3 INT_R_X39Y140/INT_R.SR1END1->>IMUX28 INT_R_X39Y141/INT_R.WL1END0->>NN2BEG1 INT_R_X39Y141/INT_R.WL1END0->>SR1BEG1 INT_R_X39Y142/INT_R.SR1END1->>IMUX28 INT_R_X39Y143/INT_R.NN2END1->>EE2BEG1 INT_R_X39Y143/INT_R.NN2END1->>IMUX42 INT_R_X39Y143/INT_R.NN2END1->>NE2BEG1 INT_R_X39Y143/INT_R.NN2END1->>SR1BEG1 INT_R_X39Y143/INT_R.NN2END1->>WR1BEG2 INT_R_X41Y143/INT_R.EE2END1->>IMUX35 INT_R_X41Y143/INT_R.EE2END1->>IMUX43 INT_R_X41Y144/INT_R.WR1END2->>IMUX36 INT_R_X41Y145/INT_R.WL1END1->>IMUX35 INT_R_X43Y142/INT_R.EL1END0->>IMUX40 INT_R_X43Y142/INT_R.EL1END0->>NR1BEG0 INT_R_X43Y142/INT_R.WW2END3->>IMUX31 INT_R_X43Y143/INT_R.NL1BEG_N3->>IMUX30 INT_R_X43Y143/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X43Y143/INT_R.NR1END0->>NL1BEG_N3 INT_R_X43Y144/INT_R.NR1END3->>EE2BEG3 INT_R_X43Y144/INT_R.NR1END3->>IMUX38 INT_R_X43Y144/INT_R.NR1END3->>NW2BEG3 INT_R_X43Y146/INT_R.WW2END2->>WL1BEG1 INT_R_X45Y140/INT_R.SL1END3->>IMUX23 INT_R_X45Y141/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y141/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X45Y141/INT_R.SL1END3->>FAN_ALT3 INT_R_X45Y141/INT_R.SL1END3->>SL1BEG3 INT_R_X45Y142/INT_R.SS2END3->>IMUX23 INT_R_X45Y142/INT_R.SS2END3->>IMUX31 INT_R_X45Y142/INT_R.SS2END3->>SL1BEG3 INT_R_X45Y142/INT_R.SS2END3->>WW2BEG3 INT_R_X45Y144/INT_R.EE2END3->>IMUX31 INT_R_X45Y144/INT_R.EE2END3->>NN2BEG3 INT_R_X45Y144/INT_R.EE2END3->>NR1BEG3 INT_R_X45Y144/INT_R.EE2END3->>SS2BEG3 INT_R_X45Y145/INT_R.NR1END3->>IMUX22 INT_R_X45Y146/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y146/INT_R.FAN_BOUNCE1->>IMUX36 INT_R_X45Y146/INT_R.NN2END3->>FAN_ALT1 INT_R_X45Y146/INT_R.NN2END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

syncrregs.r_reg[hrdatam]__0[0] - 
wires: CLBLL_L_X40Y141/CLBLL_IMUX33 CLBLL_L_X40Y141/CLBLL_LL_CQ CLBLL_L_X40Y141/CLBLL_LOGIC_OUTS6 CLBLL_L_X40Y141/CLBLL_L_C1 INT_L_X40Y141/FAN_ALT5 INT_L_X40Y141/FAN_BOUNCE5 INT_L_X40Y141/IMUX_L33 INT_L_X40Y141/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y141/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y141/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y141/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X40Y141/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][0]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y141/CLBLL_IMUX21 CLBLL_L_X40Y141/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y141/CLBLL_L_AMUX CLBLL_L_X40Y141/CLBLL_L_C4 INT_L_X40Y141/IMUX_L21 INT_L_X40Y141/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y141/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y141/INT_L.LOGIC_OUTS_L16->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][0]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hslave]__0[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_WW2A3 BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_WR1END1 BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_EE2A0 BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_EE2BEG0 BRAM_L_X38Y140/BRAM_WW2A3_3 BRAM_L_X38Y145/BRAM_WR1END1_1 BRAM_L_X44Y140/BRAM_EE2A0_2 BRAM_L_X44Y140/BRAM_EL1BEG3_2 BRAM_L_X44Y145/BRAM_EE2BEG0_1 CLBLL_L_X40Y139/CLBLL_SW2A0 CLBLL_L_X40Y140/CLBLL_BYP1 CLBLL_L_X40Y140/CLBLL_LL_AX CLBLL_L_X40Y141/CLBLL_BYP0 CLBLL_L_X40Y141/CLBLL_BYP1 CLBLL_L_X40Y141/CLBLL_LL_AX CLBLL_L_X40Y141/CLBLL_L_AX CLBLL_L_X40Y143/CLBLL_WR1END1 CLBLL_L_X40Y143/CLBLL_WW2A3 CLBLL_L_X40Y144/CLBLL_BYP0 CLBLL_L_X40Y144/CLBLL_L_AX CLBLL_L_X40Y145/CLBLL_BYP1 CLBLL_L_X40Y145/CLBLL_LL_AX CLBLL_L_X42Y141/CLBLL_BYP1 CLBLL_L_X42Y141/CLBLL_ER1BEG0 CLBLL_L_X42Y141/CLBLL_LL_AX CLBLL_L_X42Y142/CLBLL_BYP0 CLBLL_L_X42Y142/CLBLL_BYP1 CLBLL_L_X42Y142/CLBLL_LL_AX CLBLL_L_X42Y142/CLBLL_L_AX CLBLL_L_X42Y145/CLBLL_NE2A0 CLBLL_L_X42Y145/CLBLL_WR1END1 CLBLL_L_X42Y146/CLBLL_EE2BEG0 CLBLL_R_X45Y140/CLBLL_EE2A0 CLBLL_R_X45Y141/CLBLL_BYP0 CLBLL_R_X45Y141/CLBLL_L_AX CLBLL_R_X45Y142/CLBLL_BYP1 CLBLL_R_X45Y142/CLBLL_LL_AX CLBLL_R_X45Y143/CLBLL_BYP0 CLBLL_R_X45Y143/CLBLL_BYP1 CLBLL_R_X45Y143/CLBLL_LL_AX CLBLL_R_X45Y143/CLBLL_L_AX CLBLL_R_X45Y145/CLBLL_BYP1 CLBLL_R_X45Y145/CLBLL_LL_AX CLBLL_R_X45Y146/CLBLL_BYP0 CLBLL_R_X45Y146/CLBLL_L_AX CLBLM_L_X36Y143/CLBLM_BYP1 CLBLM_L_X36Y143/CLBLM_M_AX CLBLM_L_X36Y144/CLBLM_BYP0 CLBLM_L_X36Y144/CLBLM_BYP1 CLBLM_L_X36Y144/CLBLM_L_AX CLBLM_L_X36Y144/CLBLM_M_AX CLBLM_L_X36Y145/CLBLM_BYP0 CLBLM_L_X36Y145/CLBLM_L_AX CLBLM_L_X46Y140/CLBLM_BYP1 CLBLM_L_X46Y140/CLBLM_EE2A0 CLBLM_L_X46Y140/CLBLM_M_AX CLBLM_R_X37Y140/CLBLM_BYP1 CLBLM_R_X37Y140/CLBLM_M_AX CLBLM_R_X37Y143/CLBLM_BYP0 CLBLM_R_X37Y143/CLBLM_BYP1 CLBLM_R_X37Y143/CLBLM_L_AX CLBLM_R_X37Y143/CLBLM_M_AX CLBLM_R_X37Y143/CLBLM_WW2A3 CLBLM_R_X37Y146/CLBLM_BYP1 CLBLM_R_X37Y146/CLBLM_M_AX CLBLM_R_X37Y146/CLBLM_WR1END1 CLBLM_R_X39Y139/CLBLM_SW2A0 CLBLM_R_X39Y140/CLBLM_BYP0 CLBLM_R_X39Y140/CLBLM_L_AX CLBLM_R_X39Y143/CLBLM_BYP0 CLBLM_R_X39Y143/CLBLM_BYP1 CLBLM_R_X39Y143/CLBLM_L_AX CLBLM_R_X39Y143/CLBLM_M_AX CLBLM_R_X39Y143/CLBLM_WR1END1 CLBLM_R_X39Y143/CLBLM_WW2A3 CLBLM_R_X41Y140/CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y140/CLBLM_L_DQ CLBLM_R_X41Y141/CLBLM_ER1BEG0 CLBLM_R_X41Y142/CLBLM_BYP1 CLBLM_R_X41Y142/CLBLM_BYP3 CLBLM_R_X41Y142/CLBLM_M_AX CLBLM_R_X41Y142/CLBLM_M_CX CLBLM_R_X41Y144/CLBLM_BYP0 CLBLM_R_X41Y144/CLBLM_L_AX CLBLM_R_X41Y145/CLBLM_BYP1 CLBLM_R_X41Y145/CLBLM_M_AX CLBLM_R_X41Y145/CLBLM_NE2A0 CLBLM_R_X41Y145/CLBLM_WR1END1 CLBLM_R_X41Y146/CLBLM_BYP0 CLBLM_R_X41Y146/CLBLM_BYP1 CLBLM_R_X41Y146/CLBLM_EE2BEG0 CLBLM_R_X41Y146/CLBLM_L_AX CLBLM_R_X41Y146/CLBLM_M_AX CLBLM_R_X43Y142/CLBLM_BYP1 CLBLM_R_X43Y142/CLBLM_EE2A0 CLBLM_R_X43Y142/CLBLM_EL1BEG3 CLBLM_R_X43Y142/CLBLM_M_AX CLBLM_R_X43Y143/CLBLM_BYP0 CLBLM_R_X43Y143/CLBLM_L_AX CLBLM_R_X43Y144/CLBLM_BYP1 CLBLM_R_X43Y144/CLBLM_M_AX CLBLM_R_X43Y146/CLBLM_EE2BEG0 INT_L_X36Y142/SE2A0 INT_L_X36Y143/BYP_ALT1 INT_L_X36Y143/BYP_L1 INT_L_X36Y143/SE2BEG0 INT_L_X36Y143/SR1BEG_S0 INT_L_X36Y143/WW2END3 INT_L_X36Y144/BYP_ALT0 INT_L_X36Y144/BYP_ALT1 INT_L_X36Y144/BYP_BOUNCE0 INT_L_X36Y144/BYP_L0 INT_L_X36Y144/BYP_L1 INT_L_X36Y144/WW2END_N0_3 INT_L_X36Y145/BYP_ALT0 INT_L_X36Y145/BYP_L0 INT_L_X36Y145/SW2END0 INT_L_X38Y143/WW2BEG3 INT_L_X38Y143/WW2END3 INT_L_X38Y144/NN2BEG0 INT_L_X38Y144/WW2END_N0_3 INT_L_X38Y145/NN2A0 INT_L_X38Y145/NN2END_S2_0 INT_L_X38Y146/NN2END0 INT_L_X38Y146/WR1BEG1 INT_L_X40Y139/SW2A0 INT_L_X40Y140/BYP_ALT1 INT_L_X40Y140/BYP_L1 INT_L_X40Y140/SR1BEG_S0 INT_L_X40Y140/SW2BEG0 INT_L_X40Y140/WR1END_S1_0 INT_L_X40Y141/BYP_ALT0 INT_L_X40Y141/BYP_ALT1 INT_L_X40Y141/BYP_BOUNCE0 INT_L_X40Y141/BYP_L0 INT_L_X40Y141/BYP_L1 INT_L_X40Y141/WR1END0 INT_L_X40Y142/WR1END_S1_0 INT_L_X40Y143/NW2END_S0_0 INT_L_X40Y143/WR1BEG1 INT_L_X40Y143/WR1END0 INT_L_X40Y143/WW2BEG3 INT_L_X40Y144/BYP_ALT0 INT_L_X40Y144/BYP_L0 INT_L_X40Y144/NE2BEG0 INT_L_X40Y144/NW2END0 INT_L_X40Y145/BYP_ALT1 INT_L_X40Y145/BYP_L1 INT_L_X40Y145/NE2A0 INT_L_X40Y145/WR1END1 INT_L_X42Y141/BYP_ALT1 INT_L_X42Y141/BYP_L1 INT_L_X42Y141/ER1END0 INT_L_X42Y141/NR1BEG0 INT_L_X42Y142/BYP_ALT0 INT_L_X42Y142/BYP_ALT1 INT_L_X42Y142/BYP_L0 INT_L_X42Y142/BYP_L1 INT_L_X42Y142/EE2BEG0 INT_L_X42Y142/NE2BEG0 INT_L_X42Y142/NR1END0 INT_L_X42Y143/NE2A0 INT_L_X42Y144/NE2END_S3_0 INT_L_X42Y145/NE2END0 INT_L_X42Y145/WR1BEG1 INT_L_X42Y146/EE2A0 INT_L_X44Y140/EE2BEG0 INT_L_X44Y140/SS2END0 INT_L_X44Y141/SE2A0 INT_L_X44Y141/SS2A0 INT_L_X44Y142/EE2END0 INT_L_X44Y142/EL1END3 INT_L_X44Y142/ER1BEG_S0 INT_L_X44Y142/SE2BEG0 INT_L_X44Y142/SS2BEG0 INT_L_X44Y143/ER1BEG0 INT_L_X44Y146/EE2A0 INT_L_X46Y140/BYP_ALT1 INT_L_X46Y140/BYP_L1 INT_L_X46Y140/EE2END0 INT_R_X37Y140/BYP1 INT_R_X37Y140/BYP_ALT1 INT_R_X37Y140/SS2END0 INT_R_X37Y141/SS2A0 INT_R_X37Y142/NR1BEG0 INT_R_X37Y142/SE2END0 INT_R_X37Y142/SS2BEG0 INT_R_X37Y143/BYP0 INT_R_X37Y143/BYP1 INT_R_X37Y143/BYP_ALT0 INT_R_X37Y143/BYP_ALT1 INT_R_X37Y143/NR1END0 INT_R_X37Y143/WW2A3 INT_R_X37Y145/SW2A0 INT_R_X37Y146/BYP1 INT_R_X37Y146/BYP_ALT1 INT_R_X37Y146/SW2BEG0 INT_R_X37Y146/WR1END1 INT_R_X39Y139/NL1BEG0 INT_R_X39Y139/NL1END_S3_0 INT_R_X39Y139/SW2END0 INT_R_X39Y140/BYP0 INT_R_X39Y140/BYP_ALT0 INT_R_X39Y140/NL1END0 INT_R_X39Y142/FAN_BOUNCE_S3_2 INT_R_X39Y143/BYP0 INT_R_X39Y143/BYP1 INT_R_X39Y143/BYP_ALT0 INT_R_X39Y143/BYP_ALT1 INT_R_X39Y143/FAN_ALT2 INT_R_X39Y143/FAN_BOUNCE2 INT_R_X39Y143/WR1END1 INT_R_X39Y143/WW2A3 INT_R_X41Y140/ER1BEG_S0 INT_R_X41Y140/LOGIC_OUTS3 INT_R_X41Y140/NL1BEG2 INT_R_X41Y140/NN2BEG3 INT_R_X41Y140/WR1BEG_S0 INT_R_X41Y141/ER1BEG0 INT_R_X41Y141/NL1BEG1 INT_R_X41Y141/NL1END2 INT_R_X41Y141/NN2A3 INT_R_X41Y141/WR1BEG0 INT_R_X41Y142/BYP1 INT_R_X41Y142/BYP3 INT_R_X41Y142/BYP_ALT1 INT_R_X41Y142/BYP_ALT3 INT_R_X41Y142/NL1BEG0 INT_R_X41Y142/NL1END1 INT_R_X41Y142/NL1END_S3_0 INT_R_X41Y142/NN2END3 INT_R_X41Y142/NR1BEG1 INT_R_X41Y142/WR1BEG_S0 INT_R_X41Y143/NL1BEG0 INT_R_X41Y143/NL1END0 INT_R_X41Y143/NL1END_S3_0 INT_R_X41Y143/NR1END1 INT_R_X41Y143/NW2BEG0 INT_R_X41Y143/WR1BEG0 INT_R_X41Y144/BYP0 INT_R_X41Y144/BYP_ALT0 INT_R_X41Y144/NE2BEG0 INT_R_X41Y144/NE2END_S3_0 INT_R_X41Y144/NL1END0 INT_R_X41Y144/NW2A0 INT_R_X41Y145/BYP1 INT_R_X41Y145/BYP_ALT1 INT_R_X41Y145/NE2A0 INT_R_X41Y145/NE2END0 INT_R_X41Y145/NR1BEG0 INT_R_X41Y145/WR1BEG1 INT_R_X41Y145/WR1END1 INT_R_X41Y146/BYP0 INT_R_X41Y146/BYP1 INT_R_X41Y146/BYP_ALT0 INT_R_X41Y146/BYP_ALT1 INT_R_X41Y146/EE2BEG0 INT_R_X41Y146/NR1END0 INT_R_X43Y142/BYP1 INT_R_X43Y142/BYP_ALT1 INT_R_X43Y142/EE2A0 INT_R_X43Y142/EL1BEG3 INT_R_X43Y142/NE2END_S3_0 INT_R_X43Y142/SL1END0 INT_R_X43Y143/BYP0 INT_R_X43Y143/BYP_ALT0 INT_R_X43Y143/EL1BEG_N3 INT_R_X43Y143/NE2END0 INT_R_X43Y143/NR1BEG0 INT_R_X43Y143/SL1BEG0 INT_R_X43Y144/BYP1 INT_R_X43Y144/BYP_ALT1 INT_R_X43Y144/NR1END0 INT_R_X43Y146/EE2BEG0 INT_R_X43Y146/EE2END0 INT_R_X45Y140/EE2A0 INT_R_X45Y141/BYP0 INT_R_X45Y141/BYP_ALT0 INT_R_X45Y141/SE2END0 INT_R_X45Y142/BYP1 INT_R_X45Y142/BYP_ALT1 INT_R_X45Y142/SL1END0 INT_R_X45Y143/BYP0 INT_R_X45Y143/BYP1 INT_R_X45Y143/BYP_ALT0 INT_R_X45Y143/BYP_ALT1 INT_R_X45Y143/ER1END0 INT_R_X45Y143/SL1BEG0 INT_R_X45Y145/BYP1 INT_R_X45Y145/BYP_ALT1 INT_R_X45Y145/SL1END0 INT_R_X45Y146/BYP0 INT_R_X45Y146/BYP_ALT0 INT_R_X45Y146/EE2END0 INT_R_X45Y146/SL1BEG0 VBRK_X113Y146/VBRK_EE2A0 VBRK_X99Y145/VBRK_SW2A0 VBRK_X99Y149/VBRK_WR1END1 VBRK_X99Y149/VBRK_WW2A3 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y141/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y141/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y144/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y145/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y141/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y142/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y142/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y141/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y142/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y143/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y143/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y145/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y146/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X36Y143/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y144/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y144/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y145/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y140/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y140/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y143/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y143/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y146/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y140/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y143/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y143/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y140/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X41Y142/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y142/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y144/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y145/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y146/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y146/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y142/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y143/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y144/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X36Y143/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y143/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X36Y143/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X36Y143/INT_L.WW2END3->>SR1BEG_S0 INT_L_X36Y144/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X36Y144/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y144/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y144/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X36Y144/INT_L.WW2END_N0_3->>BYP_ALT0 INT_L_X36Y145/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y145/INT_L.SW2END0->>BYP_ALT0 INT_L_X38Y143/INT_L.WW2END3->>WW2BEG3 INT_L_X38Y144/INT_L.WW2END_N0_3->>NN2BEG0 INT_L_X38Y146/INT_L.NN2END0->>WR1BEG1 INT_L_X40Y140/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y140/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X40Y140/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X40Y140/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X40Y141/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y141/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y141/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y141/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X40Y141/INT_L.WR1END0->>BYP_ALT0 INT_L_X40Y143/INT_L.NW2END_S0_0->>WW2BEG3 INT_L_X40Y143/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y144/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y144/INT_L.NW2END0->>BYP_ALT0 INT_L_X40Y144/INT_L.NW2END0->>NE2BEG0 INT_L_X40Y145/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y145/INT_L.WR1END1->>BYP_ALT1 INT_L_X42Y141/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y141/INT_L.ER1END0->>BYP_ALT1 INT_L_X42Y141/INT_L.ER1END0->>NR1BEG0 INT_L_X42Y142/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y142/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y142/INT_L.NR1END0->>BYP_ALT0 INT_L_X42Y142/INT_L.NR1END0->>BYP_ALT1 INT_L_X42Y142/INT_L.NR1END0->>EE2BEG0 INT_L_X42Y142/INT_L.NR1END0->>NE2BEG0 INT_L_X42Y145/INT_L.NE2END0->>WR1BEG1 INT_L_X44Y140/INT_L.SS2END0->>EE2BEG0 INT_L_X44Y142/INT_L.EE2END0->>SE2BEG0 INT_L_X44Y142/INT_L.EE2END0->>SS2BEG0 INT_L_X44Y142/INT_L.EL1END3->>ER1BEG_S0 INT_L_X46Y140/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y140/INT_L.EE2END0->>BYP_ALT1 INT_R_X37Y140/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y140/INT_R.SS2END0->>BYP_ALT1 INT_R_X37Y142/INT_R.SE2END0->>NR1BEG0 INT_R_X37Y142/INT_R.SE2END0->>SS2BEG0 INT_R_X37Y143/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y143/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y143/INT_R.NR1END0->>BYP_ALT0 INT_R_X37Y143/INT_R.NR1END0->>BYP_ALT1 INT_R_X37Y146/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y146/INT_R.WR1END1->>BYP_ALT1 INT_R_X37Y146/INT_R.WR1END1->>SW2BEG0 INT_R_X39Y139/INT_R.SW2END0->>NL1BEG0 INT_R_X39Y140/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y140/INT_R.NL1END0->>BYP_ALT0 INT_R_X39Y143/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y143/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y143/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y143/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X39Y143/INT_R.WR1END1->>BYP_ALT1 INT_R_X39Y143/INT_R.WR1END1->>FAN_ALT2 INT_R_X41Y140/INT_R.LOGIC_OUTS3->>ER1BEG_S0 INT_R_X41Y140/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X41Y140/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X41Y140/INT_R.LOGIC_OUTS3->>WR1BEG_S0 INT_R_X41Y141/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y142/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y142/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y142/INT_R.NL1END1->>BYP_ALT1 INT_R_X41Y142/INT_R.NL1END1->>NL1BEG0 INT_R_X41Y142/INT_R.NL1END1->>NR1BEG1 INT_R_X41Y142/INT_R.NN2END3->>BYP_ALT3 INT_R_X41Y142/INT_R.NN2END3->>WR1BEG_S0 INT_R_X41Y143/INT_R.NL1END0->>NW2BEG0 INT_R_X41Y143/INT_R.NR1END1->>NL1BEG0 INT_R_X41Y144/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y144/INT_R.NL1END0->>BYP_ALT0 INT_R_X41Y144/INT_R.NL1END0->>NE2BEG0 INT_R_X41Y145/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y145/INT_R.NE2END0->>NR1BEG0 INT_R_X41Y145/INT_R.NE2END0->>WR1BEG1 INT_R_X41Y145/INT_R.WR1END1->>BYP_ALT1 INT_R_X41Y146/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y146/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y146/INT_R.NR1END0->>BYP_ALT0 INT_R_X41Y146/INT_R.NR1END0->>BYP_ALT1 INT_R_X41Y146/INT_R.NR1END0->>EE2BEG0 INT_R_X43Y142/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y142/INT_R.SL1END0->>BYP_ALT1 INT_R_X43Y143/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y143/INT_R.NE2END0->>BYP_ALT0 INT_R_X43Y143/INT_R.NE2END0->>EL1BEG_N3 INT_R_X43Y143/INT_R.NE2END0->>NR1BEG0 INT_R_X43Y143/INT_R.NE2END0->>SL1BEG0 INT_R_X43Y144/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y144/INT_R.NR1END0->>BYP_ALT1 INT_R_X43Y146/INT_R.EE2END0->>EE2BEG0 INT_R_X45Y141/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y141/INT_R.SE2END0->>BYP_ALT0 INT_R_X45Y142/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y142/INT_R.SL1END0->>BYP_ALT1 INT_R_X45Y143/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y143/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y143/INT_R.ER1END0->>BYP_ALT0 INT_R_X45Y143/INT_R.ER1END0->>BYP_ALT1 INT_R_X45Y143/INT_R.ER1END0->>SL1BEG0 INT_R_X45Y145/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y145/INT_R.SL1END0->>BYP_ALT1 INT_R_X45Y146/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y146/INT_R.EE2END0->>BYP_ALT0 INT_R_X45Y146/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 36, 

syncrregs.r_reg[hslave]__0[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y140/INT_INTERFACE_WW2END0 BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X44Y141/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y144/INT_INTERFACE_EE2BEG0 BRAM_L_X38Y140/BRAM_WL1END1_3 BRAM_L_X38Y140/BRAM_WW2END0_0 BRAM_L_X44Y140/BRAM_EE2BEG0_1 BRAM_L_X44Y140/BRAM_EE2BEG0_4 CLBLL_L_X40Y140/CLBLL_IMUX17 CLBLL_L_X40Y140/CLBLL_IMUX8 CLBLL_L_X40Y140/CLBLL_LL_A5 CLBLL_L_X40Y140/CLBLL_LL_B3 CLBLL_L_X40Y140/CLBLL_WL1END0 CLBLL_L_X40Y141/CLBLL_IMUX1 CLBLL_L_X40Y141/CLBLL_IMUX17 CLBLL_L_X40Y141/CLBLL_IMUX25 CLBLL_L_X40Y141/CLBLL_IMUX9 CLBLL_L_X40Y141/CLBLL_LL_A3 CLBLL_L_X40Y141/CLBLL_LL_B3 CLBLL_L_X40Y141/CLBLL_L_A5 CLBLL_L_X40Y141/CLBLL_L_B5 CLBLL_L_X40Y143/CLBLL_WL1END1 CLBLL_L_X40Y144/CLBLL_IMUX0 CLBLL_L_X40Y144/CLBLL_IMUX16 CLBLL_L_X40Y144/CLBLL_L_A3 CLBLL_L_X40Y144/CLBLL_L_B3 CLBLL_L_X40Y145/CLBLL_IMUX1 CLBLL_L_X40Y145/CLBLL_IMUX17 CLBLL_L_X40Y145/CLBLL_LL_A3 CLBLL_L_X40Y145/CLBLL_LL_B3 CLBLL_L_X42Y141/CLBLL_IMUX1 CLBLL_L_X42Y141/CLBLL_IMUX17 CLBLL_L_X42Y141/CLBLL_LL_A3 CLBLL_L_X42Y141/CLBLL_LL_B3 CLBLL_L_X42Y141/CLBLL_NE2A2 CLBLL_L_X42Y142/CLBLL_EL1BEG0 CLBLL_L_X42Y142/CLBLL_IMUX1 CLBLL_L_X42Y142/CLBLL_IMUX16 CLBLL_L_X42Y142/CLBLL_IMUX17 CLBLL_L_X42Y142/CLBLL_IMUX9 CLBLL_L_X42Y142/CLBLL_LL_A3 CLBLL_L_X42Y142/CLBLL_LL_B3 CLBLL_L_X42Y142/CLBLL_L_A5 CLBLL_L_X42Y142/CLBLL_L_B3 CLBLL_R_X45Y140/CLBLL_SE2A0 CLBLL_R_X45Y141/CLBLL_IMUX0 CLBLL_R_X45Y141/CLBLL_IMUX16 CLBLL_R_X45Y141/CLBLL_L_A3 CLBLL_R_X45Y141/CLBLL_L_B3 CLBLL_R_X45Y142/CLBLL_IMUX1 CLBLL_R_X45Y142/CLBLL_IMUX24 CLBLL_R_X45Y142/CLBLL_LL_A3 CLBLL_R_X45Y142/CLBLL_LL_B5 CLBLL_R_X45Y142/CLBLL_SW2A0 CLBLL_R_X45Y143/CLBLL_IMUX24 CLBLL_R_X45Y143/CLBLL_IMUX25 CLBLL_R_X45Y143/CLBLL_IMUX8 CLBLL_R_X45Y143/CLBLL_IMUX9 CLBLL_R_X45Y143/CLBLL_LL_A5 CLBLL_R_X45Y143/CLBLL_LL_B5 CLBLL_R_X45Y143/CLBLL_L_A5 CLBLL_R_X45Y143/CLBLL_L_B5 CLBLL_R_X45Y143/CLBLL_SE2A0 CLBLL_R_X45Y145/CLBLL_IMUX1 CLBLL_R_X45Y145/CLBLL_IMUX17 CLBLL_R_X45Y145/CLBLL_LL_A3 CLBLL_R_X45Y145/CLBLL_LL_B3 CLBLL_R_X45Y145/CLBLL_NE2A0 CLBLL_R_X45Y145/CLBLL_WR1END1 CLBLL_R_X45Y146/CLBLL_IMUX0 CLBLL_R_X45Y146/CLBLL_IMUX16 CLBLL_R_X45Y146/CLBLL_L_A3 CLBLL_R_X45Y146/CLBLL_L_B3 CLBLM_L_X36Y143/CLBLM_IMUX1 CLBLM_L_X36Y143/CLBLM_IMUX17 CLBLM_L_X36Y143/CLBLM_M_A3 CLBLM_L_X36Y143/CLBLM_M_B3 CLBLM_L_X36Y144/CLBLM_IMUX0 CLBLM_L_X36Y144/CLBLM_IMUX16 CLBLM_L_X36Y144/CLBLM_IMUX24 CLBLM_L_X36Y144/CLBLM_IMUX8 CLBLM_L_X36Y144/CLBLM_L_A3 CLBLM_L_X36Y144/CLBLM_L_B3 CLBLM_L_X36Y144/CLBLM_M_A5 CLBLM_L_X36Y144/CLBLM_M_B5 CLBLM_L_X36Y145/CLBLM_IMUX0 CLBLM_L_X36Y145/CLBLM_IMUX16 CLBLM_L_X36Y145/CLBLM_L_A3 CLBLM_L_X36Y145/CLBLM_L_B3 CLBLM_L_X46Y140/CLBLM_IMUX24 CLBLM_L_X46Y140/CLBLM_IMUX8 CLBLM_L_X46Y140/CLBLM_M_A5 CLBLM_L_X46Y140/CLBLM_M_B5 CLBLM_L_X46Y140/CLBLM_SE2A0 CLBLM_L_X46Y142/CLBLM_SW2A0 CLBLM_L_X46Y143/CLBLM_SE2A0 CLBLM_L_X46Y145/CLBLM_NE2A0 CLBLM_L_X46Y145/CLBLM_WR1END1 CLBLM_R_X37Y140/CLBLM_IMUX1 CLBLM_R_X37Y140/CLBLM_IMUX17 CLBLM_R_X37Y140/CLBLM_M_A3 CLBLM_R_X37Y140/CLBLM_M_B3 CLBLM_R_X37Y140/CLBLM_WW2END0 CLBLM_R_X37Y143/CLBLM_IMUX0 CLBLM_R_X37Y143/CLBLM_IMUX16 CLBLM_R_X37Y143/CLBLM_IMUX24 CLBLM_R_X37Y143/CLBLM_IMUX8 CLBLM_R_X37Y143/CLBLM_L_A3 CLBLM_R_X37Y143/CLBLM_L_B3 CLBLM_R_X37Y143/CLBLM_M_A5 CLBLM_R_X37Y143/CLBLM_M_B5 CLBLM_R_X37Y143/CLBLM_WL1END1 CLBLM_R_X37Y146/CLBLM_IMUX1 CLBLM_R_X37Y146/CLBLM_IMUX17 CLBLM_R_X37Y146/CLBLM_M_A3 CLBLM_R_X37Y146/CLBLM_M_B3 CLBLM_R_X39Y140/CLBLM_IMUX25 CLBLM_R_X39Y140/CLBLM_IMUX9 CLBLM_R_X39Y140/CLBLM_L_A5 CLBLM_R_X39Y140/CLBLM_L_B5 CLBLM_R_X39Y140/CLBLM_WL1END0 CLBLM_R_X39Y143/CLBLM_IMUX0 CLBLM_R_X39Y143/CLBLM_IMUX16 CLBLM_R_X39Y143/CLBLM_IMUX24 CLBLM_R_X39Y143/CLBLM_IMUX8 CLBLM_R_X39Y143/CLBLM_L_A3 CLBLM_R_X39Y143/CLBLM_L_B3 CLBLM_R_X39Y143/CLBLM_M_A5 CLBLM_R_X39Y143/CLBLM_M_B5 CLBLM_R_X39Y143/CLBLM_WL1END1 CLBLM_R_X41Y140/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y140/CLBLM_L_CQ CLBLM_R_X41Y141/CLBLM_NE2A2 CLBLM_R_X41Y142/CLBLM_EL1BEG0 CLBLM_R_X41Y142/CLBLM_IMUX22 CLBLM_R_X41Y142/CLBLM_IMUX24 CLBLM_R_X41Y142/CLBLM_IMUX38 CLBLM_R_X41Y142/CLBLM_IMUX8 CLBLM_R_X41Y142/CLBLM_M_A5 CLBLM_R_X41Y142/CLBLM_M_B5 CLBLM_R_X41Y142/CLBLM_M_C3 CLBLM_R_X41Y142/CLBLM_M_D3 CLBLM_R_X41Y144/CLBLM_IMUX25 CLBLM_R_X41Y144/CLBLM_IMUX9 CLBLM_R_X41Y144/CLBLM_L_A5 CLBLM_R_X41Y144/CLBLM_L_B5 CLBLM_R_X41Y145/CLBLM_IMUX24 CLBLM_R_X41Y145/CLBLM_IMUX8 CLBLM_R_X41Y145/CLBLM_M_A5 CLBLM_R_X41Y145/CLBLM_M_B5 CLBLM_R_X41Y146/CLBLM_IMUX1 CLBLM_R_X41Y146/CLBLM_IMUX17 CLBLM_R_X41Y146/CLBLM_IMUX25 CLBLM_R_X41Y146/CLBLM_IMUX9 CLBLM_R_X41Y146/CLBLM_L_A5 CLBLM_R_X41Y146/CLBLM_L_B5 CLBLM_R_X41Y146/CLBLM_M_A3 CLBLM_R_X41Y146/CLBLM_M_B3 CLBLM_R_X43Y141/CLBLM_EE2BEG0 CLBLM_R_X43Y142/CLBLM_IMUX1 CLBLM_R_X43Y142/CLBLM_IMUX17 CLBLM_R_X43Y142/CLBLM_M_A3 CLBLM_R_X43Y142/CLBLM_M_B3 CLBLM_R_X43Y143/CLBLM_IMUX0 CLBLM_R_X43Y143/CLBLM_IMUX16 CLBLM_R_X43Y143/CLBLM_L_A3 CLBLM_R_X43Y143/CLBLM_L_B3 CLBLM_R_X43Y144/CLBLM_EE2BEG0 CLBLM_R_X43Y144/CLBLM_IMUX24 CLBLM_R_X43Y144/CLBLM_IMUX8 CLBLM_R_X43Y144/CLBLM_M_A5 CLBLM_R_X43Y144/CLBLM_M_B5 INT_L_X36Y143/IMUX_L1 INT_L_X36Y143/IMUX_L17 INT_L_X36Y143/NL1BEG0 INT_L_X36Y143/NL1END_S3_0 INT_L_X36Y143/WL1END0 INT_L_X36Y144/IMUX_L0 INT_L_X36Y144/IMUX_L16 INT_L_X36Y144/IMUX_L24 INT_L_X36Y144/IMUX_L8 INT_L_X36Y144/NL1END0 INT_L_X36Y144/NR1BEG0 INT_L_X36Y145/IMUX_L0 INT_L_X36Y145/IMUX_L16 INT_L_X36Y145/NE2BEG0 INT_L_X36Y145/NR1END0 INT_L_X36Y146/NE2A0 INT_L_X38Y140/WW2A0 INT_L_X38Y143/WL1BEG1 INT_L_X38Y143/WR1END3 INT_L_X40Y139/FAN_BOUNCE_S3_6 INT_L_X40Y140/FAN_ALT6 INT_L_X40Y140/FAN_ALT7 INT_L_X40Y140/FAN_BOUNCE6 INT_L_X40Y140/FAN_BOUNCE7 INT_L_X40Y140/IMUX_L17 INT_L_X40Y140/IMUX_L8 INT_L_X40Y140/NL1BEG1 INT_L_X40Y140/WL1BEG0 INT_L_X40Y140/WL1END1 INT_L_X40Y141/IMUX_L1 INT_L_X40Y141/IMUX_L17 INT_L_X40Y141/IMUX_L25 INT_L_X40Y141/IMUX_L9 INT_L_X40Y141/NE2BEG1 INT_L_X40Y141/NL1END1 INT_L_X40Y142/NE2A1 INT_L_X40Y143/SR1END2 INT_L_X40Y143/WL1BEG1 INT_L_X40Y144/FAN_ALT7 INT_L_X40Y144/FAN_BOUNCE7 INT_L_X40Y144/IMUX_L0 INT_L_X40Y144/IMUX_L16 INT_L_X40Y144/NL1BEG1 INT_L_X40Y144/SR1BEG2 INT_L_X40Y144/WR1END2 INT_L_X40Y145/IMUX_L1 INT_L_X40Y145/IMUX_L17 INT_L_X40Y145/NE2BEG1 INT_L_X40Y145/NL1END1 INT_L_X40Y146/NE2A1 INT_L_X42Y141/EL1END_S3_0 INT_L_X42Y141/FAN_ALT5 INT_L_X42Y141/FAN_BOUNCE5 INT_L_X42Y141/IMUX_L1 INT_L_X42Y141/IMUX_L17 INT_L_X42Y141/NE2BEG2 INT_L_X42Y141/NE2END2 INT_L_X42Y141/NL1BEG1 INT_L_X42Y141/SE2A0 INT_L_X42Y142/EL1END0 INT_L_X42Y142/IMUX_L1 INT_L_X42Y142/IMUX_L16 INT_L_X42Y142/IMUX_L17 INT_L_X42Y142/IMUX_L9 INT_L_X42Y142/NE2A2 INT_L_X42Y142/NL1END1 INT_L_X42Y142/NR1BEG1 INT_L_X42Y142/SE2BEG0 INT_L_X42Y143/EL1BEG0 INT_L_X42Y143/NR1END1 INT_L_X44Y141/EE2A0 INT_L_X44Y144/EE2A0 INT_L_X46Y140/IMUX_L24 INT_L_X46Y140/IMUX_L8 INT_L_X46Y140/SE2END0 INT_L_X46Y142/SW2A0 INT_L_X46Y143/SE2END0 INT_L_X46Y143/SW2BEG0 INT_L_X46Y144/NE2END_S3_0 INT_L_X46Y145/NE2END0 INT_L_X46Y145/WR1BEG1 INT_R_X37Y140/IMUX1 INT_R_X37Y140/IMUX17 INT_R_X37Y140/WW2END0 INT_R_X37Y143/FAN_ALT7 INT_R_X37Y143/FAN_BOUNCE7 INT_R_X37Y143/IMUX0 INT_R_X37Y143/IMUX16 INT_R_X37Y143/IMUX24 INT_R_X37Y143/IMUX8 INT_R_X37Y143/WL1BEG0 INT_R_X37Y143/WL1END1 INT_R_X37Y145/NE2END_S3_0 INT_R_X37Y146/IMUX1 INT_R_X37Y146/IMUX17 INT_R_X37Y146/NE2END0 INT_R_X39Y140/IMUX25 INT_R_X39Y140/IMUX9 INT_R_X39Y140/WL1END0 INT_R_X39Y140/WW2BEG0 INT_R_X39Y143/FAN_ALT7 INT_R_X39Y143/FAN_BOUNCE7 INT_R_X39Y143/IMUX0 INT_R_X39Y143/IMUX16 INT_R_X39Y143/IMUX24 INT_R_X39Y143/IMUX8 INT_R_X39Y143/WL1END1 INT_R_X39Y143/WR1BEG3 INT_R_X41Y140/LOGIC_OUTS2 INT_R_X41Y140/NE2BEG2 INT_R_X41Y140/WL1BEG1 INT_R_X41Y141/NE2A2 INT_R_X41Y142/BYP_ALT4 INT_R_X41Y142/BYP_BOUNCE4 INT_R_X41Y142/EL1BEG0 INT_R_X41Y142/FAN_ALT7 INT_R_X41Y142/FAN_BOUNCE7 INT_R_X41Y142/IMUX22 INT_R_X41Y142/IMUX24 INT_R_X41Y142/IMUX38 INT_R_X41Y142/IMUX8 INT_R_X41Y142/NE2END1 INT_R_X41Y142/NN2BEG1 INT_R_X41Y143/FAN_BOUNCE_S3_6 INT_R_X41Y143/NN2A1 INT_R_X41Y144/FAN_ALT6 INT_R_X41Y144/FAN_BOUNCE6 INT_R_X41Y144/IMUX25 INT_R_X41Y144/IMUX9 INT_R_X41Y144/NL1BEG0 INT_R_X41Y144/NL1END_S3_0 INT_R_X41Y144/NN2END1 INT_R_X41Y144/WR1BEG2 INT_R_X41Y145/FAN_BOUNCE_S3_6 INT_R_X41Y145/IMUX24 INT_R_X41Y145/IMUX8 INT_R_X41Y145/NL1END0 INT_R_X41Y146/FAN_ALT6 INT_R_X41Y146/FAN_BOUNCE6 INT_R_X41Y146/IMUX1 INT_R_X41Y146/IMUX17 INT_R_X41Y146/IMUX25 INT_R_X41Y146/IMUX9 INT_R_X41Y146/NE2END1 INT_R_X43Y141/EE2BEG0 INT_R_X43Y141/SE2END0 INT_R_X43Y142/EL1END_S3_0 INT_R_X43Y142/FAN_ALT5 INT_R_X43Y142/FAN_BOUNCE5 INT_R_X43Y142/IMUX1 INT_R_X43Y142/IMUX17 INT_R_X43Y142/NE2END2 INT_R_X43Y142/NL1BEG1 INT_R_X43Y143/EL1END0 INT_R_X43Y143/IMUX0 INT_R_X43Y143/IMUX16 INT_R_X43Y143/NL1BEG0 INT_R_X43Y143/NL1END1 INT_R_X43Y143/NL1END_S3_0 INT_R_X43Y144/EE2BEG0 INT_R_X43Y144/IMUX24 INT_R_X43Y144/IMUX8 INT_R_X43Y144/NL1END0 INT_R_X45Y140/SE2A0 INT_R_X45Y141/EE2END0 INT_R_X45Y141/IMUX0 INT_R_X45Y141/IMUX16 INT_R_X45Y141/SE2BEG0 INT_R_X45Y142/IMUX1 INT_R_X45Y142/IMUX24 INT_R_X45Y142/NL1BEG0 INT_R_X45Y142/NL1END_S3_0 INT_R_X45Y142/SW2END0 INT_R_X45Y143/IMUX24 INT_R_X45Y143/IMUX25 INT_R_X45Y143/IMUX8 INT_R_X45Y143/IMUX9 INT_R_X45Y143/NL1END0 INT_R_X45Y143/NN2BEG0 INT_R_X45Y143/SE2A0 INT_R_X45Y143/SL1END0 INT_R_X45Y144/EE2END0 INT_R_X45Y144/NE2BEG0 INT_R_X45Y144/NN2A0 INT_R_X45Y144/NN2END_S2_0 INT_R_X45Y144/SE2BEG0 INT_R_X45Y144/SL1BEG0 INT_R_X45Y145/IMUX1 INT_R_X45Y145/IMUX17 INT_R_X45Y145/NE2A0 INT_R_X45Y145/NL1BEG0 INT_R_X45Y145/NL1END_S3_0 INT_R_X45Y145/NN2END0 INT_R_X45Y145/WR1END1 INT_R_X45Y146/IMUX0 INT_R_X45Y146/IMUX16 INT_R_X45Y146/NL1END0 VBRK_X113Y146/VBRK_SE2A0 VBRK_X113Y148/VBRK_SW2A0 VBRK_X113Y149/VBRK_SE2A0 VBRK_X113Y151/VBRK_NE2A0 VBRK_X113Y151/VBRK_WR1END1 VBRK_X99Y146/VBRK_WL1END0 VBRK_X99Y149/VBRK_WL1END1 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y140/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y140/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y140/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X36Y143/INT_L.WL1END0->>IMUX_L1 INT_L_X36Y143/INT_L.WL1END0->>IMUX_L17 INT_L_X36Y143/INT_L.WL1END0->>NL1BEG0 INT_L_X36Y144/INT_L.NL1END0->>IMUX_L0 INT_L_X36Y144/INT_L.NL1END0->>IMUX_L16 INT_L_X36Y144/INT_L.NL1END0->>IMUX_L24 INT_L_X36Y144/INT_L.NL1END0->>IMUX_L8 INT_L_X36Y144/INT_L.NL1END0->>NR1BEG0 INT_L_X36Y145/INT_L.NR1END0->>IMUX_L0 INT_L_X36Y145/INT_L.NR1END0->>IMUX_L16 INT_L_X36Y145/INT_L.NR1END0->>NE2BEG0 INT_L_X38Y143/INT_L.WR1END3->>WL1BEG1 INT_L_X40Y140/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y140/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y140/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X40Y140/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X40Y140/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X40Y140/INT_L.WL1END1->>FAN_ALT7 INT_L_X40Y140/INT_L.WL1END1->>NL1BEG1 INT_L_X40Y140/INT_L.WL1END1->>WL1BEG0 INT_L_X40Y141/INT_L.NL1END1->>IMUX_L1 INT_L_X40Y141/INT_L.NL1END1->>IMUX_L17 INT_L_X40Y141/INT_L.NL1END1->>IMUX_L25 INT_L_X40Y141/INT_L.NL1END1->>IMUX_L9 INT_L_X40Y141/INT_L.NL1END1->>NE2BEG1 INT_L_X40Y143/INT_L.SR1END2->>WL1BEG1 INT_L_X40Y144/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y144/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X40Y144/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X40Y144/INT_L.WR1END2->>FAN_ALT7 INT_L_X40Y144/INT_L.WR1END2->>NL1BEG1 INT_L_X40Y144/INT_L.WR1END2->>SR1BEG2 INT_L_X40Y145/INT_L.NL1END1->>IMUX_L1 INT_L_X40Y145/INT_L.NL1END1->>IMUX_L17 INT_L_X40Y145/INT_L.NL1END1->>NE2BEG1 INT_L_X42Y141/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y141/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X42Y141/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X42Y141/INT_L.NE2END2->>FAN_ALT5 INT_L_X42Y141/INT_L.NE2END2->>NE2BEG2 INT_L_X42Y141/INT_L.NE2END2->>NL1BEG1 INT_L_X42Y142/INT_L.EL1END0->>IMUX_L16 INT_L_X42Y142/INT_L.EL1END0->>SE2BEG0 INT_L_X42Y142/INT_L.NL1END1->>IMUX_L1 INT_L_X42Y142/INT_L.NL1END1->>IMUX_L17 INT_L_X42Y142/INT_L.NL1END1->>IMUX_L9 INT_L_X42Y142/INT_L.NL1END1->>NR1BEG1 INT_L_X42Y143/INT_L.NR1END1->>EL1BEG0 INT_L_X46Y140/INT_L.SE2END0->>IMUX_L24 INT_L_X46Y140/INT_L.SE2END0->>IMUX_L8 INT_L_X46Y143/INT_L.SE2END0->>SW2BEG0 INT_L_X46Y145/INT_L.NE2END0->>WR1BEG1 INT_R_X37Y140/INT_R.WW2END0->>IMUX1 INT_R_X37Y140/INT_R.WW2END0->>IMUX17 INT_R_X37Y143/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y143/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X37Y143/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X37Y143/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X37Y143/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X37Y143/INT_R.WL1END1->>FAN_ALT7 INT_R_X37Y143/INT_R.WL1END1->>WL1BEG0 INT_R_X37Y146/INT_R.NE2END0->>IMUX1 INT_R_X37Y146/INT_R.NE2END0->>IMUX17 INT_R_X39Y140/INT_R.WL1END0->>IMUX25 INT_R_X39Y140/INT_R.WL1END0->>IMUX9 INT_R_X39Y140/INT_R.WL1END0->>WW2BEG0 INT_R_X39Y143/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y143/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X39Y143/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X39Y143/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X39Y143/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X39Y143/INT_R.WL1END1->>FAN_ALT7 INT_R_X39Y143/INT_R.WL1END1->>WR1BEG3 INT_R_X41Y140/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X41Y140/INT_R.LOGIC_OUTS2->>WL1BEG1 INT_R_X41Y142/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y142/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X41Y142/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X41Y142/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X41Y142/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y142/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X41Y142/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X41Y142/INT_R.NE2END1->>BYP_ALT4 INT_R_X41Y142/INT_R.NE2END1->>EL1BEG0 INT_R_X41Y142/INT_R.NE2END1->>NN2BEG1 INT_R_X41Y144/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y144/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X41Y144/INT_R.NN2END1->>FAN_ALT6 INT_R_X41Y144/INT_R.NN2END1->>IMUX25 INT_R_X41Y144/INT_R.NN2END1->>NL1BEG0 INT_R_X41Y144/INT_R.NN2END1->>WR1BEG2 INT_R_X41Y145/INT_R.NL1END0->>IMUX24 INT_R_X41Y145/INT_R.NL1END0->>IMUX8 INT_R_X41Y146/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y146/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X41Y146/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X41Y146/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X41Y146/INT_R.NE2END1->>FAN_ALT6 INT_R_X41Y146/INT_R.NE2END1->>IMUX25 INT_R_X43Y141/INT_R.SE2END0->>EE2BEG0 INT_R_X43Y142/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y142/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X43Y142/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X43Y142/INT_R.NE2END2->>FAN_ALT5 INT_R_X43Y142/INT_R.NE2END2->>NL1BEG1 INT_R_X43Y143/INT_R.EL1END0->>IMUX0 INT_R_X43Y143/INT_R.EL1END0->>IMUX16 INT_R_X43Y143/INT_R.NL1END1->>NL1BEG0 INT_R_X43Y144/INT_R.NL1END0->>EE2BEG0 INT_R_X43Y144/INT_R.NL1END0->>IMUX24 INT_R_X43Y144/INT_R.NL1END0->>IMUX8 INT_R_X45Y141/INT_R.EE2END0->>IMUX0 INT_R_X45Y141/INT_R.EE2END0->>IMUX16 INT_R_X45Y141/INT_R.EE2END0->>SE2BEG0 INT_R_X45Y142/INT_R.SW2END0->>IMUX1 INT_R_X45Y142/INT_R.SW2END0->>IMUX24 INT_R_X45Y142/INT_R.SW2END0->>NL1BEG0 INT_R_X45Y143/INT_R.NL1END0->>NN2BEG0 INT_R_X45Y143/INT_R.SL1END0->>IMUX24 INT_R_X45Y143/INT_R.SL1END0->>IMUX25 INT_R_X45Y143/INT_R.SL1END0->>IMUX8 INT_R_X45Y143/INT_R.SL1END0->>IMUX9 INT_R_X45Y144/INT_R.EE2END0->>NE2BEG0 INT_R_X45Y144/INT_R.EE2END0->>SE2BEG0 INT_R_X45Y144/INT_R.EE2END0->>SL1BEG0 INT_R_X45Y145/INT_R.NN2END0->>IMUX1 INT_R_X45Y145/INT_R.NN2END0->>IMUX17 INT_R_X45Y145/INT_R.WR1END1->>NL1BEG0 INT_R_X45Y146/INT_R.NL1END0->>IMUX0 INT_R_X45Y146/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 71, 

syncrregs.r_reg[hslave]__0[0] - 
wires: BRAM_INT_INTERFACE_L_X38Y140/INT_INTERFACE_WR1END0 BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_WW2END2 BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y143/INT_INTERFACE_ER1BEG1 BRAM_L_X38Y140/BRAM_WR1END0_0 BRAM_L_X38Y140/BRAM_WW2END2_3 BRAM_L_X44Y140/BRAM_EE2BEG0_2 BRAM_L_X44Y140/BRAM_ER1BEG1_3 CLBLL_L_X40Y139/CLBLL_WL1END3 CLBLL_L_X40Y140/CLBLL_IMUX1 CLBLL_L_X40Y140/CLBLL_IMUX24 CLBLL_L_X40Y140/CLBLL_LL_A3 CLBLL_L_X40Y140/CLBLL_LL_B5 CLBLL_L_X40Y141/CLBLL_IMUX0 CLBLL_L_X40Y141/CLBLL_IMUX16 CLBLL_L_X40Y141/CLBLL_IMUX24 CLBLL_L_X40Y141/CLBLL_IMUX8 CLBLL_L_X40Y141/CLBLL_LL_A5 CLBLL_L_X40Y141/CLBLL_LL_B5 CLBLL_L_X40Y141/CLBLL_L_A3 CLBLL_L_X40Y141/CLBLL_L_B3 CLBLL_L_X40Y143/CLBLL_SW2A2 CLBLL_L_X40Y144/CLBLL_EL1BEG1 CLBLL_L_X40Y144/CLBLL_IMUX25 CLBLL_L_X40Y144/CLBLL_IMUX9 CLBLL_L_X40Y144/CLBLL_L_A5 CLBLL_L_X40Y144/CLBLL_L_B5 CLBLL_L_X40Y145/CLBLL_IMUX24 CLBLL_L_X40Y145/CLBLL_IMUX8 CLBLL_L_X40Y145/CLBLL_LL_A5 CLBLL_L_X40Y145/CLBLL_LL_B5 CLBLL_L_X42Y141/CLBLL_EE2A0 CLBLL_L_X42Y141/CLBLL_IMUX24 CLBLL_L_X42Y141/CLBLL_IMUX8 CLBLL_L_X42Y141/CLBLL_LL_A5 CLBLL_L_X42Y141/CLBLL_LL_B5 CLBLL_L_X42Y142/CLBLL_IMUX0 CLBLL_L_X42Y142/CLBLL_IMUX24 CLBLL_L_X42Y142/CLBLL_IMUX25 CLBLL_L_X42Y142/CLBLL_IMUX8 CLBLL_L_X42Y142/CLBLL_LL_A5 CLBLL_L_X42Y142/CLBLL_LL_B5 CLBLL_L_X42Y142/CLBLL_L_A3 CLBLL_L_X42Y142/CLBLL_L_B5 CLBLL_L_X42Y142/CLBLL_WR1END2 CLBLL_R_X45Y141/CLBLL_IMUX25 CLBLL_R_X45Y141/CLBLL_IMUX9 CLBLL_R_X45Y141/CLBLL_L_A5 CLBLL_R_X45Y141/CLBLL_L_B5 CLBLL_R_X45Y142/CLBLL_IMUX17 CLBLL_R_X45Y142/CLBLL_IMUX8 CLBLL_R_X45Y142/CLBLL_LL_A5 CLBLL_R_X45Y142/CLBLL_LL_B3 CLBLL_R_X45Y142/CLBLL_SE2A0 CLBLL_R_X45Y143/CLBLL_IMUX0 CLBLL_R_X45Y143/CLBLL_IMUX1 CLBLL_R_X45Y143/CLBLL_IMUX16 CLBLL_R_X45Y143/CLBLL_IMUX17 CLBLL_R_X45Y143/CLBLL_LL_A3 CLBLL_R_X45Y143/CLBLL_LL_B3 CLBLL_R_X45Y143/CLBLL_L_A3 CLBLL_R_X45Y143/CLBLL_L_B3 CLBLL_R_X45Y145/CLBLL_IMUX24 CLBLL_R_X45Y145/CLBLL_IMUX8 CLBLL_R_X45Y145/CLBLL_LL_A5 CLBLL_R_X45Y145/CLBLL_LL_B5 CLBLL_R_X45Y146/CLBLL_IMUX25 CLBLL_R_X45Y146/CLBLL_IMUX9 CLBLL_R_X45Y146/CLBLL_L_A5 CLBLL_R_X45Y146/CLBLL_L_B5 CLBLM_L_X36Y143/CLBLM_IMUX24 CLBLM_L_X36Y143/CLBLM_IMUX8 CLBLM_L_X36Y143/CLBLM_M_A5 CLBLM_L_X36Y143/CLBLM_M_B5 CLBLM_L_X36Y144/CLBLM_IMUX1 CLBLM_L_X36Y144/CLBLM_IMUX17 CLBLM_L_X36Y144/CLBLM_IMUX25 CLBLM_L_X36Y144/CLBLM_IMUX9 CLBLM_L_X36Y144/CLBLM_L_A5 CLBLM_L_X36Y144/CLBLM_L_B5 CLBLM_L_X36Y144/CLBLM_M_A3 CLBLM_L_X36Y144/CLBLM_M_B3 CLBLM_L_X36Y145/CLBLM_IMUX25 CLBLM_L_X36Y145/CLBLM_IMUX9 CLBLM_L_X36Y145/CLBLM_L_A5 CLBLM_L_X36Y145/CLBLM_L_B5 CLBLM_L_X46Y140/CLBLM_IMUX1 CLBLM_L_X46Y140/CLBLM_IMUX17 CLBLM_L_X46Y140/CLBLM_M_A3 CLBLM_L_X46Y140/CLBLM_M_B3 CLBLM_L_X46Y142/CLBLM_SE2A0 CLBLM_R_X37Y140/CLBLM_IMUX24 CLBLM_R_X37Y140/CLBLM_IMUX8 CLBLM_R_X37Y140/CLBLM_M_A5 CLBLM_R_X37Y140/CLBLM_M_B5 CLBLM_R_X37Y140/CLBLM_WR1END0 CLBLM_R_X37Y143/CLBLM_IMUX1 CLBLM_R_X37Y143/CLBLM_IMUX17 CLBLM_R_X37Y143/CLBLM_IMUX25 CLBLM_R_X37Y143/CLBLM_IMUX9 CLBLM_R_X37Y143/CLBLM_L_A5 CLBLM_R_X37Y143/CLBLM_L_B5 CLBLM_R_X37Y143/CLBLM_M_A3 CLBLM_R_X37Y143/CLBLM_M_B3 CLBLM_R_X37Y143/CLBLM_WW2END2 CLBLM_R_X37Y146/CLBLM_IMUX24 CLBLM_R_X37Y146/CLBLM_IMUX8 CLBLM_R_X37Y146/CLBLM_M_A5 CLBLM_R_X37Y146/CLBLM_M_B5 CLBLM_R_X39Y139/CLBLM_WL1END3 CLBLM_R_X39Y140/CLBLM_IMUX0 CLBLM_R_X39Y140/CLBLM_IMUX16 CLBLM_R_X39Y140/CLBLM_L_A3 CLBLM_R_X39Y140/CLBLM_L_B3 CLBLM_R_X39Y143/CLBLM_IMUX1 CLBLM_R_X39Y143/CLBLM_IMUX17 CLBLM_R_X39Y143/CLBLM_IMUX25 CLBLM_R_X39Y143/CLBLM_IMUX9 CLBLM_R_X39Y143/CLBLM_L_A5 CLBLM_R_X39Y143/CLBLM_L_B5 CLBLM_R_X39Y143/CLBLM_M_A3 CLBLM_R_X39Y143/CLBLM_M_B3 CLBLM_R_X39Y143/CLBLM_SW2A2 CLBLM_R_X39Y144/CLBLM_EL1BEG1 CLBLM_R_X41Y140/CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y140/CLBLM_L_BQ CLBLM_R_X41Y141/CLBLM_EE2A0 CLBLM_R_X41Y142/CLBLM_IMUX1 CLBLM_R_X41Y142/CLBLM_IMUX17 CLBLM_R_X41Y142/CLBLM_IMUX31 CLBLM_R_X41Y142/CLBLM_IMUX47 CLBLM_R_X41Y142/CLBLM_M_A3 CLBLM_R_X41Y142/CLBLM_M_B3 CLBLM_R_X41Y142/CLBLM_M_C5 CLBLM_R_X41Y142/CLBLM_M_D5 CLBLM_R_X41Y142/CLBLM_WR1END2 CLBLM_R_X41Y144/CLBLM_IMUX0 CLBLM_R_X41Y144/CLBLM_IMUX16 CLBLM_R_X41Y144/CLBLM_L_A3 CLBLM_R_X41Y144/CLBLM_L_B3 CLBLM_R_X41Y145/CLBLM_IMUX1 CLBLM_R_X41Y145/CLBLM_IMUX17 CLBLM_R_X41Y145/CLBLM_M_A3 CLBLM_R_X41Y145/CLBLM_M_B3 CLBLM_R_X41Y146/CLBLM_IMUX0 CLBLM_R_X41Y146/CLBLM_IMUX16 CLBLM_R_X41Y146/CLBLM_IMUX24 CLBLM_R_X41Y146/CLBLM_IMUX8 CLBLM_R_X41Y146/CLBLM_L_A3 CLBLM_R_X41Y146/CLBLM_L_B3 CLBLM_R_X41Y146/CLBLM_M_A5 CLBLM_R_X41Y146/CLBLM_M_B5 CLBLM_R_X43Y142/CLBLM_EE2BEG0 CLBLM_R_X43Y142/CLBLM_IMUX24 CLBLM_R_X43Y142/CLBLM_IMUX8 CLBLM_R_X43Y142/CLBLM_M_A5 CLBLM_R_X43Y142/CLBLM_M_B5 CLBLM_R_X43Y143/CLBLM_ER1BEG1 CLBLM_R_X43Y143/CLBLM_IMUX25 CLBLM_R_X43Y143/CLBLM_IMUX9 CLBLM_R_X43Y143/CLBLM_L_A5 CLBLM_R_X43Y143/CLBLM_L_B5 CLBLM_R_X43Y144/CLBLM_IMUX1 CLBLM_R_X43Y144/CLBLM_IMUX17 CLBLM_R_X43Y144/CLBLM_M_A3 CLBLM_R_X43Y144/CLBLM_M_B3 INT_L_X36Y142/NW2END_S0_0 INT_L_X36Y143/IMUX_L24 INT_L_X36Y143/IMUX_L8 INT_L_X36Y143/NW2END0 INT_L_X36Y144/BYP_ALT3 INT_L_X36Y144/BYP_BOUNCE3 INT_L_X36Y144/FAN_ALT5 INT_L_X36Y144/FAN_BOUNCE5 INT_L_X36Y144/IMUX_L1 INT_L_X36Y144/IMUX_L17 INT_L_X36Y144/IMUX_L25 INT_L_X36Y144/IMUX_L9 INT_L_X36Y144/NW2END3 INT_L_X36Y145/BYP_BOUNCE_N3_3 INT_L_X36Y145/IMUX_L25 INT_L_X36Y145/IMUX_L9 INT_L_X38Y139/WL1END2 INT_L_X38Y139/WR1BEG_S0 INT_L_X38Y140/WR1BEG0 INT_L_X38Y143/WW2A2 INT_L_X40Y139/WL1BEG3 INT_L_X40Y140/IMUX_L1 INT_L_X40Y140/IMUX_L24 INT_L_X40Y140/NL1BEG0 INT_L_X40Y140/NL1END_S3_0 INT_L_X40Y140/WL1BEG_N3 INT_L_X40Y140/WL1END0 INT_L_X40Y141/EE2BEG0 INT_L_X40Y141/IMUX_L0 INT_L_X40Y141/IMUX_L16 INT_L_X40Y141/IMUX_L24 INT_L_X40Y141/IMUX_L8 INT_L_X40Y141/NE2BEG0 INT_L_X40Y141/NL1END0 INT_L_X40Y142/NE2A0 INT_L_X40Y143/FAN_BOUNCE_S3_6 INT_L_X40Y143/SW2A2 INT_L_X40Y144/BYP_ALT6 INT_L_X40Y144/BYP_BOUNCE6 INT_L_X40Y144/EL1END1 INT_L_X40Y144/FAN_ALT6 INT_L_X40Y144/FAN_BOUNCE6 INT_L_X40Y144/IMUX_L25 INT_L_X40Y144/IMUX_L9 INT_L_X40Y144/SW2BEG2 INT_L_X40Y144/WR1END3 INT_L_X40Y145/BYP_BOUNCE_N3_6 INT_L_X40Y145/IMUX_L24 INT_L_X40Y145/IMUX_L8 INT_L_X42Y141/EE2END0 INT_L_X42Y141/FAN_BOUNCE_S3_2 INT_L_X42Y141/IMUX_L24 INT_L_X42Y141/IMUX_L8 INT_L_X42Y141/NE2BEG0 INT_L_X42Y142/FAN_ALT2 INT_L_X42Y142/FAN_BOUNCE2 INT_L_X42Y142/IMUX_L0 INT_L_X42Y142/IMUX_L24 INT_L_X42Y142/IMUX_L25 INT_L_X42Y142/IMUX_L8 INT_L_X42Y142/NE2A0 INT_L_X42Y142/SW2END0 INT_L_X42Y142/WR1BEG2 INT_L_X42Y142/WR1END1 INT_L_X44Y142/EE2A0 INT_L_X44Y143/EL1BEG0 INT_L_X44Y143/ER1END1 INT_L_X44Y143/NE2BEG1 INT_L_X44Y144/NE2A1 INT_L_X46Y140/IMUX_L1 INT_L_X46Y140/IMUX_L17 INT_L_X46Y140/SS2END0 INT_L_X46Y141/SS2A0 INT_L_X46Y142/SE2END0 INT_L_X46Y142/SS2BEG0 INT_R_X37Y139/WR1END_S1_0 INT_R_X37Y140/IMUX24 INT_R_X37Y140/IMUX8 INT_R_X37Y140/NN2BEG0 INT_R_X37Y140/WR1END0 INT_R_X37Y141/NN2A0 INT_R_X37Y141/NN2END_S2_0 INT_R_X37Y142/NN2BEG0 INT_R_X37Y142/NN2END0 INT_R_X37Y142/NW2BEG0 INT_R_X37Y143/FAN_ALT5 INT_R_X37Y143/FAN_BOUNCE5 INT_R_X37Y143/IMUX1 INT_R_X37Y143/IMUX17 INT_R_X37Y143/IMUX25 INT_R_X37Y143/IMUX9 INT_R_X37Y143/NN2A0 INT_R_X37Y143/NN2END_S2_0 INT_R_X37Y143/NW2A0 INT_R_X37Y143/NW2BEG3 INT_R_X37Y143/WW2END2 INT_R_X37Y144/NN2BEG0 INT_R_X37Y144/NN2END0 INT_R_X37Y144/NW2A3 INT_R_X37Y145/NN2A0 INT_R_X37Y145/NN2END_S2_0 INT_R_X37Y146/IMUX24 INT_R_X37Y146/IMUX8 INT_R_X37Y146/NN2END0 INT_R_X39Y139/WL1BEG2 INT_R_X39Y139/WL1END3 INT_R_X39Y140/IMUX0 INT_R_X39Y140/IMUX16 INT_R_X39Y140/WL1END_N1_3 INT_R_X39Y143/FAN_ALT5 INT_R_X39Y143/FAN_BOUNCE5 INT_R_X39Y143/IMUX1 INT_R_X39Y143/IMUX17 INT_R_X39Y143/IMUX25 INT_R_X39Y143/IMUX9 INT_R_X39Y143/NL1BEG2 INT_R_X39Y143/SW2END2 INT_R_X39Y143/WW2BEG2 INT_R_X39Y144/EL1BEG1 INT_R_X39Y144/NL1END2 INT_R_X41Y140/LOGIC_OUTS1 INT_R_X41Y140/WL1BEG0 INT_R_X41Y141/EE2A0 INT_R_X41Y141/NE2END_S3_0 INT_R_X41Y142/BYP_ALT5 INT_R_X41Y142/BYP_BOUNCE5 INT_R_X41Y142/IMUX1 INT_R_X41Y142/IMUX17 INT_R_X41Y142/IMUX31 INT_R_X41Y142/IMUX47 INT_R_X41Y142/NE2END0 INT_R_X41Y142/NN2BEG0 INT_R_X41Y142/NN2BEG2 INT_R_X41Y142/WR1END2 INT_R_X41Y143/NN2A0 INT_R_X41Y143/NN2A2 INT_R_X41Y143/NN2END_S2_0 INT_R_X41Y144/IMUX0 INT_R_X41Y144/IMUX16 INT_R_X41Y144/NL1BEG1 INT_R_X41Y144/NN2END0 INT_R_X41Y144/NN2END2 INT_R_X41Y144/WR1BEG3 INT_R_X41Y145/IMUX1 INT_R_X41Y145/IMUX17 INT_R_X41Y145/NL1BEG0 INT_R_X41Y145/NL1END1 INT_R_X41Y145/NL1END_S3_0 INT_R_X41Y146/IMUX0 INT_R_X41Y146/IMUX16 INT_R_X41Y146/IMUX24 INT_R_X41Y146/IMUX8 INT_R_X41Y146/NL1END0 INT_R_X43Y141/NE2END_S3_0 INT_R_X43Y142/EE2BEG0 INT_R_X43Y142/IMUX24 INT_R_X43Y142/IMUX8 INT_R_X43Y142/NE2END0 INT_R_X43Y142/NN2BEG0 INT_R_X43Y142/SW2A0 INT_R_X43Y142/WR1BEG1 INT_R_X43Y143/ER1BEG1 INT_R_X43Y143/IMUX25 INT_R_X43Y143/IMUX9 INT_R_X43Y143/NN2A0 INT_R_X43Y143/NN2END_S2_0 INT_R_X43Y143/SR1BEG_S0 INT_R_X43Y143/SW2BEG0 INT_R_X43Y144/IMUX1 INT_R_X43Y144/IMUX17 INT_R_X43Y144/NN2END0 INT_R_X45Y141/IMUX25 INT_R_X45Y141/IMUX9 INT_R_X45Y141/SS2END0 INT_R_X45Y142/EE2END0 INT_R_X45Y142/EL1END_S3_0 INT_R_X45Y142/IMUX17 INT_R_X45Y142/IMUX8 INT_R_X45Y142/SE2A0 INT_R_X45Y142/SS2A0 INT_R_X45Y143/EL1END0 INT_R_X45Y143/IMUX0 INT_R_X45Y143/IMUX1 INT_R_X45Y143/IMUX16 INT_R_X45Y143/IMUX17 INT_R_X45Y143/SE2BEG0 INT_R_X45Y143/SS2BEG0 INT_R_X45Y144/NE2END1 INT_R_X45Y144/NL1BEG0 INT_R_X45Y144/NL1END_S3_0 INT_R_X45Y144/NN2BEG1 INT_R_X45Y145/IMUX24 INT_R_X45Y145/IMUX8 INT_R_X45Y145/NL1END0 INT_R_X45Y145/NN2A1 INT_R_X45Y145/NR1BEG0 INT_R_X45Y146/IMUX25 INT_R_X45Y146/IMUX9 INT_R_X45Y146/NN2END1 INT_R_X45Y146/NR1END0 VBRK_X113Y148/VBRK_SE2A0 VBRK_X99Y145/VBRK_WL1END3 VBRK_X99Y149/VBRK_SW2A2 VBRK_X99Y150/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y140/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y140/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y140/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y142/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X36Y143/INT_L.NW2END0->>IMUX_L24 INT_L_X36Y143/INT_L.NW2END0->>IMUX_L8 INT_L_X36Y144/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y144/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y144/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X36Y144/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X36Y144/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X36Y144/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X36Y144/INT_L.NW2END3->>BYP_ALT3 INT_L_X36Y144/INT_L.NW2END3->>FAN_ALT5 INT_L_X36Y145/INT_L.BYP_BOUNCE_N3_3->>IMUX_L25 INT_L_X36Y145/INT_L.BYP_BOUNCE_N3_3->>IMUX_L9 INT_L_X38Y139/INT_L.WL1END2->>WR1BEG_S0 INT_L_X40Y140/INT_L.WL1END0->>IMUX_L1 INT_L_X40Y140/INT_L.WL1END0->>IMUX_L24 INT_L_X40Y140/INT_L.WL1END0->>NL1BEG0 INT_L_X40Y140/INT_L.WL1END0->>WL1BEG_N3 INT_L_X40Y141/INT_L.NL1END0->>EE2BEG0 INT_L_X40Y141/INT_L.NL1END0->>IMUX_L0 INT_L_X40Y141/INT_L.NL1END0->>IMUX_L16 INT_L_X40Y141/INT_L.NL1END0->>IMUX_L24 INT_L_X40Y141/INT_L.NL1END0->>IMUX_L8 INT_L_X40Y141/INT_L.NL1END0->>NE2BEG0 INT_L_X40Y144/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X40Y144/INT_L.EL1END1->>FAN_ALT6 INT_L_X40Y144/INT_L.EL1END1->>IMUX_L25 INT_L_X40Y144/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X40Y144/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X40Y144/INT_L.WR1END3->>BYP_ALT6 INT_L_X40Y144/INT_L.WR1END3->>SW2BEG2 INT_L_X40Y145/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X40Y145/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_L_X42Y141/INT_L.EE2END0->>IMUX_L24 INT_L_X42Y141/INT_L.EE2END0->>IMUX_L8 INT_L_X42Y141/INT_L.EE2END0->>NE2BEG0 INT_L_X42Y142/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y142/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X42Y142/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X42Y142/INT_L.SW2END0->>FAN_ALT2 INT_L_X42Y142/INT_L.SW2END0->>IMUX_L24 INT_L_X42Y142/INT_L.SW2END0->>IMUX_L25 INT_L_X42Y142/INT_L.WR1END1->>WR1BEG2 INT_L_X44Y143/INT_L.ER1END1->>EL1BEG0 INT_L_X44Y143/INT_L.ER1END1->>NE2BEG1 INT_L_X46Y140/INT_L.SS2END0->>IMUX_L1 INT_L_X46Y140/INT_L.SS2END0->>IMUX_L17 INT_L_X46Y142/INT_L.SE2END0->>SS2BEG0 INT_R_X37Y140/INT_R.WR1END0->>IMUX24 INT_R_X37Y140/INT_R.WR1END0->>IMUX8 INT_R_X37Y140/INT_R.WR1END0->>NN2BEG0 INT_R_X37Y142/INT_R.NN2END0->>NN2BEG0 INT_R_X37Y142/INT_R.NN2END0->>NW2BEG0 INT_R_X37Y143/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y143/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X37Y143/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X37Y143/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X37Y143/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X37Y143/INT_R.WW2END2->>FAN_ALT5 INT_R_X37Y143/INT_R.WW2END2->>NW2BEG3 INT_R_X37Y144/INT_R.NN2END0->>NN2BEG0 INT_R_X37Y146/INT_R.NN2END0->>IMUX24 INT_R_X37Y146/INT_R.NN2END0->>IMUX8 INT_R_X39Y139/INT_R.WL1END3->>WL1BEG2 INT_R_X39Y140/INT_R.WL1END_N1_3->>IMUX0 INT_R_X39Y140/INT_R.WL1END_N1_3->>IMUX16 INT_R_X39Y143/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y143/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y143/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y143/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y143/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X39Y143/INT_R.SW2END2->>FAN_ALT5 INT_R_X39Y143/INT_R.SW2END2->>NL1BEG2 INT_R_X39Y143/INT_R.SW2END2->>WW2BEG2 INT_R_X39Y144/INT_R.NL1END2->>EL1BEG1 INT_R_X41Y140/INT_R.LOGIC_OUTS1->>WL1BEG0 INT_R_X41Y142/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y142/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X41Y142/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X41Y142/INT_R.NE2END0->>IMUX1 INT_R_X41Y142/INT_R.NE2END0->>IMUX17 INT_R_X41Y142/INT_R.NE2END0->>NN2BEG0 INT_R_X41Y142/INT_R.WR1END2->>BYP_ALT5 INT_R_X41Y142/INT_R.WR1END2->>NN2BEG2 INT_R_X41Y144/INT_R.NN2END0->>IMUX0 INT_R_X41Y144/INT_R.NN2END0->>IMUX16 INT_R_X41Y144/INT_R.NN2END2->>NL1BEG1 INT_R_X41Y144/INT_R.NN2END2->>WR1BEG3 INT_R_X41Y145/INT_R.NL1END1->>IMUX1 INT_R_X41Y145/INT_R.NL1END1->>IMUX17 INT_R_X41Y145/INT_R.NL1END1->>NL1BEG0 INT_R_X41Y146/INT_R.NL1END0->>IMUX0 INT_R_X41Y146/INT_R.NL1END0->>IMUX16 INT_R_X41Y146/INT_R.NL1END0->>IMUX24 INT_R_X41Y146/INT_R.NL1END0->>IMUX8 INT_R_X43Y142/INT_R.NE2END0->>EE2BEG0 INT_R_X43Y142/INT_R.NE2END0->>IMUX24 INT_R_X43Y142/INT_R.NE2END0->>IMUX8 INT_R_X43Y142/INT_R.NE2END0->>NN2BEG0 INT_R_X43Y142/INT_R.NE2END0->>WR1BEG1 INT_R_X43Y143/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X43Y143/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X43Y143/INT_R.SR1BEG_S0->>IMUX25 INT_R_X43Y143/INT_R.SR1BEG_S0->>IMUX9 INT_R_X43Y143/INT_R.SR1BEG_S0->>SW2BEG0 INT_R_X43Y144/INT_R.NN2END0->>IMUX1 INT_R_X43Y144/INT_R.NN2END0->>IMUX17 INT_R_X45Y141/INT_R.SS2END0->>IMUX25 INT_R_X45Y141/INT_R.SS2END0->>IMUX9 INT_R_X45Y142/INT_R.EE2END0->>IMUX17 INT_R_X45Y142/INT_R.EE2END0->>IMUX8 INT_R_X45Y143/INT_R.EL1END0->>IMUX0 INT_R_X45Y143/INT_R.EL1END0->>IMUX1 INT_R_X45Y143/INT_R.EL1END0->>IMUX16 INT_R_X45Y143/INT_R.EL1END0->>IMUX17 INT_R_X45Y143/INT_R.EL1END0->>SE2BEG0 INT_R_X45Y143/INT_R.EL1END0->>SS2BEG0 INT_R_X45Y144/INT_R.NE2END1->>NL1BEG0 INT_R_X45Y144/INT_R.NE2END1->>NN2BEG1 INT_R_X45Y145/INT_R.NL1END0->>IMUX24 INT_R_X45Y145/INT_R.NL1END0->>IMUX8 INT_R_X45Y145/INT_R.NL1END0->>NR1BEG0 INT_R_X45Y146/INT_R.NN2END1->>IMUX25 INT_R_X45Y146/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 71, 

syncrregs.r_reg[hrdatas]__0[10] - 
wires: BRAM_INT_INTERFACE_L_X44Y147/INT_INTERFACE_SW4A0 BRAM_L_X44Y145/BRAM_SW4A0_2 BRKH_INT_X45Y149/BRKH_INT_SW6C0 CLBLL_R_X45Y151/CLBLL_SW4A0 CLBLM_L_X46Y151/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y151/CLBLM_M_AQ CLBLM_L_X46Y151/CLBLM_SW4A0 CLBLM_R_X43Y142/CLBLM_IMUX22 CLBLM_R_X43Y142/CLBLM_M_C3 CLBLM_R_X43Y147/CLBLM_SW4A0 INT_L_X42Y142/ER1BEG2 INT_L_X42Y142/SR1END1 INT_L_X42Y143/SR1BEG1 INT_L_X42Y143/SW6END0 INT_L_X44Y147/SW6BEG0 INT_L_X44Y147/SW6END0 INT_L_X46Y151/LOGIC_OUTS_L4 INT_L_X46Y151/SW6BEG0 INT_R_X43Y142/ER1END2 INT_R_X43Y142/IMUX22 INT_R_X43Y143/SW6E0 INT_R_X43Y144/SW6D0 INT_R_X43Y145/SW6C0 INT_R_X43Y146/SW6B0 INT_R_X43Y147/SW6A0 INT_R_X45Y147/SW6E0 INT_R_X45Y148/SW6D0 INT_R_X45Y149/SW6C0 INT_R_X45Y150/SW6B0 INT_R_X45Y151/SW6A0 VBRK_X113Y158/VBRK_SW4A0 
pips: CLBLM_L_X46Y151/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X42Y142/INT_L.SR1END1->>ER1BEG2 INT_L_X42Y143/INT_L.SW6END0->>SR1BEG1 INT_L_X44Y147/INT_L.SW6END0->>SW6BEG0 INT_L_X46Y151/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_R_X43Y142/INT_R.ER1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[10] - 
wires: CLBLM_R_X43Y142/CLBLM_IMUX32 CLBLM_R_X43Y142/CLBLM_LOGIC_OUTS0 CLBLM_R_X43Y142/CLBLM_L_AQ CLBLM_R_X43Y142/CLBLM_M_C1 INT_R_X43Y142/IMUX32 INT_R_X43Y142/LOGIC_OUTS0 
pips: CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y142/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X43Y142/INT_R.LOGIC_OUTS0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][10]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y142/CLBLM_IMUX28 CLBLM_R_X43Y142/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y142/CLBLM_M_AMUX CLBLM_R_X43Y142/CLBLM_M_C4 INT_R_X43Y142/IMUX28 INT_R_X43Y142/LOGIC_OUTS20 
pips: CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y142/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X43Y142/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][10]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][10]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[11] - 
wires: BRKH_TERM_INT_X43Y149/T_TERM_UTURN_INT_SS2END3 CLBLM_R_X43Y142/CLBLM_IMUX47 CLBLM_R_X43Y142/CLBLM_M_D5 CLBLM_R_X43Y148/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y148/CLBLM_M_AQ INT_R_X43Y142/IMUX47 INT_R_X43Y142/SL1END3 INT_R_X43Y143/SL1BEG3 INT_R_X43Y143/SS6END3 INT_R_X43Y144/SS6E3 INT_R_X43Y144/SS6END_N0_3 INT_R_X43Y145/SS6D3 INT_R_X43Y146/SS6C3 INT_R_X43Y147/SS6B3 INT_R_X43Y148/LOGIC_OUTS4 INT_R_X43Y148/NN2BEG0 INT_R_X43Y148/SS6A3 INT_R_X43Y149/NN2A0 INT_R_X43Y149/SS2END3 INT_R_X43Y149/SS6BEG3 
pips: CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y142/INT_R.SL1END3->>IMUX47 INT_R_X43Y143/INT_R.SS6END3->>SL1BEG3 INT_R_X43Y148/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X43Y149/INT_R.SS2END3->>SS6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[11] - 
wires: CLBLL_L_X42Y142/CLBLL_LOGIC_OUTS2 CLBLL_L_X42Y142/CLBLL_L_CQ CLBLM_R_X43Y142/CLBLM_IMUX38 CLBLM_R_X43Y142/CLBLM_M_D3 INT_L_X42Y142/ER1BEG3 INT_L_X42Y142/LOGIC_OUTS_L2 INT_R_X43Y142/ER1END3 INT_R_X43Y142/IMUX38 INT_R_X43Y143/ER1END_N3_3 
pips: CLBLL_L_X42Y142/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X42Y142/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X43Y142/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][11]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_EE2A2 BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_WR1END3 BRAM_L_X44Y140/BRAM_EE2A2_2 BRAM_L_X44Y140/BRAM_WR1END3_2 CLBLL_L_X42Y142/CLBLL_LOGIC_OUTS16 CLBLL_L_X42Y142/CLBLL_L_AMUX CLBLM_R_X43Y142/CLBLM_EE2A2 CLBLM_R_X43Y142/CLBLM_IMUX45 CLBLM_R_X43Y142/CLBLM_M_D2 CLBLM_R_X43Y142/CLBLM_WR1END3 INT_L_X42Y142/EE2BEG2 INT_L_X42Y142/LOGIC_OUTS_L16 INT_L_X44Y142/EE2END2 INT_L_X44Y142/WR1BEG3 INT_R_X43Y142/EE2A2 INT_R_X43Y142/IMUX45 INT_R_X43Y142/WR1END3 
pips: CLBLL_L_X42Y142/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X42Y142/INT_L.LOGIC_OUTS_L16->>EE2BEG2 INT_L_X44Y142/INT_L.EE2END2->>WR1BEG3 INT_R_X43Y142/INT_R.WR1END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][11]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][11]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[12] - 
wires: CLBLL_R_X45Y141/CLBLL_IMUX28 CLBLL_R_X45Y141/CLBLL_LL_C4 CLBLL_R_X45Y141/CLBLL_WR1END2 CLBLM_L_X46Y141/CLBLM_WR1END2 CLBLM_R_X47Y141/CLBLM_LOGIC_OUTS0 CLBLM_R_X47Y141/CLBLM_L_AQ INT_L_X46Y141/WR1BEG2 INT_L_X46Y141/WR1END1 INT_R_X45Y141/IMUX28 INT_R_X45Y141/WR1END2 INT_R_X47Y141/LOGIC_OUTS0 INT_R_X47Y141/WR1BEG1 VBRK_X113Y147/VBRK_WR1END2 
pips: CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X47Y141/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X46Y141/INT_L.WR1END1->>WR1BEG2 INT_R_X45Y141/INT_R.WR1END2->>IMUX28 INT_R_X47Y141/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[12] - 
wires: CLBLL_R_X45Y141/CLBLL_IMUX22 CLBLL_R_X45Y141/CLBLL_LL_AQ CLBLL_R_X45Y141/CLBLL_LL_C3 CLBLL_R_X45Y141/CLBLL_LOGIC_OUTS4 INT_R_X45Y141/IMUX22 INT_R_X45Y141/LOGIC_OUTS4 INT_R_X45Y141/NL1BEG_N3 
pips: CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y141/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X45Y141/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X45Y141/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][12]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X45Y141/CLBLL_IMUX29 CLBLL_R_X45Y141/CLBLL_LL_C2 CLBLL_R_X45Y141/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y141/CLBLL_L_AMUX INT_R_X45Y141/IMUX29 INT_R_X45Y141/LOGIC_OUTS16 
pips: CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y141/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y141/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][12]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][12]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[13] - 
wires: CLBLL_L_X42Y141/CLBLL_IMUX33 CLBLL_L_X42Y141/CLBLL_L_C1 CLBLL_L_X42Y146/CLBLL_LL_AQ CLBLL_L_X42Y146/CLBLL_LOGIC_OUTS4 INT_L_X42Y140/NR1BEG0 INT_L_X42Y140/SS6END0 INT_L_X42Y141/IMUX_L33 INT_L_X42Y141/NR1END0 INT_L_X42Y141/SS6E0 INT_L_X42Y142/SS6D0 INT_L_X42Y143/SS6C0 INT_L_X42Y144/SS6B0 INT_L_X42Y145/SS6A0 INT_L_X42Y146/LOGIC_OUTS_L4 INT_L_X42Y146/SS6BEG0 
pips: CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y146/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y140/INT_L.SS6END0->>NR1BEG0 INT_L_X42Y141/INT_L.NR1END0->>IMUX_L33 INT_L_X42Y146/INT_L.LOGIC_OUTS_L4->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[13] - 
wires: CLBLL_L_X42Y141/CLBLL_IMUX21 CLBLL_L_X42Y141/CLBLL_LOGIC_OUTS0 CLBLL_L_X42Y141/CLBLL_L_AQ CLBLL_L_X42Y141/CLBLL_L_C4 INT_L_X42Y141/IMUX_L21 INT_L_X42Y141/LOGIC_OUTS_L0 INT_L_X42Y141/NL1BEG_N3 
pips: CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X42Y141/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X42Y141/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X42Y141/INT_L.NL1BEG_N3->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][13]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y141/CLBLL_IMUX20 CLBLL_L_X42Y141/CLBLL_LL_AMUX CLBLL_L_X42Y141/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y141/CLBLL_L_C2 INT_L_X42Y141/IMUX_L20 INT_L_X42Y141/LOGIC_OUTS_L20 
pips: CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y141/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y141/INT_L.LOGIC_OUTS_L20->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][13]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][13]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[14] - 
wires: BRKH_INT_X46Y149/BRKH_INT_SS2END1 CLBLL_R_X45Y142/CLBLL_IMUX35 CLBLL_R_X45Y142/CLBLL_LL_C6 CLBLL_R_X45Y142/CLBLL_SW2A1 CLBLM_L_X46Y142/CLBLM_SW2A1 CLBLM_L_X46Y151/CLBLM_LOGIC_OUTS5 CLBLM_L_X46Y151/CLBLM_M_BQ INT_L_X46Y142/SW2A1 INT_L_X46Y143/SS6END1 INT_L_X46Y143/SW2BEG1 INT_L_X46Y144/SS6E1 INT_L_X46Y145/SS6D1 INT_L_X46Y146/SS6C1 INT_L_X46Y147/SS6B1 INT_L_X46Y148/SS6A1 INT_L_X46Y149/SS2END1 INT_L_X46Y149/SS6BEG1 INT_L_X46Y150/SS2A1 INT_L_X46Y151/LOGIC_OUTS_L5 INT_L_X46Y151/SS2BEG1 INT_R_X45Y142/IMUX35 INT_R_X45Y142/SW2END1 VBRK_X113Y148/VBRK_SW2A1 
pips: CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X46Y151/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X46Y143/INT_L.SS6END1->>SW2BEG1 INT_L_X46Y149/INT_L.SS2END1->>SS6BEG1 INT_L_X46Y151/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_R_X45Y142/INT_R.SW2END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[14] - 
wires: BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_EE2BEG2 BRAM_L_X44Y140/BRAM_EE2BEG2_2 CLBLL_R_X45Y142/CLBLL_IMUX29 CLBLL_R_X45Y142/CLBLL_LL_C2 CLBLM_R_X43Y142/CLBLM_EE2BEG2 CLBLM_R_X43Y142/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y142/CLBLM_L_CQ INT_L_X44Y142/EE2A2 INT_R_X43Y142/EE2BEG2 INT_R_X43Y142/LOGIC_OUTS2 INT_R_X45Y142/EE2END2 INT_R_X45Y142/IMUX29 
pips: CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X43Y142/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X43Y142/INT_R.LOGIC_OUTS2->>EE2BEG2 INT_R_X45Y142/INT_R.EE2END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][14]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X45Y142/CLBLL_IMUX28 CLBLL_R_X45Y142/CLBLL_LL_AMUX CLBLL_R_X45Y142/CLBLL_LL_C4 CLBLL_R_X45Y142/CLBLL_LOGIC_OUTS20 INT_R_X45Y142/IMUX28 INT_R_X45Y142/LOGIC_OUTS20 
pips: CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y142/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y142/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][14]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][14]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[15] - 
wires: CLBLL_R_X45Y146/CLBLL_IMUX39 CLBLL_R_X45Y146/CLBLL_L_D3 CLBLL_R_X45Y146/CLBLL_WL1END3 CLBLM_L_X46Y146/CLBLM_WL1END3 CLBLM_L_X46Y148/CLBLM_LOGIC_OUTS4 CLBLM_L_X46Y148/CLBLM_M_AQ INT_L_X46Y146/WL1BEG3 INT_L_X46Y147/SL1END0 INT_L_X46Y147/WL1BEG_N3 INT_L_X46Y148/LOGIC_OUTS_L4 INT_L_X46Y148/SL1BEG0 INT_R_X45Y146/IMUX39 INT_R_X45Y146/WL1END3 INT_R_X45Y147/WL1END_N1_3 VBRK_X113Y152/VBRK_WL1END3 
pips: CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X46Y148/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X46Y147/INT_L.SL1END0->>WL1BEG_N3 INT_L_X46Y148/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_R_X45Y146/INT_R.WL1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[15] - 
wires: CLBLL_R_X45Y144/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y144/CLBLL_L_AQ CLBLL_R_X45Y146/CLBLL_IMUX46 CLBLL_R_X45Y146/CLBLL_L_D5 INT_R_X45Y144/LOGIC_OUTS0 INT_R_X45Y144/NN2BEG0 INT_R_X45Y145/NN2A0 INT_R_X45Y145/NN2END_S2_0 INT_R_X45Y146/IMUX46 INT_R_X45Y146/NL1BEG_N3 INT_R_X45Y146/NN2END0 
pips: CLBLL_R_X45Y144/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_R_X45Y144/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X45Y146/INT_R.NL1BEG_N3->>IMUX46 INT_R_X45Y146/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][15]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X45Y146/CLBLL_IMUX37 CLBLL_R_X45Y146/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y146/CLBLL_L_AMUX CLBLL_R_X45Y146/CLBLL_L_D4 INT_R_X45Y146/IMUX37 INT_R_X45Y146/LOGIC_OUTS16 
pips: CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y146/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y146/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][15]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][15]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[16] - 
wires: BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_WW2A3 BRAM_L_X44Y145/BRAM_WW2A3_1 CLBLL_L_X42Y146/CLBLL_IMUX31 CLBLL_L_X42Y146/CLBLL_LL_C5 CLBLL_R_X45Y147/CLBLL_LL_AQ CLBLL_R_X45Y147/CLBLL_LOGIC_OUTS4 CLBLM_R_X43Y146/CLBLM_WW2A3 INT_L_X42Y146/IMUX_L31 INT_L_X42Y146/WW2END3 INT_L_X42Y147/WW2END_N0_3 INT_L_X44Y146/WL1END3 INT_L_X44Y146/WW2BEG3 INT_L_X44Y147/WL1END_N1_3 INT_R_X43Y146/WW2A3 INT_R_X45Y146/WL1BEG3 INT_R_X45Y147/LOGIC_OUTS4 INT_R_X45Y147/WL1BEG_N3 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y147/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y146/INT_L.WW2END3->>IMUX_L31 INT_L_X44Y146/INT_L.WL1END3->>WW2BEG3 INT_R_X45Y147/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[16] - 
wires: CLBLL_L_X42Y146/CLBLL_EE2BEG2 CLBLL_L_X42Y146/CLBLL_IMUX22 CLBLL_L_X42Y146/CLBLL_LL_C3 CLBLM_R_X41Y146/CLBLM_EE2BEG2 CLBLM_R_X41Y146/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y146/CLBLM_M_CQ INT_L_X42Y146/EE2A2 INT_L_X42Y146/IMUX_L22 INT_L_X42Y146/WR1END3 INT_R_X41Y146/EE2BEG2 INT_R_X41Y146/LOGIC_OUTS6 INT_R_X43Y146/EE2END2 INT_R_X43Y146/WR1BEG3 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X42Y146/INT_L.WR1END3->>IMUX_L22 INT_R_X41Y146/INT_R.LOGIC_OUTS6->>EE2BEG2 INT_R_X43Y146/INT_R.EE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][16]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_IMUX29 CLBLL_L_X42Y146/CLBLL_LL_C2 CLBLL_L_X42Y147/CLBLL_NE2A2 CLBLM_R_X41Y146/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y146/CLBLM_L_AMUX CLBLM_R_X41Y147/CLBLM_NE2A2 INT_L_X42Y146/IMUX_L29 INT_L_X42Y146/SL1END2 INT_L_X42Y147/NE2END2 INT_L_X42Y147/SL1BEG2 INT_R_X41Y146/LOGIC_OUTS16 INT_R_X41Y146/NE2BEG2 INT_R_X41Y147/NE2A2 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X41Y146/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X42Y146/INT_L.SL1END2->>IMUX_L29 INT_L_X42Y147/INT_L.NE2END2->>SL1BEG2 INT_R_X41Y146/INT_R.LOGIC_OUTS16->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][16]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][16]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[17] - 
wires: CLBLL_R_X45Y145/CLBLL_IMUX29 CLBLL_R_X45Y145/CLBLL_LL_C2 CLBLL_R_X45Y146/CLBLL_LOGIC_OUTS2 CLBLL_R_X45Y146/CLBLL_L_CQ INT_R_X45Y145/IMUX29 INT_R_X45Y145/SL1END2 INT_R_X45Y146/LOGIC_OUTS2 INT_R_X45Y146/SL1BEG2 
pips: CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X45Y146/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X45Y145/INT_R.SL1END2->>IMUX29 INT_R_X45Y146/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[17] - 
wires: CLBLL_R_X45Y144/CLBLL_LL_AQ CLBLL_R_X45Y144/CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y145/CLBLL_IMUX32 CLBLL_R_X45Y145/CLBLL_LL_C1 INT_R_X45Y144/LOGIC_OUTS4 INT_R_X45Y144/NR1BEG0 INT_R_X45Y145/IMUX32 INT_R_X45Y145/NR1END0 
pips: CLBLL_R_X45Y144/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_R_X45Y144/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X45Y145/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][17]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X45Y145/CLBLL_IMUX28 CLBLL_R_X45Y145/CLBLL_LL_AMUX CLBLL_R_X45Y145/CLBLL_LL_C4 CLBLL_R_X45Y145/CLBLL_LOGIC_OUTS20 INT_R_X45Y145/IMUX28 INT_R_X45Y145/LOGIC_OUTS20 
pips: CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y145/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X45Y145/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][17]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][17]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[18] - 
wires: BRKH_INT_X35Y149/BRKH_INT_SW6D0 CLBLM_L_X36Y144/CLBLM_SE4C0 CLBLM_L_X36Y152/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y152/CLBLM_M_AQ CLBLM_L_X36Y152/CLBLM_SW4A0 CLBLM_R_X37Y143/CLBLM_IMUX22 CLBLM_R_X37Y143/CLBLM_M_C3 DSP_R_X35Y140/DSP_SE4C0_4 DSP_R_X35Y150/DSP_SW4A0_2 INT_INTERFACE_R_X35Y144/INT_INTERFACE_SE4C0 INT_INTERFACE_R_X35Y152/INT_INTERFACE_SW4A0 INT_L_X34Y148/SE6BEG0 INT_L_X34Y148/SW6END0 INT_L_X36Y143/EL1BEG3 INT_L_X36Y144/EL1BEG_N3 INT_L_X36Y144/SE6END0 INT_L_X36Y152/LOGIC_OUTS_L4 INT_L_X36Y152/SW6BEG0 INT_R_X35Y144/SE6E0 INT_R_X35Y145/SE6D0 INT_R_X35Y146/SE6C0 INT_R_X35Y147/SE6B0 INT_R_X35Y148/SE6A0 INT_R_X35Y148/SW6E0 INT_R_X35Y149/SW6D0 INT_R_X35Y150/SW6C0 INT_R_X35Y151/SW6B0 INT_R_X35Y152/SW6A0 INT_R_X37Y143/EL1END3 INT_R_X37Y143/IMUX22 VBRK_X89Y150/VBRK_SE4C0 VBRK_X89Y159/VBRK_SW4A0 
pips: CLBLM_L_X36Y152/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X34Y148/INT_L.SW6END0->>SE6BEG0 INT_L_X36Y144/INT_L.SE6END0->>EL1BEG_N3 INT_L_X36Y152/INT_L.LOGIC_OUTS_L4->>SW6BEG0 INT_R_X37Y143/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[18] - 
wires: CLBLM_L_X36Y143/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y143/CLBLM_L_AQ CLBLM_R_X37Y143/CLBLM_IMUX35 CLBLM_R_X37Y143/CLBLM_M_C6 INT_L_X36Y143/ER1BEG1 INT_L_X36Y143/LOGIC_OUTS_L0 INT_R_X37Y143/ER1END1 INT_R_X37Y143/IMUX35 
pips: CLBLM_L_X36Y143/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X36Y143/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X37Y143/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][18]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y143/CLBLM_IMUX28 CLBLM_R_X37Y143/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y143/CLBLM_M_AMUX CLBLM_R_X37Y143/CLBLM_M_C4 INT_R_X37Y143/IMUX28 INT_R_X37Y143/LOGIC_OUTS20 
pips: CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X37Y143/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X37Y143/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][18]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][18]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[19] - 
wires: CLBLM_L_X34Y149/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y149/CLBLM_L_AQ CLBLM_L_X36Y145/CLBLM_SE4C0 CLBLM_L_X36Y146/CLBLM_IMUX32 CLBLM_L_X36Y146/CLBLM_M_C1 DSP_R_X35Y145/DSP_SE4C0_0 INT_INTERFACE_R_X35Y145/INT_INTERFACE_SE4C0 INT_L_X34Y149/LOGIC_OUTS_L0 INT_L_X34Y149/SE6BEG0 INT_L_X36Y145/NR1BEG0 INT_L_X36Y145/SE6END0 INT_L_X36Y146/IMUX_L32 INT_L_X36Y146/NR1END0 INT_R_X35Y145/SE6E0 INT_R_X35Y146/SE6D0 INT_R_X35Y147/SE6C0 INT_R_X35Y148/SE6B0 INT_R_X35Y149/SE6A0 VBRK_X89Y151/VBRK_SE4C0 
pips: CLBLM_L_X34Y149/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X34Y149/INT_L.LOGIC_OUTS_L0->>SE6BEG0 INT_L_X36Y145/INT_L.SE6END0->>NR1BEG0 INT_L_X36Y146/INT_L.NR1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[19] - 
wires: CLBLM_L_X36Y146/CLBLM_EL1BEG3 CLBLM_L_X36Y146/CLBLM_IMUX22 CLBLM_L_X36Y146/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y146/CLBLM_M_AQ CLBLM_L_X36Y146/CLBLM_M_C3 CLBLM_L_X36Y147/CLBLM_NW2A0 DSP_R_X35Y145/DSP_EL1BEG3_1 DSP_R_X35Y145/DSP_NW2A0_2 INT_INTERFACE_R_X35Y146/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X35Y147/INT_INTERFACE_NW2A0 INT_L_X36Y146/EL1END3 INT_L_X36Y146/IMUX_L22 INT_L_X36Y146/LOGIC_OUTS_L4 INT_L_X36Y146/NW2BEG0 INT_L_X36Y147/NW2A0 INT_R_X35Y146/EL1BEG3 INT_R_X35Y146/NW2END_S0_0 INT_R_X35Y147/EL1BEG_N3 INT_R_X35Y147/NW2END0 VBRK_X89Y152/VBRK_EL1BEG3 VBRK_X89Y153/VBRK_NW2A0 
pips: CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y146/INT_L.EL1END3->>IMUX_L22 INT_L_X36Y146/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X35Y147/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][19]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X36Y144/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y144/CLBLM_M_AMUX CLBLM_L_X36Y145/CLBLM_NW2A2 CLBLM_L_X36Y146/CLBLM_IMUX28 CLBLM_L_X36Y146/CLBLM_M_C4 CLBLM_L_X36Y146/CLBLM_NE2A2 DSP_R_X35Y145/DSP_NE2A2_1 DSP_R_X35Y145/DSP_NW2A2_0 INT_INTERFACE_R_X35Y145/INT_INTERFACE_NW2A2 INT_INTERFACE_R_X35Y146/INT_INTERFACE_NE2A2 INT_L_X36Y144/LOGIC_OUTS_L20 INT_L_X36Y144/NW2BEG2 INT_L_X36Y145/NW2A2 INT_L_X36Y146/IMUX_L28 INT_L_X36Y146/NE2END2 INT_R_X35Y145/NE2BEG2 INT_R_X35Y145/NW2END2 INT_R_X35Y146/NE2A2 VBRK_X89Y151/VBRK_NW2A2 VBRK_X89Y152/VBRK_NE2A2 
pips: CLBLM_L_X36Y144/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X36Y144/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X36Y146/INT_L.NE2END2->>IMUX_L28 INT_R_X35Y145/INT_R.NW2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][19]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][19]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[1] - 
wires: CLBLL_R_X45Y142/CLBLL_IMUX34 CLBLL_R_X45Y142/CLBLL_L_C6 CLBLL_R_X45Y142/CLBLL_WL1END1 CLBLM_L_X46Y142/CLBLM_LOGIC_OUTS6 CLBLM_L_X46Y142/CLBLM_M_CQ CLBLM_L_X46Y142/CLBLM_WL1END1 INT_L_X46Y142/LOGIC_OUTS_L6 INT_L_X46Y142/WL1BEG1 INT_R_X45Y142/IMUX34 INT_R_X45Y142/WL1END1 VBRK_X113Y148/VBRK_WL1END1 
pips: CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X46Y142/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X46Y142/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X45Y142/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[1] - 
wires: CLBLL_R_X45Y142/CLBLL_IMUX30 CLBLL_R_X45Y142/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y142/CLBLL_L_AQ CLBLL_R_X45Y142/CLBLL_L_C5 INT_R_X45Y142/IMUX30 INT_R_X45Y142/LOGIC_OUTS0 INT_R_X45Y142/NL1BEG_N3 
pips: CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y142/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X45Y142/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X45Y142/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][1]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X45Y142/CLBLL_IMUX20 CLBLL_R_X45Y142/CLBLL_L_C2 CLBLL_R_X45Y143/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y143/CLBLL_L_AMUX INT_R_X45Y142/IMUX20 INT_R_X45Y142/SL1END2 INT_R_X45Y143/LOGIC_OUTS16 INT_R_X45Y143/SL1BEG2 
pips: CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X45Y143/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X45Y142/INT_R.SL1END2->>IMUX20 INT_R_X45Y143/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][1]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[20] - 
wires: BRKH_INT_X39Y149/BRKH_INT_SS6C0 CLBLL_L_X40Y145/CLBLL_SE2A0 CLBLM_R_X39Y145/CLBLM_SE2A0 CLBLM_R_X39Y152/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y152/CLBLM_L_AQ CLBLM_R_X41Y143/CLBLM_IMUX31 CLBLM_R_X41Y143/CLBLM_M_C5 INT_L_X40Y144/EL1BEG3 INT_L_X40Y145/EL1BEG_N3 INT_L_X40Y145/SE2END0 INT_R_X39Y145/SE2A0 INT_R_X39Y146/SE2BEG0 INT_R_X39Y146/SS6END0 INT_R_X39Y147/SS6E0 INT_R_X39Y148/SS6D0 INT_R_X39Y149/SS6C0 INT_R_X39Y150/SS6B0 INT_R_X39Y151/SS6A0 INT_R_X39Y152/LOGIC_OUTS0 INT_R_X39Y152/SS6BEG0 INT_R_X41Y143/IMUX31 INT_R_X41Y143/SL1END3 INT_R_X41Y144/EL1END3 INT_R_X41Y144/SL1BEG3 VBRK_X99Y151/VBRK_SE2A0 
pips: CLBLM_R_X39Y152/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X40Y145/INT_L.SE2END0->>EL1BEG_N3 INT_R_X39Y146/INT_R.SS6END0->>SE2BEG0 INT_R_X39Y152/INT_R.LOGIC_OUTS0->>SS6BEG0 INT_R_X41Y143/INT_R.SL1END3->>IMUX31 INT_R_X41Y144/INT_R.EL1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[20] - 
wires: CLBLM_R_X41Y143/CLBLM_IMUX22 CLBLM_R_X41Y143/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y143/CLBLM_M_AQ CLBLM_R_X41Y143/CLBLM_M_C3 INT_R_X41Y143/IMUX22 INT_R_X41Y143/LOGIC_OUTS4 INT_R_X41Y143/NL1BEG_N3 
pips: CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y143/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y143/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X41Y143/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][20]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y142/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y142/CLBLM_M_AMUX CLBLM_R_X41Y143/CLBLM_IMUX29 CLBLM_R_X41Y143/CLBLM_M_C2 INT_R_X41Y142/LOGIC_OUTS20 INT_R_X41Y142/NR1BEG2 INT_R_X41Y143/IMUX29 INT_R_X41Y143/NR1END2 
pips: CLBLM_R_X41Y142/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X41Y142/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X41Y143/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][20]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][20]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[21] - 
wires: BRAM_INT_INTERFACE_L_X38Y145/INT_INTERFACE_SE4C0 BRAM_L_X38Y145/BRAM_SE4C0_0 CLBLL_L_X40Y140/CLBLL_WL1END3 CLBLL_L_X40Y141/CLBLL_SE4C0 CLBLM_L_X36Y149/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y149/CLBLM_L_AQ CLBLM_R_X37Y145/CLBLM_SE4C0 CLBLM_R_X39Y140/CLBLM_IMUX31 CLBLM_R_X39Y140/CLBLM_M_C5 CLBLM_R_X39Y140/CLBLM_WL1END3 CLBLM_R_X39Y141/CLBLM_SE4C0 INT_L_X36Y149/LOGIC_OUTS_L0 INT_L_X36Y149/SE6BEG0 INT_L_X38Y145/SE6BEG0 INT_L_X38Y145/SE6END0 INT_L_X40Y140/WL1BEG3 INT_L_X40Y141/SE6END0 INT_L_X40Y141/WL1BEG_N3 INT_R_X37Y145/SE6E0 INT_R_X37Y146/SE6D0 INT_R_X37Y147/SE6C0 INT_R_X37Y148/SE6B0 INT_R_X37Y149/SE6A0 INT_R_X39Y140/IMUX31 INT_R_X39Y140/WL1END3 INT_R_X39Y141/SE6E0 INT_R_X39Y141/WL1END_N1_3 INT_R_X39Y142/SE6D0 INT_R_X39Y143/SE6C0 INT_R_X39Y144/SE6B0 INT_R_X39Y145/SE6A0 VBRK_X99Y146/VBRK_WL1END3 VBRK_X99Y147/VBRK_SE4C0 
pips: CLBLM_L_X36Y149/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X36Y149/INT_L.LOGIC_OUTS_L0->>SE6BEG0 INT_L_X38Y145/INT_L.SE6END0->>SE6BEG0 INT_L_X40Y141/INT_L.SE6END0->>WL1BEG_N3 INT_R_X39Y140/INT_R.WL1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[21] - 
wires: CLBLM_R_X39Y140/CLBLM_IMUX22 CLBLM_R_X39Y140/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y140/CLBLM_M_AQ CLBLM_R_X39Y140/CLBLM_M_C3 INT_R_X39Y140/IMUX22 INT_R_X39Y140/LOGIC_OUTS4 INT_R_X39Y140/NL1BEG_N3 
pips: CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y140/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y140/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X39Y140/INT_R.NL1BEG_N3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][21]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y140/CLBLM_IMUX29 CLBLM_R_X39Y140/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y140/CLBLM_L_AMUX CLBLM_R_X39Y140/CLBLM_M_C2 INT_R_X39Y140/IMUX29 INT_R_X39Y140/LOGIC_OUTS16 
pips: CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y140/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X39Y140/INT_R.LOGIC_OUTS16->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][21]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][21]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[22] - 
wires: BRAM_INT_INTERFACE_L_X38Y145/INT_INTERFACE_WL1END3 BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_SE4C0 BRAM_L_X38Y145/BRAM_SE4C0_1 BRAM_L_X38Y145/BRAM_WL1END3_0 BRKH_INT_X37Y149/BRKH_INT_SE6B0 CLBLM_L_X36Y144/CLBLM_IMUX31 CLBLM_L_X36Y144/CLBLM_M_C5 CLBLM_L_X36Y150/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y150/CLBLM_M_AQ CLBLM_R_X37Y145/CLBLM_WL1END3 CLBLM_R_X37Y146/CLBLM_SE4C0 INT_L_X36Y144/IMUX_L31 INT_L_X36Y144/SW2END3 INT_L_X36Y145/SW2END_N0_3 INT_L_X36Y150/LOGIC_OUTS_L4 INT_L_X36Y150/SE6BEG0 INT_L_X38Y145/WL1BEG3 INT_L_X38Y146/SE6END0 INT_L_X38Y146/WL1BEG_N3 INT_R_X37Y144/SW2A3 INT_R_X37Y145/SW2BEG3 INT_R_X37Y145/WL1END3 INT_R_X37Y146/SE6E0 INT_R_X37Y146/WL1END_N1_3 INT_R_X37Y147/SE6D0 INT_R_X37Y148/SE6C0 INT_R_X37Y149/SE6B0 INT_R_X37Y150/SE6A0 
pips: CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y150/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X36Y144/INT_L.SW2END3->>IMUX_L31 INT_L_X36Y150/INT_L.LOGIC_OUTS_L4->>SE6BEG0 INT_L_X38Y146/INT_L.SE6END0->>WL1BEG_N3 INT_R_X37Y145/INT_R.WL1END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[22] - 
wires: CLBLM_L_X36Y144/CLBLM_IMUX28 CLBLM_L_X36Y144/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y144/CLBLM_L_CQ CLBLM_L_X36Y144/CLBLM_M_C4 INT_L_X36Y144/IMUX_L28 INT_L_X36Y144/LOGIC_OUTS_L2 
pips: CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y144/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y144/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][22]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X36Y144/CLBLM_IMUX29 CLBLM_L_X36Y144/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y144/CLBLM_L_AMUX CLBLM_L_X36Y144/CLBLM_M_C2 INT_L_X36Y144/IMUX_L29 INT_L_X36Y144/LOGIC_OUTS_L16 
pips: CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y144/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X36Y144/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][22]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][22]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[23] - 
wires: BRKH_INT_X37Y149/BRKH_INT_SS2END0 CLBLM_R_X37Y146/CLBLM_IMUX34 CLBLM_R_X37Y146/CLBLM_L_C6 CLBLM_R_X37Y151/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y151/CLBLM_L_AQ INT_R_X37Y146/IMUX34 INT_R_X37Y146/SS2END1 INT_R_X37Y147/SS2A1 INT_R_X37Y148/SR1END1 INT_R_X37Y148/SS2BEG1 INT_R_X37Y149/SR1BEG1 INT_R_X37Y149/SS2END0 INT_R_X37Y150/SS2A0 INT_R_X37Y151/LOGIC_OUTS0 INT_R_X37Y151/SS2BEG0 
pips: CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y151/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X37Y146/INT_R.SS2END1->>IMUX34 INT_R_X37Y148/INT_R.SR1END1->>SS2BEG1 INT_R_X37Y149/INT_R.SS2END0->>SR1BEG1 INT_R_X37Y151/INT_R.LOGIC_OUTS0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[23] - 
wires: CLBLM_R_X37Y146/CLBLM_IMUX30 CLBLM_R_X37Y146/CLBLM_LOGIC_OUTS0 CLBLM_R_X37Y146/CLBLM_L_AQ CLBLM_R_X37Y146/CLBLM_L_C5 INT_R_X37Y146/IMUX30 INT_R_X37Y146/LOGIC_OUTS0 INT_R_X37Y146/NL1BEG_N3 
pips: CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X37Y146/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X37Y146/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][23]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y146/CLBLM_IMUX20 CLBLM_R_X37Y146/CLBLM_LOGIC_OUTS20 CLBLM_R_X37Y146/CLBLM_L_C2 CLBLM_R_X37Y146/CLBLM_M_AMUX INT_R_X37Y146/IMUX20 INT_R_X37Y146/LOGIC_OUTS20 
pips: CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X37Y146/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X37Y146/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][23]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][23]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[24] - 
wires: CLBLM_L_X34Y146/CLBLM_LOGIC_OUTS0 CLBLM_L_X34Y146/CLBLM_L_AQ CLBLM_L_X36Y144/CLBLM_IMUX47 CLBLM_L_X36Y144/CLBLM_M_D5 CLBLM_L_X36Y144/CLBLM_SE2A3 DSP_R_X35Y140/DSP_SE2A3_4 INT_INTERFACE_R_X35Y144/INT_INTERFACE_SE2A3 INT_L_X34Y145/EL1BEG3 INT_L_X34Y146/EL1BEG_N3 INT_L_X34Y146/LOGIC_OUTS_L0 INT_L_X36Y144/IMUX_L47 INT_L_X36Y144/SE2END3 INT_R_X35Y144/SE2A3 INT_R_X35Y145/EL1END3 INT_R_X35Y145/SE2BEG3 VBRK_X89Y150/VBRK_SE2A3 
pips: CLBLM_L_X34Y146/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X34Y146/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X36Y144/INT_L.SE2END3->>IMUX_L47 INT_R_X35Y145/INT_R.EL1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[24] - 
wires: CLBLM_L_X36Y143/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y143/CLBLM_L_CQ CLBLM_L_X36Y144/CLBLM_IMUX38 CLBLM_L_X36Y144/CLBLM_M_D3 INT_L_X36Y143/LOGIC_OUTS_L2 INT_L_X36Y143/NE2BEG2 INT_L_X36Y144/IMUX_L38 INT_L_X36Y144/NE2A2 INT_L_X36Y144/WR1END3 INT_R_X37Y144/NE2END2 INT_R_X37Y144/WR1BEG3 
pips: CLBLM_L_X36Y143/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X36Y143/INT_L.LOGIC_OUTS_L2->>NE2BEG2 INT_L_X36Y144/INT_L.WR1END3->>IMUX_L38 INT_R_X37Y144/INT_R.NE2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][24]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X36Y143/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y143/CLBLM_M_AMUX CLBLM_L_X36Y144/CLBLM_IMUX44 CLBLM_L_X36Y144/CLBLM_M_D4 INT_L_X36Y143/LOGIC_OUTS_L20 INT_L_X36Y143/NR1BEG2 INT_L_X36Y144/IMUX_L44 INT_L_X36Y144/NR1END2 
pips: CLBLM_L_X36Y143/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X36Y143/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X36Y144/INT_L.NR1END2->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][24]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][24]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[25] - 
wires: CLBLL_L_X40Y144/CLBLL_IMUX20 CLBLL_L_X40Y144/CLBLL_L_C2 CLBLL_L_X40Y145/CLBLL_LL_CQ CLBLL_L_X40Y145/CLBLL_LOGIC_OUTS6 INT_L_X40Y144/IMUX_L20 INT_L_X40Y144/SL1END2 INT_L_X40Y145/LOGIC_OUTS_L6 INT_L_X40Y145/SL1BEG2 
pips: CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y145/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y144/INT_L.SL1END2->>IMUX_L20 INT_L_X40Y145/INT_L.LOGIC_OUTS_L6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[25] - 
wires: CLBLL_L_X40Y143/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y143/CLBLL_L_AQ CLBLL_L_X40Y144/CLBLL_IMUX33 CLBLL_L_X40Y144/CLBLL_L_C1 INT_L_X40Y143/LOGIC_OUTS_L0 INT_L_X40Y143/NE2BEG0 INT_L_X40Y144/IMUX_L33 INT_L_X40Y144/NE2A0 INT_L_X40Y144/WR1END1 INT_R_X41Y143/NE2END_S3_0 INT_R_X41Y144/NE2END0 INT_R_X41Y144/WR1BEG1 
pips: CLBLL_L_X40Y143/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 INT_L_X40Y143/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X40Y144/INT_L.WR1END1->>IMUX_L33 INT_R_X41Y144/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][25]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y144/CLBLL_IMUX21 CLBLL_L_X40Y144/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y144/CLBLL_L_AMUX CLBLL_L_X40Y144/CLBLL_L_C4 INT_L_X40Y144/IMUX_L21 INT_L_X40Y144/LOGIC_OUTS_L16 
pips: CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y144/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X40Y144/INT_L.LOGIC_OUTS_L16->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][25]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][25]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[26] - 
wires: CLBLL_L_X40Y147/CLBLL_EL1BEG3 CLBLM_R_X39Y147/CLBLM_EL1BEG3 CLBLM_R_X39Y148/CLBLM_LOGIC_OUTS0 CLBLM_R_X39Y148/CLBLM_L_AQ CLBLM_R_X41Y144/CLBLM_IMUX39 CLBLM_R_X41Y144/CLBLM_L_D3 INT_L_X40Y146/SE2A3 INT_L_X40Y147/EL1END3 INT_L_X40Y147/SE2BEG3 INT_R_X39Y147/EL1BEG3 INT_R_X39Y148/EL1BEG_N3 INT_R_X39Y148/LOGIC_OUTS0 INT_R_X41Y144/IMUX39 INT_R_X41Y144/SS2END3 INT_R_X41Y145/SS2A3 INT_R_X41Y145/SS2END_N0_3 INT_R_X41Y146/SE2END3 INT_R_X41Y146/SS2BEG3 VBRK_X99Y153/VBRK_EL1BEG3 
pips: CLBLM_R_X39Y148/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X40Y147/INT_L.EL1END3->>SE2BEG3 INT_R_X39Y148/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X41Y144/INT_R.SS2END3->>IMUX39 INT_R_X41Y146/INT_R.SE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[26] - 
wires: CLBLM_R_X41Y144/CLBLM_IMUX41 CLBLM_R_X41Y144/CLBLM_LOGIC_OUTS4 CLBLM_R_X41Y144/CLBLM_L_D1 CLBLM_R_X41Y144/CLBLM_M_AQ INT_R_X41Y144/IMUX41 INT_R_X41Y144/LOGIC_OUTS4 
pips: CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X41Y144/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X41Y144/INT_R.LOGIC_OUTS4->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][26]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y144/CLBLM_IMUX37 CLBLM_R_X41Y144/CLBLM_LOGIC_OUTS16 CLBLM_R_X41Y144/CLBLM_L_AMUX CLBLM_R_X41Y144/CLBLM_L_D4 INT_R_X41Y144/IMUX37 INT_R_X41Y144/LOGIC_OUTS16 
pips: CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X41Y144/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X41Y144/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][26]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][26]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[27] - 
wires: BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_EE2A0 BRAM_L_X38Y140/BRAM_EE2A0_2 CLBLM_L_X36Y142/CLBLM_LOGIC_OUTS4 CLBLM_L_X36Y142/CLBLM_M_AQ CLBLM_R_X37Y142/CLBLM_EE2A0 CLBLM_R_X39Y142/CLBLM_IMUX35 CLBLM_R_X39Y142/CLBLM_M_C6 INT_L_X36Y142/EE2BEG0 INT_L_X36Y142/LOGIC_OUTS_L4 INT_L_X38Y142/EE2END0 INT_L_X38Y142/ER1BEG1 INT_R_X37Y142/EE2A0 INT_R_X39Y142/ER1END1 INT_R_X39Y142/IMUX35 
pips: CLBLM_L_X36Y142/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X36Y142/INT_L.LOGIC_OUTS_L4->>EE2BEG0 INT_L_X38Y142/INT_L.EE2END0->>ER1BEG1 INT_R_X39Y142/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[27] - 
wires: CLBLM_R_X39Y142/CLBLM_IMUX29 CLBLM_R_X39Y142/CLBLM_LOGIC_OUTS4 CLBLM_R_X39Y142/CLBLM_M_AQ CLBLM_R_X39Y142/CLBLM_M_C2 INT_R_X39Y142/IMUX29 INT_R_X39Y142/LOGIC_OUTS4 INT_R_X39Y142/NL1BEG_N3 
pips: CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X39Y142/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X39Y142/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X39Y142/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][27]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y142/CLBLM_IMUX31 CLBLM_R_X39Y142/CLBLM_M_C5 CLBLM_R_X39Y143/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y143/CLBLM_M_AMUX INT_R_X39Y142/IMUX31 INT_R_X39Y142/SR1END3 INT_R_X39Y143/LOGIC_OUTS20 INT_R_X39Y143/SR1BEG3 INT_R_X39Y143/SR1END_N3_3 
pips: CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y143/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y142/INT_R.SR1END3->>IMUX31 INT_R_X39Y143/INT_R.LOGIC_OUTS20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][27]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][27]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[28] - 
wires: CLBLM_L_X36Y145/CLBLM_IMUX46 CLBLM_L_X36Y145/CLBLM_L_D5 CLBLM_R_X37Y146/CLBLM_LOGIC_OUTS6 CLBLM_R_X37Y146/CLBLM_M_CQ INT_L_X36Y145/IMUX_L46 INT_L_X36Y145/SR1END2 INT_L_X36Y146/SR1BEG2 INT_L_X36Y146/WL1END1 INT_R_X37Y146/LOGIC_OUTS6 INT_R_X37Y146/WL1BEG1 
pips: CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X36Y145/INT_L.SR1END2->>IMUX_L46 INT_L_X36Y146/INT_L.WL1END1->>SR1BEG2 INT_R_X37Y146/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[28] - 
wires: CLBLM_L_X36Y143/CLBLM_LOGIC_OUTS6 CLBLM_L_X36Y143/CLBLM_M_CQ CLBLM_L_X36Y145/CLBLM_IMUX42 CLBLM_L_X36Y145/CLBLM_L_D6 INT_L_X36Y143/LOGIC_OUTS_L6 INT_L_X36Y143/NN2BEG2 INT_L_X36Y144/NN2A2 INT_L_X36Y145/FAN_ALT7 INT_L_X36Y145/FAN_BOUNCE7 INT_L_X36Y145/IMUX_L42 INT_L_X36Y145/NN2END2 
pips: CLBLM_L_X36Y143/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X36Y143/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X36Y145/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y145/INT_L.FAN_BOUNCE7->>IMUX_L42 INT_L_X36Y145/INT_L.NN2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][28]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X36Y145/CLBLM_IMUX37 CLBLM_L_X36Y145/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y145/CLBLM_L_AMUX CLBLM_L_X36Y145/CLBLM_L_D4 INT_L_X36Y145/IMUX_L37 INT_L_X36Y145/LOGIC_OUTS_L16 
pips: CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X36Y145/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X36Y145/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][28]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][28]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[29] - 
wires: CLBLM_L_X36Y145/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y145/CLBLM_L_CQ CLBLM_R_X37Y143/CLBLM_IMUX38 CLBLM_R_X37Y143/CLBLM_M_D3 INT_L_X36Y145/ER1BEG3 INT_L_X36Y145/LOGIC_OUTS_L2 INT_R_X37Y143/IMUX38 INT_R_X37Y143/SS2END3 INT_R_X37Y144/SS2A3 INT_R_X37Y144/SS2END_N0_3 INT_R_X37Y145/ER1END3 INT_R_X37Y145/SS2BEG3 INT_R_X37Y146/ER1END_N3_3 
pips: CLBLM_L_X36Y145/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X36Y145/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X37Y143/INT_R.SS2END3->>IMUX38 INT_R_X37Y145/INT_R.ER1END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[29] - 
wires: CLBLM_R_X37Y143/CLBLM_IMUX44 CLBLM_R_X37Y143/CLBLM_LOGIC_OUTS2 CLBLM_R_X37Y143/CLBLM_L_CQ CLBLM_R_X37Y143/CLBLM_M_D4 INT_R_X37Y143/IMUX44 INT_R_X37Y143/LOGIC_OUTS2 
pips: CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X37Y143/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X37Y143/INT_R.LOGIC_OUTS2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][29]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y143/CLBLM_IMUX45 CLBLM_R_X37Y143/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y143/CLBLM_L_AMUX CLBLM_R_X37Y143/CLBLM_M_D2 INT_R_X37Y143/IMUX45 INT_R_X37Y143/LOGIC_OUTS16 
pips: CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X37Y143/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y143/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][29]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][29]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[2] - 
wires: CLBLL_L_X40Y144/CLBLL_IMUX41 CLBLL_L_X40Y144/CLBLL_L_D1 CLBLL_L_X40Y149/CLBLL_LOGIC_OUTS0 CLBLL_L_X40Y149/CLBLL_L_AQ INT_L_X40Y144/IMUX_L41 INT_L_X40Y144/SL1END0 INT_L_X40Y145/SL1BEG0 INT_L_X40Y145/SS2END0 INT_L_X40Y146/SS2A0 INT_L_X40Y147/SS2BEG0 INT_L_X40Y147/SS2END0 INT_L_X40Y148/SS2A0 INT_L_X40Y149/LOGIC_OUTS_L0 INT_L_X40Y149/SS2BEG0 
pips: CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y149/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X40Y144/INT_L.SL1END0->>IMUX_L41 INT_L_X40Y145/INT_L.SS2END0->>SL1BEG0 INT_L_X40Y147/INT_L.SS2END0->>SS2BEG0 INT_L_X40Y149/INT_L.LOGIC_OUTS_L0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[2] - 
wires: CLBLL_L_X40Y143/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y143/CLBLL_L_CQ CLBLL_L_X40Y144/CLBLL_IMUX37 CLBLL_L_X40Y144/CLBLL_L_D4 INT_L_X40Y143/LOGIC_OUTS_L2 INT_L_X40Y143/NR1BEG2 INT_L_X40Y144/IMUX_L37 INT_L_X40Y144/NR1END2 
pips: CLBLL_L_X40Y143/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X40Y143/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X40Y144/INT_L.NR1END2->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][2]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y144/CLBLL_IMUX39 CLBLL_L_X40Y144/CLBLL_L_D3 CLBLL_L_X40Y145/CLBLL_LL_AMUX CLBLL_L_X40Y145/CLBLL_LOGIC_OUTS20 INT_L_X40Y144/IMUX_L39 INT_L_X40Y144/SR1END3 INT_L_X40Y145/LOGIC_OUTS_L20 INT_L_X40Y145/SR1BEG3 INT_L_X40Y145/SR1END_N3_3 
pips: CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y144/INT_L.SR1END3->>IMUX_L39 INT_L_X40Y145/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][2]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][2]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[30] - 
wires: CLBLL_L_X40Y146/CLBLL_LL_AQ CLBLL_L_X40Y146/CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y145/CLBLM_IMUX22 CLBLM_R_X41Y145/CLBLM_M_C3 INT_L_X40Y145/EL1BEG3 INT_L_X40Y146/EL1BEG_N3 INT_L_X40Y146/LOGIC_OUTS_L4 INT_R_X41Y145/EL1END3 INT_R_X41Y145/IMUX22 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y146/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_R_X41Y145/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[30] - 
wires: CLBLM_R_X41Y144/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y144/CLBLM_M_CQ CLBLM_R_X41Y145/CLBLM_IMUX29 CLBLM_R_X41Y145/CLBLM_M_C2 INT_R_X41Y144/LOGIC_OUTS6 INT_R_X41Y144/NR1BEG2 INT_R_X41Y145/IMUX29 INT_R_X41Y145/NR1END2 
pips: CLBLM_R_X41Y144/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X41Y144/INT_R.LOGIC_OUTS6->>NR1BEG2 INT_R_X41Y145/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][30]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y145/CLBLM_IMUX28 CLBLM_R_X41Y145/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y145/CLBLM_M_AMUX CLBLM_R_X41Y145/CLBLM_M_C4 INT_R_X41Y145/IMUX28 INT_R_X41Y145/LOGIC_OUTS20 
pips: CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X41Y145/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y145/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][30]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][30]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[31] - 
wires: CLBLM_R_X39Y143/CLBLM_IMUX36 CLBLM_R_X39Y143/CLBLM_LOGIC_OUTS2 CLBLM_R_X39Y143/CLBLM_L_CQ CLBLM_R_X39Y143/CLBLM_L_D2 INT_R_X39Y143/IMUX36 INT_R_X39Y143/LOGIC_OUTS2 
pips: CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X39Y143/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X39Y143/INT_R.LOGIC_OUTS2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[31] - 
wires: CLBLM_R_X39Y143/CLBLM_IMUX37 CLBLM_R_X39Y143/CLBLM_LOGIC_OUTS6 CLBLM_R_X39Y143/CLBLM_L_D4 CLBLM_R_X39Y143/CLBLM_M_CQ INT_R_X39Y143/IMUX37 INT_R_X39Y143/LOGIC_OUTS6 
pips: CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X39Y143/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X39Y143/INT_R.LOGIC_OUTS6->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][31]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X39Y143/CLBLM_IMUX39 CLBLM_R_X39Y143/CLBLM_LOGIC_OUTS16 CLBLM_R_X39Y143/CLBLM_L_AMUX CLBLM_R_X39Y143/CLBLM_L_D3 INT_L_X38Y143/ER1BEG3 INT_L_X38Y143/SR1END2 INT_L_X38Y144/NW2END2 INT_L_X38Y144/SR1BEG2 INT_R_X39Y143/ER1END3 INT_R_X39Y143/IMUX39 INT_R_X39Y143/LOGIC_OUTS16 INT_R_X39Y143/NW2BEG2 INT_R_X39Y144/ER1END_N3_3 INT_R_X39Y144/NW2A2 
pips: CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X38Y143/INT_L.SR1END2->>ER1BEG3 INT_L_X38Y144/INT_L.NW2END2->>SR1BEG2 INT_R_X39Y143/INT_R.ER1END3->>IMUX39 INT_R_X39Y143/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][31]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][31]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[3] - 
wires: CLBLL_L_X42Y146/CLBLL_LL_BQ CLBLL_L_X42Y146/CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y143/CLBLM_IMUX20 CLBLM_R_X43Y143/CLBLM_L_C2 INT_L_X42Y145/SE2A1 INT_L_X42Y146/LOGIC_OUTS_L5 INT_L_X42Y146/SE2BEG1 INT_R_X43Y143/IMUX20 INT_R_X43Y143/SS2END1 INT_R_X43Y144/SS2A1 INT_R_X43Y145/SE2END1 INT_R_X43Y145/SS2BEG1 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X42Y146/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_R_X43Y143/INT_R.SS2END1->>IMUX20 INT_R_X43Y145/INT_R.SE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[3] - 
wires: CLBLM_R_X43Y143/CLBLM_IMUX33 CLBLM_R_X43Y143/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y143/CLBLM_L_C1 CLBLM_R_X43Y143/CLBLM_M_AQ INT_R_X43Y143/IMUX33 INT_R_X43Y143/LOGIC_OUTS4 
pips: CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y143/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y143/INT_R.LOGIC_OUTS4->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][3]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y143/CLBLM_IMUX21 CLBLM_R_X43Y143/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y143/CLBLM_L_AMUX CLBLM_R_X43Y143/CLBLM_L_C4 INT_R_X43Y143/IMUX21 INT_R_X43Y143/LOGIC_OUTS16 
pips: CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X43Y143/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X43Y143/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][3]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][3]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[4] - 
wires: CLBLM_R_X43Y144/CLBLM_IMUX47 CLBLM_R_X43Y144/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y144/CLBLM_M_CQ CLBLM_R_X43Y144/CLBLM_M_D5 INT_R_X43Y144/BYP_ALT3 INT_R_X43Y144/BYP_BOUNCE3 INT_R_X43Y144/IMUX47 INT_R_X43Y144/LOGIC_OUTS6 INT_R_X43Y145/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X43Y144/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y144/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X43Y144/INT_R.LOGIC_OUTS6->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[4] - 
wires: CLBLM_R_X43Y143/CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y143/CLBLM_M_CQ CLBLM_R_X43Y144/CLBLM_IMUX44 CLBLM_R_X43Y144/CLBLM_M_D4 INT_R_X43Y143/LOGIC_OUTS6 INT_R_X43Y143/NR1BEG2 INT_R_X43Y144/IMUX44 INT_R_X43Y144/NR1END2 
pips: CLBLM_R_X43Y143/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_R_X43Y143/INT_R.LOGIC_OUTS6->>NR1BEG2 INT_R_X43Y144/INT_R.NR1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][4]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y144/CLBLM_IMUX40 CLBLM_R_X43Y144/CLBLM_LOGIC_OUTS20 CLBLM_R_X43Y144/CLBLM_M_AMUX CLBLM_R_X43Y144/CLBLM_M_D1 INT_R_X43Y144/FAN_ALT7 INT_R_X43Y144/FAN_BOUNCE7 INT_R_X43Y144/IMUX40 INT_R_X43Y144/LOGIC_OUTS20 
pips: CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X43Y144/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X43Y144/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y144/INT_R.FAN_BOUNCE7->>IMUX40 INT_R_X43Y144/INT_R.LOGIC_OUTS20->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][4]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][4]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[5] - 
wires: CLBLL_R_X45Y144/CLBLL_IMUX32 CLBLL_R_X45Y144/CLBLL_LL_C1 CLBLL_R_X45Y144/CLBLL_WL1END0 CLBLM_L_X46Y144/CLBLM_WL1END0 CLBLM_R_X47Y143/CLBLM_LOGIC_OUTS2 CLBLM_R_X47Y143/CLBLM_L_CQ INT_L_X46Y144/NW2END2 INT_L_X46Y144/WL1BEG0 INT_R_X45Y144/IMUX32 INT_R_X45Y144/WL1END0 INT_R_X47Y143/LOGIC_OUTS2 INT_R_X47Y143/NW2BEG2 INT_R_X47Y144/NW2A2 VBRK_X113Y150/VBRK_WL1END0 
pips: CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X47Y143/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y144/INT_L.NW2END2->>WL1BEG0 INT_R_X45Y144/INT_R.WL1END0->>IMUX32 INT_R_X47Y143/INT_R.LOGIC_OUTS2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[5] - 
wires: CLBLL_R_X45Y143/CLBLL_LL_CQ CLBLL_R_X45Y143/CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y144/CLBLL_IMUX22 CLBLL_R_X45Y144/CLBLL_LL_C3 INT_R_X45Y143/LOGIC_OUTS6 INT_R_X45Y143/NN2BEG2 INT_R_X45Y144/IMUX22 INT_R_X45Y144/NN2A2 INT_R_X45Y144/SR1END2 INT_R_X45Y145/NN2END2 INT_R_X45Y145/SR1BEG2 
pips: CLBLL_R_X45Y143/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_R_X45Y143/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X45Y144/INT_R.SR1END2->>IMUX22 INT_R_X45Y145/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][5]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X45Y143/CLBLL_LL_AMUX CLBLL_R_X45Y143/CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y144/CLBLL_IMUX28 CLBLL_R_X45Y144/CLBLL_LL_C4 INT_R_X45Y143/LOGIC_OUTS20 INT_R_X45Y143/NR1BEG2 INT_R_X45Y144/IMUX28 INT_R_X45Y144/NR1END2 
pips: CLBLL_R_X45Y143/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_R_X45Y143/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X45Y144/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][5]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][5]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[6] - 
wires: CLBLL_R_X45Y140/CLBLL_IMUX30 CLBLL_R_X45Y140/CLBLL_L_C5 CLBLL_R_X45Y140/CLBLL_WR1END3 CLBLM_L_X46Y140/CLBLM_LOGIC_OUTS2 CLBLM_L_X46Y140/CLBLM_L_CQ CLBLM_L_X46Y140/CLBLM_WR1END3 INT_L_X46Y140/LOGIC_OUTS_L2 INT_L_X46Y140/WR1BEG3 INT_R_X45Y140/IMUX30 INT_R_X45Y140/WR1END3 VBRK_X113Y146/VBRK_WR1END3 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X46Y140/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X46Y140/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_R_X45Y140/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[6] - 
wires: BRAM_INT_INTERFACE_L_X44Y140/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y140/BRAM_EE2BEG0_0 CLBLL_R_X45Y140/CLBLL_IMUX33 CLBLL_R_X45Y140/CLBLL_L_C1 CLBLM_R_X43Y140/CLBLM_EE2BEG0 CLBLM_R_X43Y140/CLBLM_LOGIC_OUTS4 CLBLM_R_X43Y140/CLBLM_M_AQ INT_L_X44Y140/EE2A0 INT_R_X43Y140/EE2BEG0 INT_R_X43Y140/LOGIC_OUTS4 INT_R_X45Y140/EE2END0 INT_R_X45Y140/IMUX33 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X43Y140/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X43Y140/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X45Y140/INT_R.EE2END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][6]_INST_0_i_1_n_0 - 
wires: CLBLL_R_X45Y139/CLBLL_SW2A2 CLBLL_R_X45Y140/CLBLL_IMUX20 CLBLL_R_X45Y140/CLBLL_L_C2 CLBLM_L_X46Y139/CLBLM_SW2A2 CLBLM_L_X46Y140/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y140/CLBLM_M_AMUX INT_L_X46Y139/SW2A2 INT_L_X46Y140/LOGIC_OUTS_L20 INT_L_X46Y140/SW2BEG2 INT_R_X45Y139/NL1BEG2 INT_R_X45Y139/SW2END2 INT_R_X45Y140/IMUX20 INT_R_X45Y140/NL1END2 VBRK_X113Y145/VBRK_SW2A2 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X46Y140/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y140/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X45Y139/INT_R.SW2END2->>NL1BEG2 INT_R_X45Y140/INT_R.NL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][6]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][6]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[7] - 
wires: CLBLL_L_X42Y146/CLBLL_IMUX44 CLBLL_L_X42Y146/CLBLL_LL_D4 CLBLL_L_X42Y148/CLBLL_LL_AQ CLBLL_L_X42Y148/CLBLL_LOGIC_OUTS4 INT_L_X42Y146/IMUX_L44 INT_L_X42Y146/SR1END1 INT_L_X42Y147/SL1END0 INT_L_X42Y147/SR1BEG1 INT_L_X42Y148/LOGIC_OUTS_L4 INT_L_X42Y148/SL1BEG0 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X42Y148/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X42Y146/INT_L.SR1END1->>IMUX_L44 INT_L_X42Y147/INT_L.SL1END0->>SR1BEG1 INT_L_X42Y148/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[7] - 
wires: CLBLL_L_X42Y146/CLBLL_ER1BEG3 CLBLL_L_X42Y146/CLBLL_IMUX47 CLBLL_L_X42Y146/CLBLL_LL_D5 CLBLM_R_X41Y146/CLBLM_ER1BEG3 CLBLM_R_X41Y146/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y146/CLBLM_L_CQ INT_L_X42Y146/ER1END3 INT_L_X42Y146/IMUX_L47 INT_L_X42Y147/ER1END_N3_3 INT_R_X41Y146/ER1BEG3 INT_R_X41Y146/LOGIC_OUTS2 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X41Y146/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y146/INT_L.ER1END3->>IMUX_L47 INT_R_X41Y146/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][7]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_EL1BEG1 CLBLL_L_X42Y146/CLBLL_IMUX38 CLBLL_L_X42Y146/CLBLL_LL_D3 CLBLM_R_X41Y146/CLBLM_EL1BEG1 CLBLM_R_X41Y146/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y146/CLBLM_M_AMUX INT_L_X42Y146/BYP_ALT4 INT_L_X42Y146/BYP_BOUNCE4 INT_L_X42Y146/EL1END1 INT_L_X42Y146/IMUX_L38 INT_R_X41Y146/EL1BEG1 INT_R_X41Y146/LOGIC_OUTS20 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X42Y146/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y146/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X42Y146/INT_L.EL1END1->>BYP_ALT4 INT_R_X41Y146/INT_R.LOGIC_OUTS20->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][7]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][7]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[8] - 
wires: CLBLL_L_X40Y146/CLBLL_LL_BQ CLBLL_L_X40Y146/CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y143/CLBLM_IMUX45 CLBLM_R_X41Y143/CLBLM_M_D2 INT_L_X40Y144/ER1BEG2 INT_L_X40Y144/SS2END1 INT_L_X40Y145/SS2A1 INT_L_X40Y146/LOGIC_OUTS_L5 INT_L_X40Y146/SS2BEG1 INT_R_X41Y143/IMUX45 INT_R_X41Y143/SL1END2 INT_R_X41Y144/ER1END2 INT_R_X41Y144/SL1BEG2 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y144/INT_L.SS2END1->>ER1BEG2 INT_L_X40Y146/INT_L.LOGIC_OUTS_L5->>SS2BEG1 INT_R_X41Y143/INT_R.SL1END2->>IMUX45 INT_R_X41Y144/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[8] - 
wires: CLBLM_R_X41Y143/CLBLM_IMUX40 CLBLM_R_X41Y143/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y143/CLBLM_L_AQ CLBLM_R_X41Y143/CLBLM_M_D1 INT_R_X41Y143/IMUX40 INT_R_X41Y143/LOGIC_OUTS0 
pips: CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X41Y143/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X41Y143/INT_R.LOGIC_OUTS0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][8]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y142/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y142/CLBLM_M_CMUX CLBLM_R_X41Y143/CLBLM_IMUX47 CLBLM_R_X41Y143/CLBLM_M_D5 INT_R_X41Y142/LOGIC_OUTS22 INT_R_X41Y142/NL1BEG_N3 INT_R_X41Y142/NR1BEG3 INT_R_X41Y143/IMUX47 INT_R_X41Y143/NR1END3 
pips: CLBLM_R_X41Y142/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X41Y142/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X41Y142/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X41Y143/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][8]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][8]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas]__0[9] - 
wires: CLBLL_L_X42Y142/CLBLL_IMUX31 CLBLL_L_X42Y142/CLBLL_LL_C5 CLBLL_L_X42Y144/CLBLL_ER1BEG3 CLBLM_R_X41Y144/CLBLM_ER1BEG3 CLBLM_R_X41Y144/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y144/CLBLM_L_CQ INT_L_X42Y142/IMUX_L31 INT_L_X42Y142/SS2END3 INT_L_X42Y143/SS2A3 INT_L_X42Y143/SS2END_N0_3 INT_L_X42Y144/ER1END3 INT_L_X42Y144/SS2BEG3 INT_L_X42Y145/ER1END_N3_3 INT_R_X41Y144/ER1BEG3 INT_R_X41Y144/LOGIC_OUTS2 
pips: CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X42Y142/INT_L.SS2END3->>IMUX_L31 INT_L_X42Y144/INT_L.ER1END3->>SS2BEG3 INT_R_X41Y144/INT_R.LOGIC_OUTS2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam]__0[9] - 
wires: CLBLL_L_X42Y141/CLBLL_LL_CQ CLBLL_L_X42Y141/CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y142/CLBLL_IMUX29 CLBLL_L_X42Y142/CLBLL_LL_C2 INT_L_X42Y141/LOGIC_OUTS_L6 INT_L_X42Y141/NR1BEG2 INT_L_X42Y142/IMUX_L29 INT_L_X42Y142/NR1END2 
pips: CLBLL_L_X42Y141/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 INT_L_X42Y141/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X42Y142/INT_L.NR1END2->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][9]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y142/CLBLL_IMUX28 CLBLL_L_X42Y142/CLBLL_LL_AMUX CLBLL_L_X42Y142/CLBLL_LL_C4 CLBLL_L_X42Y142/CLBLL_LOGIC_OUTS20 INT_L_X42Y142/IMUX_L28 INT_L_X42Y142/LOGIC_OUTS_L20 
pips: CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X42Y142/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X42Y142/INT_L.LOGIC_OUTS_L20->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][9]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hrdata][9]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hresp][0]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y140/CLBLL_LL_AMUX CLBLL_L_X40Y140/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y140/CLBLL_WR1END3 CLBLM_R_X39Y140/CLBLM_IMUX30 CLBLM_R_X39Y140/CLBLM_L_C5 CLBLM_R_X39Y140/CLBLM_WR1END3 INT_L_X40Y140/LOGIC_OUTS_L20 INT_L_X40Y140/WR1BEG3 INT_R_X39Y140/IMUX30 INT_R_X39Y140/WR1END3 VBRK_X99Y146/VBRK_WR1END3 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X40Y140/INT_L.LOGIC_OUTS_L20->>WR1BEG3 INT_R_X39Y140/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[htrans_n_0_][1] - 
wires: CLBLL_L_X40Y140/CLBLL_EL1BEG0 CLBLL_L_X40Y140/CLBLL_IMUX32 CLBLL_L_X40Y140/CLBLL_IMUX40 CLBLL_L_X40Y140/CLBLL_LL_C1 CLBLL_L_X40Y140/CLBLL_LL_D1 CLBLM_R_X39Y139/CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y139/CLBLM_L_BQ CLBLM_R_X39Y140/CLBLM_EL1BEG0 CLBLM_R_X39Y140/CLBLM_IMUX34 CLBLM_R_X39Y140/CLBLM_L_C6 INT_L_X40Y139/EL1END_S3_0 INT_L_X40Y140/EL1END0 INT_L_X40Y140/IMUX_L32 INT_L_X40Y140/IMUX_L40 INT_R_X39Y139/LOGIC_OUTS1 INT_R_X39Y139/NR1BEG1 INT_R_X39Y140/EL1BEG0 INT_R_X39Y140/IMUX34 INT_R_X39Y140/NR1END1 VBRK_X99Y146/VBRK_EL1BEG0 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_R_X39Y139/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X40Y140/INT_L.EL1END0->>IMUX_L32 INT_L_X40Y140/INT_L.EL1END0->>IMUX_L40 INT_R_X39Y139/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X39Y140/INT_R.NR1END1->>EL1BEG0 INT_R_X39Y140/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

msti[hresp][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hresp][0]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hresp][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

msti[hresp][1]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][0]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][10]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][10]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][11]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][11]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][12]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][12]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][13]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][13]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][14]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][14]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][15]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][15]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][16]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][16]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][17]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][17]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][18]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][18]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][19]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][19]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][1]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][20]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][20]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][21]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][21]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][22]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][22]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][23]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][23]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][24]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][24]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][25]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][25]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][26]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][26]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][27]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][27]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][28]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][28]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][29]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][29]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][2]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][2]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][30]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][30]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][31]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][31]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][3]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][3]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][4]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][4]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][5]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][5]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][6]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][6]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][7]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][7]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][8]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][8]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][9]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[haddr][9]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hburst][0]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hburst][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hburst][1]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hburst][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hburst][2]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hburst][2]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][0]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y129/CLBLL_IMUX32 CLBLL_L_X32Y129/CLBLL_LL_A CLBLL_L_X32Y129/CLBLL_LL_C1 CLBLL_L_X32Y129/CLBLL_LOGIC_OUTS12 INT_L_X32Y129/IMUX_L32 INT_L_X32Y129/LOGIC_OUTS_L12 
pips: CLBLL_L_X32Y129/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y129/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X32Y129/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][0]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y129/CLBLL_IMUX29 CLBLL_L_X32Y129/CLBLL_LL_B CLBLL_L_X32Y129/CLBLL_LL_C2 CLBLL_L_X32Y129/CLBLL_LOGIC_OUTS13 INT_L_X32Y129/BYP_ALT5 INT_L_X32Y129/BYP_BOUNCE5 INT_L_X32Y129/IMUX_L29 INT_L_X32Y129/LOGIC_OUTS_L13 
pips: CLBLL_L_X32Y129/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y129/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X32Y129/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X32Y129/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X32Y129/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][10]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y129/CLBLM_IMUX33 CLBLM_L_X34Y129/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y129/CLBLM_L_A CLBLM_L_X34Y129/CLBLM_L_C1 INT_L_X34Y129/IMUX_L33 INT_L_X34Y129/LOGIC_OUTS_L8 
pips: CLBLM_L_X34Y129/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y129/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y129/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][10]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y129/CLBLM_IMUX20 CLBLM_L_X34Y129/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y129/CLBLM_L_B CLBLM_L_X34Y129/CLBLM_L_C2 INT_L_X34Y129/BYP_ALT4 INT_L_X34Y129/BYP_BOUNCE4 INT_L_X34Y129/IMUX_L20 INT_L_X34Y129/LOGIC_OUTS_L9 
pips: CLBLM_L_X34Y129/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X34Y129/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y129/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y129/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X34Y129/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][11]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y129/CLBLL_IMUX33 CLBLL_L_X32Y129/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y129/CLBLL_L_A CLBLL_L_X32Y129/CLBLL_L_C1 INT_L_X32Y129/IMUX_L33 INT_L_X32Y129/LOGIC_OUTS_L8 
pips: CLBLL_L_X32Y129/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X32Y129/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y129/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][11]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y129/CLBLL_IMUX20 CLBLL_L_X32Y129/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y129/CLBLL_L_B CLBLL_L_X32Y129/CLBLL_L_C2 INT_L_X32Y129/BYP_ALT4 INT_L_X32Y129/BYP_BOUNCE4 INT_L_X32Y129/IMUX_L20 INT_L_X32Y129/LOGIC_OUTS_L9 
pips: CLBLL_L_X32Y129/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y129/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X32Y129/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y129/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X32Y129/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][12]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y129/CLBLM_IMUX32 CLBLM_L_X34Y129/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y129/CLBLM_M_A CLBLM_L_X34Y129/CLBLM_M_C1 INT_L_X34Y129/IMUX_L32 INT_L_X34Y129/LOGIC_OUTS_L12 
pips: CLBLM_L_X34Y129/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y129/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y129/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][12]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y129/CLBLM_IMUX29 CLBLM_L_X34Y129/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y129/CLBLM_M_B CLBLM_L_X34Y129/CLBLM_M_C2 INT_L_X34Y129/BYP_ALT5 INT_L_X34Y129/BYP_BOUNCE5 INT_L_X34Y129/IMUX_L29 INT_L_X34Y129/LOGIC_OUTS_L13 
pips: CLBLM_L_X34Y129/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y129/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y129/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X34Y129/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X34Y129/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][13]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y133/CLBLM_IMUX32 CLBLM_L_X34Y133/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y133/CLBLM_M_A CLBLM_L_X34Y133/CLBLM_M_C1 INT_L_X34Y133/IMUX_L32 INT_L_X34Y133/LOGIC_OUTS_L12 
pips: CLBLM_L_X34Y133/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y133/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y133/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][13]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y133/CLBLM_IMUX29 CLBLM_L_X34Y133/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y133/CLBLM_M_B CLBLM_L_X34Y133/CLBLM_M_C2 INT_L_X34Y133/BYP_ALT5 INT_L_X34Y133/BYP_BOUNCE5 INT_L_X34Y133/IMUX_L29 INT_L_X34Y133/LOGIC_OUTS_L13 
pips: CLBLM_L_X34Y133/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y133/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y133/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X34Y133/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X34Y133/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][14]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y130/CLBLM_IMUX32 CLBLM_L_X34Y130/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y130/CLBLM_M_A CLBLM_L_X34Y130/CLBLM_M_C1 INT_L_X34Y130/IMUX_L32 INT_L_X34Y130/LOGIC_OUTS_L12 
pips: CLBLM_L_X34Y130/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y130/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y130/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][14]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y130/CLBLM_IMUX29 CLBLM_L_X34Y130/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y130/CLBLM_M_B CLBLM_L_X34Y130/CLBLM_M_C2 INT_L_X34Y130/BYP_ALT5 INT_L_X34Y130/BYP_BOUNCE5 INT_L_X34Y130/IMUX_L29 INT_L_X34Y130/LOGIC_OUTS_L13 
pips: CLBLM_L_X34Y130/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y130/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y130/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X34Y130/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X34Y130/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][15]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y131/CLBLL_IMUX32 CLBLL_L_X32Y131/CLBLL_LL_A CLBLL_L_X32Y131/CLBLL_LL_C1 CLBLL_L_X32Y131/CLBLL_LOGIC_OUTS12 INT_L_X32Y131/IMUX_L32 INT_L_X32Y131/LOGIC_OUTS_L12 
pips: CLBLL_L_X32Y131/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y131/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X32Y131/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][15]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y131/CLBLL_IMUX29 CLBLL_L_X32Y131/CLBLL_LL_B CLBLL_L_X32Y131/CLBLL_LL_C2 CLBLL_L_X32Y131/CLBLL_LOGIC_OUTS13 INT_L_X32Y131/BYP_ALT5 INT_L_X32Y131/BYP_BOUNCE5 INT_L_X32Y131/IMUX_L29 INT_L_X32Y131/LOGIC_OUTS_L13 
pips: CLBLL_L_X32Y131/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y131/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X32Y131/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X32Y131/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X32Y131/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][16]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X33Y129/CLBLM_IMUX14 CLBLM_R_X33Y129/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y129/CLBLM_L_A CLBLM_R_X33Y129/CLBLM_L_B1 INT_R_X33Y129/IMUX14 INT_R_X33Y129/LOGIC_OUTS8 INT_R_X33Y129/NL1BEG_N3 
pips: CLBLM_R_X33Y129/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X33Y129/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X33Y129/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X33Y129/INT_R.NL1BEG_N3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][16]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X33Y129/CLBLM_IMUX16 CLBLM_R_X33Y129/CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y129/CLBLM_L_B3 CLBLM_R_X33Y129/CLBLM_M_A INT_R_X33Y129/IMUX16 INT_R_X33Y129/LOGIC_OUTS12 
pips: CLBLM_R_X33Y129/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X33Y129/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X33Y129/INT_R.LOGIC_OUTS12->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][17]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y130/CLBLL_IMUX18 CLBLL_L_X32Y130/CLBLL_LL_A CLBLL_L_X32Y130/CLBLL_LL_B2 CLBLL_L_X32Y130/CLBLL_LOGIC_OUTS12 INT_L_X32Y130/BYP_ALT0 INT_L_X32Y130/BYP_BOUNCE0 INT_L_X32Y130/IMUX_L18 INT_L_X32Y130/LOGIC_OUTS_L12 
pips: CLBLL_L_X32Y130/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X32Y130/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X32Y130/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X32Y130/INT_L.BYP_BOUNCE0->>IMUX_L18 INT_L_X32Y130/INT_L.LOGIC_OUTS_L12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][17]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y130/CLBLL_IMUX17 CLBLL_L_X32Y130/CLBLL_LL_B3 CLBLL_L_X32Y130/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y130/CLBLL_L_A INT_L_X32Y130/IMUX_L17 INT_L_X32Y130/LOGIC_OUTS_L8 
pips: CLBLL_L_X32Y130/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X32Y130/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y130/INT_L.LOGIC_OUTS_L8->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][18]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y135/CLBLM_IMUX33 CLBLM_L_X34Y135/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y135/CLBLM_L_A CLBLM_L_X34Y135/CLBLM_L_C1 INT_L_X34Y135/IMUX_L33 INT_L_X34Y135/LOGIC_OUTS_L8 
pips: CLBLM_L_X34Y135/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y135/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y135/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][18]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y135/CLBLM_IMUX20 CLBLM_L_X34Y135/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y135/CLBLM_L_B CLBLM_L_X34Y135/CLBLM_L_C2 INT_L_X34Y135/BYP_ALT4 INT_L_X34Y135/BYP_BOUNCE4 INT_L_X34Y135/IMUX_L20 INT_L_X34Y135/LOGIC_OUTS_L9 
pips: CLBLM_L_X34Y135/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X34Y135/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y135/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y135/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X34Y135/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][19]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y129/CLBLM_IMUX33 CLBLM_R_X37Y129/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y129/CLBLM_L_A CLBLM_R_X37Y129/CLBLM_L_C1 INT_R_X37Y129/IMUX33 INT_R_X37Y129/LOGIC_OUTS8 
pips: CLBLM_R_X37Y129/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X37Y129/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X37Y129/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][19]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y129/CLBLM_IMUX20 CLBLM_R_X37Y129/CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y129/CLBLM_L_B CLBLM_R_X37Y129/CLBLM_L_C2 INT_R_X37Y129/BYP_ALT4 INT_R_X37Y129/BYP_BOUNCE4 INT_R_X37Y129/IMUX20 INT_R_X37Y129/LOGIC_OUTS9 
pips: CLBLM_R_X37Y129/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X37Y129/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X37Y129/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y129/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X37Y129/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][1]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y131/CLBLM_IMUX32 CLBLM_L_X34Y131/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y131/CLBLM_M_A CLBLM_L_X34Y131/CLBLM_M_C1 INT_L_X34Y131/IMUX_L32 INT_L_X34Y131/LOGIC_OUTS_L12 
pips: CLBLM_L_X34Y131/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y131/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y131/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][1]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y131/CLBLM_IMUX29 CLBLM_L_X34Y131/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y131/CLBLM_M_B CLBLM_L_X34Y131/CLBLM_M_C2 INT_L_X34Y131/BYP_ALT5 INT_L_X34Y131/BYP_BOUNCE5 INT_L_X34Y131/IMUX_L29 INT_L_X34Y131/LOGIC_OUTS_L13 
pips: CLBLM_L_X34Y131/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X34Y131/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y131/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X34Y131/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X34Y131/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][20]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X36Y129/CLBLM_IMUX32 CLBLM_L_X36Y129/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y129/CLBLM_M_A CLBLM_L_X36Y129/CLBLM_M_C1 INT_L_X36Y129/IMUX_L32 INT_L_X36Y129/LOGIC_OUTS_L12 
pips: CLBLM_L_X36Y129/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X36Y129/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y129/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][20]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X36Y129/CLBLM_IMUX29 CLBLM_L_X36Y129/CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y129/CLBLM_M_B CLBLM_L_X36Y129/CLBLM_M_C2 INT_L_X36Y129/BYP_ALT5 INT_L_X36Y129/BYP_BOUNCE5 INT_L_X36Y129/IMUX_L29 INT_L_X36Y129/LOGIC_OUTS_L13 
pips: CLBLM_L_X36Y129/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y129/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y129/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y129/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X36Y129/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][21]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y129/CLBLM_IMUX32 CLBLM_R_X37Y129/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y129/CLBLM_M_A CLBLM_R_X37Y129/CLBLM_M_C1 INT_R_X37Y129/IMUX32 INT_R_X37Y129/LOGIC_OUTS12 
pips: CLBLM_R_X37Y129/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y129/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X37Y129/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][21]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y129/CLBLM_IMUX29 CLBLM_R_X37Y129/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y129/CLBLM_M_B CLBLM_R_X37Y129/CLBLM_M_C2 INT_R_X37Y129/BYP_ALT5 INT_R_X37Y129/BYP_BOUNCE5 INT_R_X37Y129/IMUX29 INT_R_X37Y129/LOGIC_OUTS13 
pips: CLBLM_R_X37Y129/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y129/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X37Y129/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X37Y129/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X37Y129/INT_R.LOGIC_OUTS13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][22]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X36Y129/CLBLM_IMUX33 CLBLM_L_X36Y129/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y129/CLBLM_L_A CLBLM_L_X36Y129/CLBLM_L_C1 INT_L_X36Y129/IMUX_L33 INT_L_X36Y129/LOGIC_OUTS_L8 
pips: CLBLM_L_X36Y129/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X36Y129/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y129/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][22]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X36Y129/CLBLM_IMUX20 CLBLM_L_X36Y129/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y129/CLBLM_L_B CLBLM_L_X36Y129/CLBLM_L_C2 INT_L_X36Y129/BYP_ALT4 INT_L_X36Y129/BYP_BOUNCE4 INT_L_X36Y129/IMUX_L20 INT_L_X36Y129/LOGIC_OUTS_L9 
pips: CLBLM_L_X36Y129/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y129/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X36Y129/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y129/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X36Y129/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][23]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X34Y133/CLBLM_IMUX33 CLBLM_L_X34Y133/CLBLM_LOGIC_OUTS8 CLBLM_L_X34Y133/CLBLM_L_A CLBLM_L_X34Y133/CLBLM_L_C1 INT_L_X34Y133/IMUX_L33 INT_L_X34Y133/LOGIC_OUTS_L8 
pips: CLBLM_L_X34Y133/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X34Y133/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X34Y133/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][23]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X34Y133/CLBLM_IMUX20 CLBLM_L_X34Y133/CLBLM_LOGIC_OUTS9 CLBLM_L_X34Y133/CLBLM_L_B CLBLM_L_X34Y133/CLBLM_L_C2 INT_L_X34Y133/BYP_ALT4 INT_L_X34Y133/BYP_BOUNCE4 INT_L_X34Y133/IMUX_L20 INT_L_X34Y133/LOGIC_OUTS_L9 
pips: CLBLM_L_X34Y133/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X34Y133/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X34Y133/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y133/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X34Y133/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][24]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y128/CLBLM_IMUX18 CLBLM_R_X37Y128/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y128/CLBLM_M_A CLBLM_R_X37Y128/CLBLM_M_B2 INT_R_X37Y128/BYP_ALT0 INT_R_X37Y128/BYP_BOUNCE0 INT_R_X37Y128/IMUX18 INT_R_X37Y128/LOGIC_OUTS12 
pips: CLBLM_R_X37Y128/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X37Y128/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X37Y128/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X37Y128/INT_R.BYP_BOUNCE0->>IMUX18 INT_R_X37Y128/INT_R.LOGIC_OUTS12->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][24]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X36Y128/CLBLM_LOGIC_OUTS16 CLBLM_L_X36Y128/CLBLM_L_A CLBLM_L_X36Y128/CLBLM_L_AMUX CLBLM_R_X37Y128/CLBLM_IMUX15 CLBLM_R_X37Y128/CLBLM_M_B1 INT_L_X36Y128/ER1BEG3 INT_L_X36Y128/LOGIC_OUTS_L16 INT_R_X37Y128/ER1END3 INT_R_X37Y128/IMUX15 INT_R_X37Y129/ER1END_N3_3 
pips: CLBLM_L_X36Y128/CLBLM_L.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_L_X36Y128/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y128/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X36Y128/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X37Y128/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][25]_INST_0_i_1_n_0 - 
wires: CLBLM_L_X36Y130/CLBLM_IMUX32 CLBLM_L_X36Y130/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y130/CLBLM_M_A CLBLM_L_X36Y130/CLBLM_M_C1 INT_L_X36Y130/IMUX_L32 INT_L_X36Y130/LOGIC_OUTS_L12 
pips: CLBLM_L_X36Y130/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X36Y130/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y130/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][25]_INST_0_i_2_n_0 - 
wires: CLBLM_L_X36Y130/CLBLM_IMUX29 CLBLM_L_X36Y130/CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y130/CLBLM_M_B CLBLM_L_X36Y130/CLBLM_M_C2 INT_L_X36Y130/BYP_ALT5 INT_L_X36Y130/BYP_BOUNCE5 INT_L_X36Y130/IMUX_L29 INT_L_X36Y130/LOGIC_OUTS_L13 
pips: CLBLM_L_X36Y130/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y130/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y130/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y130/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X36Y130/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][26]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y132/CLBLL_IMUX33 CLBLL_L_X32Y132/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y132/CLBLL_L_A CLBLL_L_X32Y132/CLBLL_L_C1 INT_L_X32Y132/IMUX_L33 INT_L_X32Y132/LOGIC_OUTS_L8 
pips: CLBLL_L_X32Y132/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X32Y132/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y132/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][26]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y132/CLBLL_IMUX20 CLBLL_L_X32Y132/CLBLL_LL_A CLBLL_L_X32Y132/CLBLL_LL_AMUX CLBLL_L_X32Y132/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y132/CLBLL_L_C2 INT_L_X32Y132/IMUX_L20 INT_L_X32Y132/LOGIC_OUTS_L20 
pips: CLBLL_L_X32Y132/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y132/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X32Y132/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X32Y132/INT_L.LOGIC_OUTS_L20->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][27]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X33Y130/CLBLM_IMUX15 CLBLM_R_X33Y130/CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y130/CLBLM_M_A CLBLM_R_X33Y130/CLBLM_M_B1 INT_L_X32Y130/EL1BEG3 INT_L_X32Y130/NW2END_S0_0 INT_L_X32Y131/EL1BEG_N3 INT_L_X32Y131/NW2END0 INT_R_X33Y130/EL1END3 INT_R_X33Y130/IMUX15 INT_R_X33Y130/LOGIC_OUTS12 INT_R_X33Y130/NW2BEG0 INT_R_X33Y131/NW2A0 
pips: CLBLM_R_X33Y130/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X33Y130/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X32Y131/INT_L.NW2END0->>EL1BEG_N3 INT_R_X33Y130/INT_R.EL1END3->>IMUX15 INT_R_X33Y130/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][27]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X33Y129/CLBLM_LOGIC_OUTS13 CLBLM_R_X33Y129/CLBLM_M_B CLBLM_R_X33Y130/CLBLM_IMUX18 CLBLM_R_X33Y130/CLBLM_M_B2 INT_R_X33Y129/LOGIC_OUTS13 INT_R_X33Y129/NR1BEG1 INT_R_X33Y130/IMUX18 INT_R_X33Y130/NR1END1 
pips: CLBLM_R_X33Y129/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X33Y130/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_R_X33Y129/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X33Y130/INT_R.NR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][28]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y131/CLBLL_IMUX33 CLBLL_L_X32Y131/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y131/CLBLL_L_A CLBLL_L_X32Y131/CLBLL_L_C1 INT_L_X32Y131/IMUX_L33 INT_L_X32Y131/LOGIC_OUTS_L8 
pips: CLBLL_L_X32Y131/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X32Y131/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y131/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][28]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y131/CLBLL_IMUX20 CLBLL_L_X32Y131/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y131/CLBLL_L_B CLBLL_L_X32Y131/CLBLL_L_C2 INT_L_X32Y131/BYP_ALT4 INT_L_X32Y131/BYP_BOUNCE4 INT_L_X32Y131/IMUX_L20 INT_L_X32Y131/LOGIC_OUTS_L9 
pips: CLBLL_L_X32Y131/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y131/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X32Y131/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y131/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X32Y131/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][29]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX32 CLBLL_L_X32Y134/CLBLL_LL_A CLBLL_L_X32Y134/CLBLL_LL_C1 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS12 INT_L_X32Y134/IMUX_L32 INT_L_X32Y134/LOGIC_OUTS_L12 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X32Y134/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][29]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX29 CLBLL_L_X32Y134/CLBLL_LL_B CLBLL_L_X32Y134/CLBLL_LL_C2 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS13 INT_L_X32Y134/BYP_ALT5 INT_L_X32Y134/BYP_BOUNCE5 INT_L_X32Y134/IMUX_L29 INT_L_X32Y134/LOGIC_OUTS_L13 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y134/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X32Y134/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X32Y134/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X32Y134/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][2]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX20 CLBLL_L_X32Y134/CLBLL_L_C2 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS20 CLBLM_R_X33Y134/CLBLM_M_A CLBLM_R_X33Y134/CLBLM_M_AMUX INT_L_X32Y134/IMUX_L20 INT_L_X32Y134/WL1END1 INT_R_X33Y134/LOGIC_OUTS20 INT_R_X33Y134/WL1BEG1 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X33Y134/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X33Y134/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X32Y134/INT_L.WL1END1->>IMUX_L20 INT_R_X33Y134/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][2]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX33 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y134/CLBLL_L_A CLBLL_L_X32Y134/CLBLL_L_C1 INT_L_X32Y134/IMUX_L33 INT_L_X32Y134/LOGIC_OUTS_L8 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X32Y134/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y134/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][30]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X33Y131/CLBLM_IMUX32 CLBLM_R_X33Y131/CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y131/CLBLM_M_A CLBLM_R_X33Y131/CLBLM_M_C1 INT_R_X33Y131/IMUX32 INT_R_X33Y131/LOGIC_OUTS12 
pips: CLBLM_R_X33Y131/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y131/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X33Y131/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][30]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X33Y131/CLBLM_IMUX29 CLBLM_R_X33Y131/CLBLM_LOGIC_OUTS13 CLBLM_R_X33Y131/CLBLM_M_B CLBLM_R_X33Y131/CLBLM_M_C2 INT_R_X33Y131/BYP_ALT5 INT_R_X33Y131/BYP_BOUNCE5 INT_R_X33Y131/IMUX29 INT_R_X33Y131/LOGIC_OUTS13 
pips: CLBLM_R_X33Y131/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X33Y131/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X33Y131/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X33Y131/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X33Y131/INT_R.LOGIC_OUTS13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][31]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y132/CLBLL_IMUX45 CLBLL_L_X32Y132/CLBLL_LL_B CLBLL_L_X32Y132/CLBLL_LL_D2 CLBLL_L_X32Y132/CLBLL_LOGIC_OUTS13 INT_L_X32Y132/BYP_ALT5 INT_L_X32Y132/BYP_BOUNCE5 INT_L_X32Y132/IMUX_L45 INT_L_X32Y132/LOGIC_OUTS_L13 
pips: CLBLL_L_X32Y132/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X32Y132/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X32Y132/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X32Y132/INT_L.BYP_BOUNCE5->>IMUX_L45 INT_L_X32Y132/INT_L.LOGIC_OUTS_L13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][31]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y132/CLBLL_IMUX40 CLBLL_L_X32Y132/CLBLL_LL_C CLBLL_L_X32Y132/CLBLL_LL_CMUX CLBLL_L_X32Y132/CLBLL_LL_D1 CLBLL_L_X32Y132/CLBLL_LOGIC_OUTS22 INT_L_X32Y132/IMUX_L40 INT_L_X32Y132/LOGIC_OUTS_L22 
pips: CLBLL_L_X32Y132/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X32Y132/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X32Y132/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X32Y132/INT_L.LOGIC_OUTS_L22->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][3]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX36 CLBLL_L_X32Y134/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y134/CLBLL_L_B CLBLL_L_X32Y134/CLBLL_L_D2 INT_L_X32Y134/BYP_ALT4 INT_L_X32Y134/BYP_BOUNCE4 INT_L_X32Y134/IMUX_L36 INT_L_X32Y134/LOGIC_OUTS_L9 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X32Y134/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X32Y134/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y134/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X32Y134/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][3]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y134/CLBLL_IMUX41 CLBLL_L_X32Y134/CLBLL_L_D1 CLBLM_R_X33Y134/CLBLM_LOGIC_OUTS13 CLBLM_R_X33Y134/CLBLM_M_B INT_L_X32Y134/IMUX_L41 INT_L_X32Y134/WL1END0 INT_R_X33Y134/LOGIC_OUTS13 INT_R_X33Y134/WL1BEG0 
pips: CLBLL_L_X32Y134/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X33Y134/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X32Y134/INT_L.WL1END0->>IMUX_L41 INT_R_X33Y134/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][4]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y133/CLBLL_IMUX14 CLBLL_L_X32Y133/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y133/CLBLL_L_A CLBLL_L_X32Y133/CLBLL_L_B1 INT_L_X32Y133/IMUX_L14 INT_L_X32Y133/LOGIC_OUTS_L8 INT_L_X32Y133/NL1BEG_N3 
pips: CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X32Y133/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y133/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X32Y133/INT_L.NL1BEG_N3->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][4]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y132/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y132/CLBLL_L_B CLBLL_L_X32Y133/CLBLL_IMUX16 CLBLL_L_X32Y133/CLBLL_L_B3 INT_L_X32Y132/LOGIC_OUTS_L9 INT_L_X32Y132/NL1BEG0 INT_L_X32Y132/NL1END_S3_0 INT_L_X32Y133/IMUX_L16 INT_L_X32Y133/NL1END0 
pips: CLBLL_L_X32Y132/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y133/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X32Y132/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X32Y133/INT_L.NL1END0->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][5]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X33Y131/CLBLM_IMUX33 CLBLM_R_X33Y131/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y131/CLBLM_L_A CLBLM_R_X33Y131/CLBLM_L_C1 INT_R_X33Y131/IMUX33 INT_R_X33Y131/LOGIC_OUTS8 
pips: CLBLM_R_X33Y131/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X33Y131/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X33Y131/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][5]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X33Y131/CLBLM_IMUX20 CLBLM_R_X33Y131/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y131/CLBLM_L_B CLBLM_R_X33Y131/CLBLM_L_C2 INT_R_X33Y131/BYP_ALT4 INT_R_X33Y131/BYP_BOUNCE4 INT_R_X33Y131/IMUX20 INT_R_X33Y131/LOGIC_OUTS9 
pips: CLBLM_R_X33Y131/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X33Y131/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X33Y131/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X33Y131/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X33Y131/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][6]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X37Y130/CLBLM_IMUX32 CLBLM_R_X37Y130/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y130/CLBLM_M_A CLBLM_R_X37Y130/CLBLM_M_C1 INT_R_X37Y130/IMUX32 INT_R_X37Y130/LOGIC_OUTS12 
pips: CLBLM_R_X37Y130/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y130/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X37Y130/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][6]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X37Y130/CLBLM_IMUX29 CLBLM_R_X37Y130/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y130/CLBLM_M_B CLBLM_R_X37Y130/CLBLM_M_C2 INT_R_X37Y130/BYP_ALT5 INT_R_X37Y130/BYP_BOUNCE5 INT_R_X37Y130/IMUX29 INT_R_X37Y130/LOGIC_OUTS13 
pips: CLBLM_R_X37Y130/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y130/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X37Y130/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X37Y130/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X37Y130/INT_R.LOGIC_OUTS13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][7]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX33 CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS8 CLBLL_L_X32Y135/CLBLL_L_A CLBLL_L_X32Y135/CLBLL_L_C1 INT_L_X32Y135/IMUX_L33 INT_L_X32Y135/LOGIC_OUTS_L8 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X32Y135/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X32Y135/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][7]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X32Y135/CLBLL_IMUX20 CLBLL_L_X32Y135/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y135/CLBLL_L_B CLBLL_L_X32Y135/CLBLL_L_C2 INT_L_X32Y135/BYP_ALT4 INT_L_X32Y135/BYP_BOUNCE4 INT_L_X32Y135/IMUX_L20 INT_L_X32Y135/LOGIC_OUTS_L9 
pips: CLBLL_L_X32Y135/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y135/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X32Y135/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y135/INT_L.BYP_BOUNCE4->>IMUX_L20 INT_L_X32Y135/INT_L.LOGIC_OUTS_L9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][8]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X33Y133/CLBLM_IMUX32 CLBLM_R_X33Y133/CLBLM_LOGIC_OUTS12 CLBLM_R_X33Y133/CLBLM_M_A CLBLM_R_X33Y133/CLBLM_M_C1 INT_R_X33Y133/IMUX32 INT_R_X33Y133/LOGIC_OUTS12 
pips: CLBLM_R_X33Y133/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X33Y133/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X33Y133/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][8]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X33Y133/CLBLM_IMUX29 CLBLM_R_X33Y133/CLBLM_LOGIC_OUTS13 CLBLM_R_X33Y133/CLBLM_M_B CLBLM_R_X33Y133/CLBLM_M_C2 INT_R_X33Y133/BYP_ALT5 INT_R_X33Y133/BYP_BOUNCE5 INT_R_X33Y133/IMUX29 INT_R_X33Y133/LOGIC_OUTS13 
pips: CLBLM_R_X33Y133/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X33Y133/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X33Y133/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X33Y133/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X33Y133/INT_R.LOGIC_OUTS13->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][9]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X33Y133/CLBLM_IMUX33 CLBLM_R_X33Y133/CLBLM_LOGIC_OUTS8 CLBLM_R_X33Y133/CLBLM_L_A CLBLM_R_X33Y133/CLBLM_L_C1 INT_R_X33Y133/IMUX33 INT_R_X33Y133/LOGIC_OUTS8 
pips: CLBLM_R_X33Y133/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X33Y133/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X33Y133/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hirq][9]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X33Y133/CLBLM_IMUX20 CLBLM_R_X33Y133/CLBLM_LOGIC_OUTS9 CLBLM_R_X33Y133/CLBLM_L_B CLBLM_R_X33Y133/CLBLM_L_C2 INT_R_X33Y133/BYP_ALT4 INT_R_X33Y133/BYP_BOUNCE4 INT_R_X33Y133/IMUX20 INT_R_X33Y133/LOGIC_OUTS9 
pips: CLBLM_R_X33Y133/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X33Y133/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X33Y133/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X33Y133/INT_R.BYP_BOUNCE4->>IMUX20 INT_R_X33Y133/INT_R.LOGIC_OUTS9->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y135/CLBLM_IMUX2 CLBLM_R_X43Y135/CLBLM_IMUX29 CLBLM_R_X43Y135/CLBLM_M_A2 CLBLM_R_X43Y135/CLBLM_M_C2 CLBLM_R_X43Y137/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y137/CLBLM_L_B INT_R_X43Y135/FAN_ALT1 INT_R_X43Y135/FAN_BOUNCE1 INT_R_X43Y135/IMUX2 INT_R_X43Y135/IMUX29 INT_R_X43Y135/SR1END2 INT_R_X43Y136/SL1END1 INT_R_X43Y136/SR1BEG2 INT_R_X43Y137/LOGIC_OUTS9 INT_R_X43Y137/SL1BEG1 
pips: CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y137/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X43Y135/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y135/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X43Y135/INT_R.SR1END2->>FAN_ALT1 INT_R_X43Y135/INT_R.SR1END2->>IMUX29 INT_R_X43Y136/INT_R.SL1END1->>SR1BEG2 INT_R_X43Y137/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][0]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y134/CLBLM_IMUX17 CLBLM_R_X43Y134/CLBLM_M_B3 CLBLM_R_X43Y135/CLBLM_IMUX4 CLBLM_R_X43Y135/CLBLM_M_A6 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS22 CLBLM_R_X43Y136/CLBLM_M_C CLBLM_R_X43Y136/CLBLM_M_CMUX INT_R_X43Y134/IMUX17 INT_R_X43Y134/SS2END0 INT_R_X43Y135/IMUX4 INT_R_X43Y135/SL1END2 INT_R_X43Y135/SS2A0 INT_R_X43Y136/LOGIC_OUTS14 INT_R_X43Y136/LOGIC_OUTS22 INT_R_X43Y136/SL1BEG2 INT_R_X43Y136/SS2BEG0 
pips: CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y136/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X43Y136/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y136/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X43Y134/INT_R.SS2END0->>IMUX17 INT_R_X43Y135/INT_R.SL1END2->>IMUX4 INT_R_X43Y136/INT_R.LOGIC_OUTS14->>SL1BEG2 INT_R_X43Y136/INT_R.LOGIC_OUTS22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][0]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_EE2BEG0 CLBLM_R_X41Y134/CLBLM_EE2BEG0 CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y134/CLBLM_L_A CLBLM_R_X43Y135/CLBLM_IMUX8 CLBLM_R_X43Y135/CLBLM_M_A5 INT_L_X42Y134/EE2A0 INT_R_X41Y134/EE2BEG0 INT_R_X41Y134/LOGIC_OUTS8 INT_R_X43Y134/EE2END0 INT_R_X43Y134/NR1BEG0 INT_R_X43Y135/IMUX8 INT_R_X43Y135/NR1END0 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X41Y134/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X43Y134/INT_R.EE2END0->>NR1BEG0 INT_R_X43Y135/INT_R.NR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_IMUX10 CLBLL_L_X42Y134/CLBLL_L_A4 CLBLM_R_X43Y135/CLBLM_IMUX1 CLBLM_R_X43Y135/CLBLM_M_A3 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y136/CLBLM_L_A INT_L_X42Y134/IMUX_L10 INT_L_X42Y134/SR1BEG_S0 INT_L_X42Y134/WL1END3 INT_L_X42Y135/WL1END_N1_3 INT_R_X43Y134/WL1BEG3 INT_R_X43Y135/IMUX1 INT_R_X43Y135/SL1END0 INT_R_X43Y135/WL1BEG_N3 INT_R_X43Y136/LOGIC_OUTS8 INT_R_X43Y136/SL1BEG0 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y136/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X42Y134/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X42Y134/INT_L.WL1END3->>SR1BEG_S0 INT_R_X43Y135/INT_R.SL1END0->>IMUX1 INT_R_X43Y135/INT_R.SL1END0->>WL1BEG_N3 INT_R_X43Y136/INT_R.LOGIC_OUTS8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][0]_INST_0_i_5_n_0 - 
wires: CLBLL_L_X42Y135/CLBLL_IMUX26 CLBLL_L_X42Y135/CLBLL_L_B4 CLBLM_R_X43Y133/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y133/CLBLM_L_C CLBLM_R_X43Y135/CLBLM_IMUX11 CLBLM_R_X43Y135/CLBLM_M_A4 INT_L_X42Y135/IMUX_L26 INT_L_X42Y135/NW2END1 INT_R_X43Y133/LOGIC_OUTS10 INT_R_X43Y133/NL1BEG1 INT_R_X43Y134/NL1END1 INT_R_X43Y134/NR1BEG1 INT_R_X43Y134/NW2BEG1 INT_R_X43Y135/IMUX11 INT_R_X43Y135/NR1END1 INT_R_X43Y135/NW2A1 
pips: CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X43Y133/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X42Y135/INT_L.NW2END1->>IMUX_L26 INT_R_X43Y133/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X43Y134/INT_R.NL1END1->>NR1BEG1 INT_R_X43Y134/INT_R.NL1END1->>NW2BEG1 INT_R_X43Y135/INT_R.NR1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][0]_INST_0_i_6_n_0 - 
wires: CLBLL_L_X42Y138/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y138/CLBLL_L_D CLBLM_R_X43Y135/CLBLM_IMUX46 CLBLM_R_X43Y135/CLBLM_IMUX7 CLBLM_R_X43Y135/CLBLM_L_D5 CLBLM_R_X43Y135/CLBLM_M_A1 INT_L_X42Y135/SE2A3 INT_L_X42Y136/SE2BEG3 INT_L_X42Y136/SS2END3 INT_L_X42Y137/SS2A3 INT_L_X42Y137/SS2END_N0_3 INT_L_X42Y138/LOGIC_OUTS_L11 INT_L_X42Y138/SS2BEG3 INT_R_X43Y135/IMUX46 INT_R_X43Y135/IMUX7 INT_R_X43Y135/SE2END3 
pips: CLBLL_L_X42Y138/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y136/INT_L.SS2END3->>SE2BEG3 INT_L_X42Y138/INT_L.LOGIC_OUTS_L11->>SS2BEG3 INT_R_X43Y135/INT_R.SE2END3->>IMUX46 INT_R_X43Y135/INT_R.SE2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][0]_INST_0_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y137/INT_INTERFACE_WL1END2 BRAM_L_X44Y135/BRAM_WL1END2_2 CLBLL_R_X45Y137/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y137/CLBLL_L_A CLBLM_R_X43Y137/CLBLM_IMUX13 CLBLM_R_X43Y137/CLBLM_L_B6 CLBLM_R_X43Y137/CLBLM_WL1END2 INT_L_X44Y137/NW2END_S0_0 INT_L_X44Y137/WL1BEG2 INT_L_X44Y138/NW2END0 INT_R_X43Y137/IMUX13 INT_R_X43Y137/WL1END2 INT_R_X45Y137/LOGIC_OUTS8 INT_R_X45Y137/NW2BEG0 INT_R_X45Y138/NW2A0 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X43Y137/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X44Y137/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X43Y137/INT_R.WL1END2->>IMUX13 INT_R_X45Y137/INT_R.LOGIC_OUTS8->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel1169_out - 
wires: CLBLM_R_X41Y134/CLBLM_IMUX0 CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y134/CLBLM_L_A3 CLBLM_R_X41Y134/CLBLM_M_A INT_R_X41Y134/IMUX0 INT_R_X41Y134/LOGIC_OUTS12 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y134/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y134/INT_R.LOGIC_OUTS12->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2168_in - 
wires: CLBLL_L_X40Y134/CLBLL_LL_D CLBLL_L_X40Y134/CLBLL_LL_DMUX CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y134/CLBLM_IMUX1 CLBLM_R_X41Y134/CLBLM_M_A3 CLBLM_R_X41Y135/CLBLM_IMUX40 CLBLM_R_X41Y135/CLBLM_M_D1 INT_L_X40Y134/EL1BEG0 INT_L_X40Y134/LOGIC_OUTS_L23 INT_R_X41Y133/EL1END_S3_0 INT_R_X41Y134/EL1END0 INT_R_X41Y134/IMUX1 INT_R_X41Y134/NR1BEG0 INT_R_X41Y135/IMUX40 INT_R_X41Y135/NR1END0 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_L_X40Y134/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X40Y134/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_R_X41Y134/INT_R.EL1END0->>IMUX1 INT_R_X41Y134/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y135/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

hsel358_out - 
wires: BRAM_INT_INTERFACE_L_X38Y136/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y135/BRAM_EE2BEG1_1 CLBLL_L_X40Y135/CLBLL_SE2A1 CLBLM_R_X37Y136/CLBLM_EE2BEG1 CLBLM_R_X37Y136/CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y136/CLBLM_M_COUT CLBLM_R_X37Y136/CLBLM_M_DMUX CLBLM_R_X39Y135/CLBLM_SE2A1 CLBLM_R_X41Y134/CLBLM_IMUX2 CLBLM_R_X41Y134/CLBLM_M_A2 CLBLM_R_X41Y135/CLBLM_IMUX44 CLBLM_R_X41Y135/CLBLM_M_D4 INT_L_X38Y136/EE2A1 INT_L_X40Y134/SE2A1 INT_L_X40Y135/ER1BEG2 INT_L_X40Y135/SE2BEG1 INT_L_X40Y135/SE2END1 INT_R_X37Y136/EE2BEG1 INT_R_X37Y136/LOGIC_OUTS23 INT_R_X39Y135/SE2A1 INT_R_X39Y136/EE2END1 INT_R_X39Y136/SE2BEG1 INT_R_X41Y134/IMUX2 INT_R_X41Y134/SE2END1 INT_R_X41Y135/ER1END2 INT_R_X41Y135/IMUX44 VBRK_X99Y141/VBRK_SE2A1 
pips: CLBLM_R_X37Y136/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X37Y136/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X40Y135/INT_L.SE2END1->>ER1BEG2 INT_L_X40Y135/INT_L.SE2END1->>SE2BEG1 INT_R_X37Y136/INT_R.LOGIC_OUTS23->>EE2BEG1 INT_R_X39Y136/INT_R.EE2END1->>SE2BEG1 INT_R_X41Y134/INT_R.SE2END1->>IMUX2 INT_R_X41Y135/INT_R.ER1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel219_in - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX19 CLBLL_L_X40Y131/CLBLL_IMUX24 CLBLL_L_X40Y131/CLBLL_IMUX33 CLBLL_L_X40Y131/CLBLL_IMUX40 CLBLL_L_X40Y131/CLBLL_IMUX8 CLBLL_L_X40Y131/CLBLL_IMUX9 CLBLL_L_X40Y131/CLBLL_LL_A5 CLBLL_L_X40Y131/CLBLL_LL_B5 CLBLL_L_X40Y131/CLBLL_LL_D1 CLBLL_L_X40Y131/CLBLL_L_A5 CLBLL_L_X40Y131/CLBLL_L_B2 CLBLL_L_X40Y131/CLBLL_L_C1 CLBLL_L_X40Y132/CLBLL_IMUX33 CLBLL_L_X40Y132/CLBLL_IMUX36 CLBLL_L_X40Y132/CLBLL_L_C1 CLBLL_L_X40Y132/CLBLL_L_D2 CLBLL_L_X40Y133/CLBLL_IMUX16 CLBLL_L_X40Y133/CLBLL_IMUX24 CLBLL_L_X40Y133/CLBLL_IMUX33 CLBLL_L_X40Y133/CLBLL_IMUX9 CLBLL_L_X40Y133/CLBLL_LL_B5 CLBLL_L_X40Y133/CLBLL_L_A5 CLBLL_L_X40Y133/CLBLL_L_B3 CLBLL_L_X40Y133/CLBLL_L_C1 CLBLL_L_X40Y134/CLBLL_IMUX32 CLBLL_L_X40Y134/CLBLL_IMUX33 CLBLL_L_X40Y134/CLBLL_IMUX8 CLBLL_L_X40Y134/CLBLL_LL_A5 CLBLL_L_X40Y134/CLBLL_LL_C1 CLBLL_L_X40Y134/CLBLL_L_C1 CLBLL_L_X40Y134/CLBLL_WL1END3 CLBLL_L_X40Y135/CLBLL_IMUX25 CLBLL_L_X40Y135/CLBLL_IMUX33 CLBLL_L_X40Y135/CLBLL_IMUX41 CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y135/CLBLL_L_A CLBLL_L_X40Y135/CLBLL_L_B5 CLBLL_L_X40Y135/CLBLL_L_C1 CLBLL_L_X40Y135/CLBLL_L_D1 CLBLM_R_X39Y134/CLBLM_WL1END3 CLBLM_R_X39Y135/CLBLM_IMUX8 CLBLM_R_X39Y135/CLBLM_M_A5 CLBLM_R_X41Y134/CLBLM_IMUX8 CLBLM_R_X41Y134/CLBLM_M_A5 CLBLM_R_X41Y135/CLBLM_IMUX29 CLBLM_R_X41Y135/CLBLM_IMUX47 CLBLM_R_X41Y135/CLBLM_M_C2 CLBLM_R_X41Y135/CLBLM_M_D5 INT_L_X40Y131/IMUX_L19 INT_L_X40Y131/IMUX_L24 INT_L_X40Y131/IMUX_L33 INT_L_X40Y131/IMUX_L40 INT_L_X40Y131/IMUX_L8 INT_L_X40Y131/IMUX_L9 INT_L_X40Y131/SL1END0 INT_L_X40Y131/SR1END1 INT_L_X40Y132/BYP_ALT0 INT_L_X40Y132/BYP_BOUNCE0 INT_L_X40Y132/IMUX_L33 INT_L_X40Y132/IMUX_L36 INT_L_X40Y132/NR1BEG0 INT_L_X40Y132/SL1BEG0 INT_L_X40Y132/SR1BEG1 INT_L_X40Y132/SS2END0 INT_L_X40Y133/IMUX_L16 INT_L_X40Y133/IMUX_L24 INT_L_X40Y133/IMUX_L33 INT_L_X40Y133/IMUX_L9 INT_L_X40Y133/NR1END0 INT_L_X40Y133/SS2A0 INT_L_X40Y134/IMUX_L32 INT_L_X40Y134/IMUX_L33 INT_L_X40Y134/IMUX_L8 INT_L_X40Y134/SE2A0 INT_L_X40Y134/SL1END0 INT_L_X40Y134/SS2BEG0 INT_L_X40Y134/WL1BEG3 INT_L_X40Y135/EL1BEG3 INT_L_X40Y135/IMUX_L25 INT_L_X40Y135/IMUX_L33 INT_L_X40Y135/IMUX_L41 INT_L_X40Y135/LOGIC_OUTS_L8 INT_L_X40Y135/NE2BEG0 INT_L_X40Y135/NR1BEG0 INT_L_X40Y135/SE2BEG0 INT_L_X40Y135/SL1BEG0 INT_L_X40Y135/WL1BEG_N3 INT_L_X40Y136/EL1BEG_N3 INT_L_X40Y136/NE2A0 INT_L_X40Y136/NR1END0 INT_R_X39Y134/WL1END3 INT_R_X39Y135/IMUX8 INT_R_X39Y135/WL1END_N1_3 INT_R_X41Y134/IMUX8 INT_R_X41Y134/SE2END0 INT_R_X41Y135/EL1END3 INT_R_X41Y135/IMUX29 INT_R_X41Y135/IMUX47 INT_R_X41Y135/NE2END_S3_0 INT_R_X41Y136/NE2END0 VBRK_X99Y140/VBRK_WL1END3 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y135/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X39Y135/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X40Y131/INT_L.SL1END0->>IMUX_L24 INT_L_X40Y131/INT_L.SL1END0->>IMUX_L33 INT_L_X40Y131/INT_L.SL1END0->>IMUX_L40 INT_L_X40Y131/INT_L.SL1END0->>IMUX_L8 INT_L_X40Y131/INT_L.SL1END0->>IMUX_L9 INT_L_X40Y131/INT_L.SR1END1->>IMUX_L19 INT_L_X40Y132/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y132/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X40Y132/INT_L.SS2END0->>BYP_ALT0 INT_L_X40Y132/INT_L.SS2END0->>IMUX_L33 INT_L_X40Y132/INT_L.SS2END0->>NR1BEG0 INT_L_X40Y132/INT_L.SS2END0->>SL1BEG0 INT_L_X40Y132/INT_L.SS2END0->>SR1BEG1 INT_L_X40Y133/INT_L.NR1END0->>IMUX_L16 INT_L_X40Y133/INT_L.NR1END0->>IMUX_L24 INT_L_X40Y133/INT_L.NR1END0->>IMUX_L33 INT_L_X40Y133/INT_L.NR1END0->>IMUX_L9 INT_L_X40Y134/INT_L.SL1END0->>IMUX_L32 INT_L_X40Y134/INT_L.SL1END0->>IMUX_L33 INT_L_X40Y134/INT_L.SL1END0->>IMUX_L8 INT_L_X40Y134/INT_L.SL1END0->>SS2BEG0 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>IMUX_L25 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>IMUX_L33 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>IMUX_L41 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>SL1BEG0 INT_L_X40Y135/INT_L.LOGIC_OUTS_L8->>WL1BEG_N3 INT_L_X40Y136/INT_L.NR1END0->>EL1BEG_N3 INT_R_X39Y135/INT_R.WL1END_N1_3->>IMUX8 INT_R_X41Y134/INT_R.SE2END0->>IMUX8 INT_R_X41Y135/INT_R.EL1END3->>IMUX29 INT_R_X41Y135/INT_R.NE2END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

slvi[hmbsel][0]_INST_0_i_100_n_0 - 
wires: CLBLL_R_X45Y134/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y134/CLBLL_L_A CLBLL_R_X45Y135/CLBLL_IMUX30 CLBLL_R_X45Y135/CLBLL_L_C5 INT_R_X45Y134/LOGIC_OUTS8 INT_R_X45Y134/NL1BEG_N3 INT_R_X45Y134/NR1BEG3 INT_R_X45Y135/IMUX30 INT_R_X45Y135/NR1END3 
pips: CLBLL_R_X45Y134/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 INT_R_X45Y134/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X45Y134/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X45Y135/INT_R.NR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_101_n_0 - 
wires: CLBLL_R_X45Y134/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y134/CLBLL_L_B CLBLL_R_X45Y135/CLBLL_IMUX13 CLBLL_R_X45Y135/CLBLL_L_B6 INT_R_X45Y134/LOGIC_OUTS9 INT_R_X45Y134/NL1BEG0 INT_R_X45Y134/NL1END_S3_0 INT_R_X45Y135/IMUX13 INT_R_X45Y135/NL1BEG_N3 INT_R_X45Y135/NL1END0 
pips: CLBLL_R_X45Y134/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 INT_R_X45Y134/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X45Y135/INT_R.NL1BEG_N3->>IMUX13 INT_R_X45Y135/INT_R.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_102_n_0 - 
wires: CLBLL_R_X45Y135/CLBLL_IMUX5 CLBLL_R_X45Y135/CLBLL_L_A6 CLBLL_R_X45Y136/CLBLL_NW2A0 CLBLM_L_X46Y135/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y135/CLBLM_M_A CLBLM_L_X46Y136/CLBLM_NW2A0 INT_L_X46Y135/LOGIC_OUTS_L12 INT_L_X46Y135/NW2BEG0 INT_L_X46Y136/NW2A0 INT_R_X45Y135/FAN_ALT3 INT_R_X45Y135/FAN_BOUNCE3 INT_R_X45Y135/IMUX5 INT_R_X45Y135/NW2END_S0_0 INT_R_X45Y136/NW2END0 VBRK_X113Y142/VBRK_NW2A0 
pips: CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X46Y135/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y135/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X45Y135/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y135/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X45Y135/INT_R.NW2END_S0_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_103_n_0 - 
wires: CLBLM_R_X43Y134/CLBLM_IMUX42 CLBLM_R_X43Y134/CLBLM_L_D6 CLBLM_R_X43Y135/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y135/CLBLM_L_A INT_L_X42Y134/ER1BEG1 INT_L_X42Y134/SW2END0 INT_R_X43Y134/ER1END1 INT_R_X43Y134/IMUX42 INT_R_X43Y134/SW2A0 INT_R_X43Y135/LOGIC_OUTS8 INT_R_X43Y135/SW2BEG0 
pips: CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y135/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X42Y134/INT_L.SW2END0->>ER1BEG1 INT_R_X43Y134/INT_R.ER1END1->>IMUX42 INT_R_X43Y135/INT_R.LOGIC_OUTS8->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_104_n_0 - 
wires: CLBLM_R_X43Y134/CLBLM_IMUX34 CLBLM_R_X43Y134/CLBLM_L_C6 CLBLM_R_X43Y135/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y135/CLBLM_L_B INT_R_X43Y134/IMUX34 INT_R_X43Y134/SL1END1 INT_R_X43Y135/LOGIC_OUTS9 INT_R_X43Y135/SL1BEG1 
pips: CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y135/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X43Y134/INT_R.SL1END1->>IMUX34 INT_R_X43Y135/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_105_n_0 - 
wires: CLBLM_R_X43Y133/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y133/CLBLM_L_A CLBLM_R_X43Y134/CLBLM_IMUX25 CLBLM_R_X43Y134/CLBLM_L_B5 INT_R_X43Y133/LOGIC_OUTS8 INT_R_X43Y133/NR1BEG0 INT_R_X43Y134/IMUX25 INT_R_X43Y134/NR1END0 
pips: CLBLM_R_X43Y133/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X43Y133/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X43Y134/INT_R.NR1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_106_n_0 - 
wires: CLBLM_R_X43Y134/CLBLM_IMUX5 CLBLM_R_X43Y134/CLBLM_L_A6 CLBLM_R_X43Y135/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y135/CLBLM_L_C INT_R_X43Y134/IMUX5 INT_R_X43Y134/SL1END2 INT_R_X43Y135/LOGIC_OUTS10 INT_R_X43Y135/SL1BEG2 
pips: CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y135/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X43Y134/INT_R.SL1END2->>IMUX5 INT_R_X43Y135/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_107_n_0 - 
wires: CLBLL_R_X45Y134/CLBLL_IMUX43 CLBLL_R_X45Y134/CLBLL_LL_D6 CLBLL_R_X45Y135/CLBLL_LL_A CLBLL_R_X45Y135/CLBLL_LOGIC_OUTS12 INT_R_X45Y134/IMUX43 INT_R_X45Y134/SR1END1 INT_R_X45Y135/LOGIC_OUTS12 INT_R_X45Y135/SR1BEG1 
pips: CLBLL_R_X45Y134/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y135/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y134/INT_R.SR1END1->>IMUX43 INT_R_X45Y135/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_108_n_0 - 
wires: CLBLL_R_X45Y134/CLBLL_IMUX35 CLBLL_R_X45Y134/CLBLL_LL_C6 CLBLL_R_X45Y134/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y134/CLBLL_L_C INT_R_X45Y134/FAN_ALT5 INT_R_X45Y134/FAN_BOUNCE5 INT_R_X45Y134/IMUX35 INT_R_X45Y134/LOGIC_OUTS10 
pips: CLBLL_R_X45Y134/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y134/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X45Y134/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y134/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X45Y134/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_109_n_0 - 
wires: CLBLL_R_X45Y134/CLBLL_IMUX12 CLBLL_R_X45Y134/CLBLL_LL_B6 CLBLL_R_X45Y134/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y134/CLBLL_L_D INT_R_X45Y134/FAN_ALT1 INT_R_X45Y134/FAN_BOUNCE1 INT_R_X45Y134/IMUX12 INT_R_X45Y134/LOGIC_OUTS11 
pips: CLBLL_R_X45Y134/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y134/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X45Y134/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y134/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X45Y134/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_11_n_0 - 
wires: CLBLM_R_X43Y136/CLBLM_IMUX5 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y136/CLBLM_L_A6 CLBLM_R_X43Y136/CLBLM_M_A INT_R_X43Y136/IMUX5 INT_R_X43Y136/LOGIC_OUTS12 INT_R_X43Y136/NL1BEG_N3 
pips: CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y136/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X43Y136/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X43Y136/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel334_out - 
wires: CLBLL_L_X42Y137/CLBLL_EL1BEG0 CLBLM_R_X41Y137/CLBLM_EL1BEG0 CLBLM_R_X41Y137/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y137/CLBLM_M_COUT CLBLM_R_X41Y137/CLBLM_M_DMUX CLBLM_R_X43Y136/CLBLM_IMUX8 CLBLM_R_X43Y136/CLBLM_M_A5 INT_L_X42Y136/EL1END_S3_0 INT_L_X42Y136/SE2A0 INT_L_X42Y137/EL1END0 INT_L_X42Y137/SE2BEG0 INT_R_X41Y137/EL1BEG0 INT_R_X41Y137/LOGIC_OUTS23 INT_R_X43Y136/IMUX8 INT_R_X43Y136/SE2END0 
pips: CLBLM_R_X41Y137/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X41Y137/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y137/INT_L.EL1END0->>SE2BEG0 INT_R_X41Y137/INT_R.LOGIC_OUTS23->>EL1BEG0 INT_R_X43Y136/INT_R.SE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2108_in - 
wires: BRAM_INT_INTERFACE_L_X44Y136/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X44Y137/INT_INTERFACE_SE2A2 BRAM_L_X44Y135/BRAM_SE2A2_2 BRAM_L_X44Y135/BRAM_WL1END1_1 CLBLM_R_X43Y136/CLBLM_IMUX11 CLBLM_R_X43Y136/CLBLM_M_A4 CLBLM_R_X43Y136/CLBLM_WL1END1 CLBLM_R_X43Y137/CLBLM_SE2A2 CLBLM_R_X43Y138/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y138/CLBLM_L_C INT_L_X44Y136/SL1END2 INT_L_X44Y136/WL1BEG1 INT_L_X44Y137/SE2END2 INT_L_X44Y137/SL1BEG2 INT_R_X43Y136/IMUX11 INT_R_X43Y136/WL1END1 INT_R_X43Y137/SE2A2 INT_R_X43Y138/LOGIC_OUTS10 INT_R_X43Y138/SE2BEG2 
pips: CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y138/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X44Y136/INT_L.SL1END2->>WL1BEG1 INT_L_X44Y137/INT_L.SE2END2->>SL1BEG2 INT_R_X43Y136/INT_R.WL1END1->>IMUX11 INT_R_X43Y138/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel335_out - 
wires: BRAM_INT_INTERFACE_L_X44Y136/INT_INTERFACE_NW2A2 BRAM_L_X44Y135/BRAM_NW2A2_1 CLBLL_R_X45Y135/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y135/CLBLL_L_COUT CLBLL_R_X45Y135/CLBLL_L_DMUX CLBLM_R_X43Y136/CLBLM_IMUX4 CLBLM_R_X43Y136/CLBLM_M_A6 CLBLM_R_X43Y136/CLBLM_NW2A2 INT_L_X44Y135/NW2BEG2 INT_L_X44Y135/WR1END2 INT_L_X44Y136/NW2A2 INT_R_X43Y136/IMUX4 INT_R_X43Y136/NW2END2 INT_R_X45Y135/LOGIC_OUTS19 INT_R_X45Y135/WR1BEG2 
pips: CLBLL_R_X45Y135/CLBLL_R.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_R_X45Y135/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X44Y135/INT_L.WR1END2->>NW2BEG2 INT_R_X43Y136/INT_R.NW2END2->>IMUX4 INT_R_X45Y135/INT_R.LOGIC_OUTS19->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_9_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y131/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X44Y132/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y132/INT_INTERFACE_EL1BEG0 BRAM_INT_INTERFACE_L_X44Y136/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y130/BRAM_EE2BEG3_2 BRAM_L_X44Y130/BRAM_EL1BEG0_2 BRAM_L_X44Y130/BRAM_SW2A0_1 BRAM_L_X44Y135/BRAM_EE2BEG0_1 CLBLL_L_X40Y130/CLBLL_IMUX16 CLBLL_L_X40Y130/CLBLL_L_B3 CLBLL_L_X40Y135/CLBLL_IMUX17 CLBLL_L_X40Y135/CLBLL_IMUX7 CLBLL_L_X40Y135/CLBLL_IMUX9 CLBLL_L_X40Y135/CLBLL_LL_A1 CLBLL_L_X40Y135/CLBLL_LL_B3 CLBLL_L_X40Y135/CLBLL_L_A5 CLBLL_L_X42Y136/CLBLL_NW4END1 CLBLL_L_X42Y138/CLBLL_IMUX32 CLBLL_L_X42Y138/CLBLL_LL_C1 CLBLL_R_X45Y131/CLBLL_IMUX1 CLBLL_R_X45Y131/CLBLL_LL_A3 CLBLL_R_X45Y132/CLBLL_IMUX0 CLBLL_R_X45Y132/CLBLL_IMUX16 CLBLL_R_X45Y132/CLBLL_L_A3 CLBLL_R_X45Y132/CLBLL_L_B3 CLBLL_R_X45Y133/CLBLL_ER1BEG0 CLBLL_R_X45Y135/CLBLL_IMUX40 CLBLL_R_X45Y135/CLBLL_LL_D1 CLBLL_R_X45Y135/CLBLL_NW2A0 CLBLL_R_X45Y136/CLBLL_EE2BEG0 CLBLL_R_X45Y136/CLBLL_ER1BEG1 CLBLL_R_X45Y137/CLBLL_IMUX0 CLBLL_R_X45Y137/CLBLL_L_A3 CLBLL_R_X45Y137/CLBLL_NE2A0 CLBLM_L_X46Y129/CLBLM_IMUX17 CLBLM_L_X46Y129/CLBLM_M_B3 CLBLM_L_X46Y131/CLBLM_IMUX33 CLBLM_L_X46Y131/CLBLM_L_C1 CLBLM_L_X46Y133/CLBLM_ER1BEG0 CLBLM_L_X46Y133/CLBLM_IMUX40 CLBLM_L_X46Y133/CLBLM_M_D1 CLBLM_L_X46Y134/CLBLM_IMUX0 CLBLM_L_X46Y134/CLBLM_L_A3 CLBLM_L_X46Y135/CLBLM_NW2A0 CLBLM_L_X46Y136/CLBLM_EE2BEG0 CLBLM_L_X46Y136/CLBLM_ER1BEG1 CLBLM_L_X46Y136/CLBLM_IMUX11 CLBLM_L_X46Y136/CLBLM_IMUX33 CLBLM_L_X46Y136/CLBLM_L_C1 CLBLM_L_X46Y136/CLBLM_M_A4 CLBLM_L_X46Y137/CLBLM_IMUX1 CLBLM_L_X46Y137/CLBLM_IMUX24 CLBLM_L_X46Y137/CLBLM_M_A3 CLBLM_L_X46Y137/CLBLM_M_B5 CLBLM_L_X46Y137/CLBLM_NE2A0 CLBLM_R_X41Y136/CLBLM_NW4END1 CLBLM_R_X43Y131/CLBLM_IMUX1 CLBLM_R_X43Y131/CLBLM_M_A3 CLBLM_R_X43Y131/CLBLM_SW2A0 CLBLM_R_X43Y132/CLBLM_EE2BEG3 CLBLM_R_X43Y132/CLBLM_EL1BEG0 CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y132/CLBLM_L_B CLBLM_R_X43Y132/CLBLM_L_BMUX CLBLM_R_X43Y133/CLBLM_IMUX16 CLBLM_R_X43Y133/CLBLM_L_B3 CLBLM_R_X43Y136/CLBLM_EE2BEG0 CLBLM_R_X43Y136/CLBLM_IMUX1 CLBLM_R_X43Y136/CLBLM_M_A3 CLBLM_R_X43Y137/CLBLM_IMUX0 CLBLM_R_X43Y137/CLBLM_L_A3 INT_L_X40Y129/NR1BEG0 INT_L_X40Y129/SS6END0 INT_L_X40Y130/IMUX_L16 INT_L_X40Y130/NR1END0 INT_L_X40Y130/SS6E0 INT_L_X40Y131/SS6D0 INT_L_X40Y132/SS6C0 INT_L_X40Y133/SS6B0 INT_L_X40Y134/SS6A0 INT_L_X40Y135/IMUX_L17 INT_L_X40Y135/IMUX_L7 INT_L_X40Y135/IMUX_L9 INT_L_X40Y135/SS6BEG0 INT_L_X40Y135/SW2END0 INT_L_X40Y135/WL1END3 INT_L_X40Y136/WL1END_N1_3 INT_L_X42Y132/NW6A1 INT_L_X42Y133/NW6B1 INT_L_X42Y134/NW6C1 INT_L_X42Y135/NW6D1 INT_L_X42Y136/NW6E1 INT_L_X42Y137/NW2END_S0_0 INT_L_X42Y138/IMUX_L32 INT_L_X42Y138/NW2END0 INT_L_X44Y131/EL1END_S3_0 INT_L_X44Y131/SE2A0 INT_L_X44Y131/SW2A0 INT_L_X44Y132/EE2A3 INT_L_X44Y132/EL1END0 INT_L_X44Y132/SE2BEG0 INT_L_X44Y132/SW2BEG0 INT_L_X44Y132/WR1END1 INT_L_X44Y136/EE2A0 INT_L_X46Y129/IMUX_L17 INT_L_X46Y129/SS2END0 INT_L_X46Y130/SS2A0 INT_L_X46Y131/IMUX_L33 INT_L_X46Y131/SS2BEG0 INT_L_X46Y131/SS2END0 INT_L_X46Y132/SS2A0 INT_L_X46Y133/ER1END0 INT_L_X46Y133/IMUX_L40 INT_L_X46Y133/NR1BEG0 INT_L_X46Y133/SS2BEG0 INT_L_X46Y134/IMUX_L0 INT_L_X46Y134/NR1END0 INT_L_X46Y134/NW2BEG0 INT_L_X46Y135/NW2A0 INT_L_X46Y136/EE2A0 INT_L_X46Y136/ER1END1 INT_L_X46Y136/IMUX_L11 INT_L_X46Y136/IMUX_L33 INT_L_X46Y136/NE2END_S3_0 INT_L_X46Y136/WR1END1 INT_L_X46Y137/IMUX_L1 INT_L_X46Y137/IMUX_L24 INT_L_X46Y137/NE2END0 INT_R_X41Y135/SW2A0 INT_R_X41Y135/WL1BEG3 INT_R_X41Y136/NW6END1 INT_R_X41Y136/SW2BEG0 INT_R_X41Y136/WL1BEG_N3 INT_R_X43Y131/IMUX1 INT_R_X43Y131/SW2END0 INT_R_X43Y132/EE2BEG3 INT_R_X43Y132/EL1BEG0 INT_R_X43Y132/LOGIC_OUTS17 INT_R_X43Y132/LOGIC_OUTS9 INT_R_X43Y132/NL1BEG0 INT_R_X43Y132/NL1END_S3_0 INT_R_X43Y132/NW6BEG1 INT_R_X43Y133/IMUX16 INT_R_X43Y133/NL1END0 INT_R_X43Y133/NN2BEG0 INT_R_X43Y134/NN2A0 INT_R_X43Y134/NN2END_S2_0 INT_R_X43Y135/NN2END0 INT_R_X43Y135/NR1BEG0 INT_R_X43Y136/EE2BEG0 INT_R_X43Y136/IMUX1 INT_R_X43Y136/NR1BEG0 INT_R_X43Y136/NR1END0 INT_R_X43Y137/IMUX0 INT_R_X43Y137/NR1END0 INT_R_X43Y137/NW2BEG0 INT_R_X43Y138/NW2A0 INT_R_X45Y131/IMUX1 INT_R_X45Y131/NR1BEG0 INT_R_X45Y131/SE2END0 INT_R_X45Y132/EE2END3 INT_R_X45Y132/ER1BEG_S0 INT_R_X45Y132/IMUX0 INT_R_X45Y132/IMUX16 INT_R_X45Y132/NR1END0 INT_R_X45Y132/WR1BEG1 INT_R_X45Y133/ER1BEG0 INT_R_X45Y134/NW2END_S0_0 INT_R_X45Y135/IMUX40 INT_R_X45Y135/NW2END0 INT_R_X45Y136/EE2BEG0 INT_R_X45Y136/EE2END0 INT_R_X45Y136/ER1BEG1 INT_R_X45Y136/NE2BEG0 INT_R_X45Y136/NR1BEG0 INT_R_X45Y137/IMUX0 INT_R_X45Y137/NE2A0 INT_R_X45Y137/NR1END0 INT_R_X47Y136/EE2END0 INT_R_X47Y136/WR1BEG1 VBRK_X113Y139/VBRK_ER1BEG0 VBRK_X113Y141/VBRK_NW2A0 VBRK_X113Y142/VBRK_EE2BEG0 VBRK_X113Y142/VBRK_ER1BEG1 VBRK_X113Y143/VBRK_NE2A0 
pips: CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y131/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X46Y129/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y137/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X40Y129/INT_L.SS6END0->>NR1BEG0 INT_L_X40Y130/INT_L.NR1END0->>IMUX_L16 INT_L_X40Y135/INT_L.SW2END0->>IMUX_L17 INT_L_X40Y135/INT_L.SW2END0->>IMUX_L9 INT_L_X40Y135/INT_L.SW2END0->>SS6BEG0 INT_L_X40Y135/INT_L.WL1END3->>IMUX_L7 INT_L_X42Y138/INT_L.NW2END0->>IMUX_L32 INT_L_X44Y132/INT_L.EL1END0->>SE2BEG0 INT_L_X44Y132/INT_L.WR1END1->>SW2BEG0 INT_L_X46Y129/INT_L.SS2END0->>IMUX_L17 INT_L_X46Y131/INT_L.SS2END0->>IMUX_L33 INT_L_X46Y131/INT_L.SS2END0->>SS2BEG0 INT_L_X46Y133/INT_L.ER1END0->>IMUX_L40 INT_L_X46Y133/INT_L.ER1END0->>NR1BEG0 INT_L_X46Y133/INT_L.ER1END0->>SS2BEG0 INT_L_X46Y134/INT_L.NR1END0->>IMUX_L0 INT_L_X46Y134/INT_L.NR1END0->>NW2BEG0 INT_L_X46Y136/INT_L.ER1END1->>IMUX_L11 INT_L_X46Y136/INT_L.WR1END1->>IMUX_L33 INT_L_X46Y137/INT_L.NE2END0->>IMUX_L1 INT_L_X46Y137/INT_L.NE2END0->>IMUX_L24 INT_R_X41Y136/INT_R.NW6END1->>SW2BEG0 INT_R_X41Y136/INT_R.NW6END1->>WL1BEG_N3 INT_R_X43Y131/INT_R.SW2END0->>IMUX1 INT_R_X43Y132/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X43Y132/INT_R.LOGIC_OUTS9->>EL1BEG0 INT_R_X43Y132/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X43Y132/INT_R.LOGIC_OUTS9->>NW6BEG1 INT_R_X43Y133/INT_R.NL1END0->>IMUX16 INT_R_X43Y133/INT_R.NL1END0->>NN2BEG0 INT_R_X43Y135/INT_R.NN2END0->>NR1BEG0 INT_R_X43Y136/INT_R.NR1END0->>EE2BEG0 INT_R_X43Y136/INT_R.NR1END0->>IMUX1 INT_R_X43Y136/INT_R.NR1END0->>NR1BEG0 INT_R_X43Y137/INT_R.NR1END0->>IMUX0 INT_R_X43Y137/INT_R.NR1END0->>NW2BEG0 INT_R_X45Y131/INT_R.SE2END0->>IMUX1 INT_R_X45Y131/INT_R.SE2END0->>NR1BEG0 INT_R_X45Y132/INT_R.EE2END3->>ER1BEG_S0 INT_R_X45Y132/INT_R.NR1END0->>IMUX0 INT_R_X45Y132/INT_R.NR1END0->>IMUX16 INT_R_X45Y132/INT_R.NR1END0->>WR1BEG1 INT_R_X45Y135/INT_R.NW2END0->>IMUX40 INT_R_X45Y136/INT_R.EE2END0->>EE2BEG0 INT_R_X45Y136/INT_R.EE2END0->>ER1BEG1 INT_R_X45Y136/INT_R.EE2END0->>NE2BEG0 INT_R_X45Y136/INT_R.EE2END0->>NR1BEG0 INT_R_X45Y137/INT_R.NR1END0->>IMUX0 INT_R_X47Y136/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

slvi[hmbsel][2]_INST_0_i_10_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y131/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y133/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y135/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X44Y136/INT_INTERFACE_EL1BEG2 BRAM_L_X44Y130/BRAM_EE2BEG3_1 BRAM_L_X44Y130/BRAM_EE2BEG3_3 BRAM_L_X44Y135/BRAM_EL1BEG1_0 BRAM_L_X44Y135/BRAM_EL1BEG2_1 CLBLL_L_X40Y130/CLBLL_IMUX26 CLBLL_L_X40Y130/CLBLL_L_B4 CLBLL_L_X40Y135/CLBLL_IMUX0 CLBLL_L_X40Y135/CLBLL_IMUX1 CLBLL_L_X40Y135/CLBLL_IMUX24 CLBLL_L_X40Y135/CLBLL_LL_A3 CLBLL_L_X40Y135/CLBLL_LL_B5 CLBLL_L_X40Y135/CLBLL_L_A3 CLBLL_L_X42Y130/CLBLL_WL1END2 CLBLL_L_X42Y134/CLBLL_LL_A CLBLL_L_X42Y134/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y134/CLBLL_WR1END1 CLBLL_L_X42Y134/CLBLL_WW2A0 CLBLL_L_X42Y138/CLBLL_IMUX28 CLBLL_L_X42Y138/CLBLL_LL_C4 CLBLL_R_X45Y131/CLBLL_IMUX7 CLBLL_R_X45Y131/CLBLL_LL_A1 CLBLL_R_X45Y132/CLBLL_IMUX14 CLBLL_R_X45Y132/CLBLL_IMUX6 CLBLL_R_X45Y132/CLBLL_L_A1 CLBLL_R_X45Y132/CLBLL_L_B1 CLBLL_R_X45Y133/CLBLL_EL1BEG2 CLBLL_R_X45Y133/CLBLL_NE2A3 CLBLL_R_X45Y134/CLBLL_NE2A3 CLBLL_R_X45Y135/CLBLL_IMUX44 CLBLL_R_X45Y135/CLBLL_LL_D4 CLBLL_R_X45Y136/CLBLL_EE2A2 CLBLL_R_X45Y136/CLBLL_NE2A0 CLBLL_R_X45Y137/CLBLL_IMUX10 CLBLL_R_X45Y137/CLBLL_L_A4 CLBLM_L_X46Y129/CLBLM_IMUX15 CLBLM_L_X46Y129/CLBLM_M_B1 CLBLM_L_X46Y131/CLBLM_IMUX21 CLBLM_L_X46Y131/CLBLM_L_C4 CLBLM_L_X46Y133/CLBLM_EL1BEG2 CLBLM_L_X46Y133/CLBLM_IMUX38 CLBLM_L_X46Y133/CLBLM_M_D3 CLBLM_L_X46Y133/CLBLM_NE2A3 CLBLM_L_X46Y134/CLBLM_IMUX6 CLBLM_L_X46Y134/CLBLM_L_A1 CLBLM_L_X46Y134/CLBLM_NE2A3 CLBLM_L_X46Y136/CLBLM_EE2A2 CLBLM_L_X46Y136/CLBLM_IMUX1 CLBLM_L_X46Y136/CLBLM_IMUX21 CLBLM_L_X46Y136/CLBLM_L_C4 CLBLM_L_X46Y136/CLBLM_M_A3 CLBLM_L_X46Y136/CLBLM_NE2A0 CLBLM_L_X46Y137/CLBLM_IMUX17 CLBLM_L_X46Y137/CLBLM_IMUX7 CLBLM_L_X46Y137/CLBLM_M_A1 CLBLM_L_X46Y137/CLBLM_M_B3 CLBLM_R_X41Y130/CLBLM_WL1END2 CLBLM_R_X41Y134/CLBLM_WR1END1 CLBLM_R_X41Y134/CLBLM_WW2A0 CLBLM_R_X43Y131/CLBLM_EE2BEG3 CLBLM_R_X43Y131/CLBLM_IMUX7 CLBLM_R_X43Y131/CLBLM_M_A1 CLBLM_R_X43Y133/CLBLM_EE2BEG3 CLBLM_R_X43Y133/CLBLM_IMUX14 CLBLM_R_X43Y133/CLBLM_L_B1 CLBLM_R_X43Y135/CLBLM_EL1BEG1 CLBLM_R_X43Y136/CLBLM_EL1BEG2 CLBLM_R_X43Y136/CLBLM_IMUX7 CLBLM_R_X43Y136/CLBLM_M_A1 CLBLM_R_X43Y137/CLBLM_IMUX9 CLBLM_R_X43Y137/CLBLM_L_A5 INT_L_X40Y130/IMUX_L26 INT_L_X40Y130/WL1END1 INT_L_X40Y134/NL1BEG0 INT_L_X40Y134/NL1END_S3_0 INT_L_X40Y134/WW2END0 INT_L_X40Y135/IMUX_L0 INT_L_X40Y135/IMUX_L1 INT_L_X40Y135/IMUX_L24 INT_L_X40Y135/NL1END0 INT_L_X40Y135/NW2END1 INT_L_X42Y130/SW2END3 INT_L_X42Y130/WL1BEG2 INT_L_X42Y131/SW2END_N0_3 INT_L_X42Y133/EL1BEG3 INT_L_X42Y134/EL1BEG_N3 INT_L_X42Y134/LOGIC_OUTS_L12 INT_L_X42Y134/WR1BEG1 INT_L_X42Y134/WW2BEG0 INT_L_X42Y138/IMUX_L28 INT_L_X42Y138/NW2END2 INT_L_X44Y131/EE2A3 INT_L_X44Y133/EE2A3 INT_L_X44Y135/EL1BEG0 INT_L_X44Y135/EL1END1 INT_L_X44Y135/ER1BEG2 INT_L_X44Y136/EE2BEG2 INT_L_X44Y136/EL1END2 INT_L_X44Y136/NR1BEG2 INT_L_X44Y137/EL1BEG1 INT_L_X44Y137/NR1END2 INT_L_X46Y129/IMUX_L15 INT_L_X46Y129/SL1END3 INT_L_X46Y130/SL1BEG3 INT_L_X46Y130/SR1END3 INT_L_X46Y131/IMUX_L21 INT_L_X46Y131/SR1BEG3 INT_L_X46Y131/SR1END_N3_3 INT_L_X46Y131/SS2END2 INT_L_X46Y132/SS2A2 INT_L_X46Y133/EL1END2 INT_L_X46Y133/IMUX_L38 INT_L_X46Y133/NE2END3 INT_L_X46Y133/SS2BEG2 INT_L_X46Y134/IMUX_L6 INT_L_X46Y134/NE2END3 INT_L_X46Y134/NR1BEG3 INT_L_X46Y135/NE2END_S3_0 INT_L_X46Y135/NN2BEG3 INT_L_X46Y135/NR1END3 INT_L_X46Y136/EE2END2 INT_L_X46Y136/IMUX_L1 INT_L_X46Y136/IMUX_L21 INT_L_X46Y136/NE2END0 INT_L_X46Y136/NN2A3 INT_L_X46Y136/NR1BEG0 INT_L_X46Y137/IMUX_L17 INT_L_X46Y137/IMUX_L7 INT_L_X46Y137/NN2END3 INT_L_X46Y137/NR1END0 INT_R_X41Y130/WL1BEG1 INT_R_X41Y130/WL1END2 INT_R_X41Y134/NW2BEG1 INT_R_X41Y134/WR1END1 INT_R_X41Y134/WW2A0 INT_R_X41Y135/NW2A1 INT_R_X43Y130/SW2A3 INT_R_X43Y131/EE2BEG3 INT_R_X43Y131/IMUX7 INT_R_X43Y131/SS2END3 INT_R_X43Y131/SW2BEG3 INT_R_X43Y132/SS2A3 INT_R_X43Y132/SS2END_N0_3 INT_R_X43Y133/EE2BEG3 INT_R_X43Y133/EL1END3 INT_R_X43Y133/IMUX14 INT_R_X43Y133/NR1BEG3 INT_R_X43Y133/SS2BEG3 INT_R_X43Y134/NL1BEG2 INT_R_X43Y134/NN2BEG3 INT_R_X43Y134/NR1END3 INT_R_X43Y135/EL1BEG1 INT_R_X43Y135/NL1END2 INT_R_X43Y135/NN2A3 INT_R_X43Y135/NN2BEG2 INT_R_X43Y136/EL1BEG2 INT_R_X43Y136/IMUX7 INT_R_X43Y136/NN2A2 INT_R_X43Y136/NN2END3 INT_R_X43Y137/FAN_ALT5 INT_R_X43Y137/FAN_BOUNCE5 INT_R_X43Y137/IMUX9 INT_R_X43Y137/NN2END2 INT_R_X43Y137/NW2BEG2 INT_R_X43Y138/NW2A2 INT_R_X45Y131/EE2END3 INT_R_X45Y131/IMUX7 INT_R_X45Y131/NR1BEG3 INT_R_X45Y132/IMUX14 INT_R_X45Y132/IMUX6 INT_R_X45Y132/NE2BEG3 INT_R_X45Y132/NR1END3 INT_R_X45Y133/EE2END3 INT_R_X45Y133/EL1BEG2 INT_R_X45Y133/NE2A3 INT_R_X45Y133/NE2BEG3 INT_R_X45Y134/EL1END_S3_0 INT_R_X45Y134/NE2A3 INT_R_X45Y135/EL1END0 INT_R_X45Y135/ER1END2 INT_R_X45Y135/IMUX44 INT_R_X45Y135/NE2BEG0 INT_R_X45Y136/EE2A2 INT_R_X45Y136/NE2A0 INT_R_X45Y137/EL1END1 INT_R_X45Y137/IMUX10 VBRK_X113Y139/VBRK_EL1BEG2 VBRK_X113Y139/VBRK_NE2A3 VBRK_X113Y140/VBRK_NE2A3 VBRK_X113Y142/VBRK_EE2A2 VBRK_X113Y142/VBRK_NE2A0 
pips: CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y134/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X45Y131/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X46Y129/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y137/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y130/INT_L.WL1END1->>IMUX_L26 INT_L_X40Y134/INT_L.WW2END0->>NL1BEG0 INT_L_X40Y135/INT_L.NL1END0->>IMUX_L0 INT_L_X40Y135/INT_L.NL1END0->>IMUX_L24 INT_L_X40Y135/INT_L.NW2END1->>IMUX_L1 INT_L_X42Y130/INT_L.SW2END3->>WL1BEG2 INT_L_X42Y134/INT_L.LOGIC_OUTS_L12->>EL1BEG_N3 INT_L_X42Y134/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_L_X42Y134/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_L_X42Y138/INT_L.NW2END2->>IMUX_L28 INT_L_X44Y135/INT_L.EL1END1->>EL1BEG0 INT_L_X44Y135/INT_L.EL1END1->>ER1BEG2 INT_L_X44Y136/INT_L.EL1END2->>EE2BEG2 INT_L_X44Y136/INT_L.EL1END2->>NR1BEG2 INT_L_X44Y137/INT_L.NR1END2->>EL1BEG1 INT_L_X46Y129/INT_L.SL1END3->>IMUX_L15 INT_L_X46Y130/INT_L.SR1END3->>SL1BEG3 INT_L_X46Y131/INT_L.SS2END2->>IMUX_L21 INT_L_X46Y131/INT_L.SS2END2->>SR1BEG3 INT_L_X46Y133/INT_L.EL1END2->>SS2BEG2 INT_L_X46Y133/INT_L.NE2END3->>IMUX_L38 INT_L_X46Y134/INT_L.NE2END3->>IMUX_L6 INT_L_X46Y134/INT_L.NE2END3->>NR1BEG3 INT_L_X46Y135/INT_L.NR1END3->>NN2BEG3 INT_L_X46Y136/INT_L.EE2END2->>IMUX_L21 INT_L_X46Y136/INT_L.NE2END0->>IMUX_L1 INT_L_X46Y136/INT_L.NE2END0->>NR1BEG0 INT_L_X46Y137/INT_L.NN2END3->>IMUX_L7 INT_L_X46Y137/INT_L.NR1END0->>IMUX_L17 INT_R_X41Y130/INT_R.WL1END2->>WL1BEG1 INT_R_X41Y134/INT_R.WR1END1->>NW2BEG1 INT_R_X43Y131/INT_R.SS2END3->>EE2BEG3 INT_R_X43Y131/INT_R.SS2END3->>IMUX7 INT_R_X43Y131/INT_R.SS2END3->>SW2BEG3 INT_R_X43Y133/INT_R.EL1END3->>EE2BEG3 INT_R_X43Y133/INT_R.EL1END3->>IMUX14 INT_R_X43Y133/INT_R.EL1END3->>NR1BEG3 INT_R_X43Y133/INT_R.EL1END3->>SS2BEG3 INT_R_X43Y134/INT_R.NR1END3->>NL1BEG2 INT_R_X43Y134/INT_R.NR1END3->>NN2BEG3 INT_R_X43Y135/INT_R.NL1END2->>EL1BEG1 INT_R_X43Y135/INT_R.NL1END2->>NN2BEG2 INT_R_X43Y136/INT_R.NN2END3->>EL1BEG2 INT_R_X43Y136/INT_R.NN2END3->>IMUX7 INT_R_X43Y137/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y137/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X43Y137/INT_R.NN2END2->>FAN_ALT5 INT_R_X43Y137/INT_R.NN2END2->>NW2BEG2 INT_R_X45Y131/INT_R.EE2END3->>IMUX7 INT_R_X45Y131/INT_R.EE2END3->>NR1BEG3 INT_R_X45Y132/INT_R.NR1END3->>IMUX14 INT_R_X45Y132/INT_R.NR1END3->>IMUX6 INT_R_X45Y132/INT_R.NR1END3->>NE2BEG3 INT_R_X45Y133/INT_R.EE2END3->>EL1BEG2 INT_R_X45Y133/INT_R.EE2END3->>NE2BEG3 INT_R_X45Y135/INT_R.EL1END0->>NE2BEG0 INT_R_X45Y135/INT_R.ER1END2->>IMUX44 INT_R_X45Y137/INT_R.EL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

slvi[hmbsel][0]_INST_0_i_110_n_0 - 
wires: CLBLL_R_X45Y134/CLBLL_IMUX8 CLBLL_R_X45Y134/CLBLL_LL_A5 CLBLL_R_X45Y135/CLBLL_LL_B CLBLL_R_X45Y135/CLBLL_LOGIC_OUTS13 INT_R_X45Y133/FAN_BOUNCE_S3_2 INT_R_X45Y134/FAN_ALT2 INT_R_X45Y134/FAN_BOUNCE2 INT_R_X45Y134/IMUX8 INT_R_X45Y134/SL1END1 INT_R_X45Y135/LOGIC_OUTS13 INT_R_X45Y135/SL1BEG1 
pips: CLBLL_R_X45Y134/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y135/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X45Y134/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y134/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X45Y134/INT_R.SL1END1->>FAN_ALT2 INT_R_X45Y135/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_111_n_0 - 
wires: CLBLM_R_X43Y138/CLBLM_IMUX43 CLBLM_R_X43Y138/CLBLM_M_D6 CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y139/CLBLM_M_A INT_R_X43Y138/IMUX43 INT_R_X43Y138/SR1END1 INT_R_X43Y139/LOGIC_OUTS12 INT_R_X43Y139/SR1BEG1 
pips: CLBLM_R_X43Y138/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y139/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X43Y138/INT_R.SR1END1->>IMUX43 INT_R_X43Y139/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_112_n_0 - 
wires: CLBLM_R_X43Y138/CLBLM_IMUX35 CLBLM_R_X43Y138/CLBLM_M_C6 CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y139/CLBLM_M_B INT_R_X43Y138/IMUX35 INT_R_X43Y138/SL1END1 INT_R_X43Y139/LOGIC_OUTS13 INT_R_X43Y139/SL1BEG1 
pips: CLBLM_R_X43Y138/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y139/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y138/INT_R.SL1END1->>IMUX35 INT_R_X43Y139/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_113_n_0 - 
wires: CLBLM_R_X43Y138/CLBLM_IMUX12 CLBLM_R_X43Y138/CLBLM_M_B6 CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y139/CLBLM_M_C INT_R_X43Y138/IMUX12 INT_R_X43Y138/SL1END2 INT_R_X43Y139/LOGIC_OUTS14 INT_R_X43Y139/SL1BEG2 
pips: CLBLM_R_X43Y138/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y139/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y138/INT_R.SL1END2->>IMUX12 INT_R_X43Y139/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_114_n_0 - 
wires: CLBLM_R_X43Y138/CLBLM_IMUX8 CLBLM_R_X43Y138/CLBLM_M_A5 CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y139/CLBLM_M_D INT_R_X43Y137/SS2END3 INT_R_X43Y138/IMUX8 INT_R_X43Y138/SS2A3 INT_R_X43Y138/SS2END_N0_3 INT_R_X43Y139/LOGIC_OUTS15 INT_R_X43Y139/SS2BEG3 
pips: CLBLM_R_X43Y138/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y139/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y138/INT_R.SS2END_N0_3->>IMUX8 INT_R_X43Y139/INT_R.LOGIC_OUTS15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_115_n_0 - 
wires: CLBLM_R_X41Y137/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y137/CLBLM_L_A CLBLM_R_X41Y138/CLBLM_IMUX47 CLBLM_R_X41Y138/CLBLM_M_D5 INT_R_X41Y137/LOGIC_OUTS8 INT_R_X41Y137/NN2BEG0 INT_R_X41Y138/IMUX47 INT_R_X41Y138/NN2A0 INT_R_X41Y138/NN2END_S2_0 INT_R_X41Y139/NN2END0 
pips: CLBLM_R_X41Y137/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X41Y137/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X41Y138/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_116_n_0 - 
wires: CLBLM_R_X41Y138/CLBLM_IMUX31 CLBLM_R_X41Y138/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y138/CLBLM_L_D CLBLM_R_X41Y138/CLBLM_M_C5 INT_R_X41Y138/FAN_BOUNCE_S3_6 INT_R_X41Y138/IMUX31 INT_R_X41Y138/LOGIC_OUTS11 INT_R_X41Y138/NL1BEG2 INT_R_X41Y139/FAN_ALT6 INT_R_X41Y139/FAN_BOUNCE6 INT_R_X41Y139/NL1END2 
pips: CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y138/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y138/INT_R.FAN_BOUNCE_S3_6->>IMUX31 INT_R_X41Y138/INT_R.LOGIC_OUTS11->>NL1BEG2 INT_R_X41Y139/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y139/INT_R.NL1END2->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_117_n_0 - 
wires: CLBLM_R_X41Y137/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y137/CLBLM_L_B CLBLM_R_X41Y138/CLBLM_IMUX24 CLBLM_R_X41Y138/CLBLM_M_B5 INT_R_X41Y137/LOGIC_OUTS9 INT_R_X41Y137/NL1BEG0 INT_R_X41Y137/NL1END_S3_0 INT_R_X41Y138/IMUX24 INT_R_X41Y138/NL1END0 
pips: CLBLM_R_X41Y137/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X41Y137/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X41Y138/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_118_n_0 - 
wires: CLBLL_L_X40Y138/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y138/CLBLL_L_C CLBLM_R_X41Y138/CLBLM_IMUX4 CLBLM_R_X41Y138/CLBLM_M_A6 INT_L_X40Y137/SE2A2 INT_L_X40Y138/LOGIC_OUTS_L10 INT_L_X40Y138/SE2BEG2 INT_R_X41Y137/NR1BEG2 INT_R_X41Y137/SE2END2 INT_R_X41Y138/IMUX4 INT_R_X41Y138/NR1END2 
pips: CLBLL_L_X40Y138/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X40Y138/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X41Y137/INT_R.SE2END2->>NR1BEG2 INT_R_X41Y138/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_12_n_0 - 
wires: CLBLM_R_X43Y133/CLBLM_IMUX34 CLBLM_R_X43Y133/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y133/CLBLM_L_B CLBLM_R_X43Y133/CLBLM_L_C6 INT_R_X43Y133/IMUX34 INT_R_X43Y133/LOGIC_OUTS9 
pips: CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y133/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X43Y133/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel318_out - 
wires: CLBLM_R_X43Y133/CLBLM_IMUX26 CLBLM_R_X43Y133/CLBLM_L_B4 CLBLM_R_X43Y134/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y134/CLBLM_L_COUT CLBLM_R_X43Y134/CLBLM_L_DMUX INT_R_X43Y132/NR1BEG1 INT_R_X43Y132/SS2END1 INT_R_X43Y133/IMUX26 INT_R_X43Y133/NR1END1 INT_R_X43Y133/SS2A1 INT_R_X43Y134/LOGIC_OUTS19 INT_R_X43Y134/SS2BEG1 
pips: CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X43Y134/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X43Y134/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y132/INT_R.SS2END1->>NR1BEG1 INT_R_X43Y133/INT_R.NR1END1->>IMUX26 INT_R_X43Y134/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel268_in - 
wires: BRAM_INT_INTERFACE_L_X44Y133/INT_INTERFACE_WL1END0 BRAM_L_X44Y130/BRAM_WL1END0_3 CLBLL_R_X45Y132/CLBLL_LL_C CLBLL_R_X45Y132/CLBLL_LOGIC_OUTS14 CLBLM_R_X43Y133/CLBLM_IMUX25 CLBLM_R_X43Y133/CLBLM_L_B5 CLBLM_R_X43Y133/CLBLM_WL1END0 INT_L_X44Y133/NW2END2 INT_L_X44Y133/WL1BEG0 INT_R_X43Y133/IMUX25 INT_R_X43Y133/WL1END0 INT_R_X45Y132/LOGIC_OUTS14 INT_R_X45Y132/NW2BEG2 INT_R_X45Y133/NW2A2 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X44Y133/INT_L.NW2END2->>WL1BEG0 INT_R_X43Y133/INT_R.WL1END0->>IMUX25 INT_R_X45Y132/INT_R.LOGIC_OUTS14->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel319_out - 
wires: BRAM_INT_INTERFACE_L_X44Y133/INT_INTERFACE_WW2END2 BRAM_L_X44Y130/BRAM_WW2END2_3 CLBLL_R_X45Y134/CLBLL_LL_COUT CLBLL_R_X45Y134/CLBLL_LL_DMUX CLBLL_R_X45Y134/CLBLL_LOGIC_OUTS23 CLBLM_R_X43Y133/CLBLM_IMUX13 CLBLM_R_X43Y133/CLBLM_L_B6 CLBLM_R_X43Y133/CLBLM_WW2END2 INT_L_X44Y133/WW2A2 INT_R_X43Y133/IMUX13 INT_R_X43Y133/WW2END2 INT_R_X45Y133/SR1END2 INT_R_X45Y133/WW2BEG2 INT_R_X45Y134/LOGIC_OUTS23 INT_R_X45Y134/SR1BEG2 
pips: CLBLL_R_X45Y134/CLBLL_R.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_R_X45Y134/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X43Y133/INT_R.WW2END2->>IMUX13 INT_R_X45Y133/INT_R.SR1END2->>WW2BEG2 INT_R_X45Y134/INT_R.LOGIC_OUTS23->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_13_n_0 - 
wires: CLBLL_L_X42Y138/CLBLL_IMUX42 CLBLL_L_X42Y138/CLBLL_LL_C CLBLL_L_X42Y138/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y138/CLBLL_L_D6 INT_L_X42Y138/FAN_ALT7 INT_L_X42Y138/FAN_BOUNCE7 INT_L_X42Y138/IMUX_L42 INT_L_X42Y138/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y138/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y138/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y138/INT_L.FAN_BOUNCE7->>IMUX_L42 INT_L_X42Y138/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel32_out - 
wires: CLBLL_L_X42Y138/CLBLL_IMUX31 CLBLL_L_X42Y138/CLBLL_LL_C5 CLBLM_R_X43Y138/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y138/CLBLM_M_COUT CLBLM_R_X43Y138/CLBLM_M_DMUX INT_L_X42Y138/IMUX_L31 INT_L_X42Y138/NL1BEG0 INT_L_X42Y138/NL1END_S3_0 INT_L_X42Y138/WL1END0 INT_L_X42Y139/NL1END0 INT_R_X43Y138/LOGIC_OUTS23 INT_R_X43Y138/WL1BEG0 
pips: CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X43Y138/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X43Y138/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X42Y138/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X42Y138/INT_L.WL1END0->>NL1BEG0 INT_R_X43Y138/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel227_in - 
wires: CLBLL_L_X42Y138/CLBLL_IMUX22 CLBLL_L_X42Y138/CLBLL_LL_C3 CLBLL_L_X42Y138/CLBLL_LOGIC_OUTS18 CLBLL_L_X42Y138/CLBLL_L_C CLBLL_L_X42Y138/CLBLL_L_CMUX INT_L_X42Y138/IMUX_L22 INT_L_X42Y138/LOGIC_OUTS_L18 INT_L_X42Y138/NL1BEG_N3 
pips: CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y138/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X42Y138/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X42Y138/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X42Y138/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel33_out - 
wires: CLBLL_L_X42Y138/CLBLL_IMUX35 CLBLL_L_X42Y138/CLBLL_LL_C6 CLBLL_L_X42Y139/CLBLL_NE2A1 CLBLM_R_X41Y138/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y138/CLBLM_M_COUT CLBLM_R_X41Y138/CLBLM_M_DMUX CLBLM_R_X41Y139/CLBLM_NE2A1 INT_L_X42Y138/IMUX_L35 INT_L_X42Y138/SL1END1 INT_L_X42Y139/NE2END1 INT_L_X42Y139/SL1BEG1 INT_R_X41Y138/LOGIC_OUTS23 INT_R_X41Y138/NE2BEG1 INT_R_X41Y139/NE2A1 
pips: CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X41Y138/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X41Y138/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X42Y138/INT_L.SL1END1->>IMUX_L35 INT_L_X42Y139/INT_L.NE2END1->>SL1BEG1 INT_R_X41Y138/INT_R.LOGIC_OUTS23->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel310_out - 
wires: BRAM_INT_INTERFACE_L_X44Y138/INT_INTERFACE_SE2A0 BRAM_L_X44Y135/BRAM_SE2A0_3 CLBLL_L_X42Y139/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y139/CLBLL_L_COUT CLBLL_L_X42Y139/CLBLL_L_DMUX CLBLL_R_X45Y137/CLBLL_IMUX9 CLBLL_R_X45Y137/CLBLL_L_A5 CLBLM_R_X43Y138/CLBLM_SE2A0 INT_L_X42Y139/EL1BEG0 INT_L_X42Y139/LOGIC_OUTS_L19 INT_L_X44Y137/SE2A0 INT_L_X44Y138/SE2BEG0 INT_L_X44Y138/SE2END0 INT_R_X43Y138/EL1END_S3_0 INT_R_X43Y138/SE2A0 INT_R_X43Y139/EL1END0 INT_R_X43Y139/SE2BEG0 INT_R_X45Y137/IMUX9 INT_R_X45Y137/SE2END0 
pips: CLBLL_L_X42Y139/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X42Y139/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X42Y139/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_L_X44Y138/INT_L.SE2END0->>SE2BEG0 INT_R_X43Y139/INT_R.EL1END0->>SE2BEG0 INT_R_X45Y137/INT_R.SE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 135, 

slvi[hmbsel][0]_INST_0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel248_in - 
wires: CLBLL_R_X45Y137/CLBLL_IMUX6 CLBLL_R_X45Y137/CLBLL_L_A1 CLBLL_R_X45Y137/CLBLL_WW2END2 CLBLM_L_X46Y137/CLBLM_WW2END2 CLBLM_R_X47Y137/CLBLM_SW4END2 CLBLM_R_X49Y141/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y141/CLBLM_M_C DSP_L_X48Y135/DSP_SW4END2_2 INT_INTERFACE_L_X48Y137/INT_INTERFACE_SW4END2 INT_L_X46Y137/WW2A2 INT_L_X48Y137/SW6E2 INT_L_X48Y138/SW6D2 INT_L_X48Y139/SW6C2 INT_L_X48Y140/SW6B2 INT_L_X48Y141/SW6A2 INT_R_X45Y137/IMUX6 INT_R_X45Y137/WW2END2 INT_R_X47Y137/SW6END2 INT_R_X47Y137/WW2BEG2 INT_R_X49Y141/LOGIC_OUTS14 INT_R_X49Y141/SW6BEG2 VBRK_X113Y143/VBRK_WW2END2 VBRK_X118Y143/VBRK_SW4END2 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X49Y141/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X45Y137/INT_R.WW2END2->>IMUX6 INT_R_X47Y137/INT_R.SW6END2->>WW2BEG2 INT_R_X49Y141/INT_R.LOGIC_OUTS14->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_33_n_0 - 
wires: CLBLM_R_X49Y141/CLBLM_IMUX32 CLBLM_R_X49Y141/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y141/CLBLM_M_A CLBLM_R_X49Y141/CLBLM_M_C1 INT_R_X49Y141/IMUX32 INT_R_X49Y141/LOGIC_OUTS12 
pips: CLBLM_R_X49Y141/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y141/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X49Y141/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_34_n_0 - 
wires: CLBLM_R_X49Y141/CLBLM_IMUX35 CLBLM_R_X49Y141/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y141/CLBLM_M_B CLBLM_R_X49Y141/CLBLM_M_C6 INT_R_X49Y141/IMUX35 INT_R_X49Y141/LOGIC_OUTS13 
pips: CLBLM_R_X49Y141/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y141/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X49Y141/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel311_out - 
wires: CLBLL_R_X45Y137/CLBLL_IMUX5 CLBLL_R_X45Y137/CLBLL_L_A6 CLBLL_R_X45Y137/CLBLL_WR1END2 CLBLM_L_X46Y137/CLBLM_WR1END2 CLBLM_R_X47Y137/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y137/CLBLM_M_COUT CLBLM_R_X47Y137/CLBLM_M_DMUX INT_L_X46Y137/WL1END0 INT_L_X46Y137/WR1BEG2 INT_R_X45Y137/IMUX5 INT_R_X45Y137/WR1END2 INT_R_X47Y137/LOGIC_OUTS23 INT_R_X47Y137/WL1BEG0 VBRK_X113Y143/VBRK_WR1END2 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X47Y137/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X47Y137/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y137/INT_L.WL1END0->>WR1BEG2 INT_R_X45Y137/INT_R.WR1END2->>IMUX5 INT_R_X47Y137/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel326_out - 
wires: CLBLM_L_X46Y136/CLBLM_IMUX4 CLBLM_L_X46Y136/CLBLM_M_A6 CLBLM_R_X47Y139/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y139/CLBLM_M_COUT CLBLM_R_X47Y139/CLBLM_M_DMUX INT_L_X46Y136/IMUX_L4 INT_L_X46Y136/SS2END1 INT_L_X46Y137/SS2A1 INT_L_X46Y138/SS2BEG1 INT_L_X46Y138/SW2END1 INT_R_X47Y138/SW2A1 INT_R_X47Y139/LOGIC_OUTS23 INT_R_X47Y139/SW2BEG1 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y139/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X47Y139/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y136/INT_L.SS2END1->>IMUX_L4 INT_L_X46Y138/INT_L.SW2END1->>SS2BEG1 INT_R_X47Y139/INT_R.LOGIC_OUTS23->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel288_in - 
wires: CLBLM_L_X46Y136/CLBLM_IMUX7 CLBLM_L_X46Y136/CLBLM_M_A1 CLBLM_R_X47Y133/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y133/CLBLM_M_D INT_L_X46Y136/IMUX_L7 INT_L_X46Y136/WR1END3 INT_R_X47Y133/LOGIC_OUTS15 INT_R_X47Y133/NN2BEG3 INT_R_X47Y134/NN2A3 INT_R_X47Y135/NL1BEG2 INT_R_X47Y135/NN2END3 INT_R_X47Y136/NL1END2 INT_R_X47Y136/WR1BEG3 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X47Y133/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y136/INT_L.WR1END3->>IMUX_L7 INT_R_X47Y133/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X47Y135/INT_R.NN2END3->>NL1BEG2 INT_R_X47Y136/INT_R.NL1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_43_n_0 - 
wires: CLBLM_R_X47Y133/CLBLM_IMUX40 CLBLM_R_X47Y133/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y133/CLBLM_M_A CLBLM_R_X47Y133/CLBLM_M_D1 INT_R_X47Y133/IMUX40 INT_R_X47Y133/LOGIC_OUTS12 
pips: CLBLM_R_X47Y133/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X47Y133/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X47Y133/INT_R.LOGIC_OUTS12->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_44_n_0 - 
wires: CLBLM_R_X47Y133/CLBLM_IMUX43 CLBLM_R_X47Y133/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y133/CLBLM_M_B CLBLM_R_X47Y133/CLBLM_M_D6 INT_R_X47Y133/IMUX43 INT_R_X47Y133/LOGIC_OUTS13 
pips: CLBLM_R_X47Y133/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y133/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X47Y133/INT_R.LOGIC_OUTS13->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel327_out - 
wires: CLBLL_R_X45Y136/CLBLL_EL1BEG0 CLBLL_R_X45Y136/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y136/CLBLL_L_COUT CLBLL_R_X45Y136/CLBLL_L_DMUX CLBLM_L_X46Y136/CLBLM_EL1BEG0 CLBLM_L_X46Y136/CLBLM_IMUX8 CLBLM_L_X46Y136/CLBLM_M_A5 INT_L_X46Y135/EL1END_S3_0 INT_L_X46Y136/EL1END0 INT_L_X46Y136/IMUX_L8 INT_R_X45Y136/EL1BEG0 INT_R_X45Y136/LOGIC_OUTS19 VBRK_X113Y142/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y136/CLBLL_R.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_R_X45Y136/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y136/INT_L.EL1END0->>IMUX_L8 INT_R_X45Y136/INT_R.LOGIC_OUTS19->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_8_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y136/INT_INTERFACE_WR1END2 BRAM_L_X44Y135/BRAM_WR1END2_1 CLBLL_R_X45Y136/CLBLL_WW2A0 CLBLM_L_X46Y136/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y136/CLBLM_M_A CLBLM_L_X46Y136/CLBLM_WW2A0 CLBLM_R_X43Y136/CLBLM_IMUX35 CLBLM_R_X43Y136/CLBLM_M_C6 CLBLM_R_X43Y136/CLBLM_WR1END2 INT_L_X44Y136/WR1BEG2 INT_L_X44Y136/WW2END0 INT_L_X46Y136/LOGIC_OUTS_L12 INT_L_X46Y136/WW2BEG0 INT_R_X43Y136/IMUX35 INT_R_X43Y136/WR1END2 INT_R_X45Y136/WW2A0 VBRK_X113Y142/VBRK_WW2A0 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X44Y136/INT_L.WW2END0->>WR1BEG2 INT_L_X46Y136/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_R_X43Y136/INT_R.WR1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_53_n_0 - 
wires: CLBLM_R_X43Y138/CLBLM_IMUX33 CLBLM_R_X43Y138/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y138/CLBLM_L_A CLBLM_R_X43Y138/CLBLM_L_C1 INT_R_X43Y138/IMUX33 INT_R_X43Y138/LOGIC_OUTS8 
pips: CLBLM_R_X43Y138/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y138/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y138/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_54_n_0 - 
wires: CLBLM_R_X43Y138/CLBLM_IMUX34 CLBLM_R_X43Y138/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y138/CLBLM_L_B CLBLM_R_X43Y138/CLBLM_L_C6 INT_R_X43Y138/IMUX34 INT_R_X43Y138/LOGIC_OUTS9 
pips: CLBLM_R_X43Y138/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y138/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X43Y138/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_61_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_62_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_63_n_0 - 
wires: CLBLL_R_X45Y132/CLBLL_IMUX32 CLBLL_R_X45Y132/CLBLL_LL_A CLBLL_R_X45Y132/CLBLL_LL_C1 CLBLL_R_X45Y132/CLBLL_LOGIC_OUTS12 INT_R_X45Y132/IMUX32 INT_R_X45Y132/LOGIC_OUTS12 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y132/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y132/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_64_n_0 - 
wires: CLBLL_R_X45Y132/CLBLL_IMUX35 CLBLL_R_X45Y132/CLBLL_LL_B CLBLL_R_X45Y132/CLBLL_LL_C6 CLBLL_R_X45Y132/CLBLL_LOGIC_OUTS13 INT_R_X45Y132/IMUX35 INT_R_X45Y132/LOGIC_OUTS13 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y132/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X45Y132/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_65_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_66_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_67_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_68_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_69_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_70_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_71_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_72_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_73_n_0 - 
wires: CLBLL_L_X42Y138/CLBLL_IMUX33 CLBLL_L_X42Y138/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y138/CLBLL_L_A CLBLL_L_X42Y138/CLBLL_L_C1 INT_L_X42Y138/IMUX_L33 INT_L_X42Y138/LOGIC_OUTS_L8 
pips: CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y138/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y138/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_74_n_0 - 
wires: CLBLL_L_X42Y138/CLBLL_IMUX23 CLBLL_L_X42Y138/CLBLL_LL_D CLBLL_L_X42Y138/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y138/CLBLL_L_C3 INT_L_X42Y138/IMUX_L23 INT_L_X42Y138/LOGIC_OUTS_L15 
pips: CLBLL_L_X42Y138/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y138/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y138/INT_L.LOGIC_OUTS_L15->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_75_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_76_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_77_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_78_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_79_n_0 - 
wires: CLBLL_L_X42Y139/CLBLL_IMUX46 CLBLL_L_X42Y139/CLBLL_LL_A CLBLL_L_X42Y139/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y139/CLBLL_L_D5 INT_L_X42Y139/IMUX_L46 INT_L_X42Y139/LOGIC_OUTS_L12 INT_L_X42Y139/NL1BEG_N3 
pips: CLBLL_L_X42Y139/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y139/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y139/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X42Y139/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_WL1END2 CLBLL_L_X42Y134/CLBLL_WW2END3 CLBLM_R_X41Y134/CLBLM_IMUX44 CLBLM_R_X41Y134/CLBLM_IMUX9 CLBLM_R_X41Y134/CLBLM_L_A5 CLBLM_R_X41Y134/CLBLM_M_D4 CLBLM_R_X41Y134/CLBLM_WL1END2 CLBLM_R_X41Y134/CLBLM_WW2END3 CLBLM_R_X43Y134/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y134/CLBLM_M_D INT_L_X42Y134/WL1BEG2 INT_L_X42Y134/WR1END_S1_0 INT_L_X42Y134/WW2A3 INT_L_X42Y135/WR1END0 INT_R_X41Y134/IMUX44 INT_R_X41Y134/IMUX9 INT_R_X41Y134/SR1BEG_S0 INT_R_X41Y134/WL1END2 INT_R_X41Y134/WW2END3 INT_R_X41Y135/WW2END_N0_3 INT_R_X43Y134/LOGIC_OUTS15 INT_R_X43Y134/WR1BEG_S0 INT_R_X43Y134/WW2BEG3 INT_R_X43Y135/WR1BEG0 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y134/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y134/INT_L.WR1END_S1_0->>WL1BEG2 INT_R_X41Y134/INT_R.SR1BEG_S0->>IMUX9 INT_R_X41Y134/INT_R.WL1END2->>IMUX44 INT_R_X41Y134/INT_R.WW2END3->>SR1BEG_S0 INT_R_X43Y134/INT_R.LOGIC_OUTS15->>WR1BEG_S0 INT_R_X43Y134/INT_R.LOGIC_OUTS15->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel1171_out - 
wires: CLBLM_R_X41Y134/CLBLM_IMUX6 CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS20 CLBLM_R_X41Y134/CLBLM_L_A1 CLBLM_R_X41Y134/CLBLM_M_AMUX INT_R_X41Y134/BYP_ALT2 INT_R_X41Y134/BYP_BOUNCE2 INT_R_X41Y134/IMUX6 INT_R_X41Y134/LOGIC_OUTS20 INT_R_X41Y135/BYP_BOUNCE_N3_2 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X41Y134/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X41Y134/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y134/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X41Y134/INT_R.LOGIC_OUTS20->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X42Y132/CLBLL_WW2END1 CLBLM_R_X41Y132/CLBLM_IMUX44 CLBLM_R_X41Y132/CLBLM_M_D4 CLBLM_R_X41Y132/CLBLM_WW2END1 CLBLM_R_X41Y134/CLBLM_IMUX5 CLBLM_R_X41Y134/CLBLM_L_A6 CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y132/CLBLM_L_DMUX INT_L_X42Y132/WW2A1 INT_R_X41Y132/IMUX44 INT_R_X41Y132/NN2BEG2 INT_R_X41Y132/WW2END1 INT_R_X41Y133/NN2A2 INT_R_X41Y134/IMUX5 INT_R_X41Y134/NN2END2 INT_R_X43Y132/LOGIC_OUTS19 INT_R_X43Y132/WW2BEG1 
pips: CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X41Y132/INT_R.WW2END1->>IMUX44 INT_R_X41Y132/INT_R.WW2END1->>NN2BEG2 INT_R_X41Y134/INT_R.NN2END2->>IMUX5 INT_R_X43Y132/INT_R.LOGIC_OUTS19->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][0]_INST_0_i_80_n_0 - 
wires: CLBLL_L_X42Y139/CLBLL_IMUX30 CLBLL_L_X42Y139/CLBLL_LL_B CLBLL_L_X42Y139/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y139/CLBLL_L_C5 INT_L_X42Y139/IMUX_L30 INT_L_X42Y139/LOGIC_OUTS_L13 INT_L_X42Y139/NE2BEG1 INT_L_X42Y139/SR1END2 INT_L_X42Y140/NE2A1 INT_L_X42Y140/SR1BEG2 INT_L_X42Y140/WR1END2 INT_R_X43Y140/NE2END1 INT_R_X43Y140/WR1BEG2 
pips: CLBLL_L_X42Y139/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y139/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X42Y139/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X42Y139/INT_L.SR1END2->>IMUX_L30 INT_L_X42Y140/INT_L.WR1END2->>SR1BEG2 INT_R_X43Y140/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_81_n_0 - 
wires: CLBLL_L_X42Y139/CLBLL_IMUX25 CLBLL_L_X42Y139/CLBLL_LL_C CLBLL_L_X42Y139/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y139/CLBLL_L_B5 INT_L_X42Y138/FAN_BOUNCE_S3_6 INT_L_X42Y139/FAN_ALT6 INT_L_X42Y139/FAN_ALT7 INT_L_X42Y139/FAN_BOUNCE6 INT_L_X42Y139/FAN_BOUNCE7 INT_L_X42Y139/IMUX_L25 INT_L_X42Y139/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y139/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y139/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y139/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X42Y139/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y139/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X42Y139/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X42Y139/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_82_n_0 - 
wires: CLBLL_L_X42Y139/CLBLL_IMUX9 CLBLL_L_X42Y139/CLBLL_LL_D CLBLL_L_X42Y139/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y139/CLBLL_L_A5 INT_L_X42Y139/IMUX_L9 INT_L_X42Y139/LOGIC_OUTS_L15 INT_L_X42Y139/SR1BEG_S0 
pips: CLBLL_L_X42Y139/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y139/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y139/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X42Y139/INT_L.SR1BEG_S0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_83_n_0 - 
wires: CLBLM_R_X47Y137/CLBLM_IMUX43 CLBLM_R_X47Y137/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y137/CLBLM_L_A CLBLM_R_X47Y137/CLBLM_M_D6 INT_R_X47Y137/FAN_ALT5 INT_R_X47Y137/FAN_BOUNCE5 INT_R_X47Y137/IMUX43 INT_R_X47Y137/LOGIC_OUTS8 INT_R_X47Y137/NL1BEG_N3 
pips: CLBLM_R_X47Y137/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y137/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X47Y137/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y137/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X47Y137/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X47Y137/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_84_n_0 - 
wires: CLBLM_R_X47Y137/CLBLM_IMUX31 CLBLM_R_X47Y137/CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y137/CLBLM_L_B CLBLM_R_X47Y137/CLBLM_M_C5 INT_R_X47Y137/IMUX31 INT_R_X47Y137/LOGIC_OUTS9 INT_R_X47Y137/NL1BEG0 INT_R_X47Y137/NL1END_S3_0 INT_R_X47Y138/NL1END0 
pips: CLBLM_R_X47Y137/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y137/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X47Y137/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X47Y137/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_85_n_0 - 
wires: CLBLM_R_X47Y136/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y136/CLBLM_M_A CLBLM_R_X47Y137/CLBLM_IMUX24 CLBLM_R_X47Y137/CLBLM_M_B5 INT_R_X47Y136/LOGIC_OUTS12 INT_R_X47Y136/NR1BEG0 INT_R_X47Y137/IMUX24 INT_R_X47Y137/NR1END0 
pips: CLBLM_R_X47Y136/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y137/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X47Y136/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X47Y137/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_86_n_0 - 
wires: CLBLM_R_X47Y137/CLBLM_IMUX8 CLBLM_R_X47Y137/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y137/CLBLM_L_C CLBLM_R_X47Y137/CLBLM_M_A5 INT_R_X47Y136/SR1END3 INT_R_X47Y137/IMUX8 INT_R_X47Y137/LOGIC_OUTS10 INT_R_X47Y137/SR1BEG3 INT_R_X47Y137/SR1END_N3_3 
pips: CLBLM_R_X47Y137/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y137/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X47Y137/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X47Y137/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_87_n_0 - 
wires: CLBLM_R_X47Y138/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y138/CLBLM_M_A CLBLM_R_X47Y139/CLBLM_IMUX47 CLBLM_R_X47Y139/CLBLM_M_D5 INT_R_X47Y138/LOGIC_OUTS12 INT_R_X47Y138/NN2BEG0 INT_R_X47Y139/IMUX47 INT_R_X47Y139/NN2A0 INT_R_X47Y139/NN2END_S2_0 INT_R_X47Y140/NN2END0 
pips: CLBLM_R_X47Y138/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y139/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X47Y138/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X47Y139/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_88_n_0 - 
wires: CLBLM_L_X46Y139/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y139/CLBLM_M_A CLBLM_R_X47Y139/CLBLM_IMUX35 CLBLM_R_X47Y139/CLBLM_M_C6 INT_L_X46Y139/ER1BEG1 INT_L_X46Y139/LOGIC_OUTS_L12 INT_R_X47Y139/ER1END1 INT_R_X47Y139/IMUX35 
pips: CLBLM_L_X46Y139/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y139/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y139/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_R_X47Y139/INT_R.ER1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_89_n_0 - 
wires: CLBLM_L_X46Y139/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y139/CLBLM_M_B CLBLM_R_X47Y139/CLBLM_IMUX24 CLBLM_R_X47Y139/CLBLM_M_B5 INT_L_X46Y139/EL1BEG0 INT_L_X46Y139/LOGIC_OUTS_L13 INT_R_X47Y138/EL1END_S3_0 INT_R_X47Y139/EL1END0 INT_R_X47Y139/IMUX24 
pips: CLBLM_L_X46Y139/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y139/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X46Y139/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_R_X47Y139/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_90_n_0 - 
wires: CLBLM_L_X46Y139/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y139/CLBLM_M_C CLBLM_R_X47Y139/CLBLM_IMUX4 CLBLM_R_X47Y139/CLBLM_M_A6 INT_L_X46Y139/LOGIC_OUTS_L14 INT_L_X46Y139/NE2BEG2 INT_L_X46Y140/NE2A2 INT_R_X47Y139/IMUX4 INT_R_X47Y139/SL1END2 INT_R_X47Y140/NE2END2 INT_R_X47Y140/SL1BEG2 
pips: CLBLM_L_X46Y139/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y139/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y139/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_R_X47Y139/INT_R.SL1END2->>IMUX4 INT_R_X47Y140/INT_R.NE2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_91_n_0 - 
wires: CLBLL_R_X45Y136/CLBLL_IMUX46 CLBLL_R_X45Y136/CLBLL_LL_A CLBLL_R_X45Y136/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y136/CLBLL_L_D5 INT_R_X45Y136/IMUX46 INT_R_X45Y136/LOGIC_OUTS12 INT_R_X45Y136/NL1BEG_N3 
pips: CLBLL_R_X45Y136/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y136/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y136/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X45Y136/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_92_n_0 - 
wires: CLBLL_R_X45Y136/CLBLL_IMUX34 CLBLL_R_X45Y136/CLBLL_LL_B CLBLL_R_X45Y136/CLBLL_LL_BMUX CLBLL_R_X45Y136/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y136/CLBLL_L_C6 INT_R_X45Y136/IMUX34 INT_R_X45Y136/LOGIC_OUTS21 INT_R_X45Y136/SR1BEG_S0 
pips: CLBLL_R_X45Y136/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y136/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X45Y136/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X45Y136/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X45Y136/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_93_n_0 - 
wires: CLBLL_R_X45Y136/CLBLL_IMUX25 CLBLL_R_X45Y136/CLBLL_LL_C CLBLL_R_X45Y136/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y136/CLBLL_L_B5 INT_R_X45Y135/FAN_BOUNCE_S3_6 INT_R_X45Y136/FAN_ALT6 INT_R_X45Y136/FAN_ALT7 INT_R_X45Y136/FAN_BOUNCE6 INT_R_X45Y136/FAN_BOUNCE7 INT_R_X45Y136/IMUX25 INT_R_X45Y136/LOGIC_OUTS14 
pips: CLBLL_R_X45Y136/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y136/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X45Y136/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y136/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y136/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X45Y136/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X45Y136/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_94_n_0 - 
wires: CLBLL_R_X45Y136/CLBLL_IMUX5 CLBLL_R_X45Y136/CLBLL_LL_D CLBLL_R_X45Y136/CLBLL_LOGIC_OUTS15 CLBLL_R_X45Y136/CLBLL_L_A6 INT_R_X45Y136/FAN_ALT3 INT_R_X45Y136/FAN_BOUNCE3 INT_R_X45Y136/IMUX5 INT_R_X45Y136/LOGIC_OUTS15 
pips: CLBLL_R_X45Y136/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y136/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X45Y136/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y136/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X45Y136/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_95_n_0 - 
wires: CLBLM_R_X41Y136/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y136/CLBLM_M_A CLBLM_R_X41Y137/CLBLM_IMUX47 CLBLM_R_X41Y137/CLBLM_M_D5 INT_R_X41Y136/LOGIC_OUTS12 INT_R_X41Y136/NN2BEG0 INT_R_X41Y137/IMUX47 INT_R_X41Y137/NN2A0 INT_R_X41Y137/NN2END_S2_0 INT_R_X41Y138/NN2END0 
pips: CLBLM_R_X41Y136/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y137/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_R_X41Y136/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X41Y137/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_96_n_0 - 
wires: CLBLL_L_X42Y137/CLBLL_LL_A CLBLL_L_X42Y137/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y138/CLBLL_NW2A0 CLBLM_R_X41Y137/CLBLM_IMUX31 CLBLM_R_X41Y137/CLBLM_M_C5 CLBLM_R_X41Y138/CLBLM_NW2A0 INT_L_X42Y137/LOGIC_OUTS_L12 INT_L_X42Y137/NW2BEG0 INT_L_X42Y138/NW2A0 INT_R_X41Y137/IMUX31 INT_R_X41Y137/NW2END_S0_0 INT_R_X41Y138/NW2END0 
pips: CLBLL_L_X42Y137/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y137/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X42Y137/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X41Y137/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_97_n_0 - 
wires: CLBLL_L_X40Y137/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y137/CLBLL_L_A CLBLM_R_X41Y137/CLBLM_IMUX12 CLBLM_R_X41Y137/CLBLM_M_B6 INT_L_X40Y137/ER1BEG1 INT_L_X40Y137/LOGIC_OUTS_L8 INT_R_X41Y137/ER1END1 INT_R_X41Y137/IMUX12 
pips: CLBLL_L_X40Y137/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X41Y137/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X40Y137/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X41Y137/INT_R.ER1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_98_n_0 - 
wires: CLBLM_R_X41Y136/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y136/CLBLM_M_B CLBLM_R_X41Y137/CLBLM_IMUX8 CLBLM_R_X41Y137/CLBLM_M_A5 INT_R_X41Y136/LOGIC_OUTS13 INT_R_X41Y136/NL1BEG0 INT_R_X41Y136/NL1END_S3_0 INT_R_X41Y137/IMUX8 INT_R_X41Y137/NL1END0 
pips: CLBLM_R_X41Y136/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y137/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X41Y136/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X41Y137/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][0]_INST_0_i_99_n_0 - 
wires: CLBLL_R_X45Y135/CLBLL_IMUX42 CLBLL_R_X45Y135/CLBLL_LL_C CLBLL_R_X45Y135/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y135/CLBLL_L_D6 INT_R_X45Y135/FAN_ALT7 INT_R_X45Y135/FAN_BOUNCE7 INT_R_X45Y135/IMUX42 INT_R_X45Y135/LOGIC_OUTS14 
pips: CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X45Y135/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X45Y135/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y135/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X45Y135/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel359_out - 
wires: CLBLL_L_X42Y135/CLBLL_SW2A1 CLBLL_L_X42Y136/CLBLL_LL_COUT CLBLL_L_X42Y136/CLBLL_LL_DMUX CLBLL_L_X42Y136/CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y134/CLBLM_IMUX11 CLBLM_R_X41Y134/CLBLM_M_A4 CLBLM_R_X41Y135/CLBLM_IMUX43 CLBLM_R_X41Y135/CLBLM_M_D6 CLBLM_R_X41Y135/CLBLM_SW2A1 INT_L_X42Y135/SW2A1 INT_L_X42Y136/LOGIC_OUTS_L23 INT_L_X42Y136/SW2BEG1 INT_R_X41Y134/IMUX11 INT_R_X41Y134/SL1END1 INT_R_X41Y135/IMUX43 INT_R_X41Y135/SL1BEG1 INT_R_X41Y135/SW2END1 
pips: CLBLL_L_X42Y136/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X42Y136/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X42Y136/INT_L.LOGIC_OUTS_L23->>SW2BEG1 INT_R_X41Y134/INT_R.SL1END1->>IMUX11 INT_R_X41Y135/INT_R.SW2END1->>IMUX43 INT_R_X41Y135/INT_R.SW2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel330_in - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX10 CLBLL_L_X40Y131/CLBLL_IMUX15 CLBLL_L_X40Y131/CLBLL_IMUX23 CLBLL_L_X40Y131/CLBLL_IMUX25 CLBLL_L_X40Y131/CLBLL_IMUX47 CLBLL_L_X40Y131/CLBLL_IMUX7 CLBLL_L_X40Y131/CLBLL_LL_A1 CLBLL_L_X40Y131/CLBLL_LL_B1 CLBLL_L_X40Y131/CLBLL_LL_D5 CLBLL_L_X40Y131/CLBLL_L_A4 CLBLL_L_X40Y131/CLBLL_L_B5 CLBLL_L_X40Y131/CLBLL_L_C3 CLBLL_L_X40Y132/CLBLL_IMUX20 CLBLL_L_X40Y132/CLBLL_IMUX46 CLBLL_L_X40Y132/CLBLL_L_C2 CLBLL_L_X40Y132/CLBLL_L_D5 CLBLL_L_X40Y133/CLBLL_IMUX15 CLBLL_L_X40Y133/CLBLL_IMUX26 CLBLL_L_X40Y133/CLBLL_IMUX30 CLBLL_L_X40Y133/CLBLL_IMUX6 CLBLL_L_X40Y133/CLBLL_LL_B1 CLBLL_L_X40Y133/CLBLL_L_A1 CLBLL_L_X40Y133/CLBLL_L_B4 CLBLL_L_X40Y133/CLBLL_L_C5 CLBLL_L_X40Y134/CLBLL_IMUX31 CLBLL_L_X40Y134/CLBLL_IMUX39 CLBLL_L_X40Y134/CLBLL_IMUX7 CLBLL_L_X40Y134/CLBLL_LL_A1 CLBLL_L_X40Y134/CLBLL_LL_C5 CLBLL_L_X40Y134/CLBLL_L_D3 CLBLL_L_X40Y135/CLBLL_IMUX13 CLBLL_L_X40Y135/CLBLL_IMUX21 CLBLL_L_X40Y135/CLBLL_IMUX37 CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS16 CLBLL_L_X40Y135/CLBLL_L_AMUX CLBLL_L_X40Y135/CLBLL_L_B6 CLBLL_L_X40Y135/CLBLL_L_C4 CLBLL_L_X40Y135/CLBLL_L_D4 CLBLM_R_X41Y134/CLBLM_IMUX7 CLBLM_R_X41Y134/CLBLM_M_A1 CLBLM_R_X41Y135/CLBLM_IMUX31 CLBLM_R_X41Y135/CLBLM_IMUX45 CLBLM_R_X41Y135/CLBLM_M_C5 CLBLM_R_X41Y135/CLBLM_M_D2 INT_L_X40Y131/IMUX_L10 INT_L_X40Y131/IMUX_L15 INT_L_X40Y131/IMUX_L23 INT_L_X40Y131/IMUX_L25 INT_L_X40Y131/IMUX_L47 INT_L_X40Y131/IMUX_L7 INT_L_X40Y131/SL1END3 INT_L_X40Y131/SS2END0 INT_L_X40Y132/IMUX_L20 INT_L_X40Y132/IMUX_L46 INT_L_X40Y132/SL1BEG3 INT_L_X40Y132/SL1END3 INT_L_X40Y132/SR1END1 INT_L_X40Y132/SS2A0 INT_L_X40Y133/IMUX_L15 INT_L_X40Y133/IMUX_L26 INT_L_X40Y133/IMUX_L30 INT_L_X40Y133/IMUX_L6 INT_L_X40Y133/SL1BEG3 INT_L_X40Y133/SL1END3 INT_L_X40Y133/SR1BEG1 INT_L_X40Y133/SR1BEG_S0 INT_L_X40Y133/SS2BEG0 INT_L_X40Y134/IMUX_L31 INT_L_X40Y134/IMUX_L39 INT_L_X40Y134/IMUX_L7 INT_L_X40Y134/SL1BEG3 INT_L_X40Y134/SR1END3 INT_L_X40Y135/ER1BEG3 INT_L_X40Y135/IMUX_L13 INT_L_X40Y135/IMUX_L21 INT_L_X40Y135/IMUX_L37 INT_L_X40Y135/LOGIC_OUTS_L16 INT_L_X40Y135/SR1BEG3 INT_L_X40Y135/SR1END_N3_3 INT_R_X41Y134/IMUX7 INT_R_X41Y134/SL1END3 INT_R_X41Y135/ER1END3 INT_R_X41Y135/FAN_ALT3 INT_R_X41Y135/FAN_BOUNCE3 INT_R_X41Y135/IMUX31 INT_R_X41Y135/IMUX45 INT_R_X41Y135/SL1BEG3 INT_R_X41Y136/ER1END_N3_3 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X40Y135/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y131/INT_L.SL1END3->>IMUX_L15 INT_L_X40Y131/INT_L.SL1END3->>IMUX_L23 INT_L_X40Y131/INT_L.SL1END3->>IMUX_L47 INT_L_X40Y131/INT_L.SL1END3->>IMUX_L7 INT_L_X40Y131/INT_L.SS2END0->>IMUX_L10 INT_L_X40Y131/INT_L.SS2END0->>IMUX_L25 INT_L_X40Y132/INT_L.SL1END3->>IMUX_L46 INT_L_X40Y132/INT_L.SL1END3->>SL1BEG3 INT_L_X40Y132/INT_L.SR1END1->>IMUX_L20 INT_L_X40Y133/INT_L.SL1END3->>IMUX_L15 INT_L_X40Y133/INT_L.SL1END3->>IMUX_L30 INT_L_X40Y133/INT_L.SL1END3->>IMUX_L6 INT_L_X40Y133/INT_L.SL1END3->>SL1BEG3 INT_L_X40Y133/INT_L.SL1END3->>SR1BEG_S0 INT_L_X40Y133/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X40Y133/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X40Y133/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X40Y134/INT_L.SR1END3->>IMUX_L31 INT_L_X40Y134/INT_L.SR1END3->>IMUX_L39 INT_L_X40Y134/INT_L.SR1END3->>IMUX_L7 INT_L_X40Y134/INT_L.SR1END3->>SL1BEG3 INT_L_X40Y135/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_L_X40Y135/INT_L.LOGIC_OUTS_L16->>IMUX_L13 INT_L_X40Y135/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X40Y135/INT_L.LOGIC_OUTS_L16->>IMUX_L37 INT_L_X40Y135/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_R_X41Y134/INT_R.SL1END3->>IMUX7 INT_R_X41Y135/INT_R.ER1END3->>FAN_ALT3 INT_R_X41Y135/INT_R.ER1END3->>IMUX31 INT_R_X41Y135/INT_R.ER1END3->>SL1BEG3 INT_R_X41Y135/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y135/INT_R.FAN_BOUNCE3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

slvi[hmbsel][1]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X43Y135/CLBLM_IMUX24 CLBLM_R_X43Y135/CLBLM_IMUX31 CLBLM_R_X43Y135/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y135/CLBLM_M_B5 CLBLM_R_X43Y135/CLBLM_M_C5 CLBLM_R_X43Y135/CLBLM_M_D INT_R_X43Y135/FAN_ALT3 INT_R_X43Y135/FAN_ALT7 INT_R_X43Y135/FAN_BOUNCE3 INT_R_X43Y135/FAN_BOUNCE7 INT_R_X43Y135/IMUX24 INT_R_X43Y135/IMUX31 INT_R_X43Y135/LOGIC_OUTS15 
pips: CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y135/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y135/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y135/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y135/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X43Y135/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X43Y135/INT_R.LOGIC_OUTS15->>FAN_ALT3 INT_R_X43Y135/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][1]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y134/CLBLM_IMUX27 CLBLM_R_X43Y134/CLBLM_M_B4 CLBLM_R_X43Y135/CLBLM_IMUX27 CLBLM_R_X43Y135/CLBLM_M_B4 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y136/CLBLM_L_B INT_R_X43Y134/IMUX27 INT_R_X43Y134/SS2END1 INT_R_X43Y135/IMUX27 INT_R_X43Y135/SL1END1 INT_R_X43Y135/SS2A1 INT_R_X43Y136/LOGIC_OUTS9 INT_R_X43Y136/SL1BEG1 INT_R_X43Y136/SS2BEG1 
pips: CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X43Y136/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X43Y134/INT_R.SS2END1->>IMUX27 INT_R_X43Y135/INT_R.SL1END1->>IMUX27 INT_R_X43Y136/INT_R.LOGIC_OUTS9->>SL1BEG1 INT_R_X43Y136/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][1]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_EL1BEG0 CLBLM_R_X41Y134/CLBLM_EL1BEG0 CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y134/CLBLM_M_B CLBLM_R_X43Y135/CLBLM_IMUX17 CLBLM_R_X43Y135/CLBLM_M_B3 INT_L_X42Y133/EL1END_S3_0 INT_L_X42Y134/EL1END0 INT_L_X42Y134/NE2BEG0 INT_L_X42Y135/NE2A0 INT_R_X41Y134/EL1BEG0 INT_R_X41Y134/LOGIC_OUTS13 INT_R_X43Y134/NE2END_S3_0 INT_R_X43Y135/IMUX17 INT_R_X43Y135/NE2END0 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X42Y134/INT_L.EL1END0->>NE2BEG0 INT_R_X41Y134/INT_R.LOGIC_OUTS13->>EL1BEG0 INT_R_X43Y135/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_IMUX0 CLBLL_L_X42Y134/CLBLL_L_A3 CLBLL_L_X42Y135/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y135/CLBLL_L_C CLBLM_R_X43Y135/CLBLM_IMUX18 CLBLM_R_X43Y135/CLBLM_M_B2 INT_L_X42Y134/FAN_ALT7 INT_L_X42Y134/FAN_BOUNCE7 INT_L_X42Y134/IMUX_L0 INT_L_X42Y134/SL1END2 INT_L_X42Y135/EL1BEG1 INT_L_X42Y135/LOGIC_OUTS_L10 INT_L_X42Y135/SL1BEG2 INT_R_X43Y135/EL1END1 INT_R_X43Y135/IMUX18 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y135/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X42Y134/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y134/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X42Y134/INT_L.SL1END2->>FAN_ALT7 INT_L_X42Y135/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X42Y135/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_R_X43Y135/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][1]_INST_0_i_5_n_0 - 
wires: CLBLL_L_X42Y135/CLBLL_IMUX16 CLBLL_L_X42Y135/CLBLL_L_B3 CLBLM_R_X43Y135/CLBLM_IMUX12 CLBLM_R_X43Y135/CLBLM_M_B6 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y136/CLBLM_L_C CLBLM_R_X43Y136/CLBLM_L_CMUX INT_L_X42Y134/SW2END3 INT_L_X42Y135/IMUX_L16 INT_L_X42Y135/SW2END_N0_3 INT_R_X43Y134/SW2A3 INT_R_X43Y135/IMUX12 INT_R_X43Y135/SR1END1 INT_R_X43Y135/SR1END3 INT_R_X43Y135/SW2BEG3 INT_R_X43Y136/LOGIC_OUTS10 INT_R_X43Y136/LOGIC_OUTS18 INT_R_X43Y136/SR1BEG1 INT_R_X43Y136/SR1BEG3 INT_R_X43Y136/SR1END_N3_3 
pips: CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y136/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X43Y136/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y136/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X42Y135/INT_L.SW2END_N0_3->>IMUX_L16 INT_R_X43Y135/INT_R.SR1END1->>IMUX12 INT_R_X43Y135/INT_R.SR1END3->>SW2BEG3 INT_R_X43Y136/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X43Y136/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][1]_INST_0_i_6_n_0 - 
wires: CLBLM_R_X43Y135/CLBLM_IMUX15 CLBLM_R_X43Y135/CLBLM_IMUX39 CLBLM_R_X43Y135/CLBLM_L_D3 CLBLM_R_X43Y135/CLBLM_M_B1 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y136/CLBLM_L_D INT_R_X43Y135/IMUX15 INT_R_X43Y135/IMUX39 INT_R_X43Y135/SL1END3 INT_R_X43Y136/LOGIC_OUTS11 INT_R_X43Y136/SL1BEG3 
pips: CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y136/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X43Y135/INT_R.SL1END3->>IMUX15 INT_R_X43Y135/INT_R.SL1END3->>IMUX39 INT_R_X43Y136/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][1]_INST_0_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y135/INT_INTERFACE_WL1END3 BRAM_L_X44Y135/BRAM_WL1END3_0 CLBLL_R_X45Y132/CLBLL_NW4A1 CLBLM_L_X46Y132/CLBLM_NW4A1 CLBLM_L_X46Y134/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y134/CLBLM_L_A CLBLM_R_X43Y135/CLBLM_IMUX47 CLBLM_R_X43Y135/CLBLM_M_D5 CLBLM_R_X43Y135/CLBLM_WL1END3 INT_L_X44Y135/WL1BEG3 INT_L_X44Y136/NW6END1 INT_L_X44Y136/WL1BEG_N3 INT_L_X46Y132/NW6BEG1 INT_L_X46Y132/SS2END0 INT_L_X46Y133/SS2A0 INT_L_X46Y134/LOGIC_OUTS_L8 INT_L_X46Y134/SS2BEG0 INT_R_X43Y135/IMUX47 INT_R_X43Y135/WL1END3 INT_R_X43Y136/WL1END_N1_3 INT_R_X45Y132/NW6A1 INT_R_X45Y133/NW6B1 INT_R_X45Y134/NW6C1 INT_R_X45Y135/NW6D1 INT_R_X45Y136/NW6E1 VBRK_X113Y138/VBRK_NW4A1 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X44Y136/INT_L.NW6END1->>WL1BEG_N3 INT_L_X46Y132/INT_L.SS2END0->>NW6BEG1 INT_L_X46Y134/INT_L.LOGIC_OUTS_L8->>SS2BEG0 INT_R_X43Y135/INT_R.WL1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_10_n_0 - 
wires: CLBLM_R_X43Y136/CLBLM_IMUX34 CLBLM_R_X43Y136/CLBLM_L_C6 CLBLM_R_X43Y137/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y137/CLBLM_L_A INT_R_X43Y136/FAN_ALT7 INT_R_X43Y136/FAN_BOUNCE7 INT_R_X43Y136/IMUX34 INT_R_X43Y136/SR1END1 INT_R_X43Y137/LOGIC_OUTS8 INT_R_X43Y137/SR1BEG1 
pips: CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y137/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y136/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y136/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X43Y136/INT_R.SR1END1->>FAN_ALT7 INT_R_X43Y137/INT_R.LOGIC_OUTS8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel317_out - 
wires: CLBLM_R_X43Y137/CLBLM_IMUX10 CLBLM_R_X43Y137/CLBLM_L_A4 CLBLM_R_X43Y140/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y140/CLBLM_L_COUT CLBLM_R_X43Y140/CLBLM_L_DMUX INT_R_X43Y137/IMUX10 INT_R_X43Y137/SL1END1 INT_R_X43Y138/SL1BEG1 INT_R_X43Y138/SS2END1 INT_R_X43Y139/SS2A1 INT_R_X43Y140/LOGIC_OUTS19 INT_R_X43Y140/SS2BEG1 
pips: CLBLM_R_X43Y137/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X43Y140/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X43Y140/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X43Y137/INT_R.SL1END1->>IMUX10 INT_R_X43Y138/INT_R.SS2END1->>SL1BEG1 INT_R_X43Y140/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel265_in - 
wires: BRAM_INT_INTERFACE_L_X44Y137/INT_INTERFACE_SW2A2 BRAM_L_X44Y135/BRAM_SW2A2_2 CLBLL_R_X45Y138/CLBLL_LL_D CLBLL_R_X45Y138/CLBLL_LOGIC_OUTS15 CLBLM_R_X43Y137/CLBLM_IMUX6 CLBLM_R_X43Y137/CLBLM_L_A1 CLBLM_R_X43Y137/CLBLM_SW2A2 INT_L_X44Y137/SW2A2 INT_L_X44Y138/SW2BEG2 INT_L_X44Y138/WL1END2 INT_R_X43Y137/IMUX6 INT_R_X43Y137/SW2END2 INT_R_X45Y138/LOGIC_OUTS15 INT_R_X45Y138/WL1BEG2 
pips: CLBLL_R_X45Y138/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X43Y137/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X44Y138/INT_L.WL1END2->>SW2BEG2 INT_R_X43Y137/INT_R.SW2END2->>IMUX6 INT_R_X45Y138/INT_R.LOGIC_OUTS15->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel320_out - 
wires: BRAM_INT_INTERFACE_L_X44Y137/INT_INTERFACE_WR1END2 BRAM_L_X44Y135/BRAM_WR1END2_2 CLBLL_R_X45Y137/CLBLL_LL_COUT CLBLL_R_X45Y137/CLBLL_LL_DMUX CLBLL_R_X45Y137/CLBLL_LOGIC_OUTS23 CLBLM_R_X43Y137/CLBLM_IMUX5 CLBLM_R_X43Y137/CLBLM_L_A6 CLBLM_R_X43Y137/CLBLM_WR1END2 INT_L_X44Y137/WL1END0 INT_L_X44Y137/WR1BEG2 INT_R_X43Y137/IMUX5 INT_R_X43Y137/WR1END2 INT_R_X45Y137/LOGIC_OUTS23 INT_R_X45Y137/WL1BEG0 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_R_X45Y137/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X43Y137/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X44Y137/INT_L.WL1END0->>WR1BEG2 INT_R_X43Y137/INT_R.WR1END2->>IMUX5 INT_R_X45Y137/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_100_n_0 - 
wires: CLBLL_L_X40Y132/CLBLL_ER1BEG1 CLBLL_L_X40Y132/CLBLL_IMUX4 CLBLL_L_X40Y132/CLBLL_LL_A6 CLBLM_R_X39Y132/CLBLM_ER1BEG1 CLBLM_R_X39Y132/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y132/CLBLM_L_A INT_L_X40Y132/ER1END1 INT_L_X40Y132/IMUX_L4 INT_R_X39Y132/ER1BEG1 INT_R_X39Y132/LOGIC_OUTS8 VBRK_X99Y138/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y132/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X40Y132/INT_L.ER1END1->>IMUX_L4 INT_R_X39Y132/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_101_n_0 - 
wires: CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y139/CLBLM_L_A CLBLM_R_X43Y139/CLBLM_L_AMUX CLBLM_R_X43Y140/CLBLM_IMUX42 CLBLM_R_X43Y140/CLBLM_L_D6 INT_R_X43Y139/LOGIC_OUTS16 INT_R_X43Y139/NL1BEG1 INT_R_X43Y140/IMUX42 INT_R_X43Y140/NL1END1 
pips: CLBLM_R_X43Y139/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X43Y139/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X43Y139/INT_R.LOGIC_OUTS16->>NL1BEG1 INT_R_X43Y140/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_102_n_0 - 
wires: CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y139/CLBLM_L_B CLBLM_R_X43Y140/CLBLM_IMUX34 CLBLM_R_X43Y140/CLBLM_L_C6 INT_R_X43Y139/LOGIC_OUTS9 INT_R_X43Y139/NR1BEG1 INT_R_X43Y140/IMUX34 INT_R_X43Y140/NR1END1 
pips: CLBLM_R_X43Y139/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X43Y139/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X43Y140/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_103_n_0 - 
wires: CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y139/CLBLM_L_C CLBLM_R_X43Y140/CLBLM_IMUX13 CLBLM_R_X43Y140/CLBLM_L_B6 INT_R_X43Y139/LOGIC_OUTS10 INT_R_X43Y139/NR1BEG2 INT_R_X43Y140/IMUX13 INT_R_X43Y140/NR1END2 
pips: CLBLM_R_X43Y139/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X43Y139/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X43Y140/INT_R.NR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_104_n_0 - 
wires: CLBLM_R_X43Y139/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y139/CLBLM_L_D CLBLM_R_X43Y140/CLBLM_IMUX5 CLBLM_R_X43Y140/CLBLM_L_A6 INT_L_X42Y140/EL1BEG2 INT_L_X42Y140/NW2END3 INT_R_X43Y139/LOGIC_OUTS11 INT_R_X43Y139/NW2BEG3 INT_R_X43Y140/EL1END2 INT_R_X43Y140/IMUX5 INT_R_X43Y140/NW2A3 
pips: CLBLM_R_X43Y139/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X42Y140/INT_L.NW2END3->>EL1BEG2 INT_R_X43Y139/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X43Y140/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_105_n_0 - 
wires: CLBLL_R_X45Y137/CLBLL_IMUX47 CLBLL_R_X45Y137/CLBLL_LL_D5 CLBLL_R_X45Y137/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y137/CLBLL_L_B INT_R_X45Y137/IMUX47 INT_R_X45Y137/LOGIC_OUTS9 INT_R_X45Y137/NL1BEG0 INT_R_X45Y137/NL1END_S3_0 INT_R_X45Y138/NL1END0 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y137/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X45Y137/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X45Y137/INT_R.NL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_106_n_0 - 
wires: CLBLL_R_X45Y137/CLBLL_IMUX35 CLBLL_R_X45Y137/CLBLL_LL_C6 CLBLL_R_X45Y137/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y137/CLBLL_L_C INT_R_X45Y137/FAN_ALT5 INT_R_X45Y137/FAN_BOUNCE5 INT_R_X45Y137/IMUX35 INT_R_X45Y137/LOGIC_OUTS10 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y137/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X45Y137/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y137/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X45Y137/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_107_n_0 - 
wires: CLBLL_R_X45Y137/CLBLL_IMUX12 CLBLL_R_X45Y137/CLBLL_LL_B6 CLBLL_R_X45Y137/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y137/CLBLL_L_D INT_R_X45Y137/FAN_ALT1 INT_R_X45Y137/FAN_BOUNCE1 INT_R_X45Y137/IMUX12 INT_R_X45Y137/LOGIC_OUTS11 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X45Y137/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X45Y137/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y137/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X45Y137/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_108_n_0 - 
wires: CLBLL_R_X45Y137/CLBLL_IMUX4 CLBLL_R_X45Y137/CLBLL_LL_A6 CLBLL_R_X45Y138/CLBLL_LL_A CLBLL_R_X45Y138/CLBLL_LOGIC_OUTS12 INT_R_X45Y137/IMUX4 INT_R_X45Y137/SR1END1 INT_R_X45Y138/LOGIC_OUTS12 INT_R_X45Y138/SR1BEG1 
pips: CLBLL_R_X45Y137/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_R_X45Y138/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y137/INT_R.SR1END1->>IMUX4 INT_R_X45Y138/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_109_n_0 - 
wires: CLBLL_R_X45Y139/CLBLL_IMUX46 CLBLL_R_X45Y139/CLBLL_LL_A CLBLL_R_X45Y139/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y139/CLBLL_L_D5 INT_R_X45Y139/IMUX46 INT_R_X45Y139/LOGIC_OUTS12 INT_R_X45Y139/NL1BEG_N3 
pips: CLBLL_R_X45Y139/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y139/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y139/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X45Y139/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_11_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y136/INT_INTERFACE_WW2END0 BRAM_L_X44Y135/BRAM_WW2END0_1 CLBLL_R_X45Y136/CLBLL_SW2A0 CLBLM_L_X46Y136/CLBLM_SW2A0 CLBLM_L_X46Y137/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y137/CLBLM_M_A CLBLM_R_X43Y136/CLBLM_IMUX42 CLBLM_R_X43Y136/CLBLM_L_D6 CLBLM_R_X43Y136/CLBLM_WW2END0 INT_L_X44Y136/WW2A0 INT_L_X46Y136/SW2A0 INT_L_X46Y137/LOGIC_OUTS_L12 INT_L_X46Y137/SW2BEG0 INT_R_X43Y136/IMUX42 INT_R_X43Y136/WW2END0 INT_R_X45Y136/SW2END0 INT_R_X45Y136/WW2BEG0 VBRK_X113Y142/VBRK_SW2A0 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X46Y137/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X43Y136/INT_R.WW2END0->>IMUX42 INT_R_X45Y136/INT_R.SW2END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel31_out - 
wires: CLBLL_R_X45Y136/CLBLL_ER1BEG3 CLBLL_R_X45Y139/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y139/CLBLL_L_COUT CLBLL_R_X45Y139/CLBLL_L_DMUX CLBLM_L_X46Y136/CLBLM_ER1BEG3 CLBLM_L_X46Y137/CLBLM_IMUX8 CLBLM_L_X46Y137/CLBLM_M_A5 INT_L_X46Y136/ER1END3 INT_L_X46Y137/ER1END_N3_3 INT_L_X46Y137/IMUX_L8 INT_R_X45Y136/ER1BEG3 INT_R_X45Y136/SS2END2 INT_R_X45Y137/SS2A2 INT_R_X45Y138/SR1END2 INT_R_X45Y138/SS2BEG2 INT_R_X45Y139/LOGIC_OUTS19 INT_R_X45Y139/SR1BEG2 VBRK_X113Y142/VBRK_ER1BEG3 
pips: CLBLL_R_X45Y139/CLBLL_R.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_R_X45Y139/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y137/INT_L.ER1END_N3_3->>IMUX_L8 INT_R_X45Y136/INT_R.SS2END2->>ER1BEG3 INT_R_X45Y138/INT_R.SR1END2->>SS2BEG2 INT_R_X45Y139/INT_R.LOGIC_OUTS19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel224_in - 
wires: CLBLM_L_X46Y137/CLBLM_IMUX11 CLBLM_L_X46Y137/CLBLM_M_A4 CLBLM_R_X47Y137/CLBLM_WW2END2 CLBLM_R_X49Y137/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y137/CLBLM_M_C DSP_L_X48Y135/DSP_WW2END2_2 INT_INTERFACE_L_X48Y137/INT_INTERFACE_WW2END2 INT_L_X46Y137/IMUX_L11 INT_L_X46Y137/WL1END1 INT_L_X48Y137/WW2A2 INT_R_X47Y137/WL1BEG1 INT_R_X47Y137/WW2END2 INT_R_X49Y137/LOGIC_OUTS14 INT_R_X49Y137/WW2BEG2 VBRK_X118Y143/VBRK_WW2END2 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X49Y137/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y137/INT_L.WL1END1->>IMUX_L11 INT_R_X47Y137/INT_R.WW2END2->>WL1BEG1 INT_R_X49Y137/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel34_out - 
wires: CLBLM_L_X46Y137/CLBLM_IMUX4 CLBLM_L_X46Y137/CLBLM_M_A6 CLBLM_R_X47Y138/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y138/CLBLM_L_COUT CLBLM_R_X47Y138/CLBLM_L_DMUX INT_L_X46Y137/IMUX_L4 INT_L_X46Y137/SW2END1 INT_R_X47Y137/SW2A1 INT_R_X47Y138/LOGIC_OUTS19 INT_R_X47Y138/SW2BEG1 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y138/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X47Y138/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y137/INT_L.SW2END1->>IMUX_L4 INT_R_X47Y138/INT_R.LOGIC_OUTS19->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_110_n_0 - 
wires: CLBLL_R_X45Y139/CLBLL_IMUX30 CLBLL_R_X45Y139/CLBLL_LL_B CLBLL_R_X45Y139/CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y139/CLBLL_L_C5 INT_R_X45Y139/FAN_BOUNCE_S3_0 INT_R_X45Y139/IMUX30 INT_R_X45Y139/LOGIC_OUTS13 INT_R_X45Y139/NL1BEG0 INT_R_X45Y139/NL1END_S3_0 INT_R_X45Y140/FAN_ALT0 INT_R_X45Y140/FAN_BOUNCE0 INT_R_X45Y140/NL1END0 
pips: CLBLL_R_X45Y139/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y139/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X45Y139/INT_R.FAN_BOUNCE_S3_0->>IMUX30 INT_R_X45Y139/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X45Y140/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X45Y140/INT_R.NL1END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_111_n_0 - 
wires: CLBLL_R_X45Y139/CLBLL_IMUX13 CLBLL_R_X45Y139/CLBLL_LL_C CLBLL_R_X45Y139/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y139/CLBLL_L_B6 INT_R_X45Y139/FAN_BOUNCE_S3_4 INT_R_X45Y139/IMUX13 INT_R_X45Y139/LOGIC_OUTS14 INT_R_X45Y139/NL1BEG1 INT_R_X45Y140/FAN_ALT4 INT_R_X45Y140/FAN_BOUNCE4 INT_R_X45Y140/NL1END1 
pips: CLBLL_R_X45Y139/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y139/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X45Y139/INT_R.FAN_BOUNCE_S3_4->>IMUX13 INT_R_X45Y139/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X45Y140/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X45Y140/INT_R.NL1END1->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_112_n_0 - 
wires: CLBLL_R_X45Y139/CLBLL_IMUX9 CLBLL_R_X45Y139/CLBLL_LL_D CLBLL_R_X45Y139/CLBLL_LOGIC_OUTS15 CLBLL_R_X45Y139/CLBLL_L_A5 INT_R_X45Y139/IMUX9 INT_R_X45Y139/LOGIC_OUTS15 INT_R_X45Y139/SR1BEG_S0 
pips: CLBLL_R_X45Y139/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y139/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X45Y139/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X45Y139/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_113_n_0 - 
wires: CLBLM_R_X47Y138/CLBLM_IMUX42 CLBLM_R_X47Y138/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y138/CLBLM_L_D6 CLBLM_R_X47Y138/CLBLM_M_B CLBLM_R_X47Y138/CLBLM_M_BMUX INT_R_X47Y138/IMUX42 INT_R_X47Y138/LOGIC_OUTS21 INT_R_X47Y138/SR1BEG_S0 
pips: CLBLM_R_X47Y138/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y138/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X47Y138/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y138/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X47Y138/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_114_n_0 - 
wires: CLBLM_R_X47Y138/CLBLM_IMUX34 CLBLM_R_X47Y138/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y138/CLBLM_L_C6 CLBLM_R_X47Y138/CLBLM_M_C INT_R_X47Y138/FAN_ALT7 INT_R_X47Y138/FAN_BOUNCE7 INT_R_X47Y138/IMUX34 INT_R_X47Y138/LOGIC_OUTS14 
pips: CLBLM_R_X47Y138/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y138/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y138/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y138/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X47Y138/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_115_n_0 - 
wires: CLBLM_R_X47Y137/CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y137/CLBLM_L_D CLBLM_R_X47Y138/CLBLM_IMUX13 CLBLM_R_X47Y138/CLBLM_L_B6 INT_L_X46Y138/EL1BEG2 INT_L_X46Y138/NW2END3 INT_R_X47Y137/LOGIC_OUTS11 INT_R_X47Y137/NW2BEG3 INT_R_X47Y138/EL1END2 INT_R_X47Y138/IMUX13 INT_R_X47Y138/NW2A3 
pips: CLBLM_R_X47Y137/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y138/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X46Y138/INT_L.NW2END3->>EL1BEG2 INT_R_X47Y137/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X47Y138/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_116_n_0 - 
wires: CLBLM_R_X47Y138/CLBLM_IMUX5 CLBLM_R_X47Y138/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y138/CLBLM_L_A6 CLBLM_R_X47Y138/CLBLM_M_D INT_R_X47Y138/FAN_ALT3 INT_R_X47Y138/FAN_BOUNCE3 INT_R_X47Y138/IMUX5 INT_R_X47Y138/LOGIC_OUTS15 
pips: CLBLM_R_X47Y138/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y138/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X47Y138/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y138/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X47Y138/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel39_out - 
wires: CLBLM_L_X46Y134/CLBLM_IMUX5 CLBLM_L_X46Y134/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y134/CLBLM_L_A6 CLBLM_L_X46Y134/CLBLM_M_COUT CLBLM_L_X46Y134/CLBLM_M_DMUX INT_L_X46Y134/BYP_ALT5 INT_L_X46Y134/BYP_BOUNCE5 INT_L_X46Y134/IMUX_L5 INT_L_X46Y134/LOGIC_OUTS_L23 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X46Y134/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y134/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y134/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y134/INT_L.BYP_BOUNCE5->>IMUX_L5 INT_L_X46Y134/INT_L.LOGIC_OUTS_L23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel245_in - 
wires: CLBLM_L_X46Y134/CLBLM_IMUX10 CLBLM_L_X46Y134/CLBLM_L_A4 CLBLM_R_X47Y134/CLBLM_WR1END0 CLBLM_R_X49Y133/CLBLM_LOGIC_OUTS10 CLBLM_R_X49Y133/CLBLM_L_C DSP_L_X48Y130/DSP_WR1END0_4 INT_INTERFACE_L_X48Y134/INT_INTERFACE_WR1END0 INT_L_X46Y134/IMUX_L10 INT_L_X46Y134/WR1END1 INT_L_X48Y133/WR1BEG_S0 INT_L_X48Y133/WR1END3 INT_L_X48Y134/WR1BEG0 INT_R_X47Y133/WR1END_S1_0 INT_R_X47Y134/WR1BEG1 INT_R_X47Y134/WR1END0 INT_R_X49Y133/LOGIC_OUTS10 INT_R_X49Y133/WR1BEG3 VBRK_X118Y140/VBRK_WR1END0 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X49Y133/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y134/INT_L.WR1END1->>IMUX_L10 INT_L_X48Y133/INT_L.WR1END3->>WR1BEG_S0 INT_R_X47Y134/INT_R.WR1END0->>WR1BEG1 INT_R_X49Y133/INT_R.LOGIC_OUTS10->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_31_n_0 - 
wires: CLBLM_R_X49Y133/CLBLM_IMUX33 CLBLM_R_X49Y133/CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y133/CLBLM_L_A CLBLM_R_X49Y133/CLBLM_L_C1 INT_R_X49Y133/IMUX33 INT_R_X49Y133/LOGIC_OUTS8 
pips: CLBLM_R_X49Y133/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X49Y133/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X49Y133/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_32_n_0 - 
wires: CLBLM_R_X49Y133/CLBLM_IMUX34 CLBLM_R_X49Y133/CLBLM_LOGIC_OUTS9 CLBLM_R_X49Y133/CLBLM_L_B CLBLM_R_X49Y133/CLBLM_L_C6 INT_R_X49Y133/IMUX34 INT_R_X49Y133/LOGIC_OUTS9 
pips: CLBLM_R_X49Y133/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X49Y133/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X49Y133/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel312_out - 
wires: CLBLL_R_X45Y134/CLBLL_EL1BEG0 CLBLL_R_X45Y134/CLBLL_NW4END1 CLBLM_L_X46Y134/CLBLM_EL1BEG0 CLBLM_L_X46Y134/CLBLM_IMUX9 CLBLM_L_X46Y134/CLBLM_L_A5 CLBLM_L_X46Y134/CLBLM_NW4END1 CLBLM_R_X47Y130/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y130/CLBLM_M_COUT CLBLM_R_X47Y130/CLBLM_M_DMUX INT_L_X46Y130/NW6A1 INT_L_X46Y131/NW6B1 INT_L_X46Y132/NW6C1 INT_L_X46Y133/EL1END_S3_0 INT_L_X46Y133/NW6D1 INT_L_X46Y134/EL1END0 INT_L_X46Y134/IMUX_L9 INT_L_X46Y134/NW6E1 INT_R_X45Y134/EL1BEG0 INT_R_X45Y134/NW6END1 INT_R_X47Y130/LOGIC_OUTS23 INT_R_X47Y130/NW6BEG1 VBRK_X113Y140/VBRK_EL1BEG0 VBRK_X113Y140/VBRK_NW4END1 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y130/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X47Y130/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y134/INT_L.EL1END0->>IMUX_L9 INT_R_X45Y134/INT_R.NW6END1->>EL1BEG0 INT_R_X47Y130/INT_R.LOGIC_OUTS23->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel325_out - 
wires: CLBLM_L_X46Y137/CLBLM_IMUX27 CLBLM_L_X46Y137/CLBLM_M_B4 CLBLM_L_X46Y138/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y138/CLBLM_M_COUT CLBLM_L_X46Y138/CLBLM_M_DMUX INT_L_X46Y137/IMUX_L27 INT_L_X46Y137/SL1END1 INT_L_X46Y138/LOGIC_OUTS_L23 INT_L_X46Y138/SL1BEG1 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y138/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y138/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y137/INT_L.SL1END1->>IMUX_L27 INT_L_X46Y138/INT_L.LOGIC_OUTS_L23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel285_in - 
wires: CLBLM_L_X46Y137/CLBLM_IMUX15 CLBLM_L_X46Y137/CLBLM_M_B1 CLBLM_R_X47Y137/CLBLM_WW2END1 CLBLM_R_X49Y139/CLBLM_LOGIC_OUTS9 CLBLM_R_X49Y139/CLBLM_L_B DSP_L_X48Y135/DSP_WW2END1_2 INT_INTERFACE_L_X48Y137/INT_INTERFACE_WW2END1 INT_L_X46Y137/IMUX_L15 INT_L_X46Y137/WR1END3 INT_L_X48Y137/WW2A1 INT_R_X47Y137/WR1BEG3 INT_R_X47Y137/WW2END1 INT_R_X49Y137/SS2END1 INT_R_X49Y137/WW2BEG1 INT_R_X49Y138/SS2A1 INT_R_X49Y139/LOGIC_OUTS9 INT_R_X49Y139/SS2BEG1 VBRK_X118Y143/VBRK_WW2END1 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X49Y139/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y137/INT_L.WR1END3->>IMUX_L15 INT_R_X47Y137/INT_R.WW2END1->>WR1BEG3 INT_R_X49Y137/INT_R.SS2END1->>WW2BEG1 INT_R_X49Y139/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_41_n_0 - 
wires: CLBLM_R_X49Y139/CLBLM_IMUX16 CLBLM_R_X49Y139/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y139/CLBLM_L_B3 CLBLM_R_X49Y139/CLBLM_M_A INT_R_X49Y139/IMUX16 INT_R_X49Y139/LOGIC_OUTS12 
pips: CLBLM_R_X49Y139/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X49Y139/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X49Y139/INT_R.LOGIC_OUTS12->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_42_n_0 - 
wires: CLBLM_R_X49Y139/CLBLM_IMUX19 CLBLM_R_X49Y139/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y139/CLBLM_L_B2 CLBLM_R_X49Y139/CLBLM_M_B INT_R_X49Y139/IMUX19 INT_R_X49Y139/LOGIC_OUTS13 
pips: CLBLM_R_X49Y139/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X49Y139/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X49Y139/INT_R.LOGIC_OUTS13->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel328_out - 
wires: CLBLM_L_X46Y137/CLBLM_IMUX12 CLBLM_L_X46Y137/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y137/CLBLM_L_COUT CLBLM_L_X46Y137/CLBLM_L_DMUX CLBLM_L_X46Y137/CLBLM_M_B6 INT_L_X46Y137/BYP_ALT4 INT_L_X46Y137/BYP_BOUNCE4 INT_L_X46Y137/IMUX_L12 INT_L_X46Y137/LOGIC_OUTS_L19 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y137/CLBLM_L.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_L_X46Y137/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y137/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y137/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X46Y137/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel333_out - 
wires: BRAM_INT_INTERFACE_L_X38Y135/INT_INTERFACE_EE2A1 BRAM_L_X38Y135/BRAM_EE2A1_0 CLBLL_L_X40Y135/CLBLL_EE2A1 CLBLL_L_X40Y135/CLBLL_IMUX11 CLBLL_L_X40Y135/CLBLL_LL_A4 CLBLM_L_X36Y135/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y135/CLBLM_M_COUT CLBLM_L_X36Y135/CLBLM_M_DMUX CLBLM_R_X37Y135/CLBLM_EE2A1 CLBLM_R_X39Y135/CLBLM_EE2A1 INT_L_X36Y135/EE2BEG1 INT_L_X36Y135/LOGIC_OUTS_L23 INT_L_X38Y135/EE2BEG1 INT_L_X38Y135/EE2END1 INT_L_X40Y135/EE2END1 INT_L_X40Y135/IMUX_L11 INT_R_X37Y135/EE2A1 INT_R_X39Y135/EE2A1 VBRK_X99Y141/VBRK_EE2A1 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X36Y135/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X36Y135/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X36Y135/INT_L.LOGIC_OUTS_L23->>EE2BEG1 INT_L_X38Y135/INT_L.EE2END1->>EE2BEG1 INT_L_X40Y135/INT_L.EE2END1->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2105_in - 
wires: BRAM_INT_INTERFACE_L_X38Y135/INT_INTERFACE_EL1BEG2 BRAM_L_X38Y135/BRAM_EL1BEG2_0 CLBLL_L_X40Y135/CLBLL_EE2A2 CLBLL_L_X40Y135/CLBLL_IMUX4 CLBLL_L_X40Y135/CLBLL_LL_A6 CLBLM_R_X37Y135/CLBLM_EL1BEG2 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y135/CLBLM_M_D CLBLM_R_X39Y135/CLBLM_EE2A2 INT_L_X38Y135/EE2BEG2 INT_L_X38Y135/EL1END2 INT_L_X40Y135/EE2END2 INT_L_X40Y135/IMUX_L4 INT_R_X37Y135/EL1BEG2 INT_R_X37Y135/LOGIC_OUTS15 INT_R_X39Y135/EE2A2 VBRK_X99Y141/VBRK_EE2A2 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X37Y135/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X38Y135/INT_L.EL1END2->>EE2BEG2 INT_L_X40Y135/INT_L.EE2END2->>IMUX_L4 INT_R_X37Y135/INT_R.LOGIC_OUTS15->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_51_n_0 - 
wires: CLBLM_R_X37Y135/CLBLM_IMUX40 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y135/CLBLM_M_A CLBLM_R_X37Y135/CLBLM_M_D1 INT_R_X37Y135/IMUX40 INT_R_X37Y135/LOGIC_OUTS12 
pips: CLBLM_R_X37Y135/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X37Y135/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X37Y135/INT_R.LOGIC_OUTS12->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_52_n_0 - 
wires: CLBLM_R_X37Y135/CLBLM_IMUX45 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS16 CLBLM_R_X37Y135/CLBLM_L_A CLBLM_R_X37Y135/CLBLM_L_AMUX CLBLM_R_X37Y135/CLBLM_M_D2 INT_R_X37Y135/IMUX45 INT_R_X37Y135/LOGIC_OUTS16 
pips: CLBLM_R_X37Y135/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X37Y135/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X37Y135/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X37Y135/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_8_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y136/INT_INTERFACE_WL1END2 BRAM_L_X44Y135/BRAM_WL1END2_1 CLBLL_R_X45Y137/CLBLL_WL1END0 CLBLM_L_X46Y137/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y137/CLBLM_M_B CLBLM_L_X46Y137/CLBLM_WL1END0 CLBLM_R_X43Y136/CLBLM_IMUX13 CLBLM_R_X43Y136/CLBLM_L_B6 CLBLM_R_X43Y136/CLBLM_WL1END2 INT_L_X44Y136/WL1BEG2 INT_L_X44Y136/WL1END3 INT_L_X44Y137/WL1END_N1_3 INT_L_X46Y137/LOGIC_OUTS_L13 INT_L_X46Y137/WL1BEG0 INT_R_X43Y136/IMUX13 INT_R_X43Y136/WL1END2 INT_R_X45Y136/WL1BEG3 INT_R_X45Y137/WL1BEG_N3 INT_R_X45Y137/WL1END0 VBRK_X113Y143/VBRK_WL1END0 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y136/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X44Y136/INT_L.WL1END3->>WL1BEG2 INT_L_X46Y137/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X43Y136/INT_R.WL1END2->>IMUX13 INT_R_X45Y137/INT_R.WL1END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel336_out - 
wires: CLBLL_L_X40Y132/CLBLL_LL_COUT CLBLL_L_X40Y132/CLBLL_LL_DMUX CLBLL_L_X40Y132/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y135/CLBLL_IMUX8 CLBLL_L_X40Y135/CLBLL_LL_A5 INT_L_X40Y132/LOGIC_OUTS_L23 INT_L_X40Y132/NL1BEG0 INT_L_X40Y132/NL1END_S3_0 INT_L_X40Y133/NL1END0 INT_L_X40Y133/NN2BEG0 INT_L_X40Y134/NN2A0 INT_L_X40Y134/NN2END_S2_0 INT_L_X40Y135/IMUX_L8 INT_L_X40Y135/NN2END0 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X40Y132/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X40Y132/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X40Y133/INT_L.NL1END0->>NN2BEG0 INT_L_X40Y135/INT_L.NN2END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_61_n_0 - 
wires: CLBLL_R_X45Y138/CLBLL_IMUX43 CLBLL_R_X45Y138/CLBLL_LL_B CLBLL_R_X45Y138/CLBLL_LL_D6 CLBLL_R_X45Y138/CLBLL_LOGIC_OUTS13 INT_R_X45Y138/IMUX43 INT_R_X45Y138/LOGIC_OUTS13 
pips: CLBLL_R_X45Y138/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X45Y138/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X45Y138/INT_R.LOGIC_OUTS13->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_62_n_0 - 
wires: CLBLL_R_X45Y138/CLBLL_IMUX44 CLBLL_R_X45Y138/CLBLL_LL_C CLBLL_R_X45Y138/CLBLL_LL_D4 CLBLL_R_X45Y138/CLBLL_LOGIC_OUTS14 INT_R_X45Y138/IMUX44 INT_R_X45Y138/LOGIC_OUTS14 
pips: CLBLL_R_X45Y138/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X45Y138/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X45Y138/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_63_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_64_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_65_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_66_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_67_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_68_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_69_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_70_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_71_n_0 - 
wires: CLBLM_R_X49Y137/CLBLM_IMUX32 CLBLM_R_X49Y137/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y137/CLBLM_M_A CLBLM_R_X49Y137/CLBLM_M_C1 INT_R_X49Y137/IMUX32 INT_R_X49Y137/LOGIC_OUTS12 
pips: CLBLM_R_X49Y137/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y137/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X49Y137/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_72_n_0 - 
wires: CLBLM_R_X49Y137/CLBLM_IMUX35 CLBLM_R_X49Y137/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y137/CLBLM_M_B CLBLM_R_X49Y137/CLBLM_M_C6 INT_R_X49Y137/IMUX35 INT_R_X49Y137/LOGIC_OUTS13 
pips: CLBLM_R_X49Y137/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y137/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X49Y137/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_73_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_74_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_75_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_76_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_77_n_0 - 
wires: CLBLM_L_X46Y134/CLBLM_IMUX47 CLBLM_L_X46Y134/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y134/CLBLM_L_B CLBLM_L_X46Y134/CLBLM_M_D5 INT_L_X46Y134/IMUX_L47 INT_L_X46Y134/LOGIC_OUTS_L9 INT_L_X46Y134/NL1BEG0 INT_L_X46Y134/NL1END_S3_0 INT_L_X46Y135/NL1END0 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y134/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y134/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X46Y134/INT_L.NL1END_S3_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_78_n_0 - 
wires: CLBLM_L_X46Y134/CLBLM_IMUX35 CLBLM_L_X46Y134/CLBLM_M_C6 CLBLM_L_X46Y135/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y135/CLBLM_M_B INT_L_X46Y134/IMUX_L35 INT_L_X46Y134/SL1END1 INT_L_X46Y135/LOGIC_OUTS_L13 INT_L_X46Y135/SL1BEG1 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y135/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y134/INT_L.SL1END1->>IMUX_L35 INT_L_X46Y135/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_79_n_0 - 
wires: CLBLM_L_X46Y134/CLBLM_IMUX12 CLBLM_L_X46Y134/CLBLM_M_B6 CLBLM_L_X46Y135/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y135/CLBLM_M_C INT_L_X46Y134/IMUX_L12 INT_L_X46Y134/SL1END2 INT_L_X46Y135/LOGIC_OUTS_L14 INT_L_X46Y135/SL1BEG2 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X46Y135/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y134/INT_L.SL1END2->>IMUX_L12 INT_L_X46Y135/INT_L.LOGIC_OUTS_L14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y131/CLBLL_L_D CLBLM_R_X41Y134/CLBLM_IMUX15 CLBLM_R_X41Y134/CLBLM_IMUX47 CLBLM_R_X41Y134/CLBLM_M_B1 CLBLM_R_X41Y134/CLBLM_M_D5 INT_L_X40Y131/LOGIC_OUTS_L11 INT_L_X40Y131/NN2BEG3 INT_L_X40Y132/NN2A3 INT_L_X40Y133/NE2BEG3 INT_L_X40Y133/NN2END3 INT_L_X40Y134/NE2A3 INT_R_X41Y134/BYP_ALT3 INT_R_X41Y134/BYP_BOUNCE3 INT_R_X41Y134/IMUX15 INT_R_X41Y134/IMUX47 INT_R_X41Y134/NE2END3 INT_R_X41Y135/BYP_BOUNCE_N3_3 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X40Y131/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X40Y133/INT_L.NN2END3->>NE2BEG3 INT_R_X41Y134/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X41Y134/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X41Y134/INT_R.NE2END3->>BYP_ALT3 INT_R_X41Y134/INT_R.NE2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel1173_out - 
wires: CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y134/CLBLL_L_D CLBLM_R_X41Y134/CLBLM_IMUX12 CLBLM_R_X41Y134/CLBLM_IMUX29 CLBLM_R_X41Y134/CLBLM_M_B6 CLBLM_R_X41Y134/CLBLM_M_C2 INT_L_X40Y134/EL1BEG2 INT_L_X40Y134/LOGIC_OUTS_L11 INT_R_X41Y134/BYP_ALT5 INT_R_X41Y134/BYP_BOUNCE5 INT_R_X41Y134/EL1END2 INT_R_X41Y134/IMUX12 INT_R_X41Y134/IMUX29 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X40Y134/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_R_X41Y134/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X41Y134/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X41Y134/INT_R.EL1END2->>BYP_ALT5 INT_R_X41Y134/INT_R.EL1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel1166_out - 
wires: CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y134/CLBLL_L_C CLBLL_L_X40Y134/CLBLL_L_CMUX CLBLM_R_X41Y134/CLBLM_IMUX27 CLBLM_R_X41Y134/CLBLM_IMUX32 CLBLM_R_X41Y134/CLBLM_M_B4 CLBLM_R_X41Y134/CLBLM_M_C1 INT_L_X40Y133/ER1BEG_S0 INT_L_X40Y133/SR1END3 INT_L_X40Y134/ER1BEG0 INT_L_X40Y134/ER1BEG1 INT_L_X40Y134/LOGIC_OUTS_L10 INT_L_X40Y134/LOGIC_OUTS_L18 INT_L_X40Y134/SR1BEG3 INT_L_X40Y134/SR1END_N3_3 INT_R_X41Y134/ER1END0 INT_R_X41Y134/ER1END1 INT_R_X41Y134/IMUX27 INT_R_X41Y134/IMUX32 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X40Y133/INT_L.SR1END3->>ER1BEG_S0 INT_L_X40Y134/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X40Y134/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X41Y134/INT_R.ER1END0->>IMUX32 INT_R_X41Y134/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hsel][2]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y132/CLBLL_WL1END2 CLBLM_R_X41Y132/CLBLM_IMUX45 CLBLM_R_X41Y132/CLBLM_M_D2 CLBLM_R_X41Y132/CLBLM_WL1END2 CLBLM_R_X41Y134/CLBLM_IMUX18 CLBLM_R_X41Y134/CLBLM_M_B2 CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS18 CLBLM_R_X43Y132/CLBLM_L_CMUX INT_L_X42Y132/NW2END_S0_0 INT_L_X42Y132/WL1BEG2 INT_L_X42Y133/NW2END0 INT_R_X41Y132/IMUX45 INT_R_X41Y132/NL1BEG2 INT_R_X41Y132/WL1END2 INT_R_X41Y133/NL1BEG1 INT_R_X41Y133/NL1END2 INT_R_X41Y134/IMUX18 INT_R_X41Y134/NL1END1 INT_R_X43Y132/LOGIC_OUTS18 INT_R_X43Y132/NW2BEG0 INT_R_X43Y133/NW2A0 
pips: CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X42Y132/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X41Y132/INT_R.WL1END2->>IMUX45 INT_R_X41Y132/INT_R.WL1END2->>NL1BEG2 INT_R_X41Y133/INT_R.NL1END2->>NL1BEG1 INT_R_X41Y134/INT_R.NL1END1->>IMUX18 INT_R_X43Y132/INT_R.LOGIC_OUTS18->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][1]_INST_0_i_80_n_0 - 
wires: CLBLM_L_X46Y134/CLBLM_IMUX8 CLBLM_L_X46Y134/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y134/CLBLM_L_C CLBLM_L_X46Y134/CLBLM_M_A5 INT_L_X46Y133/SR1END3 INT_L_X46Y134/IMUX_L8 INT_L_X46Y134/LOGIC_OUTS_L10 INT_L_X46Y134/SR1BEG3 INT_L_X46Y134/SR1END_N3_3 
pips: CLBLM_L_X46Y134/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y134/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y134/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X46Y134/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_81_n_0 - 
wires: CLBLM_R_X47Y130/CLBLM_IMUX43 CLBLM_R_X47Y130/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y130/CLBLM_L_A CLBLM_R_X47Y130/CLBLM_M_D6 INT_R_X47Y130/FAN_ALT5 INT_R_X47Y130/FAN_BOUNCE5 INT_R_X47Y130/IMUX43 INT_R_X47Y130/LOGIC_OUTS8 INT_R_X47Y130/NL1BEG_N3 
pips: CLBLM_R_X47Y130/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X47Y130/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X47Y130/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y130/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X47Y130/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X47Y130/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_82_n_0 - 
wires: CLBLM_R_X47Y130/CLBLM_IMUX35 CLBLM_R_X47Y130/CLBLM_M_C6 CLBLM_R_X47Y131/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y131/CLBLM_M_A INT_R_X47Y130/IMUX35 INT_R_X47Y130/SR1END1 INT_R_X47Y131/LOGIC_OUTS12 INT_R_X47Y131/SR1BEG1 
pips: CLBLM_R_X47Y130/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y131/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X47Y130/INT_R.SR1END1->>IMUX35 INT_R_X47Y131/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_83_n_0 - 
wires: CLBLM_R_X47Y130/CLBLM_IMUX24 CLBLM_R_X47Y130/CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y130/CLBLM_L_B CLBLM_R_X47Y130/CLBLM_M_B5 INT_R_X47Y129/FAN_BOUNCE_S3_2 INT_R_X47Y130/FAN_ALT2 INT_R_X47Y130/FAN_BOUNCE2 INT_R_X47Y130/IMUX24 INT_R_X47Y130/LOGIC_OUTS9 
pips: CLBLM_R_X47Y130/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y130/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X47Y130/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y130/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X47Y130/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_84_n_0 - 
wires: CLBLM_R_X47Y130/CLBLM_IMUX8 CLBLM_R_X47Y130/CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y130/CLBLM_L_C CLBLM_R_X47Y130/CLBLM_M_A5 INT_R_X47Y129/SR1END3 INT_R_X47Y130/IMUX8 INT_R_X47Y130/LOGIC_OUTS10 INT_R_X47Y130/SR1BEG3 INT_R_X47Y130/SR1END_N3_3 
pips: CLBLM_R_X47Y130/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y130/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X47Y130/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X47Y130/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_85_n_0 - 
wires: CLBLL_R_X45Y138/CLBLL_ER1BEG1 CLBLL_R_X45Y138/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y138/CLBLL_L_A CLBLM_L_X46Y138/CLBLM_ER1BEG1 CLBLM_L_X46Y138/CLBLM_IMUX43 CLBLM_L_X46Y138/CLBLM_M_D6 INT_L_X46Y138/ER1END1 INT_L_X46Y138/IMUX_L43 INT_R_X45Y138/ER1BEG1 INT_R_X45Y138/LOGIC_OUTS8 VBRK_X113Y144/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y138/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X46Y138/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y138/INT_L.ER1END1->>IMUX_L43 INT_R_X45Y138/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_86_n_0 - 
wires: CLBLM_L_X46Y137/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y137/CLBLM_M_C CLBLM_L_X46Y138/CLBLM_IMUX31 CLBLM_L_X46Y138/CLBLM_M_C5 INT_L_X46Y137/LOGIC_OUTS_L14 INT_L_X46Y137/NL1BEG1 INT_L_X46Y138/IMUX_L31 INT_L_X46Y138/NL1BEG0 INT_L_X46Y138/NL1END1 INT_L_X46Y138/NL1END_S3_0 INT_L_X46Y139/NL1END0 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y138/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y137/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X46Y138/INT_L.NL1END1->>NL1BEG0 INT_L_X46Y138/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_87_n_0 - 
wires: CLBLL_R_X45Y138/CLBLL_EE2BEG1 CLBLL_R_X45Y138/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y138/CLBLL_L_B CLBLM_L_X46Y138/CLBLM_EE2BEG1 CLBLM_L_X46Y138/CLBLM_IMUX12 CLBLM_L_X46Y138/CLBLM_M_B6 INT_L_X46Y138/EE2A1 INT_L_X46Y138/IMUX_L12 INT_L_X46Y138/WR1END2 INT_R_X45Y138/EE2BEG1 INT_R_X45Y138/LOGIC_OUTS9 INT_R_X47Y138/EE2END1 INT_R_X47Y138/WR1BEG2 VBRK_X113Y144/VBRK_EE2BEG1 
pips: CLBLL_R_X45Y138/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X46Y138/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y138/INT_L.WR1END2->>IMUX_L12 INT_R_X45Y138/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X47Y138/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_9_n_0 - 
wires: CLBLL_L_X40Y135/CLBLL_LL_A CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y135/CLBLL_EE2A3 CLBLL_L_X42Y135/CLBLL_IMUX30 CLBLL_L_X42Y135/CLBLL_L_C5 CLBLM_R_X41Y135/CLBLM_EE2A3 INT_L_X40Y135/EE2BEG3 INT_L_X40Y135/LOGIC_OUTS_L12 INT_L_X40Y135/NL1BEG_N3 INT_L_X42Y135/EE2END3 INT_L_X42Y135/IMUX_L30 INT_R_X41Y135/EE2A3 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 INT_L_X40Y135/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X40Y135/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X42Y135/INT_L.EE2END3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_88_n_0 - 
wires: CLBLL_R_X45Y138/CLBLL_EL1BEG1 CLBLL_R_X45Y138/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y138/CLBLL_L_C CLBLM_L_X46Y138/CLBLM_EL1BEG1 CLBLM_L_X46Y138/CLBLM_IMUX8 CLBLM_L_X46Y138/CLBLM_M_A5 INT_L_X46Y137/FAN_BOUNCE_S3_2 INT_L_X46Y138/EL1END1 INT_L_X46Y138/FAN_ALT2 INT_L_X46Y138/FAN_BOUNCE2 INT_L_X46Y138/IMUX_L8 INT_R_X45Y138/EL1BEG1 INT_R_X45Y138/LOGIC_OUTS10 VBRK_X113Y144/VBRK_EL1BEG1 
pips: CLBLL_R_X45Y138/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X46Y138/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y138/INT_L.EL1END1->>FAN_ALT2 INT_L_X46Y138/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y138/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_R_X45Y138/INT_R.LOGIC_OUTS10->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_89_n_0 - 
wires: CLBLM_L_X46Y137/CLBLM_IMUX42 CLBLM_L_X46Y137/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y137/CLBLM_L_D6 CLBLM_L_X46Y137/CLBLM_M_D INT_L_X46Y137/IMUX_L42 INT_L_X46Y137/LOGIC_OUTS_L15 INT_L_X46Y137/SR1BEG_S0 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X46Y137/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y137/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X46Y137/INT_L.SR1BEG_S0->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_90_n_0 - 
wires: CLBLM_L_X46Y136/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y136/CLBLM_L_A CLBLM_L_X46Y137/CLBLM_IMUX30 CLBLM_L_X46Y137/CLBLM_L_C5 INT_L_X46Y136/LOGIC_OUTS_L8 INT_L_X46Y136/NL1BEG_N3 INT_L_X46Y136/NR1BEG3 INT_L_X46Y137/IMUX_L30 INT_L_X46Y137/NR1END3 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X46Y136/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X46Y136/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X46Y137/INT_L.NR1END3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_91_n_0 - 
wires: CLBLM_L_X46Y136/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y136/CLBLM_L_B CLBLM_L_X46Y137/CLBLM_IMUX13 CLBLM_L_X46Y137/CLBLM_L_B6 INT_L_X46Y136/LOGIC_OUTS_L9 INT_L_X46Y136/NL1BEG0 INT_L_X46Y136/NL1END_S3_0 INT_L_X46Y137/IMUX_L13 INT_L_X46Y137/NL1BEG_N3 INT_L_X46Y137/NL1END0 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X46Y136/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X46Y137/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X46Y137/INT_L.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_92_n_0 - 
wires: CLBLM_L_X46Y137/CLBLM_IMUX9 CLBLM_L_X46Y137/CLBLM_L_A5 CLBLM_L_X46Y138/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y138/CLBLM_L_A INT_L_X46Y137/IMUX_L9 INT_L_X46Y137/SL1END0 INT_L_X46Y138/LOGIC_OUTS_L8 INT_L_X46Y138/SL1BEG0 
pips: CLBLM_L_X46Y137/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y138/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y137/INT_L.SL1END0->>IMUX_L9 INT_L_X46Y138/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_93_n_0 - 
wires: CLBLM_L_X36Y135/CLBLM_IMUX43 CLBLM_L_X36Y135/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y135/CLBLM_L_A CLBLM_L_X36Y135/CLBLM_M_D6 INT_L_X36Y135/FAN_ALT5 INT_L_X36Y135/FAN_BOUNCE5 INT_L_X36Y135/IMUX_L43 INT_L_X36Y135/LOGIC_OUTS_L8 INT_L_X36Y135/NL1BEG_N3 
pips: CLBLM_L_X36Y135/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X36Y135/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y135/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y135/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_L_X36Y135/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X36Y135/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_94_n_0 - 
wires: CLBLM_L_X36Y135/CLBLM_IMUX31 CLBLM_L_X36Y135/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y135/CLBLM_L_B CLBLM_L_X36Y135/CLBLM_M_C5 INT_L_X36Y135/IMUX_L31 INT_L_X36Y135/LOGIC_OUTS_L9 INT_L_X36Y135/NL1BEG0 INT_L_X36Y135/NL1END_S3_0 INT_L_X36Y136/NL1END0 
pips: CLBLM_L_X36Y135/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y135/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X36Y135/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X36Y135/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_95_n_0 - 
wires: CLBLM_L_X36Y135/CLBLM_IMUX24 CLBLM_L_X36Y135/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y135/CLBLM_L_C CLBLM_L_X36Y135/CLBLM_M_B5 INT_L_X36Y134/SR1END3 INT_L_X36Y135/IMUX_L24 INT_L_X36Y135/LOGIC_OUTS_L10 INT_L_X36Y135/SR1BEG3 INT_L_X36Y135/SR1END_N3_3 
pips: CLBLM_L_X36Y135/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y135/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X36Y135/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X36Y135/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_96_n_0 - 
wires: CLBLM_L_X36Y135/CLBLM_IMUX4 CLBLM_L_X36Y135/CLBLM_M_A6 CLBLM_L_X36Y136/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y136/CLBLM_L_A INT_L_X36Y135/IMUX_L4 INT_L_X36Y135/SR1END1 INT_L_X36Y136/LOGIC_OUTS_L8 INT_L_X36Y136/SR1BEG1 
pips: CLBLM_L_X36Y135/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y136/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y135/INT_L.SR1END1->>IMUX_L4 INT_L_X36Y136/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_97_n_0 - 
wires: CLBLL_L_X40Y132/CLBLL_IMUX43 CLBLL_L_X40Y132/CLBLL_LL_D6 CLBLL_L_X40Y132/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y132/CLBLL_L_A INT_L_X40Y132/FAN_ALT5 INT_L_X40Y132/FAN_BOUNCE5 INT_L_X40Y132/IMUX_L43 INT_L_X40Y132/LOGIC_OUTS_L8 INT_L_X40Y132/NL1BEG_N3 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y132/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X40Y132/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y132/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_L_X40Y132/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X40Y132/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_98_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_ER1BEG1 CLBLL_L_X40Y132/CLBLL_IMUX35 CLBLL_L_X40Y132/CLBLL_LL_C6 CLBLM_R_X39Y131/CLBLM_ER1BEG1 CLBLM_R_X39Y131/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y131/CLBLM_L_A INT_L_X40Y131/ER1END1 INT_L_X40Y131/NR1BEG1 INT_L_X40Y132/IMUX_L35 INT_L_X40Y132/NR1END1 INT_R_X39Y131/ER1BEG1 INT_R_X39Y131/LOGIC_OUTS8 VBRK_X99Y137/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_R_X39Y131/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X40Y131/INT_L.ER1END1->>NR1BEG1 INT_L_X40Y132/INT_L.NR1END1->>IMUX_L35 INT_R_X39Y131/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][1]_INST_0_i_99_n_0 - 
wires: CLBLL_L_X40Y132/CLBLL_IMUX24 CLBLL_L_X40Y132/CLBLL_LL_B5 CLBLL_L_X40Y132/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y132/CLBLL_L_B INT_L_X40Y131/FAN_BOUNCE_S3_2 INT_L_X40Y132/FAN_ALT2 INT_L_X40Y132/FAN_BOUNCE2 INT_L_X40Y132/IMUX_L24 INT_L_X40Y132/LOGIC_OUTS_L9 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y132/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X40Y132/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y132/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X40Y132/INT_L.LOGIC_OUTS_L9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y135/INT_INTERFACE_WW2END3 BRAM_L_X44Y135/BRAM_WW2END3_0 CLBLL_R_X45Y135/CLBLL_LL_D CLBLL_R_X45Y135/CLBLL_LOGIC_OUTS15 CLBLM_R_X43Y134/CLBLM_IMUX11 CLBLM_R_X43Y134/CLBLM_M_A4 CLBLM_R_X43Y135/CLBLM_IMUX42 CLBLM_R_X43Y135/CLBLM_L_D6 CLBLM_R_X43Y135/CLBLM_WW2END3 INT_L_X44Y135/WW2A3 INT_R_X43Y134/IMUX11 INT_R_X43Y134/SR1END1 INT_R_X43Y135/IMUX42 INT_R_X43Y135/SR1BEG1 INT_R_X43Y135/SR1BEG_S0 INT_R_X43Y135/WW2END3 INT_R_X43Y136/WW2END_N0_3 INT_R_X45Y135/LOGIC_OUTS15 INT_R_X45Y135/WW2BEG3 
pips: CLBLL_R_X45Y135/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X43Y134/INT_R.SR1END1->>IMUX11 INT_R_X43Y135/INT_R.SR1BEG_S0->>IMUX42 INT_R_X43Y135/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X43Y135/INT_R.WW2END3->>SR1BEG_S0 INT_R_X45Y135/INT_R.LOGIC_OUTS15->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][2]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y132/CLBLM_L_C CLBLM_R_X43Y134/CLBLM_IMUX4 CLBLM_R_X43Y134/CLBLM_M_A6 CLBLM_R_X43Y135/CLBLM_IMUX28 CLBLM_R_X43Y135/CLBLM_M_C4 INT_R_X43Y132/LOGIC_OUTS10 INT_R_X43Y132/NN2BEG2 INT_R_X43Y133/NN2A2 INT_R_X43Y134/IMUX4 INT_R_X43Y134/NN2END2 INT_R_X43Y134/NR1BEG2 INT_R_X43Y135/IMUX28 INT_R_X43Y135/NR1END2 
pips: CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_R_X43Y132/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X43Y134/INT_R.NN2END2->>IMUX4 INT_R_X43Y134/INT_R.NN2END2->>NR1BEG2 INT_R_X43Y135/INT_R.NR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][2]_INST_0_i_3_n_0 - 
wires: CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y132/CLBLM_L_D CLBLM_R_X43Y134/CLBLM_IMUX15 CLBLM_R_X43Y134/CLBLM_IMUX2 CLBLM_R_X43Y134/CLBLM_M_A2 CLBLM_R_X43Y134/CLBLM_M_B1 INT_R_X43Y132/LOGIC_OUTS11 INT_R_X43Y132/NN2BEG3 INT_R_X43Y133/NN2A3 INT_R_X43Y134/FAN_ALT1 INT_R_X43Y134/FAN_BOUNCE1 INT_R_X43Y134/IMUX15 INT_R_X43Y134/IMUX2 INT_R_X43Y134/NN2END3 
pips: CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_R_X43Y132/INT_R.LOGIC_OUTS11->>NN2BEG3 INT_R_X43Y134/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y134/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X43Y134/INT_R.NN2END3->>FAN_ALT1 INT_R_X43Y134/INT_R.NN2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][2]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X42Y135/CLBLL_EE2BEG0 CLBLM_R_X41Y133/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y133/CLBLM_M_A CLBLM_R_X41Y135/CLBLM_EE2BEG0 CLBLM_R_X43Y134/CLBLM_IMUX1 CLBLM_R_X43Y134/CLBLM_M_A3 INT_L_X42Y135/EE2A0 INT_R_X41Y133/LOGIC_OUTS12 INT_R_X41Y133/NN2BEG0 INT_R_X41Y134/NN2A0 INT_R_X41Y134/NN2END_S2_0 INT_R_X41Y135/EE2BEG0 INT_R_X41Y135/NN2END0 INT_R_X43Y134/IMUX1 INT_R_X43Y134/SL1END0 INT_R_X43Y135/EE2END0 INT_R_X43Y135/SL1BEG0 
pips: CLBLM_R_X41Y133/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X41Y133/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X41Y135/INT_R.NN2END0->>EE2BEG0 INT_R_X43Y134/INT_R.SL1END0->>IMUX1 INT_R_X43Y135/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_5_n_0 - 
wires: CLBLL_L_X42Y135/CLBLL_IMUX25 CLBLL_L_X42Y135/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y135/CLBLL_L_B5 CLBLL_L_X42Y135/CLBLL_L_D CLBLM_R_X43Y134/CLBLM_IMUX8 CLBLM_R_X43Y134/CLBLM_M_A5 INT_L_X42Y134/SE2A0 INT_L_X42Y135/IMUX_L25 INT_L_X42Y135/LOGIC_OUTS_L11 INT_L_X42Y135/SE2BEG0 INT_L_X42Y135/SR1BEG_S0 INT_R_X43Y134/IMUX8 INT_R_X43Y134/SE2END0 
pips: CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y135/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y135/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X42Y135/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X42Y135/INT_L.SR1BEG_S0->>SE2BEG0 INT_R_X43Y134/INT_R.SE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel30_out - 
wires: BRAM_INT_INTERFACE_L_X44Y135/INT_INTERFACE_EE2BEG3 BRAM_L_X44Y135/BRAM_EE2BEG3_0 CLBLL_L_X42Y136/CLBLL_EL1BEG0 CLBLL_R_X45Y135/CLBLL_IMUX47 CLBLL_R_X45Y135/CLBLL_LL_D5 CLBLM_R_X41Y136/CLBLM_EL1BEG0 CLBLM_R_X41Y136/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y136/CLBLM_L_COUT CLBLM_R_X41Y136/CLBLM_L_DMUX CLBLM_R_X43Y135/CLBLM_EE2BEG3 INT_L_X42Y135/EL1BEG3 INT_L_X42Y135/EL1END_S3_0 INT_L_X42Y136/EL1BEG_N3 INT_L_X42Y136/EL1END0 INT_L_X44Y135/EE2A3 INT_R_X41Y136/EL1BEG0 INT_R_X41Y136/LOGIC_OUTS19 INT_R_X43Y135/EE2BEG3 INT_R_X43Y135/EL1END3 INT_R_X45Y135/EE2END3 INT_R_X45Y135/IMUX47 
pips: CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X41Y136/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X41Y136/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X42Y136/INT_L.EL1END0->>EL1BEG_N3 INT_R_X41Y136/INT_R.LOGIC_OUTS19->>EL1BEG0 INT_R_X43Y135/INT_R.EL1END3->>EE2BEG3 INT_R_X45Y135/INT_R.EE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel221_in - 
wires: CLBLL_R_X45Y135/CLBLL_IMUX38 CLBLL_R_X45Y135/CLBLL_LL_D3 CLBLL_R_X45Y135/CLBLL_WW2END2 CLBLM_L_X46Y135/CLBLM_WW2END2 CLBLM_R_X47Y135/CLBLM_WW2END2 CLBLM_R_X49Y135/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y135/CLBLM_M_C DSP_L_X48Y135/DSP_WW2END2_0 INT_INTERFACE_L_X48Y135/INT_INTERFACE_WW2END2 INT_L_X46Y135/WW2A2 INT_L_X48Y135/WW2A2 INT_R_X45Y135/IMUX38 INT_R_X45Y135/WW2END2 INT_R_X47Y135/WW2BEG2 INT_R_X47Y135/WW2END2 INT_R_X49Y135/LOGIC_OUTS14 INT_R_X49Y135/WW2BEG2 VBRK_X113Y141/VBRK_WW2END2 VBRK_X118Y141/VBRK_WW2END2 
pips: CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X49Y135/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X45Y135/INT_R.WW2END2->>IMUX38 INT_R_X47Y135/INT_R.WW2END2->>WW2BEG2 INT_R_X49Y135/INT_R.LOGIC_OUTS14->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel35_out - 
wires: CLBLL_R_X45Y135/CLBLL_IMUX43 CLBLL_R_X45Y135/CLBLL_LL_D6 CLBLL_R_X45Y135/CLBLL_WR1END2 CLBLM_L_X46Y135/CLBLM_WR1END2 CLBLM_R_X47Y134/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y134/CLBLM_L_COUT CLBLM_R_X47Y134/CLBLM_L_DMUX INT_L_X46Y135/NW2END1 INT_L_X46Y135/WR1BEG2 INT_R_X45Y135/IMUX43 INT_R_X45Y135/WR1END2 INT_R_X47Y134/LOGIC_OUTS19 INT_R_X47Y134/NW2BEG1 INT_R_X47Y135/NW2A1 VBRK_X113Y141/VBRK_WR1END2 
pips: CLBLL_R_X45Y135/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X47Y134/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X47Y134/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y135/INT_L.NW2END1->>WR1BEG2 INT_R_X45Y135/INT_R.WR1END2->>IMUX43 INT_R_X47Y134/INT_R.LOGIC_OUTS19->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_11_n_0 - 
wires: CLBLM_R_X43Y131/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y131/CLBLM_M_A CLBLM_R_X43Y132/CLBLM_IMUX33 CLBLM_R_X43Y132/CLBLM_L_C1 INT_R_X43Y131/LOGIC_OUTS12 INT_R_X43Y131/NR1BEG0 INT_R_X43Y132/IMUX33 INT_R_X43Y132/NR1END0 
pips: CLBLM_R_X43Y131/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X43Y131/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X43Y132/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel38_out - 
wires: CLBLM_R_X43Y131/CLBLM_IMUX4 CLBLM_R_X43Y131/CLBLM_M_A6 CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS23 CLBLM_R_X43Y132/CLBLM_M_COUT CLBLM_R_X43Y132/CLBLM_M_DMUX INT_R_X43Y131/FAN_ALT1 INT_R_X43Y131/FAN_BOUNCE1 INT_R_X43Y131/IMUX4 INT_R_X43Y131/SR1END2 INT_R_X43Y132/LOGIC_OUTS23 INT_R_X43Y132/SR1BEG2 
pips: CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y132/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X43Y132/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X43Y131/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y131/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X43Y131/INT_R.SR1END2->>FAN_ALT1 INT_R_X43Y132/INT_R.LOGIC_OUTS23->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel242_in - 
wires: CLBLM_R_X43Y129/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y129/CLBLM_M_B CLBLM_R_X43Y131/CLBLM_IMUX11 CLBLM_R_X43Y131/CLBLM_M_A4 INT_R_X43Y129/LOGIC_OUTS13 INT_R_X43Y129/NN2BEG1 INT_R_X43Y130/NN2A1 INT_R_X43Y131/IMUX11 INT_R_X43Y131/NN2END1 
pips: CLBLM_R_X43Y129/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X43Y129/INT_R.LOGIC_OUTS13->>NN2BEG1 INT_R_X43Y131/INT_R.NN2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel313_out - 
wires: CLBLL_L_X42Y129/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y129/CLBLL_L_COUT CLBLL_L_X42Y129/CLBLL_L_DMUX CLBLM_R_X43Y131/CLBLM_IMUX8 CLBLM_R_X43Y131/CLBLM_M_A5 INT_L_X42Y129/LOGIC_OUTS_L19 INT_L_X42Y129/NL1BEG0 INT_L_X42Y129/NL1END_S3_0 INT_L_X42Y130/NE2BEG0 INT_L_X42Y130/NL1END0 INT_L_X42Y131/NE2A0 INT_R_X43Y130/NE2END_S3_0 INT_R_X43Y131/IMUX8 INT_R_X43Y131/NE2END0 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X42Y129/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y129/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X42Y130/INT_L.NL1END0->>NE2BEG0 INT_R_X43Y131/INT_R.NE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_12_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y132/INT_INTERFACE_WR1END1 BRAM_L_X44Y130/BRAM_WR1END1_2 CLBLL_R_X45Y131/CLBLL_LL_A CLBLL_R_X45Y131/CLBLL_LOGIC_OUTS12 CLBLM_R_X43Y132/CLBLM_IMUX41 CLBLM_R_X43Y132/CLBLM_L_D1 CLBLM_R_X43Y132/CLBLM_WR1END1 INT_L_X44Y131/NW2END_S0_0 INT_L_X44Y132/NW2END0 INT_L_X44Y132/WR1BEG1 INT_R_X43Y132/IMUX41 INT_R_X43Y132/WR1END1 INT_R_X45Y131/LOGIC_OUTS12 INT_R_X45Y131/NW2BEG0 INT_R_X45Y132/NW2A0 
pips: CLBLL_R_X45Y131/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X44Y132/INT_L.NW2END0->>WR1BEG1 INT_R_X43Y132/INT_R.WR1END1->>IMUX41 INT_R_X45Y131/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel324_out - 
wires: BRAM_INT_INTERFACE_L_X44Y132/INT_INTERFACE_EE4B1 BRAM_L_X44Y130/BRAM_EE4B1_2 CLBLL_L_X42Y132/CLBLL_EE4BEG1 CLBLL_R_X45Y131/CLBLL_IMUX11 CLBLL_R_X45Y131/CLBLL_LL_A4 CLBLM_R_X41Y132/CLBLM_EE4BEG1 CLBLM_R_X41Y132/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y132/CLBLM_L_COUT CLBLM_R_X41Y132/CLBLM_L_DMUX CLBLM_R_X43Y132/CLBLM_EE4B1 INT_L_X42Y132/EE4A1 INT_L_X44Y132/EE4C1 INT_R_X41Y132/EE4BEG1 INT_R_X41Y132/LOGIC_OUTS19 INT_R_X43Y132/EE4B1 INT_R_X45Y131/IMUX11 INT_R_X45Y131/SL1END1 INT_R_X45Y132/EE4END1 INT_R_X45Y132/SL1BEG1 
pips: CLBLL_R_X45Y131/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X41Y132/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X41Y132/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X41Y132/INT_R.LOGIC_OUTS19->>EE4BEG1 INT_R_X45Y131/INT_R.SL1END1->>IMUX11 INT_R_X45Y132/INT_R.EE4END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel282_in - 
wires: CLBLL_R_X45Y129/CLBLL_LL_C CLBLL_R_X45Y129/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y131/CLBLL_IMUX4 CLBLL_R_X45Y131/CLBLL_LL_A6 INT_R_X45Y129/LOGIC_OUTS14 INT_R_X45Y129/NN2BEG2 INT_R_X45Y130/NN2A2 INT_R_X45Y131/IMUX4 INT_R_X45Y131/NN2END2 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y131/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X45Y129/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X45Y131/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel329_out - 
wires: CLBLL_R_X45Y130/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y130/CLBLL_L_COUT CLBLL_R_X45Y130/CLBLL_L_DMUX CLBLL_R_X45Y131/CLBLL_IMUX8 CLBLL_R_X45Y131/CLBLL_LL_A5 INT_R_X45Y130/LOGIC_OUTS19 INT_R_X45Y130/NL1BEG0 INT_R_X45Y130/NL1END_S3_0 INT_R_X45Y131/IMUX8 INT_R_X45Y131/NL1END0 
pips: CLBLL_R_X45Y130/CLBLL_R.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_R_X45Y130/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y131/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X45Y130/INT_R.LOGIC_OUTS19->>NL1BEG0 INT_R_X45Y131/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_13_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y131/CLBLL_L_A CLBLM_R_X41Y133/CLBLM_IMUX1 CLBLM_R_X41Y133/CLBLM_M_A3 INT_L_X40Y131/LOGIC_OUTS_L8 INT_L_X40Y131/NR1BEG0 INT_L_X40Y132/NE2BEG0 INT_L_X40Y132/NR1END0 INT_L_X40Y133/NE2A0 INT_R_X41Y132/NE2END_S3_0 INT_R_X41Y133/IMUX1 INT_R_X41Y133/NE2END0 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X40Y131/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X40Y132/INT_L.NR1END0->>NE2BEG0 INT_R_X41Y133/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel356_out - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX26 CLBLL_L_X40Y131/CLBLL_IMUX3 CLBLL_L_X40Y131/CLBLL_L_A2 CLBLL_L_X40Y131/CLBLL_L_B4 CLBLL_L_X40Y131/CLBLL_SE2A1 CLBLM_R_X39Y131/CLBLM_SE2A1 CLBLM_R_X39Y132/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y132/CLBLM_M_COUT CLBLM_R_X39Y132/CLBLM_M_DMUX INT_L_X40Y131/IMUX_L26 INT_L_X40Y131/IMUX_L3 INT_L_X40Y131/SE2END1 INT_R_X39Y131/SE2A1 INT_R_X39Y132/LOGIC_OUTS23 INT_R_X39Y132/SE2BEG1 VBRK_X99Y137/VBRK_SE2A1 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X39Y132/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X39Y132/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X40Y131/INT_L.SE2END1->>IMUX_L26 INT_L_X40Y131/INT_L.SE2END1->>IMUX_L3 INT_R_X39Y132/INT_R.LOGIC_OUTS23->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel2162_in - 
wires: BRAM_INT_INTERFACE_L_X38Y131/INT_INTERFACE_EE2A3 BRAM_L_X38Y130/BRAM_EE2A3_1 CLBLL_L_X40Y131/CLBLL_EE2A3 CLBLL_L_X40Y131/CLBLL_IMUX14 CLBLL_L_X40Y131/CLBLL_IMUX6 CLBLL_L_X40Y131/CLBLL_L_A1 CLBLL_L_X40Y131/CLBLL_L_B1 CLBLM_L_X36Y131/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y131/CLBLM_L_D CLBLM_R_X37Y131/CLBLM_EE2A3 CLBLM_R_X39Y131/CLBLM_EE2A3 INT_L_X36Y131/EE2BEG3 INT_L_X36Y131/LOGIC_OUTS_L11 INT_L_X38Y131/EE2BEG3 INT_L_X38Y131/EE2END3 INT_L_X40Y131/EE2END3 INT_L_X40Y131/IMUX_L14 INT_L_X40Y131/IMUX_L6 INT_R_X37Y131/EE2A3 INT_R_X39Y131/EE2A3 VBRK_X99Y137/VBRK_EE2A3 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X36Y131/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X36Y131/INT_L.LOGIC_OUTS_L11->>EE2BEG3 INT_L_X38Y131/INT_L.EE2END3->>EE2BEG3 INT_L_X40Y131/INT_L.EE2END3->>IMUX_L14 INT_L_X40Y131/INT_L.EE2END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel361_out - 
wires: CLBLL_L_X40Y130/CLBLL_LL_COUT CLBLL_L_X40Y130/CLBLL_LL_DMUX CLBLL_L_X40Y130/CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y131/CLBLL_IMUX16 CLBLL_L_X40Y131/CLBLL_IMUX5 CLBLL_L_X40Y131/CLBLL_L_A6 CLBLL_L_X40Y131/CLBLL_L_B3 INT_L_X40Y130/LOGIC_OUTS_L23 INT_L_X40Y130/NL1BEG0 INT_L_X40Y130/NL1END_S3_0 INT_L_X40Y131/IMUX_L16 INT_L_X40Y131/IMUX_L5 INT_L_X40Y131/NL1BEG_N3 INT_L_X40Y131/NL1END0 
pips: CLBLL_L_X40Y130/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X40Y130/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X40Y130/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X40Y131/INT_L.NL1BEG_N3->>IMUX_L5 INT_L_X40Y131/INT_L.NL1END0->>IMUX_L16 INT_L_X40Y131/INT_L.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][2]_INST_0_i_14_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_EE2BEG1 CLBLL_L_X40Y133/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y133/CLBLL_L_A CLBLL_L_X40Y133/CLBLL_WW2A0 CLBLM_R_X39Y133/CLBLM_EE2BEG1 CLBLM_R_X39Y133/CLBLM_WW2A0 CLBLM_R_X41Y133/CLBLM_IMUX11 CLBLM_R_X41Y133/CLBLM_M_A4 INT_L_X38Y133/ER1BEG1 INT_L_X38Y133/WW2END0 INT_L_X40Y133/EE2A1 INT_L_X40Y133/LOGIC_OUTS_L8 INT_L_X40Y133/WW2BEG0 INT_R_X39Y133/EE2BEG1 INT_R_X39Y133/ER1END1 INT_R_X39Y133/WW2A0 INT_R_X41Y133/EE2END1 INT_R_X41Y133/IMUX11 VBRK_X99Y139/VBRK_EE2BEG1 VBRK_X99Y139/VBRK_WW2A0 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X38Y133/INT_L.WW2END0->>ER1BEG1 INT_L_X40Y133/INT_L.LOGIC_OUTS_L8->>WW2BEG0 INT_R_X39Y133/INT_R.ER1END1->>EE2BEG1 INT_R_X41Y133/INT_R.EE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel348_out - 
wires: BRAM_INT_INTERFACE_L_X38Y132/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y130/BRAM_EE2BEG1_2 CLBLL_L_X40Y133/CLBLL_IMUX10 CLBLL_L_X40Y133/CLBLL_IMUX19 CLBLL_L_X40Y133/CLBLL_L_A4 CLBLL_L_X40Y133/CLBLL_L_B2 CLBLL_L_X40Y133/CLBLL_NE2A1 CLBLM_R_X37Y132/CLBLM_EE2BEG1 CLBLM_R_X37Y132/CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y132/CLBLM_M_COUT CLBLM_R_X37Y132/CLBLM_M_DMUX CLBLM_R_X39Y133/CLBLM_NE2A1 INT_L_X38Y132/EE2A1 INT_L_X40Y133/IMUX_L10 INT_L_X40Y133/IMUX_L19 INT_L_X40Y133/NE2END1 INT_R_X37Y132/EE2BEG1 INT_R_X37Y132/LOGIC_OUTS23 INT_R_X39Y132/EE2END1 INT_R_X39Y132/NE2BEG1 INT_R_X39Y133/NE2A1 VBRK_X99Y139/VBRK_NE2A1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X37Y132/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X37Y132/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X40Y133/INT_L.NE2END1->>IMUX_L10 INT_L_X40Y133/INT_L.NE2END1->>IMUX_L19 INT_R_X37Y132/INT_R.LOGIC_OUTS23->>EE2BEG1 INT_R_X39Y132/INT_R.EE2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel2142_in - 
wires: CLBLL_L_X40Y133/CLBLL_IMUX14 CLBLL_L_X40Y133/CLBLL_IMUX5 CLBLL_L_X40Y133/CLBLL_L_A6 CLBLL_L_X40Y133/CLBLL_L_B1 CLBLL_L_X40Y136/CLBLL_EL1BEG1 CLBLM_R_X39Y136/CLBLM_EL1BEG1 CLBLM_R_X39Y136/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y136/CLBLM_M_C INT_L_X40Y133/IMUX_L14 INT_L_X40Y133/IMUX_L5 INT_L_X40Y133/SR1END2 INT_L_X40Y134/SR1BEG2 INT_L_X40Y134/SS2END1 INT_L_X40Y135/SS2A1 INT_L_X40Y136/EL1END1 INT_L_X40Y136/SS2BEG1 INT_R_X39Y136/EL1BEG1 INT_R_X39Y136/LOGIC_OUTS14 VBRK_X99Y142/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X39Y136/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y133/INT_L.SR1END2->>IMUX_L14 INT_L_X40Y133/INT_L.SR1END2->>IMUX_L5 INT_L_X40Y134/INT_L.SS2END1->>SR1BEG2 INT_L_X40Y136/INT_L.EL1END1->>SS2BEG1 INT_R_X39Y136/INT_R.LOGIC_OUTS14->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel353_out - 
wires: CLBLL_L_X40Y133/CLBLL_IMUX25 CLBLL_L_X40Y133/CLBLL_IMUX3 CLBLL_L_X40Y133/CLBLL_L_A2 CLBLL_L_X40Y133/CLBLL_L_B5 CLBLM_R_X41Y130/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y130/CLBLM_L_COUT CLBLM_R_X41Y130/CLBLM_L_DMUX INT_L_X40Y131/NN2BEG1 INT_L_X40Y131/NW2END1 INT_L_X40Y132/NN2A1 INT_L_X40Y133/IMUX_L25 INT_L_X40Y133/IMUX_L3 INT_L_X40Y133/NN2END1 INT_R_X41Y130/LOGIC_OUTS19 INT_R_X41Y130/NW2BEG1 INT_R_X41Y131/NW2A1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X41Y130/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X41Y130/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y131/INT_L.NW2END1->>NN2BEG1 INT_L_X40Y133/INT_L.NN2END1->>IMUX_L25 INT_L_X40Y133/INT_L.NN2END1->>IMUX_L3 INT_R_X41Y130/INT_R.LOGIC_OUTS19->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][2]_INST_0_i_15_n_0 - 
wires: CLBLL_L_X40Y135/CLBLL_LL_B CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y135/CLBLL_EE2A1 CLBLL_L_X42Y135/CLBLL_IMUX37 CLBLL_L_X42Y135/CLBLL_L_D4 CLBLM_R_X41Y135/CLBLM_EE2A1 INT_L_X40Y135/EE2BEG1 INT_L_X40Y135/LOGIC_OUTS_L13 INT_L_X42Y135/BYP_ALT5 INT_L_X42Y135/BYP_BOUNCE5 INT_L_X42Y135/EE2END1 INT_L_X42Y135/IMUX_L37 INT_R_X41Y135/EE2A1 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X40Y135/INT_L.LOGIC_OUTS_L13->>EE2BEG1 INT_L_X42Y135/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X42Y135/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X42Y135/INT_L.EE2END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel316_out - 
wires: CLBLL_L_X40Y135/CLBLL_IMUX27 CLBLL_L_X40Y135/CLBLL_LL_B4 CLBLL_L_X40Y137/CLBLL_LL_COUT CLBLL_L_X40Y137/CLBLL_LL_DMUX CLBLL_L_X40Y137/CLBLL_LOGIC_OUTS23 INT_L_X40Y135/IMUX_L27 INT_L_X40Y135/SS2END1 INT_L_X40Y136/SS2A1 INT_L_X40Y137/LOGIC_OUTS_L23 INT_L_X40Y137/SS2BEG1 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X40Y137/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X40Y137/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y135/INT_L.SS2END1->>IMUX_L27 INT_L_X40Y137/INT_L.LOGIC_OUTS_L23->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel262_in - 
wires: BRAM_INT_INTERFACE_L_X38Y135/INT_INTERFACE_EL1BEG0 BRAM_L_X38Y135/BRAM_EL1BEG0_0 CLBLL_L_X40Y135/CLBLL_IMUX15 CLBLL_L_X40Y135/CLBLL_LL_B1 CLBLL_L_X40Y135/CLBLL_NE2A3 CLBLM_R_X37Y135/CLBLM_EL1BEG0 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y135/CLBLM_M_DMUX CLBLM_R_X39Y135/CLBLM_NE2A3 INT_L_X38Y134/EL1BEG3 INT_L_X38Y134/EL1END_S3_0 INT_L_X38Y135/EL1BEG_N3 INT_L_X38Y135/EL1END0 INT_L_X40Y135/IMUX_L15 INT_L_X40Y135/NE2END3 INT_R_X37Y135/EL1BEG0 INT_R_X37Y135/LOGIC_OUTS23 INT_R_X39Y134/EL1END3 INT_R_X39Y134/NE2BEG3 INT_R_X39Y135/NE2A3 VBRK_X99Y141/VBRK_NE2A3 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X37Y135/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X38Y135/INT_L.EL1END0->>EL1BEG_N3 INT_L_X40Y135/INT_L.NE2END3->>IMUX_L15 INT_R_X37Y135/INT_R.LOGIC_OUTS23->>EL1BEG0 INT_R_X39Y134/INT_R.EL1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel321_out - 
wires: CLBLL_L_X40Y135/CLBLL_IMUX12 CLBLL_L_X40Y135/CLBLL_LL_B6 CLBLM_R_X41Y135/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y135/CLBLM_L_COUT CLBLM_R_X41Y135/CLBLM_L_DMUX INT_L_X40Y135/IMUX_L12 INT_L_X40Y135/WR1END2 INT_R_X41Y135/LOGIC_OUTS19 INT_R_X41Y135/WR1BEG2 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X41Y135/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X41Y135/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y135/INT_L.WR1END2->>IMUX_L12 INT_R_X41Y135/INT_R.LOGIC_OUTS19->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_35_n_0 - 
wires: CLBLM_R_X41Y136/CLBLM_IMUX42 CLBLM_R_X41Y136/CLBLM_L_D6 CLBLM_R_X41Y137/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y137/CLBLM_L_C INT_R_X41Y136/IMUX42 INT_R_X41Y136/SR1BEG_S0 INT_R_X41Y136/SR1END3 INT_R_X41Y137/LOGIC_OUTS10 INT_R_X41Y137/SR1BEG3 INT_R_X41Y137/SR1END_N3_3 
pips: CLBLM_R_X41Y136/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y137/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X41Y136/INT_R.SR1BEG_S0->>IMUX42 INT_R_X41Y136/INT_R.SR1END3->>SR1BEG_S0 INT_R_X41Y137/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_36_n_0 - 
wires: CLBLM_R_X41Y136/CLBLM_IMUX30 CLBLM_R_X41Y136/CLBLM_L_C5 CLBLM_R_X41Y137/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y137/CLBLM_L_D INT_R_X41Y136/IMUX30 INT_R_X41Y136/SL1END3 INT_R_X41Y137/LOGIC_OUTS11 INT_R_X41Y137/SL1BEG3 
pips: CLBLM_R_X41Y136/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y137/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X41Y136/INT_R.SL1END3->>IMUX30 INT_R_X41Y137/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_37_n_0 - 
wires: CLBLM_R_X41Y136/CLBLM_IMUX13 CLBLM_R_X41Y136/CLBLM_LOGIC_OUTS22 CLBLM_R_X41Y136/CLBLM_L_B6 CLBLM_R_X41Y136/CLBLM_M_C CLBLM_R_X41Y136/CLBLM_M_CMUX INT_R_X41Y136/IMUX13 INT_R_X41Y136/LOGIC_OUTS22 INT_R_X41Y136/NL1BEG_N3 
pips: CLBLM_R_X41Y136/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X41Y136/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X41Y136/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X41Y136/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X41Y136/INT_R.NL1BEG_N3->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_38_n_0 - 
wires: CLBLM_R_X41Y136/CLBLM_IMUX5 CLBLM_R_X41Y136/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y136/CLBLM_L_A6 CLBLM_R_X41Y136/CLBLM_M_D INT_R_X41Y136/FAN_ALT3 INT_R_X41Y136/FAN_BOUNCE3 INT_R_X41Y136/IMUX5 INT_R_X41Y136/LOGIC_OUTS15 
pips: CLBLM_R_X41Y136/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y136/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X41Y136/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y136/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X41Y136/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_20_n_0 - 
wires: CLBLM_R_X49Y135/CLBLM_IMUX32 CLBLM_R_X49Y135/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y135/CLBLM_M_A CLBLM_R_X49Y135/CLBLM_M_C1 INT_R_X49Y135/IMUX32 INT_R_X49Y135/LOGIC_OUTS12 
pips: CLBLM_R_X49Y135/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y135/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X49Y135/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_21_n_0 - 
wires: CLBLM_R_X49Y135/CLBLM_IMUX35 CLBLM_R_X49Y135/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y135/CLBLM_M_B CLBLM_R_X49Y135/CLBLM_M_C6 INT_R_X49Y135/IMUX35 INT_R_X49Y135/LOGIC_OUTS13 
pips: CLBLM_R_X49Y135/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y135/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X49Y135/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_39_n_0 - 
wires: CLBLM_R_X47Y134/CLBLM_IMUX46 CLBLM_R_X47Y134/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y134/CLBLM_L_D5 CLBLM_R_X47Y134/CLBLM_M_A INT_R_X47Y134/IMUX46 INT_R_X47Y134/LOGIC_OUTS12 INT_R_X47Y134/NL1BEG_N3 
pips: CLBLM_R_X47Y134/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y134/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X47Y134/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X47Y134/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_40_n_0 - 
wires: CLBLM_R_X47Y134/CLBLM_IMUX34 CLBLM_R_X47Y134/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y134/CLBLM_L_C6 CLBLM_R_X47Y134/CLBLM_M_B CLBLM_R_X47Y134/CLBLM_M_BMUX INT_R_X47Y134/IMUX34 INT_R_X47Y134/LOGIC_OUTS21 INT_R_X47Y134/SR1BEG_S0 
pips: CLBLM_R_X47Y134/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y134/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X47Y134/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y134/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X47Y134/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_41_n_0 - 
wires: CLBLM_R_X47Y134/CLBLM_IMUX25 CLBLM_R_X47Y134/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y134/CLBLM_L_B5 CLBLM_R_X47Y134/CLBLM_M_C INT_R_X47Y133/FAN_BOUNCE_S3_6 INT_R_X47Y134/FAN_ALT6 INT_R_X47Y134/FAN_ALT7 INT_R_X47Y134/FAN_BOUNCE6 INT_R_X47Y134/FAN_BOUNCE7 INT_R_X47Y134/IMUX25 INT_R_X47Y134/LOGIC_OUTS14 
pips: CLBLM_R_X47Y134/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y134/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y134/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X47Y134/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y134/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X47Y134/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X47Y134/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_42_n_0 - 
wires: CLBLM_R_X47Y134/CLBLM_IMUX5 CLBLM_R_X47Y134/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y134/CLBLM_L_A6 CLBLM_R_X47Y134/CLBLM_M_D INT_R_X47Y134/FAN_ALT3 INT_R_X47Y134/FAN_BOUNCE3 INT_R_X47Y134/IMUX5 INT_R_X47Y134/LOGIC_OUTS15 
pips: CLBLM_R_X47Y134/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y134/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X47Y134/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y134/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X47Y134/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_47_n_0 - 
wires: CLBLM_R_X43Y129/CLBLM_IMUX24 CLBLM_R_X43Y129/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y129/CLBLM_M_A CLBLM_R_X43Y129/CLBLM_M_B5 INT_R_X43Y129/IMUX24 INT_R_X43Y129/LOGIC_OUTS12 
pips: CLBLM_R_X43Y129/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y129/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X43Y129/INT_R.LOGIC_OUTS12->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_48_n_0 - 
wires: CLBLM_R_X43Y129/CLBLM_IMUX17 CLBLM_R_X43Y129/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y129/CLBLM_L_A CLBLM_R_X43Y129/CLBLM_M_B3 INT_R_X43Y129/IMUX17 INT_R_X43Y129/LOGIC_OUTS8 
pips: CLBLM_R_X43Y129/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y129/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y129/INT_R.LOGIC_OUTS8->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_57_n_0 - 
wires: CLBLL_R_X45Y129/CLBLL_IMUX32 CLBLL_R_X45Y129/CLBLL_LL_A CLBLL_R_X45Y129/CLBLL_LL_C1 CLBLL_R_X45Y129/CLBLL_LOGIC_OUTS12 INT_R_X45Y129/IMUX32 INT_R_X45Y129/LOGIC_OUTS12 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X45Y129/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y129/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_58_n_0 - 
wires: CLBLL_R_X45Y129/CLBLL_IMUX35 CLBLL_R_X45Y129/CLBLL_LL_B CLBLL_R_X45Y129/CLBLL_LL_C6 CLBLL_R_X45Y129/CLBLL_LOGIC_OUTS13 INT_R_X45Y129/IMUX35 INT_R_X45Y129/LOGIC_OUTS13 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X45Y129/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X45Y129/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_61_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_62_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_63_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_64_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_65_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_66_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_67_n_0 - 
wires: CLBLM_R_X37Y135/CLBLM_IMUX47 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y135/CLBLM_M_B CLBLM_R_X37Y135/CLBLM_M_BMUX CLBLM_R_X37Y135/CLBLM_M_D5 INT_R_X37Y135/IMUX47 INT_R_X37Y135/LOGIC_OUTS21 
pips: CLBLM_R_X37Y135/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y135/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X37Y135/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X37Y135/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_68_n_0 - 
wires: CLBLM_R_X37Y135/CLBLM_IMUX44 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS14 CLBLM_R_X37Y135/CLBLM_M_C CLBLM_R_X37Y135/CLBLM_M_D4 INT_R_X37Y135/IMUX44 INT_R_X37Y135/LOGIC_OUTS14 
pips: CLBLM_R_X37Y135/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X37Y135/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X37Y135/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_69_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_70_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_71_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_72_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_4_n_0 - 
wires: CLBLM_R_X41Y129/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y129/CLBLM_L_C CLBLM_R_X41Y132/CLBLM_IMUX47 CLBLM_R_X41Y132/CLBLM_M_D5 CLBLM_R_X41Y133/CLBLM_IMUX4 CLBLM_R_X41Y133/CLBLM_M_A6 INT_R_X41Y129/LOGIC_OUTS10 INT_R_X41Y129/NN2BEG2 INT_R_X41Y130/NN2A2 INT_R_X41Y131/NN2BEG2 INT_R_X41Y131/NN2END2 INT_R_X41Y131/NR1BEG2 INT_R_X41Y132/BYP_ALT3 INT_R_X41Y132/BYP_BOUNCE3 INT_R_X41Y132/IMUX47 INT_R_X41Y132/NN2A2 INT_R_X41Y132/NR1END2 INT_R_X41Y133/BYP_BOUNCE_N3_3 INT_R_X41Y133/IMUX4 INT_R_X41Y133/NN2END2 
pips: CLBLM_R_X41Y129/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X41Y129/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X41Y131/INT_R.NN2END2->>NN2BEG2 INT_R_X41Y131/INT_R.NN2END2->>NR1BEG2 INT_R_X41Y132/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X41Y132/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X41Y132/INT_R.NR1END2->>BYP_ALT3 INT_R_X41Y133/INT_R.NN2END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hsel][3]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X42Y131/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y131/CLBLL_L_C CLBLL_L_X42Y133/CLBLL_WR1END3 CLBLL_L_X42Y134/CLBLL_IMUX9 CLBLL_L_X42Y134/CLBLL_L_A5 CLBLM_R_X41Y133/CLBLM_IMUX7 CLBLM_R_X41Y133/CLBLM_M_A1 CLBLM_R_X41Y133/CLBLM_WR1END3 INT_L_X42Y131/LOGIC_OUTS_L10 INT_L_X42Y131/NN2BEG2 INT_L_X42Y132/NN2A2 INT_L_X42Y133/NL1BEG1 INT_L_X42Y133/NN2END2 INT_L_X42Y133/WR1BEG3 INT_L_X42Y134/IMUX_L9 INT_L_X42Y134/NL1END1 INT_R_X41Y133/IMUX7 INT_R_X41Y133/WR1END3 
pips: CLBLL_L_X42Y131/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X42Y131/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X42Y133/INT_L.NN2END2->>NL1BEG1 INT_L_X42Y133/INT_L.NN2END2->>WR1BEG3 INT_L_X42Y134/INT_L.NL1END1->>IMUX_L9 INT_R_X41Y133/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][2]_INST_0_i_73_n_0 - 
wires: CLBLM_R_X43Y132/CLBLM_IMUX43 CLBLM_R_X43Y132/CLBLM_M_D6 CLBLM_R_X43Y133/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y133/CLBLM_M_A INT_R_X43Y132/IMUX43 INT_R_X43Y132/SR1END1 INT_R_X43Y133/LOGIC_OUTS12 INT_R_X43Y133/SR1BEG1 
pips: CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y133/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X43Y132/INT_R.SR1END1->>IMUX43 INT_R_X43Y133/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_74_n_0 - 
wires: CLBLM_R_X43Y132/CLBLM_IMUX35 CLBLM_R_X43Y132/CLBLM_M_C6 CLBLM_R_X43Y133/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y133/CLBLM_M_B INT_R_X43Y132/IMUX35 INT_R_X43Y132/SL1END1 INT_R_X43Y133/LOGIC_OUTS13 INT_R_X43Y133/SL1BEG1 
pips: CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y133/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y132/INT_R.SL1END1->>IMUX35 INT_R_X43Y133/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_75_n_0 - 
wires: CLBLM_R_X43Y132/CLBLM_IMUX12 CLBLM_R_X43Y132/CLBLM_M_B6 CLBLM_R_X43Y133/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y133/CLBLM_M_C INT_R_X43Y132/IMUX12 INT_R_X43Y132/SL1END2 INT_R_X43Y133/LOGIC_OUTS14 INT_R_X43Y133/SL1BEG2 
pips: CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X43Y133/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y132/INT_R.SL1END2->>IMUX12 INT_R_X43Y133/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_76_n_0 - 
wires: CLBLM_R_X43Y132/CLBLM_IMUX4 CLBLM_R_X43Y132/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y132/CLBLM_L_A CLBLM_R_X43Y132/CLBLM_M_A6 INT_R_X43Y132/FAN_ALT1 INT_R_X43Y132/FAN_BOUNCE1 INT_R_X43Y132/IMUX4 INT_R_X43Y132/LOGIC_OUTS8 INT_R_X43Y132/NL1BEG_N3 
pips: CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X43Y132/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X43Y132/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y132/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X43Y132/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X43Y132/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_77_n_0 - 
wires: CLBLL_L_X42Y129/CLBLL_IMUX42 CLBLL_L_X42Y129/CLBLL_L_D6 CLBLL_L_X42Y130/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y130/CLBLL_L_A INT_L_X42Y129/FAN_ALT1 INT_L_X42Y129/FAN_BOUNCE1 INT_L_X42Y129/FAN_BOUNCE_S3_4 INT_L_X42Y129/IMUX_L42 INT_L_X42Y130/FAN_ALT4 INT_L_X42Y130/FAN_BOUNCE4 INT_L_X42Y130/LOGIC_OUTS_L8 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y130/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y129/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y129/INT_L.FAN_BOUNCE1->>IMUX_L42 INT_L_X42Y129/INT_L.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_L_X42Y130/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X42Y130/INT_L.LOGIC_OUTS_L8->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_78_n_0 - 
wires: CLBLL_L_X42Y129/CLBLL_ER1BEG1 CLBLL_L_X42Y129/CLBLL_IMUX34 CLBLL_L_X42Y129/CLBLL_L_C6 CLBLM_R_X41Y129/CLBLM_ER1BEG1 CLBLM_R_X41Y129/CLBLM_LOGIC_OUTS8 CLBLM_R_X41Y129/CLBLM_L_A INT_L_X42Y129/ER1END1 INT_L_X42Y129/IMUX_L34 INT_R_X41Y129/ER1BEG1 INT_R_X41Y129/LOGIC_OUTS8 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X41Y129/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X42Y129/INT_L.ER1END1->>IMUX_L34 INT_R_X41Y129/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_79_n_0 - 
wires: CLBLL_L_X42Y129/CLBLL_IMUX13 CLBLL_L_X42Y129/CLBLL_LL_A CLBLL_L_X42Y129/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y129/CLBLL_L_B6 INT_L_X42Y129/IMUX_L13 INT_L_X42Y129/LOGIC_OUTS_L12 INT_L_X42Y129/NL1BEG_N3 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y129/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X42Y129/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X42Y129/INT_L.NL1BEG_N3->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_80_n_0 - 
wires: CLBLL_L_X42Y129/CLBLL_ER1BEG2 CLBLL_L_X42Y129/CLBLL_IMUX5 CLBLL_L_X42Y129/CLBLL_L_A6 CLBLM_R_X41Y129/CLBLM_ER1BEG2 CLBLM_R_X41Y129/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y129/CLBLM_L_B INT_L_X42Y129/ER1END2 INT_L_X42Y129/IMUX_L5 INT_R_X41Y129/ER1BEG2 INT_R_X41Y129/LOGIC_OUTS9 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X41Y129/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X42Y129/INT_L.ER1END2->>IMUX_L5 INT_R_X41Y129/INT_R.LOGIC_OUTS9->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_81_n_0 - 
wires: CLBLM_R_X41Y132/CLBLM_IMUX42 CLBLM_R_X41Y132/CLBLM_L_D6 CLBLM_R_X41Y133/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y133/CLBLM_M_B INT_R_X41Y132/IMUX42 INT_R_X41Y132/SL1END1 INT_R_X41Y133/LOGIC_OUTS13 INT_R_X41Y133/SL1BEG1 
pips: CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X41Y133/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y132/INT_R.SL1END1->>IMUX42 INT_R_X41Y133/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_82_n_0 - 
wires: CLBLM_R_X41Y132/CLBLM_IMUX30 CLBLM_R_X41Y132/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y132/CLBLM_L_C5 CLBLM_R_X41Y132/CLBLM_M_A INT_R_X41Y132/IMUX30 INT_R_X41Y132/LOGIC_OUTS12 INT_R_X41Y132/NL1BEG_N3 
pips: CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y132/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y132/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X41Y132/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_83_n_0 - 
wires: CLBLM_R_X41Y132/CLBLM_IMUX25 CLBLM_R_X41Y132/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y132/CLBLM_L_B5 CLBLM_R_X41Y132/CLBLM_M_B INT_R_X41Y131/FAN_BOUNCE_S3_6 INT_R_X41Y132/FAN_ALT6 INT_R_X41Y132/FAN_BOUNCE6 INT_R_X41Y132/IMUX25 INT_R_X41Y132/LOGIC_OUTS13 
pips: CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y132/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y132/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y132/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X41Y132/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_84_n_0 - 
wires: CLBLM_R_X41Y132/CLBLM_IMUX5 CLBLM_R_X41Y132/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y132/CLBLM_L_A6 CLBLM_R_X41Y132/CLBLM_M_C INT_R_X41Y132/FAN_BOUNCE_S3_4 INT_R_X41Y132/IMUX5 INT_R_X41Y132/LOGIC_OUTS14 INT_R_X41Y132/NL1BEG1 INT_R_X41Y133/FAN_ALT4 INT_R_X41Y133/FAN_BOUNCE4 INT_R_X41Y133/NL1END1 
pips: CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y132/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X41Y132/INT_R.FAN_BOUNCE_S3_4->>IMUX5 INT_R_X41Y132/INT_R.LOGIC_OUTS14->>NL1BEG1 INT_R_X41Y133/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y133/INT_R.NL1END1->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_85_n_0 - 
wires: CLBLL_R_X45Y130/CLBLL_IMUX46 CLBLL_R_X45Y130/CLBLL_LL_A CLBLL_R_X45Y130/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y130/CLBLL_L_D5 INT_R_X45Y130/IMUX46 INT_R_X45Y130/LOGIC_OUTS12 INT_R_X45Y130/NL1BEG_N3 
pips: CLBLL_R_X45Y130/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y130/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y130/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X45Y130/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_86_n_0 - 
wires: CLBLL_R_X45Y130/CLBLL_IMUX34 CLBLL_R_X45Y130/CLBLL_LL_B CLBLL_R_X45Y130/CLBLL_LL_BMUX CLBLL_R_X45Y130/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y130/CLBLL_L_C6 INT_R_X45Y130/IMUX34 INT_R_X45Y130/LOGIC_OUTS21 INT_R_X45Y130/SR1BEG_S0 
pips: CLBLL_R_X45Y130/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y130/CLBLL_R.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_R_X45Y130/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X45Y130/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X45Y130/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_87_n_0 - 
wires: CLBLL_R_X45Y130/CLBLL_IMUX25 CLBLL_R_X45Y130/CLBLL_LL_C CLBLL_R_X45Y130/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y130/CLBLL_L_B5 INT_R_X45Y129/FAN_BOUNCE_S3_6 INT_R_X45Y130/FAN_ALT6 INT_R_X45Y130/FAN_ALT7 INT_R_X45Y130/FAN_BOUNCE6 INT_R_X45Y130/FAN_BOUNCE7 INT_R_X45Y130/IMUX25 INT_R_X45Y130/LOGIC_OUTS14 
pips: CLBLL_R_X45Y130/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y130/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X45Y130/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y130/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X45Y130/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X45Y130/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X45Y130/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_88_n_0 - 
wires: CLBLL_R_X45Y130/CLBLL_IMUX5 CLBLL_R_X45Y130/CLBLL_LL_D CLBLL_R_X45Y130/CLBLL_LOGIC_OUTS15 CLBLL_R_X45Y130/CLBLL_L_A6 INT_R_X45Y130/FAN_ALT3 INT_R_X45Y130/FAN_BOUNCE3 INT_R_X45Y130/IMUX5 INT_R_X45Y130/LOGIC_OUTS15 
pips: CLBLL_R_X45Y130/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y130/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X45Y130/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X45Y130/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X45Y130/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_89_n_0 - 
wires: CLBLL_L_X40Y137/CLBLL_ER1BEG3 CLBLL_L_X40Y137/CLBLL_IMUX47 CLBLL_L_X40Y137/CLBLL_LL_D5 CLBLM_R_X39Y137/CLBLM_ER1BEG3 CLBLM_R_X39Y137/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y137/CLBLM_L_C INT_L_X40Y137/ER1END3 INT_L_X40Y137/IMUX_L47 INT_L_X40Y138/ER1END_N3_3 INT_R_X39Y137/ER1BEG3 INT_R_X39Y137/LOGIC_OUTS10 VBRK_X99Y143/VBRK_ER1BEG3 
pips: CLBLL_L_X40Y137/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X39Y137/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y137/INT_L.ER1END3->>IMUX_L47 INT_R_X39Y137/INT_R.LOGIC_OUTS10->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_90_n_0 - 
wires: CLBLL_L_X40Y137/CLBLL_IMUX31 CLBLL_L_X40Y137/CLBLL_LL_C5 CLBLL_L_X40Y137/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y137/CLBLL_L_B INT_L_X40Y137/IMUX_L31 INT_L_X40Y137/LOGIC_OUTS_L9 INT_L_X40Y137/NL1BEG0 INT_L_X40Y137/NL1END_S3_0 INT_L_X40Y138/NL1END0 
pips: CLBLL_L_X40Y137/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y137/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X40Y137/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X40Y137/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_91_n_0 - 
wires: CLBLL_L_X40Y137/CLBLL_IMUX24 CLBLL_L_X40Y137/CLBLL_LL_B5 CLBLL_L_X40Y137/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y137/CLBLL_L_C INT_L_X40Y136/SR1END3 INT_L_X40Y137/IMUX_L24 INT_L_X40Y137/LOGIC_OUTS_L10 INT_L_X40Y137/SR1BEG3 INT_L_X40Y137/SR1END_N3_3 
pips: CLBLL_L_X40Y137/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y137/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y137/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X40Y137/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_92_n_0 - 
wires: CLBLL_L_X40Y137/CLBLL_IMUX4 CLBLL_L_X40Y137/CLBLL_LL_A6 CLBLL_L_X40Y137/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y137/CLBLL_L_D INT_L_X40Y137/FAN_ALT1 INT_L_X40Y137/FAN_BOUNCE1 INT_L_X40Y137/IMUX_L4 INT_L_X40Y137/LOGIC_OUTS_L11 
pips: CLBLL_L_X40Y137/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y137/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X40Y137/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y137/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X40Y137/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_93_n_0 - 
wires: CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y134/CLBLM_L_B CLBLM_R_X41Y135/CLBLM_IMUX42 CLBLM_R_X41Y135/CLBLM_L_D6 INT_R_X41Y134/LOGIC_OUTS9 INT_R_X41Y134/NR1BEG1 INT_R_X41Y135/IMUX42 INT_R_X41Y135/NR1END1 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X41Y134/INT_R.LOGIC_OUTS9->>NR1BEG1 INT_R_X41Y135/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_94_n_0 - 
wires: CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y134/CLBLM_L_C CLBLM_R_X41Y135/CLBLM_IMUX34 CLBLM_R_X41Y135/CLBLM_L_C6 INT_R_X41Y134/LOGIC_OUTS10 INT_R_X41Y134/NL1BEG1 INT_R_X41Y135/IMUX34 INT_R_X41Y135/NL1END1 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_R_X41Y134/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X41Y135/INT_R.NL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_95_n_0 - 
wires: CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y134/CLBLM_L_D CLBLM_R_X41Y135/CLBLM_IMUX13 CLBLM_R_X41Y135/CLBLM_L_B6 INT_L_X40Y135/EL1BEG2 INT_L_X40Y135/NW2END3 INT_R_X41Y134/LOGIC_OUTS11 INT_R_X41Y134/NW2BEG3 INT_R_X41Y135/EL1END2 INT_R_X41Y135/IMUX13 INT_R_X41Y135/NW2A3 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X40Y135/INT_L.NW2END3->>EL1BEG2 INT_R_X41Y134/INT_R.LOGIC_OUTS11->>NW2BEG3 INT_R_X41Y135/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][2]_INST_0_i_96_n_0 - 
wires: CLBLM_R_X41Y135/CLBLM_IMUX5 CLBLM_R_X41Y135/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y135/CLBLM_L_A6 CLBLM_R_X41Y135/CLBLM_M_A INT_R_X41Y135/IMUX5 INT_R_X41Y135/LOGIC_OUTS12 INT_R_X41Y135/NL1BEG_N3 
pips: CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y135/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y135/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X41Y135/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_IMUX36 CLBLL_L_X40Y133/CLBLL_LL_A CLBLL_L_X40Y133/CLBLL_LL_AMUX CLBLL_L_X40Y133/CLBLL_LOGIC_OUTS20 CLBLL_L_X40Y133/CLBLL_L_D2 INT_L_X40Y133/IMUX_L36 INT_L_X40Y133/LOGIC_OUTS_L20 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X40Y133/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X40Y133/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y133/INT_L.LOGIC_OUTS_L20->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y132/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y132/CLBLL_L_C CLBLL_L_X40Y133/CLBLL_IMUX37 CLBLL_L_X40Y133/CLBLL_L_D4 INT_L_X40Y132/LOGIC_OUTS_L10 INT_L_X40Y132/NR1BEG2 INT_L_X40Y133/IMUX_L37 INT_L_X40Y133/NR1END2 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 INT_L_X40Y132/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X40Y133/INT_L.NR1END2->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_IMUX41 CLBLL_L_X40Y133/CLBLL_L_D1 CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y135/CLBLL_L_C CLBLL_L_X40Y135/CLBLL_L_CMUX INT_L_X40Y133/IMUX_L41 INT_L_X40Y133/SS2END0 INT_L_X40Y134/SS2A0 INT_L_X40Y135/LOGIC_OUTS_L18 INT_L_X40Y135/SS2BEG0 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y135/CLBLL_L.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_L_X40Y135/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_L_X40Y133/INT_L.SS2END0->>IMUX_L41 INT_L_X40Y135/INT_L.LOGIC_OUTS_L18->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_IMUX1 CLBLL_L_X40Y133/CLBLL_LL_A3 CLBLL_L_X40Y134/CLBLL_LL_A CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS12 INT_L_X40Y133/IMUX_L1 INT_L_X40Y133/SL1END0 INT_L_X40Y134/LOGIC_OUTS_L12 INT_L_X40Y134/SL1BEG0 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y134/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X40Y133/INT_L.SL1END0->>IMUX_L1 INT_L_X40Y134/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_5_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_LL_C CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y133/CLBLL_IMUX4 CLBLL_L_X40Y133/CLBLL_LL_A6 INT_L_X40Y131/LOGIC_OUTS_L14 INT_L_X40Y131/NN2BEG2 INT_L_X40Y132/NN2A2 INT_L_X40Y133/IMUX_L4 INT_L_X40Y133/NN2END2 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X40Y131/INT_L.LOGIC_OUTS_L14->>NN2BEG2 INT_L_X40Y133/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_6_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_IMUX11 CLBLL_L_X40Y133/CLBLL_LL_A4 CLBLL_L_X40Y133/CLBLL_LL_B CLBLL_L_X40Y133/CLBLL_LOGIC_OUTS13 INT_L_X40Y133/IMUX_L11 INT_L_X40Y133/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y133/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y133/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_ER1BEG0 CLBLL_L_X40Y133/CLBLL_IMUX2 CLBLL_L_X40Y133/CLBLL_LL_A2 CLBLL_L_X40Y133/CLBLL_WW4END3 CLBLL_L_X42Y133/CLBLL_WW4B3 CLBLM_R_X39Y133/CLBLM_ER1BEG0 CLBLM_R_X39Y133/CLBLM_WW4END3 CLBLM_R_X41Y133/CLBLM_WW4B3 CLBLM_R_X43Y133/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y133/CLBLM_L_D CLBLM_R_X43Y135/CLBLM_IMUX37 CLBLM_R_X43Y135/CLBLM_L_D4 INT_L_X40Y133/ER1END0 INT_L_X40Y133/IMUX_L2 INT_L_X40Y133/WW4C3 INT_L_X42Y133/WW4A3 INT_R_X39Y132/ER1BEG_S0 INT_R_X39Y132/SR1END3 INT_R_X39Y133/ER1BEG0 INT_R_X39Y133/SR1BEG3 INT_R_X39Y133/SR1END_N3_3 INT_R_X39Y133/WW4END3 INT_R_X41Y133/WW4B3 INT_R_X43Y133/LOGIC_OUTS11 INT_R_X43Y133/NN2BEG3 INT_R_X43Y133/WW4BEG3 INT_R_X43Y134/NN2A3 INT_R_X43Y135/IMUX37 INT_R_X43Y135/NN2END3 VBRK_X99Y139/VBRK_ER1BEG0 VBRK_X99Y139/VBRK_WW4END3 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X43Y133/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X40Y133/INT_L.ER1END0->>IMUX_L2 INT_R_X39Y132/INT_R.SR1END3->>ER1BEG_S0 INT_R_X39Y133/INT_R.WW4END3->>SR1BEG3 INT_R_X43Y133/INT_R.LOGIC_OUTS11->>NN2BEG3 INT_R_X43Y133/INT_R.LOGIC_OUTS11->>WW4BEG3 INT_R_X43Y135/INT_R.NN2END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel315_out - 
wires: CLBLL_L_X40Y135/CLBLL_IMUX30 CLBLL_L_X40Y135/CLBLL_IMUX39 CLBLL_L_X40Y135/CLBLL_L_C5 CLBLL_L_X40Y135/CLBLL_L_D3 CLBLL_L_X40Y136/CLBLL_LL_COUT CLBLL_L_X40Y136/CLBLL_LL_DMUX CLBLL_L_X40Y136/CLBLL_LOGIC_OUTS23 INT_L_X40Y135/BYP_ALT3 INT_L_X40Y135/BYP_BOUNCE3 INT_L_X40Y135/IMUX_L30 INT_L_X40Y135/IMUX_L39 INT_L_X40Y135/SR1END2 INT_L_X40Y136/BYP_BOUNCE_N3_3 INT_L_X40Y136/LOGIC_OUTS_L23 INT_L_X40Y136/SR1BEG2 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y136/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X40Y136/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y135/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X40Y135/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X40Y135/INT_L.SR1END2->>BYP_ALT3 INT_L_X40Y135/INT_L.SR1END2->>IMUX_L30 INT_L_X40Y136/INT_L.LOGIC_OUTS_L23->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][3]_INST_0_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel259_in - 
wires: BRAM_INT_INTERFACE_L_X38Y134/INT_INTERFACE_EE2A3 BRAM_L_X38Y130/BRAM_EE2A3_4 CLBLL_L_X40Y135/CLBLL_IMUX20 CLBLL_L_X40Y135/CLBLL_IMUX36 CLBLL_L_X40Y135/CLBLL_L_C2 CLBLL_L_X40Y135/CLBLL_L_D2 CLBLL_L_X40Y135/CLBLL_NE2A2 CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y134/CLBLM_L_D CLBLM_R_X37Y134/CLBLM_EE2A3 CLBLM_R_X39Y135/CLBLM_NE2A2 INT_L_X36Y134/EE2BEG3 INT_L_X36Y134/LOGIC_OUTS_L11 INT_L_X38Y134/EE2END3 INT_L_X38Y134/EL1BEG2 INT_L_X40Y135/IMUX_L20 INT_L_X40Y135/IMUX_L36 INT_L_X40Y135/NE2END2 INT_R_X37Y134/EE2A3 INT_R_X39Y134/EL1END2 INT_R_X39Y134/NE2BEG2 INT_R_X39Y135/NE2A2 VBRK_X99Y141/VBRK_NE2A2 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X36Y134/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X36Y134/INT_L.LOGIC_OUTS_L11->>EE2BEG3 INT_L_X38Y134/INT_L.EE2END3->>EL1BEG2 INT_L_X40Y135/INT_L.NE2END2->>IMUX_L20 INT_L_X40Y135/INT_L.NE2END2->>IMUX_L36 INT_R_X39Y134/INT_R.EL1END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][3]_INST_0_i_30_n_0 - 
wires: CLBLM_L_X36Y134/CLBLM_IMUX39 CLBLM_L_X36Y134/CLBLM_L_D3 CLBLM_L_X36Y135/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y135/CLBLM_L_D INT_L_X36Y134/IMUX_L39 INT_L_X36Y134/SL1END3 INT_L_X36Y135/LOGIC_OUTS_L11 INT_L_X36Y135/SL1BEG3 
pips: CLBLM_L_X36Y134/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y135/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X36Y134/INT_L.SL1END3->>IMUX_L39 INT_L_X36Y135/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_31_n_0 - 
wires: CLBLM_L_X36Y134/CLBLM_IMUX36 CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y134/CLBLM_L_D2 CLBLM_L_X36Y134/CLBLM_M_C INT_L_X36Y134/IMUX_L36 INT_L_X36Y134/LOGIC_OUTS_L14 
pips: CLBLM_L_X36Y134/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X36Y134/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y134/INT_L.LOGIC_OUTS_L14->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel322_out - 
wires: CLBLL_L_X40Y135/CLBLL_IMUX34 CLBLL_L_X40Y135/CLBLL_IMUX46 CLBLL_L_X40Y135/CLBLL_L_C6 CLBLL_L_X40Y135/CLBLL_L_D5 CLBLL_L_X42Y130/CLBLL_NW4A2 CLBLM_R_X41Y130/CLBLM_NW4A2 CLBLM_R_X43Y131/CLBLM_LOGIC_OUTS19 CLBLM_R_X43Y131/CLBLM_L_COUT CLBLM_R_X43Y131/CLBLM_L_DMUX INT_L_X40Y134/NL1BEG1 INT_L_X40Y134/NW6END2 INT_L_X40Y135/BYP_ALT4 INT_L_X40Y135/BYP_BOUNCE4 INT_L_X40Y135/IMUX_L34 INT_L_X40Y135/IMUX_L46 INT_L_X40Y135/NL1END1 INT_L_X42Y130/NW6BEG2 INT_L_X42Y130/SW2END1 INT_R_X41Y130/NW6A2 INT_R_X41Y131/NW6B2 INT_R_X41Y132/NW6C2 INT_R_X41Y133/NW6D2 INT_R_X41Y134/NW6E2 INT_R_X43Y130/SW2A1 INT_R_X43Y131/LOGIC_OUTS19 INT_R_X43Y131/SW2BEG1 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_R_X43Y131/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X43Y131/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y134/INT_L.NW6END2->>NL1BEG1 INT_L_X40Y135/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y135/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X40Y135/INT_L.NL1END1->>BYP_ALT4 INT_L_X40Y135/INT_L.NL1END1->>IMUX_L34 INT_L_X42Y130/INT_L.SW2END1->>NW6BEG2 INT_R_X43Y131/INT_R.LOGIC_OUTS19->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][3]_INST_0_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_13_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_EL1BEG3 CLBLL_L_X40Y131/CLBLL_IMUX22 CLBLL_L_X40Y131/CLBLL_LL_A CLBLL_L_X40Y131/CLBLL_LL_C3 CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS12 CLBLL_L_X40Y132/CLBLL_NW2A0 CLBLM_R_X39Y131/CLBLM_EL1BEG3 CLBLM_R_X39Y132/CLBLM_NW2A0 INT_L_X40Y131/EL1END3 INT_L_X40Y131/IMUX_L22 INT_L_X40Y131/LOGIC_OUTS_L12 INT_L_X40Y131/NW2BEG0 INT_L_X40Y132/NW2A0 INT_R_X39Y131/EL1BEG3 INT_R_X39Y131/NW2END_S0_0 INT_R_X39Y132/EL1BEG_N3 INT_R_X39Y132/NW2END0 VBRK_X99Y137/VBRK_EL1BEG3 VBRK_X99Y138/VBRK_NW2A0 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y131/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X40Y131/INT_L.EL1END3->>IMUX_L22 INT_L_X40Y131/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X39Y132/INT_R.NW2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel347_out - 
wires: BRAM_INT_INTERFACE_L_X38Y133/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y130/BRAM_EE2BEG1_3 CLBLL_L_X40Y131/CLBLL_IMUX11 CLBLL_L_X40Y131/CLBLL_IMUX38 CLBLL_L_X40Y131/CLBLL_LL_A4 CLBLL_L_X40Y131/CLBLL_LL_D3 CLBLL_L_X40Y133/CLBLL_ER1BEG2 CLBLM_R_X37Y133/CLBLM_EE2BEG1 CLBLM_R_X37Y133/CLBLM_LOGIC_OUTS23 CLBLM_R_X37Y133/CLBLM_M_COUT CLBLM_R_X37Y133/CLBLM_M_DMUX CLBLM_R_X39Y133/CLBLM_ER1BEG2 INT_L_X38Y133/EE2A1 INT_L_X40Y131/BYP_ALT2 INT_L_X40Y131/BYP_BOUNCE2 INT_L_X40Y131/FAN_ALT5 INT_L_X40Y131/FAN_BOUNCE5 INT_L_X40Y131/IMUX_L11 INT_L_X40Y131/IMUX_L38 INT_L_X40Y131/SS2END2 INT_L_X40Y132/BYP_BOUNCE_N3_2 INT_L_X40Y132/SS2A2 INT_L_X40Y133/ER1END2 INT_L_X40Y133/SS2BEG2 INT_R_X37Y133/EE2BEG1 INT_R_X37Y133/LOGIC_OUTS23 INT_R_X39Y133/EE2END1 INT_R_X39Y133/ER1BEG2 VBRK_X99Y139/VBRK_ER1BEG2 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_R_X37Y133/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X37Y133/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X40Y131/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y131/INT_L.BYP_BOUNCE2->>IMUX_L38 INT_L_X40Y131/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y131/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X40Y131/INT_L.SS2END2->>BYP_ALT2 INT_L_X40Y131/INT_L.SS2END2->>FAN_ALT5 INT_L_X40Y133/INT_L.ER1END2->>SS2BEG2 INT_R_X37Y133/INT_R.LOGIC_OUTS23->>EE2BEG1 INT_R_X39Y133/INT_R.EE2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel2139_in - 
wires: CLBLL_L_X40Y131/CLBLL_EL1BEG1 CLBLL_L_X40Y131/CLBLL_IMUX2 CLBLL_L_X40Y131/CLBLL_IMUX45 CLBLL_L_X40Y131/CLBLL_LL_A2 CLBLL_L_X40Y131/CLBLL_LL_D2 CLBLM_R_X39Y131/CLBLM_EL1BEG1 CLBLM_R_X39Y131/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y131/CLBLM_L_C INT_L_X40Y131/BYP_ALT1 INT_L_X40Y131/BYP_BOUNCE1 INT_L_X40Y131/EL1END1 INT_L_X40Y131/IMUX_L2 INT_L_X40Y131/IMUX_L45 INT_R_X39Y131/EL1BEG1 INT_R_X39Y131/LOGIC_OUTS10 VBRK_X99Y137/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLM_R_X39Y131/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y131/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y131/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X40Y131/INT_L.EL1END1->>BYP_ALT1 INT_L_X40Y131/INT_L.EL1END1->>IMUX_L2 INT_R_X39Y131/INT_R.LOGIC_OUTS10->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel354_out - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX4 CLBLL_L_X40Y131/CLBLL_IMUX44 CLBLL_L_X40Y131/CLBLL_LL_A6 CLBLL_L_X40Y131/CLBLL_LL_D4 CLBLM_R_X41Y131/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y131/CLBLM_L_COUT CLBLM_R_X41Y131/CLBLM_L_DMUX INT_L_X40Y131/IMUX_L4 INT_L_X40Y131/IMUX_L44 INT_L_X40Y131/WR1END2 INT_R_X41Y131/LOGIC_OUTS19 INT_R_X41Y131/WR1BEG2 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_R_X41Y131/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X41Y131/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y131/INT_L.WR1END2->>IMUX_L4 INT_L_X40Y131/INT_L.WR1END2->>IMUX_L44 INT_R_X41Y131/INT_R.LOGIC_OUTS19->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][3]_INST_0_i_14_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX29 CLBLL_L_X40Y131/CLBLL_LL_C2 CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y135/CLBLL_L_B INT_L_X40Y131/IMUX_L29 INT_L_X40Y131/SL1END2 INT_L_X40Y132/SL1BEG2 INT_L_X40Y132/SR1END2 INT_L_X40Y133/SR1BEG2 INT_L_X40Y133/SS2END1 INT_L_X40Y134/SS2A1 INT_L_X40Y135/LOGIC_OUTS_L9 INT_L_X40Y135/SS2BEG1 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y135/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X40Y131/INT_L.SL1END2->>IMUX_L29 INT_L_X40Y132/INT_L.SR1END2->>SL1BEG2 INT_L_X40Y133/INT_L.SS2END1->>SR1BEG2 INT_L_X40Y135/INT_L.LOGIC_OUTS_L9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel355_out - 
wires: CLBLL_L_X40Y135/CLBLL_IMUX26 CLBLL_L_X40Y135/CLBLL_L_B4 CLBLL_L_X42Y135/CLBLL_SW2A2 CLBLL_L_X42Y137/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y137/CLBLL_L_COUT CLBLL_L_X42Y137/CLBLL_L_DMUX CLBLM_R_X41Y135/CLBLM_IMUX28 CLBLM_R_X41Y135/CLBLM_M_C4 CLBLM_R_X41Y135/CLBLM_SW2A2 INT_L_X40Y135/IMUX_L26 INT_L_X40Y135/WL1END1 INT_L_X42Y135/SW2A2 INT_L_X42Y136/SR1END2 INT_L_X42Y136/SW2BEG2 INT_L_X42Y137/LOGIC_OUTS_L19 INT_L_X42Y137/SR1BEG2 INT_R_X41Y135/IMUX28 INT_R_X41Y135/SW2END2 INT_R_X41Y135/WL1BEG1 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y137/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X42Y137/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X40Y135/INT_L.WL1END1->>IMUX_L26 INT_L_X42Y136/INT_L.SR1END2->>SW2BEG2 INT_L_X42Y137/INT_L.LOGIC_OUTS_L19->>SR1BEG2 INT_R_X41Y135/INT_R.SW2END2->>IMUX28 INT_R_X41Y135/INT_R.SW2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel2159_in - 
wires: CLBLL_L_X40Y135/CLBLL_IMUX14 CLBLL_L_X40Y135/CLBLL_L_B1 CLBLL_L_X40Y139/CLBLL_LL_C CLBLL_L_X40Y139/CLBLL_LOGIC_OUTS14 CLBLM_R_X41Y135/CLBLM_IMUX22 CLBLM_R_X41Y135/CLBLM_M_C3 INT_L_X40Y135/IMUX_L14 INT_L_X40Y135/SE2A3 INT_L_X40Y135/SL1END3 INT_L_X40Y136/SE2BEG3 INT_L_X40Y136/SL1BEG3 INT_L_X40Y136/SS2END3 INT_L_X40Y137/SS2A3 INT_L_X40Y137/SS2END_N0_3 INT_L_X40Y138/SR1END3 INT_L_X40Y138/SS2BEG3 INT_L_X40Y139/LOGIC_OUTS_L14 INT_L_X40Y139/SR1BEG3 INT_L_X40Y139/SR1END_N3_3 INT_R_X41Y135/IMUX22 INT_R_X41Y135/SE2END3 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X40Y139/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y135/INT_L.SL1END3->>IMUX_L14 INT_L_X40Y136/INT_L.SS2END3->>SE2BEG3 INT_L_X40Y136/INT_L.SS2END3->>SL1BEG3 INT_L_X40Y138/INT_L.SR1END3->>SS2BEG3 INT_L_X40Y139/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_R_X41Y135/INT_R.SE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel362_out - 
wires: CLBLL_L_X40Y135/CLBLL_IMUX19 CLBLL_L_X40Y135/CLBLL_L_B2 CLBLL_L_X42Y135/CLBLL_LL_COUT CLBLL_L_X42Y135/CLBLL_LL_DMUX CLBLL_L_X42Y135/CLBLL_LOGIC_OUTS23 CLBLL_L_X42Y135/CLBLL_WL1END0 CLBLL_L_X42Y135/CLBLL_WW2A1 CLBLM_R_X41Y135/CLBLM_IMUX32 CLBLM_R_X41Y135/CLBLM_M_C1 CLBLM_R_X41Y135/CLBLM_WL1END0 CLBLM_R_X41Y135/CLBLM_WW2A1 INT_L_X40Y135/IMUX_L19 INT_L_X40Y135/WW2END1 INT_L_X42Y135/LOGIC_OUTS_L23 INT_L_X42Y135/WL1BEG0 INT_L_X42Y135/WW2BEG1 INT_R_X41Y135/IMUX32 INT_R_X41Y135/WL1END0 INT_R_X41Y135/WW2A1 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y135/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X42Y135/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X40Y135/INT_L.WW2END1->>IMUX_L19 INT_L_X42Y135/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_L_X42Y135/INT_L.LOGIC_OUTS_L23->>WW2BEG1 INT_R_X41Y135/INT_R.WL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][3]_INST_0_i_15_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX31 CLBLL_L_X40Y131/CLBLL_LL_B CLBLL_L_X40Y131/CLBLL_LL_BMUX CLBLL_L_X40Y131/CLBLL_LL_C5 CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS21 INT_L_X40Y131/IMUX_L31 INT_L_X40Y131/LOGIC_OUTS_L21 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y131/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X40Y131/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y131/INT_L.LOGIC_OUTS_L21->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel339_out - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX21 CLBLL_L_X40Y131/CLBLL_IMUX27 CLBLL_L_X40Y131/CLBLL_LL_B4 CLBLL_L_X40Y131/CLBLL_L_C4 CLBLL_L_X40Y132/CLBLL_SE2A1 CLBLM_R_X39Y132/CLBLM_SE2A1 CLBLM_R_X39Y133/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y133/CLBLM_L_COUT CLBLM_R_X39Y133/CLBLM_L_DMUX INT_L_X40Y131/BYP_ALT5 INT_L_X40Y131/BYP_BOUNCE5 INT_L_X40Y131/IMUX_L21 INT_L_X40Y131/IMUX_L27 INT_L_X40Y131/SL1END1 INT_L_X40Y132/SE2END1 INT_L_X40Y132/SL1BEG1 INT_R_X39Y132/SE2A1 INT_R_X39Y133/LOGIC_OUTS19 INT_R_X39Y133/SE2BEG1 VBRK_X99Y138/VBRK_SE2A1 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X39Y133/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X39Y133/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y131/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y131/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X40Y131/INT_L.SL1END1->>BYP_ALT5 INT_L_X40Y131/INT_L.SL1END1->>IMUX_L27 INT_L_X40Y132/INT_L.SE2END1->>SL1BEG1 INT_R_X39Y133/INT_R.LOGIC_OUTS19->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel2119_in - 
wires: CLBLL_L_X40Y131/CLBLL_EL1BEG2 CLBLL_L_X40Y131/CLBLL_IMUX12 CLBLL_L_X40Y131/CLBLL_IMUX20 CLBLL_L_X40Y131/CLBLL_LL_B6 CLBLL_L_X40Y131/CLBLL_L_C2 CLBLM_R_X39Y131/CLBLM_EL1BEG2 CLBLM_R_X39Y131/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y131/CLBLM_M_D INT_L_X40Y131/EL1END2 INT_L_X40Y131/IMUX_L12 INT_L_X40Y131/IMUX_L20 INT_R_X39Y131/EL1BEG2 INT_R_X39Y131/LOGIC_OUTS15 VBRK_X99Y137/VBRK_EL1BEG2 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X39Y131/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X40Y131/INT_L.EL1END2->>IMUX_L12 INT_L_X40Y131/INT_L.EL1END2->>IMUX_L20 INT_R_X39Y131/INT_R.LOGIC_OUTS15->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel346_out - 
wires: CLBLL_L_X40Y131/CLBLL_IMUX18 CLBLL_L_X40Y131/CLBLL_IMUX30 CLBLL_L_X40Y131/CLBLL_LL_B2 CLBLL_L_X40Y131/CLBLL_L_C5 CLBLL_L_X40Y131/CLBLL_NE2A1 CLBLM_R_X39Y130/CLBLM_LOGIC_OUTS23 CLBLM_R_X39Y130/CLBLM_M_COUT CLBLM_R_X39Y130/CLBLM_M_DMUX CLBLM_R_X39Y131/CLBLM_NE2A1 INT_L_X40Y131/BYP_ALT4 INT_L_X40Y131/BYP_BOUNCE4 INT_L_X40Y131/IMUX_L18 INT_L_X40Y131/IMUX_L30 INT_L_X40Y131/NE2END1 INT_R_X39Y130/LOGIC_OUTS23 INT_R_X39Y130/NE2BEG1 INT_R_X39Y131/NE2A1 VBRK_X99Y137/VBRK_NE2A1 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_R_X39Y130/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X39Y130/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X40Y131/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y131/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X40Y131/INT_L.NE2END1->>BYP_ALT4 INT_L_X40Y131/INT_L.NE2END1->>IMUX_L18 INT_R_X39Y130/INT_R.LOGIC_OUTS23->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][3]_INST_0_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_36_n_0 - 
wires: CLBLM_R_X37Y133/CLBLM_IMUX46 CLBLM_R_X37Y133/CLBLM_L_D5 CLBLM_R_X37Y134/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y134/CLBLM_M_A INT_R_X37Y133/FAN_BOUNCE_S3_0 INT_R_X37Y133/IMUX46 INT_R_X37Y134/FAN_ALT0 INT_R_X37Y134/FAN_BOUNCE0 INT_R_X37Y134/LOGIC_OUTS12 
pips: CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y134/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X37Y133/INT_R.FAN_BOUNCE_S3_0->>IMUX46 INT_R_X37Y134/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X37Y134/INT_R.LOGIC_OUTS12->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_37_n_0 - 
wires: CLBLM_R_X37Y133/CLBLM_IMUX34 CLBLM_R_X37Y133/CLBLM_L_C6 CLBLM_R_X37Y134/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y134/CLBLM_M_B INT_R_X37Y133/IMUX34 INT_R_X37Y133/SL1END1 INT_R_X37Y134/LOGIC_OUTS13 INT_R_X37Y134/SL1BEG1 
pips: CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y134/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X37Y133/INT_R.SL1END1->>IMUX34 INT_R_X37Y134/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_38_n_0 - 
wires: CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y134/CLBLM_L_A CLBLM_R_X37Y133/CLBLM_IMUX25 CLBLM_R_X37Y133/CLBLM_L_B5 INT_L_X36Y133/SE2A0 INT_L_X36Y134/LOGIC_OUTS_L8 INT_L_X36Y134/SE2BEG0 INT_R_X37Y133/IMUX25 INT_R_X37Y133/SE2END0 
pips: CLBLM_L_X36Y134/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X36Y134/INT_L.LOGIC_OUTS_L8->>SE2BEG0 INT_R_X37Y133/INT_R.SE2END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_39_n_0 - 
wires: CLBLM_R_X37Y132/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y132/CLBLM_L_A CLBLM_R_X37Y133/CLBLM_IMUX9 CLBLM_R_X37Y133/CLBLM_L_A5 INT_R_X37Y132/LOGIC_OUTS8 INT_R_X37Y132/NR1BEG0 INT_R_X37Y133/IMUX9 INT_R_X37Y133/NR1END0 
pips: CLBLM_R_X37Y132/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X37Y132/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X37Y133/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel37_out - 
wires: BRAM_INT_INTERFACE_L_X38Y132/INT_INTERFACE_SE2A1 BRAM_L_X38Y130/BRAM_SE2A1_2 CLBLL_L_X40Y132/CLBLL_EE2A1 CLBLL_L_X40Y132/CLBLL_IMUX21 CLBLL_L_X40Y132/CLBLL_IMUX37 CLBLL_L_X40Y132/CLBLL_L_C4 CLBLL_L_X40Y132/CLBLL_L_D4 CLBLM_R_X37Y132/CLBLM_SE2A1 CLBLM_R_X37Y133/CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y133/CLBLM_L_COUT CLBLM_R_X37Y133/CLBLM_L_DMUX CLBLM_R_X39Y132/CLBLM_EE2A1 INT_L_X38Y132/EE2BEG1 INT_L_X38Y132/SE2END1 INT_L_X40Y132/BYP_ALT5 INT_L_X40Y132/BYP_BOUNCE5 INT_L_X40Y132/EE2END1 INT_L_X40Y132/IMUX_L21 INT_L_X40Y132/IMUX_L37 INT_R_X37Y132/SE2A1 INT_R_X37Y133/LOGIC_OUTS19 INT_R_X37Y133/SE2BEG1 INT_R_X39Y132/EE2A1 VBRK_X99Y138/VBRK_EE2A1 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_R_X37Y133/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X37Y133/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X38Y132/INT_L.SE2END1->>EE2BEG1 INT_L_X40Y132/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y132/INT_L.BYP_BOUNCE5->>IMUX_L21 INT_L_X40Y132/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X40Y132/INT_L.EE2END1->>BYP_ALT5 INT_R_X37Y133/INT_R.LOGIC_OUTS19->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel239_in - 
wires: BRAM_INT_INTERFACE_L_X38Y134/INT_INTERFACE_EE4A3 BRAM_L_X38Y130/BRAM_EE4A3_4 CLBLL_L_X40Y132/CLBLL_IMUX30 CLBLL_L_X40Y132/CLBLL_IMUX39 CLBLL_L_X40Y132/CLBLL_L_C5 CLBLL_L_X40Y132/CLBLL_L_D3 CLBLL_L_X40Y134/CLBLL_EE4C3 CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y134/CLBLM_M_D CLBLM_R_X37Y134/CLBLM_EE4A3 CLBLM_R_X39Y134/CLBLM_EE4C3 INT_L_X36Y134/EE4BEG3 INT_L_X36Y134/LOGIC_OUTS_L15 INT_L_X38Y134/EE4B3 INT_L_X40Y132/IMUX_L30 INT_L_X40Y132/IMUX_L39 INT_L_X40Y132/SS2END3 INT_L_X40Y133/SS2A3 INT_L_X40Y133/SS2END_N0_3 INT_L_X40Y134/EE4END3 INT_L_X40Y134/SS2BEG3 INT_R_X37Y134/EE4A3 INT_R_X39Y134/EE4C3 VBRK_X99Y140/VBRK_EE4C3 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X36Y134/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y134/INT_L.LOGIC_OUTS_L15->>EE4BEG3 INT_L_X40Y132/INT_L.SS2END3->>IMUX_L30 INT_L_X40Y132/INT_L.SS2END3->>IMUX_L39 INT_L_X40Y134/INT_L.EE4END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel314_out - 
wires: CLBLL_L_X40Y132/CLBLL_IMUX34 CLBLL_L_X40Y132/CLBLL_IMUX41 CLBLL_L_X40Y132/CLBLL_L_C6 CLBLL_L_X40Y132/CLBLL_L_D1 CLBLM_R_X41Y130/CLBLM_LOGIC_OUTS23 CLBLM_R_X41Y130/CLBLM_M_COUT CLBLM_R_X41Y130/CLBLM_M_DMUX INT_L_X40Y132/IMUX_L34 INT_L_X40Y132/IMUX_L41 INT_L_X40Y132/NW2END1 INT_R_X41Y130/LOGIC_OUTS23 INT_R_X41Y130/NR1BEG1 INT_R_X41Y131/NR1END1 INT_R_X41Y131/NW2BEG1 INT_R_X41Y132/NW2A1 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y132/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X41Y130/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X41Y130/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X40Y132/INT_L.NW2END1->>IMUX_L34 INT_L_X40Y132/INT_L.NW2END1->>IMUX_L41 INT_R_X41Y130/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X41Y131/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hmbsel][3]_INST_0_i_20_n_0 - 
wires: CLBLM_L_X36Y134/CLBLM_IMUX40 CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS12 CLBLM_L_X36Y134/CLBLM_M_A CLBLM_L_X36Y134/CLBLM_M_D1 INT_L_X36Y134/IMUX_L40 INT_L_X36Y134/LOGIC_OUTS_L12 
pips: CLBLM_L_X36Y134/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X36Y134/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X36Y134/INT_L.LOGIC_OUTS_L12->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_21_n_0 - 
wires: CLBLM_L_X36Y134/CLBLM_IMUX43 CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS13 CLBLM_L_X36Y134/CLBLM_M_B CLBLM_L_X36Y134/CLBLM_M_D6 INT_L_X36Y134/IMUX_L43 INT_L_X36Y134/LOGIC_OUTS_L13 
pips: CLBLM_L_X36Y134/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X36Y134/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X36Y134/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_40_n_0 - 
wires: CLBLM_R_X41Y130/CLBLM_IMUX43 CLBLM_R_X41Y130/CLBLM_M_D6 CLBLM_R_X41Y131/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y131/CLBLM_M_A INT_R_X41Y130/IMUX43 INT_R_X41Y130/SR1END1 INT_R_X41Y131/LOGIC_OUTS12 INT_R_X41Y131/SR1BEG1 
pips: CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X41Y131/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y130/INT_R.SR1END1->>IMUX43 INT_R_X41Y131/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_41_n_0 - 
wires: CLBLM_R_X41Y130/CLBLM_IMUX35 CLBLM_R_X41Y130/CLBLM_M_C6 CLBLM_R_X41Y131/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y131/CLBLM_M_B INT_R_X41Y130/IMUX35 INT_R_X41Y130/SL1END1 INT_R_X41Y131/LOGIC_OUTS13 INT_R_X41Y131/SL1BEG1 
pips: CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X41Y131/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X41Y130/INT_R.SL1END1->>IMUX35 INT_R_X41Y131/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_42_n_0 - 
wires: CLBLM_R_X41Y130/CLBLM_IMUX12 CLBLM_R_X41Y130/CLBLM_M_B6 CLBLM_R_X41Y131/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y131/CLBLM_M_C INT_R_X41Y130/IMUX12 INT_R_X41Y130/SL1END2 INT_R_X41Y131/LOGIC_OUTS14 INT_R_X41Y131/SL1BEG2 
pips: CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X41Y131/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X41Y130/INT_R.SL1END2->>IMUX12 INT_R_X41Y131/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_43_n_0 - 
wires: CLBLM_R_X41Y130/CLBLM_IMUX8 CLBLM_R_X41Y130/CLBLM_M_A5 CLBLM_R_X41Y131/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y131/CLBLM_M_D INT_R_X41Y129/SS2END3 INT_R_X41Y130/IMUX8 INT_R_X41Y130/SS2A3 INT_R_X41Y130/SS2END_N0_3 INT_R_X41Y131/LOGIC_OUTS15 INT_R_X41Y131/SS2BEG3 
pips: CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y131/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X41Y130/INT_R.SS2END_N0_3->>IMUX8 INT_R_X41Y131/INT_R.LOGIC_OUTS15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_44_n_0 - 
wires: CLBLL_L_X40Y136/CLBLL_ER1BEG1 CLBLL_L_X40Y136/CLBLL_IMUX43 CLBLL_L_X40Y136/CLBLL_LL_D6 CLBLM_R_X39Y136/CLBLM_ER1BEG1 CLBLM_R_X39Y136/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y136/CLBLM_L_A INT_L_X40Y136/ER1END1 INT_L_X40Y136/IMUX_L43 INT_R_X39Y136/ER1BEG1 INT_R_X39Y136/LOGIC_OUTS8 VBRK_X99Y142/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y136/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X39Y136/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X40Y136/INT_L.ER1END1->>IMUX_L43 INT_R_X39Y136/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_45_n_0 - 
wires: CLBLL_L_X40Y136/CLBLL_IMUX35 CLBLL_L_X40Y136/CLBLL_LL_C6 CLBLL_L_X40Y136/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y136/CLBLL_L_A INT_L_X40Y136/FAN_ALT5 INT_L_X40Y136/FAN_BOUNCE5 INT_L_X40Y136/IMUX_L35 INT_L_X40Y136/LOGIC_OUTS_L8 INT_L_X40Y136/NL1BEG_N3 
pips: CLBLL_L_X40Y136/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y136/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X40Y136/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y136/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X40Y136/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X40Y136/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_46_n_0 - 
wires: CLBLL_L_X40Y136/CLBLL_EL1BEG0 CLBLL_L_X40Y136/CLBLL_IMUX24 CLBLL_L_X40Y136/CLBLL_LL_B5 CLBLM_R_X39Y136/CLBLM_EL1BEG0 CLBLM_R_X39Y136/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y136/CLBLM_L_B INT_L_X40Y135/EL1END_S3_0 INT_L_X40Y136/EL1END0 INT_L_X40Y136/IMUX_L24 INT_R_X39Y136/EL1BEG0 INT_R_X39Y136/LOGIC_OUTS9 VBRK_X99Y142/VBRK_EL1BEG0 
pips: CLBLL_L_X40Y136/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X39Y136/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X40Y136/INT_L.EL1END0->>IMUX_L24 INT_R_X39Y136/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_47_n_0 - 
wires: CLBLL_L_X40Y135/CLBLL_SE2A2 CLBLL_L_X40Y136/CLBLL_IMUX4 CLBLL_L_X40Y136/CLBLL_LL_A6 CLBLM_R_X39Y135/CLBLM_SE2A2 CLBLM_R_X39Y136/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y136/CLBLM_L_C INT_L_X40Y135/NR1BEG2 INT_L_X40Y135/SE2END2 INT_L_X40Y136/IMUX_L4 INT_L_X40Y136/NR1END2 INT_R_X39Y135/SE2A2 INT_R_X39Y136/LOGIC_OUTS10 INT_R_X39Y136/SE2BEG2 VBRK_X99Y141/VBRK_SE2A2 
pips: CLBLL_L_X40Y136/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X39Y136/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X40Y135/INT_L.SE2END2->>NR1BEG2 INT_L_X40Y136/INT_L.NR1END2->>IMUX_L4 INT_R_X39Y136/INT_R.LOGIC_OUTS10->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_48_n_0 - 
wires: CLBLM_R_X43Y131/CLBLM_IMUX42 CLBLM_R_X43Y131/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y131/CLBLM_L_D6 CLBLM_R_X43Y131/CLBLM_M_B CLBLM_R_X43Y131/CLBLM_M_BMUX INT_R_X43Y131/IMUX42 INT_R_X43Y131/LOGIC_OUTS21 INT_R_X43Y131/SR1BEG_S0 
pips: CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X43Y131/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X43Y131/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X43Y131/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X43Y131/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_49_n_0 - 
wires: CLBLM_R_X43Y131/CLBLM_IMUX34 CLBLM_R_X43Y131/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y131/CLBLM_L_C6 CLBLM_R_X43Y131/CLBLM_M_C INT_R_X43Y131/FAN_ALT7 INT_R_X43Y131/FAN_BOUNCE7 INT_R_X43Y131/IMUX34 INT_R_X43Y131/LOGIC_OUTS14 
pips: CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y131/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X43Y131/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y131/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X43Y131/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_50_n_0 - 
wires: CLBLM_R_X43Y131/CLBLM_IMUX13 CLBLM_R_X43Y131/CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y131/CLBLM_L_B6 CLBLM_R_X43Y131/CLBLM_M_D INT_R_X43Y131/FAN_ALT3 INT_R_X43Y131/FAN_BOUNCE3 INT_R_X43Y131/IMUX13 INT_R_X43Y131/LOGIC_OUTS15 
pips: CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X43Y131/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X43Y131/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X43Y131/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X43Y131/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hmbsel][3]_INST_0_i_51_n_0 - 
wires: CLBLM_R_X43Y130/CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y130/CLBLM_L_A CLBLM_R_X43Y131/CLBLM_IMUX5 CLBLM_R_X43Y131/CLBLM_L_A6 INT_R_X43Y130/LOGIC_OUTS8 INT_R_X43Y130/NR1BEG0 INT_R_X43Y131/IMUX5 INT_R_X43Y131/NL1BEG_N3 INT_R_X43Y131/NR1END0 
pips: CLBLM_R_X43Y130/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X43Y131/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X43Y130/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X43Y131/INT_R.NL1BEG_N3->>IMUX5 INT_R_X43Y131/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel323_out - 
wires: CLBLL_L_X40Y134/CLBLL_IMUX2 CLBLL_L_X40Y134/CLBLL_IMUX29 CLBLL_L_X40Y134/CLBLL_LL_A2 CLBLL_L_X40Y134/CLBLL_LL_C2 CLBLL_L_X40Y134/CLBLL_SE2A1 CLBLM_R_X39Y134/CLBLM_SE2A1 CLBLM_R_X39Y135/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y135/CLBLM_L_COUT CLBLM_R_X39Y135/CLBLM_L_DMUX INT_L_X40Y134/BYP_ALT5 INT_L_X40Y134/BYP_BOUNCE5 INT_L_X40Y134/IMUX_L2 INT_L_X40Y134/IMUX_L29 INT_L_X40Y134/SE2END1 INT_R_X39Y134/SE2A1 INT_R_X39Y135/LOGIC_OUTS19 INT_R_X39Y135/SE2BEG1 VBRK_X99Y140/VBRK_SE2A1 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X39Y135/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X39Y135/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y134/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y134/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X40Y134/INT_L.SE2END1->>BYP_ALT5 INT_L_X40Y134/INT_L.SE2END1->>IMUX_L2 INT_R_X39Y135/INT_R.LOGIC_OUTS19->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel279_in - 
wires: BRAM_INT_INTERFACE_L_X38Y135/INT_INTERFACE_EE4C2 BRAM_L_X38Y135/BRAM_EE4C2_0 CLBLL_L_X40Y134/CLBLL_IMUX11 CLBLL_L_X40Y134/CLBLL_IMUX22 CLBLL_L_X40Y134/CLBLL_LL_A4 CLBLL_L_X40Y134/CLBLL_LL_C3 CLBLL_L_X40Y134/CLBLL_SE2A3 CLBLM_L_X34Y135/CLBLM_LOGIC_OUTS14 CLBLM_L_X34Y135/CLBLM_M_C CLBLM_L_X36Y135/CLBLM_EE4A2 CLBLM_R_X37Y135/CLBLM_EE4C2 CLBLM_R_X39Y134/CLBLM_SE2A3 DSP_R_X35Y135/DSP_EE4A2_0 INT_INTERFACE_R_X35Y135/INT_INTERFACE_EE4A2 INT_L_X34Y135/EE4BEG2 INT_L_X34Y135/LOGIC_OUTS_L14 INT_L_X36Y135/EE4B2 INT_L_X38Y135/EE4END2 INT_L_X38Y135/ER1BEG3 INT_L_X40Y134/FAN_ALT3 INT_L_X40Y134/FAN_BOUNCE3 INT_L_X40Y134/IMUX_L11 INT_L_X40Y134/IMUX_L22 INT_L_X40Y134/SE2END3 INT_R_X35Y135/EE4A2 INT_R_X37Y135/EE4C2 INT_R_X39Y134/SE2A3 INT_R_X39Y135/ER1END3 INT_R_X39Y135/SE2BEG3 INT_R_X39Y136/ER1END_N3_3 VBRK_X89Y141/VBRK_EE4A2 VBRK_X99Y140/VBRK_SE2A3 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X34Y135/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X34Y135/INT_L.LOGIC_OUTS_L14->>EE4BEG2 INT_L_X38Y135/INT_L.EE4END2->>ER1BEG3 INT_L_X40Y134/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y134/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X40Y134/INT_L.SE2END3->>FAN_ALT3 INT_L_X40Y134/INT_L.SE2END3->>IMUX_L22 INT_R_X39Y135/INT_R.ER1END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel330_out - 
wires: CLBLL_L_X40Y134/CLBLL_IMUX28 CLBLL_L_X40Y134/CLBLL_IMUX4 CLBLL_L_X40Y134/CLBLL_LL_A6 CLBLL_L_X40Y134/CLBLL_LL_C4 CLBLL_L_X42Y132/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y132/CLBLL_L_COUT CLBLL_L_X42Y132/CLBLL_L_DMUX CLBLL_L_X42Y132/CLBLL_WW2A1 CLBLM_R_X41Y132/CLBLM_WW2A1 INT_L_X40Y132/NN2BEG2 INT_L_X40Y132/WW2END1 INT_L_X40Y133/NN2A2 INT_L_X40Y134/IMUX_L28 INT_L_X40Y134/IMUX_L4 INT_L_X40Y134/NN2END2 INT_L_X42Y132/LOGIC_OUTS_L19 INT_L_X42Y132/WW2BEG1 INT_R_X41Y132/WW2A1 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y132/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X42Y132/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_L_X40Y132/INT_L.WW2END1->>NN2BEG2 INT_L_X40Y134/INT_L.NN2END2->>IMUX_L28 INT_L_X40Y134/INT_L.NN2END2->>IMUX_L4 INT_L_X42Y132/INT_L.LOGIC_OUTS_L19->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel331_out - 
wires: BRAM_INT_INTERFACE_L_X38Y133/INT_INTERFACE_EE2A1 BRAM_L_X38Y130/BRAM_EE2A1_3 CLBLL_L_X40Y133/CLBLL_EE2A1 CLBLL_L_X40Y133/CLBLL_IMUX18 CLBLL_L_X40Y133/CLBLL_IMUX23 CLBLL_L_X40Y133/CLBLL_LL_B2 CLBLL_L_X40Y133/CLBLL_L_C3 CLBLM_L_X36Y133/CLBLM_LOGIC_OUTS23 CLBLM_L_X36Y133/CLBLM_M_COUT CLBLM_L_X36Y133/CLBLM_M_DMUX CLBLM_R_X37Y133/CLBLM_EE2A1 CLBLM_R_X39Y133/CLBLM_EE2A1 INT_L_X36Y133/EE2BEG1 INT_L_X36Y133/LOGIC_OUTS_L23 INT_L_X38Y133/EE2BEG1 INT_L_X38Y133/EE2END1 INT_L_X40Y133/BYP_ALT5 INT_L_X40Y133/BYP_BOUNCE5 INT_L_X40Y133/EE2END1 INT_L_X40Y133/IMUX_L18 INT_L_X40Y133/IMUX_L23 INT_R_X37Y133/EE2A1 INT_R_X39Y133/EE2A1 VBRK_X99Y139/VBRK_EE2A1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X36Y133/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X36Y133/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X36Y133/INT_L.LOGIC_OUTS_L23->>EE2BEG1 INT_L_X38Y133/INT_L.EE2END1->>EE2BEG1 INT_L_X40Y133/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X40Y133/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X40Y133/INT_L.EE2END1->>BYP_ALT5 INT_L_X40Y133/INT_L.EE2END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel299_in - 
wires: BRAM_INT_INTERFACE_L_X38Y131/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y130/BRAM_EE2BEG1_1 CLBLL_L_X40Y132/CLBLL_NE2A1 CLBLL_L_X40Y133/CLBLL_IMUX21 CLBLL_L_X40Y133/CLBLL_IMUX27 CLBLL_L_X40Y133/CLBLL_LL_B4 CLBLL_L_X40Y133/CLBLL_L_C4 CLBLM_R_X37Y131/CLBLM_EE2BEG1 CLBLM_R_X37Y131/CLBLM_LOGIC_OUTS13 CLBLM_R_X37Y131/CLBLM_M_B CLBLM_R_X39Y132/CLBLM_NE2A1 INT_L_X38Y131/EE2A1 INT_L_X40Y132/NE2END1 INT_L_X40Y132/NR1BEG1 INT_L_X40Y133/GFAN1 INT_L_X40Y133/IMUX_L21 INT_L_X40Y133/IMUX_L27 INT_L_X40Y133/NR1END1 INT_R_X37Y131/EE2BEG1 INT_R_X37Y131/LOGIC_OUTS13 INT_R_X39Y131/EE2END1 INT_R_X39Y131/NE2BEG1 INT_R_X39Y132/NE2A1 VBRK_X99Y138/VBRK_NE2A1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X37Y131/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X40Y132/INT_L.NE2END1->>NR1BEG1 INT_L_X40Y133/INT_L.GFAN1->>IMUX_L21 INT_L_X40Y133/INT_L.NR1END1->>GFAN1 INT_L_X40Y133/INT_L.NR1END1->>IMUX_L27 INT_R_X37Y131/INT_R.LOGIC_OUTS13->>EE2BEG1 INT_R_X39Y131/INT_R.EE2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel338_out - 
wires: CLBLL_L_X40Y133/CLBLL_IMUX12 CLBLL_L_X40Y133/CLBLL_IMUX20 CLBLL_L_X40Y133/CLBLL_LL_B6 CLBLL_L_X40Y133/CLBLL_L_C2 CLBLL_L_X42Y130/CLBLL_LL_COUT CLBLL_L_X42Y130/CLBLL_LL_DMUX CLBLL_L_X42Y130/CLBLL_LOGIC_OUTS23 CLBLL_L_X42Y130/CLBLL_NW4A1 CLBLM_R_X41Y130/CLBLM_NW4A1 INT_L_X40Y133/IMUX_L12 INT_L_X40Y133/IMUX_L20 INT_L_X40Y133/SR1END1 INT_L_X40Y134/NW6END1 INT_L_X40Y134/SR1BEG1 INT_L_X42Y130/LOGIC_OUTS_L23 INT_L_X42Y130/NW6BEG1 INT_R_X41Y130/NW6A1 INT_R_X41Y131/NW6B1 INT_R_X41Y132/NW6C1 INT_R_X41Y133/NW6D1 INT_R_X41Y134/NW6E1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X40Y133/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X42Y130/CLBLL_L.CLBLL_LL_COUT->>CLBLL_LL_DMUX CLBLL_L_X42Y130/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_L_X40Y133/INT_L.SR1END1->>IMUX_L12 INT_L_X40Y133/INT_L.SR1END1->>IMUX_L20 INT_L_X40Y134/INT_L.NW6END1->>SR1BEG1 INT_L_X42Y130/INT_L.LOGIC_OUTS_L23->>NW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hprot][0]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hprot][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hprot][1]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hprot][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hprot][2]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hprot][2]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hprot][3]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hprot][3]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hready_n_0_] - 
wires: CLBLL_L_X40Y140/CLBLL_IMUX29 CLBLL_L_X40Y140/CLBLL_IMUX45 CLBLL_L_X40Y140/CLBLL_LL_C2 CLBLL_L_X40Y140/CLBLL_LL_CQ CLBLL_L_X40Y140/CLBLL_LL_D2 CLBLL_L_X40Y140/CLBLL_LOGIC_OUTS6 INT_L_X40Y140/IMUX_L29 INT_L_X40Y140/IMUX_L45 INT_L_X40Y140/LOGIC_OUTS_L6 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X40Y140/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X40Y140/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X40Y140/INT_L.LOGIC_OUTS_L6->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hready]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X40Y140/CLBLL_IMUX44 CLBLL_L_X40Y140/CLBLL_LL_D4 CLBLL_L_X40Y141/CLBLL_LL_AMUX CLBLL_L_X40Y141/CLBLL_LOGIC_OUTS20 INT_L_X40Y140/IMUX_L44 INT_L_X40Y140/SL1END2 INT_L_X40Y141/LOGIC_OUTS_L20 INT_L_X40Y141/SL1BEG2 
pips: CLBLL_L_X40Y140/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X40Y141/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X40Y140/INT_L.SL1END2->>IMUX_L44 INT_L_X40Y141/INT_L.LOGIC_OUTS_L20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hready]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hready]_INST_0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_1_n_0 - 
wires: CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y134/CLBLM_M_C CLBLM_R_X41Y135/CLBLM_IMUX12 CLBLM_R_X41Y135/CLBLM_M_B6 INT_R_X41Y134/LOGIC_OUTS14 INT_R_X41Y134/NR1BEG2 INT_R_X41Y135/IMUX12 INT_R_X41Y135/NR1END2 
pips: CLBLM_R_X41Y134/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_R_X41Y134/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X41Y135/INT_R.NR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_2_n_0 - 
wires: CLBLM_R_X41Y135/CLBLM_IMUX18 CLBLM_R_X41Y135/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y135/CLBLM_M_B2 CLBLM_R_X41Y135/CLBLM_M_C INT_R_X41Y135/FAN_ALT7 INT_R_X41Y135/FAN_BOUNCE7 INT_R_X41Y135/IMUX18 INT_R_X41Y135/LOGIC_OUTS14 
pips: CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X41Y135/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X41Y135/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y135/INT_R.FAN_BOUNCE7->>IMUX18 INT_R_X41Y135/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_3_n_0 - 
wires: CLBLM_R_X41Y135/CLBLM_IMUX15 CLBLM_R_X41Y135/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y135/CLBLM_M_B1 CLBLM_R_X41Y135/CLBLM_M_D INT_R_X41Y135/IMUX15 INT_R_X41Y135/LOGIC_OUTS15 
pips: CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X41Y135/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X41Y135/INT_R.LOGIC_OUTS15->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel1192_out - 
wires: CLBLL_L_X40Y135/CLBLL_LL_D CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y138/CLBLL_BYP5 CLBLL_L_X40Y138/CLBLL_L_BX CLBLL_L_X42Y134/CLBLL_EL1BEG3 CLBLL_L_X42Y134/CLBLL_IMUX19 CLBLL_L_X42Y134/CLBLL_IMUX37 CLBLL_L_X42Y134/CLBLL_L_B2 CLBLL_L_X42Y134/CLBLL_L_D4 CLBLL_L_X42Y135/CLBLL_IMUX23 CLBLL_L_X42Y135/CLBLL_IMUX36 CLBLL_L_X42Y135/CLBLL_L_C3 CLBLL_L_X42Y135/CLBLL_L_D2 CLBLM_R_X41Y134/CLBLM_EL1BEG3 CLBLM_R_X41Y135/CLBLM_IMUX27 CLBLM_R_X41Y135/CLBLM_M_B4 CLBLM_R_X41Y138/CLBLM_IMUX20 CLBLM_R_X41Y138/CLBLM_L_C2 CLBLM_R_X43Y133/CLBLM_IMUX44 CLBLM_R_X43Y133/CLBLM_M_D4 CLBLM_R_X43Y134/CLBLM_IMUX32 CLBLM_R_X43Y134/CLBLM_M_C1 CLBLM_R_X43Y135/CLBLM_IMUX40 CLBLM_R_X43Y135/CLBLM_M_D1 INT_L_X40Y134/ER1BEG_S0 INT_L_X40Y134/SL1END3 INT_L_X40Y135/ER1BEG0 INT_L_X40Y135/LOGIC_OUTS_L15 INT_L_X40Y135/NL1BEG2 INT_L_X40Y135/SL1BEG3 INT_L_X40Y136/NL1END2 INT_L_X40Y136/NN2BEG2 INT_L_X40Y136/NR1BEG2 INT_L_X40Y137/NE2BEG2 INT_L_X40Y137/NN2A2 INT_L_X40Y137/NR1END2 INT_L_X40Y138/BYP_ALT5 INT_L_X40Y138/BYP_L5 INT_L_X40Y138/NE2A2 INT_L_X40Y138/NN2END2 INT_L_X42Y134/EL1BEG2 INT_L_X42Y134/EL1END3 INT_L_X42Y134/ER1BEG_S0 INT_L_X42Y134/FAN_ALT3 INT_L_X42Y134/FAN_BOUNCE3 INT_L_X42Y134/IMUX_L19 INT_L_X42Y134/IMUX_L37 INT_L_X42Y134/NR1BEG3 INT_L_X42Y135/ER1BEG0 INT_L_X42Y135/FAN_ALT1 INT_L_X42Y135/FAN_BOUNCE1 INT_L_X42Y135/IMUX_L23 INT_L_X42Y135/IMUX_L36 INT_L_X42Y135/NR1END3 INT_R_X41Y134/EL1BEG3 INT_R_X41Y135/BYP_ALT1 INT_R_X41Y135/BYP_BOUNCE1 INT_R_X41Y135/EL1BEG_N3 INT_R_X41Y135/ER1END0 INT_R_X41Y135/IMUX27 INT_R_X41Y138/IMUX20 INT_R_X41Y138/NE2END2 INT_R_X43Y133/IMUX44 INT_R_X43Y133/SL1END2 INT_R_X43Y134/EL1END2 INT_R_X43Y134/FAN_ALT7 INT_R_X43Y134/FAN_BOUNCE7 INT_R_X43Y134/IMUX32 INT_R_X43Y134/SL1BEG2 INT_R_X43Y135/ER1END0 INT_R_X43Y135/IMUX40 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y138/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_R_X41Y135/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X40Y134/INT_L.SL1END3->>ER1BEG_S0 INT_L_X40Y135/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X40Y135/INT_L.LOGIC_OUTS_L15->>SL1BEG3 INT_L_X40Y136/INT_L.NL1END2->>NN2BEG2 INT_L_X40Y136/INT_L.NL1END2->>NR1BEG2 INT_L_X40Y137/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y138/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y138/INT_L.NN2END2->>BYP_ALT5 INT_L_X42Y134/INT_L.EL1END3->>EL1BEG2 INT_L_X42Y134/INT_L.EL1END3->>ER1BEG_S0 INT_L_X42Y134/INT_L.EL1END3->>FAN_ALT3 INT_L_X42Y134/INT_L.EL1END3->>IMUX_L37 INT_L_X42Y134/INT_L.EL1END3->>NR1BEG3 INT_L_X42Y134/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y134/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X42Y135/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y135/INT_L.FAN_BOUNCE1->>IMUX_L36 INT_L_X42Y135/INT_L.NR1END3->>FAN_ALT1 INT_L_X42Y135/INT_L.NR1END3->>IMUX_L23 INT_R_X41Y135/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y135/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X41Y135/INT_R.ER1END0->>BYP_ALT1 INT_R_X41Y135/INT_R.ER1END0->>EL1BEG_N3 INT_R_X41Y138/INT_R.NE2END2->>IMUX20 INT_R_X43Y133/INT_R.SL1END2->>IMUX44 INT_R_X43Y134/INT_R.EL1END2->>FAN_ALT7 INT_R_X43Y134/INT_R.EL1END2->>SL1BEG2 INT_R_X43Y134/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y134/INT_R.FAN_BOUNCE7->>IMUX32 INT_R_X43Y135/INT_R.ER1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

slvi[hsel][0]_INST_0_i_7_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y131/CLBLL_L_B CLBLM_R_X41Y134/CLBLM_IMUX35 CLBLM_R_X41Y134/CLBLM_M_C6 INT_L_X40Y131/LOGIC_OUTS_L9 INT_L_X40Y131/NE2BEG1 INT_L_X40Y132/NE2A1 INT_R_X41Y132/NE2END1 INT_R_X41Y132/NR1BEG1 INT_R_X41Y133/NR1BEG1 INT_R_X41Y133/NR1END1 INT_R_X41Y134/IMUX35 INT_R_X41Y134/NR1END1 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X40Y131/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X41Y132/INT_R.NE2END1->>NR1BEG1 INT_R_X41Y133/INT_R.NR1END1->>NR1BEG1 INT_R_X41Y134/INT_R.NR1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_28_n_0 - 
wires: CLBLL_L_X40Y139/CLBLL_IMUX32 CLBLL_L_X40Y139/CLBLL_LL_A CLBLL_L_X40Y139/CLBLL_LL_C1 CLBLL_L_X40Y139/CLBLL_LOGIC_OUTS12 INT_L_X40Y139/IMUX_L32 INT_L_X40Y139/LOGIC_OUTS_L12 
pips: CLBLL_L_X40Y139/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X40Y139/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_L_X40Y139/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_29_n_0 - 
wires: CLBLL_L_X40Y139/CLBLL_IMUX35 CLBLL_L_X40Y139/CLBLL_LL_B CLBLL_L_X40Y139/CLBLL_LL_C6 CLBLL_L_X40Y139/CLBLL_LOGIC_OUTS13 INT_L_X40Y139/IMUX_L35 INT_L_X40Y139/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y139/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y139/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y139/INT_L.LOGIC_OUTS_L13->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_35_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_38_n_0 - 
wires: CLBLL_L_X40Y134/CLBLL_IMUX43 CLBLL_L_X40Y134/CLBLL_LL_B CLBLL_L_X40Y134/CLBLL_LL_D6 CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS13 INT_L_X40Y134/IMUX_L43 INT_L_X40Y134/LOGIC_OUTS_L13 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X40Y134/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X40Y134/INT_L.LOGIC_OUTS_L13->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_39_n_0 - 
wires: CLBLL_L_X40Y134/CLBLL_IMUX44 CLBLL_L_X40Y134/CLBLL_LL_D4 CLBLL_L_X40Y135/CLBLL_LL_C CLBLL_L_X40Y135/CLBLL_LL_CMUX CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS22 INT_L_X40Y134/IMUX_L44 INT_L_X40Y134/SR1END1 INT_L_X40Y135/LOGIC_OUTS_L22 INT_L_X40Y135/SR1BEG1 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X40Y135/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X40Y135/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X40Y134/INT_L.SR1END1->>IMUX_L44 INT_L_X40Y135/INT_L.LOGIC_OUTS_L22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_16_n_0 - 
wires: CLBLL_L_X40Y135/CLBLL_ER1BEG1 CLBLL_L_X40Y135/CLBLL_IMUX43 CLBLL_L_X40Y135/CLBLL_LL_D6 CLBLM_R_X39Y135/CLBLM_ER1BEG1 CLBLM_R_X39Y135/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y135/CLBLM_M_A INT_L_X40Y135/ER1END1 INT_L_X40Y135/IMUX_L43 INT_R_X39Y135/ER1BEG1 INT_R_X39Y135/LOGIC_OUTS12 VBRK_X99Y141/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X39Y135/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y135/INT_L.ER1END1->>IMUX_L43 INT_R_X39Y135/INT_R.LOGIC_OUTS12->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_17_n_0 - 
wires: CLBLL_L_X40Y134/CLBLL_IMUX21 CLBLL_L_X40Y134/CLBLL_IMUX41 CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y134/CLBLL_L_A CLBLL_L_X40Y134/CLBLL_L_C4 CLBLL_L_X40Y134/CLBLL_L_D1 INT_L_X40Y134/IMUX_L21 INT_L_X40Y134/IMUX_L41 INT_L_X40Y134/LOGIC_OUTS_L8 INT_L_X40Y134/NL1BEG_N3 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X40Y134/INT_L.LOGIC_OUTS_L8->>IMUX_L41 INT_L_X40Y134/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X40Y134/INT_L.NL1BEG_N3->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hsel][0]_INST_0_i_18_n_0 - 
wires: CLBLL_L_X40Y134/CLBLL_IMUX34 CLBLL_L_X40Y134/CLBLL_IMUX46 CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y134/CLBLL_L_B CLBLL_L_X40Y134/CLBLL_L_BMUX CLBLL_L_X40Y134/CLBLL_L_C6 CLBLL_L_X40Y134/CLBLL_L_D5 INT_L_X40Y134/IMUX_L34 INT_L_X40Y134/IMUX_L46 INT_L_X40Y134/LOGIC_OUTS_L17 INT_L_X40Y134/LOGIC_OUTS_L9 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y134/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y134/INT_L.LOGIC_OUTS_L17->>IMUX_L46 INT_L_X40Y134/INT_L.LOGIC_OUTS_L9->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

hsel357_out - 
wires: BRAM_INT_INTERFACE_L_X38Y134/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y130/BRAM_ER1BEG2_4 CLBLL_L_X40Y134/CLBLL_EE2A2 CLBLL_L_X40Y134/CLBLL_IMUX20 CLBLL_L_X40Y134/CLBLL_L_C2 CLBLM_R_X37Y134/CLBLM_ER1BEG2 CLBLM_R_X37Y134/CLBLM_LOGIC_OUTS19 CLBLM_R_X37Y134/CLBLM_L_COUT CLBLM_R_X37Y134/CLBLM_L_DMUX CLBLM_R_X39Y134/CLBLM_EE2A2 INT_L_X38Y134/EE2BEG2 INT_L_X38Y134/ER1END2 INT_L_X40Y134/EE2END2 INT_L_X40Y134/IMUX_L20 INT_R_X37Y134/ER1BEG2 INT_R_X37Y134/LOGIC_OUTS19 INT_R_X39Y134/EE2A2 VBRK_X99Y140/VBRK_EE2A2 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_R_X37Y134/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X37Y134/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X38Y134/INT_L.ER1END2->>EE2BEG2 INT_L_X40Y134/INT_L.EE2END2->>IMUX_L20 INT_R_X37Y134/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_45_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel360_out - 
wires: CLBLL_L_X40Y134/CLBLL_IMUX42 CLBLL_L_X40Y134/CLBLL_L_D6 CLBLM_R_X41Y133/CLBLM_LOGIC_OUTS19 CLBLM_R_X41Y133/CLBLM_L_COUT CLBLM_R_X41Y133/CLBLM_L_DMUX INT_L_X40Y134/IMUX_L42 INT_L_X40Y134/NW2END1 INT_R_X41Y133/LOGIC_OUTS19 INT_R_X41Y133/NW2BEG1 INT_R_X41Y134/NW2A1 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X41Y133/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X41Y133/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y134/INT_L.NW2END1->>IMUX_L42 INT_R_X41Y133/INT_R.LOGIC_OUTS19->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_55_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_56_n_0 - 
wires: CLBLM_L_X36Y131/CLBLM_IMUX41 CLBLM_L_X36Y131/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y131/CLBLM_L_A CLBLM_L_X36Y131/CLBLM_L_D1 INT_L_X36Y131/IMUX_L41 INT_L_X36Y131/LOGIC_OUTS_L8 
pips: CLBLM_L_X36Y131/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X36Y131/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y131/INT_L.LOGIC_OUTS_L8->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_57_n_0 - 
wires: CLBLM_L_X36Y131/CLBLM_IMUX42 CLBLM_L_X36Y131/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y131/CLBLM_L_B CLBLM_L_X36Y131/CLBLM_L_D6 INT_L_X36Y131/IMUX_L42 INT_L_X36Y131/LOGIC_OUTS_L9 
pips: CLBLM_L_X36Y131/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X36Y131/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X36Y131/INT_L.LOGIC_OUTS_L9->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_61_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_62_n_0 - 
wires: CLBLL_L_X42Y137/CLBLL_IMUX42 CLBLL_L_X42Y137/CLBLL_LL_B CLBLL_L_X42Y137/CLBLL_LL_BMUX CLBLL_L_X42Y137/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y137/CLBLL_L_D6 INT_L_X42Y137/IMUX_L42 INT_L_X42Y137/LOGIC_OUTS_L21 INT_L_X42Y137/SR1BEG_S0 
pips: CLBLL_L_X42Y137/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y137/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X42Y137/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X42Y137/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X42Y137/INT_L.SR1BEG_S0->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_63_n_0 - 
wires: CLBLL_L_X42Y137/CLBLL_IMUX34 CLBLL_L_X42Y137/CLBLL_LL_C CLBLL_L_X42Y137/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y137/CLBLL_L_C6 INT_L_X42Y137/FAN_ALT7 INT_L_X42Y137/FAN_BOUNCE7 INT_L_X42Y137/IMUX_L34 INT_L_X42Y137/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y137/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y137/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y137/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y137/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X42Y137/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_64_n_0 - 
wires: CLBLL_L_X42Y137/CLBLL_IMUX13 CLBLL_L_X42Y137/CLBLL_LL_D CLBLL_L_X42Y137/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y137/CLBLL_L_B6 INT_L_X42Y137/FAN_ALT3 INT_L_X42Y137/FAN_BOUNCE3 INT_L_X42Y137/IMUX_L13 INT_L_X42Y137/LOGIC_OUTS_L15 
pips: CLBLL_L_X42Y137/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y137/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y137/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y137/INT_L.FAN_BOUNCE3->>IMUX_L13 INT_L_X42Y137/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_65_n_0 - 
wires: CLBLL_L_X42Y137/CLBLL_IMUX5 CLBLL_L_X42Y137/CLBLL_L_A6 CLBLL_L_X42Y138/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y138/CLBLL_L_B INT_L_X42Y137/IMUX_L5 INT_L_X42Y137/SR1END2 INT_L_X42Y138/LOGIC_OUTS_L9 INT_L_X42Y138/SR1BEG2 
pips: CLBLL_L_X42Y137/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y138/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X42Y137/INT_L.SR1END2->>IMUX_L5 INT_L_X42Y138/INT_L.LOGIC_OUTS_L9->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_66_n_0 - 
wires: CLBLL_L_X42Y135/CLBLL_IMUX43 CLBLL_L_X42Y135/CLBLL_LL_D6 CLBLM_R_X43Y136/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y136/CLBLM_M_B INT_L_X42Y135/IMUX_L43 INT_L_X42Y135/SW2END1 INT_R_X43Y135/SW2A1 INT_R_X43Y136/LOGIC_OUTS13 INT_R_X43Y136/SW2BEG1 
pips: CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X43Y136/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X42Y135/INT_L.SW2END1->>IMUX_L43 INT_R_X43Y136/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_67_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_LL_B CLBLL_L_X42Y134/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y135/CLBLL_IMUX35 CLBLL_L_X42Y135/CLBLL_LL_C6 INT_L_X42Y134/LOGIC_OUTS_L13 INT_L_X42Y134/NR1BEG1 INT_L_X42Y135/IMUX_L35 INT_L_X42Y135/NR1END1 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X42Y134/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X42Y135/INT_L.NR1END1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_68_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_LL_C CLBLL_L_X42Y134/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y135/CLBLL_IMUX12 CLBLL_L_X42Y135/CLBLL_LL_B6 INT_L_X42Y134/LOGIC_OUTS_L14 INT_L_X42Y134/NR1BEG2 INT_L_X42Y135/IMUX_L12 INT_L_X42Y135/NR1END2 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X42Y134/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X42Y135/INT_L.NR1END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_69_n_0 - 
wires: CLBLL_L_X42Y135/CLBLL_IMUX8 CLBLL_L_X42Y135/CLBLL_LL_A5 CLBLL_L_X42Y135/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y135/CLBLL_L_A INT_L_X42Y135/IMUX_L8 INT_L_X42Y135/LOGIC_OUTS_L8 INT_L_X42Y135/NN2BEG0 INT_L_X42Y135/SL1END0 INT_L_X42Y136/NN2A0 INT_L_X42Y136/NN2END_S2_0 INT_L_X42Y136/SL1BEG0 INT_L_X42Y136/SR1BEG_S0 INT_L_X42Y137/NN2END0 
pips: CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y135/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y135/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X42Y135/INT_L.SL1END0->>IMUX_L8 INT_L_X42Y136/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X42Y136/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_70_n_0 - 
wires: CLBLM_L_X36Y136/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y136/CLBLM_L_B CLBLM_R_X37Y136/CLBLM_IMUX43 CLBLM_R_X37Y136/CLBLM_M_D6 INT_L_X36Y136/LOGIC_OUTS_L9 INT_L_X36Y136/NE2BEG1 INT_L_X36Y137/NE2A1 INT_R_X37Y136/IMUX43 INT_R_X37Y136/SL1END1 INT_R_X37Y137/NE2END1 INT_R_X37Y137/SL1BEG1 
pips: CLBLM_L_X36Y136/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y136/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X36Y136/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X37Y136/INT_R.SL1END1->>IMUX43 INT_R_X37Y137/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_71_n_0 - 
wires: CLBLM_R_X37Y136/CLBLM_IMUX35 CLBLM_R_X37Y136/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y136/CLBLM_L_A CLBLM_R_X37Y136/CLBLM_M_C6 INT_R_X37Y136/FAN_ALT5 INT_R_X37Y136/FAN_BOUNCE5 INT_R_X37Y136/IMUX35 INT_R_X37Y136/LOGIC_OUTS8 INT_R_X37Y136/NL1BEG_N3 
pips: CLBLM_R_X37Y136/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y136/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X37Y136/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y136/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X37Y136/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X37Y136/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_72_n_0 - 
wires: CLBLM_L_X36Y136/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y136/CLBLM_L_C CLBLM_R_X37Y136/CLBLM_IMUX24 CLBLM_R_X37Y136/CLBLM_M_B5 INT_L_X36Y135/ER1BEG_S0 INT_L_X36Y135/SR1END3 INT_L_X36Y136/ER1BEG0 INT_L_X36Y136/LOGIC_OUTS_L10 INT_L_X36Y136/SR1BEG3 INT_L_X36Y136/SR1END_N3_3 INT_R_X37Y136/ER1END0 INT_R_X37Y136/IMUX24 
pips: CLBLM_L_X36Y136/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y136/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X36Y135/INT_L.SR1END3->>ER1BEG_S0 INT_L_X36Y136/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_R_X37Y136/INT_R.ER1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_73_n_0 - 
wires: CLBLM_R_X37Y136/CLBLM_IMUX8 CLBLM_R_X37Y136/CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y136/CLBLM_L_B CLBLM_R_X37Y136/CLBLM_M_A5 INT_R_X37Y135/FAN_BOUNCE_S3_2 INT_R_X37Y136/FAN_ALT2 INT_R_X37Y136/FAN_BOUNCE2 INT_R_X37Y136/IMUX8 INT_R_X37Y136/LOGIC_OUTS9 
pips: CLBLM_R_X37Y136/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y136/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X37Y136/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y136/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X37Y136/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_74_n_0 - 
wires: CLBLL_L_X42Y136/CLBLL_IMUX43 CLBLL_L_X42Y136/CLBLL_LL_D6 CLBLL_L_X42Y136/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y136/CLBLL_L_A INT_L_X42Y136/FAN_ALT5 INT_L_X42Y136/FAN_BOUNCE5 INT_L_X42Y136/IMUX_L43 INT_L_X42Y136/LOGIC_OUTS_L8 INT_L_X42Y136/NL1BEG_N3 
pips: CLBLL_L_X42Y136/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_L_X42Y136/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y136/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y136/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_L_X42Y136/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X42Y136/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_75_n_0 - 
wires: CLBLL_L_X42Y136/CLBLL_IMUX31 CLBLL_L_X42Y136/CLBLL_LL_C5 CLBLL_L_X42Y136/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y136/CLBLL_L_B INT_L_X42Y136/IMUX_L31 INT_L_X42Y136/LOGIC_OUTS_L9 INT_L_X42Y136/NL1BEG0 INT_L_X42Y136/NL1END_S3_0 INT_L_X42Y137/NL1END0 
pips: CLBLL_L_X42Y136/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y136/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X42Y136/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X42Y136/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_76_n_0 - 
wires: CLBLL_L_X42Y136/CLBLL_IMUX24 CLBLL_L_X42Y136/CLBLL_LL_B5 CLBLL_L_X42Y136/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y136/CLBLL_L_C INT_L_X42Y135/SR1END3 INT_L_X42Y136/IMUX_L24 INT_L_X42Y136/LOGIC_OUTS_L10 INT_L_X42Y136/SR1BEG3 INT_L_X42Y136/SR1END_N3_3 
pips: CLBLL_L_X42Y136/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y136/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X42Y136/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X42Y136/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_77_n_0 - 
wires: CLBLL_L_X42Y136/CLBLL_IMUX4 CLBLL_L_X42Y136/CLBLL_LL_A6 CLBLL_L_X42Y136/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y136/CLBLL_L_D INT_L_X42Y136/FAN_ALT1 INT_L_X42Y136/FAN_BOUNCE1 INT_L_X42Y136/IMUX_L4 INT_L_X42Y136/LOGIC_OUTS_L11 
pips: CLBLL_L_X42Y136/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y136/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X42Y136/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y136/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X42Y136/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_78_n_0 - 
wires: CLBLM_R_X37Y134/CLBLM_IMUX42 CLBLM_R_X37Y134/CLBLM_L_D6 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y135/CLBLM_L_B INT_R_X37Y134/IMUX42 INT_R_X37Y134/SL1END1 INT_R_X37Y135/LOGIC_OUTS9 INT_R_X37Y135/SL1BEG1 
pips: CLBLM_R_X37Y134/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X37Y135/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X37Y134/INT_R.SL1END1->>IMUX42 INT_R_X37Y135/INT_R.LOGIC_OUTS9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_79_n_0 - 
wires: CLBLM_R_X37Y134/CLBLM_IMUX34 CLBLM_R_X37Y134/CLBLM_LOGIC_OUTS14 CLBLM_R_X37Y134/CLBLM_L_C6 CLBLM_R_X37Y134/CLBLM_M_C INT_R_X37Y134/FAN_ALT7 INT_R_X37Y134/FAN_BOUNCE7 INT_R_X37Y134/IMUX34 INT_R_X37Y134/LOGIC_OUTS14 
pips: CLBLM_R_X37Y134/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y134/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X37Y134/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y134/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X37Y134/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_80_n_0 - 
wires: CLBLM_R_X37Y134/CLBLM_IMUX13 CLBLM_R_X37Y134/CLBLM_L_B6 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y135/CLBLM_L_C INT_R_X37Y134/IMUX13 INT_R_X37Y134/SL1END2 INT_R_X37Y135/LOGIC_OUTS10 INT_R_X37Y135/SL1BEG2 
pips: CLBLM_R_X37Y134/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X37Y135/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X37Y134/INT_R.SL1END2->>IMUX13 INT_R_X37Y135/INT_R.LOGIC_OUTS10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_81_n_0 - 
wires: CLBLM_R_X37Y134/CLBLM_IMUX6 CLBLM_R_X37Y134/CLBLM_L_A1 CLBLM_R_X37Y135/CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y135/CLBLM_L_D INT_R_X37Y134/IMUX6 INT_R_X37Y134/SL1END3 INT_R_X37Y135/LOGIC_OUTS11 INT_R_X37Y135/SL1BEG3 
pips: CLBLM_R_X37Y134/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y135/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X37Y134/INT_R.SL1END3->>IMUX6 INT_R_X37Y135/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_82_n_0 - 
wires: CLBLL_L_X42Y133/CLBLL_LL_A CLBLL_L_X42Y133/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y133/CLBLL_WR1END1 CLBLM_R_X41Y133/CLBLM_IMUX42 CLBLM_R_X41Y133/CLBLM_L_D6 CLBLM_R_X41Y133/CLBLM_WR1END1 INT_L_X42Y133/LOGIC_OUTS_L12 INT_L_X42Y133/WR1BEG1 INT_R_X41Y133/IMUX42 INT_R_X41Y133/WR1END1 
pips: CLBLL_L_X42Y133/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X42Y133/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X41Y133/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_83_n_0 - 
wires: CLBLM_R_X41Y133/CLBLM_IMUX34 CLBLM_R_X41Y133/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y133/CLBLM_L_C6 CLBLM_R_X41Y133/CLBLM_M_C INT_R_X41Y133/FAN_ALT7 INT_R_X41Y133/FAN_BOUNCE7 INT_R_X41Y133/IMUX34 INT_R_X41Y133/LOGIC_OUTS14 
pips: CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y133/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X41Y133/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y133/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X41Y133/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_84_n_0 - 
wires: CLBLL_L_X42Y133/CLBLL_LL_B CLBLL_L_X42Y133/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y133/CLBLL_WR1END2 CLBLM_R_X41Y133/CLBLM_IMUX13 CLBLM_R_X41Y133/CLBLM_L_B6 CLBLM_R_X41Y133/CLBLM_WR1END2 INT_L_X42Y133/LOGIC_OUTS_L13 INT_L_X42Y133/WR1BEG2 INT_R_X41Y133/IMUX13 INT_R_X41Y133/WR1END2 
pips: CLBLL_L_X42Y133/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X42Y133/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X41Y133/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_85_n_0 - 
wires: CLBLM_R_X41Y133/CLBLM_IMUX5 CLBLM_R_X41Y133/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y133/CLBLM_L_A6 CLBLM_R_X41Y133/CLBLM_M_D INT_R_X41Y133/FAN_ALT3 INT_R_X41Y133/FAN_BOUNCE3 INT_R_X41Y133/IMUX5 INT_R_X41Y133/LOGIC_OUTS15 
pips: CLBLM_R_X41Y133/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X41Y133/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X41Y133/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X41Y133/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X41Y133/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_86_n_0 - 
wires: CLBLM_R_X39Y132/CLBLM_IMUX43 CLBLM_R_X39Y132/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y132/CLBLM_L_B CLBLM_R_X39Y132/CLBLM_M_D6 INT_R_X39Y132/FAN_ALT3 INT_R_X39Y132/FAN_BOUNCE3 INT_R_X39Y132/IMUX43 INT_R_X39Y132/LOGIC_OUTS9 INT_R_X39Y132/NL1BEG0 INT_R_X39Y132/NL1END_S3_0 INT_R_X39Y133/NL1END0 
pips: CLBLM_R_X39Y132/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X39Y132/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X39Y132/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y132/INT_R.FAN_BOUNCE3->>IMUX43 INT_R_X39Y132/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X39Y132/INT_R.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_87_n_0 - 
wires: CLBLM_R_X39Y132/CLBLM_IMUX35 CLBLM_R_X39Y132/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y132/CLBLM_L_C CLBLM_R_X39Y132/CLBLM_M_C6 INT_R_X39Y132/FAN_ALT5 INT_R_X39Y132/FAN_BOUNCE5 INT_R_X39Y132/IMUX35 INT_R_X39Y132/LOGIC_OUTS10 
pips: CLBLM_R_X39Y132/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y132/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y132/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y132/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X39Y132/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_88_n_0 - 
wires: CLBLM_R_X39Y132/CLBLM_IMUX12 CLBLM_R_X39Y132/CLBLM_M_B6 CLBLM_R_X39Y133/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y133/CLBLM_M_A INT_R_X39Y132/IMUX12 INT_R_X39Y132/SR1END1 INT_R_X39Y133/LOGIC_OUTS12 INT_R_X39Y133/SR1BEG1 
pips: CLBLM_R_X39Y132/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X39Y133/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y132/INT_R.SR1END1->>IMUX12 INT_R_X39Y133/INT_R.LOGIC_OUTS12->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_89_n_0 - 
wires: CLBLM_R_X39Y132/CLBLM_IMUX8 CLBLM_R_X39Y132/CLBLM_M_A5 CLBLM_R_X39Y133/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y133/CLBLM_M_B INT_R_X39Y131/FAN_BOUNCE_S3_2 INT_R_X39Y132/FAN_ALT2 INT_R_X39Y132/FAN_BOUNCE2 INT_R_X39Y132/IMUX8 INT_R_X39Y132/SL1END1 INT_R_X39Y133/LOGIC_OUTS13 INT_R_X39Y133/SL1BEG1 
pips: CLBLM_R_X39Y132/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y133/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y132/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y132/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y132/INT_R.SL1END1->>FAN_ALT2 INT_R_X39Y133/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_90_n_0 - 
wires: CLBLL_L_X40Y129/CLBLL_LL_A CLBLL_L_X40Y129/CLBLL_LOGIC_OUTS12 CLBLL_L_X40Y130/CLBLL_IMUX43 CLBLL_L_X40Y130/CLBLL_LL_D6 INT_L_X40Y129/LOGIC_OUTS_L12 INT_L_X40Y129/NL1BEG2 INT_L_X40Y129/NL1BEG_N3 INT_L_X40Y130/IMUX_L43 INT_L_X40Y130/NL1END2 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 INT_L_X40Y129/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X40Y129/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X40Y130/INT_L.NL1END2->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_91_n_0 - 
wires: CLBLL_L_X40Y129/CLBLL_LL_B CLBLL_L_X40Y129/CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y130/CLBLL_IMUX35 CLBLL_L_X40Y130/CLBLL_LL_C6 INT_L_X40Y129/LOGIC_OUTS_L13 INT_L_X40Y129/NR1BEG1 INT_L_X40Y130/IMUX_L35 INT_L_X40Y130/NR1END1 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X40Y129/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X40Y130/INT_L.NR1END1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_92_n_0 - 
wires: CLBLL_L_X40Y129/CLBLL_LL_C CLBLL_L_X40Y129/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y130/CLBLL_IMUX12 CLBLL_L_X40Y130/CLBLL_LL_B6 INT_L_X40Y129/LOGIC_OUTS_L14 INT_L_X40Y129/NR1BEG2 INT_L_X40Y130/IMUX_L12 INT_L_X40Y130/NR1END2 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 INT_L_X40Y129/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X40Y130/INT_L.NR1END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][0]_INST_0_i_93_n_0 - 
wires: CLBLL_L_X40Y130/CLBLL_IMUX4 CLBLL_L_X40Y130/CLBLL_LL_A6 CLBLL_L_X40Y130/CLBLL_LOGIC_OUTS8 CLBLL_L_X40Y130/CLBLL_L_A INT_L_X40Y130/IMUX_L4 INT_L_X40Y130/LOGIC_OUTS_L8 INT_L_X40Y130/NE2BEG0 INT_L_X40Y130/SR1END1 INT_L_X40Y131/NE2A0 INT_L_X40Y131/SR1BEG1 INT_L_X40Y131/WR1END1 INT_R_X41Y130/NE2END_S3_0 INT_R_X41Y131/NE2END0 INT_R_X41Y131/WR1BEG1 
pips: CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y130/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X40Y130/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X40Y130/INT_L.SR1END1->>IMUX_L4 INT_L_X40Y131/INT_L.WR1END1->>SR1BEG1 INT_R_X41Y131/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_IMUX16 CLBLL_L_X42Y134/CLBLL_L_B3 CLBLL_L_X42Y135/CLBLL_ER1BEG0 CLBLL_L_X42Y135/CLBLL_IMUX33 CLBLL_L_X42Y135/CLBLL_L_C1 CLBLM_R_X41Y134/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y134/CLBLM_M_D CLBLM_R_X41Y135/CLBLM_ER1BEG0 INT_L_X42Y134/IMUX_L16 INT_L_X42Y134/SL1END0 INT_L_X42Y135/ER1END0 INT_L_X42Y135/IMUX_L33 INT_L_X42Y135/SL1BEG0 INT_R_X41Y134/ER1BEG_S0 INT_R_X41Y134/LOGIC_OUTS15 INT_R_X41Y135/ER1BEG0 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_R_X41Y134/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y134/INT_L.SL1END0->>IMUX_L16 INT_L_X42Y135/INT_L.ER1END0->>IMUX_L33 INT_L_X42Y135/INT_L.ER1END0->>SL1BEG0 INT_R_X41Y134/INT_R.LOGIC_OUTS15->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hsel][1]_INST_0_i_4_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_LL_D CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y134/CLBLM_IMUX45 CLBLM_R_X41Y134/CLBLM_M_D2 INT_L_X40Y131/LOGIC_OUTS_L15 INT_L_X40Y131/NE2BEG3 INT_L_X40Y132/NE2A3 INT_R_X41Y132/NE2END3 INT_R_X41Y132/NN2BEG3 INT_R_X41Y133/NN2A3 INT_R_X41Y134/IMUX45 INT_R_X41Y134/NN2END3 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X40Y131/INT_L.LOGIC_OUTS_L15->>NE2BEG3 INT_R_X41Y132/INT_R.NE2END3->>NN2BEG3 INT_R_X41Y134/INT_R.NN2END3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_5_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y133/CLBLL_L_B CLBLM_R_X41Y134/CLBLM_IMUX40 CLBLM_R_X41Y134/CLBLM_M_D1 INT_L_X40Y133/EL1BEG0 INT_L_X40Y133/LOGIC_OUTS_L9 INT_R_X41Y132/EL1END_S3_0 INT_R_X41Y133/EL1END0 INT_R_X41Y133/NR1BEG0 INT_R_X41Y134/IMUX40 INT_R_X41Y134/NR1END0 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X41Y134/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X40Y133/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X41Y133/INT_R.EL1END0->>NR1BEG0 INT_R_X41Y134/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_34_n_0 - 
wires: CLBLM_R_X39Y136/CLBLM_IMUX32 CLBLM_R_X39Y136/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y136/CLBLM_M_A CLBLM_R_X39Y136/CLBLM_M_C1 INT_R_X39Y136/IMUX32 INT_R_X39Y136/LOGIC_OUTS12 
pips: CLBLM_R_X39Y136/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X39Y136/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y136/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_35_n_0 - 
wires: CLBLM_R_X39Y136/CLBLM_IMUX35 CLBLM_R_X39Y136/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y136/CLBLM_M_B CLBLM_R_X39Y136/CLBLM_M_C6 INT_R_X39Y136/IMUX35 INT_R_X39Y136/LOGIC_OUTS13 
pips: CLBLM_R_X39Y136/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X39Y136/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y136/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_36_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel350_out - 
wires: CLBLM_L_X46Y136/CLBLM_IMUX30 CLBLM_L_X46Y136/CLBLM_L_C5 CLBLM_L_X46Y139/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y139/CLBLM_L_COUT CLBLM_L_X46Y139/CLBLM_L_DMUX INT_L_X46Y136/IMUX_L30 INT_L_X46Y136/SR1END2 INT_L_X46Y137/SR1BEG2 INT_L_X46Y137/SS2END1 INT_L_X46Y138/SS2A1 INT_L_X46Y139/LOGIC_OUTS_L19 INT_L_X46Y139/SS2BEG1 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y139/CLBLM_L.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_L_X46Y139/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y136/INT_L.SR1END2->>IMUX_L30 INT_L_X46Y137/INT_L.SS2END1->>SR1BEG2 INT_L_X46Y139/INT_L.LOGIC_OUTS_L19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2148_in - 
wires: CLBLM_L_X46Y136/CLBLM_IMUX23 CLBLM_L_X46Y136/CLBLM_L_C3 CLBLM_R_X47Y135/CLBLM_SW4END3 CLBLM_R_X49Y139/CLBLM_LOGIC_OUTS15 CLBLM_R_X49Y139/CLBLM_M_D DSP_L_X48Y135/DSP_SW4END3_0 INT_INTERFACE_L_X48Y135/INT_INTERFACE_SW4END3 INT_L_X46Y136/IMUX_L23 INT_L_X46Y136/NW2END_S0_0 INT_L_X46Y137/NW2END0 INT_L_X48Y135/SW6E3 INT_L_X48Y136/SW6D3 INT_L_X48Y137/SW6C3 INT_L_X48Y138/SW6B3 INT_L_X48Y139/SW6A3 INT_R_X47Y135/SW6END3 INT_R_X47Y136/NW2BEG0 INT_R_X47Y136/SW6END_N0_3 INT_R_X47Y137/NW2A0 INT_R_X49Y139/LOGIC_OUTS15 INT_R_X49Y139/SW6BEG3 VBRK_X118Y141/VBRK_SW4END3 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y139/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y136/INT_L.NW2END_S0_0->>IMUX_L23 INT_R_X47Y136/INT_R.SW6END_N0_3->>NW2BEG0 INT_R_X49Y139/INT_R.LOGIC_OUTS15->>SW6BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_44_n_0 - 
wires: CLBLM_R_X49Y139/CLBLM_IMUX44 CLBLM_R_X49Y139/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y139/CLBLM_M_C CLBLM_R_X49Y139/CLBLM_M_D4 INT_R_X49Y139/IMUX44 INT_R_X49Y139/LOGIC_OUTS14 
pips: CLBLM_R_X49Y139/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X49Y139/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X49Y139/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_45_n_0 - 
wires: CLBLM_R_X49Y139/CLBLM_IMUX45 CLBLM_R_X49Y139/CLBLM_LOGIC_OUTS16 CLBLM_R_X49Y139/CLBLM_L_A CLBLM_R_X49Y139/CLBLM_L_AMUX CLBLM_R_X49Y139/CLBLM_M_D2 INT_R_X49Y139/IMUX45 INT_R_X49Y139/LOGIC_OUTS16 
pips: CLBLM_R_X49Y139/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X49Y139/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X49Y139/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X49Y139/INT_R.LOGIC_OUTS16->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel351_out - 
wires: CLBLM_L_X46Y136/CLBLM_IMUX34 CLBLM_L_X46Y136/CLBLM_L_C6 CLBLM_R_X47Y136/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y136/CLBLM_L_COUT CLBLM_R_X47Y136/CLBLM_L_DMUX INT_L_X46Y135/NL1BEG1 INT_L_X46Y135/SW2END1 INT_L_X46Y136/IMUX_L34 INT_L_X46Y136/NL1END1 INT_R_X47Y135/SW2A1 INT_R_X47Y136/LOGIC_OUTS19 INT_R_X47Y136/SW2BEG1 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y136/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X47Y136/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y135/INT_L.SW2END1->>NL1BEG1 INT_L_X46Y136/INT_L.NL1END1->>IMUX_L34 INT_R_X47Y136/INT_R.LOGIC_OUTS19->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_46_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel349_out - 
wires: CLBLL_L_X40Y130/CLBLL_IMUX25 CLBLL_L_X40Y130/CLBLL_L_B5 CLBLL_L_X40Y134/CLBLL_SE4BEG1 CLBLM_R_X39Y134/CLBLM_LOGIC_OUTS19 CLBLM_R_X39Y134/CLBLM_L_COUT CLBLM_R_X39Y134/CLBLM_L_DMUX CLBLM_R_X39Y134/CLBLM_SE4BEG1 INT_L_X40Y130/IMUX_L25 INT_L_X40Y130/SE6E1 INT_L_X40Y130/WL1END0 INT_L_X40Y131/SE6D1 INT_L_X40Y132/SE6C1 INT_L_X40Y133/SE6B1 INT_L_X40Y134/SE6A1 INT_R_X39Y134/LOGIC_OUTS19 INT_R_X39Y134/SE6BEG1 INT_R_X41Y130/SE6END1 INT_R_X41Y130/WL1BEG0 VBRK_X99Y140/VBRK_SE4BEG1 
pips: CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X39Y134/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X39Y134/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X40Y130/INT_L.WL1END0->>IMUX_L25 INT_R_X39Y134/INT_R.LOGIC_OUTS19->>SE6BEG1 INT_R_X41Y130/INT_R.SE6END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2145_in - 
wires: BRAM_INT_INTERFACE_L_X38Y130/INT_INTERFACE_SE2A2 BRAM_L_X38Y130/BRAM_SE2A2_0 CLBLL_L_X40Y130/CLBLL_ER1BEG2 CLBLL_L_X40Y130/CLBLL_IMUX14 CLBLL_L_X40Y130/CLBLL_L_B1 CLBLM_R_X37Y130/CLBLM_SE2A2 CLBLM_R_X37Y131/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y131/CLBLM_L_C CLBLM_R_X39Y130/CLBLM_ER1BEG2 INT_L_X38Y130/EL1BEG1 INT_L_X38Y130/SE2END2 INT_L_X40Y130/ER1END2 INT_L_X40Y130/IMUX_L14 INT_R_X37Y130/SE2A2 INT_R_X37Y131/LOGIC_OUTS10 INT_R_X37Y131/SE2BEG2 INT_R_X39Y130/EL1END1 INT_R_X39Y130/ER1BEG2 VBRK_X99Y136/VBRK_ER1BEG2 
pips: CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X37Y131/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X38Y130/INT_L.SE2END2->>EL1BEG1 INT_L_X40Y130/INT_L.ER1END2->>IMUX_L14 INT_R_X37Y131/INT_R.LOGIC_OUTS10->>SE2BEG2 INT_R_X39Y130/INT_R.EL1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_54_n_0 - 
wires: CLBLM_R_X37Y131/CLBLM_IMUX33 CLBLM_R_X37Y131/CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y131/CLBLM_L_A CLBLM_R_X37Y131/CLBLM_L_C1 INT_R_X37Y131/IMUX33 INT_R_X37Y131/LOGIC_OUTS8 
pips: CLBLM_R_X37Y131/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X37Y131/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X37Y131/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_55_n_0 - 
wires: CLBLM_R_X37Y131/CLBLM_IMUX34 CLBLM_R_X37Y131/CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y131/CLBLM_L_B CLBLM_R_X37Y131/CLBLM_L_C6 INT_R_X37Y131/IMUX34 INT_R_X37Y131/LOGIC_OUTS9 
pips: CLBLM_R_X37Y131/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y131/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X37Y131/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel352_out - 
wires: CLBLL_L_X40Y129/CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y129/CLBLL_L_COUT CLBLL_L_X40Y129/CLBLL_L_DMUX CLBLL_L_X40Y130/CLBLL_IMUX13 CLBLL_L_X40Y130/CLBLL_L_B6 INT_L_X40Y129/LOGIC_OUTS_L19 INT_L_X40Y129/NL1BEG0 INT_L_X40Y129/NL1END_S3_0 INT_L_X40Y130/IMUX_L13 INT_L_X40Y130/NL1BEG_N3 INT_L_X40Y130/NL1END0 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X40Y129/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_L_X40Y130/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 INT_L_X40Y129/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X40Y130/INT_L.NL1BEG_N3->>IMUX_L13 INT_L_X40Y130/INT_L.NL1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_56_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_6_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y134/INT_INTERFACE_WW2END1 BRAM_L_X44Y130/BRAM_WW2END1_4 CLBLL_R_X45Y134/CLBLL_WL1END1 CLBLM_L_X46Y134/CLBLM_WL1END1 CLBLM_L_X46Y136/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y136/CLBLM_L_C CLBLM_R_X43Y134/CLBLM_IMUX43 CLBLM_R_X43Y134/CLBLM_M_D6 CLBLM_R_X43Y134/CLBLM_WW2END1 INT_L_X44Y134/WW2A1 INT_L_X46Y134/SS2END2 INT_L_X46Y134/WL1BEG1 INT_L_X46Y135/SS2A2 INT_L_X46Y136/LOGIC_OUTS_L10 INT_L_X46Y136/SS2BEG2 INT_R_X43Y134/IMUX43 INT_R_X43Y134/WW2END1 INT_R_X45Y134/WL1END1 INT_R_X45Y134/WW2BEG1 VBRK_X113Y140/VBRK_WL1END1 
pips: CLBLM_L_X46Y136/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y134/INT_L.SS2END2->>WL1BEG1 INT_L_X46Y136/INT_L.LOGIC_OUTS_L10->>SS2BEG2 INT_R_X43Y134/INT_R.WW2END1->>IMUX43 INT_R_X45Y134/INT_R.WL1END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_60_n_0 - 
wires: CLBLM_L_X36Y133/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y133/CLBLM_L_A CLBLM_R_X37Y133/CLBLM_IMUX43 CLBLM_R_X37Y133/CLBLM_M_D6 INT_L_X36Y133/ER1BEG1 INT_L_X36Y133/LOGIC_OUTS_L8 INT_R_X37Y133/ER1END1 INT_R_X37Y133/IMUX43 
pips: CLBLM_L_X36Y133/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X36Y133/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X37Y133/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_61_n_0 - 
wires: CLBLM_R_X37Y133/CLBLM_IMUX31 CLBLM_R_X37Y133/CLBLM_M_C5 CLBLM_R_X37Y134/CLBLM_LOGIC_OUTS15 CLBLM_R_X37Y134/CLBLM_M_D INT_R_X37Y133/IMUX31 INT_R_X37Y133/SL1END3 INT_R_X37Y134/LOGIC_OUTS15 INT_R_X37Y134/SL1BEG3 
pips: CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y134/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X37Y133/INT_R.SL1END3->>IMUX31 INT_R_X37Y134/INT_R.LOGIC_OUTS15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_62_n_0 - 
wires: CLBLM_L_X36Y133/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y133/CLBLM_L_B CLBLM_R_X37Y133/CLBLM_IMUX24 CLBLM_R_X37Y133/CLBLM_M_B5 INT_L_X36Y133/EL1BEG0 INT_L_X36Y133/LOGIC_OUTS_L9 INT_R_X37Y132/EL1END_S3_0 INT_R_X37Y133/EL1END0 INT_R_X37Y133/IMUX24 
pips: CLBLM_L_X36Y133/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X36Y133/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X37Y133/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_63_n_0 - 
wires: CLBLM_L_X36Y133/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y133/CLBLM_L_C CLBLM_R_X37Y133/CLBLM_IMUX4 CLBLM_R_X37Y133/CLBLM_M_A6 INT_L_X36Y132/SE2A2 INT_L_X36Y133/LOGIC_OUTS_L10 INT_L_X36Y133/SE2BEG2 INT_R_X37Y132/NR1BEG2 INT_R_X37Y132/SE2END2 INT_R_X37Y133/IMUX4 INT_R_X37Y133/NR1END2 
pips: CLBLM_L_X36Y133/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y133/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X36Y133/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X37Y132/INT_R.SE2END2->>NR1BEG2 INT_R_X37Y133/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_24_n_0 - 
wires: CLBLM_R_X39Y131/CLBLM_IMUX34 CLBLM_R_X39Y131/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y131/CLBLM_L_B CLBLM_R_X39Y131/CLBLM_L_C6 INT_R_X39Y131/IMUX34 INT_R_X39Y131/LOGIC_OUTS9 
pips: CLBLM_R_X39Y131/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y131/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X39Y131/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_25_n_0 - 
wires: CLBLM_R_X39Y131/CLBLM_IMUX20 CLBLM_R_X39Y131/CLBLM_LOGIC_OUTS20 CLBLM_R_X39Y131/CLBLM_L_C2 CLBLM_R_X39Y131/CLBLM_M_A CLBLM_R_X39Y131/CLBLM_M_AMUX INT_R_X39Y131/IMUX20 INT_R_X39Y131/LOGIC_OUTS20 
pips: CLBLM_R_X39Y131/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y131/CLBLM_R.CLBLM_M_A->>CLBLM_M_AMUX CLBLM_R_X39Y131/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X39Y131/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_64_n_0 - 
wires: CLBLL_L_X42Y131/CLBLL_LL_A CLBLL_L_X42Y131/CLBLL_LOGIC_OUTS12 CLBLL_L_X42Y131/CLBLL_WR1END1 CLBLM_R_X41Y131/CLBLM_IMUX42 CLBLM_R_X41Y131/CLBLM_L_D6 CLBLM_R_X41Y131/CLBLM_WR1END1 INT_L_X42Y131/LOGIC_OUTS_L12 INT_L_X42Y131/WR1BEG1 INT_R_X41Y131/IMUX42 INT_R_X41Y131/WR1END1 
pips: CLBLL_L_X42Y131/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X41Y131/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X42Y131/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X41Y131/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_65_n_0 - 
wires: CLBLL_L_X42Y130/CLBLL_SW2A1 CLBLL_L_X42Y131/CLBLL_LL_B CLBLL_L_X42Y131/CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y130/CLBLM_SW2A1 CLBLM_R_X41Y131/CLBLM_IMUX34 CLBLM_R_X41Y131/CLBLM_L_C6 INT_L_X42Y130/SW2A1 INT_L_X42Y131/LOGIC_OUTS_L13 INT_L_X42Y131/SW2BEG1 INT_R_X41Y130/NL1BEG1 INT_R_X41Y130/SW2END1 INT_R_X41Y131/IMUX34 INT_R_X41Y131/NL1END1 
pips: CLBLL_L_X42Y131/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y131/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X42Y131/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X41Y130/INT_R.SW2END1->>NL1BEG1 INT_R_X41Y131/INT_R.NL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_66_n_0 - 
wires: CLBLL_L_X42Y131/CLBLL_LL_C CLBLL_L_X42Y131/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y132/CLBLL_NW2A2 CLBLM_R_X41Y131/CLBLM_IMUX13 CLBLM_R_X41Y131/CLBLM_L_B6 CLBLM_R_X41Y132/CLBLM_NW2A2 INT_L_X42Y131/LOGIC_OUTS_L14 INT_L_X42Y131/NW2BEG2 INT_L_X42Y132/NW2A2 INT_R_X41Y131/IMUX13 INT_R_X41Y131/SR1END2 INT_R_X41Y132/NW2END2 INT_R_X41Y132/SR1BEG2 
pips: CLBLL_L_X42Y131/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X41Y131/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X42Y131/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X41Y131/INT_R.SR1END2->>IMUX13 INT_R_X41Y132/INT_R.NW2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_67_n_0 - 
wires: CLBLL_L_X42Y131/CLBLL_LL_D CLBLL_L_X42Y131/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y131/CLBLL_WL1END2 CLBLM_R_X41Y131/CLBLM_IMUX5 CLBLM_R_X41Y131/CLBLM_L_A6 CLBLM_R_X41Y131/CLBLM_WL1END2 INT_L_X42Y131/LOGIC_OUTS_L15 INT_L_X42Y131/WL1BEG2 INT_R_X41Y131/IMUX5 INT_R_X41Y131/WL1END2 
pips: CLBLL_L_X42Y131/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y131/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X42Y131/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X41Y131/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_7_n_0 - 
wires: CLBLL_L_X40Y130/CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y130/CLBLL_L_B CLBLL_L_X40Y131/CLBLL_IMUX42 CLBLL_L_X40Y131/CLBLL_L_D6 INT_L_X40Y130/LOGIC_OUTS_L9 INT_L_X40Y130/NR1BEG1 INT_L_X40Y131/IMUX_L42 INT_L_X40Y131/NR1END1 
pips: CLBLL_L_X40Y130/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X40Y131/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X40Y130/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X40Y131/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_68_n_0 - 
wires: CLBLM_R_X37Y132/CLBLM_IMUX47 CLBLM_R_X37Y132/CLBLM_LOGIC_OUTS9 CLBLM_R_X37Y132/CLBLM_L_B CLBLM_R_X37Y132/CLBLM_M_D5 INT_R_X37Y132/IMUX47 INT_R_X37Y132/LOGIC_OUTS9 INT_R_X37Y132/NL1BEG0 INT_R_X37Y132/NL1END_S3_0 INT_R_X37Y133/NL1END0 
pips: CLBLM_R_X37Y132/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y132/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X37Y132/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X37Y132/INT_R.NL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_69_n_0 - 
wires: CLBLM_R_X37Y132/CLBLM_IMUX35 CLBLM_R_X37Y132/CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y132/CLBLM_L_C CLBLM_R_X37Y132/CLBLM_M_C6 INT_R_X37Y132/FAN_ALT5 INT_R_X37Y132/FAN_BOUNCE5 INT_R_X37Y132/IMUX35 INT_R_X37Y132/LOGIC_OUTS10 
pips: CLBLM_R_X37Y132/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X37Y132/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X37Y132/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y132/INT_R.FAN_BOUNCE5->>IMUX35 INT_R_X37Y132/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_70_n_0 - 
wires: CLBLM_L_X36Y132/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y132/CLBLM_L_A CLBLM_R_X37Y132/CLBLM_IMUX12 CLBLM_R_X37Y132/CLBLM_M_B6 INT_L_X36Y132/ER1BEG1 INT_L_X36Y132/LOGIC_OUTS_L8 INT_R_X37Y132/ER1END1 INT_R_X37Y132/IMUX12 
pips: CLBLM_L_X36Y132/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X37Y132/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X36Y132/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X37Y132/INT_R.ER1END1->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_71_n_0 - 
wires: CLBLM_R_X37Y132/CLBLM_IMUX4 CLBLM_R_X37Y132/CLBLM_LOGIC_OUTS11 CLBLM_R_X37Y132/CLBLM_L_D CLBLM_R_X37Y132/CLBLM_M_A6 INT_R_X37Y132/FAN_ALT1 INT_R_X37Y132/FAN_BOUNCE1 INT_R_X37Y132/IMUX4 INT_R_X37Y132/LOGIC_OUTS11 
pips: CLBLM_R_X37Y132/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y132/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X37Y132/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y132/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X37Y132/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_72_n_0 - 
wires: CLBLL_L_X42Y129/CLBLL_LL_B CLBLL_L_X42Y129/CLBLL_LOGIC_OUTS13 CLBLL_L_X42Y130/CLBLL_NW2A1 CLBLM_R_X41Y130/CLBLM_IMUX42 CLBLM_R_X41Y130/CLBLM_L_D6 CLBLM_R_X41Y130/CLBLM_NW2A1 INT_L_X42Y129/LOGIC_OUTS_L13 INT_L_X42Y129/NW2BEG1 INT_L_X42Y130/NW2A1 INT_R_X41Y130/IMUX42 INT_R_X41Y130/NW2END1 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X42Y129/INT_L.LOGIC_OUTS_L13->>NW2BEG1 INT_R_X41Y130/INT_R.NW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_73_n_0 - 
wires: CLBLL_L_X42Y130/CLBLL_WW2END0 CLBLM_R_X41Y130/CLBLM_IMUX34 CLBLM_R_X41Y130/CLBLM_L_C6 CLBLM_R_X41Y130/CLBLM_WW2END0 CLBLM_R_X43Y130/CLBLM_LOGIC_OUTS12 CLBLM_R_X43Y130/CLBLM_M_A INT_L_X42Y130/WW2A0 INT_R_X41Y130/IMUX34 INT_R_X41Y130/WW2END0 INT_R_X43Y130/LOGIC_OUTS12 INT_R_X43Y130/WW2BEG0 
pips: CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X43Y130/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X41Y130/INT_R.WW2END0->>IMUX34 INT_R_X43Y130/INT_R.LOGIC_OUTS12->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_74_n_0 - 
wires: CLBLL_L_X42Y129/CLBLL_LL_C CLBLL_L_X42Y129/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y130/CLBLL_WR1END2 CLBLM_R_X41Y130/CLBLM_IMUX13 CLBLM_R_X41Y130/CLBLM_L_B6 CLBLM_R_X41Y130/CLBLM_WR1END2 INT_L_X42Y129/LOGIC_OUTS_L14 INT_L_X42Y129/NL1BEG1 INT_L_X42Y130/NL1END1 INT_L_X42Y130/WR1BEG2 INT_R_X41Y130/IMUX13 INT_R_X41Y130/WR1END2 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X42Y129/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X42Y130/INT_L.NL1END1->>WR1BEG2 INT_R_X41Y130/INT_R.WR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_75_n_0 - 
wires: CLBLL_L_X42Y129/CLBLL_LL_D CLBLL_L_X42Y129/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y130/CLBLL_WR1END0 CLBLM_R_X41Y130/CLBLM_IMUX9 CLBLM_R_X41Y130/CLBLM_L_A5 CLBLM_R_X41Y130/CLBLM_WR1END0 INT_L_X42Y129/LOGIC_OUTS_L15 INT_L_X42Y129/WR1BEG_S0 INT_L_X42Y130/WR1BEG0 INT_R_X41Y129/WR1END_S1_0 INT_R_X41Y130/IMUX9 INT_R_X41Y130/WR1END0 
pips: CLBLL_L_X42Y129/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X41Y130/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X42Y129/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X41Y130/INT_R.WR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_76_n_0 - 
wires: CLBLM_L_X46Y138/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y138/CLBLM_L_B CLBLM_L_X46Y139/CLBLM_IMUX42 CLBLM_L_X46Y139/CLBLM_L_D6 INT_L_X46Y138/LOGIC_OUTS_L9 INT_L_X46Y138/NR1BEG1 INT_L_X46Y139/IMUX_L42 INT_L_X46Y139/NR1END1 
pips: CLBLM_L_X46Y138/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y139/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X46Y138/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X46Y139/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_77_n_0 - 
wires: CLBLM_L_X46Y139/CLBLM_IMUX34 CLBLM_L_X46Y139/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y139/CLBLM_L_C6 CLBLM_L_X46Y139/CLBLM_M_D INT_L_X46Y139/IMUX_L34 INT_L_X46Y139/LOGIC_OUTS_L15 INT_L_X46Y139/SR1BEG_S0 
pips: CLBLM_L_X46Y139/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y139/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y139/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X46Y139/INT_L.SR1BEG_S0->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_78_n_0 - 
wires: CLBLM_L_X46Y138/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y138/CLBLM_L_C CLBLM_L_X46Y139/CLBLM_IMUX13 CLBLM_L_X46Y139/CLBLM_L_B6 INT_L_X46Y138/LOGIC_OUTS_L10 INT_L_X46Y138/NR1BEG2 INT_L_X46Y139/IMUX_L13 INT_L_X46Y139/NR1END2 
pips: CLBLM_L_X46Y138/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y139/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X46Y138/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X46Y139/INT_L.NR1END2->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_79_n_0 - 
wires: CLBLL_R_X45Y139/CLBLL_EL1BEG2 CLBLL_R_X45Y139/CLBLL_NW2A3 CLBLM_L_X46Y138/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y138/CLBLM_L_D CLBLM_L_X46Y139/CLBLM_EL1BEG2 CLBLM_L_X46Y139/CLBLM_IMUX5 CLBLM_L_X46Y139/CLBLM_L_A6 CLBLM_L_X46Y139/CLBLM_NW2A3 INT_L_X46Y138/LOGIC_OUTS_L11 INT_L_X46Y138/NW2BEG3 INT_L_X46Y139/EL1END2 INT_L_X46Y139/IMUX_L5 INT_L_X46Y139/NW2A3 INT_R_X45Y139/EL1BEG2 INT_R_X45Y139/NW2END3 VBRK_X113Y145/VBRK_EL1BEG2 VBRK_X113Y145/VBRK_NW2A3 
pips: CLBLM_L_X46Y138/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y139/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X46Y138/INT_L.LOGIC_OUTS_L11->>NW2BEG3 INT_L_X46Y139/INT_L.EL1END2->>IMUX_L5 INT_R_X45Y139/INT_R.NW2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_80_n_0 - 
wires: CLBLM_R_X47Y136/CLBLM_IMUX42 CLBLM_R_X47Y136/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y136/CLBLM_L_D6 CLBLM_R_X47Y136/CLBLM_M_B INT_R_X47Y136/IMUX42 INT_R_X47Y136/LOGIC_OUTS13 INT_R_X47Y136/NN2BEG1 INT_R_X47Y136/SL1END1 INT_R_X47Y137/NN2A1 INT_R_X47Y137/SL1BEG1 INT_R_X47Y137/SR1END1 INT_R_X47Y138/NN2END1 INT_R_X47Y138/SR1BEG1 
pips: CLBLM_R_X47Y136/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y136/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X47Y136/INT_R.LOGIC_OUTS13->>NN2BEG1 INT_R_X47Y136/INT_R.SL1END1->>IMUX42 INT_R_X47Y137/INT_R.SR1END1->>SL1BEG1 INT_R_X47Y138/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_81_n_0 - 
wires: CLBLM_R_X47Y136/CLBLM_IMUX34 CLBLM_R_X47Y136/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y136/CLBLM_L_C6 CLBLM_R_X47Y136/CLBLM_M_C INT_R_X47Y136/FAN_ALT7 INT_R_X47Y136/FAN_BOUNCE7 INT_R_X47Y136/IMUX34 INT_R_X47Y136/LOGIC_OUTS14 
pips: CLBLM_R_X47Y136/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y136/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y136/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X47Y136/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X47Y136/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_82_n_0 - 
wires: CLBLM_R_X47Y136/CLBLM_IMUX25 CLBLM_R_X47Y136/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y136/CLBLM_L_B5 CLBLM_R_X47Y136/CLBLM_M_D INT_R_X47Y136/IMUX25 INT_R_X47Y136/LOGIC_OUTS15 INT_R_X47Y136/SR1BEG_S0 
pips: CLBLM_R_X47Y136/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y136/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X47Y136/INT_R.LOGIC_OUTS15->>SR1BEG_S0 INT_R_X47Y136/INT_R.SR1BEG_S0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_83_n_0 - 
wires: CLBLM_R_X47Y135/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y135/CLBLM_L_A CLBLM_R_X47Y136/CLBLM_IMUX9 CLBLM_R_X47Y136/CLBLM_L_A5 INT_R_X47Y135/LOGIC_OUTS8 INT_R_X47Y135/NR1BEG0 INT_R_X47Y136/IMUX9 INT_R_X47Y136/NR1END0 
pips: CLBLM_R_X47Y135/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y136/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X47Y135/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X47Y136/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_84_n_0 - 
wires: CLBLM_R_X39Y134/CLBLM_IMUX46 CLBLM_R_X39Y134/CLBLM_LOGIC_OUTS12 CLBLM_R_X39Y134/CLBLM_L_D5 CLBLM_R_X39Y134/CLBLM_M_A INT_R_X39Y134/IMUX46 INT_R_X39Y134/LOGIC_OUTS12 INT_R_X39Y134/NL1BEG_N3 
pips: CLBLM_R_X39Y134/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y134/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X39Y134/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X39Y134/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_85_n_0 - 
wires: CLBLM_R_X39Y134/CLBLM_IMUX34 CLBLM_R_X39Y134/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y134/CLBLM_L_C6 CLBLM_R_X39Y134/CLBLM_M_B CLBLM_R_X39Y134/CLBLM_M_BMUX INT_R_X39Y134/IMUX34 INT_R_X39Y134/LOGIC_OUTS21 INT_R_X39Y134/SR1BEG_S0 
pips: CLBLM_R_X39Y134/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y134/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X39Y134/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y134/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y134/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_86_n_0 - 
wires: CLBLM_R_X39Y134/CLBLM_IMUX25 CLBLM_R_X39Y134/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y134/CLBLM_L_B5 CLBLM_R_X39Y134/CLBLM_M_C INT_R_X39Y133/FAN_BOUNCE_S3_6 INT_R_X39Y134/FAN_ALT6 INT_R_X39Y134/FAN_ALT7 INT_R_X39Y134/FAN_BOUNCE6 INT_R_X39Y134/FAN_BOUNCE7 INT_R_X39Y134/IMUX25 INT_R_X39Y134/LOGIC_OUTS14 
pips: CLBLM_R_X39Y134/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y134/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y134/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y134/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y134/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X39Y134/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X39Y134/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_87_n_0 - 
wires: CLBLM_R_X39Y134/CLBLM_IMUX5 CLBLM_R_X39Y134/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y134/CLBLM_L_A6 CLBLM_R_X39Y134/CLBLM_M_D INT_R_X39Y134/FAN_ALT3 INT_R_X39Y134/FAN_BOUNCE3 INT_R_X39Y134/IMUX5 INT_R_X39Y134/LOGIC_OUTS15 
pips: CLBLM_R_X39Y134/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y134/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y134/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y134/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X39Y134/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_88_n_0 - 
wires: CLBLL_L_X40Y129/CLBLL_IMUX42 CLBLL_L_X40Y129/CLBLL_L_D6 CLBLM_R_X41Y129/CLBLM_LOGIC_OUTS12 CLBLM_R_X41Y129/CLBLM_M_A INT_L_X40Y129/IMUX_L42 INT_L_X40Y129/WR1END1 INT_R_X41Y129/LOGIC_OUTS12 INT_R_X41Y129/WR1BEG1 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_R_X41Y129/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X40Y129/INT_L.WR1END1->>IMUX_L42 INT_R_X41Y129/INT_R.LOGIC_OUTS12->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_89_n_0 - 
wires: CLBLL_L_X40Y129/CLBLL_IMUX34 CLBLL_L_X40Y129/CLBLL_L_C6 CLBLM_R_X41Y129/CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y129/CLBLM_M_B INT_L_X40Y128/NL1BEG1 INT_L_X40Y128/SW2END1 INT_L_X40Y129/IMUX_L34 INT_L_X40Y129/NL1END1 INT_R_X41Y128/SW2A1 INT_R_X41Y129/LOGIC_OUTS13 INT_R_X41Y129/SW2BEG1 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X41Y129/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X40Y128/INT_L.SW2END1->>NL1BEG1 INT_L_X40Y129/INT_L.NL1END1->>IMUX_L34 INT_R_X41Y129/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_90_n_0 - 
wires: CLBLL_L_X40Y129/CLBLL_IMUX13 CLBLL_L_X40Y129/CLBLL_L_B6 CLBLM_R_X41Y129/CLBLM_LOGIC_OUTS14 CLBLM_R_X41Y129/CLBLM_M_C INT_L_X40Y129/IMUX_L13 INT_L_X40Y129/SR1END2 INT_L_X40Y130/NW2END2 INT_L_X40Y130/SR1BEG2 INT_R_X41Y129/LOGIC_OUTS14 INT_R_X41Y129/NW2BEG2 INT_R_X41Y130/NW2A2 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X41Y129/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X40Y129/INT_L.SR1END2->>IMUX_L13 INT_L_X40Y130/INT_L.NW2END2->>SR1BEG2 INT_R_X41Y129/INT_R.LOGIC_OUTS14->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][1]_INST_0_i_91_n_0 - 
wires: CLBLL_L_X40Y129/CLBLL_IMUX5 CLBLL_L_X40Y129/CLBLL_L_A6 CLBLL_L_X40Y130/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y130/CLBLL_L_C INT_L_X40Y129/IMUX_L5 INT_L_X40Y129/SL1END2 INT_L_X40Y130/LOGIC_OUTS_L10 INT_L_X40Y130/SL1BEG2 
pips: CLBLL_L_X40Y129/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X40Y130/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X40Y129/INT_L.SL1END2->>IMUX_L5 INT_L_X40Y130/INT_L.LOGIC_OUTS_L10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in10_in - 
wires: CLBLL_L_X42Y133/CLBLL_ER1BEG0 CLBLL_L_X42Y134/CLBLL_IMUX30 CLBLL_L_X42Y134/CLBLL_IMUX41 CLBLL_L_X42Y134/CLBLL_L_C5 CLBLL_L_X42Y134/CLBLL_L_D1 CLBLL_L_X42Y134/CLBLL_NE2A3 CLBLM_R_X41Y132/CLBLM_LOGIC_OUTS15 CLBLM_R_X41Y132/CLBLM_M_D CLBLM_R_X41Y133/CLBLM_ER1BEG0 CLBLM_R_X41Y134/CLBLM_NE2A3 INT_L_X42Y133/ER1END0 INT_L_X42Y133/NR1BEG0 INT_L_X42Y134/IMUX_L30 INT_L_X42Y134/IMUX_L41 INT_L_X42Y134/NE2END3 INT_L_X42Y134/NR1END0 INT_R_X41Y132/ER1BEG_S0 INT_R_X41Y132/LOGIC_OUTS15 INT_R_X41Y132/NR1BEG3 INT_R_X41Y133/ER1BEG0 INT_R_X41Y133/NE2BEG3 INT_R_X41Y133/NR1END3 INT_R_X41Y134/NE2A3 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_R_X41Y132/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X42Y133/INT_L.ER1END0->>NR1BEG0 INT_L_X42Y134/INT_L.NE2END3->>IMUX_L30 INT_L_X42Y134/INT_L.NR1END0->>IMUX_L41 INT_R_X41Y132/INT_R.LOGIC_OUTS15->>ER1BEG_S0 INT_R_X41Y132/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X41Y133/INT_R.NR1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hsel][2]_INST_0_i_5_n_0 - 
wires: CLBLL_L_X40Y131/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y131/CLBLL_L_C CLBLM_R_X41Y132/CLBLM_IMUX38 CLBLM_R_X41Y132/CLBLM_M_D3 INT_L_X40Y131/ER1BEG3 INT_L_X40Y131/LOGIC_OUTS_L10 INT_R_X41Y131/ER1END3 INT_R_X41Y131/NR1BEG3 INT_R_X41Y132/ER1END_N3_3 INT_R_X41Y132/IMUX38 INT_R_X41Y132/NR1END3 
pips: CLBLL_L_X40Y131/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X41Y132/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X40Y131/INT_L.LOGIC_OUTS_L10->>ER1BEG3 INT_R_X41Y131/INT_R.ER1END3->>NR1BEG3 INT_R_X41Y132/INT_R.NR1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_25_n_0 - 
wires: CLBLM_R_X39Y131/CLBLM_IMUX43 CLBLM_R_X39Y131/CLBLM_LOGIC_OUTS13 CLBLM_R_X39Y131/CLBLM_M_B CLBLM_R_X39Y131/CLBLM_M_D6 INT_R_X39Y131/IMUX43 INT_R_X39Y131/LOGIC_OUTS13 
pips: CLBLM_R_X39Y131/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X39Y131/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X39Y131/INT_R.LOGIC_OUTS13->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_26_n_0 - 
wires: CLBLM_R_X39Y131/CLBLM_IMUX44 CLBLM_R_X39Y131/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y131/CLBLM_M_C CLBLM_R_X39Y131/CLBLM_M_D4 INT_R_X39Y131/IMUX44 INT_R_X39Y131/LOGIC_OUTS14 
pips: CLBLM_R_X39Y131/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X39Y131/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y131/INT_R.LOGIC_OUTS14->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel341_out - 
wires: BRAM_INT_INTERFACE_L_X44Y133/INT_INTERFACE_EE2A1 BRAM_L_X44Y130/BRAM_EE2A1_3 CLBLL_L_X42Y133/CLBLL_LOGIC_OUTS19 CLBLL_L_X42Y133/CLBLL_L_COUT CLBLL_L_X42Y133/CLBLL_L_DMUX CLBLL_R_X45Y132/CLBLL_IMUX9 CLBLL_R_X45Y132/CLBLL_L_A5 CLBLM_R_X43Y133/CLBLM_EE2A1 INT_L_X42Y133/EE2BEG1 INT_L_X42Y133/LOGIC_OUTS_L19 INT_L_X44Y133/EE2END1 INT_L_X44Y133/EL1BEG0 INT_R_X43Y133/EE2A1 INT_R_X45Y132/EL1END_S3_0 INT_R_X45Y132/IMUX9 INT_R_X45Y132/SL1END0 INT_R_X45Y133/EL1END0 INT_R_X45Y133/SL1BEG0 
pips: CLBLL_L_X42Y133/CLBLL_L.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_L_X42Y133/CLBLL_L.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X42Y133/INT_L.LOGIC_OUTS_L19->>EE2BEG1 INT_L_X44Y133/INT_L.EE2END1->>EL1BEG0 INT_R_X45Y132/INT_R.SL1END0->>IMUX9 INT_R_X45Y133/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_33_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_34_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2125_in - 
wires: CLBLL_R_X45Y129/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y129/CLBLL_L_C CLBLL_R_X45Y132/CLBLL_IMUX10 CLBLL_R_X45Y132/CLBLL_L_A4 INT_R_X45Y129/LOGIC_OUTS10 INT_R_X45Y129/NL1BEG1 INT_R_X45Y130/NL1END1 INT_R_X45Y130/NN2BEG1 INT_R_X45Y131/NN2A1 INT_R_X45Y132/IMUX10 INT_R_X45Y132/NN2END1 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 INT_R_X45Y129/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X45Y130/INT_R.NL1END1->>NN2BEG1 INT_R_X45Y132/INT_R.NN2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_35_n_0 - 
wires: CLBLL_R_X45Y129/CLBLL_IMUX33 CLBLL_R_X45Y129/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y129/CLBLL_L_A CLBLL_R_X45Y129/CLBLL_L_C1 INT_R_X45Y129/IMUX33 INT_R_X45Y129/LOGIC_OUTS8 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X45Y129/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_R_X45Y129/INT_R.LOGIC_OUTS8->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_36_n_0 - 
wires: CLBLL_R_X45Y129/CLBLL_IMUX34 CLBLL_R_X45Y129/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y129/CLBLL_L_B CLBLL_R_X45Y129/CLBLL_L_C6 INT_R_X45Y129/IMUX34 INT_R_X45Y129/LOGIC_OUTS9 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y129/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X45Y129/INT_R.LOGIC_OUTS9->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel344_out - 
wires: CLBLL_R_X45Y132/CLBLL_IMUX5 CLBLL_R_X45Y132/CLBLL_L_A6 CLBLL_R_X45Y132/CLBLL_WR1END2 CLBLM_L_X46Y132/CLBLM_WR1END2 CLBLM_R_X47Y132/CLBLM_LOGIC_OUTS19 CLBLM_R_X47Y132/CLBLM_L_COUT CLBLM_R_X47Y132/CLBLM_L_DMUX INT_L_X46Y132/WL1END0 INT_L_X46Y132/WR1BEG2 INT_R_X45Y132/IMUX5 INT_R_X45Y132/WR1END2 INT_R_X47Y132/LOGIC_OUTS19 INT_R_X47Y132/WL1BEG0 VBRK_X113Y138/VBRK_WR1END2 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X47Y132/CLBLM_R.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_R_X47Y132/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y132/INT_L.WL1END0->>WR1BEG2 INT_R_X45Y132/INT_R.WR1END2->>IMUX5 INT_R_X47Y132/INT_R.LOGIC_OUTS19->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_37_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_38_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_39_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_40_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel342_out - 
wires: CLBLL_R_X45Y132/CLBLL_IMUX25 CLBLL_R_X45Y132/CLBLL_L_B5 CLBLL_R_X45Y133/CLBLL_LOGIC_OUTS19 CLBLL_R_X45Y133/CLBLL_L_COUT CLBLL_R_X45Y133/CLBLL_L_DMUX INT_R_X45Y132/FAN_ALT5 INT_R_X45Y132/FAN_BOUNCE5 INT_R_X45Y132/IMUX25 INT_R_X45Y132/SR1END2 INT_R_X45Y133/LOGIC_OUTS19 INT_R_X45Y133/SR1BEG2 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y133/CLBLL_R.CLBLL_L_COUT->>CLBLL_L_DMUX CLBLL_R_X45Y133/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 INT_R_X45Y132/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y132/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X45Y132/INT_R.SR1END2->>FAN_ALT5 INT_R_X45Y133/INT_R.LOGIC_OUTS19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_41_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_42_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_43_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_44_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2128_in - 
wires: CLBLL_R_X45Y132/CLBLL_IMUX26 CLBLL_R_X45Y132/CLBLL_L_B4 CLBLL_R_X45Y132/CLBLL_WW2END0 CLBLM_L_X46Y132/CLBLM_WW2END0 CLBLM_R_X47Y132/CLBLM_WL1END0 CLBLM_R_X49Y132/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y132/CLBLM_M_C DSP_L_X48Y130/DSP_WL1END0_2 INT_INTERFACE_L_X48Y132/INT_INTERFACE_WL1END0 INT_L_X46Y132/WW2A0 INT_L_X48Y132/WL1BEG0 INT_L_X48Y132/WL1END1 INT_R_X45Y132/IMUX26 INT_R_X45Y132/WW2END0 INT_R_X47Y132/WL1END0 INT_R_X47Y132/WW2BEG0 INT_R_X49Y132/LOGIC_OUTS14 INT_R_X49Y132/WL1BEG1 VBRK_X113Y138/VBRK_WW2END0 VBRK_X118Y138/VBRK_WL1END0 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_R_X49Y132/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X48Y132/INT_L.WL1END1->>WL1BEG0 INT_R_X45Y132/INT_R.WW2END0->>IMUX26 INT_R_X47Y132/INT_R.WL1END0->>WW2BEG0 INT_R_X49Y132/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_45_n_0 - 
wires: CLBLM_R_X49Y132/CLBLM_IMUX32 CLBLM_R_X49Y132/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y132/CLBLM_M_A CLBLM_R_X49Y132/CLBLM_M_C1 INT_R_X49Y132/IMUX32 INT_R_X49Y132/LOGIC_OUTS12 
pips: CLBLM_R_X49Y132/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y132/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X49Y132/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_46_n_0 - 
wires: CLBLM_R_X49Y132/CLBLM_IMUX35 CLBLM_R_X49Y132/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y132/CLBLM_M_B CLBLM_R_X49Y132/CLBLM_M_C6 INT_R_X49Y132/IMUX35 INT_R_X49Y132/LOGIC_OUTS13 
pips: CLBLM_R_X49Y132/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y132/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X49Y132/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel343_out - 
wires: CLBLL_R_X45Y130/CLBLL_WR1END2 CLBLL_R_X45Y132/CLBLL_IMUX13 CLBLL_R_X45Y132/CLBLL_L_B6 CLBLM_L_X46Y130/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y130/CLBLM_M_COUT CLBLM_L_X46Y130/CLBLM_M_DMUX CLBLM_L_X46Y130/CLBLM_WR1END2 INT_L_X46Y130/LOGIC_OUTS_L23 INT_L_X46Y130/WR1BEG2 INT_R_X45Y130/NN2BEG2 INT_R_X45Y130/WR1END2 INT_R_X45Y131/NN2A2 INT_R_X45Y132/IMUX13 INT_R_X45Y132/NN2END2 VBRK_X113Y136/VBRK_WR1END2 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X46Y130/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y130/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y130/INT_L.LOGIC_OUTS_L23->>WR1BEG2 INT_R_X45Y130/INT_R.WR1END2->>NN2BEG2 INT_R_X45Y132/INT_R.NN2END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_47_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_48_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_49_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_50_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel340_out - 
wires: CLBLM_L_X46Y129/CLBLM_IMUX24 CLBLM_L_X46Y129/CLBLM_M_B5 CLBLM_L_X46Y132/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y132/CLBLM_M_COUT CLBLM_L_X46Y132/CLBLM_M_DMUX INT_L_X46Y129/IMUX_L24 INT_L_X46Y129/SW2END0 INT_L_X46Y132/EL1BEG0 INT_L_X46Y132/LOGIC_OUTS_L23 INT_R_X47Y129/SW2A0 INT_R_X47Y130/SS2END0 INT_R_X47Y130/SW2BEG0 INT_R_X47Y131/EL1END_S3_0 INT_R_X47Y131/SS2A0 INT_R_X47Y132/EL1END0 INT_R_X47Y132/SS2BEG0 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y132/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y132/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y129/INT_L.SW2END0->>IMUX_L24 INT_L_X46Y132/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_R_X47Y130/INT_R.SS2END0->>SW2BEG0 INT_R_X47Y132/INT_R.EL1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_51_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_52_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_53_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_54_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2122_in - 
wires: CLBLL_R_X45Y129/CLBLL_EL1BEG2 CLBLL_R_X45Y129/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y129/CLBLL_L_D CLBLM_L_X46Y129/CLBLM_EL1BEG2 CLBLM_L_X46Y129/CLBLM_IMUX27 CLBLM_L_X46Y129/CLBLM_M_B4 INT_L_X46Y129/EL1END2 INT_L_X46Y129/IMUX_L27 INT_R_X45Y129/EL1BEG2 INT_R_X45Y129/LOGIC_OUTS11 VBRK_X113Y135/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X46Y129/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X46Y129/INT_L.EL1END2->>IMUX_L27 INT_R_X45Y129/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_55_n_0 - 
wires: CLBLL_R_X45Y128/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y128/CLBLL_L_A CLBLL_R_X45Y129/CLBLL_IMUX41 CLBLL_R_X45Y129/CLBLL_L_D1 INT_R_X45Y128/LOGIC_OUTS8 INT_R_X45Y128/NR1BEG0 INT_R_X45Y129/IMUX41 INT_R_X45Y129/NR1END0 
pips: CLBLL_R_X45Y128/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y129/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X45Y128/INT_R.LOGIC_OUTS8->>NR1BEG0 INT_R_X45Y129/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_56_n_0 - 
wires: CLBLL_R_X45Y129/CLBLL_IMUX42 CLBLL_R_X45Y129/CLBLL_L_D6 CLBLL_R_X45Y129/CLBLL_WR1END1 CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y129/CLBLM_M_A CLBLM_L_X46Y129/CLBLM_WR1END1 INT_L_X46Y129/LOGIC_OUTS_L12 INT_L_X46Y129/WR1BEG1 INT_R_X45Y129/IMUX42 INT_R_X45Y129/WR1END1 VBRK_X113Y135/VBRK_WR1END1 
pips: CLBLL_R_X45Y129/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X46Y129/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y129/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X45Y129/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_6_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y132/INT_INTERFACE_WL1END2 BRAM_L_X44Y130/BRAM_WL1END2_2 CLBLL_R_X45Y132/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y132/CLBLL_L_A CLBLM_R_X43Y132/CLBLM_IMUX21 CLBLM_R_X43Y132/CLBLM_L_C4 CLBLM_R_X43Y132/CLBLM_WL1END2 INT_L_X44Y132/NW2END_S0_0 INT_L_X44Y132/WL1BEG2 INT_L_X44Y133/NW2END0 INT_R_X43Y132/IMUX21 INT_R_X43Y132/WL1END2 INT_R_X45Y132/LOGIC_OUTS8 INT_R_X45Y132/NW2BEG0 INT_R_X45Y133/NW2A0 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X44Y132/INT_L.NW2END_S0_0->>WL1BEG2 INT_R_X43Y132/INT_R.WL1END2->>IMUX21 INT_R_X45Y132/INT_R.LOGIC_OUTS8->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel345_out - 
wires: CLBLM_L_X46Y129/CLBLM_IMUX12 CLBLM_L_X46Y129/CLBLM_M_B6 CLBLM_R_X47Y129/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y129/CLBLM_M_COUT CLBLM_R_X47Y129/CLBLM_M_DMUX INT_L_X46Y129/IMUX_L12 INT_L_X46Y129/WR1END2 INT_R_X47Y129/LOGIC_OUTS23 INT_R_X47Y129/WR1BEG2 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X47Y129/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X47Y129/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y129/INT_L.WR1END2->>IMUX_L12 INT_R_X47Y129/INT_R.LOGIC_OUTS23->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_57_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_58_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_59_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_60_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_61_n_0 - 
wires: CLBLM_R_X39Y133/CLBLM_IMUX42 CLBLM_R_X39Y133/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y133/CLBLM_L_D6 CLBLM_R_X39Y133/CLBLM_M_C INT_R_X39Y133/FAN_ALT7 INT_R_X39Y133/FAN_BOUNCE7 INT_R_X39Y133/IMUX42 INT_R_X39Y133/LOGIC_OUTS14 
pips: CLBLM_R_X39Y133/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X39Y133/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y133/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y133/INT_R.FAN_BOUNCE7->>IMUX42 INT_R_X39Y133/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_62_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_LL_C CLBLL_L_X40Y133/CLBLL_LOGIC_OUTS14 CLBLL_L_X40Y133/CLBLL_WL1END1 CLBLM_R_X39Y133/CLBLM_IMUX34 CLBLM_R_X39Y133/CLBLM_L_C6 CLBLM_R_X39Y133/CLBLM_WL1END1 INT_L_X40Y133/LOGIC_OUTS_L14 INT_L_X40Y133/WL1BEG1 INT_R_X39Y133/IMUX34 INT_R_X39Y133/WL1END1 VBRK_X99Y139/VBRK_WL1END1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X39Y133/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X40Y133/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X39Y133/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_63_n_0 - 
wires: CLBLM_R_X39Y133/CLBLM_IMUX13 CLBLM_R_X39Y133/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y133/CLBLM_L_B6 CLBLM_R_X39Y133/CLBLM_M_D INT_R_X39Y133/FAN_ALT3 INT_R_X39Y133/FAN_BOUNCE3 INT_R_X39Y133/IMUX13 INT_R_X39Y133/LOGIC_OUTS15 
pips: CLBLM_R_X39Y133/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y133/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y133/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y133/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X39Y133/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_64_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_LL_D CLBLL_L_X40Y133/CLBLL_LOGIC_OUTS15 CLBLL_L_X40Y133/CLBLL_WL1END2 CLBLM_R_X39Y133/CLBLM_IMUX5 CLBLM_R_X39Y133/CLBLM_L_A6 CLBLM_R_X39Y133/CLBLM_WL1END2 INT_L_X40Y133/LOGIC_OUTS_L15 INT_L_X40Y133/WL1BEG2 INT_R_X39Y133/IMUX5 INT_R_X39Y133/WL1END2 VBRK_X99Y139/VBRK_WL1END2 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X39Y133/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X40Y133/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X39Y133/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_65_n_0 - 
wires: CLBLM_R_X39Y130/CLBLM_IMUX43 CLBLM_R_X39Y130/CLBLM_LOGIC_OUTS8 CLBLM_R_X39Y130/CLBLM_L_A CLBLM_R_X39Y130/CLBLM_M_D6 INT_R_X39Y130/FAN_ALT5 INT_R_X39Y130/FAN_BOUNCE5 INT_R_X39Y130/IMUX43 INT_R_X39Y130/LOGIC_OUTS8 INT_R_X39Y130/NL1BEG_N3 
pips: CLBLM_R_X39Y130/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X39Y130/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X39Y130/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y130/INT_R.FAN_BOUNCE5->>IMUX43 INT_R_X39Y130/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X39Y130/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_66_n_0 - 
wires: CLBLM_R_X39Y130/CLBLM_IMUX31 CLBLM_R_X39Y130/CLBLM_LOGIC_OUTS9 CLBLM_R_X39Y130/CLBLM_L_B CLBLM_R_X39Y130/CLBLM_M_C5 INT_R_X39Y130/IMUX31 INT_R_X39Y130/LOGIC_OUTS9 INT_R_X39Y130/NL1BEG0 INT_R_X39Y130/NL1END_S3_0 INT_R_X39Y131/NL1END0 
pips: CLBLM_R_X39Y130/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y130/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X39Y130/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X39Y130/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_67_n_0 - 
wires: CLBLM_R_X39Y130/CLBLM_IMUX24 CLBLM_R_X39Y130/CLBLM_LOGIC_OUTS10 CLBLM_R_X39Y130/CLBLM_L_C CLBLM_R_X39Y130/CLBLM_M_B5 INT_R_X39Y129/SR1END3 INT_R_X39Y130/IMUX24 INT_R_X39Y130/LOGIC_OUTS10 INT_R_X39Y130/SR1BEG3 INT_R_X39Y130/SR1END_N3_3 
pips: CLBLM_R_X39Y130/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y130/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X39Y130/INT_R.LOGIC_OUTS10->>SR1BEG3 INT_R_X39Y130/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_7_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y132/INT_INTERFACE_WR1END3 BRAM_L_X44Y130/BRAM_WR1END3_2 CLBLL_R_X45Y132/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y132/CLBLL_L_B CLBLM_R_X43Y132/CLBLM_IMUX37 CLBLM_R_X43Y132/CLBLM_L_D4 CLBLM_R_X43Y132/CLBLM_WR1END3 INT_L_X44Y132/WR1BEG3 INT_L_X44Y132/WR1END2 INT_R_X43Y132/IMUX37 INT_R_X43Y132/WR1END3 INT_R_X45Y132/LOGIC_OUTS9 INT_R_X45Y132/WR1BEG2 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X43Y132/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X44Y132/INT_L.WR1END2->>WR1BEG3 INT_R_X43Y132/INT_R.WR1END3->>IMUX37 INT_R_X45Y132/INT_R.LOGIC_OUTS9->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_68_n_0 - 
wires: CLBLM_R_X39Y130/CLBLM_IMUX4 CLBLM_R_X39Y130/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y130/CLBLM_L_D CLBLM_R_X39Y130/CLBLM_M_A6 INT_R_X39Y130/FAN_ALT1 INT_R_X39Y130/FAN_BOUNCE1 INT_R_X39Y130/IMUX4 INT_R_X39Y130/LOGIC_OUTS11 
pips: CLBLM_R_X39Y130/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X39Y130/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X39Y130/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y130/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X39Y130/INT_R.LOGIC_OUTS11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_69_n_0 - 
wires: CLBLL_L_X42Y132/CLBLL_LL_A CLBLL_L_X42Y132/CLBLL_LL_AMUX CLBLL_L_X42Y132/CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y133/CLBLL_IMUX42 CLBLL_L_X42Y133/CLBLL_L_D6 INT_L_X42Y132/LOGIC_OUTS_L20 INT_L_X42Y132/NL1BEG1 INT_L_X42Y133/IMUX_L42 INT_L_X42Y133/NL1END1 
pips: CLBLL_L_X42Y132/CLBLL_L.CLBLL_LL_A->>CLBLL_LL_AMUX CLBLL_L_X42Y132/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X42Y133/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X42Y132/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X42Y133/INT_L.NL1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_70_n_0 - 
wires: CLBLL_L_X42Y133/CLBLL_IMUX34 CLBLL_L_X42Y133/CLBLL_LL_C CLBLL_L_X42Y133/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y133/CLBLL_L_C6 INT_L_X42Y133/FAN_ALT7 INT_L_X42Y133/FAN_BOUNCE7 INT_L_X42Y133/IMUX_L34 INT_L_X42Y133/LOGIC_OUTS_L14 
pips: CLBLL_L_X42Y133/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X42Y133/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X42Y133/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y133/INT_L.FAN_BOUNCE7->>IMUX_L34 INT_L_X42Y133/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_71_n_0 - 
wires: CLBLL_L_X42Y133/CLBLL_IMUX25 CLBLL_L_X42Y133/CLBLL_LL_D CLBLL_L_X42Y133/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y133/CLBLL_L_B5 INT_L_X42Y133/IMUX_L25 INT_L_X42Y133/LOGIC_OUTS_L15 INT_L_X42Y133/SR1BEG_S0 
pips: CLBLL_L_X42Y133/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y133/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y133/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X42Y133/INT_L.SR1BEG_S0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_72_n_0 - 
wires: CLBLL_L_X42Y133/CLBLL_IMUX5 CLBLL_L_X42Y133/CLBLL_L_A6 CLBLL_L_X42Y134/CLBLL_LL_D CLBLL_L_X42Y134/CLBLL_LOGIC_OUTS15 INT_L_X42Y133/IMUX_L5 INT_L_X42Y133/SE2A3 INT_L_X42Y133/WL1END2 INT_L_X42Y134/LOGIC_OUTS_L15 INT_L_X42Y134/SE2BEG3 INT_R_X43Y133/SE2END3 INT_R_X43Y133/WL1BEG2 
pips: CLBLL_L_X42Y133/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y134/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y133/INT_L.WL1END2->>IMUX_L5 INT_L_X42Y134/INT_L.LOGIC_OUTS_L15->>SE2BEG3 INT_R_X43Y133/INT_R.SE2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_73_n_0 - 
wires: CLBLM_R_X47Y132/CLBLM_IMUX46 CLBLM_R_X47Y132/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y132/CLBLM_L_D5 CLBLM_R_X47Y132/CLBLM_M_A INT_L_X46Y132/EL1BEG3 INT_L_X46Y132/NW2END_S0_0 INT_L_X46Y133/EL1BEG_N3 INT_L_X46Y133/NW2END0 INT_R_X47Y132/EL1END3 INT_R_X47Y132/IMUX46 INT_R_X47Y132/LOGIC_OUTS12 INT_R_X47Y132/NW2BEG0 INT_R_X47Y133/NW2A0 
pips: CLBLM_R_X47Y132/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y132/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y133/INT_L.NW2END0->>EL1BEG_N3 INT_R_X47Y132/INT_R.EL1END3->>IMUX46 INT_R_X47Y132/INT_R.LOGIC_OUTS12->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_74_n_0 - 
wires: CLBLM_R_X47Y132/CLBLM_IMUX34 CLBLM_R_X47Y132/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y132/CLBLM_L_C6 CLBLM_R_X47Y132/CLBLM_M_B CLBLM_R_X47Y132/CLBLM_M_BMUX INT_R_X47Y132/IMUX34 INT_R_X47Y132/LOGIC_OUTS21 INT_R_X47Y132/SR1BEG_S0 
pips: CLBLM_R_X47Y132/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y132/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X47Y132/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y132/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X47Y132/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_75_n_0 - 
wires: CLBLM_R_X47Y132/CLBLM_IMUX25 CLBLM_R_X47Y132/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y132/CLBLM_L_B5 CLBLM_R_X47Y132/CLBLM_M_C INT_R_X47Y131/BYP_ALT3 INT_R_X47Y131/BYP_BOUNCE3 INT_R_X47Y131/SL1END2 INT_R_X47Y132/BYP_BOUNCE_N3_3 INT_R_X47Y132/IMUX25 INT_R_X47Y132/LOGIC_OUTS14 INT_R_X47Y132/SL1BEG2 
pips: CLBLM_R_X47Y132/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y132/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X47Y131/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X47Y131/INT_R.SL1END2->>BYP_ALT3 INT_R_X47Y132/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X47Y132/INT_R.LOGIC_OUTS14->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_8_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y129/INT_INTERFACE_WW4C1 BRAM_L_X44Y125/BRAM_WW4C1_4 CLBLL_L_X42Y129/CLBLL_WR1END2 CLBLL_R_X45Y129/CLBLL_WW4A1 CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y129/CLBLM_M_B CLBLM_L_X46Y129/CLBLM_WW4A1 CLBLM_R_X41Y129/CLBLM_IMUX21 CLBLM_R_X41Y129/CLBLM_L_C4 CLBLM_R_X41Y129/CLBLM_WR1END2 CLBLM_R_X43Y129/CLBLM_WW4C1 INT_L_X42Y129/WR1BEG2 INT_L_X42Y129/WW4END1 INT_L_X44Y129/WW4B1 INT_L_X46Y129/LOGIC_OUTS_L13 INT_L_X46Y129/WW4BEG1 INT_R_X41Y129/IMUX21 INT_R_X41Y129/WR1END2 INT_R_X43Y129/WW4C1 INT_R_X45Y129/WW4A1 VBRK_X113Y135/VBRK_WW4A1 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X41Y129/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X42Y129/INT_L.WW4END1->>WR1BEG2 INT_L_X46Y129/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X41Y129/INT_R.WR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_76_n_0 - 
wires: CLBLM_R_X47Y132/CLBLM_IMUX5 CLBLM_R_X47Y132/CLBLM_LOGIC_OUTS15 CLBLM_R_X47Y132/CLBLM_L_A6 CLBLM_R_X47Y132/CLBLM_M_D INT_R_X47Y132/FAN_ALT3 INT_R_X47Y132/FAN_BOUNCE3 INT_R_X47Y132/IMUX5 INT_R_X47Y132/LOGIC_OUTS15 
pips: CLBLM_R_X47Y132/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X47Y132/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X47Y132/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y132/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X47Y132/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_77_n_0 - 
wires: CLBLL_R_X45Y132/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y132/CLBLL_L_C CLBLL_R_X45Y133/CLBLL_IMUX42 CLBLL_R_X45Y133/CLBLL_L_D6 INT_R_X45Y132/LOGIC_OUTS10 INT_R_X45Y132/NL1BEG1 INT_R_X45Y133/IMUX42 INT_R_X45Y133/NL1END1 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y133/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_R_X45Y132/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X45Y133/INT_R.NL1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_78_n_0 - 
wires: CLBLL_R_X45Y133/CLBLL_IMUX30 CLBLL_R_X45Y133/CLBLL_LL_A CLBLL_R_X45Y133/CLBLL_LOGIC_OUTS12 CLBLL_R_X45Y133/CLBLL_L_C5 INT_R_X45Y133/IMUX30 INT_R_X45Y133/LOGIC_OUTS12 INT_R_X45Y133/NL1BEG_N3 
pips: CLBLL_R_X45Y133/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y133/CLBLL_R.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 INT_R_X45Y133/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X45Y133/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_79_n_0 - 
wires: CLBLL_R_X45Y133/CLBLL_IMUX25 CLBLL_R_X45Y133/CLBLL_LL_B CLBLL_R_X45Y133/CLBLL_LOGIC_OUTS13 CLBLL_R_X45Y133/CLBLL_L_B5 INT_R_X45Y132/FAN_BOUNCE_S3_6 INT_R_X45Y133/FAN_ALT6 INT_R_X45Y133/FAN_BOUNCE6 INT_R_X45Y133/IMUX25 INT_R_X45Y133/LOGIC_OUTS13 
pips: CLBLL_R_X45Y133/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y133/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_R_X45Y133/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y133/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X45Y133/INT_R.LOGIC_OUTS13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_80_n_0 - 
wires: CLBLL_R_X45Y133/CLBLL_IMUX9 CLBLL_R_X45Y133/CLBLL_LL_C CLBLL_R_X45Y133/CLBLL_LOGIC_OUTS14 CLBLL_R_X45Y133/CLBLL_L_A5 INT_R_X45Y132/BYP_ALT7 INT_R_X45Y132/BYP_BOUNCE7 INT_R_X45Y132/SR1END3 INT_R_X45Y133/BYP_BOUNCE_N3_7 INT_R_X45Y133/IMUX9 INT_R_X45Y133/LOGIC_OUTS14 INT_R_X45Y133/SR1BEG3 INT_R_X45Y133/SR1END_N3_3 
pips: CLBLL_R_X45Y133/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y133/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X45Y132/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X45Y132/INT_R.SR1END3->>BYP_ALT7 INT_R_X45Y133/INT_R.BYP_BOUNCE_N3_7->>IMUX9 INT_R_X45Y133/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_81_n_0 - 
wires: CLBLM_L_X46Y130/CLBLM_IMUX43 CLBLM_L_X46Y130/CLBLM_M_D6 CLBLM_L_X46Y131/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y131/CLBLM_L_A INT_L_X46Y130/IMUX_L43 INT_L_X46Y130/SR1END1 INT_L_X46Y131/LOGIC_OUTS_L8 INT_L_X46Y131/SR1BEG1 
pips: CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y131/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y130/INT_L.SR1END1->>IMUX_L43 INT_L_X46Y131/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_82_n_0 - 
wires: CLBLM_L_X46Y130/CLBLM_IMUX35 CLBLM_L_X46Y130/CLBLM_M_C6 CLBLM_L_X46Y131/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y131/CLBLM_L_B INT_L_X46Y130/IMUX_L35 INT_L_X46Y130/SL1END1 INT_L_X46Y131/LOGIC_OUTS_L9 INT_L_X46Y131/SL1BEG1 
pips: CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y131/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y130/INT_L.SL1END1->>IMUX_L35 INT_L_X46Y131/INT_L.LOGIC_OUTS_L9->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_83_n_0 - 
wires: CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y129/CLBLM_M_C CLBLM_L_X46Y130/CLBLM_IMUX12 CLBLM_L_X46Y130/CLBLM_M_B6 INT_L_X46Y129/LOGIC_OUTS_L14 INT_L_X46Y129/NR1BEG2 INT_L_X46Y130/IMUX_L12 INT_L_X46Y130/NR1END2 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y129/INT_L.LOGIC_OUTS_L14->>NR1BEG2 INT_L_X46Y130/INT_L.NR1END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_84_n_0 - 
wires: CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y129/CLBLM_M_D CLBLM_L_X46Y130/CLBLM_IMUX4 CLBLM_L_X46Y130/CLBLM_M_A6 INT_L_X46Y129/LOGIC_OUTS_L15 INT_L_X46Y129/NL1BEG2 INT_L_X46Y130/IMUX_L4 INT_L_X46Y130/NL1END2 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y129/INT_L.LOGIC_OUTS_L15->>NL1BEG2 INT_L_X46Y130/INT_L.NL1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_85_n_0 - 
wires: CLBLM_L_X46Y132/CLBLM_IMUX43 CLBLM_L_X46Y132/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y132/CLBLM_L_A CLBLM_L_X46Y132/CLBLM_M_D6 INT_L_X46Y132/FAN_ALT5 INT_L_X46Y132/FAN_BOUNCE5 INT_L_X46Y132/IMUX_L43 INT_L_X46Y132/LOGIC_OUTS_L8 INT_L_X46Y132/NL1BEG_N3 
pips: CLBLM_L_X46Y132/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X46Y132/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X46Y132/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y132/INT_L.FAN_BOUNCE5->>IMUX_L43 INT_L_X46Y132/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X46Y132/INT_L.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_86_n_0 - 
wires: CLBLM_L_X46Y132/CLBLM_IMUX31 CLBLM_L_X46Y132/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y132/CLBLM_L_B CLBLM_L_X46Y132/CLBLM_M_C5 INT_L_X46Y132/IMUX_L31 INT_L_X46Y132/LOGIC_OUTS_L9 INT_L_X46Y132/NL1BEG0 INT_L_X46Y132/NL1END_S3_0 INT_L_X46Y133/NL1END0 
pips: CLBLM_L_X46Y132/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y132/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y132/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X46Y132/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_87_n_0 - 
wires: CLBLL_R_X45Y132/CLBLL_EL1BEG2 CLBLL_R_X45Y132/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y132/CLBLL_L_D CLBLM_L_X46Y132/CLBLM_EL1BEG2 CLBLM_L_X46Y132/CLBLM_IMUX12 CLBLM_L_X46Y132/CLBLM_M_B6 INT_L_X46Y132/EL1END2 INT_L_X46Y132/IMUX_L12 INT_R_X45Y132/EL1BEG2 INT_R_X45Y132/LOGIC_OUTS11 VBRK_X113Y138/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y132/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X46Y132/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y132/INT_L.EL1END2->>IMUX_L12 INT_R_X45Y132/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_88_n_0 - 
wires: CLBLM_L_X46Y132/CLBLM_IMUX8 CLBLM_L_X46Y132/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y132/CLBLM_L_C CLBLM_L_X46Y132/CLBLM_M_A5 INT_L_X46Y131/SR1END3 INT_L_X46Y132/IMUX_L8 INT_L_X46Y132/LOGIC_OUTS_L10 INT_L_X46Y132/SR1BEG3 INT_L_X46Y132/SR1END_N3_3 
pips: CLBLM_L_X46Y132/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y132/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X46Y132/INT_L.LOGIC_OUTS_L10->>SR1BEG3 INT_L_X46Y132/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_89_n_0 - 
wires: CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y129/CLBLM_L_A CLBLM_R_X47Y129/CLBLM_IMUX43 CLBLM_R_X47Y129/CLBLM_M_D6 INT_L_X46Y129/ER1BEG1 INT_L_X46Y129/LOGIC_OUTS_L8 INT_R_X47Y129/ER1END1 INT_R_X47Y129/IMUX43 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y129/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y129/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X47Y129/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_90_n_0 - 
wires: CLBLM_R_X47Y129/CLBLM_IMUX35 CLBLM_R_X47Y129/CLBLM_M_C6 CLBLM_R_X47Y131/CLBLM_LOGIC_OUTS13 CLBLM_R_X47Y131/CLBLM_M_B INT_R_X47Y129/IMUX35 INT_R_X47Y129/SS2END1 INT_R_X47Y130/SS2A1 INT_R_X47Y131/LOGIC_OUTS13 INT_R_X47Y131/SS2BEG1 
pips: CLBLM_R_X47Y129/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y131/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X47Y129/INT_R.SS2END1->>IMUX35 INT_R_X47Y131/INT_R.LOGIC_OUTS13->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_91_n_0 - 
wires: CLBLM_R_X47Y128/CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y128/CLBLM_M_A CLBLM_R_X47Y129/CLBLM_IMUX24 CLBLM_R_X47Y129/CLBLM_M_B5 INT_R_X47Y128/LOGIC_OUTS12 INT_R_X47Y128/NR1BEG0 INT_R_X47Y129/IMUX24 INT_R_X47Y129/NR1END0 
pips: CLBLM_R_X47Y128/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X47Y129/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X47Y128/INT_R.LOGIC_OUTS12->>NR1BEG0 INT_R_X47Y129/INT_R.NR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][2]_INST_0_i_92_n_0 - 
wires: CLBLM_R_X47Y129/CLBLM_IMUX4 CLBLM_R_X47Y129/CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y129/CLBLM_L_A CLBLM_R_X47Y129/CLBLM_M_A6 INT_R_X47Y129/FAN_ALT1 INT_R_X47Y129/FAN_BOUNCE1 INT_R_X47Y129/IMUX4 INT_R_X47Y129/LOGIC_OUTS8 INT_R_X47Y129/NL1BEG_N3 
pips: CLBLM_R_X47Y129/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y129/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X47Y129/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y129/INT_R.FAN_BOUNCE1->>IMUX4 INT_R_X47Y129/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X47Y129/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in5_in - 
wires: CLBLL_L_X42Y134/CLBLL_IMUX25 CLBLL_L_X42Y134/CLBLL_IMUX33 CLBLL_L_X42Y134/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y134/CLBLL_L_A CLBLL_L_X42Y134/CLBLL_L_B5 CLBLL_L_X42Y134/CLBLL_L_C1 INT_L_X42Y134/IMUX_L25 INT_L_X42Y134/IMUX_L33 INT_L_X42Y134/LOGIC_OUTS_L8 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X42Y134/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y134/INT_L.LOGIC_OUTS_L8->>IMUX_L25 INT_L_X42Y134/INT_L.LOGIC_OUTS_L8->>IMUX_L33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

slvi[hsel][3]_INST_0_i_3_n_0 - 
wires: CLBLL_L_X40Y133/CLBLL_LOGIC_OUTS10 CLBLL_L_X40Y133/CLBLL_L_C CLBLL_L_X42Y134/CLBLL_IMUX3 CLBLL_L_X42Y134/CLBLL_L_A2 CLBLL_L_X42Y134/CLBLL_NE2A1 CLBLM_R_X41Y134/CLBLM_NE2A1 INT_L_X40Y133/EL1BEG1 INT_L_X40Y133/LOGIC_OUTS_L10 INT_L_X42Y134/IMUX_L3 INT_L_X42Y134/NE2END1 INT_R_X41Y133/EL1END1 INT_R_X41Y133/NE2BEG1 INT_R_X41Y134/NE2A1 
pips: CLBLL_L_X40Y133/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X40Y133/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X42Y134/INT_L.NE2END1->>IMUX_L3 INT_R_X41Y133/INT_R.EL1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel337_out - 
wires: CLBLM_L_X46Y130/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y130/CLBLM_L_COUT CLBLM_L_X46Y130/CLBLM_L_DMUX CLBLM_L_X46Y131/CLBLM_IMUX34 CLBLM_L_X46Y131/CLBLM_L_C6 INT_L_X46Y130/LOGIC_OUTS_L19 INT_L_X46Y130/NR1BEG1 INT_L_X46Y131/IMUX_L34 INT_L_X46Y131/NR1END1 
pips: CLBLM_L_X46Y130/CLBLM_L.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_L_X46Y130/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X46Y130/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X46Y131/INT_L.NR1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_31_n_0 - 
wires: CLBLM_L_X36Y132/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y132/CLBLM_L_B CLBLM_L_X36Y133/CLBLM_IMUX43 CLBLM_L_X36Y133/CLBLM_M_D6 INT_L_X36Y132/LOGIC_OUTS_L9 INT_L_X36Y132/NR1BEG1 INT_L_X36Y133/IMUX_L43 INT_L_X36Y133/NR1END1 
pips: CLBLM_L_X36Y132/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y133/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X36Y132/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X36Y133/INT_L.NR1END1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_32_n_0 - 
wires: CLBLM_L_X36Y133/CLBLM_IMUX35 CLBLM_L_X36Y133/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y133/CLBLM_L_D CLBLM_L_X36Y133/CLBLM_M_C6 INT_L_X36Y133/FAN_ALT1 INT_L_X36Y133/FAN_ALT5 INT_L_X36Y133/FAN_BOUNCE1 INT_L_X36Y133/FAN_BOUNCE5 INT_L_X36Y133/IMUX_L35 INT_L_X36Y133/LOGIC_OUTS_L11 
pips: CLBLM_L_X36Y133/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X36Y133/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X36Y133/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y133/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y133/INT_L.FAN_BOUNCE1->>FAN_ALT5 INT_L_X36Y133/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X36Y133/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_33_n_0 - 
wires: CLBLM_L_X36Y133/CLBLM_IMUX24 CLBLM_L_X36Y133/CLBLM_M_B5 CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS9 CLBLM_L_X36Y134/CLBLM_L_B INT_L_X36Y133/IMUX_L24 INT_L_X36Y133/SE2A1 INT_L_X36Y133/WL1END0 INT_L_X36Y134/LOGIC_OUTS_L9 INT_L_X36Y134/SE2BEG1 INT_R_X37Y133/SE2END1 INT_R_X37Y133/WL1BEG0 
pips: CLBLM_L_X36Y133/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y134/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X36Y133/INT_L.WL1END0->>IMUX_L24 INT_L_X36Y134/INT_L.LOGIC_OUTS_L9->>SE2BEG1 INT_R_X37Y133/INT_R.SE2END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_34_n_0 - 
wires: CLBLM_L_X36Y133/CLBLM_IMUX4 CLBLM_L_X36Y133/CLBLM_M_A6 CLBLM_L_X36Y134/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y134/CLBLM_L_C INT_L_X36Y133/IMUX_L4 INT_L_X36Y133/SL1END2 INT_L_X36Y134/LOGIC_OUTS_L10 INT_L_X36Y134/SL1BEG2 
pips: CLBLM_L_X36Y133/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y134/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X36Y133/INT_L.SL1END2->>IMUX_L4 INT_L_X36Y134/INT_L.LOGIC_OUTS_L10->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_15_n_0 - 
wires: CLBLM_R_X37Y131/CLBLM_IMUX24 CLBLM_R_X37Y131/CLBLM_LOGIC_OUTS12 CLBLM_R_X37Y131/CLBLM_M_A CLBLM_R_X37Y131/CLBLM_M_B5 INT_R_X37Y131/IMUX24 INT_R_X37Y131/LOGIC_OUTS12 
pips: CLBLM_R_X37Y131/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y131/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X37Y131/INT_R.LOGIC_OUTS12->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_16_n_0 - 
wires: CLBLM_L_X36Y131/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y131/CLBLM_L_C CLBLM_R_X37Y131/CLBLM_IMUX18 CLBLM_R_X37Y131/CLBLM_M_B2 INT_L_X36Y131/EL1BEG1 INT_L_X36Y131/LOGIC_OUTS_L10 INT_R_X37Y131/EL1END1 INT_R_X37Y131/IMUX18 
pips: CLBLM_L_X36Y131/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X37Y131/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X36Y131/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_R_X37Y131/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_35_n_0 - 
wires: CLBLL_L_X42Y130/CLBLL_IMUX47 CLBLL_L_X42Y130/CLBLL_LL_D5 CLBLL_L_X42Y130/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y130/CLBLL_L_B INT_L_X42Y130/IMUX_L47 INT_L_X42Y130/LOGIC_OUTS_L9 INT_L_X42Y130/NL1BEG0 INT_L_X42Y130/NL1END_S3_0 INT_L_X42Y131/NL1END0 
pips: CLBLL_L_X42Y130/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y130/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_L_X42Y130/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X42Y130/INT_L.NL1END_S3_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_36_n_0 - 
wires: CLBLL_L_X42Y130/CLBLL_IMUX35 CLBLL_L_X42Y130/CLBLL_LL_C6 CLBLL_L_X42Y130/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y130/CLBLL_L_C INT_L_X42Y130/FAN_ALT5 INT_L_X42Y130/FAN_BOUNCE5 INT_L_X42Y130/IMUX_L35 INT_L_X42Y130/LOGIC_OUTS_L10 
pips: CLBLL_L_X42Y130/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X42Y130/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_L_X42Y130/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y130/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X42Y130/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_37_n_0 - 
wires: CLBLL_L_X42Y130/CLBLL_IMUX12 CLBLL_L_X42Y130/CLBLL_LL_B6 CLBLL_L_X42Y131/CLBLL_LOGIC_OUTS8 CLBLL_L_X42Y131/CLBLL_L_A INT_L_X42Y130/IMUX_L12 INT_L_X42Y130/SR1END1 INT_L_X42Y131/LOGIC_OUTS_L8 INT_L_X42Y131/SR1BEG1 
pips: CLBLL_L_X42Y130/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y131/CLBLL_L.CLBLL_L_A->CLBLL_LOGIC_OUTS8 INT_L_X42Y130/INT_L.SR1END1->>IMUX_L12 INT_L_X42Y131/INT_L.LOGIC_OUTS_L8->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_4_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y131/INT_INTERFACE_WW2A2 BRAM_L_X44Y130/BRAM_WW2A2_1 CLBLL_L_X42Y131/CLBLL_IMUX30 CLBLL_L_X42Y131/CLBLL_L_C5 CLBLL_R_X45Y131/CLBLL_WW2A2 CLBLM_L_X46Y131/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y131/CLBLM_L_C CLBLM_L_X46Y131/CLBLM_WW2A2 CLBLM_R_X43Y131/CLBLM_WW2A2 INT_L_X42Y131/IMUX_L30 INT_L_X42Y131/WW2END2 INT_L_X44Y131/WW2BEG2 INT_L_X44Y131/WW2END2 INT_L_X46Y131/LOGIC_OUTS_L10 INT_L_X46Y131/WW2BEG2 INT_R_X43Y131/WW2A2 INT_R_X45Y131/WW2A2 VBRK_X113Y137/VBRK_WW2A2 
pips: CLBLL_L_X42Y131/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X46Y131/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X42Y131/INT_L.WW2END2->>IMUX_L30 INT_L_X44Y131/INT_L.WW2END2->>WW2BEG2 INT_L_X46Y131/INT_L.LOGIC_OUTS_L10->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_38_n_0 - 
wires: CLBLL_L_X42Y130/CLBLL_IMUX4 CLBLL_L_X42Y130/CLBLL_LL_A6 CLBLL_L_X42Y130/CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y130/CLBLL_L_D INT_L_X42Y130/FAN_ALT1 INT_L_X42Y130/FAN_BOUNCE1 INT_L_X42Y130/IMUX_L4 INT_L_X42Y130/LOGIC_OUTS_L11 
pips: CLBLL_L_X42Y130/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X42Y130/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X42Y130/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y130/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X42Y130/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_39_n_0 - 
wires: CLBLM_L_X46Y133/CLBLM_IMUX42 CLBLM_L_X46Y133/CLBLM_L_D6 CLBLM_R_X47Y133/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y133/CLBLM_M_C INT_L_X46Y133/IMUX_L42 INT_L_X46Y133/WL1END1 INT_R_X47Y133/LOGIC_OUTS14 INT_R_X47Y133/WL1BEG1 
pips: CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y133/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y133/INT_L.WL1END1->>IMUX_L42 INT_R_X47Y133/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_40_n_0 - 
wires: CLBLM_L_X46Y133/CLBLM_IMUX30 CLBLM_L_X46Y133/CLBLM_LOGIC_OUTS12 CLBLM_L_X46Y133/CLBLM_L_C5 CLBLM_L_X46Y133/CLBLM_M_A INT_L_X46Y133/IMUX_L30 INT_L_X46Y133/LOGIC_OUTS_L12 INT_L_X46Y133/NL1BEG_N3 
pips: CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y133/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X46Y133/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X46Y133/INT_L.NL1BEG_N3->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_41_n_0 - 
wires: CLBLM_L_X46Y133/CLBLM_IMUX25 CLBLM_L_X46Y133/CLBLM_LOGIC_OUTS13 CLBLM_L_X46Y133/CLBLM_L_B5 CLBLM_L_X46Y133/CLBLM_M_B INT_L_X46Y132/FAN_BOUNCE_S3_6 INT_L_X46Y133/FAN_ALT6 INT_L_X46Y133/FAN_BOUNCE6 INT_L_X46Y133/IMUX_L25 INT_L_X46Y133/LOGIC_OUTS_L13 
pips: CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y133/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X46Y133/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X46Y133/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X46Y133/INT_L.LOGIC_OUTS_L13->>FAN_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_42_n_0 - 
wires: CLBLM_L_X46Y133/CLBLM_IMUX9 CLBLM_L_X46Y133/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y133/CLBLM_L_A5 CLBLM_L_X46Y133/CLBLM_M_C INT_L_X46Y132/NL1BEG1 INT_L_X46Y132/SE2A2 INT_L_X46Y132/WL1END1 INT_L_X46Y133/IMUX_L9 INT_L_X46Y133/LOGIC_OUTS_L14 INT_L_X46Y133/NL1END1 INT_L_X46Y133/SE2BEG2 INT_R_X47Y132/SE2END2 INT_R_X47Y132/WL1BEG1 
pips: CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y133/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y132/INT_L.WL1END1->>NL1BEG1 INT_L_X46Y133/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_L_X46Y133/INT_L.NL1END1->>IMUX_L9 INT_R_X47Y132/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_25_n_0 - 
wires: CLBLM_R_X49Y129/CLBLM_IMUX25 CLBLM_R_X49Y129/CLBLM_LOGIC_OUTS8 CLBLM_R_X49Y129/CLBLM_L_A CLBLM_R_X49Y129/CLBLM_L_B5 INT_R_X49Y129/IMUX25 INT_R_X49Y129/LOGIC_OUTS8 
pips: CLBLM_R_X49Y129/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X49Y129/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X49Y129/INT_R.LOGIC_OUTS8->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_26_n_0 - 
wires: CLBLM_L_X50Y129/CLBLM_LOGIC_OUTS12 CLBLM_L_X50Y129/CLBLM_M_A CLBLM_L_X50Y129/CLBLM_WR1END1 CLBLM_R_X49Y129/CLBLM_IMUX19 CLBLM_R_X49Y129/CLBLM_L_B2 CLBLM_R_X49Y129/CLBLM_WR1END1 INT_L_X50Y129/LOGIC_OUTS_L12 INT_L_X50Y129/WR1BEG1 INT_R_X49Y129/IMUX19 INT_R_X49Y129/WR1END1 
pips: CLBLM_L_X50Y129/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y129/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X50Y129/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X49Y129/INT_R.WR1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_43_n_0 - 
wires: CLBLM_L_X46Y130/CLBLM_IMUX46 CLBLM_L_X46Y130/CLBLM_L_D5 CLBLM_L_X46Y131/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y131/CLBLM_L_D INT_L_X46Y130/IMUX_L46 INT_L_X46Y130/SL1END3 INT_L_X46Y131/LOGIC_OUTS_L11 INT_L_X46Y131/SL1BEG3 
pips: CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y131/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X46Y130/INT_L.SL1END3->>IMUX_L46 INT_L_X46Y131/INT_L.LOGIC_OUTS_L11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_44_n_0 - 
wires: CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y129/CLBLM_L_B CLBLM_L_X46Y130/CLBLM_IMUX34 CLBLM_L_X46Y130/CLBLM_L_C6 INT_L_X46Y129/LOGIC_OUTS_L9 INT_L_X46Y129/NR1BEG1 INT_L_X46Y130/IMUX_L34 INT_L_X46Y130/NR1END1 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X46Y129/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X46Y130/INT_L.NR1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_45_n_0 - 
wires: CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y129/CLBLM_L_C CLBLM_L_X46Y130/CLBLM_IMUX25 CLBLM_L_X46Y130/CLBLM_L_B5 INT_L_X46Y129/LOGIC_OUTS_L10 INT_L_X46Y129/NL1BEG1 INT_L_X46Y130/IMUX_L25 INT_L_X46Y130/NL1END1 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X46Y129/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X46Y130/INT_L.NL1END1->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][3]_INST_0_i_46_n_0 - 
wires: CLBLL_R_X45Y130/CLBLL_EL1BEG2 CLBLL_R_X45Y130/CLBLL_NW2A3 CLBLM_L_X46Y129/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y129/CLBLM_L_D CLBLM_L_X46Y130/CLBLM_EL1BEG2 CLBLM_L_X46Y130/CLBLM_IMUX5 CLBLM_L_X46Y130/CLBLM_L_A6 CLBLM_L_X46Y130/CLBLM_NW2A3 INT_L_X46Y129/LOGIC_OUTS_L11 INT_L_X46Y129/NW2BEG3 INT_L_X46Y130/EL1END2 INT_L_X46Y130/IMUX_L5 INT_L_X46Y130/NW2A3 INT_R_X45Y130/EL1BEG2 INT_R_X45Y130/NW2END3 VBRK_X113Y136/VBRK_EL1BEG2 VBRK_X113Y136/VBRK_NW2A3 
pips: CLBLM_L_X46Y129/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y130/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X46Y129/INT_L.LOGIC_OUTS_L11->>NW2BEG3 INT_L_X46Y130/INT_L.EL1END2->>IMUX_L5 INT_R_X45Y130/INT_R.NW2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel332_out - 
wires: CLBLM_L_X46Y131/CLBLM_IMUX30 CLBLM_L_X46Y131/CLBLM_L_C5 CLBLM_L_X46Y133/CLBLM_LOGIC_OUTS19 CLBLM_L_X46Y133/CLBLM_L_COUT CLBLM_L_X46Y133/CLBLM_L_DMUX INT_L_X46Y131/IMUX_L30 INT_L_X46Y131/SR1END2 INT_L_X46Y132/SL1END1 INT_L_X46Y132/SR1BEG2 INT_L_X46Y133/LOGIC_OUTS_L19 INT_L_X46Y133/SL1BEG1 
pips: CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y133/CLBLM_L.CLBLM_L_COUT->>CLBLM_L_DMUX CLBLM_L_X46Y133/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X46Y131/INT_L.SR1END2->>IMUX_L30 INT_L_X46Y132/INT_L.SL1END1->>SR1BEG2 INT_L_X46Y133/INT_L.LOGIC_OUTS_L19->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2102_in - 
wires: CLBLM_L_X46Y131/CLBLM_IMUX23 CLBLM_L_X46Y131/CLBLM_L_C3 CLBLM_R_X47Y129/CLBLM_WW2END1 CLBLM_R_X49Y129/CLBLM_LOGIC_OUTS9 CLBLM_R_X49Y129/CLBLM_L_B DSP_L_X48Y125/DSP_WW2END1_4 INT_INTERFACE_L_X48Y129/INT_INTERFACE_WW2END1 INT_L_X46Y129/NN2BEG3 INT_L_X46Y129/WR1END3 INT_L_X46Y130/NN2A3 INT_L_X46Y131/IMUX_L23 INT_L_X46Y131/NN2END3 INT_L_X48Y129/WW2A1 INT_R_X47Y129/WR1BEG3 INT_R_X47Y129/WW2END1 INT_R_X49Y129/LOGIC_OUTS9 INT_R_X49Y129/WW2BEG1 VBRK_X118Y135/VBRK_WW2END1 
pips: CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X49Y129/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X46Y129/INT_L.WR1END3->>NN2BEG3 INT_L_X46Y131/INT_L.NN2END3->>IMUX_L23 INT_R_X47Y129/INT_R.WW2END1->>WR1BEG3 INT_R_X49Y129/INT_R.LOGIC_OUTS9->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_1_in13_in - 
wires: CLBLM_R_X43Y133/CLBLM_IMUX43 CLBLM_R_X43Y133/CLBLM_M_D6 CLBLM_R_X43Y134/CLBLM_IMUX31 CLBLM_R_X43Y134/CLBLM_LOGIC_OUTS13 CLBLM_R_X43Y134/CLBLM_M_B CLBLM_R_X43Y134/CLBLM_M_C5 INT_R_X43Y133/IMUX43 INT_R_X43Y133/SL1END1 INT_R_X43Y134/IMUX31 INT_R_X43Y134/LOGIC_OUTS13 INT_R_X43Y134/NL1BEG0 INT_R_X43Y134/NL1END_S3_0 INT_R_X43Y134/SL1BEG1 INT_R_X43Y135/NL1END0 
pips: CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y134/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X43Y133/INT_R.SL1END1->>IMUX43 INT_R_X43Y134/INT_R.LOGIC_OUTS13->>NL1BEG0 INT_R_X43Y134/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X43Y134/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

slvi[hsel][4]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y134/CLBLL_LL_C CLBLL_L_X40Y134/CLBLL_LOGIC_OUTS14 CLBLL_L_X42Y134/CLBLL_EE2BEG1 CLBLM_R_X41Y134/CLBLM_EE2BEG1 CLBLM_R_X43Y134/CLBLM_IMUX18 CLBLM_R_X43Y134/CLBLM_M_B2 INT_L_X40Y134/EL1BEG1 INT_L_X40Y134/LOGIC_OUTS_L14 INT_L_X42Y134/EE2A1 INT_R_X41Y134/EE2BEG1 INT_R_X41Y134/EL1END1 INT_R_X43Y134/EE2END1 INT_R_X43Y134/IMUX18 
pips: CLBLL_L_X40Y134/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X40Y134/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_R_X41Y134/INT_R.EL1END1->>EE2BEG1 INT_R_X43Y134/INT_R.EE2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_10_n_0 - 
wires: CLBLM_L_X34Y135/CLBLM_IMUX32 CLBLM_L_X34Y135/CLBLM_LOGIC_OUTS12 CLBLM_L_X34Y135/CLBLM_M_A CLBLM_L_X34Y135/CLBLM_M_C1 INT_L_X34Y135/IMUX_L32 INT_L_X34Y135/LOGIC_OUTS_L12 
pips: CLBLM_L_X34Y135/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X34Y135/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X34Y135/INT_L.LOGIC_OUTS_L12->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_11_n_0 - 
wires: CLBLM_L_X34Y135/CLBLM_IMUX35 CLBLM_L_X34Y135/CLBLM_LOGIC_OUTS13 CLBLM_L_X34Y135/CLBLM_M_B CLBLM_L_X34Y135/CLBLM_M_C6 INT_L_X34Y135/IMUX_L35 INT_L_X34Y135/LOGIC_OUTS_L13 
pips: CLBLM_L_X34Y135/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X34Y135/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X34Y135/INT_L.LOGIC_OUTS_L13->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_20_n_0 - 
wires: CLBLL_L_X42Y132/CLBLL_IMUX42 CLBLL_L_X42Y132/CLBLL_LL_B CLBLL_L_X42Y132/CLBLL_LL_BMUX CLBLL_L_X42Y132/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y132/CLBLL_L_D6 INT_L_X42Y132/IMUX_L42 INT_L_X42Y132/LOGIC_OUTS_L21 INT_L_X42Y132/SR1BEG_S0 
pips: CLBLL_L_X42Y132/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X42Y132/CLBLL_L.CLBLL_LL_B->>CLBLL_LL_BMUX CLBLL_L_X42Y132/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X42Y132/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X42Y132/INT_L.SR1BEG_S0->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_21_n_0 - 
wires: CLBLL_L_X42Y131/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y131/CLBLL_L_B CLBLL_L_X42Y132/CLBLL_IMUX34 CLBLL_L_X42Y132/CLBLL_L_C6 INT_L_X42Y131/LOGIC_OUTS_L9 INT_L_X42Y131/NR1BEG1 INT_L_X42Y132/IMUX_L34 INT_L_X42Y132/NR1END1 
pips: CLBLL_L_X42Y131/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y132/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 INT_L_X42Y131/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X42Y132/INT_L.NR1END1->>IMUX_L34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_22_n_0 - 
wires: CLBLL_L_X42Y132/CLBLL_IMUX13 CLBLL_L_X42Y132/CLBLL_LL_C CLBLL_L_X42Y132/CLBLL_LL_CMUX CLBLL_L_X42Y132/CLBLL_LOGIC_OUTS22 CLBLL_L_X42Y132/CLBLL_L_B6 INT_L_X42Y132/IMUX_L13 INT_L_X42Y132/LOGIC_OUTS_L22 INT_L_X42Y132/NL1BEG_N3 
pips: CLBLL_L_X42Y132/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X42Y132/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X42Y132/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X42Y132/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X42Y132/INT_L.NL1BEG_N3->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_23_n_0 - 
wires: CLBLL_L_X42Y132/CLBLL_IMUX5 CLBLL_L_X42Y132/CLBLL_LL_D CLBLL_L_X42Y132/CLBLL_LOGIC_OUTS15 CLBLL_L_X42Y132/CLBLL_L_A6 INT_L_X42Y132/FAN_ALT3 INT_L_X42Y132/FAN_BOUNCE3 INT_L_X42Y132/IMUX_L5 INT_L_X42Y132/LOGIC_OUTS_L15 
pips: CLBLL_L_X42Y132/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X42Y132/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X42Y132/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X42Y132/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X42Y132/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_16_n_0 - 
wires: CLBLM_R_X39Y135/CLBLM_IMUX42 CLBLM_R_X39Y135/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y135/CLBLM_L_D6 CLBLM_R_X39Y135/CLBLM_M_B CLBLM_R_X39Y135/CLBLM_M_BMUX INT_R_X39Y135/IMUX42 INT_R_X39Y135/LOGIC_OUTS21 INT_R_X39Y135/SR1BEG_S0 
pips: CLBLM_R_X39Y135/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X39Y135/CLBLM_R.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_R_X39Y135/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y135/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y135/INT_R.SR1BEG_S0->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_17_n_0 - 
wires: CLBLM_R_X39Y135/CLBLM_IMUX34 CLBLM_R_X39Y135/CLBLM_LOGIC_OUTS14 CLBLM_R_X39Y135/CLBLM_L_C6 CLBLM_R_X39Y135/CLBLM_M_C INT_R_X39Y135/FAN_ALT7 INT_R_X39Y135/FAN_BOUNCE7 INT_R_X39Y135/IMUX34 INT_R_X39Y135/LOGIC_OUTS14 
pips: CLBLM_R_X39Y135/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y135/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X39Y135/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y135/INT_R.FAN_BOUNCE7->>IMUX34 INT_R_X39Y135/INT_R.LOGIC_OUTS14->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_18_n_0 - 
wires: CLBLM_R_X39Y135/CLBLM_IMUX13 CLBLM_R_X39Y135/CLBLM_LOGIC_OUTS15 CLBLM_R_X39Y135/CLBLM_L_B6 CLBLM_R_X39Y135/CLBLM_M_D INT_R_X39Y135/FAN_ALT3 INT_R_X39Y135/FAN_BOUNCE3 INT_R_X39Y135/IMUX13 INT_R_X39Y135/LOGIC_OUTS15 
pips: CLBLM_R_X39Y135/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X39Y135/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X39Y135/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y135/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X39Y135/INT_R.LOGIC_OUTS15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_19_n_0 - 
wires: CLBLM_R_X39Y135/CLBLM_IMUX9 CLBLM_R_X39Y135/CLBLM_L_A5 CLBLM_R_X39Y136/CLBLM_LOGIC_OUTS11 CLBLM_R_X39Y136/CLBLM_L_D INT_L_X38Y134/ER1BEG_S0 INT_L_X38Y134/SL1END3 INT_L_X38Y135/ER1BEG0 INT_L_X38Y135/SL1BEG3 INT_L_X38Y135/SW2END3 INT_L_X38Y136/SW2END_N0_3 INT_R_X39Y135/ER1END0 INT_R_X39Y135/IMUX9 INT_R_X39Y135/SW2A3 INT_R_X39Y136/LOGIC_OUTS11 INT_R_X39Y136/SW2BEG3 
pips: CLBLM_R_X39Y135/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y136/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X38Y134/INT_L.SL1END3->>ER1BEG_S0 INT_L_X38Y135/INT_L.SW2END3->>SL1BEG3 INT_R_X39Y135/INT_R.ER1END0->>IMUX9 INT_R_X39Y136/INT_R.LOGIC_OUTS11->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][4]_INST_0_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in - 
wires: CLBLL_L_X42Y134/CLBLL_IMUX26 CLBLL_L_X42Y134/CLBLL_L_B4 CLBLL_L_X42Y135/CLBLL_IMUX39 CLBLL_L_X42Y135/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y135/CLBLL_L_B CLBLL_L_X42Y135/CLBLL_L_D3 CLBLM_R_X43Y134/CLBLM_IMUX29 CLBLM_R_X43Y134/CLBLM_M_C2 INT_L_X42Y134/ER1BEG2 INT_L_X42Y134/IMUX_L26 INT_L_X42Y134/SL1END1 INT_L_X42Y135/IMUX_L39 INT_L_X42Y135/LOGIC_OUTS_L9 INT_L_X42Y135/NL1BEG0 INT_L_X42Y135/NL1END_S3_0 INT_L_X42Y135/SL1BEG1 INT_L_X42Y136/NL1END0 INT_R_X43Y134/ER1END2 INT_R_X43Y134/IMUX29 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y135/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X42Y134/INT_L.SL1END1->>ER1BEG2 INT_L_X42Y134/INT_L.SL1END1->>IMUX_L26 INT_L_X42Y135/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X42Y135/INT_L.LOGIC_OUTS_L9->>SL1BEG1 INT_L_X42Y135/INT_L.NL1END_S3_0->>IMUX_L39 INT_R_X43Y134/INT_R.ER1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

slvi[hsel][5]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y135/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y135/CLBLL_L_D CLBLL_L_X42Y135/CLBLL_IMUX14 CLBLL_L_X42Y135/CLBLL_L_B1 CLBLL_L_X42Y135/CLBLL_SE2A3 CLBLM_R_X41Y135/CLBLM_SE2A3 INT_L_X40Y135/LOGIC_OUTS_L11 INT_L_X40Y135/NE2BEG3 INT_L_X40Y136/NE2A3 INT_L_X42Y135/IMUX_L14 INT_L_X42Y135/SE2END3 INT_R_X41Y135/SE2A3 INT_R_X41Y136/NE2END3 INT_R_X41Y136/SE2BEG3 
pips: CLBLL_L_X40Y135/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X42Y135/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X40Y135/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_L_X42Y135/INT_L.SE2END3->>IMUX_L14 INT_R_X41Y136/INT_R.NE2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in7_in - 
wires: CLBLL_L_X42Y134/CLBLL_IMUX34 CLBLL_L_X42Y134/CLBLL_L_C6 CLBLM_R_X43Y134/CLBLM_IMUX28 CLBLM_R_X43Y134/CLBLM_M_C4 CLBLM_R_X43Y135/CLBLM_IMUX38 CLBLM_R_X43Y135/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y135/CLBLM_M_C CLBLM_R_X43Y135/CLBLM_M_D3 INT_L_X42Y134/FAN_ALT1 INT_L_X42Y134/FAN_BOUNCE1 INT_L_X42Y134/IMUX_L34 INT_L_X42Y134/SW2END2 INT_R_X43Y133/NR1BEG2 INT_R_X43Y133/SS2END2 INT_R_X43Y134/IMUX28 INT_R_X43Y134/NR1END2 INT_R_X43Y134/SS2A2 INT_R_X43Y134/SW2A2 INT_R_X43Y135/BYP_ALT2 INT_R_X43Y135/BYP_BOUNCE2 INT_R_X43Y135/IMUX38 INT_R_X43Y135/LOGIC_OUTS14 INT_R_X43Y135/SS2BEG2 INT_R_X43Y135/SW2BEG2 INT_R_X43Y136/BYP_BOUNCE_N3_2 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y135/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y134/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y134/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X42Y134/INT_L.SW2END2->>FAN_ALT1 INT_R_X43Y133/INT_R.SS2END2->>NR1BEG2 INT_R_X43Y134/INT_R.NR1END2->>IMUX28 INT_R_X43Y135/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y135/INT_R.BYP_BOUNCE2->>IMUX38 INT_R_X43Y135/INT_R.LOGIC_OUTS14->>BYP_ALT2 INT_R_X43Y135/INT_R.LOGIC_OUTS14->>SS2BEG2 INT_R_X43Y135/INT_R.LOGIC_OUTS14->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

slvi[hsel][6]_INST_0_i_2_n_0 - 
wires: CLBLL_L_X40Y132/CLBLL_LOGIC_OUTS11 CLBLL_L_X40Y132/CLBLL_L_D CLBLL_L_X42Y132/CLBLL_EE2A3 CLBLM_R_X41Y132/CLBLM_EE2A3 CLBLM_R_X43Y135/CLBLM_IMUX22 CLBLM_R_X43Y135/CLBLM_M_C3 INT_L_X40Y132/EE2BEG3 INT_L_X40Y132/LOGIC_OUTS_L11 INT_L_X42Y132/EE2END3 INT_L_X42Y132/NN2BEG3 INT_L_X42Y133/NN2A3 INT_L_X42Y134/NE2BEG3 INT_L_X42Y134/NN2END3 INT_L_X42Y135/NE2A3 INT_R_X41Y132/EE2A3 INT_R_X43Y135/IMUX22 INT_R_X43Y135/NE2END3 
pips: CLBLL_L_X40Y132/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_R_X43Y135/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X40Y132/INT_L.LOGIC_OUTS_L11->>EE2BEG3 INT_L_X42Y132/INT_L.EE2END3->>NN2BEG3 INT_L_X42Y134/INT_L.NN2END3->>NE2BEG3 INT_R_X43Y135/INT_R.NE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X42Y134/CLBLL_IMUX14 CLBLL_L_X42Y134/CLBLL_IMUX21 CLBLL_L_X42Y134/CLBLL_L_B1 CLBLL_L_X42Y134/CLBLL_L_C4 CLBLM_R_X43Y134/CLBLM_IMUX22 CLBLM_R_X43Y134/CLBLM_M_C3 CLBLM_R_X43Y135/CLBLM_LOGIC_OUTS11 CLBLM_R_X43Y135/CLBLM_L_D INT_L_X42Y134/IMUX_L14 INT_L_X42Y134/IMUX_L21 INT_L_X42Y134/WL1END2 INT_R_X43Y134/IMUX22 INT_R_X43Y134/SL1END3 INT_R_X43Y134/WL1BEG2 INT_R_X43Y135/LOGIC_OUTS11 INT_R_X43Y135/SL1BEG3 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X42Y134/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_R_X43Y134/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y135/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X42Y134/INT_L.WL1END2->>IMUX_L14 INT_L_X42Y134/INT_L.WL1END2->>IMUX_L21 INT_R_X43Y134/INT_R.SL1END3->>IMUX22 INT_R_X43Y134/INT_R.SL1END3->>WL1BEG2 INT_R_X43Y135/INT_R.LOGIC_OUTS11->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

slvi[hsel][7]_INST_0_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_20_n_0 - 
wires: CLBLM_L_X46Y135/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y135/CLBLM_L_D CLBLM_R_X47Y135/CLBLM_IMUX4 CLBLM_R_X47Y135/CLBLM_M_A6 INT_L_X46Y135/EL1BEG2 INT_L_X46Y135/LOGIC_OUTS_L11 INT_R_X47Y135/EL1END2 INT_R_X47Y135/IMUX4 
pips: CLBLM_L_X46Y135/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y135/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y135/INT_L.LOGIC_OUTS_L11->>EL1BEG2 INT_R_X47Y135/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_11_n_0 - 
wires: CLBLM_R_X49Y133/CLBLM_IMUX32 CLBLM_R_X49Y133/CLBLM_LOGIC_OUTS12 CLBLM_R_X49Y133/CLBLM_M_A CLBLM_R_X49Y133/CLBLM_M_C1 INT_R_X49Y133/IMUX32 INT_R_X49Y133/LOGIC_OUTS12 
pips: CLBLM_R_X49Y133/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X49Y133/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_R_X49Y133/INT_R.LOGIC_OUTS12->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_12_n_0 - 
wires: CLBLM_R_X49Y133/CLBLM_IMUX35 CLBLM_R_X49Y133/CLBLM_LOGIC_OUTS13 CLBLM_R_X49Y133/CLBLM_M_B CLBLM_R_X49Y133/CLBLM_M_C6 INT_R_X49Y133/IMUX35 INT_R_X49Y133/LOGIC_OUTS13 
pips: CLBLM_R_X49Y133/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X49Y133/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X49Y133/INT_R.LOGIC_OUTS13->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_21_n_0 - 
wires: CLBLL_R_X45Y131/CLBLL_ER1BEG1 CLBLL_R_X45Y131/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y131/CLBLL_L_A CLBLM_L_X46Y131/CLBLM_ER1BEG1 CLBLM_L_X46Y131/CLBLM_IMUX43 CLBLM_L_X46Y131/CLBLM_M_D6 INT_L_X46Y131/ER1END1 INT_L_X46Y131/IMUX_L43 INT_R_X45Y131/ER1BEG1 INT_R_X45Y131/LOGIC_OUTS8 VBRK_X113Y137/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y131/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y131/INT_L.ER1END1->>IMUX_L43 INT_R_X45Y131/INT_R.LOGIC_OUTS8->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_22_n_0 - 
wires: CLBLL_R_X45Y131/CLBLL_EE2BEG1 CLBLL_R_X45Y131/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y131/CLBLL_L_B CLBLM_L_X46Y131/CLBLM_EE2BEG1 CLBLM_L_X46Y131/CLBLM_IMUX35 CLBLM_L_X46Y131/CLBLM_M_C6 INT_L_X46Y131/EE2A1 INT_L_X46Y131/IMUX_L35 INT_L_X46Y131/WR1END2 INT_R_X45Y131/EE2BEG1 INT_R_X45Y131/LOGIC_OUTS9 INT_R_X47Y131/EE2END1 INT_R_X47Y131/WR1BEG2 VBRK_X113Y137/VBRK_EE2BEG1 
pips: CLBLL_R_X45Y131/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y131/INT_L.WR1END2->>IMUX_L35 INT_R_X45Y131/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X47Y131/INT_R.EE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_23_n_0 - 
wires: CLBLL_R_X45Y131/CLBLL_LOGIC_OUTS10 CLBLL_R_X45Y131/CLBLL_L_C CLBLL_R_X45Y132/CLBLL_NE2A2 CLBLM_L_X46Y131/CLBLM_IMUX12 CLBLM_L_X46Y131/CLBLM_M_B6 CLBLM_L_X46Y132/CLBLM_NE2A2 INT_L_X46Y131/IMUX_L12 INT_L_X46Y131/SL1END2 INT_L_X46Y132/NE2END2 INT_L_X46Y132/SL1BEG2 INT_R_X45Y131/LOGIC_OUTS10 INT_R_X45Y131/NE2BEG2 INT_R_X45Y132/NE2A2 VBRK_X113Y138/VBRK_NE2A2 
pips: CLBLL_R_X45Y131/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y131/INT_L.SL1END2->>IMUX_L12 INT_L_X46Y132/INT_L.NE2END2->>SL1BEG2 INT_R_X45Y131/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_24_n_0 - 
wires: CLBLL_R_X45Y131/CLBLL_EL1BEG2 CLBLL_R_X45Y131/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y131/CLBLL_L_D CLBLM_L_X46Y131/CLBLM_EL1BEG2 CLBLM_L_X46Y131/CLBLM_IMUX4 CLBLM_L_X46Y131/CLBLM_M_A6 INT_L_X46Y131/EL1END2 INT_L_X46Y131/IMUX_L4 INT_R_X45Y131/EL1BEG2 INT_R_X45Y131/LOGIC_OUTS11 VBRK_X113Y137/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y131/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLM_L_X46Y131/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y131/INT_L.EL1END2->>IMUX_L4 INT_R_X45Y131/INT_R.LOGIC_OUTS11->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_17_n_0 - 
wires: CLBLM_L_X46Y135/CLBLM_LOGIC_OUTS8 CLBLM_L_X46Y135/CLBLM_L_A CLBLM_R_X47Y135/CLBLM_IMUX43 CLBLM_R_X47Y135/CLBLM_M_D6 INT_L_X46Y135/ER1BEG1 INT_L_X46Y135/LOGIC_OUTS_L8 INT_R_X47Y135/ER1END1 INT_R_X47Y135/IMUX43 
pips: CLBLM_L_X46Y135/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X47Y135/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y135/INT_L.LOGIC_OUTS_L8->>ER1BEG1 INT_R_X47Y135/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_18_n_0 - 
wires: CLBLM_L_X46Y135/CLBLM_LOGIC_OUTS9 CLBLM_L_X46Y135/CLBLM_L_B CLBLM_R_X47Y135/CLBLM_IMUX35 CLBLM_R_X47Y135/CLBLM_M_C6 INT_L_X46Y135/LOGIC_OUTS_L9 INT_L_X46Y135/NE2BEG1 INT_L_X46Y136/NE2A1 INT_R_X47Y135/IMUX35 INT_R_X47Y135/SL1END1 INT_R_X47Y136/NE2END1 INT_R_X47Y136/SL1BEG1 
pips: CLBLM_L_X46Y135/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y135/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X46Y135/INT_L.LOGIC_OUTS_L9->>NE2BEG1 INT_R_X47Y135/INT_R.SL1END1->>IMUX35 INT_R_X47Y136/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_19_n_0 - 
wires: CLBLM_L_X46Y135/CLBLM_LOGIC_OUTS10 CLBLM_L_X46Y135/CLBLM_L_C CLBLM_R_X47Y135/CLBLM_IMUX12 CLBLM_R_X47Y135/CLBLM_M_B6 INT_L_X46Y134/SE2A2 INT_L_X46Y135/LOGIC_OUTS_L10 INT_L_X46Y135/SE2BEG2 INT_R_X47Y134/NR1BEG2 INT_R_X47Y134/SE2END2 INT_R_X47Y135/IMUX12 INT_R_X47Y135/NR1END2 
pips: CLBLM_L_X46Y135/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X47Y135/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y135/INT_L.LOGIC_OUTS_L10->>SE2BEG2 INT_R_X47Y134/INT_R.SE2END2->>NR1BEG2 INT_R_X47Y135/INT_R.NR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y133/INT_INTERFACE_WL1END1 BRAM_L_X44Y130/BRAM_WL1END1_3 CLBLL_R_X45Y134/CLBLL_WR1END0 CLBLM_L_X46Y133/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y133/CLBLM_M_D CLBLM_L_X46Y134/CLBLM_WR1END0 CLBLM_R_X43Y133/CLBLM_IMUX42 CLBLM_R_X43Y133/CLBLM_L_D6 CLBLM_R_X43Y133/CLBLM_WL1END1 INT_L_X44Y133/WL1BEG1 INT_L_X44Y133/WL1END2 INT_L_X46Y133/LOGIC_OUTS_L15 INT_L_X46Y133/WR1BEG_S0 INT_L_X46Y134/WR1BEG0 INT_R_X43Y133/IMUX42 INT_R_X43Y133/WL1END1 INT_R_X45Y133/WL1BEG2 INT_R_X45Y133/WR1END_S1_0 INT_R_X45Y134/WR1END0 VBRK_X113Y140/VBRK_WR1END0 
pips: CLBLM_L_X46Y133/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X43Y133/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X44Y133/INT_L.WL1END2->>WL1BEG1 INT_L_X46Y133/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X43Y133/INT_R.WL1END1->>IMUX42 INT_R_X45Y133/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel3 - 
wires: CLBLM_L_X46Y133/CLBLM_IMUX47 CLBLM_L_X46Y133/CLBLM_M_D5 CLBLM_R_X47Y135/CLBLM_LOGIC_OUTS23 CLBLM_R_X47Y135/CLBLM_M_COUT CLBLM_R_X47Y135/CLBLM_M_DMUX INT_L_X46Y133/FAN_BOUNCE_S3_6 INT_L_X46Y133/IMUX_L47 INT_L_X46Y134/FAN_ALT6 INT_L_X46Y134/FAN_BOUNCE6 INT_L_X46Y134/SW2END1 INT_R_X47Y134/SW2A1 INT_R_X47Y135/LOGIC_OUTS23 INT_R_X47Y135/SW2BEG1 
pips: CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y135/CLBLM_R.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_R_X47Y135/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X46Y133/INT_L.FAN_BOUNCE_S3_6->>IMUX_L47 INT_L_X46Y134/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X46Y134/INT_L.SW2END1->>FAN_ALT6 INT_R_X47Y135/INT_R.LOGIC_OUTS23->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel2 - 
wires: CLBLM_L_X46Y133/CLBLM_IMUX44 CLBLM_L_X46Y133/CLBLM_M_D4 CLBLM_R_X47Y133/CLBLM_WW2A1 CLBLM_R_X49Y133/CLBLM_LOGIC_OUTS14 CLBLM_R_X49Y133/CLBLM_M_C DSP_L_X48Y130/DSP_WW2A1_3 INT_INTERFACE_L_X48Y133/INT_INTERFACE_WW2A1 INT_L_X46Y133/IMUX_L44 INT_L_X46Y133/WW2END1 INT_L_X48Y133/WL1END1 INT_L_X48Y133/WW2BEG1 INT_R_X47Y133/WW2A1 INT_R_X49Y133/LOGIC_OUTS14 INT_R_X49Y133/WL1BEG1 VBRK_X118Y139/VBRK_WW2A1 
pips: CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X49Y133/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y133/INT_L.WW2END1->>IMUX_L44 INT_L_X48Y133/INT_L.WL1END1->>WW2BEG1 INT_R_X49Y133/INT_R.LOGIC_OUTS14->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

hsel36_out - 
wires: CLBLM_L_X46Y131/CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y131/CLBLM_M_COUT CLBLM_L_X46Y131/CLBLM_M_DMUX CLBLM_L_X46Y133/CLBLM_IMUX43 CLBLM_L_X46Y133/CLBLM_M_D6 INT_L_X46Y131/LOGIC_OUTS_L23 INT_L_X46Y131/NR1BEG1 INT_L_X46Y132/NR1BEG1 INT_L_X46Y132/NR1END1 INT_L_X46Y133/IMUX_L43 INT_L_X46Y133/NR1END1 
pips: CLBLM_L_X46Y131/CLBLM_L.CLBLM_M_COUT->>CLBLM_M_DMUX CLBLM_L_X46Y131/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 CLBLM_L_X46Y133/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y131/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X46Y132/INT_L.NR1END1->>NR1BEG1 INT_L_X46Y133/INT_L.NR1END1->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsel][7]_INST_0_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsize][0]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsize][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsize][1]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsize][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsize][2]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hsize][2]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[htrans][0]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[htrans][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[htrans][1]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[htrans][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][0]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][0]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hmasterd]__0[2] - 
wires: CLBLM_L_X34Y136/CLBLM_BYP0 CLBLM_L_X34Y136/CLBLM_BYP1 CLBLM_L_X34Y136/CLBLM_BYP2 CLBLM_L_X34Y136/CLBLM_L_AX CLBLM_L_X34Y136/CLBLM_L_CX CLBLM_L_X34Y136/CLBLM_M_AX CLBLM_L_X34Y137/CLBLM_BYP0 CLBLM_L_X34Y137/CLBLM_BYP1 CLBLM_L_X34Y137/CLBLM_BYP2 CLBLM_L_X34Y137/CLBLM_BYP3 CLBLM_L_X34Y137/CLBLM_L_AX CLBLM_L_X34Y137/CLBLM_L_CX CLBLM_L_X34Y137/CLBLM_M_AX CLBLM_L_X34Y137/CLBLM_M_CX CLBLM_L_X34Y138/CLBLM_BYP1 CLBLM_L_X34Y138/CLBLM_BYP3 CLBLM_L_X34Y138/CLBLM_M_AX CLBLM_L_X34Y138/CLBLM_M_CX CLBLM_L_X34Y139/CLBLM_BYP0 CLBLM_L_X34Y139/CLBLM_BYP1 CLBLM_L_X34Y139/CLBLM_BYP2 CLBLM_L_X34Y139/CLBLM_BYP3 CLBLM_L_X34Y139/CLBLM_L_AX CLBLM_L_X34Y139/CLBLM_L_CX CLBLM_L_X34Y139/CLBLM_M_AX CLBLM_L_X34Y139/CLBLM_M_CX CLBLM_L_X34Y140/CLBLM_WW2END2 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y140/CLBLM_L_CQ CLBLM_L_X36Y140/CLBLM_WR1END3 CLBLM_L_X36Y141/CLBLM_IMUX21 CLBLM_L_X36Y141/CLBLM_L_C4 CLBLM_R_X33Y135/CLBLM_BYP1 CLBLM_R_X33Y135/CLBLM_M_AX CLBLM_R_X33Y136/CLBLM_BYP0 CLBLM_R_X33Y136/CLBLM_BYP1 CLBLM_R_X33Y136/CLBLM_BYP2 CLBLM_R_X33Y136/CLBLM_BYP3 CLBLM_R_X33Y136/CLBLM_L_AX CLBLM_R_X33Y136/CLBLM_L_CX CLBLM_R_X33Y136/CLBLM_M_AX CLBLM_R_X33Y136/CLBLM_M_CX CLBLM_R_X33Y137/CLBLM_BYP0 CLBLM_R_X33Y137/CLBLM_BYP1 CLBLM_R_X33Y137/CLBLM_BYP2 CLBLM_R_X33Y137/CLBLM_BYP3 CLBLM_R_X33Y137/CLBLM_L_AX CLBLM_R_X33Y137/CLBLM_L_CX CLBLM_R_X33Y137/CLBLM_M_AX CLBLM_R_X33Y137/CLBLM_M_CX CLBLM_R_X33Y138/CLBLM_BYP0 CLBLM_R_X33Y138/CLBLM_BYP1 CLBLM_R_X33Y138/CLBLM_BYP3 CLBLM_R_X33Y138/CLBLM_L_AX CLBLM_R_X33Y138/CLBLM_M_AX CLBLM_R_X33Y138/CLBLM_M_CX CLBLM_R_X33Y139/CLBLM_BYP0 CLBLM_R_X33Y139/CLBLM_BYP1 CLBLM_R_X33Y139/CLBLM_BYP2 CLBLM_R_X33Y139/CLBLM_BYP3 CLBLM_R_X33Y139/CLBLM_L_AX CLBLM_R_X33Y139/CLBLM_L_CX CLBLM_R_X33Y139/CLBLM_M_AX CLBLM_R_X33Y139/CLBLM_M_CX CLBLM_R_X33Y140/CLBLM_BYP1 CLBLM_R_X33Y140/CLBLM_BYP3 CLBLM_R_X33Y140/CLBLM_M_AX CLBLM_R_X33Y140/CLBLM_M_CX CLBLM_R_X33Y140/CLBLM_WW2END2 CLBLM_R_X33Y141/CLBLM_BYP1 CLBLM_R_X33Y141/CLBLM_M_AX DSP_R_X35Y140/DSP_WR1END3_0 INT_INTERFACE_R_X35Y140/INT_INTERFACE_WR1END3 INT_L_X34Y136/BYP_ALT0 INT_L_X34Y136/BYP_ALT1 INT_L_X34Y136/BYP_ALT2 INT_L_X34Y136/BYP_BOUNCE0 INT_L_X34Y136/BYP_L0 INT_L_X34Y136/BYP_L1 INT_L_X34Y136/BYP_L2 INT_L_X34Y136/FAN_ALT7 INT_L_X34Y136/FAN_BOUNCE7 INT_L_X34Y136/SL1END2 INT_L_X34Y137/BYP_ALT0 INT_L_X34Y137/BYP_ALT1 INT_L_X34Y137/BYP_ALT2 INT_L_X34Y137/BYP_ALT3 INT_L_X34Y137/BYP_BOUNCE0 INT_L_X34Y137/BYP_L0 INT_L_X34Y137/BYP_L1 INT_L_X34Y137/BYP_L2 INT_L_X34Y137/BYP_L3 INT_L_X34Y137/FAN_ALT7 INT_L_X34Y137/FAN_BOUNCE7 INT_L_X34Y137/SL1BEG2 INT_L_X34Y137/SL1END2 INT_L_X34Y138/BYP_ALT1 INT_L_X34Y138/BYP_ALT3 INT_L_X34Y138/BYP_BOUNCE3 INT_L_X34Y138/BYP_L1 INT_L_X34Y138/BYP_L3 INT_L_X34Y138/FAN_ALT5 INT_L_X34Y138/FAN_BOUNCE5 INT_L_X34Y138/SL1BEG2 INT_L_X34Y138/SL1END2 INT_L_X34Y139/BYP_ALT0 INT_L_X34Y139/BYP_ALT1 INT_L_X34Y139/BYP_ALT2 INT_L_X34Y139/BYP_ALT3 INT_L_X34Y139/BYP_BOUNCE0 INT_L_X34Y139/BYP_BOUNCE_N3_3 INT_L_X34Y139/BYP_L0 INT_L_X34Y139/BYP_L1 INT_L_X34Y139/BYP_L2 INT_L_X34Y139/BYP_L3 INT_L_X34Y139/SL1BEG2 INT_L_X34Y139/SW2END2 INT_L_X34Y140/WW2A2 INT_L_X36Y140/LOGIC_OUTS_L2 INT_L_X36Y140/NN2BEG2 INT_L_X36Y140/WR1BEG3 INT_L_X36Y141/IMUX_L21 INT_L_X36Y141/NN2A2 INT_L_X36Y141/SR1END2 INT_L_X36Y142/NN2END2 INT_L_X36Y142/SR1BEG2 INT_R_X33Y135/BYP1 INT_R_X33Y135/BYP_ALT1 INT_R_X33Y135/SS2END0 INT_R_X33Y136/BYP0 INT_R_X33Y136/BYP1 INT_R_X33Y136/BYP2 INT_R_X33Y136/BYP3 INT_R_X33Y136/BYP_ALT0 INT_R_X33Y136/BYP_ALT1 INT_R_X33Y136/BYP_ALT2 INT_R_X33Y136/BYP_ALT3 INT_R_X33Y136/SR1END1 INT_R_X33Y136/SR1END2 INT_R_X33Y136/SS2A0 INT_R_X33Y136/SS2END0 INT_R_X33Y137/BYP0 INT_R_X33Y137/BYP1 INT_R_X33Y137/BYP2 INT_R_X33Y137/BYP3 INT_R_X33Y137/BYP_ALT0 INT_R_X33Y137/BYP_ALT1 INT_R_X33Y137/BYP_ALT2 INT_R_X33Y137/BYP_ALT3 INT_R_X33Y137/BYP_BOUNCE2 INT_R_X33Y137/SL1END0 INT_R_X33Y137/SR1BEG1 INT_R_X33Y137/SR1BEG2 INT_R_X33Y137/SR1END1 INT_R_X33Y137/SS2A0 INT_R_X33Y137/SS2BEG0 INT_R_X33Y138/BYP0 INT_R_X33Y138/BYP1 INT_R_X33Y138/BYP3 INT_R_X33Y138/BYP_ALT0 INT_R_X33Y138/BYP_ALT1 INT_R_X33Y138/BYP_ALT3 INT_R_X33Y138/BYP_BOUNCE_N3_2 INT_R_X33Y138/SL1BEG0 INT_R_X33Y138/SL1END0 INT_R_X33Y138/SR1BEG1 INT_R_X33Y138/SS2BEG0 INT_R_X33Y138/SS2END2 INT_R_X33Y139/BYP0 INT_R_X33Y139/BYP1 INT_R_X33Y139/BYP2 INT_R_X33Y139/BYP3 INT_R_X33Y139/BYP_ALT0 INT_R_X33Y139/BYP_ALT1 INT_R_X33Y139/BYP_ALT2 INT_R_X33Y139/BYP_ALT3 INT_R_X33Y139/BYP_BOUNCE1 INT_R_X33Y139/BYP_BOUNCE2 INT_R_X33Y139/GFAN0 INT_R_X33Y139/SL1BEG0 INT_R_X33Y139/SR1BEG_S0 INT_R_X33Y139/SR1END3 INT_R_X33Y139/SS2A2 INT_R_X33Y140/BYP1 INT_R_X33Y140/BYP3 INT_R_X33Y140/BYP_ALT1 INT_R_X33Y140/BYP_ALT3 INT_R_X33Y140/BYP_ALT6 INT_R_X33Y140/BYP_BOUNCE6 INT_R_X33Y140/BYP_BOUNCE_N3_2 INT_R_X33Y140/FAN_ALT5 INT_R_X33Y140/FAN_BOUNCE5 INT_R_X33Y140/SR1BEG3 INT_R_X33Y140/SR1END_N3_3 INT_R_X33Y140/SS2BEG2 INT_R_X33Y140/WW2END2 INT_R_X33Y141/BYP1 INT_R_X33Y141/BYP_ALT1 INT_R_X33Y141/BYP_BOUNCE_N3_6 INT_R_X35Y139/SW2A2 INT_R_X35Y140/SW2BEG2 INT_R_X35Y140/WR1END3 INT_R_X35Y140/WW2BEG2 VBRK_X89Y146/VBRK_WR1END3 
pips: CLBLM_L_X34Y136/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y136/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y136/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y137/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y137/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y137/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y137/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X34Y138/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y138/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X34Y139/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y139/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y139/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y139/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X33Y135/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X33Y136/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X33Y136/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X33Y136/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X33Y136/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X33Y137/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X33Y137/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X33Y137/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X33Y137/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X33Y138/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X33Y138/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X33Y138/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X33Y139/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X33Y139/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X33Y139/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X33Y139/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X33Y140/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X33Y140/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X33Y141/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X34Y136/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X34Y136/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y136/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y136/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y136/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X34Y136/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y136/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X34Y136/INT_L.SL1END2->>BYP_ALT2 INT_L_X34Y136/INT_L.SL1END2->>FAN_ALT7 INT_L_X34Y137/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X34Y137/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y137/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y137/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y137/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y137/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X34Y137/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y137/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X34Y137/INT_L.SL1END2->>BYP_ALT2 INT_L_X34Y137/INT_L.SL1END2->>BYP_ALT3 INT_L_X34Y137/INT_L.SL1END2->>FAN_ALT7 INT_L_X34Y137/INT_L.SL1END2->>SL1BEG2 INT_L_X34Y138/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y138/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X34Y138/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y138/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y138/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X34Y138/INT_L.SL1END2->>BYP_ALT3 INT_L_X34Y138/INT_L.SL1END2->>FAN_ALT5 INT_L_X34Y138/INT_L.SL1END2->>SL1BEG2 INT_L_X34Y139/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X34Y139/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y139/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y139/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y139/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y139/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X34Y139/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X34Y139/INT_L.SW2END2->>BYP_ALT2 INT_L_X34Y139/INT_L.SW2END2->>BYP_ALT3 INT_L_X34Y139/INT_L.SW2END2->>SL1BEG2 INT_L_X36Y140/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X36Y140/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_L_X36Y141/INT_L.SR1END2->>IMUX_L21 INT_L_X36Y142/INT_L.NN2END2->>SR1BEG2 INT_R_X33Y135/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y135/INT_R.SS2END0->>BYP_ALT1 INT_R_X33Y136/INT_R.BYP_ALT0->>BYP0 INT_R_X33Y136/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y136/INT_R.BYP_ALT2->>BYP2 INT_R_X33Y136/INT_R.BYP_ALT3->>BYP3 INT_R_X33Y136/INT_R.SR1END1->>BYP_ALT2 INT_R_X33Y136/INT_R.SR1END2->>BYP_ALT3 INT_R_X33Y136/INT_R.SS2END0->>BYP_ALT0 INT_R_X33Y136/INT_R.SS2END0->>BYP_ALT1 INT_R_X33Y137/INT_R.BYP_ALT0->>BYP0 INT_R_X33Y137/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y137/INT_R.BYP_ALT2->>BYP2 INT_R_X33Y137/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X33Y137/INT_R.BYP_ALT3->>BYP3 INT_R_X33Y137/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X33Y137/INT_R.SL1END0->>BYP_ALT0 INT_R_X33Y137/INT_R.SL1END0->>BYP_ALT1 INT_R_X33Y137/INT_R.SL1END0->>SR1BEG1 INT_R_X33Y137/INT_R.SL1END0->>SS2BEG0 INT_R_X33Y137/INT_R.SR1END1->>BYP_ALT2 INT_R_X33Y137/INT_R.SR1END1->>SR1BEG2 INT_R_X33Y138/INT_R.BYP_ALT0->>BYP0 INT_R_X33Y138/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y138/INT_R.BYP_ALT3->>BYP3 INT_R_X33Y138/INT_R.SL1END0->>BYP_ALT0 INT_R_X33Y138/INT_R.SL1END0->>BYP_ALT1 INT_R_X33Y138/INT_R.SL1END0->>SL1BEG0 INT_R_X33Y138/INT_R.SL1END0->>SR1BEG1 INT_R_X33Y138/INT_R.SL1END0->>SS2BEG0 INT_R_X33Y138/INT_R.SS2END2->>BYP_ALT3 INT_R_X33Y139/INT_R.BYP_ALT0->>BYP0 INT_R_X33Y139/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y139/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X33Y139/INT_R.BYP_ALT2->>BYP2 INT_R_X33Y139/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X33Y139/INT_R.BYP_ALT3->>BYP3 INT_R_X33Y139/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X33Y139/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X33Y139/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X33Y139/INT_R.GFAN0->>BYP_ALT0 INT_R_X33Y139/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X33Y139/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X33Y139/INT_R.SR1END3->>SR1BEG_S0 INT_R_X33Y140/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y140/INT_R.BYP_ALT3->>BYP3 INT_R_X33Y140/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X33Y140/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X33Y140/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X33Y140/INT_R.WW2END2->>BYP_ALT3 INT_R_X33Y140/INT_R.WW2END2->>BYP_ALT6 INT_R_X33Y140/INT_R.WW2END2->>FAN_ALT5 INT_R_X33Y140/INT_R.WW2END2->>SR1BEG3 INT_R_X33Y140/INT_R.WW2END2->>SS2BEG2 INT_R_X33Y141/INT_R.BYP_ALT1->>BYP1 INT_R_X33Y141/INT_R.BYP_BOUNCE_N3_6->>BYP_ALT1 INT_R_X35Y140/INT_R.WR1END3->>SW2BEG2 INT_R_X35Y140/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

syncrregs.r_reg[hmasterd]__0[1] - 
wires: CLBLM_L_X34Y135/CLBLM_SW2A0 CLBLM_L_X34Y136/CLBLM_IMUX1 CLBLM_L_X34Y136/CLBLM_IMUX17 CLBLM_L_X34Y136/CLBLM_IMUX25 CLBLM_L_X34Y136/CLBLM_IMUX30 CLBLM_L_X34Y136/CLBLM_IMUX46 CLBLM_L_X34Y136/CLBLM_IMUX9 CLBLM_L_X34Y136/CLBLM_L_A5 CLBLM_L_X34Y136/CLBLM_L_B5 CLBLM_L_X34Y136/CLBLM_L_C5 CLBLM_L_X34Y136/CLBLM_L_D5 CLBLM_L_X34Y136/CLBLM_M_A3 CLBLM_L_X34Y136/CLBLM_M_B3 CLBLM_L_X34Y136/CLBLM_WL1END3 CLBLM_L_X34Y137/CLBLM_IMUX1 CLBLM_L_X34Y137/CLBLM_IMUX17 CLBLM_L_X34Y137/CLBLM_IMUX25 CLBLM_L_X34Y137/CLBLM_IMUX30 CLBLM_L_X34Y137/CLBLM_IMUX31 CLBLM_L_X34Y137/CLBLM_IMUX46 CLBLM_L_X34Y137/CLBLM_IMUX47 CLBLM_L_X34Y137/CLBLM_IMUX9 CLBLM_L_X34Y137/CLBLM_L_A5 CLBLM_L_X34Y137/CLBLM_L_B5 CLBLM_L_X34Y137/CLBLM_L_C5 CLBLM_L_X34Y137/CLBLM_L_D5 CLBLM_L_X34Y137/CLBLM_M_A3 CLBLM_L_X34Y137/CLBLM_M_B3 CLBLM_L_X34Y137/CLBLM_M_C5 CLBLM_L_X34Y137/CLBLM_M_D5 CLBLM_L_X34Y137/CLBLM_WL1END3 CLBLM_L_X34Y138/CLBLM_EL1BEG3 CLBLM_L_X34Y138/CLBLM_ER1BEG3 CLBLM_L_X34Y138/CLBLM_IMUX22 CLBLM_L_X34Y138/CLBLM_IMUX24 CLBLM_L_X34Y138/CLBLM_IMUX47 CLBLM_L_X34Y138/CLBLM_IMUX8 CLBLM_L_X34Y138/CLBLM_M_A5 CLBLM_L_X34Y138/CLBLM_M_B5 CLBLM_L_X34Y138/CLBLM_M_C3 CLBLM_L_X34Y138/CLBLM_M_D5 CLBLM_L_X34Y138/CLBLM_SW2A0 CLBLM_L_X34Y139/CLBLM_IMUX1 CLBLM_L_X34Y139/CLBLM_IMUX17 CLBLM_L_X34Y139/CLBLM_IMUX23 CLBLM_L_X34Y139/CLBLM_IMUX25 CLBLM_L_X34Y139/CLBLM_IMUX31 CLBLM_L_X34Y139/CLBLM_IMUX39 CLBLM_L_X34Y139/CLBLM_IMUX47 CLBLM_L_X34Y139/CLBLM_IMUX9 CLBLM_L_X34Y139/CLBLM_L_A5 CLBLM_L_X34Y139/CLBLM_L_B5 CLBLM_L_X34Y139/CLBLM_L_C3 CLBLM_L_X34Y139/CLBLM_L_D3 CLBLM_L_X34Y139/CLBLM_M_A3 CLBLM_L_X34Y139/CLBLM_M_B3 CLBLM_L_X34Y139/CLBLM_M_C5 CLBLM_L_X34Y139/CLBLM_M_D5 CLBLM_L_X34Y139/CLBLM_WL1END2 CLBLM_L_X34Y140/CLBLM_WR1END1 CLBLM_L_X34Y140/CLBLM_WW2END0 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y140/CLBLM_L_BQ CLBLM_L_X36Y140/CLBLM_WL1END0 CLBLM_L_X36Y141/CLBLM_IMUX39 CLBLM_L_X36Y141/CLBLM_L_D3 CLBLM_R_X33Y135/CLBLM_IMUX1 CLBLM_R_X33Y135/CLBLM_IMUX17 CLBLM_R_X33Y135/CLBLM_M_A3 CLBLM_R_X33Y135/CLBLM_M_B3 CLBLM_R_X33Y135/CLBLM_SW2A0 CLBLM_R_X33Y136/CLBLM_IMUX17 CLBLM_R_X33Y136/CLBLM_IMUX23 CLBLM_R_X33Y136/CLBLM_IMUX25 CLBLM_R_X33Y136/CLBLM_IMUX31 CLBLM_R_X33Y136/CLBLM_IMUX38 CLBLM_R_X33Y136/CLBLM_IMUX39 CLBLM_R_X33Y136/CLBLM_IMUX8 CLBLM_R_X33Y136/CLBLM_IMUX9 CLBLM_R_X33Y136/CLBLM_L_A5 CLBLM_R_X33Y136/CLBLM_L_B5 CLBLM_R_X33Y136/CLBLM_L_C3 CLBLM_R_X33Y136/CLBLM_L_D3 CLBLM_R_X33Y136/CLBLM_M_A5 CLBLM_R_X33Y136/CLBLM_M_B3 CLBLM_R_X33Y136/CLBLM_M_C5 CLBLM_R_X33Y136/CLBLM_M_D3 CLBLM_R_X33Y136/CLBLM_WL1END3 CLBLM_R_X33Y137/CLBLM_IMUX0 CLBLM_R_X33Y137/CLBLM_IMUX16 CLBLM_R_X33Y137/CLBLM_IMUX17 CLBLM_R_X33Y137/CLBLM_IMUX23 CLBLM_R_X33Y137/CLBLM_IMUX31 CLBLM_R_X33Y137/CLBLM_IMUX38 CLBLM_R_X33Y137/CLBLM_IMUX39 CLBLM_R_X33Y137/CLBLM_IMUX8 CLBLM_R_X33Y137/CLBLM_L_A3 CLBLM_R_X33Y137/CLBLM_L_B3 CLBLM_R_X33Y137/CLBLM_L_C3 CLBLM_R_X33Y137/CLBLM_L_D3 CLBLM_R_X33Y137/CLBLM_M_A5 CLBLM_R_X33Y137/CLBLM_M_B3 CLBLM_R_X33Y137/CLBLM_M_C5 CLBLM_R_X33Y137/CLBLM_M_D3 CLBLM_R_X33Y137/CLBLM_WL1END3 CLBLM_R_X33Y138/CLBLM_EL1BEG3 CLBLM_R_X33Y138/CLBLM_ER1BEG3 CLBLM_R_X33Y138/CLBLM_IMUX0 CLBLM_R_X33Y138/CLBLM_IMUX16 CLBLM_R_X33Y138/CLBLM_IMUX24 CLBLM_R_X33Y138/CLBLM_IMUX31 CLBLM_R_X33Y138/CLBLM_IMUX38 CLBLM_R_X33Y138/CLBLM_IMUX8 CLBLM_R_X33Y138/CLBLM_L_A3 CLBLM_R_X33Y138/CLBLM_L_B3 CLBLM_R_X33Y138/CLBLM_M_A5 CLBLM_R_X33Y138/CLBLM_M_B5 CLBLM_R_X33Y138/CLBLM_M_C5 CLBLM_R_X33Y138/CLBLM_M_D3 CLBLM_R_X33Y138/CLBLM_SW2A0 CLBLM_R_X33Y139/CLBLM_IMUX0 CLBLM_R_X33Y139/CLBLM_IMUX16 CLBLM_R_X33Y139/CLBLM_IMUX22 CLBLM_R_X33Y139/CLBLM_IMUX24 CLBLM_R_X33Y139/CLBLM_IMUX30 CLBLM_R_X33Y139/CLBLM_IMUX38 CLBLM_R_X33Y139/CLBLM_IMUX46 CLBLM_R_X33Y139/CLBLM_IMUX8 CLBLM_R_X33Y139/CLBLM_L_A3 CLBLM_R_X33Y139/CLBLM_L_B3 CLBLM_R_X33Y139/CLBLM_L_C5 CLBLM_R_X33Y139/CLBLM_L_D5 CLBLM_R_X33Y139/CLBLM_M_A5 CLBLM_R_X33Y139/CLBLM_M_B5 CLBLM_R_X33Y139/CLBLM_M_C3 CLBLM_R_X33Y139/CLBLM_M_D3 CLBLM_R_X33Y139/CLBLM_WL1END2 CLBLM_R_X33Y140/CLBLM_IMUX1 CLBLM_R_X33Y140/CLBLM_IMUX17 CLBLM_R_X33Y140/CLBLM_IMUX31 CLBLM_R_X33Y140/CLBLM_IMUX47 CLBLM_R_X33Y140/CLBLM_M_A3 CLBLM_R_X33Y140/CLBLM_M_B3 CLBLM_R_X33Y140/CLBLM_M_C5 CLBLM_R_X33Y140/CLBLM_M_D5 CLBLM_R_X33Y140/CLBLM_WR1END1 CLBLM_R_X33Y140/CLBLM_WW2END0 CLBLM_R_X33Y141/CLBLM_IMUX24 CLBLM_R_X33Y141/CLBLM_IMUX8 CLBLM_R_X33Y141/CLBLM_M_A5 CLBLM_R_X33Y141/CLBLM_M_B5 DSP_R_X35Y140/DSP_WL1END0_0 INT_INTERFACE_R_X35Y140/INT_INTERFACE_WL1END0 INT_L_X34Y135/SW2A0 INT_L_X34Y136/IMUX_L1 INT_L_X34Y136/IMUX_L17 INT_L_X34Y136/IMUX_L25 INT_L_X34Y136/IMUX_L30 INT_L_X34Y136/IMUX_L46 INT_L_X34Y136/IMUX_L9 INT_L_X34Y136/NR1BEG0 INT_L_X34Y136/SR1END2 INT_L_X34Y136/SS2END0 INT_L_X34Y136/SW2BEG0 INT_L_X34Y136/WL1BEG3 INT_L_X34Y137/BYP_ALT5 INT_L_X34Y137/BYP_BOUNCE5 INT_L_X34Y137/IMUX_L1 INT_L_X34Y137/IMUX_L17 INT_L_X34Y137/IMUX_L25 INT_L_X34Y137/IMUX_L30 INT_L_X34Y137/IMUX_L31 INT_L_X34Y137/IMUX_L46 INT_L_X34Y137/IMUX_L47 INT_L_X34Y137/IMUX_L9 INT_L_X34Y137/NL1BEG_N3 INT_L_X34Y137/NR1END0 INT_L_X34Y137/SR1BEG2 INT_L_X34Y137/SR1END1 INT_L_X34Y137/SS2A0 INT_L_X34Y137/SS2END0 INT_L_X34Y137/WL1BEG3 INT_L_X34Y137/WL1BEG_N3 INT_L_X34Y138/EL1END3 INT_L_X34Y138/ER1END3 INT_L_X34Y138/IMUX_L22 INT_L_X34Y138/IMUX_L24 INT_L_X34Y138/IMUX_L47 INT_L_X34Y138/IMUX_L8 INT_L_X34Y138/SL1END0 INT_L_X34Y138/SR1BEG1 INT_L_X34Y138/SS2A0 INT_L_X34Y138/SS2BEG0 INT_L_X34Y138/SW2A0 INT_L_X34Y138/WL1BEG_N3 INT_L_X34Y139/ER1END_N3_3 INT_L_X34Y139/IMUX_L1 INT_L_X34Y139/IMUX_L17 INT_L_X34Y139/IMUX_L23 INT_L_X34Y139/IMUX_L25 INT_L_X34Y139/IMUX_L31 INT_L_X34Y139/IMUX_L39 INT_L_X34Y139/IMUX_L47 INT_L_X34Y139/IMUX_L9 INT_L_X34Y139/SL1BEG0 INT_L_X34Y139/SR1BEG_S0 INT_L_X34Y139/SS2BEG0 INT_L_X34Y139/SW2BEG0 INT_L_X34Y139/WL1BEG2 INT_L_X34Y139/WL1END3 INT_L_X34Y140/WL1END_N1_3 INT_L_X34Y140/WR1BEG1 INT_L_X34Y140/WW2A0 INT_L_X36Y140/LOGIC_OUTS_L1 INT_L_X36Y140/NR1BEG1 INT_L_X36Y140/WL1BEG0 INT_L_X36Y141/GFAN1 INT_L_X36Y141/IMUX_L39 INT_L_X36Y141/NR1END1 INT_R_X33Y135/IMUX1 INT_R_X33Y135/IMUX17 INT_R_X33Y135/NL1BEG0 INT_R_X33Y135/NL1END_S3_0 INT_R_X33Y135/SW2END0 INT_R_X33Y136/IMUX17 INT_R_X33Y136/IMUX23 INT_R_X33Y136/IMUX25 INT_R_X33Y136/IMUX31 INT_R_X33Y136/IMUX38 INT_R_X33Y136/IMUX39 INT_R_X33Y136/IMUX8 INT_R_X33Y136/IMUX9 INT_R_X33Y136/NL1END0 INT_R_X33Y136/SR1BEG_S0 INT_R_X33Y136/WL1END3 INT_R_X33Y137/IMUX0 INT_R_X33Y137/IMUX16 INT_R_X33Y137/IMUX17 INT_R_X33Y137/IMUX23 INT_R_X33Y137/IMUX31 INT_R_X33Y137/IMUX38 INT_R_X33Y137/IMUX39 INT_R_X33Y137/IMUX8 INT_R_X33Y137/SR1BEG_S0 INT_R_X33Y137/WL1END3 INT_R_X33Y137/WL1END_N1_3 INT_R_X33Y138/EL1BEG3 INT_R_X33Y138/ER1BEG3 INT_R_X33Y138/IMUX0 INT_R_X33Y138/IMUX16 INT_R_X33Y138/IMUX24 INT_R_X33Y138/IMUX31 INT_R_X33Y138/IMUX38 INT_R_X33Y138/IMUX8 INT_R_X33Y138/NL1BEG0 INT_R_X33Y138/NL1END_S3_0 INT_R_X33Y138/SR1END2 INT_R_X33Y138/SW2END0 INT_R_X33Y138/WL1END_N1_3 INT_R_X33Y139/EL1BEG_N3 INT_R_X33Y139/IMUX0 INT_R_X33Y139/IMUX16 INT_R_X33Y139/IMUX22 INT_R_X33Y139/IMUX24 INT_R_X33Y139/IMUX30 INT_R_X33Y139/IMUX38 INT_R_X33Y139/IMUX46 INT_R_X33Y139/IMUX8 INT_R_X33Y139/NL1BEG_N3 INT_R_X33Y139/NL1END0 INT_R_X33Y139/SR1BEG2 INT_R_X33Y139/SR1END1 INT_R_X33Y139/WL1END2 INT_R_X33Y140/IMUX1 INT_R_X33Y140/IMUX17 INT_R_X33Y140/IMUX31 INT_R_X33Y140/IMUX47 INT_R_X33Y140/NL1BEG0 INT_R_X33Y140/NL1END_S3_0 INT_R_X33Y140/SR1BEG1 INT_R_X33Y140/WR1END1 INT_R_X33Y140/WW2END0 INT_R_X33Y141/IMUX24 INT_R_X33Y141/IMUX8 INT_R_X33Y141/NL1END0 INT_R_X35Y139/WL1BEG3 INT_R_X35Y140/WL1BEG_N3 INT_R_X35Y140/WL1END0 INT_R_X35Y140/WW2BEG0 VBRK_X89Y146/VBRK_WL1END0 
pips: CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X33Y135/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y135/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X33Y141/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y141/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X34Y136/INT_L.SR1END2->>IMUX_L30 INT_L_X34Y136/INT_L.SR1END2->>IMUX_L46 INT_L_X34Y136/INT_L.SS2END0->>IMUX_L1 INT_L_X34Y136/INT_L.SS2END0->>IMUX_L17 INT_L_X34Y136/INT_L.SS2END0->>IMUX_L25 INT_L_X34Y136/INT_L.SS2END0->>IMUX_L9 INT_L_X34Y136/INT_L.SS2END0->>NR1BEG0 INT_L_X34Y136/INT_L.SS2END0->>SW2BEG0 INT_L_X34Y137/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X34Y137/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X34Y137/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X34Y137/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X34Y137/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X34Y137/INT_L.NR1END0->>NL1BEG_N3 INT_L_X34Y137/INT_L.SR1END1->>BYP_ALT5 INT_L_X34Y137/INT_L.SR1END1->>SR1BEG2 INT_L_X34Y137/INT_L.SS2END0->>IMUX_L1 INT_L_X34Y137/INT_L.SS2END0->>IMUX_L17 INT_L_X34Y137/INT_L.SS2END0->>IMUX_L25 INT_L_X34Y137/INT_L.SS2END0->>IMUX_L9 INT_L_X34Y137/INT_L.SS2END0->>WL1BEG_N3 INT_L_X34Y138/INT_L.EL1END3->>IMUX_L22 INT_L_X34Y138/INT_L.ER1END3->>IMUX_L47 INT_L_X34Y138/INT_L.SL1END0->>IMUX_L24 INT_L_X34Y138/INT_L.SL1END0->>IMUX_L8 INT_L_X34Y138/INT_L.SL1END0->>SR1BEG1 INT_L_X34Y138/INT_L.SL1END0->>SS2BEG0 INT_L_X34Y138/INT_L.SL1END0->>WL1BEG_N3 INT_L_X34Y139/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X34Y139/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X34Y139/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X34Y139/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X34Y139/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X34Y139/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X34Y139/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X34Y139/INT_L.WL1END3->>IMUX_L23 INT_L_X34Y139/INT_L.WL1END3->>IMUX_L31 INT_L_X34Y139/INT_L.WL1END3->>IMUX_L39 INT_L_X34Y139/INT_L.WL1END3->>IMUX_L47 INT_L_X34Y139/INT_L.WL1END3->>SR1BEG_S0 INT_L_X34Y139/INT_L.WL1END3->>WL1BEG2 INT_L_X34Y140/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X36Y140/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X36Y140/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X36Y141/INT_L.GFAN1->>IMUX_L39 INT_L_X36Y141/INT_L.NR1END1->>GFAN1 INT_R_X33Y135/INT_R.SW2END0->>IMUX1 INT_R_X33Y135/INT_R.SW2END0->>IMUX17 INT_R_X33Y135/INT_R.SW2END0->>NL1BEG0 INT_R_X33Y136/INT_R.NL1END0->>IMUX8 INT_R_X33Y136/INT_R.SR1BEG_S0->>IMUX17 INT_R_X33Y136/INT_R.SR1BEG_S0->>IMUX25 INT_R_X33Y136/INT_R.SR1BEG_S0->>IMUX9 INT_R_X33Y136/INT_R.WL1END3->>IMUX23 INT_R_X33Y136/INT_R.WL1END3->>IMUX31 INT_R_X33Y136/INT_R.WL1END3->>IMUX38 INT_R_X33Y136/INT_R.WL1END3->>IMUX39 INT_R_X33Y136/INT_R.WL1END3->>SR1BEG_S0 INT_R_X33Y137/INT_R.SR1BEG_S0->>IMUX17 INT_R_X33Y137/INT_R.WL1END3->>IMUX23 INT_R_X33Y137/INT_R.WL1END3->>IMUX31 INT_R_X33Y137/INT_R.WL1END3->>IMUX38 INT_R_X33Y137/INT_R.WL1END3->>IMUX39 INT_R_X33Y137/INT_R.WL1END3->>SR1BEG_S0 INT_R_X33Y137/INT_R.WL1END_N1_3->>IMUX0 INT_R_X33Y137/INT_R.WL1END_N1_3->>IMUX16 INT_R_X33Y137/INT_R.WL1END_N1_3->>IMUX8 INT_R_X33Y138/INT_R.NL1END_S3_0->>IMUX31 INT_R_X33Y138/INT_R.SR1END2->>ER1BEG3 INT_R_X33Y138/INT_R.SR1END2->>IMUX38 INT_R_X33Y138/INT_R.SW2END0->>IMUX24 INT_R_X33Y138/INT_R.SW2END0->>NL1BEG0 INT_R_X33Y138/INT_R.WL1END_N1_3->>IMUX0 INT_R_X33Y138/INT_R.WL1END_N1_3->>IMUX16 INT_R_X33Y138/INT_R.WL1END_N1_3->>IMUX8 INT_R_X33Y139/INT_R.NL1BEG_N3->>IMUX30 INT_R_X33Y139/INT_R.NL1BEG_N3->>IMUX38 INT_R_X33Y139/INT_R.NL1BEG_N3->>IMUX46 INT_R_X33Y139/INT_R.NL1END0->>EL1BEG_N3 INT_R_X33Y139/INT_R.NL1END0->>IMUX0 INT_R_X33Y139/INT_R.NL1END0->>IMUX16 INT_R_X33Y139/INT_R.NL1END0->>IMUX24 INT_R_X33Y139/INT_R.NL1END0->>IMUX8 INT_R_X33Y139/INT_R.NL1END0->>NL1BEG_N3 INT_R_X33Y139/INT_R.SR1END1->>SR1BEG2 INT_R_X33Y139/INT_R.WL1END2->>IMUX22 INT_R_X33Y140/INT_R.NL1END_S3_0->>IMUX31 INT_R_X33Y140/INT_R.NL1END_S3_0->>IMUX47 INT_R_X33Y140/INT_R.WR1END1->>NL1BEG0 INT_R_X33Y140/INT_R.WR1END1->>SR1BEG1 INT_R_X33Y140/INT_R.WW2END0->>IMUX1 INT_R_X33Y140/INT_R.WW2END0->>IMUX17 INT_R_X33Y141/INT_R.NL1END0->>IMUX24 INT_R_X33Y141/INT_R.NL1END0->>IMUX8 INT_R_X35Y140/INT_R.WL1END0->>WL1BEG_N3 INT_R_X35Y140/INT_R.WL1END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 66, 

syncrregs.r_reg[hmasterd]__0[0] - 
wires: CLBLM_L_X34Y136/CLBLM_IMUX0 CLBLM_L_X34Y136/CLBLM_IMUX16 CLBLM_L_X34Y136/CLBLM_IMUX23 CLBLM_L_X34Y136/CLBLM_IMUX24 CLBLM_L_X34Y136/CLBLM_IMUX39 CLBLM_L_X34Y136/CLBLM_IMUX8 CLBLM_L_X34Y136/CLBLM_L_A3 CLBLM_L_X34Y136/CLBLM_L_B3 CLBLM_L_X34Y136/CLBLM_L_C3 CLBLM_L_X34Y136/CLBLM_L_D3 CLBLM_L_X34Y136/CLBLM_M_A5 CLBLM_L_X34Y136/CLBLM_M_B5 CLBLM_L_X34Y136/CLBLM_SW2A0 CLBLM_L_X34Y136/CLBLM_WL1END2 CLBLM_L_X34Y137/CLBLM_IMUX0 CLBLM_L_X34Y137/CLBLM_IMUX16 CLBLM_L_X34Y137/CLBLM_IMUX22 CLBLM_L_X34Y137/CLBLM_IMUX23 CLBLM_L_X34Y137/CLBLM_IMUX24 CLBLM_L_X34Y137/CLBLM_IMUX38 CLBLM_L_X34Y137/CLBLM_IMUX39 CLBLM_L_X34Y137/CLBLM_IMUX8 CLBLM_L_X34Y137/CLBLM_L_A3 CLBLM_L_X34Y137/CLBLM_L_B3 CLBLM_L_X34Y137/CLBLM_L_C3 CLBLM_L_X34Y137/CLBLM_L_D3 CLBLM_L_X34Y137/CLBLM_M_A5 CLBLM_L_X34Y137/CLBLM_M_B5 CLBLM_L_X34Y137/CLBLM_M_C3 CLBLM_L_X34Y137/CLBLM_M_D3 CLBLM_L_X34Y137/CLBLM_SW2A0 CLBLM_L_X34Y137/CLBLM_SW2A3 CLBLM_L_X34Y137/CLBLM_WL1END2 CLBLM_L_X34Y138/CLBLM_ER1BEG0 CLBLM_L_X34Y138/CLBLM_IMUX1 CLBLM_L_X34Y138/CLBLM_IMUX17 CLBLM_L_X34Y138/CLBLM_IMUX31 CLBLM_L_X34Y138/CLBLM_IMUX38 CLBLM_L_X34Y138/CLBLM_M_A3 CLBLM_L_X34Y138/CLBLM_M_B3 CLBLM_L_X34Y138/CLBLM_M_C5 CLBLM_L_X34Y138/CLBLM_M_D3 CLBLM_L_X34Y138/CLBLM_SW2A2 CLBLM_L_X34Y139/CLBLM_IMUX0 CLBLM_L_X34Y139/CLBLM_IMUX16 CLBLM_L_X34Y139/CLBLM_IMUX22 CLBLM_L_X34Y139/CLBLM_IMUX24 CLBLM_L_X34Y139/CLBLM_IMUX30 CLBLM_L_X34Y139/CLBLM_IMUX38 CLBLM_L_X34Y139/CLBLM_IMUX46 CLBLM_L_X34Y139/CLBLM_IMUX8 CLBLM_L_X34Y139/CLBLM_L_A3 CLBLM_L_X34Y139/CLBLM_L_B3 CLBLM_L_X34Y139/CLBLM_L_C5 CLBLM_L_X34Y139/CLBLM_L_D5 CLBLM_L_X34Y139/CLBLM_M_A5 CLBLM_L_X34Y139/CLBLM_M_B5 CLBLM_L_X34Y139/CLBLM_M_C3 CLBLM_L_X34Y139/CLBLM_M_D3 CLBLM_L_X34Y139/CLBLM_WL1END1 CLBLM_L_X34Y139/CLBLM_WW2END3 CLBLM_L_X34Y141/CLBLM_EE2BEG2 CLBLM_L_X36Y139/CLBLM_WL1END3 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y140/CLBLM_L_AQ CLBLM_L_X36Y141/CLBLM_ER1BEG3 CLBLM_L_X36Y141/CLBLM_IMUX47 CLBLM_L_X36Y141/CLBLM_M_D5 CLBLM_R_X33Y135/CLBLM_IMUX24 CLBLM_R_X33Y135/CLBLM_IMUX8 CLBLM_R_X33Y135/CLBLM_M_A5 CLBLM_R_X33Y135/CLBLM_M_B5 CLBLM_R_X33Y136/CLBLM_IMUX0 CLBLM_R_X33Y136/CLBLM_IMUX1 CLBLM_R_X33Y136/CLBLM_IMUX16 CLBLM_R_X33Y136/CLBLM_IMUX22 CLBLM_R_X33Y136/CLBLM_IMUX24 CLBLM_R_X33Y136/CLBLM_IMUX30 CLBLM_R_X33Y136/CLBLM_IMUX46 CLBLM_R_X33Y136/CLBLM_IMUX47 CLBLM_R_X33Y136/CLBLM_L_A3 CLBLM_R_X33Y136/CLBLM_L_B3 CLBLM_R_X33Y136/CLBLM_L_C5 CLBLM_R_X33Y136/CLBLM_L_D5 CLBLM_R_X33Y136/CLBLM_M_A3 CLBLM_R_X33Y136/CLBLM_M_B5 CLBLM_R_X33Y136/CLBLM_M_C3 CLBLM_R_X33Y136/CLBLM_M_D5 CLBLM_R_X33Y136/CLBLM_SW2A0 CLBLM_R_X33Y136/CLBLM_WL1END2 CLBLM_R_X33Y137/CLBLM_IMUX1 CLBLM_R_X33Y137/CLBLM_IMUX22 CLBLM_R_X33Y137/CLBLM_IMUX24 CLBLM_R_X33Y137/CLBLM_IMUX25 CLBLM_R_X33Y137/CLBLM_IMUX30 CLBLM_R_X33Y137/CLBLM_IMUX46 CLBLM_R_X33Y137/CLBLM_IMUX47 CLBLM_R_X33Y137/CLBLM_IMUX9 CLBLM_R_X33Y137/CLBLM_L_A5 CLBLM_R_X33Y137/CLBLM_L_B5 CLBLM_R_X33Y137/CLBLM_L_C5 CLBLM_R_X33Y137/CLBLM_L_D5 CLBLM_R_X33Y137/CLBLM_M_A3 CLBLM_R_X33Y137/CLBLM_M_B5 CLBLM_R_X33Y137/CLBLM_M_C3 CLBLM_R_X33Y137/CLBLM_M_D5 CLBLM_R_X33Y137/CLBLM_SW2A0 CLBLM_R_X33Y137/CLBLM_SW2A3 CLBLM_R_X33Y137/CLBLM_WL1END2 CLBLM_R_X33Y138/CLBLM_ER1BEG0 CLBLM_R_X33Y138/CLBLM_IMUX1 CLBLM_R_X33Y138/CLBLM_IMUX17 CLBLM_R_X33Y138/CLBLM_IMUX22 CLBLM_R_X33Y138/CLBLM_IMUX25 CLBLM_R_X33Y138/CLBLM_IMUX47 CLBLM_R_X33Y138/CLBLM_IMUX9 CLBLM_R_X33Y138/CLBLM_L_A5 CLBLM_R_X33Y138/CLBLM_L_B5 CLBLM_R_X33Y138/CLBLM_M_A3 CLBLM_R_X33Y138/CLBLM_M_B3 CLBLM_R_X33Y138/CLBLM_M_C3 CLBLM_R_X33Y138/CLBLM_M_D5 CLBLM_R_X33Y138/CLBLM_SW2A2 CLBLM_R_X33Y139/CLBLM_IMUX1 CLBLM_R_X33Y139/CLBLM_IMUX17 CLBLM_R_X33Y139/CLBLM_IMUX23 CLBLM_R_X33Y139/CLBLM_IMUX25 CLBLM_R_X33Y139/CLBLM_IMUX31 CLBLM_R_X33Y139/CLBLM_IMUX39 CLBLM_R_X33Y139/CLBLM_IMUX47 CLBLM_R_X33Y139/CLBLM_IMUX9 CLBLM_R_X33Y139/CLBLM_L_A5 CLBLM_R_X33Y139/CLBLM_L_B5 CLBLM_R_X33Y139/CLBLM_L_C3 CLBLM_R_X33Y139/CLBLM_L_D3 CLBLM_R_X33Y139/CLBLM_M_A3 CLBLM_R_X33Y139/CLBLM_M_B3 CLBLM_R_X33Y139/CLBLM_M_C5 CLBLM_R_X33Y139/CLBLM_M_D5 CLBLM_R_X33Y139/CLBLM_WL1END1 CLBLM_R_X33Y139/CLBLM_WW2END3 CLBLM_R_X33Y140/CLBLM_IMUX22 CLBLM_R_X33Y140/CLBLM_IMUX24 CLBLM_R_X33Y140/CLBLM_IMUX38 CLBLM_R_X33Y140/CLBLM_IMUX8 CLBLM_R_X33Y140/CLBLM_M_A5 CLBLM_R_X33Y140/CLBLM_M_B5 CLBLM_R_X33Y140/CLBLM_M_C3 CLBLM_R_X33Y140/CLBLM_M_D3 CLBLM_R_X33Y141/CLBLM_EE2BEG2 CLBLM_R_X33Y141/CLBLM_IMUX1 CLBLM_R_X33Y141/CLBLM_IMUX17 CLBLM_R_X33Y141/CLBLM_M_A3 CLBLM_R_X33Y141/CLBLM_M_B3 DSP_R_X35Y135/DSP_WL1END3_4 DSP_R_X35Y140/DSP_ER1BEG3_1 INT_INTERFACE_R_X35Y139/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X35Y141/INT_INTERFACE_ER1BEG3 INT_L_X34Y136/IMUX_L0 INT_L_X34Y136/IMUX_L16 INT_L_X34Y136/IMUX_L23 INT_L_X34Y136/IMUX_L24 INT_L_X34Y136/IMUX_L39 INT_L_X34Y136/IMUX_L8 INT_L_X34Y136/SL1END0 INT_L_X34Y136/SL1END3 INT_L_X34Y136/SW2A0 INT_L_X34Y136/WL1BEG2 INT_L_X34Y137/IMUX_L0 INT_L_X34Y137/IMUX_L16 INT_L_X34Y137/IMUX_L22 INT_L_X34Y137/IMUX_L23 INT_L_X34Y137/IMUX_L24 INT_L_X34Y137/IMUX_L38 INT_L_X34Y137/IMUX_L39 INT_L_X34Y137/IMUX_L8 INT_L_X34Y137/SL1BEG0 INT_L_X34Y137/SL1BEG3 INT_L_X34Y137/SL1END0 INT_L_X34Y137/SL1END3 INT_L_X34Y137/SW2A0 INT_L_X34Y137/SW2A3 INT_L_X34Y137/SW2BEG0 INT_L_X34Y137/WL1BEG2 INT_L_X34Y138/ER1END0 INT_L_X34Y138/IMUX_L1 INT_L_X34Y138/IMUX_L17 INT_L_X34Y138/IMUX_L31 INT_L_X34Y138/IMUX_L38 INT_L_X34Y138/NR1BEG0 INT_L_X34Y138/SL1BEG0 INT_L_X34Y138/SL1BEG3 INT_L_X34Y138/SR1BEG_S0 INT_L_X34Y138/SW2A2 INT_L_X34Y138/SW2BEG0 INT_L_X34Y138/SW2BEG3 INT_L_X34Y138/SW2END3 INT_L_X34Y139/IMUX_L0 INT_L_X34Y139/IMUX_L16 INT_L_X34Y139/IMUX_L22 INT_L_X34Y139/IMUX_L24 INT_L_X34Y139/IMUX_L30 INT_L_X34Y139/IMUX_L38 INT_L_X34Y139/IMUX_L46 INT_L_X34Y139/IMUX_L8 INT_L_X34Y139/NL1BEG_N3 INT_L_X34Y139/NR1END0 INT_L_X34Y139/SW2BEG2 INT_L_X34Y139/SW2END_N0_3 INT_L_X34Y139/WL1BEG1 INT_L_X34Y139/WL1END2 INT_L_X34Y139/WW2A3 INT_L_X34Y141/EE2A2 INT_L_X36Y139/WL1BEG3 INT_L_X36Y140/LOGIC_OUTS_L0 INT_L_X36Y140/WL1BEG_N3 INT_L_X36Y141/ER1END3 INT_L_X36Y141/IMUX_L47 INT_L_X36Y142/ER1END_N3_3 INT_R_X33Y135/FAN_BOUNCE_S3_2 INT_R_X33Y135/IMUX24 INT_R_X33Y135/IMUX8 INT_R_X33Y135/SL1END0 INT_R_X33Y136/FAN_ALT2 INT_R_X33Y136/FAN_BOUNCE2 INT_R_X33Y136/IMUX0 INT_R_X33Y136/IMUX1 INT_R_X33Y136/IMUX16 INT_R_X33Y136/IMUX22 INT_R_X33Y136/IMUX24 INT_R_X33Y136/IMUX30 INT_R_X33Y136/IMUX46 INT_R_X33Y136/IMUX47 INT_R_X33Y136/SL1BEG0 INT_R_X33Y136/SL1END3 INT_R_X33Y136/SW2END0 INT_R_X33Y136/WL1END2 INT_R_X33Y137/ER1BEG_S0 INT_R_X33Y137/IMUX1 INT_R_X33Y137/IMUX22 INT_R_X33Y137/IMUX24 INT_R_X33Y137/IMUX25 INT_R_X33Y137/IMUX30 INT_R_X33Y137/IMUX46 INT_R_X33Y137/IMUX47 INT_R_X33Y137/IMUX9 INT_R_X33Y137/SL1BEG3 INT_R_X33Y137/SW2END0 INT_R_X33Y137/SW2END3 INT_R_X33Y137/WL1END2 INT_R_X33Y138/ER1BEG0 INT_R_X33Y138/FAN_ALT5 INT_R_X33Y138/FAN_BOUNCE5 INT_R_X33Y138/FAN_BOUNCE_S3_6 INT_R_X33Y138/IMUX1 INT_R_X33Y138/IMUX17 INT_R_X33Y138/IMUX22 INT_R_X33Y138/IMUX25 INT_R_X33Y138/IMUX47 INT_R_X33Y138/IMUX9 INT_R_X33Y138/SW2END2 INT_R_X33Y138/SW2END_N0_3 INT_R_X33Y139/FAN_ALT6 INT_R_X33Y139/FAN_BOUNCE6 INT_R_X33Y139/IMUX1 INT_R_X33Y139/IMUX17 INT_R_X33Y139/IMUX23 INT_R_X33Y139/IMUX25 INT_R_X33Y139/IMUX31 INT_R_X33Y139/IMUX39 INT_R_X33Y139/IMUX47 INT_R_X33Y139/IMUX9 INT_R_X33Y139/NN2BEG2 INT_R_X33Y139/WL1END1 INT_R_X33Y139/WW2END3 INT_R_X33Y140/IMUX22 INT_R_X33Y140/IMUX24 INT_R_X33Y140/IMUX38 INT_R_X33Y140/IMUX8 INT_R_X33Y140/NN2A2 INT_R_X33Y140/SR1END2 INT_R_X33Y140/WW2END_N0_3 INT_R_X33Y141/EE2BEG2 INT_R_X33Y141/FAN_ALT5 INT_R_X33Y141/FAN_BOUNCE5 INT_R_X33Y141/IMUX1 INT_R_X33Y141/IMUX17 INT_R_X33Y141/NN2END2 INT_R_X33Y141/SR1BEG2 INT_R_X35Y138/SW2A3 INT_R_X35Y139/SW2BEG3 INT_R_X35Y139/WL1BEG2 INT_R_X35Y139/WL1END3 INT_R_X35Y139/WW2BEG3 INT_R_X35Y140/WL1END_N1_3 INT_R_X35Y141/EE2END2 INT_R_X35Y141/ER1BEG3 VBRK_X89Y145/VBRK_WL1END3 VBRK_X89Y147/VBRK_ER1BEG3 
pips: CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y136/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y137/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y138/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y139/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X33Y135/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y135/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X33Y136/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X33Y137/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X33Y138/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X33Y139/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X33Y140/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X33Y141/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X33Y141/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X34Y136/INT_L.SL1END0->>IMUX_L0 INT_L_X34Y136/INT_L.SL1END0->>IMUX_L16 INT_L_X34Y136/INT_L.SL1END0->>IMUX_L24 INT_L_X34Y136/INT_L.SL1END0->>IMUX_L8 INT_L_X34Y136/INT_L.SL1END3->>IMUX_L23 INT_L_X34Y136/INT_L.SL1END3->>IMUX_L39 INT_L_X34Y136/INT_L.SL1END3->>WL1BEG2 INT_L_X34Y137/INT_L.SL1END0->>IMUX_L0 INT_L_X34Y137/INT_L.SL1END0->>IMUX_L16 INT_L_X34Y137/INT_L.SL1END0->>IMUX_L24 INT_L_X34Y137/INT_L.SL1END0->>IMUX_L8 INT_L_X34Y137/INT_L.SL1END0->>SL1BEG0 INT_L_X34Y137/INT_L.SL1END0->>SW2BEG0 INT_L_X34Y137/INT_L.SL1END3->>IMUX_L22 INT_L_X34Y137/INT_L.SL1END3->>IMUX_L23 INT_L_X34Y137/INT_L.SL1END3->>IMUX_L38 INT_L_X34Y137/INT_L.SL1END3->>IMUX_L39 INT_L_X34Y137/INT_L.SL1END3->>SL1BEG3 INT_L_X34Y137/INT_L.SL1END3->>WL1BEG2 INT_L_X34Y138/INT_L.ER1END0->>NR1BEG0 INT_L_X34Y138/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X34Y138/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X34Y138/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X34Y138/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X34Y138/INT_L.SW2END3->>IMUX_L31 INT_L_X34Y138/INT_L.SW2END3->>IMUX_L38 INT_L_X34Y138/INT_L.SW2END3->>SL1BEG3 INT_L_X34Y138/INT_L.SW2END3->>SR1BEG_S0 INT_L_X34Y138/INT_L.SW2END3->>SW2BEG3 INT_L_X34Y139/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X34Y139/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X34Y139/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X34Y139/INT_L.NR1END0->>IMUX_L24 INT_L_X34Y139/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X34Y139/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X34Y139/INT_L.SW2END_N0_3->>IMUX_L8 INT_L_X34Y139/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X34Y139/INT_L.WL1END2->>IMUX_L22 INT_L_X34Y139/INT_L.WL1END2->>SW2BEG2 INT_L_X34Y139/INT_L.WL1END2->>WL1BEG1 INT_L_X36Y140/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_L_X36Y141/INT_L.ER1END3->>IMUX_L47 INT_R_X33Y135/INT_R.SL1END0->>IMUX24 INT_R_X33Y135/INT_R.SL1END0->>IMUX8 INT_R_X33Y136/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X33Y136/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X33Y136/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X33Y136/INT_R.SL1END3->>IMUX30 INT_R_X33Y136/INT_R.SL1END3->>IMUX46 INT_R_X33Y136/INT_R.SL1END3->>IMUX47 INT_R_X33Y136/INT_R.SW2END0->>FAN_ALT2 INT_R_X33Y136/INT_R.SW2END0->>IMUX1 INT_R_X33Y136/INT_R.SW2END0->>IMUX24 INT_R_X33Y136/INT_R.SW2END0->>SL1BEG0 INT_R_X33Y136/INT_R.WL1END2->>IMUX22 INT_R_X33Y137/INT_R.SW2END0->>IMUX1 INT_R_X33Y137/INT_R.SW2END0->>IMUX24 INT_R_X33Y137/INT_R.SW2END0->>IMUX25 INT_R_X33Y137/INT_R.SW2END0->>IMUX9 INT_R_X33Y137/INT_R.SW2END3->>ER1BEG_S0 INT_R_X33Y137/INT_R.SW2END3->>IMUX30 INT_R_X33Y137/INT_R.SW2END3->>IMUX46 INT_R_X33Y137/INT_R.SW2END3->>IMUX47 INT_R_X33Y137/INT_R.SW2END3->>SL1BEG3 INT_R_X33Y137/INT_R.WL1END2->>IMUX22 INT_R_X33Y138/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X33Y138/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X33Y138/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X33Y138/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X33Y138/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X33Y138/INT_R.FAN_BOUNCE_S3_6->>IMUX47 INT_R_X33Y138/INT_R.SW2END2->>FAN_ALT5 INT_R_X33Y138/INT_R.SW2END2->>IMUX22 INT_R_X33Y139/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X33Y139/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X33Y139/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X33Y139/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X33Y139/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X33Y139/INT_R.WL1END1->>FAN_ALT6 INT_R_X33Y139/INT_R.WL1END1->>NN2BEG2 INT_R_X33Y139/INT_R.WW2END3->>IMUX23 INT_R_X33Y139/INT_R.WW2END3->>IMUX31 INT_R_X33Y139/INT_R.WW2END3->>IMUX39 INT_R_X33Y139/INT_R.WW2END3->>IMUX47 INT_R_X33Y140/INT_R.SR1END2->>IMUX22 INT_R_X33Y140/INT_R.SR1END2->>IMUX38 INT_R_X33Y140/INT_R.WW2END_N0_3->>IMUX24 INT_R_X33Y140/INT_R.WW2END_N0_3->>IMUX8 INT_R_X33Y141/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X33Y141/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X33Y141/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X33Y141/INT_R.NN2END2->>EE2BEG2 INT_R_X33Y141/INT_R.NN2END2->>FAN_ALT5 INT_R_X33Y141/INT_R.NN2END2->>SR1BEG2 INT_R_X35Y139/INT_R.WL1END3->>SW2BEG3 INT_R_X35Y139/INT_R.WL1END3->>WL1BEG2 INT_R_X35Y139/INT_R.WL1END3->>WW2BEG3 INT_R_X35Y141/INT_R.EE2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 66, 

slvi[hwdata][10]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][10]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][11]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][11]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][12]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][12]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][13]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][13]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][14]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][14]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][15]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][15]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][16]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][16]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][17]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][17]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][18]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][18]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][19]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][19]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][1]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][1]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][20]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][20]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][21]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][21]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][22]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][22]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][23]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][23]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][24]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][24]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][25]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][25]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][26]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][26]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][27]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][27]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][28]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][28]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][29]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][29]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][2]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][2]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][30]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][30]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][31]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][31]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][3]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][3]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][4]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][4]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][5]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][5]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][6]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][6]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][7]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][7]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][8]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][8]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][9]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwdata][9]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwrite]_INST_0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvi[hwrite]_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_185_out - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_14_out - 
wires: CLBLL_L_X42Y136/CLBLL_WW2END1 CLBLL_L_X42Y141/CLBLL_WR1END0 CLBLM_R_X41Y136/CLBLM_WW2END1 CLBLM_R_X41Y138/CLBLM_IMUX21 CLBLM_R_X41Y138/CLBLM_L_C4 CLBLM_R_X41Y140/CLBLM_BYP7 CLBLM_R_X41Y140/CLBLM_L_DX CLBLM_R_X41Y141/CLBLM_WR1END0 CLBLM_R_X43Y134/CLBLM_LOGIC_OUTS14 CLBLM_R_X43Y134/CLBLM_M_C INT_L_X42Y136/WW2A1 INT_L_X42Y140/WR1BEG_S0 INT_L_X42Y140/WR1END3 INT_L_X42Y141/WR1BEG0 INT_R_X41Y136/NN2BEG2 INT_R_X41Y136/WW2END1 INT_R_X41Y137/NN2A2 INT_R_X41Y138/IMUX21 INT_R_X41Y138/NN2END2 INT_R_X41Y140/BYP7 INT_R_X41Y140/BYP_ALT7 INT_R_X41Y140/WR1END_S1_0 INT_R_X41Y141/WR1END0 INT_R_X43Y134/LOGIC_OUTS14 INT_R_X43Y134/NN2BEG2 INT_R_X43Y134/NN6BEG2 INT_R_X43Y135/NN2A2 INT_R_X43Y135/NN6A2 INT_R_X43Y136/NN2END2 INT_R_X43Y136/NN6B2 INT_R_X43Y136/WW2BEG1 INT_R_X43Y137/NN6C2 INT_R_X43Y138/NN6D2 INT_R_X43Y139/NN6E2 INT_R_X43Y140/NN6END2 INT_R_X43Y140/WR1BEG3 
pips: CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X41Y140/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X43Y134/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X42Y140/INT_L.WR1END3->>WR1BEG_S0 INT_R_X41Y136/INT_R.WW2END1->>NN2BEG2 INT_R_X41Y138/INT_R.NN2END2->>IMUX21 INT_R_X41Y140/INT_R.BYP_ALT7->>BYP7 INT_R_X41Y140/INT_R.WR1END_S1_0->>BYP_ALT7 INT_R_X43Y134/INT_R.LOGIC_OUTS14->>NN2BEG2 INT_R_X43Y134/INT_R.LOGIC_OUTS14->>NN6BEG2 INT_R_X43Y136/INT_R.NN2END2->>WW2BEG1 INT_R_X43Y140/INT_R.NN6END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_6_out - 
wires: CLBLL_L_X42Y134/CLBLL_LOGIC_OUTS9 CLBLL_L_X42Y134/CLBLL_L_B CLBLL_L_X42Y134/CLBLL_WW2A1 CLBLL_L_X42Y138/CLBLL_NE4C2 CLBLL_L_X42Y138/CLBLL_WR1END3 CLBLL_L_X42Y140/CLBLL_WR1END2 CLBLM_R_X41Y134/CLBLM_WW2A1 CLBLM_R_X41Y138/CLBLM_IMUX30 CLBLM_R_X41Y138/CLBLM_L_C5 CLBLM_R_X41Y138/CLBLM_NE4C2 CLBLM_R_X41Y138/CLBLM_WR1END3 CLBLM_R_X41Y140/CLBLM_BYP5 CLBLM_R_X41Y140/CLBLM_L_BX CLBLM_R_X41Y140/CLBLM_WR1END2 INT_L_X40Y134/NE6BEG2 INT_L_X40Y134/WW2END1 INT_L_X42Y134/LOGIC_OUTS_L9 INT_L_X42Y134/NN6BEG1 INT_L_X42Y134/WW2BEG1 INT_L_X42Y135/NN6A1 INT_L_X42Y136/NN6B1 INT_L_X42Y137/NN6C1 INT_L_X42Y138/NE6END2 INT_L_X42Y138/NN6D1 INT_L_X42Y138/WR1BEG3 INT_L_X42Y139/NN6E1 INT_L_X42Y140/NN6END1 INT_L_X42Y140/WR1BEG2 INT_R_X41Y134/NE6A2 INT_R_X41Y134/WW2A1 INT_R_X41Y135/NE6B2 INT_R_X41Y136/NE6C2 INT_R_X41Y137/NE6D2 INT_R_X41Y138/IMUX30 INT_R_X41Y138/NE6E2 INT_R_X41Y138/WR1END3 INT_R_X41Y140/BYP5 INT_R_X41Y140/BYP_ALT5 INT_R_X41Y140/WR1END2 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y140/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X40Y134/INT_L.WW2END1->>NE6BEG2 INT_L_X42Y134/INT_L.LOGIC_OUTS_L9->>NN6BEG1 INT_L_X42Y134/INT_L.LOGIC_OUTS_L9->>WW2BEG1 INT_L_X42Y138/INT_L.NE6END2->>WR1BEG3 INT_L_X42Y140/INT_L.NN6END1->>WR1BEG2 INT_R_X41Y138/INT_R.WR1END3->>IMUX30 INT_R_X41Y140/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y140/INT_R.WR1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_11_out - 
wires: CLBLL_L_X42Y134/CLBLL_LOGIC_OUTS10 CLBLL_L_X42Y134/CLBLL_L_C CLBLL_L_X42Y134/CLBLL_NW4A2 CLBLM_R_X41Y134/CLBLM_NW4A2 CLBLM_R_X41Y138/CLBLM_IMUX34 CLBLM_R_X41Y138/CLBLM_L_C6 CLBLM_R_X41Y140/CLBLM_BYP2 CLBLM_R_X41Y140/CLBLM_L_CX INT_L_X40Y138/EL1BEG1 INT_L_X40Y138/NE2BEG2 INT_L_X40Y138/NW6END2 INT_L_X40Y139/NE2A2 INT_L_X42Y134/LOGIC_OUTS_L10 INT_L_X42Y134/NW6BEG2 INT_R_X41Y134/NW6A2 INT_R_X41Y135/NW6B2 INT_R_X41Y136/NW6C2 INT_R_X41Y137/NW6D2 INT_R_X41Y138/EL1END1 INT_R_X41Y138/IMUX34 INT_R_X41Y138/NW6E2 INT_R_X41Y139/NE2END2 INT_R_X41Y139/NR1BEG2 INT_R_X41Y140/BYP2 INT_R_X41Y140/BYP_ALT2 INT_R_X41Y140/NR1END2 
pips: CLBLL_L_X42Y134/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_R_X41Y138/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X41Y140/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X40Y138/INT_L.NW6END2->>EL1BEG1 INT_L_X40Y138/INT_L.NW6END2->>NE2BEG2 INT_L_X42Y134/INT_L.LOGIC_OUTS_L10->>NW6BEG2 INT_R_X41Y138/INT_R.EL1END1->>IMUX34 INT_R_X41Y139/INT_R.NE2END2->>NR1BEG2 INT_R_X41Y140/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y140/INT_R.NR1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

syncrregs.r[hmaster][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hmaster][0]_i_2_n_0 - 
wires: CLBLM_L_X36Y139/CLBLM_IMUX15 CLBLM_L_X36Y139/CLBLM_M_B1 CLBLM_L_X36Y139/CLBLM_SW2A3 CLBLM_L_X36Y140/CLBLM_ER1BEG0 CLBLM_L_X36Y140/CLBLM_IMUX24 CLBLM_L_X36Y140/CLBLM_IMUX8 CLBLM_L_X36Y140/CLBLM_M_A5 CLBLM_L_X36Y140/CLBLM_M_B5 CLBLM_L_X36Y141/CLBLM_IMUX44 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS14 CLBLM_L_X36Y141/CLBLM_M_C CLBLM_L_X36Y141/CLBLM_M_D4 DSP_R_X35Y135/DSP_SW2A3_4 DSP_R_X35Y140/DSP_ER1BEG0_0 INT_INTERFACE_R_X35Y139/INT_INTERFACE_SW2A3 INT_INTERFACE_R_X35Y140/INT_INTERFACE_ER1BEG0 INT_L_X36Y139/FAN_BOUNCE_S3_2 INT_L_X36Y139/IMUX_L15 INT_L_X36Y139/SL1END3 INT_L_X36Y139/SW2A3 INT_L_X36Y140/ER1END0 INT_L_X36Y140/FAN_ALT2 INT_L_X36Y140/FAN_BOUNCE2 INT_L_X36Y140/IMUX_L24 INT_L_X36Y140/IMUX_L8 INT_L_X36Y140/SL1BEG3 INT_L_X36Y140/SR1END3 INT_L_X36Y140/SW2BEG3 INT_L_X36Y141/IMUX_L44 INT_L_X36Y141/LOGIC_OUTS_L14 INT_L_X36Y141/SR1BEG3 INT_L_X36Y141/SR1END_N3_3 INT_R_X35Y139/ER1BEG_S0 INT_R_X35Y139/SW2END3 INT_R_X35Y140/ER1BEG0 INT_R_X35Y140/SW2END_N0_3 VBRK_X89Y145/VBRK_SW2A3 VBRK_X89Y146/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X36Y141/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X36Y139/INT_L.SL1END3->>IMUX_L15 INT_L_X36Y140/INT_L.ER1END0->>FAN_ALT2 INT_L_X36Y140/INT_L.ER1END0->>IMUX_L24 INT_L_X36Y140/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y140/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X36Y140/INT_L.SR1END3->>SL1BEG3 INT_L_X36Y140/INT_L.SR1END3->>SW2BEG3 INT_L_X36Y141/INT_L.LOGIC_OUTS_L14->>IMUX_L44 INT_L_X36Y141/INT_L.LOGIC_OUTS_L14->>SR1BEG3 INT_R_X35Y139/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

syncrregs.r[hmaster][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hmaster][1]_i_2_n_0 - 
wires: CLBLM_L_X36Y140/CLBLM_IMUX1 CLBLM_L_X36Y140/CLBLM_IMUX17 CLBLM_L_X36Y140/CLBLM_IMUX22 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS8 CLBLM_L_X36Y140/CLBLM_L_A CLBLM_L_X36Y140/CLBLM_M_A3 CLBLM_L_X36Y140/CLBLM_M_B3 CLBLM_L_X36Y140/CLBLM_M_C3 INT_L_X36Y140/IMUX_L1 INT_L_X36Y140/IMUX_L17 INT_L_X36Y140/IMUX_L22 INT_L_X36Y140/LOGIC_OUTS_L8 INT_L_X36Y140/NL1BEG_N3 
pips: CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X36Y140/INT_L.LOGIC_OUTS_L8->>IMUX_L1 INT_L_X36Y140/INT_L.LOGIC_OUTS_L8->>IMUX_L17 INT_L_X36Y140/INT_L.LOGIC_OUTS_L8->>NL1BEG_N3 INT_L_X36Y140/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

syncrregs.r[hmaster][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hmaster][2]_i_2_n_0 - 
wires: CLBLM_L_X36Y140/CLBLM_BYP1 CLBLM_L_X36Y140/CLBLM_IMUX29 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y140/CLBLM_M_AX CLBLM_L_X36Y140/CLBLM_M_C2 CLBLM_L_X36Y140/CLBLM_M_D INT_L_X36Y140/BYP_ALT1 INT_L_X36Y140/BYP_BOUNCE1 INT_L_X36Y140/BYP_L1 INT_L_X36Y140/IMUX_L29 INT_L_X36Y140/LOGIC_OUTS_L15 INT_L_X36Y140/SR1BEG_S0 
pips: CLBLM_L_X36Y140/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y140/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X36Y140/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y140/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y140/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y140/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X36Y140/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X36Y140/INT_L.SR1BEG_S0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

syncrregs.r[hmasterlock]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hmasterlock]_i_2_n_0 - 
wires: CLBLM_L_X36Y139/CLBLM_IMUX28 CLBLM_L_X36Y139/CLBLM_M_C4 CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS20 CLBLM_L_X36Y140/CLBLM_M_AMUX INT_L_X36Y138/NR1BEG2 INT_L_X36Y138/SS2END2 INT_L_X36Y139/IMUX_L28 INT_L_X36Y139/NR1END2 INT_L_X36Y139/SS2A2 INT_L_X36Y140/LOGIC_OUTS_L20 INT_L_X36Y140/SS2BEG2 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X36Y140/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X36Y138/INT_L.SS2END2->>NR1BEG2 INT_L_X36Y139/INT_L.NR1END2->>IMUX_L28 INT_L_X36Y140/INT_L.LOGIC_OUTS_L20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[hmasterlock]3_out - 
wires: CLBLM_L_X36Y139/CLBLM_IMUX35 CLBLM_L_X36Y139/CLBLM_IMUX7 CLBLM_L_X36Y139/CLBLM_M_A1 CLBLM_L_X36Y139/CLBLM_M_C6 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS15 CLBLM_L_X36Y141/CLBLM_M_D INT_L_X36Y139/FAN_ALT3 INT_L_X36Y139/FAN_BOUNCE3 INT_L_X36Y139/IMUX_L35 INT_L_X36Y139/IMUX_L7 INT_L_X36Y139/SS2END3 INT_L_X36Y140/SS2A3 INT_L_X36Y140/SS2END_N0_3 INT_L_X36Y141/LOGIC_OUTS_L15 INT_L_X36Y141/SS2BEG3 
pips: CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X36Y139/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y141/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X36Y139/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y139/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X36Y139/INT_L.SS2END3->>FAN_ALT3 INT_L_X36Y139/INT_L.SS2END3->>IMUX_L7 INT_L_X36Y141/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

syncrregs.r[hmasterlock]_i_6_n_0 - 
wires: CLBLM_L_X36Y141/CLBLM_IMUX45 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y141/CLBLM_L_C CLBLM_L_X36Y141/CLBLM_M_D2 INT_L_X36Y141/IMUX_L45 INT_L_X36Y141/LOGIC_OUTS_L10 
pips: CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X36Y141/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X36Y141/INT_L.LOGIC_OUTS_L10->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hmasterlock]_i_7_n_0 - 
wires: CLBLM_L_X36Y141/CLBLM_IMUX38 CLBLM_L_X36Y141/CLBLM_LOGIC_OUTS11 CLBLM_L_X36Y141/CLBLM_L_D CLBLM_L_X36Y141/CLBLM_M_D3 INT_L_X36Y141/IMUX_L38 INT_L_X36Y141/LOGIC_OUTS_L11 
pips: CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y141/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X36Y141/INT_L.LOGIC_OUTS_L11->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hmasterlock]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hmasterlock]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hmasterlock]_i_8_n_0 - 
wires: CLBLM_L_X36Y140/CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y140/CLBLM_L_C CLBLM_L_X36Y141/CLBLM_IMUX34 CLBLM_L_X36Y141/CLBLM_IMUX42 CLBLM_L_X36Y141/CLBLM_L_C6 CLBLM_L_X36Y141/CLBLM_L_D6 INT_L_X36Y140/LOGIC_OUTS_L10 INT_L_X36Y140/NL1BEG1 INT_L_X36Y141/IMUX_L34 INT_L_X36Y141/IMUX_L42 INT_L_X36Y141/NL1END1 
pips: CLBLM_L_X36Y140/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X36Y141/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X36Y140/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X36Y141/INT_L.NL1END1->>IMUX_L34 INT_L_X36Y141/INT_L.NL1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

syncrregs.r[hmasterlockd]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][0]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[2] - 
wires: BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_NW2A3 BRAM_INT_INTERFACE_L_X44Y143/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y143/INT_INTERFACE_ER1BEG3 BRAM_L_X38Y140/BRAM_NW2A3_3 BRAM_L_X44Y140/BRAM_EE2BEG3_3 BRAM_L_X44Y140/BRAM_ER1BEG3_3 CLBLL_L_X40Y141/CLBLL_IMUX31 CLBLL_L_X40Y141/CLBLL_IMUX47 CLBLL_L_X40Y141/CLBLL_LL_C5 CLBLL_L_X40Y141/CLBLL_LL_D5 CLBLL_L_X40Y143/CLBLL_IMUX0 CLBLL_L_X40Y143/CLBLL_IMUX16 CLBLL_L_X40Y143/CLBLL_IMUX23 CLBLL_L_X40Y143/CLBLL_IMUX39 CLBLL_L_X40Y143/CLBLL_L_A3 CLBLL_L_X40Y143/CLBLL_L_B3 CLBLL_L_X40Y143/CLBLL_L_C3 CLBLL_L_X40Y143/CLBLL_L_D3 CLBLL_L_X40Y143/CLBLL_NW2A3 CLBLL_L_X40Y143/CLBLL_WR1END0 CLBLL_L_X42Y141/CLBLL_IMUX25 CLBLL_L_X42Y141/CLBLL_IMUX31 CLBLL_L_X42Y141/CLBLL_IMUX47 CLBLL_L_X42Y141/CLBLL_IMUX9 CLBLL_L_X42Y141/CLBLL_LL_C5 CLBLL_L_X42Y141/CLBLL_LL_D5 CLBLL_L_X42Y141/CLBLL_L_A5 CLBLL_L_X42Y141/CLBLL_L_B5 CLBLL_L_X42Y142/CLBLL_EE2A3 CLBLL_L_X42Y142/CLBLL_IMUX23 CLBLL_L_X42Y142/CLBLL_IMUX39 CLBLL_L_X42Y142/CLBLL_L_C3 CLBLL_L_X42Y142/CLBLL_L_D3 CLBLL_L_X42Y143/CLBLL_WR1END0 CLBLL_L_X42Y144/CLBLL_WL1END0 CLBLL_R_X45Y140/CLBLL_IMUX41 CLBLL_R_X45Y140/CLBLL_L_D1 CLBLL_R_X45Y141/CLBLL_IMUX1 CLBLL_R_X45Y141/CLBLL_IMUX24 CLBLL_R_X45Y141/CLBLL_LL_A3 CLBLL_R_X45Y141/CLBLL_LL_B5 CLBLL_R_X45Y142/CLBLL_IMUX0 CLBLL_R_X45Y142/CLBLL_IMUX16 CLBLL_R_X45Y142/CLBLL_L_A3 CLBLL_R_X45Y142/CLBLL_L_B3 CLBLL_R_X45Y143/CLBLL_IMUX22 CLBLL_R_X45Y143/CLBLL_IMUX47 CLBLL_R_X45Y143/CLBLL_LL_C3 CLBLL_R_X45Y143/CLBLL_LL_D5 CLBLL_R_X45Y144/CLBLL_IMUX1 CLBLL_R_X45Y144/CLBLL_IMUX17 CLBLL_R_X45Y144/CLBLL_IMUX25 CLBLL_R_X45Y144/CLBLL_IMUX9 CLBLL_R_X45Y144/CLBLL_LL_A3 CLBLL_R_X45Y144/CLBLL_LL_B3 CLBLL_R_X45Y144/CLBLL_L_A5 CLBLL_R_X45Y144/CLBLL_L_B5 CLBLM_L_X36Y143/CLBLM_IMUX25 CLBLM_L_X36Y143/CLBLM_IMUX30 CLBLM_L_X36Y143/CLBLM_IMUX31 CLBLM_L_X36Y143/CLBLM_IMUX39 CLBLM_L_X36Y143/CLBLM_IMUX47 CLBLM_L_X36Y143/CLBLM_IMUX9 CLBLM_L_X36Y143/CLBLM_L_A5 CLBLM_L_X36Y143/CLBLM_L_B5 CLBLM_L_X36Y143/CLBLM_L_C5 CLBLM_L_X36Y143/CLBLM_L_D3 CLBLM_L_X36Y143/CLBLM_M_C5 CLBLM_L_X36Y143/CLBLM_M_D5 CLBLM_L_X36Y144/CLBLM_EL1BEG1 CLBLM_L_X36Y144/CLBLM_IMUX30 CLBLM_L_X36Y144/CLBLM_IMUX46 CLBLM_L_X36Y144/CLBLM_L_C5 CLBLM_L_X36Y144/CLBLM_L_D5 CLBLM_L_X36Y144/CLBLM_NW2A2 CLBLM_L_X36Y146/CLBLM_IMUX24 CLBLM_L_X36Y146/CLBLM_IMUX8 CLBLM_L_X36Y146/CLBLM_M_A5 CLBLM_L_X36Y146/CLBLM_M_B5 CLBLM_R_X37Y143/CLBLM_IMUX30 CLBLM_R_X37Y143/CLBLM_IMUX46 CLBLM_R_X37Y143/CLBLM_L_C5 CLBLM_R_X37Y143/CLBLM_L_D5 CLBLM_R_X37Y143/CLBLM_NW2A3 CLBLM_R_X37Y146/CLBLM_IMUX0 CLBLM_R_X37Y146/CLBLM_IMUX16 CLBLM_R_X37Y146/CLBLM_L_A3 CLBLM_R_X37Y146/CLBLM_L_B3 CLBLM_R_X39Y140/CLBLM_IMUX24 CLBLM_R_X39Y140/CLBLM_IMUX8 CLBLM_R_X39Y140/CLBLM_M_A5 CLBLM_R_X39Y140/CLBLM_M_B5 CLBLM_R_X39Y142/CLBLM_IMUX17 CLBLM_R_X39Y142/CLBLM_IMUX8 CLBLM_R_X39Y142/CLBLM_M_A5 CLBLM_R_X39Y142/CLBLM_M_B3 CLBLM_R_X39Y143/CLBLM_IMUX22 CLBLM_R_X39Y143/CLBLM_IMUX38 CLBLM_R_X39Y143/CLBLM_M_C3 CLBLM_R_X39Y143/CLBLM_M_D3 CLBLM_R_X39Y143/CLBLM_NW2A3 CLBLM_R_X39Y143/CLBLM_WR1END0 CLBLM_R_X41Y142/CLBLM_EE2A3 CLBLM_R_X41Y143/CLBLM_IMUX1 CLBLM_R_X41Y143/CLBLM_IMUX16 CLBLM_R_X41Y143/CLBLM_IMUX17 CLBLM_R_X41Y143/CLBLM_IMUX9 CLBLM_R_X41Y143/CLBLM_L_A5 CLBLM_R_X41Y143/CLBLM_L_B3 CLBLM_R_X41Y143/CLBLM_M_A3 CLBLM_R_X41Y143/CLBLM_M_B3 CLBLM_R_X41Y143/CLBLM_WR1END0 CLBLM_R_X41Y144/CLBLM_IMUX1 CLBLM_R_X41Y144/CLBLM_IMUX17 CLBLM_R_X41Y144/CLBLM_IMUX22 CLBLM_R_X41Y144/CLBLM_IMUX38 CLBLM_R_X41Y144/CLBLM_M_A3 CLBLM_R_X41Y144/CLBLM_M_B3 CLBLM_R_X41Y144/CLBLM_M_C3 CLBLM_R_X41Y144/CLBLM_M_D3 CLBLM_R_X41Y144/CLBLM_WL1END0 CLBLM_R_X41Y146/CLBLM_IMUX23 CLBLM_R_X41Y146/CLBLM_IMUX31 CLBLM_R_X41Y146/CLBLM_IMUX39 CLBLM_R_X41Y146/CLBLM_IMUX47 CLBLM_R_X41Y146/CLBLM_L_C3 CLBLM_R_X41Y146/CLBLM_L_D3 CLBLM_R_X41Y146/CLBLM_M_C5 CLBLM_R_X41Y146/CLBLM_M_D5 CLBLM_R_X43Y140/CLBLM_IMUX1 CLBLM_R_X43Y140/CLBLM_IMUX24 CLBLM_R_X43Y140/CLBLM_M_A3 CLBLM_R_X43Y140/CLBLM_M_B5 CLBLM_R_X43Y142/CLBLM_IMUX0 CLBLM_R_X43Y142/CLBLM_IMUX16 CLBLM_R_X43Y142/CLBLM_IMUX23 CLBLM_R_X43Y142/CLBLM_IMUX39 CLBLM_R_X43Y142/CLBLM_L_A3 CLBLM_R_X43Y142/CLBLM_L_B3 CLBLM_R_X43Y142/CLBLM_L_C3 CLBLM_R_X43Y142/CLBLM_L_D3 CLBLM_R_X43Y143/CLBLM_EE2BEG3 CLBLM_R_X43Y143/CLBLM_ER1BEG3 CLBLM_R_X43Y143/CLBLM_IMUX24 CLBLM_R_X43Y143/CLBLM_IMUX31 CLBLM_R_X43Y143/CLBLM_IMUX47 CLBLM_R_X43Y143/CLBLM_IMUX8 CLBLM_R_X43Y143/CLBLM_LOGIC_OUTS2 CLBLM_R_X43Y143/CLBLM_L_CQ CLBLM_R_X43Y143/CLBLM_M_A5 CLBLM_R_X43Y143/CLBLM_M_B5 CLBLM_R_X43Y143/CLBLM_M_C5 CLBLM_R_X43Y143/CLBLM_M_D5 DSP_R_X35Y140/DSP_EL1BEG1_4 DSP_R_X35Y140/DSP_NW2A2_4 INT_INTERFACE_R_X35Y144/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X35Y144/INT_INTERFACE_NW2A2 INT_L_X36Y143/BYP_ALT4 INT_L_X36Y143/BYP_ALT5 INT_L_X36Y143/BYP_BOUNCE4 INT_L_X36Y143/BYP_BOUNCE5 INT_L_X36Y143/FAN_ALT5 INT_L_X36Y143/FAN_BOUNCE5 INT_L_X36Y143/IMUX_L25 INT_L_X36Y143/IMUX_L30 INT_L_X36Y143/IMUX_L31 INT_L_X36Y143/IMUX_L39 INT_L_X36Y143/IMUX_L47 INT_L_X36Y143/IMUX_L9 INT_L_X36Y143/NW2BEG2 INT_L_X36Y143/WL1END1 INT_L_X36Y144/BYP_ALT4 INT_L_X36Y144/BYP_BOUNCE4 INT_L_X36Y144/EL1END1 INT_L_X36Y144/IMUX_L30 INT_L_X36Y144/IMUX_L46 INT_L_X36Y144/NE2BEG1 INT_L_X36Y144/NR1BEG1 INT_L_X36Y144/NW2A2 INT_L_X36Y145/NE2A1 INT_L_X36Y145/NL1BEG0 INT_L_X36Y145/NL1END_S3_0 INT_L_X36Y145/NR1END1 INT_L_X36Y146/IMUX_L24 INT_L_X36Y146/IMUX_L8 INT_L_X36Y146/NL1END0 INT_L_X38Y142/NW2BEG3 INT_L_X38Y142/WL1END2 INT_L_X38Y143/NW2A3 INT_L_X40Y141/IMUX_L31 INT_L_X40Y141/IMUX_L47 INT_L_X40Y141/SW2END3 INT_L_X40Y142/EE2BEG3 INT_L_X40Y142/FAN_BOUNCE_S3_2 INT_L_X40Y142/NL1BEG_N3 INT_L_X40Y142/NR1BEG3 INT_L_X40Y142/NW2BEG3 INT_L_X40Y142/SW2END_N0_3 INT_L_X40Y142/WR1BEG_S0 INT_L_X40Y143/FAN_ALT2 INT_L_X40Y143/FAN_BOUNCE2 INT_L_X40Y143/IMUX_L0 INT_L_X40Y143/IMUX_L16 INT_L_X40Y143/IMUX_L23 INT_L_X40Y143/IMUX_L39 INT_L_X40Y143/NE2BEG3 INT_L_X40Y143/NR1END3 INT_L_X40Y143/NW2A3 INT_L_X40Y143/SW2END0 INT_L_X40Y143/WR1BEG0 INT_L_X40Y144/NE2A3 INT_L_X42Y141/IMUX_L25 INT_L_X42Y141/IMUX_L31 INT_L_X42Y141/IMUX_L47 INT_L_X42Y141/IMUX_L9 INT_L_X42Y141/SR1BEG_S0 INT_L_X42Y141/SR1END3 INT_L_X42Y142/EE2END3 INT_L_X42Y142/IMUX_L23 INT_L_X42Y142/IMUX_L39 INT_L_X42Y142/SR1BEG3 INT_L_X42Y142/SR1END_N3_3 INT_L_X42Y142/WL1END2 INT_L_X42Y142/WR1BEG_S0 INT_L_X42Y143/ER1BEG3 INT_L_X42Y143/SR1END2 INT_L_X42Y143/WR1BEG0 INT_L_X42Y144/NW2END2 INT_L_X42Y144/SR1BEG2 INT_L_X42Y144/WL1BEG0 INT_L_X44Y143/EE2A3 INT_L_X44Y143/ER1BEG_S0 INT_L_X44Y143/ER1END3 INT_L_X44Y144/ER1BEG0 INT_L_X44Y144/ER1END_N3_3 INT_R_X35Y144/EL1BEG1 INT_R_X35Y144/NW2END2 INT_R_X37Y143/IMUX30 INT_R_X37Y143/IMUX46 INT_R_X37Y143/NW2END3 INT_R_X37Y143/WL1BEG1 INT_R_X37Y145/NE2END1 INT_R_X37Y145/NL1BEG0 INT_R_X37Y145/NL1END_S3_0 INT_R_X37Y146/IMUX0 INT_R_X37Y146/IMUX16 INT_R_X37Y146/NL1END0 INT_R_X39Y140/IMUX24 INT_R_X39Y140/IMUX8 INT_R_X39Y140/SL1END0 INT_R_X39Y141/FAN_BOUNCE_S3_2 INT_R_X39Y141/SL1BEG0 INT_R_X39Y141/SL1END0 INT_R_X39Y142/FAN_ALT2 INT_R_X39Y142/FAN_BOUNCE2 INT_R_X39Y142/IMUX17 INT_R_X39Y142/IMUX8 INT_R_X39Y142/SL1BEG0 INT_R_X39Y142/SR1BEG_S0 INT_R_X39Y142/WL1BEG2 INT_R_X39Y142/WR1END_S1_0 INT_R_X39Y143/IMUX22 INT_R_X39Y143/IMUX38 INT_R_X39Y143/NW2END3 INT_R_X39Y143/WR1END0 INT_R_X41Y141/SW2A3 INT_R_X41Y142/EE2A3 INT_R_X41Y142/SW2BEG3 INT_R_X41Y142/WR1END_S1_0 INT_R_X41Y143/IMUX1 INT_R_X41Y143/IMUX16 INT_R_X41Y143/IMUX17 INT_R_X41Y143/IMUX9 INT_R_X41Y143/SW2A0 INT_R_X41Y143/WR1END0 INT_R_X41Y144/IMUX1 INT_R_X41Y144/IMUX17 INT_R_X41Y144/IMUX22 INT_R_X41Y144/IMUX38 INT_R_X41Y144/NE2END3 INT_R_X41Y144/NN2BEG3 INT_R_X41Y144/NR1BEG3 INT_R_X41Y144/SW2BEG0 INT_R_X41Y144/WL1END0 INT_R_X41Y145/NN2A3 INT_R_X41Y145/NR1BEG3 INT_R_X41Y145/NR1END3 INT_R_X41Y146/IMUX23 INT_R_X41Y146/IMUX31 INT_R_X41Y146/IMUX39 INT_R_X41Y146/IMUX47 INT_R_X41Y146/NN2END3 INT_R_X41Y146/NR1END3 INT_R_X43Y140/IMUX1 INT_R_X43Y140/IMUX24 INT_R_X43Y140/SS2END0 INT_R_X43Y141/FAN_BOUNCE_S3_2 INT_R_X43Y141/SS2A0 INT_R_X43Y142/FAN_ALT2 INT_R_X43Y142/FAN_BOUNCE2 INT_R_X43Y142/IMUX0 INT_R_X43Y142/IMUX16 INT_R_X43Y142/IMUX23 INT_R_X43Y142/IMUX39 INT_R_X43Y142/SR1BEG_S0 INT_R_X43Y142/SR1END3 INT_R_X43Y142/SS2BEG0 INT_R_X43Y142/WL1BEG2 INT_R_X43Y143/EE2BEG3 INT_R_X43Y143/ER1BEG3 INT_R_X43Y143/ER1END3 INT_R_X43Y143/IMUX24 INT_R_X43Y143/IMUX31 INT_R_X43Y143/IMUX47 INT_R_X43Y143/IMUX8 INT_R_X43Y143/LOGIC_OUTS2 INT_R_X43Y143/NW2BEG2 INT_R_X43Y143/SR1BEG3 INT_R_X43Y143/SR1END_N3_3 INT_R_X43Y144/ER1END_N3_3 INT_R_X43Y144/NW2A2 INT_R_X45Y140/IMUX41 INT_R_X45Y140/SS2END0 INT_R_X45Y141/FAN_BOUNCE_S3_2 INT_R_X45Y141/IMUX1 INT_R_X45Y141/IMUX24 INT_R_X45Y141/SL1END0 INT_R_X45Y141/SS2A0 INT_R_X45Y142/FAN_ALT2 INT_R_X45Y142/FAN_BOUNCE2 INT_R_X45Y142/IMUX0 INT_R_X45Y142/IMUX16 INT_R_X45Y142/NR1BEG0 INT_R_X45Y142/SL1BEG0 INT_R_X45Y142/SS2BEG0 INT_R_X45Y142/SS2END0 INT_R_X45Y143/EE2END3 INT_R_X45Y143/IMUX22 INT_R_X45Y143/IMUX47 INT_R_X45Y143/NL1BEG_N3 INT_R_X45Y143/NR1END0 INT_R_X45Y143/SS2A0 INT_R_X45Y144/ER1END0 INT_R_X45Y144/IMUX1 INT_R_X45Y144/IMUX17 INT_R_X45Y144/IMUX25 INT_R_X45Y144/IMUX9 INT_R_X45Y144/SS2BEG0 VBRK_X89Y150/VBRK_EL1BEG1 VBRK_X89Y150/VBRK_NW2A2 VBRK_X99Y149/VBRK_NW2A3 VBRK_X99Y149/VBRK_WR1END0 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X36Y143/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y143/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X36Y143/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X36Y143/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X36Y143/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X36Y143/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X36Y143/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X36Y143/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y143/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X36Y143/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X36Y143/INT_L.WL1END1->>BYP_ALT4 INT_L_X36Y143/INT_L.WL1END1->>BYP_ALT5 INT_L_X36Y143/INT_L.WL1END1->>NW2BEG2 INT_L_X36Y144/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y144/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X36Y144/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X36Y144/INT_L.EL1END1->>BYP_ALT4 INT_L_X36Y144/INT_L.EL1END1->>NE2BEG1 INT_L_X36Y144/INT_L.EL1END1->>NR1BEG1 INT_L_X36Y145/INT_L.NR1END1->>NL1BEG0 INT_L_X36Y146/INT_L.NL1END0->>IMUX_L24 INT_L_X36Y146/INT_L.NL1END0->>IMUX_L8 INT_L_X38Y142/INT_L.WL1END2->>NW2BEG3 INT_L_X40Y141/INT_L.SW2END3->>IMUX_L31 INT_L_X40Y141/INT_L.SW2END3->>IMUX_L47 INT_L_X40Y142/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X40Y142/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X40Y142/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y142/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X40Y142/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X40Y143/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y143/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X40Y143/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X40Y143/INT_L.NR1END3->>IMUX_L23 INT_L_X40Y143/INT_L.NR1END3->>IMUX_L39 INT_L_X40Y143/INT_L.NR1END3->>NE2BEG3 INT_L_X40Y143/INT_L.SW2END0->>FAN_ALT2 INT_L_X42Y141/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X42Y141/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X42Y141/INT_L.SR1END3->>IMUX_L31 INT_L_X42Y141/INT_L.SR1END3->>IMUX_L47 INT_L_X42Y141/INT_L.SR1END3->>SR1BEG_S0 INT_L_X42Y142/INT_L.EE2END3->>IMUX_L23 INT_L_X42Y142/INT_L.EE2END3->>IMUX_L39 INT_L_X42Y142/INT_L.WL1END2->>SR1BEG3 INT_L_X42Y142/INT_L.WL1END2->>WR1BEG_S0 INT_L_X42Y143/INT_L.SR1END2->>ER1BEG3 INT_L_X42Y144/INT_L.NW2END2->>SR1BEG2 INT_L_X42Y144/INT_L.NW2END2->>WL1BEG0 INT_L_X44Y143/INT_L.ER1END3->>ER1BEG_S0 INT_R_X35Y144/INT_R.NW2END2->>EL1BEG1 INT_R_X37Y143/INT_R.NW2END3->>IMUX30 INT_R_X37Y143/INT_R.NW2END3->>IMUX46 INT_R_X37Y143/INT_R.NW2END3->>WL1BEG1 INT_R_X37Y145/INT_R.NE2END1->>NL1BEG0 INT_R_X37Y146/INT_R.NL1END0->>IMUX0 INT_R_X37Y146/INT_R.NL1END0->>IMUX16 INT_R_X39Y140/INT_R.SL1END0->>IMUX24 INT_R_X39Y140/INT_R.SL1END0->>IMUX8 INT_R_X39Y141/INT_R.SL1END0->>SL1BEG0 INT_R_X39Y142/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y142/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y142/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X39Y142/INT_R.SR1BEG_S0->>IMUX17 INT_R_X39Y142/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X39Y142/INT_R.WR1END_S1_0->>SR1BEG_S0 INT_R_X39Y142/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X39Y143/INT_R.NW2END3->>IMUX22 INT_R_X39Y143/INT_R.NW2END3->>IMUX38 INT_R_X41Y142/INT_R.WR1END_S1_0->>SW2BEG3 INT_R_X41Y143/INT_R.WR1END0->>IMUX1 INT_R_X41Y143/INT_R.WR1END0->>IMUX16 INT_R_X41Y143/INT_R.WR1END0->>IMUX17 INT_R_X41Y143/INT_R.WR1END0->>IMUX9 INT_R_X41Y144/INT_R.NE2END3->>IMUX22 INT_R_X41Y144/INT_R.NE2END3->>IMUX38 INT_R_X41Y144/INT_R.NE2END3->>NN2BEG3 INT_R_X41Y144/INT_R.NE2END3->>NR1BEG3 INT_R_X41Y144/INT_R.WL1END0->>IMUX1 INT_R_X41Y144/INT_R.WL1END0->>IMUX17 INT_R_X41Y144/INT_R.WL1END0->>SW2BEG0 INT_R_X41Y145/INT_R.NR1END3->>NR1BEG3 INT_R_X41Y146/INT_R.NN2END3->>IMUX23 INT_R_X41Y146/INT_R.NR1END3->>IMUX31 INT_R_X41Y146/INT_R.NR1END3->>IMUX39 INT_R_X41Y146/INT_R.NR1END3->>IMUX47 INT_R_X43Y140/INT_R.SS2END0->>IMUX1 INT_R_X43Y140/INT_R.SS2END0->>IMUX24 INT_R_X43Y142/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y142/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X43Y142/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X43Y142/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X43Y142/INT_R.SR1BEG_S0->>SS2BEG0 INT_R_X43Y142/INT_R.SR1END3->>IMUX23 INT_R_X43Y142/INT_R.SR1END3->>IMUX39 INT_R_X43Y142/INT_R.SR1END3->>SR1BEG_S0 INT_R_X43Y142/INT_R.SR1END3->>WL1BEG2 INT_R_X43Y143/INT_R.ER1END3->>EE2BEG3 INT_R_X43Y143/INT_R.ER1END3->>IMUX31 INT_R_X43Y143/INT_R.ER1END3->>IMUX47 INT_R_X43Y143/INT_R.LOGIC_OUTS2->>ER1BEG3 INT_R_X43Y143/INT_R.LOGIC_OUTS2->>NW2BEG2 INT_R_X43Y143/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X43Y143/INT_R.SR1END_N3_3->>IMUX24 INT_R_X43Y143/INT_R.SR1END_N3_3->>IMUX8 INT_R_X45Y140/INT_R.SS2END0->>IMUX41 INT_R_X45Y141/INT_R.SL1END0->>IMUX1 INT_R_X45Y141/INT_R.SL1END0->>IMUX24 INT_R_X45Y142/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y142/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X45Y142/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X45Y142/INT_R.SS2END0->>FAN_ALT2 INT_R_X45Y142/INT_R.SS2END0->>NR1BEG0 INT_R_X45Y142/INT_R.SS2END0->>SL1BEG0 INT_R_X45Y142/INT_R.SS2END0->>SS2BEG0 INT_R_X45Y143/INT_R.EE2END3->>IMUX47 INT_R_X45Y143/INT_R.NL1BEG_N3->>IMUX22 INT_R_X45Y143/INT_R.NR1END0->>NL1BEG_N3 INT_R_X45Y144/INT_R.ER1END0->>IMUX1 INT_R_X45Y144/INT_R.ER1END0->>IMUX17 INT_R_X45Y144/INT_R.ER1END0->>IMUX25 INT_R_X45Y144/INT_R.ER1END0->>IMUX9 INT_R_X45Y144/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 66, 

sel0[1] - 
wires: BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y140/INT_INTERFACE_WW2END3 BRAM_INT_INTERFACE_L_X44Y141/INT_INTERFACE_NE4BEG0 BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_WW2END0 BRAM_INT_INTERFACE_L_X44Y143/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y140/BRAM_WW2END1_3 BRAM_L_X44Y140/BRAM_ER1BEG2_3 BRAM_L_X44Y140/BRAM_NE4BEG0_1 BRAM_L_X44Y140/BRAM_WW2END0_2 BRAM_L_X44Y140/BRAM_WW2END3_0 CLBLL_L_X40Y141/CLBLL_IMUX22 CLBLL_L_X40Y141/CLBLL_IMUX38 CLBLL_L_X40Y141/CLBLL_LL_C3 CLBLL_L_X40Y141/CLBLL_LL_D3 CLBLL_L_X40Y142/CLBLL_SW2A0 CLBLL_L_X40Y143/CLBLL_IMUX25 CLBLL_L_X40Y143/CLBLL_IMUX30 CLBLL_L_X40Y143/CLBLL_IMUX46 CLBLL_L_X40Y143/CLBLL_IMUX9 CLBLL_L_X40Y143/CLBLL_L_A5 CLBLL_L_X40Y143/CLBLL_L_B5 CLBLL_L_X40Y143/CLBLL_L_C5 CLBLL_L_X40Y143/CLBLL_L_D5 CLBLL_L_X40Y143/CLBLL_WR1END2 CLBLL_L_X42Y141/CLBLL_IMUX0 CLBLL_L_X42Y141/CLBLL_IMUX16 CLBLL_L_X42Y141/CLBLL_IMUX22 CLBLL_L_X42Y141/CLBLL_IMUX38 CLBLL_L_X42Y141/CLBLL_LL_C3 CLBLL_L_X42Y141/CLBLL_LL_D3 CLBLL_L_X42Y141/CLBLL_L_A3 CLBLL_L_X42Y141/CLBLL_L_B3 CLBLL_L_X42Y141/CLBLL_WW2A2 CLBLL_L_X42Y142/CLBLL_IMUX30 CLBLL_L_X42Y142/CLBLL_IMUX46 CLBLL_L_X42Y142/CLBLL_L_C5 CLBLL_L_X42Y142/CLBLL_L_D5 CLBLL_L_X42Y143/CLBLL_WW2END1 CLBLL_L_X42Y144/CLBLL_SW2A3 CLBLL_L_X42Y145/CLBLL_SE2A3 CLBLL_R_X45Y140/CLBLL_IMUX39 CLBLL_R_X45Y140/CLBLL_L_D3 CLBLL_R_X45Y141/CLBLL_IMUX17 CLBLL_R_X45Y141/CLBLL_IMUX8 CLBLL_R_X45Y141/CLBLL_LL_A5 CLBLL_R_X45Y141/CLBLL_LL_B3 CLBLL_R_X45Y142/CLBLL_IMUX25 CLBLL_R_X45Y142/CLBLL_IMUX9 CLBLL_R_X45Y142/CLBLL_L_A5 CLBLL_R_X45Y142/CLBLL_L_B5 CLBLL_R_X45Y143/CLBLL_IMUX31 CLBLL_R_X45Y143/CLBLL_IMUX38 CLBLL_R_X45Y143/CLBLL_LL_C5 CLBLL_R_X45Y143/CLBLL_LL_D3 CLBLL_R_X45Y144/CLBLL_IMUX0 CLBLL_R_X45Y144/CLBLL_IMUX16 CLBLL_R_X45Y144/CLBLL_IMUX24 CLBLL_R_X45Y144/CLBLL_IMUX8 CLBLL_R_X45Y144/CLBLL_LL_A5 CLBLL_R_X45Y144/CLBLL_LL_B5 CLBLL_R_X45Y144/CLBLL_L_A3 CLBLL_R_X45Y144/CLBLL_L_B3 CLBLM_L_X36Y143/CLBLM_IMUX0 CLBLM_L_X36Y143/CLBLM_IMUX16 CLBLM_L_X36Y143/CLBLM_IMUX22 CLBLM_L_X36Y143/CLBLM_IMUX23 CLBLM_L_X36Y143/CLBLM_IMUX38 CLBLM_L_X36Y143/CLBLM_IMUX46 CLBLM_L_X36Y143/CLBLM_L_A3 CLBLM_L_X36Y143/CLBLM_L_B3 CLBLM_L_X36Y143/CLBLM_L_C3 CLBLM_L_X36Y143/CLBLM_L_D5 CLBLM_L_X36Y143/CLBLM_M_C3 CLBLM_L_X36Y143/CLBLM_M_D3 CLBLM_L_X36Y144/CLBLM_IMUX23 CLBLM_L_X36Y144/CLBLM_IMUX39 CLBLM_L_X36Y144/CLBLM_L_C3 CLBLM_L_X36Y144/CLBLM_L_D3 CLBLM_L_X36Y146/CLBLM_IMUX1 CLBLM_L_X36Y146/CLBLM_IMUX17 CLBLM_L_X36Y146/CLBLM_M_A3 CLBLM_L_X36Y146/CLBLM_M_B3 CLBLM_R_X37Y143/CLBLM_IMUX23 CLBLM_R_X37Y143/CLBLM_IMUX39 CLBLM_R_X37Y143/CLBLM_L_C3 CLBLM_R_X37Y143/CLBLM_L_D3 CLBLM_R_X37Y143/CLBLM_WW2END1 CLBLM_R_X37Y146/CLBLM_IMUX25 CLBLM_R_X37Y146/CLBLM_IMUX9 CLBLM_R_X37Y146/CLBLM_L_A5 CLBLM_R_X37Y146/CLBLM_L_B5 CLBLM_R_X39Y140/CLBLM_IMUX1 CLBLM_R_X39Y140/CLBLM_IMUX17 CLBLM_R_X39Y140/CLBLM_M_A3 CLBLM_R_X39Y140/CLBLM_M_B3 CLBLM_R_X39Y142/CLBLM_IMUX1 CLBLM_R_X39Y142/CLBLM_IMUX24 CLBLM_R_X39Y142/CLBLM_M_A3 CLBLM_R_X39Y142/CLBLM_M_B5 CLBLM_R_X39Y142/CLBLM_SW2A0 CLBLM_R_X39Y143/CLBLM_IMUX31 CLBLM_R_X39Y143/CLBLM_IMUX47 CLBLM_R_X39Y143/CLBLM_M_C5 CLBLM_R_X39Y143/CLBLM_M_D5 CLBLM_R_X39Y143/CLBLM_WR1END2 CLBLM_R_X41Y141/CLBLM_WW2A2 CLBLM_R_X41Y143/CLBLM_IMUX0 CLBLM_R_X41Y143/CLBLM_IMUX24 CLBLM_R_X41Y143/CLBLM_IMUX25 CLBLM_R_X41Y143/CLBLM_IMUX8 CLBLM_R_X41Y143/CLBLM_L_A3 CLBLM_R_X41Y143/CLBLM_L_B5 CLBLM_R_X41Y143/CLBLM_M_A5 CLBLM_R_X41Y143/CLBLM_M_B5 CLBLM_R_X41Y143/CLBLM_WW2END1 CLBLM_R_X41Y144/CLBLM_IMUX24 CLBLM_R_X41Y144/CLBLM_IMUX31 CLBLM_R_X41Y144/CLBLM_IMUX47 CLBLM_R_X41Y144/CLBLM_IMUX8 CLBLM_R_X41Y144/CLBLM_M_A5 CLBLM_R_X41Y144/CLBLM_M_B5 CLBLM_R_X41Y144/CLBLM_M_C5 CLBLM_R_X41Y144/CLBLM_M_D5 CLBLM_R_X41Y144/CLBLM_SW2A3 CLBLM_R_X41Y145/CLBLM_SE2A3 CLBLM_R_X41Y146/CLBLM_IMUX22 CLBLM_R_X41Y146/CLBLM_IMUX30 CLBLM_R_X41Y146/CLBLM_IMUX38 CLBLM_R_X41Y146/CLBLM_IMUX46 CLBLM_R_X41Y146/CLBLM_L_C5 CLBLM_R_X41Y146/CLBLM_L_D5 CLBLM_R_X41Y146/CLBLM_M_C3 CLBLM_R_X41Y146/CLBLM_M_D3 CLBLM_R_X43Y140/CLBLM_IMUX17 CLBLM_R_X43Y140/CLBLM_IMUX8 CLBLM_R_X43Y140/CLBLM_M_A5 CLBLM_R_X43Y140/CLBLM_M_B3 CLBLM_R_X43Y140/CLBLM_WW2END3 CLBLM_R_X43Y141/CLBLM_NE4BEG0 CLBLM_R_X43Y142/CLBLM_IMUX25 CLBLM_R_X43Y142/CLBLM_IMUX30 CLBLM_R_X43Y142/CLBLM_IMUX46 CLBLM_R_X43Y142/CLBLM_IMUX9 CLBLM_R_X43Y142/CLBLM_L_A5 CLBLM_R_X43Y142/CLBLM_L_B5 CLBLM_R_X43Y142/CLBLM_L_C5 CLBLM_R_X43Y142/CLBLM_L_D5 CLBLM_R_X43Y142/CLBLM_WW2END0 CLBLM_R_X43Y143/CLBLM_ER1BEG2 CLBLM_R_X43Y143/CLBLM_IMUX1 CLBLM_R_X43Y143/CLBLM_IMUX17 CLBLM_R_X43Y143/CLBLM_IMUX22 CLBLM_R_X43Y143/CLBLM_IMUX38 CLBLM_R_X43Y143/CLBLM_LOGIC_OUTS1 CLBLM_R_X43Y143/CLBLM_L_BQ CLBLM_R_X43Y143/CLBLM_M_A3 CLBLM_R_X43Y143/CLBLM_M_B3 CLBLM_R_X43Y143/CLBLM_M_C3 CLBLM_R_X43Y143/CLBLM_M_D3 INT_L_X36Y143/IMUX_L0 INT_L_X36Y143/IMUX_L16 INT_L_X36Y143/IMUX_L22 INT_L_X36Y143/IMUX_L23 INT_L_X36Y143/IMUX_L38 INT_L_X36Y143/IMUX_L46 INT_L_X36Y143/NN2BEG3 INT_L_X36Y143/SL1END0 INT_L_X36Y143/WR1END3 INT_L_X36Y144/IMUX_L23 INT_L_X36Y144/IMUX_L39 INT_L_X36Y144/NN2A3 INT_L_X36Y144/SL1BEG0 INT_L_X36Y144/SR1BEG_S0 INT_L_X36Y144/SR1END3 INT_L_X36Y145/FAN_BOUNCE_S3_6 INT_L_X36Y145/NN2END3 INT_L_X36Y145/SR1BEG3 INT_L_X36Y145/SR1END_N3_3 INT_L_X36Y146/FAN_ALT6 INT_L_X36Y146/FAN_BOUNCE6 INT_L_X36Y146/IMUX_L1 INT_L_X36Y146/IMUX_L17 INT_L_X36Y146/NW2END2 INT_L_X38Y143/WW2A1 INT_L_X40Y141/IMUX_L22 INT_L_X40Y141/IMUX_L38 INT_L_X40Y141/NN2BEG3 INT_L_X40Y141/WW2END2 INT_L_X40Y142/NN2A3 INT_L_X40Y142/SW2A0 INT_L_X40Y143/IMUX_L25 INT_L_X40Y143/IMUX_L30 INT_L_X40Y143/IMUX_L46 INT_L_X40Y143/IMUX_L9 INT_L_X40Y143/NN2BEG3 INT_L_X40Y143/NN2END3 INT_L_X40Y143/SW2BEG0 INT_L_X40Y143/WL1END0 INT_L_X40Y143/WR1BEG2 INT_L_X40Y144/NN2A3 INT_L_X40Y145/NE2BEG3 INT_L_X40Y145/NN2END3 INT_L_X40Y146/NE2A3 INT_L_X42Y140/FAN_BOUNCE_S3_2 INT_L_X42Y141/FAN_ALT2 INT_L_X42Y141/FAN_BOUNCE2 INT_L_X42Y141/IMUX_L0 INT_L_X42Y141/IMUX_L16 INT_L_X42Y141/IMUX_L22 INT_L_X42Y141/IMUX_L38 INT_L_X42Y141/SR1END2 INT_L_X42Y141/WR1END1 INT_L_X42Y141/WW2BEG2 INT_L_X42Y142/BYP_ALT4 INT_L_X42Y142/BYP_BOUNCE4 INT_L_X42Y142/IMUX_L30 INT_L_X42Y142/IMUX_L46 INT_L_X42Y142/SR1BEG2 INT_L_X42Y142/WL1END1 INT_L_X42Y143/WW2A1 INT_L_X42Y144/SW2A3 INT_L_X42Y145/SE2END3 INT_L_X42Y145/SW2BEG3 INT_L_X44Y140/WW2A3 INT_L_X44Y141/NE6A0 INT_L_X44Y142/NE6B0 INT_L_X44Y142/WW2A0 INT_L_X44Y143/ER1BEG3 INT_L_X44Y143/ER1END2 INT_L_X44Y143/NE6C0 INT_L_X44Y144/NE6D0 INT_L_X44Y145/NE6E0 INT_R_X37Y143/BYP_ALT5 INT_R_X37Y143/BYP_BOUNCE5 INT_R_X37Y143/IMUX23 INT_R_X37Y143/IMUX39 INT_R_X37Y143/NN2BEG2 INT_R_X37Y143/WR1BEG3 INT_R_X37Y143/WW2END1 INT_R_X37Y144/NN2A2 INT_R_X37Y145/NL1BEG1 INT_R_X37Y145/NN2END2 INT_R_X37Y145/NW2BEG2 INT_R_X37Y146/IMUX25 INT_R_X37Y146/IMUX9 INT_R_X37Y146/NL1END1 INT_R_X37Y146/NW2A2 INT_R_X39Y140/IMUX1 INT_R_X39Y140/IMUX17 INT_R_X39Y140/SS2END0 INT_R_X39Y141/SS2A0 INT_R_X39Y142/IMUX1 INT_R_X39Y142/IMUX24 INT_R_X39Y142/SS2BEG0 INT_R_X39Y142/SW2END0 INT_R_X39Y143/BYP_ALT5 INT_R_X39Y143/BYP_BOUNCE5 INT_R_X39Y143/IMUX31 INT_R_X39Y143/IMUX47 INT_R_X39Y143/WR1END2 INT_R_X39Y143/WW2BEG1 INT_R_X41Y141/WW2A2 INT_R_X41Y142/FAN_BOUNCE_S3_6 INT_R_X41Y143/BYP_ALT2 INT_R_X41Y143/BYP_BOUNCE2 INT_R_X41Y143/FAN_ALT6 INT_R_X41Y143/FAN_ALT7 INT_R_X41Y143/FAN_BOUNCE6 INT_R_X41Y143/FAN_BOUNCE7 INT_R_X41Y143/IMUX0 INT_R_X41Y143/IMUX24 INT_R_X41Y143/IMUX25 INT_R_X41Y143/IMUX8 INT_R_X41Y143/WL1BEG0 INT_R_X41Y143/WW2END1 INT_R_X41Y144/BYP_BOUNCE_N3_2 INT_R_X41Y144/IMUX24 INT_R_X41Y144/IMUX31 INT_R_X41Y144/IMUX47 INT_R_X41Y144/IMUX8 INT_R_X41Y144/SW2END3 INT_R_X41Y145/SE2A3 INT_R_X41Y145/SW2END_N0_3 INT_R_X41Y146/IMUX22 INT_R_X41Y146/IMUX30 INT_R_X41Y146/IMUX38 INT_R_X41Y146/IMUX46 INT_R_X41Y146/NE2END3 INT_R_X41Y146/SE2BEG3 INT_R_X43Y139/FAN_BOUNCE_S3_2 INT_R_X43Y140/FAN_ALT2 INT_R_X43Y140/FAN_BOUNCE2 INT_R_X43Y140/IMUX17 INT_R_X43Y140/IMUX8 INT_R_X43Y140/SR1BEG_S0 INT_R_X43Y140/WW2END3 INT_R_X43Y141/NE6BEG0 INT_R_X43Y141/NL1BEG_N3 INT_R_X43Y141/NN2BEG0 INT_R_X43Y141/NN2BEG3 INT_R_X43Y141/WR1BEG1 INT_R_X43Y141/WW2END_N0_3 INT_R_X43Y142/IMUX25 INT_R_X43Y142/IMUX30 INT_R_X43Y142/IMUX46 INT_R_X43Y142/IMUX9 INT_R_X43Y142/NN2A0 INT_R_X43Y142/NN2A3 INT_R_X43Y142/NN2END_S2_0 INT_R_X43Y142/SR1END2 INT_R_X43Y142/WL1BEG1 INT_R_X43Y142/WW2END0 INT_R_X43Y143/ER1BEG2 INT_R_X43Y143/IMUX1 INT_R_X43Y143/IMUX17 INT_R_X43Y143/IMUX22 INT_R_X43Y143/IMUX38 INT_R_X43Y143/LOGIC_OUTS1 INT_R_X43Y143/NN2END0 INT_R_X43Y143/NN2END3 INT_R_X43Y143/SR1BEG2 INT_R_X43Y143/WW2BEG1 INT_R_X45Y140/IMUX39 INT_R_X45Y140/SS2END3 INT_R_X45Y140/WW2BEG3 INT_R_X45Y141/IMUX17 INT_R_X45Y141/IMUX8 INT_R_X45Y141/SR1BEG_S0 INT_R_X45Y141/SS2A3 INT_R_X45Y141/SS2END3 INT_R_X45Y141/SS2END_N0_3 INT_R_X45Y142/IMUX25 INT_R_X45Y142/IMUX9 INT_R_X45Y142/SL1END3 INT_R_X45Y142/SR1BEG_S0 INT_R_X45Y142/SS2A3 INT_R_X45Y142/SS2BEG3 INT_R_X45Y142/SS2END_N0_3 INT_R_X45Y142/WW2BEG0 INT_R_X45Y143/ER1END3 INT_R_X45Y143/IMUX31 INT_R_X45Y143/IMUX38 INT_R_X45Y143/SL1BEG3 INT_R_X45Y143/SS2BEG3 INT_R_X45Y144/ER1END_N3_3 INT_R_X45Y144/IMUX0 INT_R_X45Y144/IMUX16 INT_R_X45Y144/IMUX24 INT_R_X45Y144/IMUX8 INT_R_X45Y144/SL1END0 INT_R_X45Y145/NE6END0 INT_R_X45Y145/SL1BEG0 VBRK_X99Y148/VBRK_SW2A0 VBRK_X99Y149/VBRK_WR1END2 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y141/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y141/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y142/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y142/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y144/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y143/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y144/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y143/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y140/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y143/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y146/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y140/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y142/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y143/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y143/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X36Y143/INT_L.SL1END0->>IMUX_L0 INT_L_X36Y143/INT_L.SL1END0->>IMUX_L16 INT_L_X36Y143/INT_L.WR1END3->>IMUX_L22 INT_L_X36Y143/INT_L.WR1END3->>IMUX_L23 INT_L_X36Y143/INT_L.WR1END3->>IMUX_L38 INT_L_X36Y143/INT_L.WR1END3->>IMUX_L46 INT_L_X36Y143/INT_L.WR1END3->>NN2BEG3 INT_L_X36Y144/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X36Y144/INT_L.SR1END3->>IMUX_L23 INT_L_X36Y144/INT_L.SR1END3->>IMUX_L39 INT_L_X36Y144/INT_L.SR1END3->>SR1BEG_S0 INT_L_X36Y145/INT_L.NN2END3->>SR1BEG3 INT_L_X36Y146/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X36Y146/INT_L.FAN_BOUNCE6->>IMUX_L1 INT_L_X36Y146/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X36Y146/INT_L.NW2END2->>FAN_ALT6 INT_L_X40Y141/INT_L.WW2END2->>IMUX_L22 INT_L_X40Y141/INT_L.WW2END2->>IMUX_L38 INT_L_X40Y141/INT_L.WW2END2->>NN2BEG3 INT_L_X40Y143/INT_L.NN2END3->>IMUX_L30 INT_L_X40Y143/INT_L.NN2END3->>IMUX_L46 INT_L_X40Y143/INT_L.NN2END3->>NN2BEG3 INT_L_X40Y143/INT_L.WL1END0->>IMUX_L25 INT_L_X40Y143/INT_L.WL1END0->>IMUX_L9 INT_L_X40Y143/INT_L.WL1END0->>SW2BEG0 INT_L_X40Y143/INT_L.WL1END0->>WR1BEG2 INT_L_X40Y145/INT_L.NN2END3->>NE2BEG3 INT_L_X42Y141/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y141/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X42Y141/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X42Y141/INT_L.SR1END2->>IMUX_L22 INT_L_X42Y141/INT_L.SR1END2->>IMUX_L38 INT_L_X42Y141/INT_L.SR1END2->>WW2BEG2 INT_L_X42Y141/INT_L.WR1END1->>FAN_ALT2 INT_L_X42Y142/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y142/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X42Y142/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X42Y142/INT_L.WL1END1->>BYP_ALT4 INT_L_X42Y142/INT_L.WL1END1->>SR1BEG2 INT_L_X42Y145/INT_L.SE2END3->>SW2BEG3 INT_L_X44Y143/INT_L.ER1END2->>ER1BEG3 INT_R_X37Y143/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X37Y143/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X37Y143/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X37Y143/INT_R.WW2END1->>BYP_ALT5 INT_R_X37Y143/INT_R.WW2END1->>NN2BEG2 INT_R_X37Y143/INT_R.WW2END1->>WR1BEG3 INT_R_X37Y145/INT_R.NN2END2->>NL1BEG1 INT_R_X37Y145/INT_R.NN2END2->>NW2BEG2 INT_R_X37Y146/INT_R.NL1END1->>IMUX25 INT_R_X37Y146/INT_R.NL1END1->>IMUX9 INT_R_X39Y140/INT_R.SS2END0->>IMUX1 INT_R_X39Y140/INT_R.SS2END0->>IMUX17 INT_R_X39Y142/INT_R.SW2END0->>IMUX1 INT_R_X39Y142/INT_R.SW2END0->>IMUX24 INT_R_X39Y142/INT_R.SW2END0->>SS2BEG0 INT_R_X39Y143/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X39Y143/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X39Y143/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X39Y143/INT_R.WR1END2->>BYP_ALT5 INT_R_X39Y143/INT_R.WR1END2->>WW2BEG1 INT_R_X41Y143/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y143/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X41Y143/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y143/INT_R.FAN_BOUNCE6->>IMUX25 INT_R_X41Y143/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X41Y143/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X41Y143/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X41Y143/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X41Y143/INT_R.WW2END1->>BYP_ALT2 INT_R_X41Y143/INT_R.WW2END1->>FAN_ALT7 INT_R_X41Y143/INT_R.WW2END1->>WL1BEG0 INT_R_X41Y144/INT_R.BYP_BOUNCE_N3_2->>IMUX24 INT_R_X41Y144/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X41Y144/INT_R.SW2END3->>IMUX31 INT_R_X41Y144/INT_R.SW2END3->>IMUX47 INT_R_X41Y146/INT_R.NE2END3->>IMUX22 INT_R_X41Y146/INT_R.NE2END3->>IMUX30 INT_R_X41Y146/INT_R.NE2END3->>IMUX38 INT_R_X41Y146/INT_R.NE2END3->>IMUX46 INT_R_X41Y146/INT_R.NE2END3->>SE2BEG3 INT_R_X43Y140/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X43Y140/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X43Y140/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X43Y140/INT_R.SR1BEG_S0->>IMUX17 INT_R_X43Y140/INT_R.WW2END3->>SR1BEG_S0 INT_R_X43Y141/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X43Y141/INT_R.WW2END_N0_3->>NE6BEG0 INT_R_X43Y141/INT_R.WW2END_N0_3->>NL1BEG_N3 INT_R_X43Y141/INT_R.WW2END_N0_3->>NN2BEG0 INT_R_X43Y141/INT_R.WW2END_N0_3->>WR1BEG1 INT_R_X43Y142/INT_R.SR1END2->>IMUX30 INT_R_X43Y142/INT_R.SR1END2->>IMUX46 INT_R_X43Y142/INT_R.SR1END2->>WL1BEG1 INT_R_X43Y142/INT_R.WW2END0->>IMUX25 INT_R_X43Y142/INT_R.WW2END0->>IMUX9 INT_R_X43Y143/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X43Y143/INT_R.LOGIC_OUTS1->>SR1BEG2 INT_R_X43Y143/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X43Y143/INT_R.NN2END0->>IMUX1 INT_R_X43Y143/INT_R.NN2END0->>IMUX17 INT_R_X43Y143/INT_R.NN2END3->>IMUX22 INT_R_X43Y143/INT_R.NN2END3->>IMUX38 INT_R_X45Y140/INT_R.SS2END3->>IMUX39 INT_R_X45Y140/INT_R.SS2END3->>WW2BEG3 INT_R_X45Y141/INT_R.SR1BEG_S0->>IMUX17 INT_R_X45Y141/INT_R.SS2END3->>SR1BEG_S0 INT_R_X45Y141/INT_R.SS2END_N0_3->>IMUX8 INT_R_X45Y142/INT_R.SL1END3->>SR1BEG_S0 INT_R_X45Y142/INT_R.SL1END3->>SS2BEG3 INT_R_X45Y142/INT_R.SR1BEG_S0->>IMUX25 INT_R_X45Y142/INT_R.SR1BEG_S0->>IMUX9 INT_R_X45Y142/INT_R.SR1BEG_S0->>WW2BEG0 INT_R_X45Y143/INT_R.ER1END3->>IMUX31 INT_R_X45Y143/INT_R.ER1END3->>IMUX38 INT_R_X45Y143/INT_R.ER1END3->>SL1BEG3 INT_R_X45Y143/INT_R.ER1END3->>SS2BEG3 INT_R_X45Y144/INT_R.ER1END_N3_3->>IMUX0 INT_R_X45Y144/INT_R.ER1END_N3_3->>IMUX16 INT_R_X45Y144/INT_R.ER1END_N3_3->>IMUX8 INT_R_X45Y144/INT_R.SL1END0->>IMUX24 INT_R_X45Y145/INT_R.NE6END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 66, 

syncrregs.r[hrdatam][0]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][10]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][10]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][11]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][11]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][13]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][13]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][14]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][14]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][15]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][15]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][16]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][16]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][17]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][17]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][18]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][18]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][19]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][19]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][1]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][1]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][20]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][20]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][21]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][21]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][22]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][22]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][23]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][23]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][24]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][24]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][25]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][25]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][26]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][26]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][27]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][27]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][28]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][28]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][29]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][29]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][2]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][2]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][30]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][30]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][31]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_WR1END3 BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y140/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y143/INT_INTERFACE_EE2A1 BRAM_INT_INTERFACE_L_X44Y143/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y144/INT_INTERFACE_EE2A1 BRAM_L_X38Y140/BRAM_WR1END3_3 BRAM_L_X38Y145/BRAM_WR1END2_1 BRAM_L_X44Y140/BRAM_EE2A1_3 BRAM_L_X44Y140/BRAM_EE2A1_4 BRAM_L_X44Y140/BRAM_WR1END2_0 BRAM_L_X44Y140/BRAM_WR1END2_3 CLBLL_L_X40Y141/CLBLL_CTRL1 CLBLL_L_X40Y141/CLBLL_LL_SR CLBLL_L_X40Y142/CLBLL_SW2A1 CLBLL_L_X40Y143/CLBLL_CTRL0 CLBLL_L_X40Y143/CLBLL_L_SR CLBLL_L_X40Y143/CLBLL_WW2A1 CLBLL_L_X40Y146/CLBLL_WW4C1 CLBLL_L_X42Y141/CLBLL_CTRL0 CLBLL_L_X42Y141/CLBLL_CTRL1 CLBLL_L_X42Y141/CLBLL_LL_SR CLBLL_L_X42Y141/CLBLL_L_SR CLBLL_L_X42Y141/CLBLL_WL1END0 CLBLL_L_X42Y142/CLBLL_CTRL0 CLBLL_L_X42Y142/CLBLL_L_SR CLBLL_L_X42Y143/CLBLL_NW2A2 CLBLL_L_X42Y146/CLBLL_WR1END2 CLBLL_L_X42Y146/CLBLL_WW4A1 CLBLL_R_X45Y140/CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y140/CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y140/CLBLL_L_A CLBLL_R_X45Y140/CLBLL_L_AMUX CLBLL_R_X45Y141/CLBLL_CTRL1 CLBLL_R_X45Y141/CLBLL_LL_SR CLBLL_R_X45Y142/CLBLL_CTRL0 CLBLL_R_X45Y142/CLBLL_L_SR CLBLL_R_X45Y143/CLBLL_CTRL1 CLBLL_R_X45Y143/CLBLL_LL_SR CLBLL_R_X45Y144/CLBLL_CTRL0 CLBLL_R_X45Y144/CLBLL_CTRL1 CLBLL_R_X45Y144/CLBLL_LL_SR CLBLL_R_X45Y144/CLBLL_L_SR CLBLM_L_X36Y143/CLBLM_CTRL0 CLBLM_L_X36Y143/CLBLM_CTRL1 CLBLM_L_X36Y143/CLBLM_L_SR CLBLM_L_X36Y143/CLBLM_M_SR CLBLM_L_X36Y144/CLBLM_CTRL0 CLBLM_L_X36Y144/CLBLM_L_SR CLBLM_L_X36Y146/CLBLM_CTRL1 CLBLM_L_X36Y146/CLBLM_ER1BEG2 CLBLM_L_X36Y146/CLBLM_M_SR CLBLM_L_X36Y146/CLBLM_WW2END1 CLBLM_R_X37Y143/CLBLM_CTRL0 CLBLM_R_X37Y143/CLBLM_L_SR CLBLM_R_X37Y143/CLBLM_WR1END3 CLBLM_R_X37Y146/CLBLM_CTRL0 CLBLM_R_X37Y146/CLBLM_L_SR CLBLM_R_X37Y146/CLBLM_WR1END2 CLBLM_R_X39Y140/CLBLM_CTRL1 CLBLM_R_X39Y140/CLBLM_M_SR CLBLM_R_X39Y142/CLBLM_CTRL1 CLBLM_R_X39Y142/CLBLM_M_SR CLBLM_R_X39Y142/CLBLM_SW2A1 CLBLM_R_X39Y143/CLBLM_CTRL1 CLBLM_R_X39Y143/CLBLM_M_SR CLBLM_R_X39Y143/CLBLM_WW2A1 CLBLM_R_X39Y146/CLBLM_WW4C1 CLBLM_R_X41Y141/CLBLM_WL1END0 CLBLM_R_X41Y143/CLBLM_CTRL0 CLBLM_R_X41Y143/CLBLM_CTRL1 CLBLM_R_X41Y143/CLBLM_L_SR CLBLM_R_X41Y143/CLBLM_M_SR CLBLM_R_X41Y143/CLBLM_NW2A2 CLBLM_R_X41Y144/CLBLM_CTRL1 CLBLM_R_X41Y144/CLBLM_M_SR CLBLM_R_X41Y146/CLBLM_CTRL0 CLBLM_R_X41Y146/CLBLM_CTRL1 CLBLM_R_X41Y146/CLBLM_L_SR CLBLM_R_X41Y146/CLBLM_M_SR CLBLM_R_X41Y146/CLBLM_WR1END2 CLBLM_R_X41Y146/CLBLM_WW4A1 CLBLM_R_X43Y140/CLBLM_CTRL1 CLBLM_R_X43Y140/CLBLM_M_SR CLBLM_R_X43Y140/CLBLM_WR1END2 CLBLM_R_X43Y142/CLBLM_CTRL0 CLBLM_R_X43Y142/CLBLM_L_SR CLBLM_R_X43Y143/CLBLM_CTRL1 CLBLM_R_X43Y143/CLBLM_EE2A1 CLBLM_R_X43Y143/CLBLM_M_SR CLBLM_R_X43Y143/CLBLM_WR1END2 CLBLM_R_X43Y144/CLBLM_EE2A1 DSP_R_X35Y145/DSP_ER1BEG2_1 DSP_R_X35Y145/DSP_WW2END1_1 INT_INTERFACE_R_X35Y146/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y146/INT_INTERFACE_WW2END1 INT_L_X36Y142/NR1BEG2 INT_L_X36Y142/SS2END2 INT_L_X36Y143/CTRL_L0 INT_L_X36Y143/CTRL_L1 INT_L_X36Y143/NR1END2 INT_L_X36Y143/SS2A2 INT_L_X36Y144/CTRL_L0 INT_L_X36Y144/SR1END2 INT_L_X36Y144/SS2BEG2 INT_L_X36Y145/SR1BEG2 INT_L_X36Y145/SW2END1 INT_L_X36Y146/CTRL_L1 INT_L_X36Y146/ER1END2 INT_L_X36Y146/WW2A1 INT_L_X38Y143/ER1BEG2 INT_L_X38Y143/WR1BEG3 INT_L_X38Y143/WW2END1 INT_L_X38Y146/WR1BEG2 INT_L_X38Y146/WW4END1 INT_L_X40Y141/CTRL_L1 INT_L_X40Y141/WR1END2 INT_L_X40Y142/SW2A1 INT_L_X40Y143/CTRL_L0 INT_L_X40Y143/SW2BEG1 INT_L_X40Y143/WR1END2 INT_L_X40Y143/WW2BEG1 INT_L_X40Y146/WW4B1 INT_L_X42Y141/CTRL_L0 INT_L_X42Y141/CTRL_L1 INT_L_X42Y141/WL1BEG0 INT_L_X42Y141/WR1END2 INT_L_X42Y142/CTRL_L0 INT_L_X42Y142/NL1BEG1 INT_L_X42Y142/NW2BEG2 INT_L_X42Y142/WR1END2 INT_L_X42Y143/EE2BEG1 INT_L_X42Y143/NL1END1 INT_L_X42Y143/NR1BEG1 INT_L_X42Y143/NW2A2 INT_L_X42Y144/EE2BEG1 INT_L_X42Y144/NN2BEG1 INT_L_X42Y144/NR1END1 INT_L_X42Y145/NN2A1 INT_L_X42Y146/NN2END1 INT_L_X42Y146/WR1BEG2 INT_L_X42Y146/WW4BEG1 INT_L_X44Y140/WR1BEG2 INT_L_X44Y140/WR1END1 INT_L_X44Y143/EE2END1 INT_L_X44Y143/ER1BEG2 INT_L_X44Y143/WR1BEG2 INT_L_X44Y144/EE2END1 INT_L_X44Y144/ER1BEG2 INT_R_X35Y146/ER1BEG2 INT_R_X35Y146/WW2END1 INT_R_X37Y143/CTRL0 INT_R_X37Y143/FAN_ALT1 INT_R_X37Y143/FAN_BOUNCE1 INT_R_X37Y143/WR1END3 INT_R_X37Y145/SW2A1 INT_R_X37Y146/CTRL0 INT_R_X37Y146/SW2BEG1 INT_R_X37Y146/WR1END2 INT_R_X37Y146/WW2BEG1 INT_R_X39Y140/CTRL1 INT_R_X39Y140/SR1END2 INT_R_X39Y141/NR1BEG2 INT_R_X39Y141/SL1END1 INT_R_X39Y141/SR1BEG2 INT_R_X39Y141/SS2END2 INT_R_X39Y142/CTRL1 INT_R_X39Y142/NR1END2 INT_R_X39Y142/SL1BEG1 INT_R_X39Y142/SS2A2 INT_R_X39Y142/SW2END1 INT_R_X39Y143/CTRL1 INT_R_X39Y143/ER1END2 INT_R_X39Y143/SS2BEG2 INT_R_X39Y143/WW2A1 INT_R_X39Y146/WW4C1 INT_R_X41Y141/NN2BEG1 INT_R_X41Y141/WL1END0 INT_R_X41Y141/WR1BEG2 INT_R_X41Y142/NN2A1 INT_R_X41Y143/BYP_ALT4 INT_R_X41Y143/BYP_BOUNCE4 INT_R_X41Y143/CTRL0 INT_R_X41Y143/CTRL1 INT_R_X41Y143/NN2BEG2 INT_R_X41Y143/NN2END1 INT_R_X41Y143/NW2END2 INT_R_X41Y143/WR1BEG2 INT_R_X41Y144/CTRL1 INT_R_X41Y144/NN2A2 INT_R_X41Y144/SR1END2 INT_R_X41Y145/NN2END2 INT_R_X41Y145/SR1BEG2 INT_R_X41Y146/CTRL0 INT_R_X41Y146/CTRL1 INT_R_X41Y146/WR1END2 INT_R_X41Y146/WW4A1 INT_R_X43Y140/CTRL1 INT_R_X43Y140/NL1BEG1 INT_R_X43Y140/WR1END2 INT_R_X43Y141/NL1END1 INT_R_X43Y141/NR1BEG1 INT_R_X43Y141/WR1BEG2 INT_R_X43Y142/CTRL0 INT_R_X43Y142/GFAN0 INT_R_X43Y142/NR1END1 INT_R_X43Y142/WR1BEG2 INT_R_X43Y143/CTRL1 INT_R_X43Y143/EE2A1 INT_R_X43Y143/WR1END2 INT_R_X43Y144/EE2A1 INT_R_X45Y140/LOGIC_OUTS16 INT_R_X45Y140/LOGIC_OUTS8 INT_R_X45Y140/NR1BEG2 INT_R_X45Y140/WR1BEG1 INT_R_X45Y141/CTRL1 INT_R_X45Y141/NR1BEG2 INT_R_X45Y141/NR1END2 INT_R_X45Y142/CTRL0 INT_R_X45Y142/NR1END2 INT_R_X45Y143/CTRL1 INT_R_X45Y143/ER1END2 INT_R_X45Y144/CTRL0 INT_R_X45Y144/CTRL1 INT_R_X45Y144/ER1END2 VBRK_X89Y152/VBRK_ER1BEG2 VBRK_X89Y152/VBRK_WW2END1 VBRK_X99Y148/VBRK_SW2A1 VBRK_X99Y149/VBRK_WW2A1 VBRK_X99Y152/VBRK_WW4C1 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y143/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y141/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y141/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y142/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y140/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X45Y140/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X45Y140/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X45Y141/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y142/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y143/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y144/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y144/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X36Y143/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y143/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y144/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y146/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y143/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X37Y146/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y140/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y142/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X39Y143/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y143/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y143/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y144/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X41Y146/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y146/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y140/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y142/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y143/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X36Y142/INT_L.SS2END2->>NR1BEG2 INT_L_X36Y143/INT_L.NR1END2->>CTRL_L0 INT_L_X36Y143/INT_L.NR1END2->>CTRL_L1 INT_L_X36Y144/INT_L.SR1END2->>CTRL_L0 INT_L_X36Y144/INT_L.SR1END2->>SS2BEG2 INT_L_X36Y145/INT_L.SW2END1->>SR1BEG2 INT_L_X36Y146/INT_L.ER1END2->>CTRL_L1 INT_L_X38Y143/INT_L.WW2END1->>ER1BEG2 INT_L_X38Y143/INT_L.WW2END1->>WR1BEG3 INT_L_X38Y146/INT_L.WW4END1->>WR1BEG2 INT_L_X40Y141/INT_L.WR1END2->>CTRL_L1 INT_L_X40Y143/INT_L.WR1END2->>CTRL_L0 INT_L_X40Y143/INT_L.WR1END2->>SW2BEG1 INT_L_X40Y143/INT_L.WR1END2->>WW2BEG1 INT_L_X42Y141/INT_L.WR1END2->>CTRL_L0 INT_L_X42Y141/INT_L.WR1END2->>CTRL_L1 INT_L_X42Y141/INT_L.WR1END2->>WL1BEG0 INT_L_X42Y142/INT_L.WR1END2->>CTRL_L0 INT_L_X42Y142/INT_L.WR1END2->>NL1BEG1 INT_L_X42Y142/INT_L.WR1END2->>NW2BEG2 INT_L_X42Y143/INT_L.NL1END1->>EE2BEG1 INT_L_X42Y143/INT_L.NL1END1->>NR1BEG1 INT_L_X42Y144/INT_L.NR1END1->>EE2BEG1 INT_L_X42Y144/INT_L.NR1END1->>NN2BEG1 INT_L_X42Y146/INT_L.NN2END1->>WR1BEG2 INT_L_X42Y146/INT_L.NN2END1->>WW4BEG1 INT_L_X44Y140/INT_L.WR1END1->>WR1BEG2 INT_L_X44Y143/INT_L.EE2END1->>ER1BEG2 INT_L_X44Y143/INT_L.EE2END1->>WR1BEG2 INT_L_X44Y144/INT_L.EE2END1->>ER1BEG2 INT_R_X35Y146/INT_R.WW2END1->>ER1BEG2 INT_R_X37Y143/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y143/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X37Y143/INT_R.WR1END3->>FAN_ALT1 INT_R_X37Y146/INT_R.WR1END2->>CTRL0 INT_R_X37Y146/INT_R.WR1END2->>SW2BEG1 INT_R_X37Y146/INT_R.WR1END2->>WW2BEG1 INT_R_X39Y140/INT_R.SR1END2->>CTRL1 INT_R_X39Y141/INT_R.SL1END1->>SR1BEG2 INT_R_X39Y141/INT_R.SS2END2->>NR1BEG2 INT_R_X39Y142/INT_R.NR1END2->>CTRL1 INT_R_X39Y142/INT_R.SW2END1->>SL1BEG1 INT_R_X39Y143/INT_R.ER1END2->>CTRL1 INT_R_X39Y143/INT_R.ER1END2->>SS2BEG2 INT_R_X41Y141/INT_R.WL1END0->>NN2BEG1 INT_R_X41Y141/INT_R.WL1END0->>WR1BEG2 INT_R_X41Y143/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y143/INT_R.BYP_BOUNCE4->>CTRL0 INT_R_X41Y143/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X41Y143/INT_R.NN2END1->>BYP_ALT4 INT_R_X41Y143/INT_R.NN2END1->>WR1BEG2 INT_R_X41Y143/INT_R.NW2END2->>NN2BEG2 INT_R_X41Y144/INT_R.SR1END2->>CTRL1 INT_R_X41Y145/INT_R.NN2END2->>SR1BEG2 INT_R_X41Y146/INT_R.WR1END2->>CTRL0 INT_R_X41Y146/INT_R.WR1END2->>CTRL1 INT_R_X43Y140/INT_R.WR1END2->>CTRL1 INT_R_X43Y140/INT_R.WR1END2->>NL1BEG1 INT_R_X43Y141/INT_R.NL1END1->>NR1BEG1 INT_R_X43Y141/INT_R.NL1END1->>WR1BEG2 INT_R_X43Y142/INT_R.GFAN0->>CTRL0 INT_R_X43Y142/INT_R.NR1END1->>GFAN0 INT_R_X43Y142/INT_R.NR1END1->>WR1BEG2 INT_R_X43Y143/INT_R.WR1END2->>CTRL1 INT_R_X45Y140/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X45Y140/INT_R.LOGIC_OUTS8->>WR1BEG1 INT_R_X45Y141/INT_R.NR1END2->>CTRL1 INT_R_X45Y141/INT_R.NR1END2->>NR1BEG2 INT_R_X45Y142/INT_R.NR1END2->>CTRL0 INT_R_X45Y143/INT_R.ER1END2->>CTRL1 INT_R_X45Y144/INT_R.ER1END2->>CTRL0 INT_R_X45Y144/INT_R.ER1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

syncrregs.r_reg[haddr_n_0_][3] - 
wires: BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_SW2A2 BRAM_INT_INTERFACE_L_X38Y148/INT_INTERFACE_WR1END0 BRAM_INT_INTERFACE_L_X38Y150/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y147/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X44Y147/INT_INTERFACE_NE4BEG1 BRAM_L_X38Y140/BRAM_WW2A1_2 BRAM_L_X38Y145/BRAM_SW2A2_1 BRAM_L_X38Y145/BRAM_WR1END0_3 BRAM_L_X38Y150/BRAM_EE2BEG0_0 BRAM_L_X44Y145/BRAM_EE2BEG1_2 BRAM_L_X44Y145/BRAM_NE4BEG1_2 BRKH_INT_X36Y149/BRKH_INT_NE2BEG0 BRKH_INT_X37Y149/BRKH_INT_NE2END_S3_0 BRKH_INT_X39Y149/BRKH_INT_SE2A0 BRKH_INT_X44Y149/BRKH_INT_NE6C1 CLBLL_L_X40Y143/CLBLL_WW2END1 CLBLL_L_X40Y145/CLBLL_IMUX35 CLBLL_L_X40Y145/CLBLL_LL_C6 CLBLL_L_X40Y146/CLBLL_IMUX17 CLBLL_L_X40Y146/CLBLL_IMUX2 CLBLL_L_X40Y146/CLBLL_LL_A2 CLBLL_L_X40Y146/CLBLL_LL_B3 CLBLL_L_X40Y147/CLBLL_WL1END3 CLBLL_L_X40Y149/CLBLL_IMUX16 CLBLL_L_X40Y149/CLBLL_IMUX9 CLBLL_L_X40Y149/CLBLL_L_A5 CLBLL_L_X40Y149/CLBLL_L_B3 CLBLL_L_X40Y149/CLBLL_SE2A0 CLBLL_L_X42Y144/CLBLL_EE2BEG1 CLBLL_L_X42Y146/CLBLL_EE2A1 CLBLL_L_X42Y146/CLBLL_IMUX11 CLBLL_L_X42Y146/CLBLL_IMUX18 CLBLL_L_X42Y146/CLBLL_LL_A4 CLBLL_L_X42Y146/CLBLL_LL_B2 CLBLL_L_X42Y148/CLBLL_IMUX11 CLBLL_L_X42Y148/CLBLL_LL_A4 CLBLL_L_X42Y148/CLBLL_WW2A0 CLBLL_R_X45Y140/CLBLL_ER1BEG2 CLBLL_R_X45Y140/CLBLL_IMUX6 CLBLL_R_X45Y140/CLBLL_L_A1 CLBLL_R_X45Y141/CLBLL_EE2BEG1 CLBLL_R_X45Y146/CLBLL_IMUX34 CLBLL_R_X45Y146/CLBLL_L_C6 CLBLL_R_X45Y147/CLBLL_IMUX2 CLBLL_R_X45Y147/CLBLL_LL_A2 CLBLL_R_X45Y148/CLBLL_NE2A1 CLBLL_R_X45Y151/CLBLL_EL1BEG0 CLBLM_L_X34Y146/CLBLM_IMUX9 CLBLM_L_X34Y146/CLBLM_L_A5 CLBLM_L_X34Y149/CLBLM_IMUX9 CLBLM_L_X34Y149/CLBLM_L_A5 CLBLM_L_X36Y142/CLBLM_IMUX11 CLBLM_L_X36Y142/CLBLM_M_A4 CLBLM_L_X36Y145/CLBLM_IMUX20 CLBLM_L_X36Y145/CLBLM_L_C2 CLBLM_L_X36Y148/CLBLM_WL1END2 CLBLM_L_X36Y149/CLBLM_IMUX6 CLBLM_L_X36Y149/CLBLM_L_A1 CLBLM_L_X36Y150/CLBLM_IMUX11 CLBLM_L_X36Y150/CLBLM_M_A4 CLBLM_L_X36Y152/CLBLM_IMUX1 CLBLM_L_X36Y152/CLBLM_M_A3 CLBLM_L_X46Y140/CLBLM_ER1BEG2 CLBLM_L_X46Y140/CLBLM_IMUX21 CLBLM_L_X46Y140/CLBLM_IMUX45 CLBLM_L_X46Y140/CLBLM_L_C4 CLBLM_L_X46Y140/CLBLM_M_D2 CLBLM_L_X46Y141/CLBLM_EE2BEG1 CLBLM_L_X46Y142/CLBLM_IMUX32 CLBLM_L_X46Y142/CLBLM_IMUX40 CLBLM_L_X46Y142/CLBLM_M_C1 CLBLM_L_X46Y142/CLBLM_M_D1 CLBLM_L_X46Y148/CLBLM_IMUX11 CLBLM_L_X46Y148/CLBLM_M_A4 CLBLM_L_X46Y148/CLBLM_NE2A1 CLBLM_L_X46Y151/CLBLM_EL1BEG0 CLBLM_L_X46Y151/CLBLM_IMUX24 CLBLM_L_X46Y151/CLBLM_IMUX8 CLBLM_L_X46Y151/CLBLM_M_A5 CLBLM_L_X46Y151/CLBLM_M_B5 CLBLM_R_X37Y142/CLBLM_WW2A1 CLBLM_R_X37Y146/CLBLM_IMUX28 CLBLM_R_X37Y146/CLBLM_M_C4 CLBLM_R_X37Y146/CLBLM_SW2A2 CLBLM_R_X37Y148/CLBLM_WR1END0 CLBLM_R_X37Y150/CLBLM_EE2BEG0 CLBLM_R_X37Y151/CLBLM_IMUX5 CLBLM_R_X37Y151/CLBLM_L_A6 CLBLM_R_X39Y143/CLBLM_IMUX20 CLBLM_R_X39Y143/CLBLM_L_C2 CLBLM_R_X39Y143/CLBLM_WW2END1 CLBLM_R_X39Y147/CLBLM_WL1END3 CLBLM_R_X39Y148/CLBLM_IMUX0 CLBLM_R_X39Y148/CLBLM_L_A3 CLBLM_R_X39Y149/CLBLM_SE2A0 CLBLM_R_X39Y152/CLBLM_IMUX0 CLBLM_R_X39Y152/CLBLM_L_A3 CLBLM_R_X41Y141/CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y141/CLBLM_L_CQ CLBLM_R_X41Y144/CLBLM_EE2BEG1 CLBLM_R_X41Y144/CLBLM_IMUX33 CLBLM_R_X41Y144/CLBLM_L_C1 CLBLM_R_X41Y146/CLBLM_EE2A1 CLBLM_R_X41Y148/CLBLM_WW2A0 CLBLM_R_X43Y144/CLBLM_IMUX35 CLBLM_R_X43Y144/CLBLM_M_C6 CLBLM_R_X43Y147/CLBLM_EE2BEG1 CLBLM_R_X43Y147/CLBLM_NE4BEG1 CLBLM_R_X43Y148/CLBLM_IMUX8 CLBLM_R_X43Y148/CLBLM_M_A5 CLBLM_R_X47Y141/CLBLM_IMUX10 CLBLM_R_X47Y141/CLBLM_IMUX26 CLBLM_R_X47Y141/CLBLM_L_A4 CLBLM_R_X47Y141/CLBLM_L_B4 CLBLM_R_X47Y143/CLBLM_IMUX34 CLBLM_R_X47Y143/CLBLM_IMUX41 CLBLM_R_X47Y143/CLBLM_L_C6 CLBLM_R_X47Y143/CLBLM_L_D1 CLBLM_R_X47Y144/CLBLM_IMUX32 CLBLM_R_X47Y144/CLBLM_M_C1 DSP_R_X35Y145/DSP_WL1END2_3 INT_INTERFACE_R_X35Y148/INT_INTERFACE_WL1END2 INT_L_X34Y146/IMUX_L9 INT_L_X34Y146/SS2END0 INT_L_X34Y147/SS2A0 INT_L_X34Y148/SR1BEG_S0 INT_L_X34Y148/SS2BEG0 INT_L_X34Y148/WR1END_S1_0 INT_L_X34Y149/IMUX_L9 INT_L_X34Y149/WR1END0 INT_L_X36Y142/IMUX_L11 INT_L_X36Y142/WW2END1 INT_L_X36Y145/IMUX_L20 INT_L_X36Y145/WL1END1 INT_L_X36Y148/NW2END_S0_0 INT_L_X36Y148/WL1BEG2 INT_L_X36Y149/IMUX_L6 INT_L_X36Y149/NE2BEG0 INT_L_X36Y149/NL1BEG_N3 INT_L_X36Y149/NW2END0 INT_L_X36Y150/IMUX_L11 INT_L_X36Y150/NE2A0 INT_L_X36Y150/WR1END1 INT_L_X36Y151/WR1END_S1_0 INT_L_X36Y152/IMUX_L1 INT_L_X36Y152/WR1END0 INT_L_X38Y142/SW2END1 INT_L_X38Y142/WW2BEG1 INT_L_X38Y146/SW2A2 INT_L_X38Y147/SW2BEG2 INT_L_X38Y147/WL1END2 INT_L_X38Y147/WR1BEG_S0 INT_L_X38Y148/WR1BEG0 INT_L_X38Y150/EE2A0 INT_L_X40Y143/WW2A1 INT_L_X40Y145/IMUX_L35 INT_L_X40Y145/NL1BEG1 INT_L_X40Y145/WR1END2 INT_L_X40Y146/EE2BEG1 INT_L_X40Y146/IMUX_L17 INT_L_X40Y146/IMUX_L2 INT_L_X40Y146/NL1END1 INT_L_X40Y147/WL1BEG3 INT_L_X40Y148/NL1BEG0 INT_L_X40Y148/NL1END_S3_0 INT_L_X40Y148/WL1BEG_N3 INT_L_X40Y148/WW2END0 INT_L_X40Y149/IMUX_L16 INT_L_X40Y149/IMUX_L9 INT_L_X40Y149/NL1END0 INT_L_X40Y149/SE2END0 INT_L_X42Y144/EE2A1 INT_L_X42Y146/EE2END1 INT_L_X42Y146/IMUX_L11 INT_L_X42Y146/IMUX_L18 INT_L_X42Y146/NE2BEG1 INT_L_X42Y146/NN2BEG1 INT_L_X42Y147/NE2A1 INT_L_X42Y147/NN2A1 INT_L_X42Y148/IMUX_L11 INT_L_X42Y148/NN2END1 INT_L_X42Y148/WW2BEG0 INT_L_X44Y147/EE2A1 INT_L_X44Y147/NE6A1 INT_L_X44Y148/NE6B1 INT_L_X44Y149/NE6C1 INT_L_X44Y150/NE6D1 INT_L_X44Y151/NE6E1 INT_L_X46Y140/ER1END2 INT_L_X46Y140/IMUX_L21 INT_L_X46Y140/IMUX_L45 INT_L_X46Y141/EE2A1 INT_L_X46Y142/IMUX_L32 INT_L_X46Y142/IMUX_L40 INT_L_X46Y142/WL1END0 INT_L_X46Y148/IMUX_L11 INT_L_X46Y148/NE2END1 INT_L_X46Y150/EL1END_S3_0 INT_L_X46Y151/EL1END0 INT_L_X46Y151/IMUX_L24 INT_L_X46Y151/IMUX_L8 INT_R_X35Y148/WL1END2 INT_R_X35Y148/WR1BEG_S0 INT_R_X35Y149/WR1BEG0 INT_R_X37Y142/WW2A1 INT_R_X37Y145/SL1END2 INT_R_X37Y145/WL1BEG1 INT_R_X37Y146/IMUX28 INT_R_X37Y146/SL1BEG2 INT_R_X37Y146/SW2END2 INT_R_X37Y147/WR1END_S1_0 INT_R_X37Y148/NW2BEG0 INT_R_X37Y148/WR1END0 INT_R_X37Y149/NE2END_S3_0 INT_R_X37Y149/NW2A0 INT_R_X37Y150/EE2BEG0 INT_R_X37Y150/NE2END0 INT_R_X37Y150/NL1BEG_N3 INT_R_X37Y150/NR1BEG3 INT_R_X37Y150/WR1BEG1 INT_R_X37Y151/FAN_ALT3 INT_R_X37Y151/FAN_BOUNCE3 INT_R_X37Y151/IMUX5 INT_R_X37Y151/NR1END3 INT_R_X37Y151/WR1BEG_S0 INT_R_X37Y152/WR1BEG0 INT_R_X39Y142/SW2A1 INT_R_X39Y143/IMUX20 INT_R_X39Y143/SW2BEG1 INT_R_X39Y143/WW2END1 INT_R_X39Y147/WL1BEG2 INT_R_X39Y147/WL1END3 INT_R_X39Y148/IMUX0 INT_R_X39Y148/WL1END_N1_3 INT_R_X39Y149/SE2A0 INT_R_X39Y150/EE2END0 INT_R_X39Y150/NN2BEG0 INT_R_X39Y150/SE2BEG0 INT_R_X39Y151/NN2A0 INT_R_X39Y151/NN2END_S2_0 INT_R_X39Y152/IMUX0 INT_R_X39Y152/NN2END0 INT_R_X41Y141/LOGIC_OUTS2 INT_R_X41Y141/NN2BEG2 INT_R_X41Y142/NN2A2 INT_R_X41Y143/NL1BEG1 INT_R_X41Y143/NN2END2 INT_R_X41Y143/WW2BEG1 INT_R_X41Y144/EE2BEG1 INT_R_X41Y144/IMUX33 INT_R_X41Y144/NL1END1 INT_R_X41Y144/NR1BEG1 INT_R_X41Y145/NR1END1 INT_R_X41Y145/WR1BEG2 INT_R_X41Y146/EE2A1 INT_R_X41Y148/WW2A0 INT_R_X43Y144/EE2END1 INT_R_X43Y144/IMUX35 INT_R_X43Y147/EE2BEG1 INT_R_X43Y147/NE2END1 INT_R_X43Y147/NE6BEG1 INT_R_X43Y147/NL1BEG0 INT_R_X43Y147/NL1END_S3_0 INT_R_X43Y148/IMUX8 INT_R_X43Y148/NL1END0 INT_R_X45Y140/ER1BEG2 INT_R_X45Y140/IMUX6 INT_R_X45Y140/SL1END1 INT_R_X45Y140/SR1END2 INT_R_X45Y141/EE2BEG1 INT_R_X45Y141/SL1BEG1 INT_R_X45Y141/SR1BEG2 INT_R_X45Y141/SS6END1 INT_R_X45Y142/SS6E1 INT_R_X45Y143/SS6D1 INT_R_X45Y144/SS6C1 INT_R_X45Y145/SS6B1 INT_R_X45Y146/IMUX34 INT_R_X45Y146/SL1END1 INT_R_X45Y146/SS6A1 INT_R_X45Y147/EE2END1 INT_R_X45Y147/IMUX2 INT_R_X45Y147/NE2BEG1 INT_R_X45Y147/SL1BEG1 INT_R_X45Y147/SS6BEG1 INT_R_X45Y148/NE2A1 INT_R_X45Y151/EL1BEG0 INT_R_X45Y151/NE6END1 INT_R_X47Y141/EE2END1 INT_R_X47Y141/IMUX10 INT_R_X47Y141/IMUX26 INT_R_X47Y141/NN2BEG1 INT_R_X47Y142/NN2A1 INT_R_X47Y142/SR1END1 INT_R_X47Y142/WL1BEG0 INT_R_X47Y143/IMUX34 INT_R_X47Y143/IMUX41 INT_R_X47Y143/NL1BEG0 INT_R_X47Y143/NL1END_S3_0 INT_R_X47Y143/NN2END1 INT_R_X47Y143/SR1BEG1 INT_R_X47Y144/IMUX32 INT_R_X47Y144/NL1END0 VBRK_X113Y146/VBRK_ER1BEG2 VBRK_X113Y147/VBRK_EE2BEG1 VBRK_X113Y154/VBRK_NE2A1 VBRK_X113Y158/VBRK_EL1BEG0 VBRK_X89Y154/VBRK_WL1END2 VBRK_X99Y149/VBRK_WW2END1 VBRK_X99Y153/VBRK_WL1END3 VBRK_X99Y155/VBRK_SE2A0 
pips: CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y141/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X34Y146/INT_L.SS2END0->>IMUX_L9 INT_L_X34Y148/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X34Y148/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X34Y149/INT_L.WR1END0->>IMUX_L9 INT_L_X36Y142/INT_L.WW2END1->>IMUX_L11 INT_L_X36Y145/INT_L.WL1END1->>IMUX_L20 INT_L_X36Y148/INT_L.NW2END_S0_0->>WL1BEG2 INT_L_X36Y149/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X36Y149/INT_L.NW2END0->>NE2BEG0 INT_L_X36Y149/INT_L.NW2END0->>NL1BEG_N3 INT_L_X36Y150/INT_L.WR1END1->>IMUX_L11 INT_L_X36Y152/INT_L.WR1END0->>IMUX_L1 INT_L_X38Y142/INT_L.SW2END1->>WW2BEG1 INT_L_X38Y147/INT_L.WL1END2->>SW2BEG2 INT_L_X38Y147/INT_L.WL1END2->>WR1BEG_S0 INT_L_X40Y145/INT_L.WR1END2->>IMUX_L35 INT_L_X40Y145/INT_L.WR1END2->>NL1BEG1 INT_L_X40Y146/INT_L.NL1END1->>EE2BEG1 INT_L_X40Y146/INT_L.NL1END1->>IMUX_L17 INT_L_X40Y146/INT_L.NL1END1->>IMUX_L2 INT_L_X40Y148/INT_L.WW2END0->>NL1BEG0 INT_L_X40Y148/INT_L.WW2END0->>WL1BEG_N3 INT_L_X40Y149/INT_L.NL1END0->>IMUX_L16 INT_L_X40Y149/INT_L.SE2END0->>IMUX_L9 INT_L_X42Y146/INT_L.EE2END1->>IMUX_L11 INT_L_X42Y146/INT_L.EE2END1->>IMUX_L18 INT_L_X42Y146/INT_L.EE2END1->>NE2BEG1 INT_L_X42Y146/INT_L.EE2END1->>NN2BEG1 INT_L_X42Y148/INT_L.NN2END1->>IMUX_L11 INT_L_X42Y148/INT_L.NN2END1->>WW2BEG0 INT_L_X46Y140/INT_L.ER1END2->>IMUX_L21 INT_L_X46Y140/INT_L.ER1END2->>IMUX_L45 INT_L_X46Y142/INT_L.WL1END0->>IMUX_L32 INT_L_X46Y142/INT_L.WL1END0->>IMUX_L40 INT_L_X46Y148/INT_L.NE2END1->>IMUX_L11 INT_L_X46Y151/INT_L.EL1END0->>IMUX_L24 INT_L_X46Y151/INT_L.EL1END0->>IMUX_L8 INT_R_X35Y148/INT_R.WL1END2->>WR1BEG_S0 INT_R_X37Y145/INT_R.SL1END2->>WL1BEG1 INT_R_X37Y146/INT_R.SW2END2->>IMUX28 INT_R_X37Y146/INT_R.SW2END2->>SL1BEG2 INT_R_X37Y148/INT_R.WR1END0->>NW2BEG0 INT_R_X37Y150/INT_R.NE2END0->>EE2BEG0 INT_R_X37Y150/INT_R.NE2END0->>NL1BEG_N3 INT_R_X37Y150/INT_R.NE2END0->>WR1BEG1 INT_R_X37Y150/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X37Y151/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X37Y151/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X37Y151/INT_R.NR1END3->>FAN_ALT3 INT_R_X37Y151/INT_R.NR1END3->>WR1BEG_S0 INT_R_X39Y143/INT_R.WW2END1->>IMUX20 INT_R_X39Y143/INT_R.WW2END1->>SW2BEG1 INT_R_X39Y147/INT_R.WL1END3->>WL1BEG2 INT_R_X39Y148/INT_R.WL1END_N1_3->>IMUX0 INT_R_X39Y150/INT_R.EE2END0->>NN2BEG0 INT_R_X39Y150/INT_R.EE2END0->>SE2BEG0 INT_R_X39Y152/INT_R.NN2END0->>IMUX0 INT_R_X41Y141/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X41Y143/INT_R.NN2END2->>NL1BEG1 INT_R_X41Y143/INT_R.NN2END2->>WW2BEG1 INT_R_X41Y144/INT_R.NL1END1->>EE2BEG1 INT_R_X41Y144/INT_R.NL1END1->>IMUX33 INT_R_X41Y144/INT_R.NL1END1->>NR1BEG1 INT_R_X41Y145/INT_R.NR1END1->>WR1BEG2 INT_R_X43Y144/INT_R.EE2END1->>IMUX35 INT_R_X43Y147/INT_R.NE2END1->>EE2BEG1 INT_R_X43Y147/INT_R.NE2END1->>NE6BEG1 INT_R_X43Y147/INT_R.NE2END1->>NL1BEG0 INT_R_X43Y148/INT_R.NL1END0->>IMUX8 INT_R_X45Y140/INT_R.SL1END1->>ER1BEG2 INT_R_X45Y140/INT_R.SR1END2->>IMUX6 INT_R_X45Y141/INT_R.SS6END1->>EE2BEG1 INT_R_X45Y141/INT_R.SS6END1->>SL1BEG1 INT_R_X45Y141/INT_R.SS6END1->>SR1BEG2 INT_R_X45Y146/INT_R.SL1END1->>IMUX34 INT_R_X45Y147/INT_R.EE2END1->>IMUX2 INT_R_X45Y147/INT_R.EE2END1->>NE2BEG1 INT_R_X45Y147/INT_R.EE2END1->>SL1BEG1 INT_R_X45Y147/INT_R.EE2END1->>SS6BEG1 INT_R_X45Y151/INT_R.NE6END1->>EL1BEG0 INT_R_X47Y141/INT_R.EE2END1->>IMUX10 INT_R_X47Y141/INT_R.EE2END1->>IMUX26 INT_R_X47Y141/INT_R.EE2END1->>NN2BEG1 INT_R_X47Y142/INT_R.SR1END1->>WL1BEG0 INT_R_X47Y143/INT_R.NN2END1->>IMUX34 INT_R_X47Y143/INT_R.NN2END1->>IMUX41 INT_R_X47Y143/INT_R.NN2END1->>NL1BEG0 INT_R_X47Y143/INT_R.NN2END1->>SR1BEG1 INT_R_X47Y144/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 39, 

syncrregs.r_reg[haddr_n_0_][2] - 
wires: BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y144/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y149/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y150/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X38Y151/INT_INTERFACE_WL1END1 BRAM_INT_INTERFACE_L_X38Y151/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X44Y143/INT_INTERFACE_SE4BEG0 BRAM_INT_INTERFACE_L_X44Y144/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y145/INT_INTERFACE_EE2A1 BRAM_INT_INTERFACE_L_X44Y145/INT_INTERFACE_WR1END2 BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_EE2BEG1 BRAM_INT_INTERFACE_L_X44Y148/INT_INTERFACE_EE2BEG1 BRAM_L_X38Y140/BRAM_WW2END1_2 BRAM_L_X38Y140/BRAM_WW2END1_4 BRAM_L_X38Y145/BRAM_WW2END1_4 BRAM_L_X38Y150/BRAM_WL1END1_1 BRAM_L_X38Y150/BRAM_WW2A0_1 BRAM_L_X38Y150/BRAM_WW2END1_0 BRAM_L_X44Y140/BRAM_SE4BEG0_3 BRAM_L_X44Y140/BRAM_WW2END1_4 BRAM_L_X44Y145/BRAM_EE2A1_0 BRAM_L_X44Y145/BRAM_EE2BEG1_1 BRAM_L_X44Y145/BRAM_EE2BEG1_3 BRAM_L_X44Y145/BRAM_WR1END2_0 BRKH_INT_X37Y149/BRKH_INT_SW2A1 BRKH_INT_X41Y149/BRKH_INT_NW2BEG1 BRKH_INT_X41Y149/BRKH_INT_NW2BEG2 BRKH_INT_X46Y149/BRKH_INT_NN2A1 CLBLL_L_X40Y143/CLBLL_BYP4 CLBLL_L_X40Y143/CLBLL_LL_BX CLBLL_L_X40Y144/CLBLL_BYP4 CLBLL_L_X40Y144/CLBLL_LL_BX CLBLL_L_X40Y145/CLBLL_BYP5 CLBLL_L_X40Y145/CLBLL_L_BX CLBLL_L_X40Y146/CLBLL_BYP5 CLBLL_L_X40Y146/CLBLL_L_BX CLBLL_L_X40Y146/CLBLL_SW2A1 CLBLL_L_X40Y147/CLBLL_BYP4 CLBLL_L_X40Y147/CLBLL_BYP5 CLBLL_L_X40Y147/CLBLL_LL_BX CLBLL_L_X40Y147/CLBLL_L_BX CLBLL_L_X40Y147/CLBLL_WW2END0 CLBLL_L_X40Y147/CLBLL_WW2END1 CLBLL_L_X40Y148/CLBLL_BYP4 CLBLL_L_X40Y148/CLBLL_BYP5 CLBLL_L_X40Y148/CLBLL_LL_BX CLBLL_L_X40Y148/CLBLL_L_BX CLBLL_L_X40Y149/CLBLL_BYP4 CLBLL_L_X40Y149/CLBLL_LL_BX CLBLL_L_X40Y149/CLBLL_WR1END2 CLBLL_L_X40Y150/CLBLL_BYP4 CLBLL_L_X40Y150/CLBLL_BYP5 CLBLL_L_X40Y150/CLBLL_LL_BX CLBLL_L_X40Y150/CLBLL_L_BX CLBLL_L_X40Y150/CLBLL_WR1END2 CLBLL_L_X40Y151/CLBLL_NW2A2 CLBLL_L_X40Y152/CLBLL_BYP4 CLBLL_L_X40Y152/CLBLL_LL_BX CLBLL_L_X42Y143/CLBLL_BYP4 CLBLL_L_X42Y143/CLBLL_BYP5 CLBLL_L_X42Y143/CLBLL_EE2BEG0 CLBLL_L_X42Y143/CLBLL_LL_BX CLBLL_L_X42Y143/CLBLL_L_BX CLBLL_L_X42Y144/CLBLL_BYP4 CLBLL_L_X42Y144/CLBLL_BYP5 CLBLL_L_X42Y144/CLBLL_LL_BX CLBLL_L_X42Y144/CLBLL_L_BX CLBLL_L_X42Y145/CLBLL_BYP4 CLBLL_L_X42Y145/CLBLL_BYP5 CLBLL_L_X42Y145/CLBLL_LL_BX CLBLL_L_X42Y145/CLBLL_L_BX CLBLL_L_X42Y145/CLBLL_WR1END2 CLBLL_L_X42Y146/CLBLL_BYP5 CLBLL_L_X42Y146/CLBLL_L_BX CLBLL_L_X42Y147/CLBLL_BYP4 CLBLL_L_X42Y147/CLBLL_BYP5 CLBLL_L_X42Y147/CLBLL_LL_BX CLBLL_L_X42Y147/CLBLL_L_BX CLBLL_L_X42Y147/CLBLL_NW2A1 CLBLL_L_X42Y147/CLBLL_WR1END2 CLBLL_L_X42Y148/CLBLL_BYP5 CLBLL_L_X42Y148/CLBLL_L_BX CLBLL_L_X42Y149/CLBLL_BYP4 CLBLL_L_X42Y149/CLBLL_BYP5 CLBLL_L_X42Y149/CLBLL_LL_BX CLBLL_L_X42Y149/CLBLL_L_BX CLBLL_L_X42Y149/CLBLL_WL1END0 CLBLL_L_X42Y149/CLBLL_WR1END2 CLBLL_R_X45Y140/CLBLL_BYP4 CLBLL_R_X45Y140/CLBLL_IMUX9 CLBLL_R_X45Y140/CLBLL_LL_BX CLBLL_R_X45Y140/CLBLL_L_A5 CLBLL_R_X45Y140/CLBLL_WL1END1 CLBLL_R_X45Y141/CLBLL_NE2A0 CLBLL_R_X45Y145/CLBLL_BYP5 CLBLL_R_X45Y145/CLBLL_L_BX CLBLL_R_X45Y146/CLBLL_BYP4 CLBLL_R_X45Y146/CLBLL_LL_BX CLBLL_R_X45Y147/CLBLL_BYP5 CLBLL_R_X45Y147/CLBLL_EE2BEG1 CLBLL_R_X45Y147/CLBLL_L_BX CLBLL_R_X45Y148/CLBLL_BYP4 CLBLL_R_X45Y148/CLBLL_BYP5 CLBLL_R_X45Y148/CLBLL_LL_BX CLBLL_R_X45Y148/CLBLL_L_BX CLBLL_R_X45Y150/CLBLL_BYP5 CLBLL_R_X45Y150/CLBLL_L_BX CLBLL_R_X45Y150/CLBLL_WR1END2 CLBLL_R_X45Y151/CLBLL_BYP4 CLBLL_R_X45Y151/CLBLL_BYP5 CLBLL_R_X45Y151/CLBLL_LL_BX CLBLL_R_X45Y151/CLBLL_L_BX CLBLL_R_X45Y151/CLBLL_WR1END2 CLBLM_L_X34Y145/CLBLM_BYP5 CLBLM_L_X34Y145/CLBLM_L_BX CLBLM_L_X34Y146/CLBLM_BYP4 CLBLM_L_X34Y146/CLBLM_M_BX CLBLM_L_X34Y147/CLBLM_BYP4 CLBLM_L_X34Y147/CLBLM_BYP5 CLBLM_L_X34Y147/CLBLM_L_BX CLBLM_L_X34Y147/CLBLM_M_BX CLBLM_L_X34Y148/CLBLM_BYP4 CLBLM_L_X34Y148/CLBLM_BYP5 CLBLM_L_X34Y148/CLBLM_L_BX CLBLM_L_X34Y148/CLBLM_M_BX CLBLM_L_X34Y149/CLBLM_BYP4 CLBLM_L_X34Y149/CLBLM_M_BX CLBLM_L_X34Y150/CLBLM_BYP4 CLBLM_L_X34Y150/CLBLM_BYP5 CLBLM_L_X34Y150/CLBLM_L_BX CLBLM_L_X34Y150/CLBLM_M_BX CLBLM_L_X36Y142/CLBLM_BYP5 CLBLM_L_X36Y142/CLBLM_L_BX CLBLM_L_X36Y145/CLBLM_BYP4 CLBLM_L_X36Y145/CLBLM_M_BX CLBLM_L_X36Y145/CLBLM_WW2A1 CLBLM_L_X36Y146/CLBLM_BYP5 CLBLM_L_X36Y146/CLBLM_L_BX CLBLM_L_X36Y147/CLBLM_BYP5 CLBLM_L_X36Y147/CLBLM_L_BX CLBLM_L_X36Y148/CLBLM_BYP5 CLBLM_L_X36Y148/CLBLM_L_BX CLBLM_L_X36Y148/CLBLM_WW2A1 CLBLM_L_X36Y149/CLBLM_BYP4 CLBLM_L_X36Y149/CLBLM_M_BX CLBLM_L_X36Y150/CLBLM_BYP5 CLBLM_L_X36Y150/CLBLM_L_BX CLBLM_L_X36Y150/CLBLM_WW2A1 CLBLM_L_X36Y151/CLBLM_BYP4 CLBLM_L_X36Y151/CLBLM_BYP5 CLBLM_L_X36Y151/CLBLM_L_BX CLBLM_L_X36Y151/CLBLM_M_BX CLBLM_L_X36Y152/CLBLM_BYP5 CLBLM_L_X36Y152/CLBLM_L_BX CLBLM_L_X36Y153/CLBLM_BYP4 CLBLM_L_X36Y153/CLBLM_M_BX CLBLM_L_X46Y140/CLBLM_IMUX47 CLBLM_L_X46Y140/CLBLM_M_D5 CLBLM_L_X46Y140/CLBLM_WL1END1 CLBLM_L_X46Y141/CLBLM_BYP4 CLBLM_L_X46Y141/CLBLM_BYP5 CLBLM_L_X46Y141/CLBLM_L_BX CLBLM_L_X46Y141/CLBLM_M_BX CLBLM_L_X46Y141/CLBLM_NE2A0 CLBLM_L_X46Y142/CLBLM_BYP5 CLBLM_L_X46Y142/CLBLM_IMUX45 CLBLM_L_X46Y142/CLBLM_L_BX CLBLM_L_X46Y142/CLBLM_M_D2 CLBLM_L_X46Y143/CLBLM_BYP4 CLBLM_L_X46Y143/CLBLM_BYP5 CLBLM_L_X46Y143/CLBLM_L_BX CLBLM_L_X46Y143/CLBLM_M_BX CLBLM_L_X46Y146/CLBLM_BYP4 CLBLM_L_X46Y146/CLBLM_BYP5 CLBLM_L_X46Y146/CLBLM_L_BX CLBLM_L_X46Y146/CLBLM_M_BX CLBLM_L_X46Y147/CLBLM_BYP4 CLBLM_L_X46Y147/CLBLM_BYP5 CLBLM_L_X46Y147/CLBLM_EE2BEG1 CLBLM_L_X46Y147/CLBLM_L_BX CLBLM_L_X46Y147/CLBLM_M_BX CLBLM_L_X46Y148/CLBLM_BYP5 CLBLM_L_X46Y148/CLBLM_L_BX CLBLM_L_X46Y149/CLBLM_BYP4 CLBLM_L_X46Y149/CLBLM_BYP5 CLBLM_L_X46Y149/CLBLM_L_BX CLBLM_L_X46Y149/CLBLM_M_BX CLBLM_L_X46Y150/CLBLM_BYP4 CLBLM_L_X46Y150/CLBLM_M_BX CLBLM_L_X46Y150/CLBLM_WR1END2 CLBLM_L_X46Y151/CLBLM_BYP5 CLBLM_L_X46Y151/CLBLM_L_BX CLBLM_L_X46Y151/CLBLM_WR1END2 CLBLM_L_X46Y152/CLBLM_BYP4 CLBLM_L_X46Y152/CLBLM_M_BX CLBLM_R_X37Y142/CLBLM_BYP4 CLBLM_R_X37Y142/CLBLM_BYP5 CLBLM_R_X37Y142/CLBLM_L_BX CLBLM_R_X37Y142/CLBLM_M_BX CLBLM_R_X37Y142/CLBLM_WW2END1 CLBLM_R_X37Y144/CLBLM_BYP4 CLBLM_R_X37Y144/CLBLM_BYP5 CLBLM_R_X37Y144/CLBLM_L_BX CLBLM_R_X37Y144/CLBLM_M_BX CLBLM_R_X37Y144/CLBLM_WW2END1 CLBLM_R_X37Y145/CLBLM_BYP4 CLBLM_R_X37Y145/CLBLM_BYP5 CLBLM_R_X37Y145/CLBLM_L_BX CLBLM_R_X37Y145/CLBLM_M_BX CLBLM_R_X37Y147/CLBLM_BYP4 CLBLM_R_X37Y147/CLBLM_BYP5 CLBLM_R_X37Y147/CLBLM_L_BX CLBLM_R_X37Y147/CLBLM_M_BX CLBLM_R_X37Y149/CLBLM_BYP4 CLBLM_R_X37Y149/CLBLM_BYP5 CLBLM_R_X37Y149/CLBLM_L_BX CLBLM_R_X37Y149/CLBLM_M_BX CLBLM_R_X37Y149/CLBLM_WW2END1 CLBLM_R_X37Y150/CLBLM_BYP4 CLBLM_R_X37Y150/CLBLM_BYP5 CLBLM_R_X37Y150/CLBLM_L_BX CLBLM_R_X37Y150/CLBLM_M_BX CLBLM_R_X37Y150/CLBLM_WW2END1 CLBLM_R_X37Y151/CLBLM_BYP4 CLBLM_R_X37Y151/CLBLM_M_BX CLBLM_R_X37Y151/CLBLM_WL1END1 CLBLM_R_X37Y151/CLBLM_WW2A0 CLBLM_R_X37Y152/CLBLM_BYP4 CLBLM_R_X37Y152/CLBLM_BYP5 CLBLM_R_X37Y152/CLBLM_L_BX CLBLM_R_X37Y152/CLBLM_M_BX CLBLM_R_X39Y142/CLBLM_BYP5 CLBLM_R_X39Y142/CLBLM_L_BX CLBLM_R_X39Y144/CLBLM_BYP4 CLBLM_R_X39Y144/CLBLM_BYP5 CLBLM_R_X39Y144/CLBLM_L_BX CLBLM_R_X39Y144/CLBLM_M_BX CLBLM_R_X39Y145/CLBLM_BYP4 CLBLM_R_X39Y145/CLBLM_BYP5 CLBLM_R_X39Y145/CLBLM_L_BX CLBLM_R_X39Y145/CLBLM_M_BX CLBLM_R_X39Y146/CLBLM_BYP4 CLBLM_R_X39Y146/CLBLM_BYP5 CLBLM_R_X39Y146/CLBLM_L_BX CLBLM_R_X39Y146/CLBLM_M_BX CLBLM_R_X39Y146/CLBLM_SW2A1 CLBLM_R_X39Y147/CLBLM_BYP4 CLBLM_R_X39Y147/CLBLM_BYP5 CLBLM_R_X39Y147/CLBLM_L_BX CLBLM_R_X39Y147/CLBLM_M_BX CLBLM_R_X39Y147/CLBLM_WW2END0 CLBLM_R_X39Y147/CLBLM_WW2END1 CLBLM_R_X39Y148/CLBLM_BYP4 CLBLM_R_X39Y148/CLBLM_M_BX CLBLM_R_X39Y149/CLBLM_BYP4 CLBLM_R_X39Y149/CLBLM_BYP5 CLBLM_R_X39Y149/CLBLM_L_BX CLBLM_R_X39Y149/CLBLM_M_BX CLBLM_R_X39Y149/CLBLM_WR1END2 CLBLM_R_X39Y150/CLBLM_BYP5 CLBLM_R_X39Y150/CLBLM_L_BX CLBLM_R_X39Y150/CLBLM_WR1END2 CLBLM_R_X39Y151/CLBLM_BYP4 CLBLM_R_X39Y151/CLBLM_BYP5 CLBLM_R_X39Y151/CLBLM_L_BX CLBLM_R_X39Y151/CLBLM_M_BX CLBLM_R_X39Y151/CLBLM_NW2A2 CLBLM_R_X39Y152/CLBLM_BYP4 CLBLM_R_X39Y152/CLBLM_M_BX CLBLM_R_X39Y153/CLBLM_BYP5 CLBLM_R_X39Y153/CLBLM_L_BX CLBLM_R_X41Y141/CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y141/CLBLM_L_AQ CLBLM_R_X41Y143/CLBLM_EE2BEG0 CLBLM_R_X41Y145/CLBLM_BYP5 CLBLM_R_X41Y145/CLBLM_L_BX CLBLM_R_X41Y145/CLBLM_WR1END2 CLBLM_R_X41Y147/CLBLM_BYP4 CLBLM_R_X41Y147/CLBLM_BYP5 CLBLM_R_X41Y147/CLBLM_L_BX CLBLM_R_X41Y147/CLBLM_M_BX CLBLM_R_X41Y147/CLBLM_NW2A1 CLBLM_R_X41Y147/CLBLM_WR1END2 CLBLM_R_X41Y148/CLBLM_BYP4 CLBLM_R_X41Y148/CLBLM_BYP5 CLBLM_R_X41Y148/CLBLM_L_BX CLBLM_R_X41Y148/CLBLM_M_BX CLBLM_R_X41Y149/CLBLM_BYP4 CLBLM_R_X41Y149/CLBLM_BYP5 CLBLM_R_X41Y149/CLBLM_L_BX CLBLM_R_X41Y149/CLBLM_M_BX CLBLM_R_X41Y149/CLBLM_WL1END0 CLBLM_R_X41Y149/CLBLM_WR1END2 CLBLM_R_X43Y143/CLBLM_SE4BEG0 CLBLM_R_X43Y144/CLBLM_BYP5 CLBLM_R_X43Y144/CLBLM_L_BX CLBLM_R_X43Y144/CLBLM_WW2END1 CLBLM_R_X43Y145/CLBLM_BYP4 CLBLM_R_X43Y145/CLBLM_BYP5 CLBLM_R_X43Y145/CLBLM_EE2A1 CLBLM_R_X43Y145/CLBLM_L_BX CLBLM_R_X43Y145/CLBLM_M_BX CLBLM_R_X43Y145/CLBLM_WR1END2 CLBLM_R_X43Y146/CLBLM_BYP4 CLBLM_R_X43Y146/CLBLM_BYP5 CLBLM_R_X43Y146/CLBLM_EE2BEG1 CLBLM_R_X43Y146/CLBLM_L_BX CLBLM_R_X43Y146/CLBLM_M_BX CLBLM_R_X43Y147/CLBLM_BYP4 CLBLM_R_X43Y147/CLBLM_BYP5 CLBLM_R_X43Y147/CLBLM_L_BX CLBLM_R_X43Y147/CLBLM_M_BX CLBLM_R_X43Y148/CLBLM_BYP5 CLBLM_R_X43Y148/CLBLM_EE2BEG1 CLBLM_R_X43Y148/CLBLM_L_BX CLBLM_R_X43Y149/CLBLM_BYP4 CLBLM_R_X43Y149/CLBLM_M_BX CLBLM_R_X47Y141/CLBLM_BYP4 CLBLM_R_X47Y141/CLBLM_IMUX19 CLBLM_R_X47Y141/CLBLM_L_B2 CLBLM_R_X47Y141/CLBLM_M_BX CLBLM_R_X47Y142/CLBLM_BYP5 CLBLM_R_X47Y142/CLBLM_L_BX CLBLM_R_X47Y143/CLBLM_IMUX42 CLBLM_R_X47Y143/CLBLM_L_D6 CLBLM_R_X47Y144/CLBLM_IMUX35 CLBLM_R_X47Y144/CLBLM_M_C6 CLBLM_R_X47Y146/CLBLM_BYP4 CLBLM_R_X47Y146/CLBLM_M_BX CLBLM_R_X47Y151/CLBLM_BYP4 CLBLM_R_X47Y151/CLBLM_M_BX DSP_R_X35Y145/DSP_WW2A1_0 DSP_R_X35Y145/DSP_WW2A1_3 DSP_R_X35Y150/DSP_WW2A1_0 INT_INTERFACE_R_X35Y145/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X35Y148/INT_INTERFACE_WW2A1 INT_INTERFACE_R_X35Y150/INT_INTERFACE_WW2A1 INT_L_X34Y145/BYP_ALT5 INT_L_X34Y145/BYP_L5 INT_L_X34Y145/NL1BEG1 INT_L_X34Y145/WW2END1 INT_L_X34Y146/BYP_ALT4 INT_L_X34Y146/BYP_L4 INT_L_X34Y146/NL1END1 INT_L_X34Y146/NR1BEG1 INT_L_X34Y147/BYP_ALT4 INT_L_X34Y147/BYP_ALT5 INT_L_X34Y147/BYP_L4 INT_L_X34Y147/BYP_L5 INT_L_X34Y147/NR1END1 INT_L_X34Y148/BYP_ALT4 INT_L_X34Y148/BYP_ALT5 INT_L_X34Y148/BYP_L4 INT_L_X34Y148/BYP_L5 INT_L_X34Y148/FAN_ALT7 INT_L_X34Y148/FAN_BOUNCE7 INT_L_X34Y148/NL1BEG1 INT_L_X34Y148/WW2END1 INT_L_X34Y149/BYP_ALT4 INT_L_X34Y149/BYP_L4 INT_L_X34Y149/NL1END1 INT_L_X34Y150/BYP_ALT4 INT_L_X34Y150/BYP_ALT5 INT_L_X34Y150/BYP_L4 INT_L_X34Y150/BYP_L5 INT_L_X34Y150/FAN_ALT7 INT_L_X34Y150/FAN_BOUNCE7 INT_L_X34Y150/WW2END1 INT_L_X36Y142/BYP_ALT5 INT_L_X36Y142/BYP_L5 INT_L_X36Y142/SS2END1 INT_L_X36Y143/SS2A1 INT_L_X36Y144/SL1END1 INT_L_X36Y144/SS2BEG1 INT_L_X36Y145/BYP_ALT4 INT_L_X36Y145/BYP_L4 INT_L_X36Y145/SL1BEG1 INT_L_X36Y145/SL1END1 INT_L_X36Y145/WW2BEG1 INT_L_X36Y146/BYP_ALT5 INT_L_X36Y146/BYP_L5 INT_L_X36Y146/SL1BEG1 INT_L_X36Y146/SS2END1 INT_L_X36Y147/BYP_ALT5 INT_L_X36Y147/BYP_L5 INT_L_X36Y147/SS2A1 INT_L_X36Y147/WR1END2 INT_L_X36Y148/BYP_ALT5 INT_L_X36Y148/BYP_L5 INT_L_X36Y148/SL1END1 INT_L_X36Y148/SS2BEG1 INT_L_X36Y148/WW2BEG1 INT_L_X36Y149/BYP_ALT4 INT_L_X36Y149/BYP_L4 INT_L_X36Y149/SL1BEG1 INT_L_X36Y149/SW2END1 INT_L_X36Y150/BYP_ALT5 INT_L_X36Y150/BYP_L5 INT_L_X36Y150/SR1END1 INT_L_X36Y150/WW2BEG1 INT_L_X36Y151/BYP_ALT4 INT_L_X36Y151/BYP_ALT5 INT_L_X36Y151/BYP_BOUNCE4 INT_L_X36Y151/BYP_L4 INT_L_X36Y151/BYP_L5 INT_L_X36Y151/SR1BEG1 INT_L_X36Y151/WW2END0 INT_L_X36Y152/BYP_ALT5 INT_L_X36Y152/BYP_L5 INT_L_X36Y152/NL1BEG1 INT_L_X36Y152/WR1END2 INT_L_X36Y153/BYP_ALT4 INT_L_X36Y153/BYP_L4 INT_L_X36Y153/NL1END1 INT_L_X38Y142/WW2A1 INT_L_X38Y144/WW2A1 INT_L_X38Y149/WW2A1 INT_L_X38Y150/WW2A1 INT_L_X38Y151/WL1BEG1 INT_L_X38Y151/WL1END0 INT_L_X38Y151/WR1END3 INT_L_X38Y151/WW2BEG0 INT_L_X40Y143/BYP_ALT4 INT_L_X40Y143/BYP_L4 INT_L_X40Y143/WR1END1 INT_L_X40Y144/BYP_ALT4 INT_L_X40Y144/BYP_L4 INT_L_X40Y144/SL1END1 INT_L_X40Y145/BYP_ALT5 INT_L_X40Y145/BYP_L5 INT_L_X40Y145/SL1BEG1 INT_L_X40Y145/SL1END1 INT_L_X40Y146/BYP_ALT5 INT_L_X40Y146/BYP_L5 INT_L_X40Y146/SL1BEG1 INT_L_X40Y146/SW2A1 INT_L_X40Y146/SW2END1 INT_L_X40Y147/BYP_ALT4 INT_L_X40Y147/BYP_ALT5 INT_L_X40Y147/BYP_L4 INT_L_X40Y147/BYP_L5 INT_L_X40Y147/FAN_ALT7 INT_L_X40Y147/FAN_BOUNCE7 INT_L_X40Y147/SW2BEG1 INT_L_X40Y147/WR1END2 INT_L_X40Y147/WW2A0 INT_L_X40Y147/WW2A1 INT_L_X40Y148/BYP_ALT4 INT_L_X40Y148/BYP_ALT5 INT_L_X40Y148/BYP_L4 INT_L_X40Y148/BYP_L5 INT_L_X40Y148/FAN_ALT7 INT_L_X40Y148/FAN_BOUNCE7 INT_L_X40Y148/NL1BEG1 INT_L_X40Y148/WR1END2 INT_L_X40Y149/BYP_ALT4 INT_L_X40Y149/BYP_L4 INT_L_X40Y149/NL1END1 INT_L_X40Y149/WR1BEG2 INT_L_X40Y150/BYP_ALT4 INT_L_X40Y150/BYP_ALT5 INT_L_X40Y150/BYP_L4 INT_L_X40Y150/BYP_L5 INT_L_X40Y150/NN2BEG1 INT_L_X40Y150/NW2BEG2 INT_L_X40Y150/NW2END1 INT_L_X40Y150/NW2END2 INT_L_X40Y150/WR1BEG2 INT_L_X40Y151/NN2A1 INT_L_X40Y151/NW2A2 INT_L_X40Y152/BYP_ALT4 INT_L_X40Y152/BYP_L4 INT_L_X40Y152/NN2END1 INT_L_X42Y143/BYP_ALT4 INT_L_X42Y143/BYP_ALT5 INT_L_X42Y143/BYP_BOUNCE4 INT_L_X42Y143/BYP_L4 INT_L_X42Y143/BYP_L5 INT_L_X42Y143/EE2A0 INT_L_X42Y143/NN2BEG1 INT_L_X42Y143/WR1END1 INT_L_X42Y144/BYP_ALT4 INT_L_X42Y144/BYP_ALT5 INT_L_X42Y144/BYP_L4 INT_L_X42Y144/BYP_L5 INT_L_X42Y144/FAN_ALT7 INT_L_X42Y144/FAN_BOUNCE7 INT_L_X42Y144/NN2A1 INT_L_X42Y144/SR1END1 INT_L_X42Y145/BYP_ALT4 INT_L_X42Y145/BYP_ALT5 INT_L_X42Y145/BYP_BOUNCE4 INT_L_X42Y145/BYP_L4 INT_L_X42Y145/BYP_L5 INT_L_X42Y145/EE2BEG1 INT_L_X42Y145/NN2END1 INT_L_X42Y145/NR1BEG1 INT_L_X42Y145/SR1BEG1 INT_L_X42Y145/WR1BEG2 INT_L_X42Y146/BYP_ALT5 INT_L_X42Y146/BYP_L5 INT_L_X42Y146/NR1BEG1 INT_L_X42Y146/NR1END1 INT_L_X42Y146/NW2BEG1 INT_L_X42Y147/BYP_ALT4 INT_L_X42Y147/BYP_ALT5 INT_L_X42Y147/BYP_L4 INT_L_X42Y147/BYP_L5 INT_L_X42Y147/NR1END1 INT_L_X42Y147/NW2A1 INT_L_X42Y147/WR1BEG2 INT_L_X42Y148/BYP_ALT5 INT_L_X42Y148/BYP_L5 INT_L_X42Y148/NL1BEG1 INT_L_X42Y148/WR1END2 INT_L_X42Y149/BYP_ALT4 INT_L_X42Y149/BYP_ALT5 INT_L_X42Y149/BYP_L4 INT_L_X42Y149/BYP_L5 INT_L_X42Y149/NL1END1 INT_L_X42Y149/WL1BEG0 INT_L_X42Y149/WR1BEG2 INT_L_X42Y149/WR1END2 INT_L_X44Y139/SE6E0 INT_L_X44Y140/SE6D0 INT_L_X44Y141/SE6C0 INT_L_X44Y142/SE6B0 INT_L_X44Y143/SE6A0 INT_L_X44Y144/WW2A1 INT_L_X44Y145/EE2END1 INT_L_X44Y145/WR1BEG2 INT_L_X44Y146/EE2A1 INT_L_X44Y148/EE2A1 INT_L_X46Y140/IMUX_L47 INT_L_X46Y140/NE2END_S3_0 INT_L_X46Y140/SR1END2 INT_L_X46Y140/WL1BEG1 INT_L_X46Y141/BYP_ALT4 INT_L_X46Y141/BYP_ALT5 INT_L_X46Y141/BYP_L4 INT_L_X46Y141/BYP_L5 INT_L_X46Y141/NE2END0 INT_L_X46Y141/SR1BEG2 INT_L_X46Y141/SW2END1 INT_L_X46Y142/BYP_ALT5 INT_L_X46Y142/BYP_L5 INT_L_X46Y142/FAN_ALT5 INT_L_X46Y142/FAN_BOUNCE5 INT_L_X46Y142/IMUX_L45 INT_L_X46Y142/SR1END2 INT_L_X46Y143/BYP_ALT4 INT_L_X46Y143/BYP_ALT5 INT_L_X46Y143/BYP_L4 INT_L_X46Y143/BYP_L5 INT_L_X46Y143/SR1BEG2 INT_L_X46Y143/WL1END1 INT_L_X46Y144/SE2A1 INT_L_X46Y145/NL1BEG1 INT_L_X46Y145/SE2BEG1 INT_L_X46Y145/SW2END1 INT_L_X46Y146/BYP_ALT4 INT_L_X46Y146/BYP_ALT5 INT_L_X46Y146/BYP_BOUNCE4 INT_L_X46Y146/BYP_L4 INT_L_X46Y146/BYP_L5 INT_L_X46Y146/NL1END1 INT_L_X46Y147/BYP_ALT4 INT_L_X46Y147/BYP_ALT5 INT_L_X46Y147/BYP_L4 INT_L_X46Y147/BYP_L5 INT_L_X46Y147/EE2A1 INT_L_X46Y147/FAN_ALT7 INT_L_X46Y147/FAN_BOUNCE7 INT_L_X46Y147/NL1BEG1 INT_L_X46Y147/WR1END2 INT_L_X46Y148/BYP_ALT5 INT_L_X46Y148/BYP_L5 INT_L_X46Y148/NL1END1 INT_L_X46Y148/NN2BEG1 INT_L_X46Y148/NR1BEG1 INT_L_X46Y148/WR1END2 INT_L_X46Y149/BYP_ALT4 INT_L_X46Y149/BYP_ALT5 INT_L_X46Y149/BYP_L4 INT_L_X46Y149/BYP_L5 INT_L_X46Y149/NN2A1 INT_L_X46Y149/NR1END1 INT_L_X46Y150/BYP_ALT4 INT_L_X46Y150/BYP_L4 INT_L_X46Y150/NE2BEG1 INT_L_X46Y150/NN2END1 INT_L_X46Y150/NR1BEG1 INT_L_X46Y150/WR1BEG2 INT_L_X46Y151/BYP_ALT5 INT_L_X46Y151/BYP_L5 INT_L_X46Y151/NE2A1 INT_L_X46Y151/NR1BEG1 INT_L_X46Y151/NR1END1 INT_L_X46Y151/WR1BEG2 INT_L_X46Y152/BYP_ALT4 INT_L_X46Y152/BYP_L4 INT_L_X46Y152/NR1END1 INT_R_X35Y145/WW2A1 INT_R_X35Y148/WW2A1 INT_R_X35Y150/WW2A1 INT_R_X37Y142/BYP4 INT_R_X37Y142/BYP5 INT_R_X37Y142/BYP_ALT4 INT_R_X37Y142/BYP_ALT5 INT_R_X37Y142/FAN_ALT7 INT_R_X37Y142/FAN_BOUNCE7 INT_R_X37Y142/WW2END1 INT_R_X37Y144/BYP4 INT_R_X37Y144/BYP5 INT_R_X37Y144/BYP_ALT4 INT_R_X37Y144/BYP_ALT5 INT_R_X37Y144/FAN_ALT7 INT_R_X37Y144/FAN_BOUNCE7 INT_R_X37Y144/NL1BEG1 INT_R_X37Y144/WW2END1 INT_R_X37Y145/BYP4 INT_R_X37Y145/BYP5 INT_R_X37Y145/BYP_ALT4 INT_R_X37Y145/BYP_ALT5 INT_R_X37Y145/BYP_BOUNCE4 INT_R_X37Y145/NL1END1 INT_R_X37Y145/NN2BEG1 INT_R_X37Y146/NN2A1 INT_R_X37Y147/BYP4 INT_R_X37Y147/BYP5 INT_R_X37Y147/BYP_ALT4 INT_R_X37Y147/BYP_ALT5 INT_R_X37Y147/BYP_BOUNCE4 INT_R_X37Y147/NN2END1 INT_R_X37Y147/WR1BEG2 INT_R_X37Y149/BYP4 INT_R_X37Y149/BYP5 INT_R_X37Y149/BYP_ALT4 INT_R_X37Y149/BYP_ALT5 INT_R_X37Y149/FAN_ALT7 INT_R_X37Y149/FAN_BOUNCE7 INT_R_X37Y149/SW2A1 INT_R_X37Y149/WW2END1 INT_R_X37Y150/BYP4 INT_R_X37Y150/BYP5 INT_R_X37Y150/BYP_ALT4 INT_R_X37Y150/BYP_ALT5 INT_R_X37Y150/FAN_ALT7 INT_R_X37Y150/FAN_BOUNCE7 INT_R_X37Y150/SW2BEG1 INT_R_X37Y150/WW2END1 INT_R_X37Y151/BYP4 INT_R_X37Y151/BYP_ALT4 INT_R_X37Y151/NL1BEG1 INT_R_X37Y151/WL1END1 INT_R_X37Y151/WW2A0 INT_R_X37Y152/BYP4 INT_R_X37Y152/BYP5 INT_R_X37Y152/BYP_ALT4 INT_R_X37Y152/BYP_ALT5 INT_R_X37Y152/BYP_BOUNCE4 INT_R_X37Y152/NL1END1 INT_R_X37Y152/WR1BEG2 INT_R_X39Y142/BYP5 INT_R_X39Y142/BYP_ALT5 INT_R_X39Y142/SS2END1 INT_R_X39Y142/WW2BEG1 INT_R_X39Y143/SS2A1 INT_R_X39Y144/BYP4 INT_R_X39Y144/BYP5 INT_R_X39Y144/BYP_ALT4 INT_R_X39Y144/BYP_ALT5 INT_R_X39Y144/SL1END1 INT_R_X39Y144/SS2BEG1 INT_R_X39Y144/WW2BEG1 INT_R_X39Y145/BYP4 INT_R_X39Y145/BYP5 INT_R_X39Y145/BYP_ALT4 INT_R_X39Y145/BYP_ALT5 INT_R_X39Y145/SL1BEG1 INT_R_X39Y145/SL1END1 INT_R_X39Y146/BYP4 INT_R_X39Y146/BYP5 INT_R_X39Y146/BYP_ALT4 INT_R_X39Y146/BYP_ALT5 INT_R_X39Y146/SL1BEG1 INT_R_X39Y146/SR1END1 INT_R_X39Y146/SW2END1 INT_R_X39Y147/BYP4 INT_R_X39Y147/BYP5 INT_R_X39Y147/BYP_ALT4 INT_R_X39Y147/BYP_ALT5 INT_R_X39Y147/NL1BEG1 INT_R_X39Y147/SR1BEG1 INT_R_X39Y147/WW2END0 INT_R_X39Y147/WW2END1 INT_R_X39Y148/BYP4 INT_R_X39Y148/BYP_ALT4 INT_R_X39Y148/NL1END1 INT_R_X39Y149/BYP4 INT_R_X39Y149/BYP5 INT_R_X39Y149/BYP_ALT4 INT_R_X39Y149/BYP_ALT5 INT_R_X39Y149/FAN_ALT7 INT_R_X39Y149/FAN_BOUNCE7 INT_R_X39Y149/WR1END2 INT_R_X39Y149/WW2BEG1 INT_R_X39Y150/BYP5 INT_R_X39Y150/BYP_ALT5 INT_R_X39Y150/NL1BEG1 INT_R_X39Y150/WR1END2 INT_R_X39Y150/WW2BEG1 INT_R_X39Y151/BYP4 INT_R_X39Y151/BYP5 INT_R_X39Y151/BYP_ALT4 INT_R_X39Y151/BYP_ALT5 INT_R_X39Y151/NL1END1 INT_R_X39Y151/NR1BEG1 INT_R_X39Y151/NW2END2 INT_R_X39Y151/WL1BEG0 INT_R_X39Y151/WR1BEG3 INT_R_X39Y152/BYP4 INT_R_X39Y152/BYP_ALT4 INT_R_X39Y152/NR1BEG1 INT_R_X39Y152/NR1END1 INT_R_X39Y153/BYP5 INT_R_X39Y153/BYP_ALT5 INT_R_X39Y153/NR1END1 INT_R_X41Y141/LOGIC_OUTS0 INT_R_X41Y141/NN2BEG0 INT_R_X41Y142/NN2A0 INT_R_X41Y142/NN2END_S2_0 INT_R_X41Y143/EE2BEG0 INT_R_X41Y143/NN2END0 INT_R_X41Y143/WR1BEG1 INT_R_X41Y145/BYP5 INT_R_X41Y145/BYP_ALT5 INT_R_X41Y145/WR1END2 INT_R_X41Y146/SW2A1 INT_R_X41Y147/BYP4 INT_R_X41Y147/BYP5 INT_R_X41Y147/BYP_ALT4 INT_R_X41Y147/BYP_ALT5 INT_R_X41Y147/NL1BEG1 INT_R_X41Y147/NW2END1 INT_R_X41Y147/SW2BEG1 INT_R_X41Y147/WR1BEG2 INT_R_X41Y147/WR1END2 INT_R_X41Y147/WW2BEG0 INT_R_X41Y147/WW2BEG1 INT_R_X41Y148/BYP4 INT_R_X41Y148/BYP5 INT_R_X41Y148/BYP_ALT4 INT_R_X41Y148/BYP_ALT5 INT_R_X41Y148/BYP_BOUNCE4 INT_R_X41Y148/NL1END1 INT_R_X41Y148/NR1BEG1 INT_R_X41Y148/WR1BEG2 INT_R_X41Y149/BYP4 INT_R_X41Y149/BYP5 INT_R_X41Y149/BYP_ALT4 INT_R_X41Y149/BYP_ALT5 INT_R_X41Y149/NR1END1 INT_R_X41Y149/NW2BEG1 INT_R_X41Y149/NW2BEG2 INT_R_X41Y149/WL1END0 INT_R_X41Y149/WR1END2 INT_R_X41Y150/NW2A1 INT_R_X41Y150/NW2A2 INT_R_X43Y143/EE2END0 INT_R_X43Y143/SE6BEG0 INT_R_X43Y143/WR1BEG1 INT_R_X43Y144/BYP5 INT_R_X43Y144/BYP_ALT5 INT_R_X43Y144/WW2END1 INT_R_X43Y145/BYP4 INT_R_X43Y145/BYP5 INT_R_X43Y145/BYP_ALT4 INT_R_X43Y145/BYP_ALT5 INT_R_X43Y145/EE2A1 INT_R_X43Y145/FAN_ALT7 INT_R_X43Y145/FAN_BOUNCE7 INT_R_X43Y145/NL1BEG1 INT_R_X43Y145/WR1END2 INT_R_X43Y146/BYP4 INT_R_X43Y146/BYP5 INT_R_X43Y146/BYP_ALT4 INT_R_X43Y146/BYP_ALT5 INT_R_X43Y146/BYP_BOUNCE4 INT_R_X43Y146/EE2BEG1 INT_R_X43Y146/NL1END1 INT_R_X43Y146/NR1BEG1 INT_R_X43Y147/BYP4 INT_R_X43Y147/BYP5 INT_R_X43Y147/BYP_ALT4 INT_R_X43Y147/BYP_ALT5 INT_R_X43Y147/NR1BEG1 INT_R_X43Y147/NR1END1 INT_R_X43Y148/BYP5 INT_R_X43Y148/BYP_ALT5 INT_R_X43Y148/EE2BEG1 INT_R_X43Y148/NR1BEG1 INT_R_X43Y148/NR1END1 INT_R_X43Y148/WR1BEG2 INT_R_X43Y149/BYP4 INT_R_X43Y149/BYP_ALT4 INT_R_X43Y149/NR1END1 INT_R_X43Y149/WR1BEG2 INT_R_X45Y139/NR1BEG0 INT_R_X45Y139/SE6END0 INT_R_X45Y140/BYP4 INT_R_X45Y140/BYP_ALT4 INT_R_X45Y140/IMUX9 INT_R_X45Y140/NE2BEG0 INT_R_X45Y140/NR1END0 INT_R_X45Y140/WL1END1 INT_R_X45Y141/NE2A0 INT_R_X45Y144/SL1END1 INT_R_X45Y144/WW2BEG1 INT_R_X45Y145/BYP5 INT_R_X45Y145/BYP_ALT5 INT_R_X45Y145/SL1BEG1 INT_R_X45Y145/SL1END1 INT_R_X45Y146/BYP4 INT_R_X45Y146/BYP_ALT4 INT_R_X45Y146/EE2END1 INT_R_X45Y146/NR1BEG1 INT_R_X45Y146/SL1BEG1 INT_R_X45Y147/BYP5 INT_R_X45Y147/BYP_ALT5 INT_R_X45Y147/EE2BEG1 INT_R_X45Y147/NR1END1 INT_R_X45Y148/BYP4 INT_R_X45Y148/BYP5 INT_R_X45Y148/BYP_ALT4 INT_R_X45Y148/BYP_ALT5 INT_R_X45Y148/EE2END1 INT_R_X45Y150/BYP5 INT_R_X45Y150/BYP_ALT5 INT_R_X45Y150/NL1BEG1 INT_R_X45Y150/WR1END2 INT_R_X45Y151/BYP4 INT_R_X45Y151/BYP5 INT_R_X45Y151/BYP_ALT4 INT_R_X45Y151/BYP_ALT5 INT_R_X45Y151/NL1END1 INT_R_X45Y151/WR1END2 INT_R_X47Y141/BYP4 INT_R_X47Y141/BYP_ALT4 INT_R_X47Y141/IMUX19 INT_R_X47Y141/SL1END1 INT_R_X47Y141/SW2A1 INT_R_X47Y142/BYP5 INT_R_X47Y142/BYP_ALT5 INT_R_X47Y142/NR1BEG1 INT_R_X47Y142/SL1BEG1 INT_R_X47Y142/SS2END1 INT_R_X47Y142/SW2BEG1 INT_R_X47Y143/IMUX42 INT_R_X47Y143/NR1END1 INT_R_X47Y143/SR1END2 INT_R_X47Y143/SS2A1 INT_R_X47Y143/WL1BEG1 INT_R_X47Y144/IMUX35 INT_R_X47Y144/SE2END1 INT_R_X47Y144/SR1BEG2 INT_R_X47Y144/SS2BEG1 INT_R_X47Y144/SS2END1 INT_R_X47Y145/SS2A1 INT_R_X47Y145/SW2A1 INT_R_X47Y146/BYP4 INT_R_X47Y146/BYP_ALT4 INT_R_X47Y146/SL1END1 INT_R_X47Y146/SS2BEG1 INT_R_X47Y146/SW2BEG1 INT_R_X47Y147/EE2END1 INT_R_X47Y147/NR1BEG1 INT_R_X47Y147/SL1BEG1 INT_R_X47Y147/WR1BEG2 INT_R_X47Y148/NR1END1 INT_R_X47Y148/WR1BEG2 INT_R_X47Y151/BYP4 INT_R_X47Y151/BYP_ALT4 INT_R_X47Y151/NE2END1 VBRK_X113Y146/VBRK_WL1END1 VBRK_X113Y147/VBRK_NE2A0 VBRK_X113Y153/VBRK_EE2BEG1 VBRK_X113Y157/VBRK_WR1END2 VBRK_X113Y158/VBRK_WR1END2 VBRK_X89Y151/VBRK_WW2A1 VBRK_X89Y154/VBRK_WW2A1 VBRK_X89Y157/VBRK_WW2A1 VBRK_X99Y152/VBRK_SW2A1 VBRK_X99Y153/VBRK_WW2END0 VBRK_X99Y153/VBRK_WW2END1 VBRK_X99Y155/VBRK_WR1END2 VBRK_X99Y157/VBRK_WR1END2 VBRK_X99Y158/VBRK_NW2A2 
pips: CLBLL_L_X40Y143/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y144/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y145/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y146/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y147/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y147/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y148/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y148/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y149/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y150/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X40Y150/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X40Y152/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y143/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y143/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y144/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y144/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y145/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y145/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y146/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y147/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y147/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y148/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_L_X42Y149/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X42Y149/CLBLL_L.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y140/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y146/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y147/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y148/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y148/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y150/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X45Y151/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X45Y151/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X34Y145/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y146/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X34Y147/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X34Y147/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y148/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X34Y148/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X34Y149/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X34Y150/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X34Y150/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y142/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y145/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y146/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y147/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y148/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y149/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y150/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y151/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X36Y151/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y152/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X36Y153/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y141/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y142/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X46Y143/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y143/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y146/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y146/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y147/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y147/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y148/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y149/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y149/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y150/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X46Y151/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X46Y152/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y142/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y142/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y144/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y144/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y145/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y145/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y147/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y147/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y149/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y149/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y150/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y150/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X37Y151/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y152/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X37Y152/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y142/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y144/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y144/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y145/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y145/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y146/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y146/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y147/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y147/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y148/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y149/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y149/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y150/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y151/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y151/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X39Y152/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X39Y153/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y141/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X41Y145/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y147/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y147/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y148/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y148/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X41Y149/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X41Y149/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y144/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y145/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y145/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y146/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y146/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y147/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X43Y147/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y148/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X43Y149/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y141/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X47Y142/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y146/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X47Y151/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X34Y145/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y145/INT_L.WW2END1->>BYP_ALT5 INT_L_X34Y145/INT_L.WW2END1->>NL1BEG1 INT_L_X34Y146/INT_L.BYP_ALT4->>BYP_L4 INT_L_X34Y146/INT_L.NL1END1->>BYP_ALT4 INT_L_X34Y146/INT_L.NL1END1->>NR1BEG1 INT_L_X34Y147/INT_L.BYP_ALT4->>BYP_L4 INT_L_X34Y147/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y147/INT_L.NR1END1->>BYP_ALT4 INT_L_X34Y147/INT_L.NR1END1->>BYP_ALT5 INT_L_X34Y148/INT_L.BYP_ALT4->>BYP_L4 INT_L_X34Y148/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y148/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y148/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X34Y148/INT_L.WW2END1->>BYP_ALT5 INT_L_X34Y148/INT_L.WW2END1->>FAN_ALT7 INT_L_X34Y148/INT_L.WW2END1->>NL1BEG1 INT_L_X34Y149/INT_L.BYP_ALT4->>BYP_L4 INT_L_X34Y149/INT_L.NL1END1->>BYP_ALT4 INT_L_X34Y150/INT_L.BYP_ALT4->>BYP_L4 INT_L_X34Y150/INT_L.BYP_ALT5->>BYP_L5 INT_L_X34Y150/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y150/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X34Y150/INT_L.WW2END1->>BYP_ALT5 INT_L_X34Y150/INT_L.WW2END1->>FAN_ALT7 INT_L_X36Y142/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y142/INT_L.SS2END1->>BYP_ALT5 INT_L_X36Y144/INT_L.SL1END1->>SS2BEG1 INT_L_X36Y145/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y145/INT_L.SL1END1->>BYP_ALT4 INT_L_X36Y145/INT_L.SL1END1->>SL1BEG1 INT_L_X36Y145/INT_L.SL1END1->>WW2BEG1 INT_L_X36Y146/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y146/INT_L.SS2END1->>BYP_ALT5 INT_L_X36Y146/INT_L.SS2END1->>SL1BEG1 INT_L_X36Y147/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y147/INT_L.WR1END2->>BYP_ALT5 INT_L_X36Y148/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y148/INT_L.SL1END1->>BYP_ALT5 INT_L_X36Y148/INT_L.SL1END1->>SS2BEG1 INT_L_X36Y148/INT_L.SL1END1->>WW2BEG1 INT_L_X36Y149/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y149/INT_L.SW2END1->>BYP_ALT4 INT_L_X36Y149/INT_L.SW2END1->>SL1BEG1 INT_L_X36Y150/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y150/INT_L.SR1END1->>BYP_ALT5 INT_L_X36Y150/INT_L.SR1END1->>WW2BEG1 INT_L_X36Y151/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X36Y151/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y151/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y151/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X36Y151/INT_L.WW2END0->>BYP_ALT4 INT_L_X36Y151/INT_L.WW2END0->>SR1BEG1 INT_L_X36Y152/INT_L.BYP_ALT5->>BYP_L5 INT_L_X36Y152/INT_L.WR1END2->>BYP_ALT5 INT_L_X36Y152/INT_L.WR1END2->>NL1BEG1 INT_L_X36Y153/INT_L.BYP_ALT4->>BYP_L4 INT_L_X36Y153/INT_L.NL1END1->>BYP_ALT4 INT_L_X38Y151/INT_L.WL1END0->>WW2BEG0 INT_L_X38Y151/INT_L.WR1END3->>WL1BEG1 INT_L_X40Y143/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y143/INT_L.WR1END1->>BYP_ALT4 INT_L_X40Y144/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y144/INT_L.SL1END1->>BYP_ALT4 INT_L_X40Y145/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y145/INT_L.SL1END1->>BYP_ALT5 INT_L_X40Y145/INT_L.SL1END1->>SL1BEG1 INT_L_X40Y146/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y146/INT_L.SW2END1->>BYP_ALT5 INT_L_X40Y146/INT_L.SW2END1->>SL1BEG1 INT_L_X40Y147/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y147/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y147/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y147/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X40Y147/INT_L.WR1END2->>BYP_ALT5 INT_L_X40Y147/INT_L.WR1END2->>FAN_ALT7 INT_L_X40Y147/INT_L.WR1END2->>SW2BEG1 INT_L_X40Y148/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y148/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y148/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y148/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X40Y148/INT_L.WR1END2->>BYP_ALT5 INT_L_X40Y148/INT_L.WR1END2->>FAN_ALT7 INT_L_X40Y148/INT_L.WR1END2->>NL1BEG1 INT_L_X40Y149/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y149/INT_L.NL1END1->>BYP_ALT4 INT_L_X40Y149/INT_L.NL1END1->>WR1BEG2 INT_L_X40Y150/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y150/INT_L.BYP_ALT5->>BYP_L5 INT_L_X40Y150/INT_L.NW2END1->>BYP_ALT4 INT_L_X40Y150/INT_L.NW2END1->>NN2BEG1 INT_L_X40Y150/INT_L.NW2END1->>WR1BEG2 INT_L_X40Y150/INT_L.NW2END2->>BYP_ALT5 INT_L_X40Y150/INT_L.NW2END2->>NW2BEG2 INT_L_X40Y152/INT_L.BYP_ALT4->>BYP_L4 INT_L_X40Y152/INT_L.NN2END1->>BYP_ALT4 INT_L_X42Y143/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y143/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y143/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y143/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X42Y143/INT_L.WR1END1->>BYP_ALT4 INT_L_X42Y143/INT_L.WR1END1->>NN2BEG1 INT_L_X42Y144/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y144/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y144/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y144/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X42Y144/INT_L.SR1END1->>BYP_ALT5 INT_L_X42Y144/INT_L.SR1END1->>FAN_ALT7 INT_L_X42Y145/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X42Y145/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y145/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y145/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X42Y145/INT_L.NN2END1->>BYP_ALT4 INT_L_X42Y145/INT_L.NN2END1->>EE2BEG1 INT_L_X42Y145/INT_L.NN2END1->>NR1BEG1 INT_L_X42Y145/INT_L.NN2END1->>SR1BEG1 INT_L_X42Y145/INT_L.NN2END1->>WR1BEG2 INT_L_X42Y146/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y146/INT_L.NR1END1->>BYP_ALT5 INT_L_X42Y146/INT_L.NR1END1->>NR1BEG1 INT_L_X42Y146/INT_L.NR1END1->>NW2BEG1 INT_L_X42Y147/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y147/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y147/INT_L.NR1END1->>BYP_ALT4 INT_L_X42Y147/INT_L.NR1END1->>BYP_ALT5 INT_L_X42Y147/INT_L.NR1END1->>WR1BEG2 INT_L_X42Y148/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y148/INT_L.WR1END2->>BYP_ALT5 INT_L_X42Y148/INT_L.WR1END2->>NL1BEG1 INT_L_X42Y149/INT_L.BYP_ALT4->>BYP_L4 INT_L_X42Y149/INT_L.BYP_ALT5->>BYP_L5 INT_L_X42Y149/INT_L.NL1END1->>BYP_ALT4 INT_L_X42Y149/INT_L.NL1END1->>WR1BEG2 INT_L_X42Y149/INT_L.WR1END2->>BYP_ALT5 INT_L_X42Y149/INT_L.WR1END2->>WL1BEG0 INT_L_X44Y145/INT_L.EE2END1->>WR1BEG2 INT_L_X46Y140/INT_L.NE2END_S3_0->>IMUX_L47 INT_L_X46Y140/INT_L.SR1END2->>WL1BEG1 INT_L_X46Y141/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y141/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y141/INT_L.SW2END1->>BYP_ALT4 INT_L_X46Y141/INT_L.SW2END1->>BYP_ALT5 INT_L_X46Y141/INT_L.SW2END1->>SR1BEG2 INT_L_X46Y142/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y142/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y142/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X46Y142/INT_L.SR1END2->>FAN_ALT5 INT_L_X46Y142/INT_L.SR1END2->>IMUX_L45 INT_L_X46Y143/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y143/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y143/INT_L.WL1END1->>BYP_ALT4 INT_L_X46Y143/INT_L.WL1END1->>BYP_ALT5 INT_L_X46Y143/INT_L.WL1END1->>SR1BEG2 INT_L_X46Y145/INT_L.SW2END1->>NL1BEG1 INT_L_X46Y145/INT_L.SW2END1->>SE2BEG1 INT_L_X46Y146/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y146/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y146/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y146/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X46Y146/INT_L.NL1END1->>BYP_ALT4 INT_L_X46Y147/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y147/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y147/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y147/INT_L.FAN_BOUNCE7->>BYP_ALT4 INT_L_X46Y147/INT_L.WR1END2->>BYP_ALT5 INT_L_X46Y147/INT_L.WR1END2->>FAN_ALT7 INT_L_X46Y147/INT_L.WR1END2->>NL1BEG1 INT_L_X46Y148/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y148/INT_L.NL1END1->>NN2BEG1 INT_L_X46Y148/INT_L.NL1END1->>NR1BEG1 INT_L_X46Y148/INT_L.WR1END2->>BYP_ALT5 INT_L_X46Y149/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y149/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y149/INT_L.NR1END1->>BYP_ALT4 INT_L_X46Y149/INT_L.NR1END1->>BYP_ALT5 INT_L_X46Y150/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y150/INT_L.NN2END1->>BYP_ALT4 INT_L_X46Y150/INT_L.NN2END1->>NE2BEG1 INT_L_X46Y150/INT_L.NN2END1->>NR1BEG1 INT_L_X46Y150/INT_L.NN2END1->>WR1BEG2 INT_L_X46Y151/INT_L.BYP_ALT5->>BYP_L5 INT_L_X46Y151/INT_L.NR1END1->>BYP_ALT5 INT_L_X46Y151/INT_L.NR1END1->>NR1BEG1 INT_L_X46Y151/INT_L.NR1END1->>WR1BEG2 INT_L_X46Y152/INT_L.BYP_ALT4->>BYP_L4 INT_L_X46Y152/INT_L.NR1END1->>BYP_ALT4 INT_R_X37Y142/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y142/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y142/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y142/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X37Y142/INT_R.WW2END1->>BYP_ALT5 INT_R_X37Y142/INT_R.WW2END1->>FAN_ALT7 INT_R_X37Y144/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y144/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y144/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y144/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X37Y144/INT_R.WW2END1->>BYP_ALT5 INT_R_X37Y144/INT_R.WW2END1->>FAN_ALT7 INT_R_X37Y144/INT_R.WW2END1->>NL1BEG1 INT_R_X37Y145/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y145/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y145/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y145/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X37Y145/INT_R.NL1END1->>BYP_ALT4 INT_R_X37Y145/INT_R.NL1END1->>NN2BEG1 INT_R_X37Y147/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y147/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y147/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y147/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X37Y147/INT_R.NN2END1->>BYP_ALT4 INT_R_X37Y147/INT_R.NN2END1->>WR1BEG2 INT_R_X37Y149/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y149/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y149/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y149/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X37Y149/INT_R.WW2END1->>BYP_ALT5 INT_R_X37Y149/INT_R.WW2END1->>FAN_ALT7 INT_R_X37Y150/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y150/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y150/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y150/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X37Y150/INT_R.WW2END1->>BYP_ALT5 INT_R_X37Y150/INT_R.WW2END1->>FAN_ALT7 INT_R_X37Y150/INT_R.WW2END1->>SW2BEG1 INT_R_X37Y151/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y151/INT_R.WL1END1->>BYP_ALT4 INT_R_X37Y151/INT_R.WL1END1->>NL1BEG1 INT_R_X37Y152/INT_R.BYP_ALT4->>BYP4 INT_R_X37Y152/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X37Y152/INT_R.BYP_ALT5->>BYP5 INT_R_X37Y152/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X37Y152/INT_R.NL1END1->>BYP_ALT4 INT_R_X37Y152/INT_R.NL1END1->>WR1BEG2 INT_R_X39Y142/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y142/INT_R.SS2END1->>BYP_ALT5 INT_R_X39Y142/INT_R.SS2END1->>WW2BEG1 INT_R_X39Y144/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y144/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y144/INT_R.SL1END1->>BYP_ALT4 INT_R_X39Y144/INT_R.SL1END1->>BYP_ALT5 INT_R_X39Y144/INT_R.SL1END1->>SS2BEG1 INT_R_X39Y144/INT_R.SL1END1->>WW2BEG1 INT_R_X39Y145/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y145/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y145/INT_R.SL1END1->>BYP_ALT4 INT_R_X39Y145/INT_R.SL1END1->>BYP_ALT5 INT_R_X39Y145/INT_R.SL1END1->>SL1BEG1 INT_R_X39Y146/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y146/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y146/INT_R.SR1END1->>BYP_ALT5 INT_R_X39Y146/INT_R.SW2END1->>BYP_ALT4 INT_R_X39Y146/INT_R.SW2END1->>SL1BEG1 INT_R_X39Y147/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y147/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y147/INT_R.WW2END0->>BYP_ALT4 INT_R_X39Y147/INT_R.WW2END0->>SR1BEG1 INT_R_X39Y147/INT_R.WW2END1->>BYP_ALT5 INT_R_X39Y147/INT_R.WW2END1->>NL1BEG1 INT_R_X39Y148/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y148/INT_R.NL1END1->>BYP_ALT4 INT_R_X39Y149/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y149/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y149/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y149/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X39Y149/INT_R.WR1END2->>BYP_ALT5 INT_R_X39Y149/INT_R.WR1END2->>FAN_ALT7 INT_R_X39Y149/INT_R.WR1END2->>WW2BEG1 INT_R_X39Y150/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y150/INT_R.WR1END2->>BYP_ALT5 INT_R_X39Y150/INT_R.WR1END2->>NL1BEG1 INT_R_X39Y150/INT_R.WR1END2->>WW2BEG1 INT_R_X39Y151/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y151/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y151/INT_R.NL1END1->>BYP_ALT4 INT_R_X39Y151/INT_R.NL1END1->>NR1BEG1 INT_R_X39Y151/INT_R.NW2END2->>BYP_ALT5 INT_R_X39Y151/INT_R.NW2END2->>WL1BEG0 INT_R_X39Y151/INT_R.NW2END2->>WR1BEG3 INT_R_X39Y152/INT_R.BYP_ALT4->>BYP4 INT_R_X39Y152/INT_R.NR1END1->>BYP_ALT4 INT_R_X39Y152/INT_R.NR1END1->>NR1BEG1 INT_R_X39Y153/INT_R.BYP_ALT5->>BYP5 INT_R_X39Y153/INT_R.NR1END1->>BYP_ALT5 INT_R_X41Y141/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X41Y143/INT_R.NN2END0->>EE2BEG0 INT_R_X41Y143/INT_R.NN2END0->>WR1BEG1 INT_R_X41Y145/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y145/INT_R.WR1END2->>BYP_ALT5 INT_R_X41Y147/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y147/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y147/INT_R.NW2END1->>BYP_ALT4 INT_R_X41Y147/INT_R.NW2END1->>WR1BEG2 INT_R_X41Y147/INT_R.NW2END1->>WW2BEG0 INT_R_X41Y147/INT_R.WR1END2->>BYP_ALT5 INT_R_X41Y147/INT_R.WR1END2->>NL1BEG1 INT_R_X41Y147/INT_R.WR1END2->>SW2BEG1 INT_R_X41Y147/INT_R.WR1END2->>WW2BEG1 INT_R_X41Y148/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y148/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X41Y148/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y148/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X41Y148/INT_R.NL1END1->>BYP_ALT4 INT_R_X41Y148/INT_R.NL1END1->>NR1BEG1 INT_R_X41Y148/INT_R.NL1END1->>WR1BEG2 INT_R_X41Y149/INT_R.BYP_ALT4->>BYP4 INT_R_X41Y149/INT_R.BYP_ALT5->>BYP5 INT_R_X41Y149/INT_R.NR1END1->>BYP_ALT4 INT_R_X41Y149/INT_R.WL1END0->>NW2BEG1 INT_R_X41Y149/INT_R.WR1END2->>BYP_ALT5 INT_R_X41Y149/INT_R.WR1END2->>NW2BEG2 INT_R_X43Y143/INT_R.EE2END0->>SE6BEG0 INT_R_X43Y143/INT_R.EE2END0->>WR1BEG1 INT_R_X43Y144/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y144/INT_R.WW2END1->>BYP_ALT5 INT_R_X43Y145/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y145/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y145/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y145/INT_R.FAN_BOUNCE7->>BYP_ALT4 INT_R_X43Y145/INT_R.WR1END2->>BYP_ALT5 INT_R_X43Y145/INT_R.WR1END2->>FAN_ALT7 INT_R_X43Y145/INT_R.WR1END2->>NL1BEG1 INT_R_X43Y146/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y146/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y146/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y146/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X43Y146/INT_R.NL1END1->>BYP_ALT4 INT_R_X43Y146/INT_R.NL1END1->>EE2BEG1 INT_R_X43Y146/INT_R.NL1END1->>NR1BEG1 INT_R_X43Y147/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y147/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y147/INT_R.NR1END1->>BYP_ALT4 INT_R_X43Y147/INT_R.NR1END1->>BYP_ALT5 INT_R_X43Y147/INT_R.NR1END1->>NR1BEG1 INT_R_X43Y148/INT_R.BYP_ALT5->>BYP5 INT_R_X43Y148/INT_R.NR1END1->>BYP_ALT5 INT_R_X43Y148/INT_R.NR1END1->>EE2BEG1 INT_R_X43Y148/INT_R.NR1END1->>NR1BEG1 INT_R_X43Y148/INT_R.NR1END1->>WR1BEG2 INT_R_X43Y149/INT_R.BYP_ALT4->>BYP4 INT_R_X43Y149/INT_R.NR1END1->>BYP_ALT4 INT_R_X43Y149/INT_R.NR1END1->>WR1BEG2 INT_R_X45Y139/INT_R.SE6END0->>NR1BEG0 INT_R_X45Y140/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y140/INT_R.NR1END0->>IMUX9 INT_R_X45Y140/INT_R.NR1END0->>NE2BEG0 INT_R_X45Y140/INT_R.WL1END1->>BYP_ALT4 INT_R_X45Y144/INT_R.SL1END1->>WW2BEG1 INT_R_X45Y145/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y145/INT_R.SL1END1->>BYP_ALT5 INT_R_X45Y145/INT_R.SL1END1->>SL1BEG1 INT_R_X45Y146/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y146/INT_R.EE2END1->>BYP_ALT4 INT_R_X45Y146/INT_R.EE2END1->>NR1BEG1 INT_R_X45Y146/INT_R.EE2END1->>SL1BEG1 INT_R_X45Y147/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y147/INT_R.NR1END1->>BYP_ALT5 INT_R_X45Y147/INT_R.NR1END1->>EE2BEG1 INT_R_X45Y148/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y148/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y148/INT_R.EE2END1->>BYP_ALT4 INT_R_X45Y148/INT_R.EE2END1->>BYP_ALT5 INT_R_X45Y150/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y150/INT_R.WR1END2->>BYP_ALT5 INT_R_X45Y150/INT_R.WR1END2->>NL1BEG1 INT_R_X45Y151/INT_R.BYP_ALT4->>BYP4 INT_R_X45Y151/INT_R.BYP_ALT5->>BYP5 INT_R_X45Y151/INT_R.NL1END1->>BYP_ALT4 INT_R_X45Y151/INT_R.WR1END2->>BYP_ALT5 INT_R_X47Y141/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y141/INT_R.SL1END1->>BYP_ALT4 INT_R_X47Y141/INT_R.SL1END1->>IMUX19 INT_R_X47Y142/INT_R.BYP_ALT5->>BYP5 INT_R_X47Y142/INT_R.SS2END1->>BYP_ALT5 INT_R_X47Y142/INT_R.SS2END1->>NR1BEG1 INT_R_X47Y142/INT_R.SS2END1->>SL1BEG1 INT_R_X47Y142/INT_R.SS2END1->>SW2BEG1 INT_R_X47Y143/INT_R.NR1END1->>IMUX42 INT_R_X47Y143/INT_R.SR1END2->>WL1BEG1 INT_R_X47Y144/INT_R.SE2END1->>IMUX35 INT_R_X47Y144/INT_R.SE2END1->>SS2BEG1 INT_R_X47Y144/INT_R.SS2END1->>SR1BEG2 INT_R_X47Y146/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y146/INT_R.SL1END1->>BYP_ALT4 INT_R_X47Y146/INT_R.SL1END1->>SS2BEG1 INT_R_X47Y146/INT_R.SL1END1->>SW2BEG1 INT_R_X47Y147/INT_R.EE2END1->>NR1BEG1 INT_R_X47Y147/INT_R.EE2END1->>SL1BEG1 INT_R_X47Y147/INT_R.EE2END1->>WR1BEG2 INT_R_X47Y148/INT_R.NR1END1->>WR1BEG2 INT_R_X47Y151/INT_R.BYP_ALT4->>BYP4 INT_R_X47Y151/INT_R.NE2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 127, 

syncrregs.r_reg[haddr_n_0_][4] - 
wires: BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_WW2A0 BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_SW2A0 BRAM_INT_INTERFACE_L_X38Y152/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X44Y144/INT_INTERFACE_SE4BEG2 BRAM_INT_INTERFACE_L_X44Y148/INT_INTERFACE_EE2BEG2 BRAM_L_X38Y140/BRAM_WW2A0_2 BRAM_L_X38Y145/BRAM_SW2A0_1 BRAM_L_X38Y150/BRAM_WW2A1_2 BRAM_L_X44Y140/BRAM_SE4BEG2_4 BRAM_L_X44Y145/BRAM_EE2BEG2_3 BRKH_INT_X36Y149/BRKH_INT_SS2END2 BRKH_INT_X40Y149/BRKH_INT_NN2BEG1 BRKH_INT_X45Y149/BRKH_INT_NN2A2 CLBLL_L_X40Y142/CLBLL_LL_AQ CLBLL_L_X40Y142/CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y142/CLBLL_WW2A0 CLBLL_L_X40Y143/CLBLL_NW2A0 CLBLL_L_X40Y144/CLBLL_NE2A3 CLBLL_L_X40Y145/CLBLL_IMUX29 CLBLL_L_X40Y145/CLBLL_LL_C2 CLBLL_L_X40Y146/CLBLL_IMUX24 CLBLL_L_X40Y146/CLBLL_IMUX7 CLBLL_L_X40Y146/CLBLL_LL_A1 CLBLL_L_X40Y146/CLBLL_LL_B5 CLBLL_L_X40Y148/CLBLL_SW2A0 CLBLL_L_X40Y149/CLBLL_IMUX10 CLBLL_L_X40Y149/CLBLL_IMUX25 CLBLL_L_X40Y149/CLBLL_L_A4 CLBLL_L_X40Y149/CLBLL_L_B5 CLBLL_L_X40Y152/CLBLL_NW2A1 CLBLL_L_X42Y144/CLBLL_EE2BEG2 CLBLL_L_X42Y146/CLBLL_EE2A3 CLBLL_L_X42Y146/CLBLL_IMUX12 CLBLL_L_X42Y146/CLBLL_IMUX2 CLBLL_L_X42Y146/CLBLL_LL_A2 CLBLL_L_X42Y146/CLBLL_LL_B6 CLBLL_L_X42Y148/CLBLL_IMUX7 CLBLL_L_X42Y148/CLBLL_LL_A1 CLBLL_L_X42Y149/CLBLL_WR1END0 CLBLL_R_X45Y140/CLBLL_EL1BEG1 CLBLL_R_X45Y140/CLBLL_IMUX37 CLBLL_R_X45Y140/CLBLL_IMUX5 CLBLL_R_X45Y140/CLBLL_L_A6 CLBLL_R_X45Y140/CLBLL_L_D4 CLBLL_R_X45Y140/CLBLL_SW2A2 CLBLL_R_X45Y142/CLBLL_ER1BEG3 CLBLL_R_X45Y146/CLBLL_IMUX30 CLBLL_R_X45Y146/CLBLL_L_C5 CLBLL_R_X45Y147/CLBLL_ER1BEG3 CLBLL_R_X45Y147/CLBLL_IMUX11 CLBLL_R_X45Y147/CLBLL_LL_A4 CLBLL_R_X45Y151/CLBLL_NE2A2 CLBLM_L_X34Y146/CLBLM_IMUX5 CLBLM_L_X34Y146/CLBLM_L_A6 CLBLM_L_X34Y149/CLBLM_IMUX5 CLBLM_L_X34Y149/CLBLM_L_A6 CLBLM_L_X36Y142/CLBLM_IMUX2 CLBLM_L_X36Y142/CLBLM_M_A2 CLBLM_L_X36Y145/CLBLM_IMUX21 CLBLM_L_X36Y145/CLBLM_L_C4 CLBLM_L_X36Y146/CLBLM_WR1END1 CLBLM_L_X36Y149/CLBLM_IMUX9 CLBLM_L_X36Y149/CLBLM_L_A5 CLBLM_L_X36Y149/CLBLM_WW2A2 CLBLM_L_X36Y150/CLBLM_IMUX4 CLBLM_L_X36Y150/CLBLM_M_A6 CLBLM_L_X36Y152/CLBLM_IMUX4 CLBLM_L_X36Y152/CLBLM_M_A6 CLBLM_L_X46Y140/CLBLM_EL1BEG1 CLBLM_L_X46Y140/CLBLM_IMUX22 CLBLM_L_X46Y140/CLBLM_IMUX33 CLBLM_L_X46Y140/CLBLM_IMUX44 CLBLM_L_X46Y140/CLBLM_L_C1 CLBLM_L_X46Y140/CLBLM_M_C3 CLBLM_L_X46Y140/CLBLM_M_D4 CLBLM_L_X46Y140/CLBLM_SW2A2 CLBLM_L_X46Y142/CLBLM_ER1BEG3 CLBLM_L_X46Y142/CLBLM_IMUX31 CLBLM_L_X46Y142/CLBLM_M_C5 CLBLM_L_X46Y147/CLBLM_ER1BEG3 CLBLM_L_X46Y148/CLBLM_IMUX8 CLBLM_L_X46Y148/CLBLM_M_A5 CLBLM_L_X46Y151/CLBLM_IMUX27 CLBLM_L_X46Y151/CLBLM_IMUX4 CLBLM_L_X46Y151/CLBLM_M_A6 CLBLM_L_X46Y151/CLBLM_M_B4 CLBLM_L_X46Y151/CLBLM_NE2A2 CLBLM_R_X37Y142/CLBLM_WW2A0 CLBLM_R_X37Y146/CLBLM_IMUX32 CLBLM_R_X37Y146/CLBLM_M_C1 CLBLM_R_X37Y146/CLBLM_SW2A0 CLBLM_R_X37Y151/CLBLM_IMUX0 CLBLM_R_X37Y151/CLBLM_L_A3 CLBLM_R_X37Y152/CLBLM_WW2A1 CLBLM_R_X39Y142/CLBLM_WW2A0 CLBLM_R_X39Y143/CLBLM_IMUX30 CLBLM_R_X39Y143/CLBLM_L_C5 CLBLM_R_X39Y143/CLBLM_NW2A0 CLBLM_R_X39Y144/CLBLM_NE2A3 CLBLM_R_X39Y148/CLBLM_IMUX10 CLBLM_R_X39Y148/CLBLM_L_A4 CLBLM_R_X39Y148/CLBLM_SW2A0 CLBLM_R_X39Y152/CLBLM_IMUX9 CLBLM_R_X39Y152/CLBLM_L_A5 CLBLM_R_X39Y152/CLBLM_NW2A1 CLBLM_R_X41Y144/CLBLM_EE2BEG2 CLBLM_R_X41Y144/CLBLM_IMUX20 CLBLM_R_X41Y144/CLBLM_L_C2 CLBLM_R_X41Y146/CLBLM_EE2A3 CLBLM_R_X41Y149/CLBLM_WR1END0 CLBLM_R_X43Y144/CLBLM_IMUX29 CLBLM_R_X43Y144/CLBLM_M_C2 CLBLM_R_X43Y144/CLBLM_SE4BEG2 CLBLM_R_X43Y148/CLBLM_EE2BEG2 CLBLM_R_X43Y148/CLBLM_IMUX4 CLBLM_R_X43Y148/CLBLM_M_A6 CLBLM_R_X47Y141/CLBLM_IMUX6 CLBLM_R_X47Y141/CLBLM_L_A1 CLBLM_R_X47Y143/CLBLM_IMUX21 CLBLM_R_X47Y143/CLBLM_L_C4 DSP_R_X35Y145/DSP_WR1END1_1 DSP_R_X35Y145/DSP_WW2A2_4 INT_INTERFACE_R_X35Y146/INT_INTERFACE_WR1END1 INT_INTERFACE_R_X35Y149/INT_INTERFACE_WW2A2 INT_L_X34Y146/IMUX_L5 INT_L_X34Y146/WR1END2 INT_L_X34Y149/IMUX_L5 INT_L_X34Y149/WW2END2 INT_L_X36Y142/IMUX_L2 INT_L_X36Y142/WW2END0 INT_L_X36Y145/FAN_ALT3 INT_L_X36Y145/FAN_BOUNCE3 INT_L_X36Y145/IMUX_L21 INT_L_X36Y145/WL1END3 INT_L_X36Y146/WL1END_N1_3 INT_L_X36Y146/WR1BEG1 INT_L_X36Y149/FAN_ALT5 INT_L_X36Y149/FAN_BOUNCE5 INT_L_X36Y149/IMUX_L9 INT_L_X36Y149/SS2END2 INT_L_X36Y149/WW2BEG2 INT_L_X36Y150/ER1BEG3 INT_L_X36Y150/IMUX_L4 INT_L_X36Y150/SL1END2 INT_L_X36Y150/SS2A2 INT_L_X36Y151/SL1BEG2 INT_L_X36Y151/SR1END2 INT_L_X36Y151/SS2BEG2 INT_L_X36Y152/IMUX_L4 INT_L_X36Y152/SR1BEG2 INT_L_X36Y152/WW2END1 INT_L_X38Y142/WW2BEG0 INT_L_X38Y142/WW2END0 INT_L_X38Y146/SW2A0 INT_L_X38Y147/SW2BEG0 INT_L_X38Y147/SW2END0 INT_L_X38Y152/WR1END2 INT_L_X38Y152/WW2BEG1 INT_L_X40Y142/LOGIC_OUTS_L4 INT_L_X40Y142/NW2BEG0 INT_L_X40Y142/WW2BEG0 INT_L_X40Y143/NW2A0 INT_L_X40Y144/EL1BEG2 INT_L_X40Y144/NE2END3 INT_L_X40Y144/NN2BEG3 INT_L_X40Y145/FAN_ALT3 INT_L_X40Y145/FAN_BOUNCE3 INT_L_X40Y145/IMUX_L29 INT_L_X40Y145/NN2A3 INT_L_X40Y145/SR1END3 INT_L_X40Y146/EE2BEG3 INT_L_X40Y146/IMUX_L24 INT_L_X40Y146/IMUX_L7 INT_L_X40Y146/NN2END3 INT_L_X40Y146/SR1BEG3 INT_L_X40Y146/SR1END_N3_3 INT_L_X40Y148/SW2A0 INT_L_X40Y149/IMUX_L10 INT_L_X40Y149/IMUX_L25 INT_L_X40Y149/NN2BEG1 INT_L_X40Y149/SW2BEG0 INT_L_X40Y149/WR1END1 INT_L_X40Y150/NN2A1 INT_L_X40Y151/NN2END1 INT_L_X40Y151/NW2BEG1 INT_L_X40Y152/NW2A1 INT_L_X42Y144/EE2A2 INT_L_X42Y146/EE2END3 INT_L_X42Y146/FAN_ALT1 INT_L_X42Y146/FAN_BOUNCE1 INT_L_X42Y146/IMUX_L12 INT_L_X42Y146/IMUX_L2 INT_L_X42Y146/NN2BEG3 INT_L_X42Y147/NN2A3 INT_L_X42Y148/EL1BEG2 INT_L_X42Y148/IMUX_L7 INT_L_X42Y148/NN2END3 INT_L_X42Y148/WR1BEG_S0 INT_L_X42Y149/WR1BEG0 INT_L_X44Y140/SE6E2 INT_L_X44Y141/SE6D2 INT_L_X44Y142/SE6C2 INT_L_X44Y143/SE6B2 INT_L_X44Y144/SE6A2 INT_L_X44Y146/ER1BEG3 INT_L_X44Y146/SW2END2 INT_L_X44Y148/EE2A2 INT_L_X46Y140/BYP_ALT4 INT_L_X46Y140/BYP_BOUNCE4 INT_L_X46Y140/EL1END1 INT_L_X46Y140/IMUX_L22 INT_L_X46Y140/IMUX_L33 INT_L_X46Y140/IMUX_L44 INT_L_X46Y140/SW2A2 INT_L_X46Y141/SE2A3 INT_L_X46Y141/SW2BEG2 INT_L_X46Y141/WL1END2 INT_L_X46Y142/ER1END3 INT_L_X46Y142/IMUX_L31 INT_L_X46Y142/NR1BEG3 INT_L_X46Y142/SE2BEG3 INT_L_X46Y143/EL1BEG2 INT_L_X46Y143/ER1END_N3_3 INT_L_X46Y143/NR1END3 INT_L_X46Y147/ER1END3 INT_L_X46Y148/ER1END_N3_3 INT_L_X46Y148/IMUX_L8 INT_L_X46Y151/IMUX_L27 INT_L_X46Y151/IMUX_L4 INT_L_X46Y151/NE2END2 INT_R_X35Y146/WR1BEG2 INT_R_X35Y146/WR1END1 INT_R_X35Y149/WW2A2 INT_R_X37Y142/WW2A0 INT_R_X37Y145/WL1BEG3 INT_R_X37Y146/IMUX32 INT_R_X37Y146/SW2END0 INT_R_X37Y146/WL1BEG_N3 INT_R_X37Y150/ER1END3 INT_R_X37Y151/ER1END_N3_3 INT_R_X37Y151/IMUX0 INT_R_X37Y152/WW2A1 INT_R_X39Y142/NW2END_S0_0 INT_R_X39Y142/WW2A0 INT_R_X39Y143/IMUX30 INT_R_X39Y143/NE2BEG3 INT_R_X39Y143/NL1BEG_N3 INT_R_X39Y143/NW2END0 INT_R_X39Y144/NE2A3 INT_R_X39Y147/SW2A0 INT_R_X39Y148/IMUX10 INT_R_X39Y148/SW2BEG0 INT_R_X39Y148/SW2END0 INT_R_X39Y152/IMUX9 INT_R_X39Y152/NW2END1 INT_R_X39Y152/WR1BEG2 INT_R_X41Y144/EE2BEG2 INT_R_X41Y144/EL1END2 INT_R_X41Y144/IMUX20 INT_R_X41Y146/EE2A3 INT_R_X41Y148/WR1END_S1_0 INT_R_X41Y149/WR1BEG1 INT_R_X41Y149/WR1END0 INT_R_X43Y144/EE2END2 INT_R_X43Y144/IMUX29 INT_R_X43Y144/SE6BEG2 INT_R_X43Y148/EE2BEG2 INT_R_X43Y148/EL1END2 INT_R_X43Y148/IMUX4 INT_R_X45Y140/EL1BEG1 INT_R_X45Y140/IMUX37 INT_R_X45Y140/IMUX5 INT_R_X45Y140/SE6END2 INT_R_X45Y140/SW2END2 INT_R_X45Y142/ER1BEG3 INT_R_X45Y142/SS6END2 INT_R_X45Y143/SS6E2 INT_R_X45Y144/SS6D2 INT_R_X45Y145/SS6C2 INT_R_X45Y146/ER1END3 INT_R_X45Y146/IMUX30 INT_R_X45Y146/SS6B2 INT_R_X45Y146/SW2A2 INT_R_X45Y147/ER1BEG3 INT_R_X45Y147/ER1END_N3_3 INT_R_X45Y147/FAN_ALT5 INT_R_X45Y147/FAN_BOUNCE5 INT_R_X45Y147/IMUX11 INT_R_X45Y147/SL1END2 INT_R_X45Y147/SS6A2 INT_R_X45Y147/SW2BEG2 INT_R_X45Y148/EE2END2 INT_R_X45Y148/NN2BEG2 INT_R_X45Y148/SL1BEG2 INT_R_X45Y148/SS6BEG2 INT_R_X45Y149/NN2A2 INT_R_X45Y150/NE2BEG2 INT_R_X45Y150/NN2END2 INT_R_X45Y151/NE2A2 INT_R_X47Y141/IMUX6 INT_R_X47Y141/SE2END3 INT_R_X47Y141/WL1BEG2 INT_R_X47Y143/EL1END2 INT_R_X47Y143/IMUX21 VBRK_X113Y146/VBRK_EL1BEG1 VBRK_X113Y146/VBRK_SW2A2 VBRK_X113Y148/VBRK_ER1BEG3 VBRK_X113Y153/VBRK_ER1BEG3 VBRK_X113Y158/VBRK_NE2A2 VBRK_X89Y152/VBRK_WR1END1 VBRK_X89Y155/VBRK_WW2A2 VBRK_X99Y148/VBRK_WW2A0 VBRK_X99Y149/VBRK_NW2A0 VBRK_X99Y150/VBRK_NE2A3 VBRK_X99Y154/VBRK_SW2A0 VBRK_X99Y159/VBRK_NW2A1 
pips: CLBLL_L_X40Y142/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X34Y146/INT_L.WR1END2->>IMUX_L5 INT_L_X34Y149/INT_L.WW2END2->>IMUX_L5 INT_L_X36Y142/INT_L.WW2END0->>IMUX_L2 INT_L_X36Y145/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X36Y145/INT_L.FAN_BOUNCE3->>IMUX_L21 INT_L_X36Y145/INT_L.WL1END3->>FAN_ALT3 INT_L_X36Y146/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X36Y149/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y149/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X36Y149/INT_L.SS2END2->>FAN_ALT5 INT_L_X36Y149/INT_L.SS2END2->>WW2BEG2 INT_L_X36Y150/INT_L.SL1END2->>ER1BEG3 INT_L_X36Y150/INT_L.SL1END2->>IMUX_L4 INT_L_X36Y151/INT_L.SR1END2->>SL1BEG2 INT_L_X36Y151/INT_L.SR1END2->>SS2BEG2 INT_L_X36Y152/INT_L.WW2END1->>IMUX_L4 INT_L_X36Y152/INT_L.WW2END1->>SR1BEG2 INT_L_X38Y142/INT_L.WW2END0->>WW2BEG0 INT_L_X38Y147/INT_L.SW2END0->>SW2BEG0 INT_L_X38Y152/INT_L.WR1END2->>WW2BEG1 INT_L_X40Y142/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X40Y142/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X40Y144/INT_L.NE2END3->>EL1BEG2 INT_L_X40Y144/INT_L.NE2END3->>NN2BEG3 INT_L_X40Y145/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y145/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X40Y145/INT_L.SR1END3->>FAN_ALT3 INT_L_X40Y146/INT_L.NN2END3->>EE2BEG3 INT_L_X40Y146/INT_L.NN2END3->>IMUX_L7 INT_L_X40Y146/INT_L.NN2END3->>SR1BEG3 INT_L_X40Y146/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X40Y149/INT_L.WR1END1->>IMUX_L10 INT_L_X40Y149/INT_L.WR1END1->>IMUX_L25 INT_L_X40Y149/INT_L.WR1END1->>NN2BEG1 INT_L_X40Y149/INT_L.WR1END1->>SW2BEG0 INT_L_X40Y151/INT_L.NN2END1->>NW2BEG1 INT_L_X42Y146/INT_L.EE2END3->>FAN_ALT1 INT_L_X42Y146/INT_L.EE2END3->>NN2BEG3 INT_L_X42Y146/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X42Y146/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X42Y146/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X42Y148/INT_L.NN2END3->>EL1BEG2 INT_L_X42Y148/INT_L.NN2END3->>IMUX_L7 INT_L_X42Y148/INT_L.NN2END3->>WR1BEG_S0 INT_L_X44Y146/INT_L.SW2END2->>ER1BEG3 INT_L_X46Y140/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y140/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X46Y140/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X46Y140/INT_L.EL1END1->>BYP_ALT4 INT_L_X46Y140/INT_L.EL1END1->>IMUX_L33 INT_L_X46Y141/INT_L.WL1END2->>SW2BEG2 INT_L_X46Y142/INT_L.ER1END3->>IMUX_L31 INT_L_X46Y142/INT_L.ER1END3->>NR1BEG3 INT_L_X46Y142/INT_L.ER1END3->>SE2BEG3 INT_L_X46Y143/INT_L.NR1END3->>EL1BEG2 INT_L_X46Y148/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X46Y151/INT_L.NE2END2->>IMUX_L27 INT_L_X46Y151/INT_L.NE2END2->>IMUX_L4 INT_R_X35Y146/INT_R.WR1END1->>WR1BEG2 INT_R_X37Y146/INT_R.SW2END0->>IMUX32 INT_R_X37Y146/INT_R.SW2END0->>WL1BEG_N3 INT_R_X37Y151/INT_R.ER1END_N3_3->>IMUX0 INT_R_X39Y143/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y143/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X39Y143/INT_R.NW2END0->>NL1BEG_N3 INT_R_X39Y148/INT_R.SW2END0->>IMUX10 INT_R_X39Y148/INT_R.SW2END0->>SW2BEG0 INT_R_X39Y152/INT_R.NW2END1->>IMUX9 INT_R_X39Y152/INT_R.NW2END1->>WR1BEG2 INT_R_X41Y144/INT_R.EL1END2->>EE2BEG2 INT_R_X41Y144/INT_R.EL1END2->>IMUX20 INT_R_X41Y149/INT_R.WR1END0->>WR1BEG1 INT_R_X43Y144/INT_R.EE2END2->>IMUX29 INT_R_X43Y144/INT_R.EE2END2->>SE6BEG2 INT_R_X43Y148/INT_R.EL1END2->>EE2BEG2 INT_R_X43Y148/INT_R.EL1END2->>IMUX4 INT_R_X45Y140/INT_R.SE6END2->>EL1BEG1 INT_R_X45Y140/INT_R.SW2END2->>IMUX37 INT_R_X45Y140/INT_R.SW2END2->>IMUX5 INT_R_X45Y142/INT_R.SS6END2->>ER1BEG3 INT_R_X45Y146/INT_R.ER1END3->>IMUX30 INT_R_X45Y147/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y147/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X45Y147/INT_R.SL1END2->>ER1BEG3 INT_R_X45Y147/INT_R.SL1END2->>FAN_ALT5 INT_R_X45Y147/INT_R.SL1END2->>SW2BEG2 INT_R_X45Y148/INT_R.EE2END2->>NN2BEG2 INT_R_X45Y148/INT_R.EE2END2->>SL1BEG2 INT_R_X45Y148/INT_R.EE2END2->>SS6BEG2 INT_R_X45Y150/INT_R.NN2END2->>NE2BEG2 INT_R_X47Y141/INT_R.SE2END3->>IMUX6 INT_R_X47Y141/INT_R.SE2END3->>WL1BEG2 INT_R_X47Y143/INT_R.EL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

sel0[5] - 
wires: CLBLL_R_X45Y140/CLBLL_EL1BEG0 CLBLL_R_X45Y140/CLBLL_IMUX19 CLBLL_R_X45Y140/CLBLL_IMUX3 CLBLL_R_X45Y140/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y140/CLBLL_L_A2 CLBLL_R_X45Y140/CLBLL_L_B2 CLBLL_R_X45Y140/CLBLL_L_BQ CLBLM_L_X46Y140/CLBLM_EL1BEG0 CLBLM_L_X46Y140/CLBLM_IMUX32 CLBLM_L_X46Y140/CLBLM_IMUX40 CLBLM_L_X46Y140/CLBLM_M_C1 CLBLM_L_X46Y140/CLBLM_M_D1 INT_L_X46Y139/EL1END_S3_0 INT_L_X46Y140/EL1END0 INT_L_X46Y140/IMUX_L32 INT_L_X46Y140/IMUX_L40 INT_R_X45Y140/EL1BEG0 INT_R_X45Y140/IMUX19 INT_R_X45Y140/IMUX3 INT_R_X45Y140/LOGIC_OUTS1 VBRK_X113Y146/VBRK_EL1BEG0 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X45Y140/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X46Y140/INT_L.EL1END0->>IMUX_L32 INT_L_X46Y140/INT_L.EL1END0->>IMUX_L40 INT_R_X45Y140/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X45Y140/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X45Y140/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

sel0[4] - 
wires: CLBLL_R_X45Y140/CLBLL_ER1BEG1 CLBLL_R_X45Y140/CLBLL_IMUX0 CLBLL_R_X45Y140/CLBLL_IMUX16 CLBLL_R_X45Y140/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y140/CLBLL_L_A3 CLBLL_R_X45Y140/CLBLL_L_AQ CLBLL_R_X45Y140/CLBLL_L_B3 CLBLM_L_X46Y140/CLBLM_ER1BEG1 CLBLM_L_X46Y140/CLBLM_IMUX29 CLBLM_L_X46Y140/CLBLM_IMUX43 CLBLM_L_X46Y140/CLBLM_M_C2 CLBLM_L_X46Y140/CLBLM_M_D6 INT_L_X46Y140/BYP_ALT5 INT_L_X46Y140/BYP_BOUNCE5 INT_L_X46Y140/ER1END1 INT_L_X46Y140/IMUX_L29 INT_L_X46Y140/IMUX_L43 INT_R_X45Y140/ER1BEG1 INT_R_X45Y140/IMUX0 INT_R_X45Y140/IMUX16 INT_R_X45Y140/LOGIC_OUTS0 VBRK_X113Y146/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y140/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y140/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y140/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X46Y140/INT_L.ER1END1->>BYP_ALT5 INT_L_X46Y140/INT_L.ER1END1->>IMUX_L43 INT_R_X45Y140/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X45Y140/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X45Y140/INT_R.LOGIC_OUTS0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

sel0[6] - 
wires: CLBLL_R_X45Y139/CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y139/CLBLL_L_AQ CLBLL_R_X45Y140/CLBLL_IMUX10 CLBLL_R_X45Y140/CLBLL_IMUX26 CLBLL_R_X45Y140/CLBLL_L_A4 CLBLL_R_X45Y140/CLBLL_L_B4 CLBLL_R_X45Y140/CLBLL_NE2A0 CLBLL_R_X45Y140/CLBLL_WR1END1 CLBLM_L_X46Y140/CLBLM_IMUX38 CLBLM_L_X46Y140/CLBLM_IMUX46 CLBLM_L_X46Y140/CLBLM_L_D5 CLBLM_L_X46Y140/CLBLM_M_D3 CLBLM_L_X46Y140/CLBLM_NE2A0 CLBLM_L_X46Y140/CLBLM_WR1END1 INT_L_X46Y139/NE2END_S3_0 INT_L_X46Y140/IMUX_L38 INT_L_X46Y140/IMUX_L46 INT_L_X46Y140/NE2END0 INT_L_X46Y140/NL1BEG_N3 INT_L_X46Y140/WR1BEG1 INT_R_X45Y139/LOGIC_OUTS0 INT_R_X45Y139/NE2BEG0 INT_R_X45Y140/IMUX10 INT_R_X45Y140/IMUX26 INT_R_X45Y140/NE2A0 INT_R_X45Y140/WR1END1 VBRK_X113Y146/VBRK_NE2A0 VBRK_X113Y146/VBRK_WR1END1 
pips: CLBLL_R_X45Y139/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X46Y140/INT_L.NE2END0->>NL1BEG_N3 INT_L_X46Y140/INT_L.NE2END0->>WR1BEG1 INT_L_X46Y140/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X46Y140/INT_L.NL1BEG_N3->>IMUX_L46 INT_R_X45Y139/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X45Y140/INT_R.WR1END1->>IMUX10 INT_R_X45Y140/INT_R.WR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

syncrregs.r[hrdatam][31]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][31]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][3]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][4]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][5]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][5]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][6]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][6]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][7]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][7]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][8]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][9]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatam][9]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[0] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_2_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX26 CLBLL_L_X40Y149/CLBLL_LL_BMUX CLBLL_L_X40Y149/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y149/CLBLL_L_B4 INT_L_X40Y149/IMUX_L26 INT_L_X40Y149/LOGIC_OUTS_L21 INT_L_X40Y149/SR1BEG_S0 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_L_X40Y149/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y149/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X40Y149/INT_L.SR1BEG_S0->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_3_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX13 CLBLL_L_X40Y149/CLBLL_L_B6 CLBLM_R_X41Y149/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y149/CLBLM_M_BMUX INT_L_X40Y149/IMUX_L13 INT_L_X40Y149/WL1END2 INT_R_X41Y149/LOGIC_OUTS21 INT_R_X41Y149/WL1BEG2 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_R_X41Y149/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y149/INT_L.WL1END2->>IMUX_L13 INT_R_X41Y149/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_4_n_0 - 
wires: CLBLL_L_X40Y148/CLBLL_LL_BMUX CLBLL_L_X40Y148/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y149/CLBLL_IMUX14 CLBLL_L_X40Y149/CLBLL_L_B1 INT_L_X40Y148/LOGIC_OUTS_L21 INT_L_X40Y148/NR1BEG3 INT_L_X40Y149/IMUX_L14 INT_L_X40Y149/NR1END3 
pips: CLBLL_L_X40Y148/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 INT_L_X40Y148/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X40Y149/INT_L.NR1END3->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_5_n_0 - 
wires: BRKH_INT_X39Y149/BRKH_INT_SW2END3 BRKH_INT_X40Y149/BRKH_INT_SW2A3 CLBLL_L_X40Y149/CLBLL_ER1BEG1 CLBLL_L_X40Y149/CLBLL_IMUX19 CLBLL_L_X40Y149/CLBLL_L_B2 CLBLL_L_X40Y149/CLBLL_SW2A3 CLBLL_L_X40Y150/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y150/CLBLL_L_BMUX CLBLM_R_X39Y149/CLBLM_ER1BEG1 CLBLM_R_X39Y149/CLBLM_SW2A3 INT_L_X40Y149/ER1END1 INT_L_X40Y149/IMUX_L19 INT_L_X40Y149/SW2A3 INT_L_X40Y150/LOGIC_OUTS_L17 INT_L_X40Y150/SW2BEG3 INT_R_X39Y149/ER1BEG1 INT_R_X39Y149/SR1BEG_S0 INT_R_X39Y149/SW2END3 INT_R_X39Y150/SW2END_N0_3 VBRK_X99Y155/VBRK_ER1BEG1 VBRK_X99Y155/VBRK_SW2A3 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X40Y150/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y149/INT_L.ER1END1->>IMUX_L19 INT_L_X40Y150/INT_L.LOGIC_OUTS_L17->>SW2BEG3 INT_R_X39Y149/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X39Y149/INT_R.SW2END3->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[haddr][6]_rep__0_n_0 - 
wires: BRKH_INT_X40Y149/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X40Y149/BRKH_INT_NN2A1 BRKH_INT_X40Y149/BRKH_INT_NN2A3 CLBLL_L_X40Y146/CLBLL_IMUX0 CLBLL_L_X40Y146/CLBLL_IMUX16 CLBLL_L_X40Y146/CLBLL_IMUX23 CLBLL_L_X40Y146/CLBLL_IMUX39 CLBLL_L_X40Y146/CLBLL_L_A3 CLBLL_L_X40Y146/CLBLL_L_B3 CLBLL_L_X40Y146/CLBLL_L_C3 CLBLL_L_X40Y146/CLBLL_L_D3 CLBLL_L_X40Y146/CLBLL_SW2A3 CLBLL_L_X40Y146/CLBLL_WL1END2 CLBLL_L_X40Y146/CLBLL_WR1END3 CLBLL_L_X40Y148/CLBLL_IMUX1 CLBLL_L_X40Y148/CLBLL_IMUX16 CLBLL_L_X40Y148/CLBLL_IMUX17 CLBLL_L_X40Y148/CLBLL_IMUX22 CLBLL_L_X40Y148/CLBLL_IMUX30 CLBLL_L_X40Y148/CLBLL_IMUX38 CLBLL_L_X40Y148/CLBLL_IMUX46 CLBLL_L_X40Y148/CLBLL_IMUX9 CLBLL_L_X40Y148/CLBLL_LL_A3 CLBLL_L_X40Y148/CLBLL_LL_B3 CLBLL_L_X40Y148/CLBLL_LL_C3 CLBLL_L_X40Y148/CLBLL_LL_D3 CLBLL_L_X40Y148/CLBLL_L_A5 CLBLL_L_X40Y148/CLBLL_L_B3 CLBLL_L_X40Y148/CLBLL_L_C5 CLBLL_L_X40Y148/CLBLL_L_D5 CLBLL_L_X40Y149/CLBLL_IMUX22 CLBLL_L_X40Y149/CLBLL_IMUX24 CLBLL_L_X40Y149/CLBLL_IMUX38 CLBLL_L_X40Y149/CLBLL_IMUX8 CLBLL_L_X40Y149/CLBLL_LL_A5 CLBLL_L_X40Y149/CLBLL_LL_B5 CLBLL_L_X40Y149/CLBLL_LL_C3 CLBLL_L_X40Y149/CLBLL_LL_D3 CLBLL_L_X40Y149/CLBLL_NW2A3 CLBLL_L_X40Y149/CLBLL_WR1END0 CLBLL_L_X40Y150/CLBLL_IMUX0 CLBLL_L_X40Y150/CLBLL_IMUX23 CLBLL_L_X40Y150/CLBLL_IMUX25 CLBLL_L_X40Y150/CLBLL_IMUX39 CLBLL_L_X40Y150/CLBLL_L_A3 CLBLL_L_X40Y150/CLBLL_L_B5 CLBLL_L_X40Y150/CLBLL_L_C3 CLBLL_L_X40Y150/CLBLL_L_D3 CLBLL_L_X42Y143/CLBLL_IMUX1 CLBLL_L_X42Y143/CLBLL_IMUX17 CLBLL_L_X42Y143/CLBLL_IMUX22 CLBLL_L_X42Y143/CLBLL_IMUX23 CLBLL_L_X42Y143/CLBLL_IMUX25 CLBLL_L_X42Y143/CLBLL_IMUX38 CLBLL_L_X42Y143/CLBLL_IMUX39 CLBLL_L_X42Y143/CLBLL_IMUX9 CLBLL_L_X42Y143/CLBLL_LL_A3 CLBLL_L_X42Y143/CLBLL_LL_B3 CLBLL_L_X42Y143/CLBLL_LL_C3 CLBLL_L_X42Y143/CLBLL_LL_D3 CLBLL_L_X42Y143/CLBLL_L_A5 CLBLL_L_X42Y143/CLBLL_L_B5 CLBLL_L_X42Y143/CLBLL_L_C3 CLBLL_L_X42Y143/CLBLL_L_D3 CLBLL_L_X42Y144/CLBLL_IMUX1 CLBLL_L_X42Y144/CLBLL_IMUX17 CLBLL_L_X42Y144/CLBLL_IMUX22 CLBLL_L_X42Y144/CLBLL_IMUX25 CLBLL_L_X42Y144/CLBLL_IMUX30 CLBLL_L_X42Y144/CLBLL_IMUX38 CLBLL_L_X42Y144/CLBLL_IMUX46 CLBLL_L_X42Y144/CLBLL_IMUX9 CLBLL_L_X42Y144/CLBLL_LL_A3 CLBLL_L_X42Y144/CLBLL_LL_B3 CLBLL_L_X42Y144/CLBLL_LL_C3 CLBLL_L_X42Y144/CLBLL_LL_D3 CLBLL_L_X42Y144/CLBLL_L_A5 CLBLL_L_X42Y144/CLBLL_L_B5 CLBLL_L_X42Y144/CLBLL_L_C5 CLBLL_L_X42Y144/CLBLL_L_D5 CLBLL_L_X42Y145/CLBLL_ER1BEG3 CLBLL_L_X42Y145/CLBLL_IMUX1 CLBLL_L_X42Y145/CLBLL_IMUX17 CLBLL_L_X42Y145/CLBLL_IMUX31 CLBLL_L_X42Y145/CLBLL_IMUX38 CLBLL_L_X42Y145/CLBLL_LL_A3 CLBLL_L_X42Y145/CLBLL_LL_B3 CLBLL_L_X42Y145/CLBLL_LL_C5 CLBLL_L_X42Y145/CLBLL_LL_D3 CLBLL_L_X42Y145/CLBLL_WL1END0 CLBLL_L_X42Y145/CLBLL_WR1END3 CLBLL_L_X42Y147/CLBLL_EL1BEG1 CLBLL_L_X42Y147/CLBLL_IMUX0 CLBLL_L_X42Y147/CLBLL_IMUX1 CLBLL_L_X42Y147/CLBLL_IMUX17 CLBLL_L_X42Y147/CLBLL_IMUX25 CLBLL_L_X42Y147/CLBLL_IMUX30 CLBLL_L_X42Y147/CLBLL_IMUX31 CLBLL_L_X42Y147/CLBLL_IMUX39 CLBLL_L_X42Y147/CLBLL_IMUX47 CLBLL_L_X42Y147/CLBLL_LL_A3 CLBLL_L_X42Y147/CLBLL_LL_B3 CLBLL_L_X42Y147/CLBLL_LL_C5 CLBLL_L_X42Y147/CLBLL_LL_D5 CLBLL_L_X42Y147/CLBLL_L_A3 CLBLL_L_X42Y147/CLBLL_L_B5 CLBLL_L_X42Y147/CLBLL_L_C5 CLBLL_L_X42Y147/CLBLL_L_D3 CLBLL_L_X42Y147/CLBLL_WL1END0 CLBLL_L_X42Y148/CLBLL_IMUX0 CLBLL_L_X42Y148/CLBLL_IMUX16 CLBLL_L_X42Y148/CLBLL_IMUX23 CLBLL_L_X42Y148/CLBLL_IMUX39 CLBLL_L_X42Y148/CLBLL_L_A3 CLBLL_L_X42Y148/CLBLL_L_B3 CLBLL_L_X42Y148/CLBLL_L_C3 CLBLL_L_X42Y148/CLBLL_L_D3 CLBLL_L_X42Y148/CLBLL_NE2A3 CLBLL_L_X42Y149/CLBLL_EL1BEG0 CLBLL_L_X42Y149/CLBLL_IMUX1 CLBLL_L_X42Y149/CLBLL_IMUX17 CLBLL_L_X42Y149/CLBLL_IMUX31 CLBLL_L_X42Y149/CLBLL_IMUX47 CLBLL_L_X42Y149/CLBLL_LL_A3 CLBLL_L_X42Y149/CLBLL_LL_B3 CLBLL_L_X42Y149/CLBLL_LL_C5 CLBLL_L_X42Y149/CLBLL_LL_D5 CLBLL_L_X42Y149/CLBLL_NW2A3 CLBLM_R_X39Y146/CLBLM_IMUX1 CLBLM_R_X39Y146/CLBLM_IMUX17 CLBLM_R_X39Y146/CLBLM_IMUX23 CLBLM_R_X39Y146/CLBLM_IMUX25 CLBLM_R_X39Y146/CLBLM_IMUX31 CLBLM_R_X39Y146/CLBLM_IMUX39 CLBLM_R_X39Y146/CLBLM_IMUX47 CLBLM_R_X39Y146/CLBLM_IMUX9 CLBLM_R_X39Y146/CLBLM_L_A5 CLBLM_R_X39Y146/CLBLM_L_B5 CLBLM_R_X39Y146/CLBLM_L_C3 CLBLM_R_X39Y146/CLBLM_L_D3 CLBLM_R_X39Y146/CLBLM_M_A3 CLBLM_R_X39Y146/CLBLM_M_B3 CLBLM_R_X39Y146/CLBLM_M_C5 CLBLM_R_X39Y146/CLBLM_M_D5 CLBLM_R_X39Y146/CLBLM_SW2A3 CLBLM_R_X39Y146/CLBLM_WL1END2 CLBLM_R_X39Y146/CLBLM_WR1END3 CLBLM_R_X39Y149/CLBLM_IMUX0 CLBLM_R_X39Y149/CLBLM_IMUX16 CLBLM_R_X39Y149/CLBLM_IMUX30 CLBLM_R_X39Y149/CLBLM_IMUX46 CLBLM_R_X39Y149/CLBLM_L_A3 CLBLM_R_X39Y149/CLBLM_L_B3 CLBLM_R_X39Y149/CLBLM_L_C5 CLBLM_R_X39Y149/CLBLM_L_D5 CLBLM_R_X39Y149/CLBLM_NW2A3 CLBLM_R_X39Y149/CLBLM_WR1END0 CLBLM_R_X41Y145/CLBLM_ER1BEG3 CLBLM_R_X41Y145/CLBLM_IMUX25 CLBLM_R_X41Y145/CLBLM_IMUX30 CLBLM_R_X41Y145/CLBLM_IMUX46 CLBLM_R_X41Y145/CLBLM_IMUX9 CLBLM_R_X41Y145/CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y145/CLBLM_L_A5 CLBLM_R_X41Y145/CLBLM_L_B5 CLBLM_R_X41Y145/CLBLM_L_C5 CLBLM_R_X41Y145/CLBLM_L_D5 CLBLM_R_X41Y145/CLBLM_M_CQ CLBLM_R_X41Y145/CLBLM_WL1END0 CLBLM_R_X41Y145/CLBLM_WR1END3 CLBLM_R_X41Y147/CLBLM_EL1BEG1 CLBLM_R_X41Y147/CLBLM_IMUX1 CLBLM_R_X41Y147/CLBLM_IMUX16 CLBLM_R_X41Y147/CLBLM_IMUX17 CLBLM_R_X41Y147/CLBLM_IMUX22 CLBLM_R_X41Y147/CLBLM_IMUX30 CLBLM_R_X41Y147/CLBLM_IMUX38 CLBLM_R_X41Y147/CLBLM_IMUX46 CLBLM_R_X41Y147/CLBLM_IMUX9 CLBLM_R_X41Y147/CLBLM_L_A5 CLBLM_R_X41Y147/CLBLM_L_B3 CLBLM_R_X41Y147/CLBLM_L_C5 CLBLM_R_X41Y147/CLBLM_L_D5 CLBLM_R_X41Y147/CLBLM_M_A3 CLBLM_R_X41Y147/CLBLM_M_B3 CLBLM_R_X41Y147/CLBLM_M_C3 CLBLM_R_X41Y147/CLBLM_M_D3 CLBLM_R_X41Y147/CLBLM_WL1END0 CLBLM_R_X41Y148/CLBLM_IMUX1 CLBLM_R_X41Y148/CLBLM_IMUX17 CLBLM_R_X41Y148/CLBLM_IMUX23 CLBLM_R_X41Y148/CLBLM_IMUX25 CLBLM_R_X41Y148/CLBLM_IMUX31 CLBLM_R_X41Y148/CLBLM_IMUX39 CLBLM_R_X41Y148/CLBLM_IMUX47 CLBLM_R_X41Y148/CLBLM_IMUX9 CLBLM_R_X41Y148/CLBLM_L_A5 CLBLM_R_X41Y148/CLBLM_L_B5 CLBLM_R_X41Y148/CLBLM_L_C3 CLBLM_R_X41Y148/CLBLM_L_D3 CLBLM_R_X41Y148/CLBLM_M_A3 CLBLM_R_X41Y148/CLBLM_M_B3 CLBLM_R_X41Y148/CLBLM_M_C5 CLBLM_R_X41Y148/CLBLM_M_D5 CLBLM_R_X41Y148/CLBLM_NE2A3 CLBLM_R_X41Y149/CLBLM_EL1BEG0 CLBLM_R_X41Y149/CLBLM_IMUX1 CLBLM_R_X41Y149/CLBLM_IMUX17 CLBLM_R_X41Y149/CLBLM_IMUX22 CLBLM_R_X41Y149/CLBLM_IMUX25 CLBLM_R_X41Y149/CLBLM_IMUX30 CLBLM_R_X41Y149/CLBLM_IMUX38 CLBLM_R_X41Y149/CLBLM_IMUX46 CLBLM_R_X41Y149/CLBLM_IMUX9 CLBLM_R_X41Y149/CLBLM_L_A5 CLBLM_R_X41Y149/CLBLM_L_B5 CLBLM_R_X41Y149/CLBLM_L_C5 CLBLM_R_X41Y149/CLBLM_L_D5 CLBLM_R_X41Y149/CLBLM_M_A3 CLBLM_R_X41Y149/CLBLM_M_B3 CLBLM_R_X41Y149/CLBLM_M_C3 CLBLM_R_X41Y149/CLBLM_M_D3 CLBLM_R_X41Y149/CLBLM_NW2A3 CLBLM_R_X43Y144/CLBLM_IMUX23 CLBLM_R_X43Y144/CLBLM_IMUX25 CLBLM_R_X43Y144/CLBLM_IMUX39 CLBLM_R_X43Y144/CLBLM_IMUX9 CLBLM_R_X43Y144/CLBLM_L_A5 CLBLM_R_X43Y144/CLBLM_L_B5 CLBLM_R_X43Y144/CLBLM_L_C3 CLBLM_R_X43Y144/CLBLM_L_D3 CLBLM_R_X43Y145/CLBLM_IMUX0 CLBLM_R_X43Y145/CLBLM_IMUX16 CLBLM_R_X43Y145/CLBLM_IMUX17 CLBLM_R_X43Y145/CLBLM_IMUX22 CLBLM_R_X43Y145/CLBLM_IMUX30 CLBLM_R_X43Y145/CLBLM_IMUX46 CLBLM_R_X43Y145/CLBLM_IMUX47 CLBLM_R_X43Y145/CLBLM_IMUX8 CLBLM_R_X43Y145/CLBLM_L_A3 CLBLM_R_X43Y145/CLBLM_L_B3 CLBLM_R_X43Y145/CLBLM_L_C5 CLBLM_R_X43Y145/CLBLM_L_D5 CLBLM_R_X43Y145/CLBLM_M_A5 CLBLM_R_X43Y145/CLBLM_M_B3 CLBLM_R_X43Y145/CLBLM_M_C3 CLBLM_R_X43Y145/CLBLM_M_D5 CLBLM_R_X43Y147/CLBLM_IMUX0 CLBLM_R_X43Y147/CLBLM_IMUX16 CLBLM_R_X43Y147/CLBLM_IMUX23 CLBLM_R_X43Y147/CLBLM_IMUX39 CLBLM_R_X43Y147/CLBLM_L_A3 CLBLM_R_X43Y147/CLBLM_L_B3 CLBLM_R_X43Y147/CLBLM_L_C3 CLBLM_R_X43Y147/CLBLM_L_D3 INT_L_X40Y145/WR1END_S1_0 INT_L_X40Y146/IMUX_L0 INT_L_X40Y146/IMUX_L16 INT_L_X40Y146/IMUX_L23 INT_L_X40Y146/IMUX_L39 INT_L_X40Y146/NN2BEG0 INT_L_X40Y146/NW2END2 INT_L_X40Y146/SS2END3 INT_L_X40Y146/SW2A3 INT_L_X40Y146/WL1BEG2 INT_L_X40Y146/WR1BEG3 INT_L_X40Y146/WR1END0 INT_L_X40Y147/NN2A0 INT_L_X40Y147/NN2END_S2_0 INT_L_X40Y147/SE2A3 INT_L_X40Y147/SR1END3 INT_L_X40Y147/SS2A3 INT_L_X40Y147/SS2END_N0_3 INT_L_X40Y147/SW2BEG3 INT_L_X40Y148/IMUX_L1 INT_L_X40Y148/IMUX_L16 INT_L_X40Y148/IMUX_L17 INT_L_X40Y148/IMUX_L22 INT_L_X40Y148/IMUX_L30 INT_L_X40Y148/IMUX_L38 INT_L_X40Y148/IMUX_L46 INT_L_X40Y148/IMUX_L9 INT_L_X40Y148/NN2BEG1 INT_L_X40Y148/NN2BEG3 INT_L_X40Y148/NN2END0 INT_L_X40Y148/NW2BEG3 INT_L_X40Y148/NW2END1 INT_L_X40Y148/SE2BEG3 INT_L_X40Y148/SR1BEG3 INT_L_X40Y148/SR1END3 INT_L_X40Y148/SR1END_N3_3 INT_L_X40Y148/SS2BEG3 INT_L_X40Y148/WR1BEG_S0 INT_L_X40Y148/WR1END3 INT_L_X40Y149/FAN_BOUNCE_S3_2 INT_L_X40Y149/IMUX_L22 INT_L_X40Y149/IMUX_L24 INT_L_X40Y149/IMUX_L38 INT_L_X40Y149/IMUX_L8 INT_L_X40Y149/NN2A1 INT_L_X40Y149/NN2A3 INT_L_X40Y149/NW2A3 INT_L_X40Y149/SR1BEG3 INT_L_X40Y149/SR1END_N3_3 INT_L_X40Y149/WR1BEG0 INT_L_X40Y149/WR1END3 INT_L_X40Y150/FAN_ALT2 INT_L_X40Y150/FAN_BOUNCE2 INT_L_X40Y150/IMUX_L0 INT_L_X40Y150/IMUX_L23 INT_L_X40Y150/IMUX_L25 INT_L_X40Y150/IMUX_L39 INT_L_X40Y150/NL1BEG0 INT_L_X40Y150/NL1END_S3_0 INT_L_X40Y150/NN2END1 INT_L_X40Y150/NN2END3 INT_L_X40Y151/NL1END0 INT_L_X42Y143/IMUX_L1 INT_L_X42Y143/IMUX_L17 INT_L_X42Y143/IMUX_L22 INT_L_X42Y143/IMUX_L23 INT_L_X42Y143/IMUX_L25 INT_L_X42Y143/IMUX_L38 INT_L_X42Y143/IMUX_L39 INT_L_X42Y143/IMUX_L9 INT_L_X42Y143/SL1END3 INT_L_X42Y143/SR1BEG_S0 INT_L_X42Y144/FAN_BOUNCE_S3_6 INT_L_X42Y144/IMUX_L1 INT_L_X42Y144/IMUX_L17 INT_L_X42Y144/IMUX_L22 INT_L_X42Y144/IMUX_L25 INT_L_X42Y144/IMUX_L30 INT_L_X42Y144/IMUX_L38 INT_L_X42Y144/IMUX_L46 INT_L_X42Y144/IMUX_L9 INT_L_X42Y144/SL1BEG3 INT_L_X42Y144/SL1END3 INT_L_X42Y144/SR1BEG_S0 INT_L_X42Y145/ER1END3 INT_L_X42Y145/FAN_ALT6 INT_L_X42Y145/FAN_BOUNCE6 INT_L_X42Y145/IMUX_L1 INT_L_X42Y145/IMUX_L17 INT_L_X42Y145/IMUX_L31 INT_L_X42Y145/IMUX_L38 INT_L_X42Y145/SL1BEG3 INT_L_X42Y145/WL1BEG0 INT_L_X42Y145/WL1END1 INT_L_X42Y145/WR1BEG3 INT_L_X42Y146/ER1END_N3_3 INT_L_X42Y146/SE2A3 INT_L_X42Y147/EL1BEG0 INT_L_X42Y147/EL1END1 INT_L_X42Y147/ER1BEG2 INT_L_X42Y147/FAN_ALT7 INT_L_X42Y147/FAN_BOUNCE7 INT_L_X42Y147/IMUX_L0 INT_L_X42Y147/IMUX_L1 INT_L_X42Y147/IMUX_L17 INT_L_X42Y147/IMUX_L25 INT_L_X42Y147/IMUX_L30 INT_L_X42Y147/IMUX_L31 INT_L_X42Y147/IMUX_L39 INT_L_X42Y147/IMUX_L47 INT_L_X42Y147/SE2A3 INT_L_X42Y147/SE2BEG3 INT_L_X42Y147/SL1END3 INT_L_X42Y147/SR1END1 INT_L_X42Y147/SS2END0 INT_L_X42Y147/WL1BEG0 INT_L_X42Y148/EL1END_S3_0 INT_L_X42Y148/IMUX_L0 INT_L_X42Y148/IMUX_L16 INT_L_X42Y148/IMUX_L23 INT_L_X42Y148/IMUX_L39 INT_L_X42Y148/NE2END3 INT_L_X42Y148/NR1BEG3 INT_L_X42Y148/NW2BEG3 INT_L_X42Y148/SE2BEG3 INT_L_X42Y148/SL1BEG3 INT_L_X42Y148/SL1END0 INT_L_X42Y148/SR1BEG1 INT_L_X42Y148/SS2A0 INT_L_X42Y149/EL1END0 INT_L_X42Y149/IMUX_L1 INT_L_X42Y149/IMUX_L17 INT_L_X42Y149/IMUX_L31 INT_L_X42Y149/IMUX_L47 INT_L_X42Y149/NR1END3 INT_L_X42Y149/NW2A3 INT_L_X42Y149/SL1BEG0 INT_L_X42Y149/SS2BEG0 INT_R_X39Y146/FAN_ALT5 INT_R_X39Y146/FAN_BOUNCE5 INT_R_X39Y146/IMUX1 INT_R_X39Y146/IMUX17 INT_R_X39Y146/IMUX23 INT_R_X39Y146/IMUX25 INT_R_X39Y146/IMUX31 INT_R_X39Y146/IMUX39 INT_R_X39Y146/IMUX47 INT_R_X39Y146/IMUX9 INT_R_X39Y146/SW2END3 INT_R_X39Y146/WL1END2 INT_R_X39Y146/WR1END3 INT_R_X39Y147/SW2END_N0_3 INT_R_X39Y148/WR1END_S1_0 INT_R_X39Y149/IMUX0 INT_R_X39Y149/IMUX16 INT_R_X39Y149/IMUX30 INT_R_X39Y149/IMUX46 INT_R_X39Y149/NW2END3 INT_R_X39Y149/WR1END0 INT_R_X41Y145/ER1BEG3 INT_R_X41Y145/IMUX25 INT_R_X41Y145/IMUX30 INT_R_X41Y145/IMUX46 INT_R_X41Y145/IMUX9 INT_R_X41Y145/LOGIC_OUTS6 INT_R_X41Y145/NN2BEG2 INT_R_X41Y145/NW2BEG2 INT_R_X41Y145/WL1END0 INT_R_X41Y145/WR1BEG_S0 INT_R_X41Y145/WR1END3 INT_R_X41Y146/NN2A2 INT_R_X41Y146/NW2A2 INT_R_X41Y146/WR1BEG0 INT_R_X41Y147/EL1BEG1 INT_R_X41Y147/FAN_ALT7 INT_R_X41Y147/FAN_BOUNCE7 INT_R_X41Y147/IMUX1 INT_R_X41Y147/IMUX16 INT_R_X41Y147/IMUX17 INT_R_X41Y147/IMUX22 INT_R_X41Y147/IMUX30 INT_R_X41Y147/IMUX38 INT_R_X41Y147/IMUX46 INT_R_X41Y147/IMUX9 INT_R_X41Y147/NE2BEG3 INT_R_X41Y147/NN2END2 INT_R_X41Y147/NR1BEG2 INT_R_X41Y147/NW2BEG1 INT_R_X41Y147/SE2END3 INT_R_X41Y147/WL1END0 INT_R_X41Y148/FAN_ALT5 INT_R_X41Y148/FAN_BOUNCE5 INT_R_X41Y148/FAN_BOUNCE_S3_4 INT_R_X41Y148/IMUX1 INT_R_X41Y148/IMUX17 INT_R_X41Y148/IMUX23 INT_R_X41Y148/IMUX25 INT_R_X41Y148/IMUX31 INT_R_X41Y148/IMUX39 INT_R_X41Y148/IMUX47 INT_R_X41Y148/IMUX9 INT_R_X41Y148/NE2A3 INT_R_X41Y148/NL1BEG1 INT_R_X41Y148/NR1BEG2 INT_R_X41Y148/NR1END2 INT_R_X41Y148/NW2A1 INT_R_X41Y148/WR1BEG3 INT_R_X41Y149/EL1BEG0 INT_R_X41Y149/FAN_ALT4 INT_R_X41Y149/FAN_BOUNCE4 INT_R_X41Y149/IMUX1 INT_R_X41Y149/IMUX17 INT_R_X41Y149/IMUX22 INT_R_X41Y149/IMUX25 INT_R_X41Y149/IMUX30 INT_R_X41Y149/IMUX38 INT_R_X41Y149/IMUX46 INT_R_X41Y149/IMUX9 INT_R_X41Y149/NL1END1 INT_R_X41Y149/NR1END2 INT_R_X41Y149/NW2END3 INT_R_X41Y149/WR1BEG3 INT_R_X43Y144/IMUX23 INT_R_X43Y144/IMUX25 INT_R_X43Y144/IMUX39 INT_R_X43Y144/IMUX9 INT_R_X43Y144/SR1BEG_S0 INT_R_X43Y144/SR1END3 INT_R_X43Y145/IMUX0 INT_R_X43Y145/IMUX16 INT_R_X43Y145/IMUX17 INT_R_X43Y145/IMUX22 INT_R_X43Y145/IMUX30 INT_R_X43Y145/IMUX46 INT_R_X43Y145/IMUX47 INT_R_X43Y145/IMUX8 INT_R_X43Y145/SL1END3 INT_R_X43Y145/SR1BEG3 INT_R_X43Y145/SR1END_N3_3 INT_R_X43Y145/SS2END0 INT_R_X43Y145/SS2END2 INT_R_X43Y145/WL1BEG1 INT_R_X43Y146/EL1END_S3_0 INT_R_X43Y146/SE2END3 INT_R_X43Y146/SL1BEG3 INT_R_X43Y146/SS2A0 INT_R_X43Y146/SS2A2 INT_R_X43Y147/EL1END0 INT_R_X43Y147/ER1END2 INT_R_X43Y147/IMUX0 INT_R_X43Y147/IMUX16 INT_R_X43Y147/IMUX23 INT_R_X43Y147/IMUX39 INT_R_X43Y147/SE2END3 INT_R_X43Y147/SS2BEG0 INT_R_X43Y147/SS2BEG2 VBRK_X99Y152/VBRK_SW2A3 VBRK_X99Y152/VBRK_WL1END2 VBRK_X99Y152/VBRK_WR1END3 VBRK_X99Y155/VBRK_NW2A3 VBRK_X99Y155/VBRK_WR1END0 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X40Y146/INT_L.NW2END2->>WR1BEG3 INT_L_X40Y146/INT_L.SS2END3->>IMUX_L23 INT_L_X40Y146/INT_L.SS2END3->>IMUX_L39 INT_L_X40Y146/INT_L.SS2END3->>WL1BEG2 INT_L_X40Y146/INT_L.WR1END0->>IMUX_L0 INT_L_X40Y146/INT_L.WR1END0->>IMUX_L16 INT_L_X40Y146/INT_L.WR1END0->>NN2BEG0 INT_L_X40Y147/INT_L.SR1END3->>SW2BEG3 INT_L_X40Y148/INT_L.NN2END0->>IMUX_L16 INT_L_X40Y148/INT_L.NW2END1->>IMUX_L1 INT_L_X40Y148/INT_L.NW2END1->>IMUX_L17 INT_L_X40Y148/INT_L.NW2END1->>IMUX_L9 INT_L_X40Y148/INT_L.NW2END1->>NN2BEG1 INT_L_X40Y148/INT_L.SR1END3->>SE2BEG3 INT_L_X40Y148/INT_L.SR1END3->>SS2BEG3 INT_L_X40Y148/INT_L.WR1END3->>IMUX_L22 INT_L_X40Y148/INT_L.WR1END3->>IMUX_L30 INT_L_X40Y148/INT_L.WR1END3->>IMUX_L38 INT_L_X40Y148/INT_L.WR1END3->>IMUX_L46 INT_L_X40Y148/INT_L.WR1END3->>NN2BEG3 INT_L_X40Y148/INT_L.WR1END3->>NW2BEG3 INT_L_X40Y148/INT_L.WR1END3->>SR1BEG3 INT_L_X40Y148/INT_L.WR1END3->>WR1BEG_S0 INT_L_X40Y149/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X40Y149/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X40Y149/INT_L.WR1END3->>IMUX_L22 INT_L_X40Y149/INT_L.WR1END3->>IMUX_L38 INT_L_X40Y149/INT_L.WR1END3->>SR1BEG3 INT_L_X40Y150/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y150/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X40Y150/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X40Y150/INT_L.NN2END1->>FAN_ALT2 INT_L_X40Y150/INT_L.NN2END1->>IMUX_L25 INT_L_X40Y150/INT_L.NN2END1->>NL1BEG0 INT_L_X40Y150/INT_L.NN2END3->>IMUX_L23 INT_L_X42Y143/INT_L.SL1END3->>IMUX_L22 INT_L_X42Y143/INT_L.SL1END3->>IMUX_L23 INT_L_X42Y143/INT_L.SL1END3->>IMUX_L38 INT_L_X42Y143/INT_L.SL1END3->>IMUX_L39 INT_L_X42Y143/INT_L.SL1END3->>SR1BEG_S0 INT_L_X42Y143/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X42Y143/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X42Y143/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X42Y143/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X42Y144/INT_L.SL1END3->>IMUX_L22 INT_L_X42Y144/INT_L.SL1END3->>IMUX_L30 INT_L_X42Y144/INT_L.SL1END3->>IMUX_L38 INT_L_X42Y144/INT_L.SL1END3->>IMUX_L46 INT_L_X42Y144/INT_L.SL1END3->>SL1BEG3 INT_L_X42Y144/INT_L.SL1END3->>SR1BEG_S0 INT_L_X42Y144/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X42Y144/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X42Y144/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X42Y144/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X42Y145/INT_L.ER1END3->>IMUX_L31 INT_L_X42Y145/INT_L.ER1END3->>IMUX_L38 INT_L_X42Y145/INT_L.ER1END3->>SL1BEG3 INT_L_X42Y145/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X42Y145/INT_L.FAN_BOUNCE6->>IMUX_L1 INT_L_X42Y145/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X42Y145/INT_L.WL1END1->>FAN_ALT6 INT_L_X42Y145/INT_L.WL1END1->>WL1BEG0 INT_L_X42Y145/INT_L.WL1END1->>WR1BEG3 INT_L_X42Y147/INT_L.EL1END1->>EL1BEG0 INT_L_X42Y147/INT_L.EL1END1->>IMUX_L25 INT_L_X42Y147/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y147/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X42Y147/INT_L.SL1END3->>IMUX_L30 INT_L_X42Y147/INT_L.SL1END3->>IMUX_L31 INT_L_X42Y147/INT_L.SL1END3->>IMUX_L39 INT_L_X42Y147/INT_L.SL1END3->>IMUX_L47 INT_L_X42Y147/INT_L.SL1END3->>SE2BEG3 INT_L_X42Y147/INT_L.SR1END1->>ER1BEG2 INT_L_X42Y147/INT_L.SR1END1->>FAN_ALT7 INT_L_X42Y147/INT_L.SR1END1->>WL1BEG0 INT_L_X42Y147/INT_L.SS2END0->>IMUX_L1 INT_L_X42Y147/INT_L.SS2END0->>IMUX_L17 INT_L_X42Y148/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X42Y148/INT_L.NE2END3->>IMUX_L23 INT_L_X42Y148/INT_L.NE2END3->>NR1BEG3 INT_L_X42Y148/INT_L.NE2END3->>NW2BEG3 INT_L_X42Y148/INT_L.NE2END3->>SE2BEG3 INT_L_X42Y148/INT_L.NE2END3->>SL1BEG3 INT_L_X42Y148/INT_L.SL1END0->>IMUX_L0 INT_L_X42Y148/INT_L.SL1END0->>IMUX_L16 INT_L_X42Y148/INT_L.SL1END0->>SR1BEG1 INT_L_X42Y149/INT_L.EL1END0->>IMUX_L1 INT_L_X42Y149/INT_L.EL1END0->>IMUX_L17 INT_L_X42Y149/INT_L.EL1END0->>SL1BEG0 INT_L_X42Y149/INT_L.EL1END0->>SS2BEG0 INT_L_X42Y149/INT_L.NR1END3->>IMUX_L31 INT_L_X42Y149/INT_L.NR1END3->>IMUX_L47 INT_R_X39Y146/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X39Y146/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X39Y146/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X39Y146/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X39Y146/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X39Y146/INT_R.SW2END3->>IMUX31 INT_R_X39Y146/INT_R.SW2END3->>IMUX39 INT_R_X39Y146/INT_R.SW2END3->>IMUX47 INT_R_X39Y146/INT_R.WL1END2->>FAN_ALT5 INT_R_X39Y146/INT_R.WR1END3->>IMUX23 INT_R_X39Y149/INT_R.NW2END3->>IMUX30 INT_R_X39Y149/INT_R.NW2END3->>IMUX46 INT_R_X39Y149/INT_R.WR1END0->>IMUX0 INT_R_X39Y149/INT_R.WR1END0->>IMUX16 INT_R_X41Y145/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X41Y145/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X41Y145/INT_R.LOGIC_OUTS6->>NW2BEG2 INT_R_X41Y145/INT_R.WL1END0->>IMUX25 INT_R_X41Y145/INT_R.WL1END0->>IMUX9 INT_R_X41Y145/INT_R.WR1END3->>IMUX30 INT_R_X41Y145/INT_R.WR1END3->>IMUX46 INT_R_X41Y145/INT_R.WR1END3->>WR1BEG_S0 INT_R_X41Y147/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X41Y147/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X41Y147/INT_R.NN2END2->>EL1BEG1 INT_R_X41Y147/INT_R.NN2END2->>FAN_ALT7 INT_R_X41Y147/INT_R.NN2END2->>NR1BEG2 INT_R_X41Y147/INT_R.SE2END3->>IMUX22 INT_R_X41Y147/INT_R.SE2END3->>IMUX30 INT_R_X41Y147/INT_R.SE2END3->>IMUX38 INT_R_X41Y147/INT_R.SE2END3->>IMUX46 INT_R_X41Y147/INT_R.SE2END3->>NE2BEG3 INT_R_X41Y147/INT_R.WL1END0->>IMUX1 INT_R_X41Y147/INT_R.WL1END0->>IMUX17 INT_R_X41Y147/INT_R.WL1END0->>IMUX9 INT_R_X41Y147/INT_R.WL1END0->>NW2BEG1 INT_R_X41Y148/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X41Y148/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X41Y148/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X41Y148/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X41Y148/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X41Y148/INT_R.FAN_BOUNCE_S3_4->>IMUX23 INT_R_X41Y148/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X41Y148/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X41Y148/INT_R.FAN_BOUNCE_S3_4->>IMUX47 INT_R_X41Y148/INT_R.NR1END2->>FAN_ALT5 INT_R_X41Y148/INT_R.NR1END2->>NL1BEG1 INT_R_X41Y148/INT_R.NR1END2->>NR1BEG2 INT_R_X41Y148/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y149/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X41Y149/INT_R.NL1END1->>EL1BEG0 INT_R_X41Y149/INT_R.NL1END1->>FAN_ALT4 INT_R_X41Y149/INT_R.NL1END1->>IMUX1 INT_R_X41Y149/INT_R.NL1END1->>IMUX17 INT_R_X41Y149/INT_R.NL1END1->>IMUX25 INT_R_X41Y149/INT_R.NL1END1->>IMUX9 INT_R_X41Y149/INT_R.NR1END2->>WR1BEG3 INT_R_X41Y149/INT_R.NW2END3->>IMUX22 INT_R_X41Y149/INT_R.NW2END3->>IMUX30 INT_R_X41Y149/INT_R.NW2END3->>IMUX38 INT_R_X41Y149/INT_R.NW2END3->>IMUX46 INT_R_X43Y144/INT_R.SR1BEG_S0->>IMUX25 INT_R_X43Y144/INT_R.SR1BEG_S0->>IMUX9 INT_R_X43Y144/INT_R.SR1END3->>IMUX23 INT_R_X43Y144/INT_R.SR1END3->>IMUX39 INT_R_X43Y144/INT_R.SR1END3->>SR1BEG_S0 INT_R_X43Y145/INT_R.SL1END3->>IMUX30 INT_R_X43Y145/INT_R.SL1END3->>IMUX46 INT_R_X43Y145/INT_R.SL1END3->>IMUX47 INT_R_X43Y145/INT_R.SR1END_N3_3->>IMUX0 INT_R_X43Y145/INT_R.SR1END_N3_3->>IMUX16 INT_R_X43Y145/INT_R.SR1END_N3_3->>IMUX8 INT_R_X43Y145/INT_R.SS2END0->>IMUX17 INT_R_X43Y145/INT_R.SS2END2->>IMUX22 INT_R_X43Y145/INT_R.SS2END2->>SR1BEG3 INT_R_X43Y145/INT_R.SS2END2->>WL1BEG1 INT_R_X43Y146/INT_R.SE2END3->>SL1BEG3 INT_R_X43Y147/INT_R.EL1END0->>IMUX0 INT_R_X43Y147/INT_R.EL1END0->>IMUX16 INT_R_X43Y147/INT_R.EL1END0->>SS2BEG0 INT_R_X43Y147/INT_R.ER1END2->>SS2BEG2 INT_R_X43Y147/INT_R.SE2END3->>IMUX23 INT_R_X43Y147/INT_R.SE2END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r_reg[haddr][5]_rep__0_n_0 - 
wires: BRKH_INT_X39Y149/BRKH_INT_NW2END_S0_0 BRKH_INT_X40Y149/BRKH_INT_NW2BEG0 BRKH_INT_X40Y149/BRKH_INT_WR1END_S1_0 BRKH_INT_X41Y149/BRKH_INT_WR1BEG_S0 CLBLL_L_X40Y146/CLBLL_IMUX25 CLBLL_L_X40Y146/CLBLL_IMUX30 CLBLL_L_X40Y146/CLBLL_IMUX46 CLBLL_L_X40Y146/CLBLL_IMUX9 CLBLL_L_X40Y146/CLBLL_L_A5 CLBLL_L_X40Y146/CLBLL_L_B5 CLBLL_L_X40Y146/CLBLL_L_C5 CLBLL_L_X40Y146/CLBLL_L_D5 CLBLL_L_X40Y146/CLBLL_NW2A3 CLBLL_L_X40Y146/CLBLL_WR1END2 CLBLL_L_X40Y148/CLBLL_IMUX0 CLBLL_L_X40Y148/CLBLL_IMUX23 CLBLL_L_X40Y148/CLBLL_IMUX24 CLBLL_L_X40Y148/CLBLL_IMUX25 CLBLL_L_X40Y148/CLBLL_IMUX31 CLBLL_L_X40Y148/CLBLL_IMUX39 CLBLL_L_X40Y148/CLBLL_IMUX47 CLBLL_L_X40Y148/CLBLL_IMUX8 CLBLL_L_X40Y148/CLBLL_LL_A5 CLBLL_L_X40Y148/CLBLL_LL_B5 CLBLL_L_X40Y148/CLBLL_LL_C5 CLBLL_L_X40Y148/CLBLL_LL_D5 CLBLL_L_X40Y148/CLBLL_L_A3 CLBLL_L_X40Y148/CLBLL_L_B5 CLBLL_L_X40Y148/CLBLL_L_C3 CLBLL_L_X40Y148/CLBLL_L_D3 CLBLL_L_X40Y149/CLBLL_IMUX1 CLBLL_L_X40Y149/CLBLL_IMUX17 CLBLL_L_X40Y149/CLBLL_IMUX31 CLBLL_L_X40Y149/CLBLL_IMUX47 CLBLL_L_X40Y149/CLBLL_LL_A3 CLBLL_L_X40Y149/CLBLL_LL_B3 CLBLL_L_X40Y149/CLBLL_LL_C5 CLBLL_L_X40Y149/CLBLL_LL_D5 CLBLL_L_X40Y149/CLBLL_NW2A1 CLBLL_L_X40Y149/CLBLL_WR1END1 CLBLL_L_X40Y150/CLBLL_IMUX16 CLBLL_L_X40Y150/CLBLL_IMUX30 CLBLL_L_X40Y150/CLBLL_IMUX46 CLBLL_L_X40Y150/CLBLL_IMUX9 CLBLL_L_X40Y150/CLBLL_L_A5 CLBLL_L_X40Y150/CLBLL_L_B3 CLBLL_L_X40Y150/CLBLL_L_C5 CLBLL_L_X40Y150/CLBLL_L_D5 CLBLL_L_X40Y150/CLBLL_NW2A0 CLBLL_L_X42Y143/CLBLL_IMUX0 CLBLL_L_X42Y143/CLBLL_IMUX16 CLBLL_L_X42Y143/CLBLL_IMUX24 CLBLL_L_X42Y143/CLBLL_IMUX30 CLBLL_L_X42Y143/CLBLL_IMUX31 CLBLL_L_X42Y143/CLBLL_IMUX46 CLBLL_L_X42Y143/CLBLL_IMUX47 CLBLL_L_X42Y143/CLBLL_IMUX8 CLBLL_L_X42Y143/CLBLL_LL_A5 CLBLL_L_X42Y143/CLBLL_LL_B5 CLBLL_L_X42Y143/CLBLL_LL_C5 CLBLL_L_X42Y143/CLBLL_LL_D5 CLBLL_L_X42Y143/CLBLL_L_A3 CLBLL_L_X42Y143/CLBLL_L_B3 CLBLL_L_X42Y143/CLBLL_L_C5 CLBLL_L_X42Y143/CLBLL_L_D5 CLBLL_L_X42Y144/CLBLL_IMUX0 CLBLL_L_X42Y144/CLBLL_IMUX16 CLBLL_L_X42Y144/CLBLL_IMUX23 CLBLL_L_X42Y144/CLBLL_IMUX24 CLBLL_L_X42Y144/CLBLL_IMUX31 CLBLL_L_X42Y144/CLBLL_IMUX39 CLBLL_L_X42Y144/CLBLL_IMUX47 CLBLL_L_X42Y144/CLBLL_IMUX8 CLBLL_L_X42Y144/CLBLL_LL_A5 CLBLL_L_X42Y144/CLBLL_LL_B5 CLBLL_L_X42Y144/CLBLL_LL_C5 CLBLL_L_X42Y144/CLBLL_LL_D5 CLBLL_L_X42Y144/CLBLL_L_A3 CLBLL_L_X42Y144/CLBLL_L_B3 CLBLL_L_X42Y144/CLBLL_L_C3 CLBLL_L_X42Y144/CLBLL_L_D3 CLBLL_L_X42Y145/CLBLL_EL1BEG0 CLBLL_L_X42Y145/CLBLL_IMUX22 CLBLL_L_X42Y145/CLBLL_IMUX24 CLBLL_L_X42Y145/CLBLL_IMUX47 CLBLL_L_X42Y145/CLBLL_IMUX8 CLBLL_L_X42Y145/CLBLL_LL_A5 CLBLL_L_X42Y145/CLBLL_LL_B5 CLBLL_L_X42Y145/CLBLL_LL_C3 CLBLL_L_X42Y145/CLBLL_LL_D5 CLBLL_L_X42Y145/CLBLL_WW2END3 CLBLL_L_X42Y147/CLBLL_EL1BEG0 CLBLL_L_X42Y147/CLBLL_EL1BEG3 CLBLL_L_X42Y147/CLBLL_IMUX16 CLBLL_L_X42Y147/CLBLL_IMUX22 CLBLL_L_X42Y147/CLBLL_IMUX23 CLBLL_L_X42Y147/CLBLL_IMUX24 CLBLL_L_X42Y147/CLBLL_IMUX38 CLBLL_L_X42Y147/CLBLL_IMUX46 CLBLL_L_X42Y147/CLBLL_IMUX8 CLBLL_L_X42Y147/CLBLL_IMUX9 CLBLL_L_X42Y147/CLBLL_LL_A5 CLBLL_L_X42Y147/CLBLL_LL_B5 CLBLL_L_X42Y147/CLBLL_LL_C3 CLBLL_L_X42Y147/CLBLL_LL_D3 CLBLL_L_X42Y147/CLBLL_L_A5 CLBLL_L_X42Y147/CLBLL_L_B3 CLBLL_L_X42Y147/CLBLL_L_C3 CLBLL_L_X42Y147/CLBLL_L_D5 CLBLL_L_X42Y148/CLBLL_EL1BEG2 CLBLL_L_X42Y148/CLBLL_IMUX25 CLBLL_L_X42Y148/CLBLL_IMUX30 CLBLL_L_X42Y148/CLBLL_IMUX46 CLBLL_L_X42Y148/CLBLL_IMUX9 CLBLL_L_X42Y148/CLBLL_L_A5 CLBLL_L_X42Y148/CLBLL_L_B5 CLBLL_L_X42Y148/CLBLL_L_C5 CLBLL_L_X42Y148/CLBLL_L_D5 CLBLL_L_X42Y148/CLBLL_WW2A3 CLBLL_L_X42Y149/CLBLL_IMUX22 CLBLL_L_X42Y149/CLBLL_IMUX24 CLBLL_L_X42Y149/CLBLL_IMUX38 CLBLL_L_X42Y149/CLBLL_IMUX8 CLBLL_L_X42Y149/CLBLL_LL_A5 CLBLL_L_X42Y149/CLBLL_LL_B5 CLBLL_L_X42Y149/CLBLL_LL_C3 CLBLL_L_X42Y149/CLBLL_LL_D3 CLBLL_L_X42Y149/CLBLL_NE2A0 CLBLL_L_X42Y149/CLBLL_NE2A3 CLBLM_R_X39Y146/CLBLM_IMUX0 CLBLM_R_X39Y146/CLBLM_IMUX16 CLBLM_R_X39Y146/CLBLM_IMUX22 CLBLM_R_X39Y146/CLBLM_IMUX24 CLBLM_R_X39Y146/CLBLM_IMUX30 CLBLM_R_X39Y146/CLBLM_IMUX38 CLBLM_R_X39Y146/CLBLM_IMUX46 CLBLM_R_X39Y146/CLBLM_IMUX8 CLBLM_R_X39Y146/CLBLM_L_A3 CLBLM_R_X39Y146/CLBLM_L_B3 CLBLM_R_X39Y146/CLBLM_L_C5 CLBLM_R_X39Y146/CLBLM_L_D5 CLBLM_R_X39Y146/CLBLM_M_A5 CLBLM_R_X39Y146/CLBLM_M_B5 CLBLM_R_X39Y146/CLBLM_M_C3 CLBLM_R_X39Y146/CLBLM_M_D3 CLBLM_R_X39Y146/CLBLM_NW2A3 CLBLM_R_X39Y146/CLBLM_WR1END2 CLBLM_R_X39Y149/CLBLM_IMUX23 CLBLM_R_X39Y149/CLBLM_IMUX25 CLBLM_R_X39Y149/CLBLM_IMUX39 CLBLM_R_X39Y149/CLBLM_IMUX9 CLBLM_R_X39Y149/CLBLM_L_A5 CLBLM_R_X39Y149/CLBLM_L_B5 CLBLM_R_X39Y149/CLBLM_L_C3 CLBLM_R_X39Y149/CLBLM_L_D3 CLBLM_R_X39Y149/CLBLM_NW2A1 CLBLM_R_X39Y149/CLBLM_WR1END1 CLBLM_R_X39Y150/CLBLM_NW2A0 CLBLM_R_X41Y145/CLBLM_EL1BEG0 CLBLM_R_X41Y145/CLBLM_IMUX0 CLBLM_R_X41Y145/CLBLM_IMUX16 CLBLM_R_X41Y145/CLBLM_IMUX23 CLBLM_R_X41Y145/CLBLM_IMUX39 CLBLM_R_X41Y145/CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y145/CLBLM_L_A3 CLBLM_R_X41Y145/CLBLM_L_B3 CLBLM_R_X41Y145/CLBLM_L_C3 CLBLM_R_X41Y145/CLBLM_L_D3 CLBLM_R_X41Y145/CLBLM_M_BQ CLBLM_R_X41Y145/CLBLM_WW2END3 CLBLM_R_X41Y147/CLBLM_EL1BEG0 CLBLM_R_X41Y147/CLBLM_EL1BEG3 CLBLM_R_X41Y147/CLBLM_IMUX0 CLBLM_R_X41Y147/CLBLM_IMUX23 CLBLM_R_X41Y147/CLBLM_IMUX24 CLBLM_R_X41Y147/CLBLM_IMUX25 CLBLM_R_X41Y147/CLBLM_IMUX31 CLBLM_R_X41Y147/CLBLM_IMUX39 CLBLM_R_X41Y147/CLBLM_IMUX47 CLBLM_R_X41Y147/CLBLM_IMUX8 CLBLM_R_X41Y147/CLBLM_L_A3 CLBLM_R_X41Y147/CLBLM_L_B5 CLBLM_R_X41Y147/CLBLM_L_C3 CLBLM_R_X41Y147/CLBLM_L_D3 CLBLM_R_X41Y147/CLBLM_M_A5 CLBLM_R_X41Y147/CLBLM_M_B5 CLBLM_R_X41Y147/CLBLM_M_C5 CLBLM_R_X41Y147/CLBLM_M_D5 CLBLM_R_X41Y148/CLBLM_EL1BEG2 CLBLM_R_X41Y148/CLBLM_IMUX0 CLBLM_R_X41Y148/CLBLM_IMUX16 CLBLM_R_X41Y148/CLBLM_IMUX22 CLBLM_R_X41Y148/CLBLM_IMUX24 CLBLM_R_X41Y148/CLBLM_IMUX30 CLBLM_R_X41Y148/CLBLM_IMUX38 CLBLM_R_X41Y148/CLBLM_IMUX46 CLBLM_R_X41Y148/CLBLM_IMUX8 CLBLM_R_X41Y148/CLBLM_L_A3 CLBLM_R_X41Y148/CLBLM_L_B3 CLBLM_R_X41Y148/CLBLM_L_C5 CLBLM_R_X41Y148/CLBLM_L_D5 CLBLM_R_X41Y148/CLBLM_M_A5 CLBLM_R_X41Y148/CLBLM_M_B5 CLBLM_R_X41Y148/CLBLM_M_C3 CLBLM_R_X41Y148/CLBLM_M_D3 CLBLM_R_X41Y148/CLBLM_WW2A3 CLBLM_R_X41Y149/CLBLM_IMUX0 CLBLM_R_X41Y149/CLBLM_IMUX16 CLBLM_R_X41Y149/CLBLM_IMUX23 CLBLM_R_X41Y149/CLBLM_IMUX24 CLBLM_R_X41Y149/CLBLM_IMUX31 CLBLM_R_X41Y149/CLBLM_IMUX39 CLBLM_R_X41Y149/CLBLM_IMUX47 CLBLM_R_X41Y149/CLBLM_IMUX8 CLBLM_R_X41Y149/CLBLM_L_A3 CLBLM_R_X41Y149/CLBLM_L_B3 CLBLM_R_X41Y149/CLBLM_L_C3 CLBLM_R_X41Y149/CLBLM_L_D3 CLBLM_R_X41Y149/CLBLM_M_A5 CLBLM_R_X41Y149/CLBLM_M_B5 CLBLM_R_X41Y149/CLBLM_M_C5 CLBLM_R_X41Y149/CLBLM_M_D5 CLBLM_R_X41Y149/CLBLM_NE2A0 CLBLM_R_X41Y149/CLBLM_NE2A3 CLBLM_R_X43Y144/CLBLM_IMUX0 CLBLM_R_X43Y144/CLBLM_IMUX16 CLBLM_R_X43Y144/CLBLM_IMUX30 CLBLM_R_X43Y144/CLBLM_IMUX46 CLBLM_R_X43Y144/CLBLM_L_A3 CLBLM_R_X43Y144/CLBLM_L_B3 CLBLM_R_X43Y144/CLBLM_L_C5 CLBLM_R_X43Y144/CLBLM_L_D5 CLBLM_R_X43Y145/CLBLM_IMUX1 CLBLM_R_X43Y145/CLBLM_IMUX23 CLBLM_R_X43Y145/CLBLM_IMUX24 CLBLM_R_X43Y145/CLBLM_IMUX25 CLBLM_R_X43Y145/CLBLM_IMUX31 CLBLM_R_X43Y145/CLBLM_IMUX38 CLBLM_R_X43Y145/CLBLM_IMUX39 CLBLM_R_X43Y145/CLBLM_IMUX9 CLBLM_R_X43Y145/CLBLM_L_A5 CLBLM_R_X43Y145/CLBLM_L_B5 CLBLM_R_X43Y145/CLBLM_L_C3 CLBLM_R_X43Y145/CLBLM_L_D3 CLBLM_R_X43Y145/CLBLM_M_A3 CLBLM_R_X43Y145/CLBLM_M_B5 CLBLM_R_X43Y145/CLBLM_M_C5 CLBLM_R_X43Y145/CLBLM_M_D3 CLBLM_R_X43Y147/CLBLM_IMUX25 CLBLM_R_X43Y147/CLBLM_IMUX30 CLBLM_R_X43Y147/CLBLM_IMUX46 CLBLM_R_X43Y147/CLBLM_IMUX9 CLBLM_R_X43Y147/CLBLM_L_A5 CLBLM_R_X43Y147/CLBLM_L_B5 CLBLM_R_X43Y147/CLBLM_L_C5 CLBLM_R_X43Y147/CLBLM_L_D5 INT_L_X40Y145/NW2BEG3 INT_L_X40Y145/WL1END2 INT_L_X40Y146/BYP_ALT4 INT_L_X40Y146/BYP_BOUNCE4 INT_L_X40Y146/IMUX_L25 INT_L_X40Y146/IMUX_L30 INT_L_X40Y146/IMUX_L46 INT_L_X40Y146/IMUX_L9 INT_L_X40Y146/NW2A3 INT_L_X40Y146/NW2END1 INT_L_X40Y146/WR1BEG2 INT_L_X40Y147/FAN_BOUNCE_S3_2 INT_L_X40Y148/FAN_ALT2 INT_L_X40Y148/FAN_BOUNCE2 INT_L_X40Y148/IMUX_L0 INT_L_X40Y148/IMUX_L23 INT_L_X40Y148/IMUX_L24 INT_L_X40Y148/IMUX_L25 INT_L_X40Y148/IMUX_L31 INT_L_X40Y148/IMUX_L39 INT_L_X40Y148/IMUX_L47 INT_L_X40Y148/IMUX_L8 INT_L_X40Y148/NW2BEG1 INT_L_X40Y148/WR1END1 INT_L_X40Y148/WR1END_S1_0 INT_L_X40Y148/WW2END3 INT_L_X40Y149/IMUX_L1 INT_L_X40Y149/IMUX_L17 INT_L_X40Y149/IMUX_L31 INT_L_X40Y149/IMUX_L47 INT_L_X40Y149/NW2A1 INT_L_X40Y149/NW2BEG0 INT_L_X40Y149/WR1BEG1 INT_L_X40Y149/WR1END0 INT_L_X40Y149/WR1END_S1_0 INT_L_X40Y149/WW2END_N0_3 INT_L_X40Y150/IMUX_L16 INT_L_X40Y150/IMUX_L30 INT_L_X40Y150/IMUX_L46 INT_L_X40Y150/IMUX_L9 INT_L_X40Y150/NL1BEG_N3 INT_L_X40Y150/NW2A0 INT_L_X40Y150/WR1END0 INT_L_X42Y143/IMUX_L0 INT_L_X42Y143/IMUX_L16 INT_L_X42Y143/IMUX_L24 INT_L_X42Y143/IMUX_L30 INT_L_X42Y143/IMUX_L31 INT_L_X42Y143/IMUX_L46 INT_L_X42Y143/IMUX_L47 INT_L_X42Y143/IMUX_L8 INT_L_X42Y143/SL1END0 INT_L_X42Y143/SS2END3 INT_L_X42Y144/EL1BEG3 INT_L_X42Y144/EL1END_S3_0 INT_L_X42Y144/ER1BEG_S0 INT_L_X42Y144/IMUX_L0 INT_L_X42Y144/IMUX_L16 INT_L_X42Y144/IMUX_L23 INT_L_X42Y144/IMUX_L24 INT_L_X42Y144/IMUX_L31 INT_L_X42Y144/IMUX_L39 INT_L_X42Y144/IMUX_L47 INT_L_X42Y144/IMUX_L8 INT_L_X42Y144/SE2A0 INT_L_X42Y144/SL1BEG0 INT_L_X42Y144/SL1END0 INT_L_X42Y144/SR1END3 INT_L_X42Y144/SS2A3 INT_L_X42Y144/SS2END_N0_3 INT_L_X42Y145/EL1BEG_N3 INT_L_X42Y145/EL1END0 INT_L_X42Y145/ER1BEG0 INT_L_X42Y145/IMUX_L22 INT_L_X42Y145/IMUX_L24 INT_L_X42Y145/IMUX_L47 INT_L_X42Y145/IMUX_L8 INT_L_X42Y145/SE2BEG0 INT_L_X42Y145/SL1BEG0 INT_L_X42Y145/SR1BEG3 INT_L_X42Y145/SR1END_N3_3 INT_L_X42Y145/SS2BEG3 INT_L_X42Y145/SS2END2 INT_L_X42Y145/SS2END3 INT_L_X42Y145/WW2A3 INT_L_X42Y146/EL1END_S3_0 INT_L_X42Y146/SS2A2 INT_L_X42Y146/SS2A3 INT_L_X42Y146/SS2END_N0_3 INT_L_X42Y147/EL1END0 INT_L_X42Y147/EL1END3 INT_L_X42Y147/ER1BEG3 INT_L_X42Y147/IMUX_L16 INT_L_X42Y147/IMUX_L22 INT_L_X42Y147/IMUX_L23 INT_L_X42Y147/IMUX_L24 INT_L_X42Y147/IMUX_L38 INT_L_X42Y147/IMUX_L46 INT_L_X42Y147/IMUX_L8 INT_L_X42Y147/IMUX_L9 INT_L_X42Y147/SL1END2 INT_L_X42Y147/SS2BEG2 INT_L_X42Y147/SS2BEG3 INT_L_X42Y148/EL1END2 INT_L_X42Y148/FAN_ALT5 INT_L_X42Y148/FAN_BOUNCE5 INT_L_X42Y148/IMUX_L25 INT_L_X42Y148/IMUX_L30 INT_L_X42Y148/IMUX_L46 INT_L_X42Y148/IMUX_L9 INT_L_X42Y148/NE2END_S3_0 INT_L_X42Y148/SL1BEG2 INT_L_X42Y148/SL1END3 INT_L_X42Y148/WW2BEG3 INT_L_X42Y149/IMUX_L22 INT_L_X42Y149/IMUX_L24 INT_L_X42Y149/IMUX_L38 INT_L_X42Y149/IMUX_L8 INT_L_X42Y149/NE2END0 INT_L_X42Y149/NE2END3 INT_L_X42Y149/SL1BEG3 INT_R_X39Y146/FAN_ALT7 INT_R_X39Y146/FAN_BOUNCE7 INT_R_X39Y146/IMUX0 INT_R_X39Y146/IMUX16 INT_R_X39Y146/IMUX22 INT_R_X39Y146/IMUX24 INT_R_X39Y146/IMUX30 INT_R_X39Y146/IMUX38 INT_R_X39Y146/IMUX46 INT_R_X39Y146/IMUX8 INT_R_X39Y146/NW2END3 INT_R_X39Y146/WR1END2 INT_R_X39Y149/IMUX23 INT_R_X39Y149/IMUX25 INT_R_X39Y149/IMUX39 INT_R_X39Y149/IMUX9 INT_R_X39Y149/NW2END1 INT_R_X39Y149/NW2END_S0_0 INT_R_X39Y149/WR1END1 INT_R_X39Y150/NW2END0 INT_R_X41Y144/FAN_BOUNCE_S3_2 INT_R_X41Y145/EL1BEG0 INT_R_X41Y145/FAN_ALT2 INT_R_X41Y145/FAN_BOUNCE2 INT_R_X41Y145/IMUX0 INT_R_X41Y145/IMUX16 INT_R_X41Y145/IMUX23 INT_R_X41Y145/IMUX39 INT_R_X41Y145/LOGIC_OUTS5 INT_R_X41Y145/NN2BEG1 INT_R_X41Y145/NW2BEG1 INT_R_X41Y145/WL1BEG2 INT_R_X41Y145/WW2END3 INT_R_X41Y146/FAN_BOUNCE_S3_2 INT_R_X41Y146/NN2A1 INT_R_X41Y146/NW2A1 INT_R_X41Y146/WW2END_N0_3 INT_R_X41Y147/EL1BEG0 INT_R_X41Y147/EL1BEG3 INT_R_X41Y147/FAN_ALT2 INT_R_X41Y147/FAN_BOUNCE2 INT_R_X41Y147/IMUX0 INT_R_X41Y147/IMUX23 INT_R_X41Y147/IMUX24 INT_R_X41Y147/IMUX25 INT_R_X41Y147/IMUX31 INT_R_X41Y147/IMUX39 INT_R_X41Y147/IMUX47 INT_R_X41Y147/IMUX8 INT_R_X41Y147/NL1BEG0 INT_R_X41Y147/NL1END_S3_0 INT_R_X41Y147/NN2END1 INT_R_X41Y148/EL1BEG2 INT_R_X41Y148/EL1BEG_N3 INT_R_X41Y148/IMUX0 INT_R_X41Y148/IMUX16 INT_R_X41Y148/IMUX22 INT_R_X41Y148/IMUX24 INT_R_X41Y148/IMUX30 INT_R_X41Y148/IMUX38 INT_R_X41Y148/IMUX46 INT_R_X41Y148/IMUX8 INT_R_X41Y148/NE2BEG0 INT_R_X41Y148/NE2BEG3 INT_R_X41Y148/NL1BEG_N3 INT_R_X41Y148/NL1END0 INT_R_X41Y148/NR1BEG0 INT_R_X41Y148/NR1BEG3 INT_R_X41Y148/WR1BEG1 INT_R_X41Y148/WR1BEG_S0 INT_R_X41Y148/WW2A3 INT_R_X41Y149/IMUX0 INT_R_X41Y149/IMUX16 INT_R_X41Y149/IMUX23 INT_R_X41Y149/IMUX24 INT_R_X41Y149/IMUX31 INT_R_X41Y149/IMUX39 INT_R_X41Y149/IMUX47 INT_R_X41Y149/IMUX8 INT_R_X41Y149/NE2A0 INT_R_X41Y149/NE2A3 INT_R_X41Y149/NR1END0 INT_R_X41Y149/NR1END3 INT_R_X41Y149/WR1BEG0 INT_R_X41Y149/WR1BEG_S0 INT_R_X41Y150/WR1BEG0 INT_R_X43Y144/EL1END3 INT_R_X43Y144/IMUX0 INT_R_X43Y144/IMUX16 INT_R_X43Y144/IMUX30 INT_R_X43Y144/IMUX46 INT_R_X43Y144/SE2END0 INT_R_X43Y145/ER1END0 INT_R_X43Y145/IMUX1 INT_R_X43Y145/IMUX23 INT_R_X43Y145/IMUX24 INT_R_X43Y145/IMUX25 INT_R_X43Y145/IMUX31 INT_R_X43Y145/IMUX38 INT_R_X43Y145/IMUX39 INT_R_X43Y145/IMUX9 INT_R_X43Y145/NR1BEG0 INT_R_X43Y145/SS2END3 INT_R_X43Y145/WW2BEG3 INT_R_X43Y146/NR1BEG0 INT_R_X43Y146/NR1END0 INT_R_X43Y146/SS2A3 INT_R_X43Y146/SS2END_N0_3 INT_R_X43Y147/ER1END3 INT_R_X43Y147/IMUX25 INT_R_X43Y147/IMUX30 INT_R_X43Y147/IMUX46 INT_R_X43Y147/IMUX9 INT_R_X43Y147/NR1END0 INT_R_X43Y147/SS2BEG3 INT_R_X43Y148/ER1END_N3_3 VBRK_X99Y152/VBRK_NW2A3 VBRK_X99Y152/VBRK_WR1END2 VBRK_X99Y155/VBRK_NW2A1 VBRK_X99Y155/VBRK_WR1END1 VBRK_X99Y157/VBRK_NW2A0 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y148/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y143/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y144/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y147/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y146/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y145/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y145/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X41Y148/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X41Y149/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y145/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X40Y145/INT_L.WL1END2->>NW2BEG3 INT_L_X40Y146/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X40Y146/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X40Y146/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X40Y146/INT_L.NW2END1->>BYP_ALT4 INT_L_X40Y146/INT_L.NW2END1->>IMUX_L25 INT_L_X40Y146/INT_L.NW2END1->>IMUX_L9 INT_L_X40Y146/INT_L.NW2END1->>WR1BEG2 INT_L_X40Y148/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y148/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X40Y148/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X40Y148/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X40Y148/INT_L.WR1END1->>FAN_ALT2 INT_L_X40Y148/INT_L.WR1END1->>IMUX_L25 INT_L_X40Y148/INT_L.WR1END1->>NW2BEG1 INT_L_X40Y148/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X40Y148/INT_L.WR1END_S1_0->>IMUX_L39 INT_L_X40Y148/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X40Y148/INT_L.WW2END3->>IMUX_L23 INT_L_X40Y149/INT_L.WR1END0->>IMUX_L1 INT_L_X40Y149/INT_L.WR1END0->>IMUX_L17 INT_L_X40Y149/INT_L.WR1END0->>NW2BEG0 INT_L_X40Y149/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y149/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X40Y149/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X40Y150/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y150/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X40Y150/INT_L.WR1END0->>IMUX_L16 INT_L_X40Y150/INT_L.WR1END0->>IMUX_L9 INT_L_X40Y150/INT_L.WR1END0->>NL1BEG_N3 INT_L_X42Y143/INT_L.SL1END0->>IMUX_L0 INT_L_X42Y143/INT_L.SL1END0->>IMUX_L16 INT_L_X42Y143/INT_L.SL1END0->>IMUX_L24 INT_L_X42Y143/INT_L.SL1END0->>IMUX_L8 INT_L_X42Y143/INT_L.SS2END3->>IMUX_L30 INT_L_X42Y143/INT_L.SS2END3->>IMUX_L31 INT_L_X42Y143/INT_L.SS2END3->>IMUX_L46 INT_L_X42Y143/INT_L.SS2END3->>IMUX_L47 INT_L_X42Y144/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X42Y144/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X42Y144/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X42Y144/INT_L.SL1END0->>IMUX_L0 INT_L_X42Y144/INT_L.SL1END0->>IMUX_L16 INT_L_X42Y144/INT_L.SL1END0->>IMUX_L24 INT_L_X42Y144/INT_L.SL1END0->>IMUX_L8 INT_L_X42Y144/INT_L.SL1END0->>SL1BEG0 INT_L_X42Y144/INT_L.SR1END3->>ER1BEG_S0 INT_L_X42Y144/INT_L.SR1END3->>IMUX_L23 INT_L_X42Y145/INT_L.EL1END0->>EL1BEG_N3 INT_L_X42Y145/INT_L.EL1END0->>IMUX_L24 INT_L_X42Y145/INT_L.EL1END0->>IMUX_L8 INT_L_X42Y145/INT_L.EL1END0->>SE2BEG0 INT_L_X42Y145/INT_L.EL1END0->>SL1BEG0 INT_L_X42Y145/INT_L.SS2END2->>IMUX_L22 INT_L_X42Y145/INT_L.SS2END2->>SR1BEG3 INT_L_X42Y145/INT_L.SS2END3->>IMUX_L47 INT_L_X42Y145/INT_L.SS2END3->>SS2BEG3 INT_L_X42Y147/INT_L.EL1END0->>IMUX_L16 INT_L_X42Y147/INT_L.EL1END0->>IMUX_L24 INT_L_X42Y147/INT_L.EL1END0->>IMUX_L8 INT_L_X42Y147/INT_L.EL1END0->>IMUX_L9 INT_L_X42Y147/INT_L.EL1END3->>IMUX_L22 INT_L_X42Y147/INT_L.EL1END3->>IMUX_L23 INT_L_X42Y147/INT_L.EL1END3->>IMUX_L38 INT_L_X42Y147/INT_L.EL1END3->>IMUX_L46 INT_L_X42Y147/INT_L.EL1END3->>SS2BEG3 INT_L_X42Y147/INT_L.SL1END2->>ER1BEG3 INT_L_X42Y147/INT_L.SL1END2->>SS2BEG2 INT_L_X42Y148/INT_L.EL1END2->>FAN_ALT5 INT_L_X42Y148/INT_L.EL1END2->>SL1BEG2 INT_L_X42Y148/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y148/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X42Y148/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X42Y148/INT_L.SL1END3->>IMUX_L30 INT_L_X42Y148/INT_L.SL1END3->>IMUX_L46 INT_L_X42Y148/INT_L.SL1END3->>WW2BEG3 INT_L_X42Y149/INT_L.NE2END0->>IMUX_L24 INT_L_X42Y149/INT_L.NE2END0->>IMUX_L8 INT_L_X42Y149/INT_L.NE2END3->>IMUX_L22 INT_L_X42Y149/INT_L.NE2END3->>IMUX_L38 INT_L_X42Y149/INT_L.NE2END3->>SL1BEG3 INT_R_X39Y146/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y146/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X39Y146/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X39Y146/INT_R.FAN_BOUNCE7->>IMUX24 INT_R_X39Y146/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X39Y146/INT_R.NW2END3->>IMUX22 INT_R_X39Y146/INT_R.NW2END3->>IMUX30 INT_R_X39Y146/INT_R.NW2END3->>IMUX38 INT_R_X39Y146/INT_R.NW2END3->>IMUX46 INT_R_X39Y146/INT_R.WR1END2->>FAN_ALT7 INT_R_X39Y149/INT_R.NW2END1->>IMUX9 INT_R_X39Y149/INT_R.NW2END_S0_0->>IMUX23 INT_R_X39Y149/INT_R.NW2END_S0_0->>IMUX39 INT_R_X39Y149/INT_R.WR1END1->>IMUX25 INT_R_X41Y145/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y145/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X41Y145/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X41Y145/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X41Y145/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X41Y145/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X41Y145/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X41Y145/INT_R.WW2END3->>IMUX23 INT_R_X41Y145/INT_R.WW2END3->>IMUX39 INT_R_X41Y145/INT_R.WW2END3->>WL1BEG2 INT_R_X41Y147/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y147/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X41Y147/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X41Y147/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X41Y147/INT_R.NL1END_S3_0->>IMUX23 INT_R_X41Y147/INT_R.NL1END_S3_0->>IMUX31 INT_R_X41Y147/INT_R.NL1END_S3_0->>IMUX39 INT_R_X41Y147/INT_R.NL1END_S3_0->>IMUX47 INT_R_X41Y147/INT_R.NN2END1->>EL1BEG0 INT_R_X41Y147/INT_R.NN2END1->>FAN_ALT2 INT_R_X41Y147/INT_R.NN2END1->>IMUX25 INT_R_X41Y147/INT_R.NN2END1->>NL1BEG0 INT_R_X41Y148/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X41Y148/INT_R.NL1BEG_N3->>IMUX22 INT_R_X41Y148/INT_R.NL1BEG_N3->>IMUX30 INT_R_X41Y148/INT_R.NL1BEG_N3->>IMUX38 INT_R_X41Y148/INT_R.NL1BEG_N3->>IMUX46 INT_R_X41Y148/INT_R.NL1BEG_N3->>NE2BEG3 INT_R_X41Y148/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X41Y148/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X41Y148/INT_R.NL1END0->>EL1BEG_N3 INT_R_X41Y148/INT_R.NL1END0->>IMUX0 INT_R_X41Y148/INT_R.NL1END0->>IMUX16 INT_R_X41Y148/INT_R.NL1END0->>IMUX24 INT_R_X41Y148/INT_R.NL1END0->>IMUX8 INT_R_X41Y148/INT_R.NL1END0->>NE2BEG0 INT_R_X41Y148/INT_R.NL1END0->>NL1BEG_N3 INT_R_X41Y148/INT_R.NL1END0->>NR1BEG0 INT_R_X41Y148/INT_R.NL1END0->>WR1BEG1 INT_R_X41Y149/INT_R.NR1END0->>IMUX0 INT_R_X41Y149/INT_R.NR1END0->>IMUX16 INT_R_X41Y149/INT_R.NR1END0->>IMUX24 INT_R_X41Y149/INT_R.NR1END0->>IMUX8 INT_R_X41Y149/INT_R.NR1END3->>IMUX23 INT_R_X41Y149/INT_R.NR1END3->>IMUX31 INT_R_X41Y149/INT_R.NR1END3->>IMUX39 INT_R_X41Y149/INT_R.NR1END3->>IMUX47 INT_R_X41Y149/INT_R.NR1END3->>WR1BEG_S0 INT_R_X43Y144/INT_R.EL1END3->>IMUX30 INT_R_X43Y144/INT_R.EL1END3->>IMUX46 INT_R_X43Y144/INT_R.SE2END0->>IMUX0 INT_R_X43Y144/INT_R.SE2END0->>IMUX16 INT_R_X43Y145/INT_R.ER1END0->>IMUX1 INT_R_X43Y145/INT_R.ER1END0->>IMUX24 INT_R_X43Y145/INT_R.ER1END0->>IMUX25 INT_R_X43Y145/INT_R.ER1END0->>IMUX9 INT_R_X43Y145/INT_R.ER1END0->>NR1BEG0 INT_R_X43Y145/INT_R.SS2END3->>IMUX23 INT_R_X43Y145/INT_R.SS2END3->>IMUX31 INT_R_X43Y145/INT_R.SS2END3->>IMUX38 INT_R_X43Y145/INT_R.SS2END3->>IMUX39 INT_R_X43Y145/INT_R.SS2END3->>WW2BEG3 INT_R_X43Y146/INT_R.NR1END0->>NR1BEG0 INT_R_X43Y147/INT_R.ER1END3->>IMUX30 INT_R_X43Y147/INT_R.ER1END3->>IMUX46 INT_R_X43Y147/INT_R.ER1END3->>SS2BEG3 INT_R_X43Y147/INT_R.NR1END0->>IMUX25 INT_R_X43Y147/INT_R.NR1END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r[hrdatas][0]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][0]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[10] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_2_n_0 - 
wires: CLBLM_L_X46Y151/CLBLM_IMUX2 CLBLM_L_X46Y151/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y151/CLBLM_L_BMUX CLBLM_L_X46Y151/CLBLM_M_A2 INT_L_X46Y151/IMUX_L2 INT_L_X46Y151/LOGIC_OUTS_L17 INT_L_X46Y151/SR1BEG_S0 
pips: CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y151/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y151/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X46Y151/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_3_n_0 - 
wires: CLBLM_L_X46Y150/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y150/CLBLM_M_BMUX CLBLM_L_X46Y151/CLBLM_IMUX11 CLBLM_L_X46Y151/CLBLM_M_A4 INT_L_X46Y150/LOGIC_OUTS_L21 INT_L_X46Y150/NL1BEG2 INT_L_X46Y151/IMUX_L11 INT_L_X46Y151/NL1END2 
pips: CLBLM_L_X46Y150/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X46Y150/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X46Y151/INT_L.NL1END2->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_4_n_0 - 
wires: CLBLM_L_X46Y151/CLBLM_IMUX7 CLBLM_L_X46Y151/CLBLM_M_A1 CLBLM_L_X46Y152/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y152/CLBLM_M_BMUX INT_L_X46Y151/IMUX_L7 INT_L_X46Y151/SL1END3 INT_L_X46Y152/LOGIC_OUTS_L21 INT_L_X46Y152/SL1BEG3 
pips: CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y152/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y151/INT_L.SL1END3->>IMUX_L7 INT_L_X46Y152/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_5_n_0 - 
wires: BRKH_INT_X46Y149/BRKH_INT_NE2BEG3 CLBLM_L_X46Y149/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y149/CLBLM_M_BMUX CLBLM_L_X46Y151/CLBLM_IMUX1 CLBLM_L_X46Y151/CLBLM_M_A3 INT_L_X46Y149/LOGIC_OUTS_L21 INT_L_X46Y149/NE2BEG3 INT_L_X46Y150/NE2A3 INT_L_X46Y150/WR1END_S1_0 INT_L_X46Y151/IMUX_L1 INT_L_X46Y151/WR1END0 INT_R_X47Y150/NE2END3 INT_R_X47Y150/WR1BEG_S0 INT_R_X47Y151/WR1BEG0 
pips: CLBLM_L_X46Y149/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y149/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_L_X46Y151/INT_L.WR1END0->>IMUX_L1 INT_R_X47Y150/INT_R.NE2END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[haddr][6]_rep__1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_SE2A0 BRAM_INT_INTERFACE_L_X44Y149/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X44Y149/INT_INTERFACE_WW2A3 BRAM_L_X44Y145/BRAM_SE2A0_1 BRAM_L_X44Y145/BRAM_WL1END2_4 BRAM_L_X44Y145/BRAM_WW2A3_4 BRKH_INT_X44Y149/BRKH_INT_WL1END3 BRKH_INT_X45Y149/BRKH_INT_FAN_BOUNCE_S3_6 BRKH_INT_X45Y149/BRKH_INT_WL1BEG3 BRKH_INT_X46Y149/BRKH_INT_NN2A0 BRKH_INT_X46Y149/BRKH_INT_NN2BEG0 BRKH_INT_X46Y149/BRKH_INT_NN2END_S2_0 BRKH_TERM_INT_X43Y149/T_TERM_UTURN_INT_FAN_BOUNCE_S3_6 CLBLL_L_X42Y145/CLBLL_IMUX23 CLBLL_L_X42Y145/CLBLL_IMUX25 CLBLL_L_X42Y145/CLBLL_IMUX39 CLBLL_L_X42Y145/CLBLL_IMUX9 CLBLL_L_X42Y145/CLBLL_L_A5 CLBLL_L_X42Y145/CLBLL_L_B5 CLBLL_L_X42Y145/CLBLL_L_C3 CLBLL_L_X42Y145/CLBLL_L_D3 CLBLL_L_X42Y146/CLBLL_IMUX0 CLBLL_L_X42Y146/CLBLL_IMUX23 CLBLL_L_X42Y146/CLBLL_IMUX25 CLBLL_L_X42Y146/CLBLL_IMUX39 CLBLL_L_X42Y146/CLBLL_L_A3 CLBLL_L_X42Y146/CLBLL_L_B5 CLBLL_L_X42Y146/CLBLL_L_C3 CLBLL_L_X42Y146/CLBLL_L_D3 CLBLL_L_X42Y149/CLBLL_IMUX23 CLBLL_L_X42Y149/CLBLL_IMUX25 CLBLL_L_X42Y149/CLBLL_IMUX39 CLBLL_L_X42Y149/CLBLL_IMUX9 CLBLL_L_X42Y149/CLBLL_L_A5 CLBLL_L_X42Y149/CLBLL_L_B5 CLBLL_L_X42Y149/CLBLL_L_C3 CLBLL_L_X42Y149/CLBLL_L_D3 CLBLL_R_X45Y145/CLBLL_IMUX0 CLBLL_R_X45Y145/CLBLL_IMUX16 CLBLL_R_X45Y145/CLBLL_IMUX23 CLBLL_R_X45Y145/CLBLL_IMUX39 CLBLL_R_X45Y145/CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y145/CLBLL_L_A3 CLBLL_R_X45Y145/CLBLL_L_B3 CLBLL_R_X45Y145/CLBLL_L_C3 CLBLL_R_X45Y145/CLBLL_L_D3 CLBLL_R_X45Y145/CLBLL_L_DQ CLBLL_R_X45Y146/CLBLL_IMUX1 CLBLL_R_X45Y146/CLBLL_IMUX17 CLBLL_R_X45Y146/CLBLL_IMUX22 CLBLL_R_X45Y146/CLBLL_IMUX38 CLBLL_R_X45Y146/CLBLL_LL_A3 CLBLL_R_X45Y146/CLBLL_LL_B3 CLBLL_R_X45Y146/CLBLL_LL_C3 CLBLL_R_X45Y146/CLBLL_LL_D3 CLBLL_R_X45Y146/CLBLL_NE2A3 CLBLL_R_X45Y147/CLBLL_EL1BEG0 CLBLL_R_X45Y147/CLBLL_IMUX23 CLBLL_R_X45Y147/CLBLL_IMUX25 CLBLL_R_X45Y147/CLBLL_IMUX39 CLBLL_R_X45Y147/CLBLL_IMUX9 CLBLL_R_X45Y147/CLBLL_L_A5 CLBLL_R_X45Y147/CLBLL_L_B5 CLBLL_R_X45Y147/CLBLL_L_C3 CLBLL_R_X45Y147/CLBLL_L_D3 CLBLL_R_X45Y148/CLBLL_EL1BEG0 CLBLL_R_X45Y148/CLBLL_IMUX0 CLBLL_R_X45Y148/CLBLL_IMUX16 CLBLL_R_X45Y148/CLBLL_IMUX22 CLBLL_R_X45Y148/CLBLL_IMUX23 CLBLL_R_X45Y148/CLBLL_IMUX24 CLBLL_R_X45Y148/CLBLL_IMUX38 CLBLL_R_X45Y148/CLBLL_IMUX39 CLBLL_R_X45Y148/CLBLL_IMUX8 CLBLL_R_X45Y148/CLBLL_LL_A5 CLBLL_R_X45Y148/CLBLL_LL_B5 CLBLL_R_X45Y148/CLBLL_LL_C3 CLBLL_R_X45Y148/CLBLL_LL_D3 CLBLL_R_X45Y148/CLBLL_L_A3 CLBLL_R_X45Y148/CLBLL_L_B3 CLBLL_R_X45Y148/CLBLL_L_C3 CLBLL_R_X45Y148/CLBLL_L_D3 CLBLL_R_X45Y149/CLBLL_NE2A0 CLBLL_R_X45Y150/CLBLL_IMUX23 CLBLL_R_X45Y150/CLBLL_IMUX25 CLBLL_R_X45Y150/CLBLL_IMUX39 CLBLL_R_X45Y150/CLBLL_IMUX9 CLBLL_R_X45Y150/CLBLL_L_A5 CLBLL_R_X45Y150/CLBLL_L_B5 CLBLL_R_X45Y150/CLBLL_L_C3 CLBLL_R_X45Y150/CLBLL_L_D3 CLBLL_R_X45Y150/CLBLL_WR1END1 CLBLL_R_X45Y151/CLBLL_EE2BEG0 CLBLL_R_X45Y151/CLBLL_IMUX0 CLBLL_R_X45Y151/CLBLL_IMUX16 CLBLL_R_X45Y151/CLBLL_IMUX23 CLBLL_R_X45Y151/CLBLL_IMUX24 CLBLL_R_X45Y151/CLBLL_IMUX31 CLBLL_R_X45Y151/CLBLL_IMUX39 CLBLL_R_X45Y151/CLBLL_IMUX47 CLBLL_R_X45Y151/CLBLL_IMUX8 CLBLL_R_X45Y151/CLBLL_LL_A5 CLBLL_R_X45Y151/CLBLL_LL_B5 CLBLL_R_X45Y151/CLBLL_LL_C5 CLBLL_R_X45Y151/CLBLL_LL_D5 CLBLL_R_X45Y151/CLBLL_L_A3 CLBLL_R_X45Y151/CLBLL_L_B3 CLBLL_R_X45Y151/CLBLL_L_C3 CLBLL_R_X45Y151/CLBLL_L_D3 CLBLL_R_X45Y152/CLBLL_NE2A0 CLBLL_R_X45Y152/CLBLL_NW2A0 CLBLL_R_X45Y152/CLBLL_WR1END0 CLBLM_L_X46Y146/CLBLM_IMUX0 CLBLM_L_X46Y146/CLBLM_IMUX16 CLBLM_L_X46Y146/CLBLM_IMUX23 CLBLM_L_X46Y146/CLBLM_IMUX24 CLBLM_L_X46Y146/CLBLM_IMUX31 CLBLM_L_X46Y146/CLBLM_IMUX39 CLBLM_L_X46Y146/CLBLM_IMUX47 CLBLM_L_X46Y146/CLBLM_IMUX8 CLBLM_L_X46Y146/CLBLM_L_A3 CLBLM_L_X46Y146/CLBLM_L_B3 CLBLM_L_X46Y146/CLBLM_L_C3 CLBLM_L_X46Y146/CLBLM_L_D3 CLBLM_L_X46Y146/CLBLM_M_A5 CLBLM_L_X46Y146/CLBLM_M_B5 CLBLM_L_X46Y146/CLBLM_M_C5 CLBLM_L_X46Y146/CLBLM_M_D5 CLBLM_L_X46Y146/CLBLM_NE2A3 CLBLM_L_X46Y147/CLBLM_EL1BEG0 CLBLM_L_X46Y147/CLBLM_IMUX0 CLBLM_L_X46Y147/CLBLM_IMUX16 CLBLM_L_X46Y147/CLBLM_IMUX17 CLBLM_L_X46Y147/CLBLM_IMUX23 CLBLM_L_X46Y147/CLBLM_IMUX31 CLBLM_L_X46Y147/CLBLM_IMUX39 CLBLM_L_X46Y147/CLBLM_IMUX47 CLBLM_L_X46Y147/CLBLM_IMUX8 CLBLM_L_X46Y147/CLBLM_L_A3 CLBLM_L_X46Y147/CLBLM_L_B3 CLBLM_L_X46Y147/CLBLM_L_C3 CLBLM_L_X46Y147/CLBLM_L_D3 CLBLM_L_X46Y147/CLBLM_M_A5 CLBLM_L_X46Y147/CLBLM_M_B3 CLBLM_L_X46Y147/CLBLM_M_C5 CLBLM_L_X46Y147/CLBLM_M_D5 CLBLM_L_X46Y148/CLBLM_EL1BEG0 CLBLM_L_X46Y148/CLBLM_IMUX0 CLBLM_L_X46Y148/CLBLM_IMUX23 CLBLM_L_X46Y148/CLBLM_IMUX25 CLBLM_L_X46Y148/CLBLM_IMUX39 CLBLM_L_X46Y148/CLBLM_L_A3 CLBLM_L_X46Y148/CLBLM_L_B5 CLBLM_L_X46Y148/CLBLM_L_C3 CLBLM_L_X46Y148/CLBLM_L_D3 CLBLM_L_X46Y149/CLBLM_IMUX1 CLBLM_L_X46Y149/CLBLM_IMUX17 CLBLM_L_X46Y149/CLBLM_IMUX25 CLBLM_L_X46Y149/CLBLM_IMUX30 CLBLM_L_X46Y149/CLBLM_IMUX31 CLBLM_L_X46Y149/CLBLM_IMUX39 CLBLM_L_X46Y149/CLBLM_IMUX47 CLBLM_L_X46Y149/CLBLM_IMUX9 CLBLM_L_X46Y149/CLBLM_L_A5 CLBLM_L_X46Y149/CLBLM_L_B5 CLBLM_L_X46Y149/CLBLM_L_C5 CLBLM_L_X46Y149/CLBLM_L_D3 CLBLM_L_X46Y149/CLBLM_M_A3 CLBLM_L_X46Y149/CLBLM_M_B3 CLBLM_L_X46Y149/CLBLM_M_C5 CLBLM_L_X46Y149/CLBLM_M_D5 CLBLM_L_X46Y149/CLBLM_NE2A0 CLBLM_L_X46Y150/CLBLM_IMUX1 CLBLM_L_X46Y150/CLBLM_IMUX17 CLBLM_L_X46Y150/CLBLM_IMUX31 CLBLM_L_X46Y150/CLBLM_IMUX47 CLBLM_L_X46Y150/CLBLM_M_A3 CLBLM_L_X46Y150/CLBLM_M_B3 CLBLM_L_X46Y150/CLBLM_M_C5 CLBLM_L_X46Y150/CLBLM_M_D5 CLBLM_L_X46Y150/CLBLM_WR1END1 CLBLM_L_X46Y151/CLBLM_EE2BEG0 CLBLM_L_X46Y151/CLBLM_IMUX0 CLBLM_L_X46Y151/CLBLM_IMUX16 CLBLM_L_X46Y151/CLBLM_IMUX30 CLBLM_L_X46Y151/CLBLM_IMUX39 CLBLM_L_X46Y151/CLBLM_L_A3 CLBLM_L_X46Y151/CLBLM_L_B3 CLBLM_L_X46Y151/CLBLM_L_C5 CLBLM_L_X46Y151/CLBLM_L_D3 CLBLM_L_X46Y152/CLBLM_IMUX1 CLBLM_L_X46Y152/CLBLM_IMUX17 CLBLM_L_X46Y152/CLBLM_IMUX31 CLBLM_L_X46Y152/CLBLM_IMUX47 CLBLM_L_X46Y152/CLBLM_M_A3 CLBLM_L_X46Y152/CLBLM_M_B3 CLBLM_L_X46Y152/CLBLM_M_C5 CLBLM_L_X46Y152/CLBLM_M_D5 CLBLM_L_X46Y152/CLBLM_NE2A0 CLBLM_L_X46Y152/CLBLM_NW2A0 CLBLM_L_X46Y152/CLBLM_WR1END0 CLBLM_R_X43Y146/CLBLM_IMUX0 CLBLM_R_X43Y146/CLBLM_IMUX16 CLBLM_R_X43Y146/CLBLM_IMUX17 CLBLM_R_X43Y146/CLBLM_IMUX22 CLBLM_R_X43Y146/CLBLM_IMUX23 CLBLM_R_X43Y146/CLBLM_IMUX38 CLBLM_R_X43Y146/CLBLM_IMUX39 CLBLM_R_X43Y146/CLBLM_IMUX8 CLBLM_R_X43Y146/CLBLM_L_A3 CLBLM_R_X43Y146/CLBLM_L_B3 CLBLM_R_X43Y146/CLBLM_L_C3 CLBLM_R_X43Y146/CLBLM_L_D3 CLBLM_R_X43Y146/CLBLM_M_A5 CLBLM_R_X43Y146/CLBLM_M_B3 CLBLM_R_X43Y146/CLBLM_M_C3 CLBLM_R_X43Y146/CLBLM_M_D3 CLBLM_R_X43Y146/CLBLM_SE2A0 CLBLM_R_X43Y147/CLBLM_IMUX22 CLBLM_R_X43Y147/CLBLM_IMUX24 CLBLM_R_X43Y147/CLBLM_IMUX38 CLBLM_R_X43Y147/CLBLM_IMUX8 CLBLM_R_X43Y147/CLBLM_M_A5 CLBLM_R_X43Y147/CLBLM_M_B5 CLBLM_R_X43Y147/CLBLM_M_C3 CLBLM_R_X43Y147/CLBLM_M_D3 CLBLM_R_X43Y148/CLBLM_IMUX0 CLBLM_R_X43Y148/CLBLM_IMUX16 CLBLM_R_X43Y148/CLBLM_IMUX23 CLBLM_R_X43Y148/CLBLM_IMUX39 CLBLM_R_X43Y148/CLBLM_L_A3 CLBLM_R_X43Y148/CLBLM_L_B3 CLBLM_R_X43Y148/CLBLM_L_C3 CLBLM_R_X43Y148/CLBLM_L_D3 CLBLM_R_X43Y149/CLBLM_IMUX1 CLBLM_R_X43Y149/CLBLM_IMUX17 CLBLM_R_X43Y149/CLBLM_IMUX22 CLBLM_R_X43Y149/CLBLM_IMUX38 CLBLM_R_X43Y149/CLBLM_M_A3 CLBLM_R_X43Y149/CLBLM_M_B3 CLBLM_R_X43Y149/CLBLM_M_C3 CLBLM_R_X43Y149/CLBLM_M_D3 CLBLM_R_X43Y149/CLBLM_WL1END2 CLBLM_R_X43Y149/CLBLM_WW2A3 CLBLM_R_X47Y146/CLBLM_IMUX1 CLBLM_R_X47Y146/CLBLM_IMUX17 CLBLM_R_X47Y146/CLBLM_IMUX22 CLBLM_R_X47Y146/CLBLM_IMUX38 CLBLM_R_X47Y146/CLBLM_M_A3 CLBLM_R_X47Y146/CLBLM_M_B3 CLBLM_R_X47Y146/CLBLM_M_C3 CLBLM_R_X47Y146/CLBLM_M_D3 CLBLM_R_X47Y151/CLBLM_IMUX1 CLBLM_R_X47Y151/CLBLM_IMUX17 CLBLM_R_X47Y151/CLBLM_IMUX31 CLBLM_R_X47Y151/CLBLM_IMUX47 CLBLM_R_X47Y151/CLBLM_M_A3 CLBLM_R_X47Y151/CLBLM_M_B3 CLBLM_R_X47Y151/CLBLM_M_C5 CLBLM_R_X47Y151/CLBLM_M_D5 INT_L_X42Y145/IMUX_L23 INT_L_X42Y145/IMUX_L25 INT_L_X42Y145/IMUX_L39 INT_L_X42Y145/IMUX_L9 INT_L_X42Y145/SR1BEG_S0 INT_L_X42Y145/SR1END3 INT_L_X42Y146/IMUX_L0 INT_L_X42Y146/IMUX_L23 INT_L_X42Y146/IMUX_L25 INT_L_X42Y146/IMUX_L39 INT_L_X42Y146/SR1BEG3 INT_L_X42Y146/SR1END_N3_3 INT_L_X42Y146/SW2END0 INT_L_X42Y146/WL1END2 INT_L_X42Y146/WL1END3 INT_L_X42Y147/WL1END_N1_3 INT_L_X42Y148/SE2A0 INT_L_X42Y149/IMUX_L23 INT_L_X42Y149/IMUX_L25 INT_L_X42Y149/IMUX_L39 INT_L_X42Y149/IMUX_L9 INT_L_X42Y149/SE2BEG0 INT_L_X42Y149/SR1BEG_S0 INT_L_X42Y149/WW2END3 INT_L_X44Y145/SE2A0 INT_L_X44Y146/SE2BEG0 INT_L_X44Y146/SE2END0 INT_L_X44Y149/WL1BEG2 INT_L_X44Y149/WL1END3 INT_L_X44Y149/WW2BEG3 INT_L_X44Y150/WL1END_N1_3 INT_L_X46Y146/EL1BEG3 INT_L_X46Y146/EL1END_S3_0 INT_L_X46Y146/IMUX_L0 INT_L_X46Y146/IMUX_L16 INT_L_X46Y146/IMUX_L23 INT_L_X46Y146/IMUX_L24 INT_L_X46Y146/IMUX_L31 INT_L_X46Y146/IMUX_L39 INT_L_X46Y146/IMUX_L47 INT_L_X46Y146/IMUX_L8 INT_L_X46Y146/NE2END3 INT_L_X46Y146/NN2BEG3 INT_L_X46Y146/SE2A0 INT_L_X46Y146/SL1END0 INT_L_X46Y147/EL1BEG_N3 INT_L_X46Y147/EL1END0 INT_L_X46Y147/EL1END_S3_0 INT_L_X46Y147/FAN_BOUNCE_S3_4 INT_L_X46Y147/IMUX_L0 INT_L_X46Y147/IMUX_L16 INT_L_X46Y147/IMUX_L17 INT_L_X46Y147/IMUX_L23 INT_L_X46Y147/IMUX_L31 INT_L_X46Y147/IMUX_L39 INT_L_X46Y147/IMUX_L47 INT_L_X46Y147/IMUX_L8 INT_L_X46Y147/NN2A3 INT_L_X46Y147/NR1BEG0 INT_L_X46Y147/SE2BEG0 INT_L_X46Y147/SL1BEG0 INT_L_X46Y148/EL1END0 INT_L_X46Y148/FAN_ALT4 INT_L_X46Y148/FAN_BOUNCE4 INT_L_X46Y148/IMUX_L0 INT_L_X46Y148/IMUX_L23 INT_L_X46Y148/IMUX_L25 INT_L_X46Y148/IMUX_L39 INT_L_X46Y148/NE2END_S3_0 INT_L_X46Y148/NN2BEG0 INT_L_X46Y148/NN2END3 INT_L_X46Y148/NR1BEG0 INT_L_X46Y148/NR1END0 INT_L_X46Y149/IMUX_L1 INT_L_X46Y149/IMUX_L17 INT_L_X46Y149/IMUX_L25 INT_L_X46Y149/IMUX_L30 INT_L_X46Y149/IMUX_L31 INT_L_X46Y149/IMUX_L39 INT_L_X46Y149/IMUX_L47 INT_L_X46Y149/IMUX_L9 INT_L_X46Y149/NE2END0 INT_L_X46Y149/NL1BEG_N3 INT_L_X46Y149/NN2A0 INT_L_X46Y149/NN2BEG0 INT_L_X46Y149/NN2END_S2_0 INT_L_X46Y149/NR1END0 INT_L_X46Y150/EL1BEG3 INT_L_X46Y150/IMUX_L1 INT_L_X46Y150/IMUX_L17 INT_L_X46Y150/IMUX_L31 INT_L_X46Y150/IMUX_L47 INT_L_X46Y150/NN2A0 INT_L_X46Y150/NN2END0 INT_L_X46Y150/NN2END_S2_0 INT_L_X46Y150/WR1BEG1 INT_L_X46Y151/EE2A0 INT_L_X46Y151/EL1BEG_N3 INT_L_X46Y151/IMUX_L0 INT_L_X46Y151/IMUX_L16 INT_L_X46Y151/IMUX_L30 INT_L_X46Y151/IMUX_L39 INT_L_X46Y151/NE2END_S3_0 INT_L_X46Y151/NL1BEG_N3 INT_L_X46Y151/NN2END0 INT_L_X46Y151/NR1BEG3 INT_L_X46Y151/NW2BEG0 INT_L_X46Y151/WR1BEG_S0 INT_L_X46Y152/IMUX_L1 INT_L_X46Y152/IMUX_L17 INT_L_X46Y152/IMUX_L31 INT_L_X46Y152/IMUX_L47 INT_L_X46Y152/NE2END0 INT_L_X46Y152/NR1END3 INT_L_X46Y152/NW2A0 INT_L_X46Y152/WR1BEG0 INT_R_X43Y146/IMUX0 INT_R_X43Y146/IMUX16 INT_R_X43Y146/IMUX17 INT_R_X43Y146/IMUX22 INT_R_X43Y146/IMUX23 INT_R_X43Y146/IMUX38 INT_R_X43Y146/IMUX39 INT_R_X43Y146/IMUX8 INT_R_X43Y146/SE2A0 INT_R_X43Y146/SL1END0 INT_R_X43Y146/SL1END3 INT_R_X43Y146/SW2A0 INT_R_X43Y146/WL1BEG2 INT_R_X43Y146/WL1BEG3 INT_R_X43Y147/IMUX22 INT_R_X43Y147/IMUX24 INT_R_X43Y147/IMUX38 INT_R_X43Y147/IMUX8 INT_R_X43Y147/SE2BEG0 INT_R_X43Y147/SL1BEG0 INT_R_X43Y147/SL1BEG3 INT_R_X43Y147/SL1END0 INT_R_X43Y147/SL1END3 INT_R_X43Y147/SW2BEG0 INT_R_X43Y147/WL1BEG_N3 INT_R_X43Y148/IMUX0 INT_R_X43Y148/IMUX16 INT_R_X43Y148/IMUX23 INT_R_X43Y148/IMUX39 INT_R_X43Y148/SE2END0 INT_R_X43Y148/SL1BEG0 INT_R_X43Y148/SL1BEG3 INT_R_X43Y148/SR1BEG_S0 INT_R_X43Y148/SR1END3 INT_R_X43Y149/BYP_ALT2 INT_R_X43Y149/BYP_BOUNCE2 INT_R_X43Y149/FAN_ALT5 INT_R_X43Y149/FAN_BOUNCE5 INT_R_X43Y149/FAN_BOUNCE_S3_6 INT_R_X43Y149/IMUX1 INT_R_X43Y149/IMUX17 INT_R_X43Y149/IMUX22 INT_R_X43Y149/IMUX38 INT_R_X43Y149/SR1BEG3 INT_R_X43Y149/SR1END_N3_3 INT_R_X43Y149/WL1END2 INT_R_X43Y149/WW2A3 INT_R_X45Y145/FAN_BOUNCE_S3_6 INT_R_X45Y145/IMUX0 INT_R_X45Y145/IMUX16 INT_R_X45Y145/IMUX23 INT_R_X45Y145/IMUX39 INT_R_X45Y145/LOGIC_OUTS3 INT_R_X45Y145/NE2BEG3 INT_R_X45Y145/NL1BEG2 INT_R_X45Y145/NR1BEG3 INT_R_X45Y145/SE2END0 INT_R_X45Y146/FAN_ALT6 INT_R_X45Y146/FAN_BOUNCE6 INT_R_X45Y146/IMUX1 INT_R_X45Y146/IMUX17 INT_R_X45Y146/IMUX22 INT_R_X45Y146/IMUX38 INT_R_X45Y146/NE2A3 INT_R_X45Y146/NL1BEG1 INT_R_X45Y146/NL1END2 INT_R_X45Y146/NR1END3 INT_R_X45Y147/EL1BEG0 INT_R_X45Y147/IMUX23 INT_R_X45Y147/IMUX25 INT_R_X45Y147/IMUX39 INT_R_X45Y147/IMUX9 INT_R_X45Y147/NL1BEG0 INT_R_X45Y147/NL1END1 INT_R_X45Y147/NL1END_S3_0 INT_R_X45Y147/NR1BEG1 INT_R_X45Y148/EL1BEG0 INT_R_X45Y148/GFAN1 INT_R_X45Y148/IMUX0 INT_R_X45Y148/IMUX16 INT_R_X45Y148/IMUX22 INT_R_X45Y148/IMUX23 INT_R_X45Y148/IMUX24 INT_R_X45Y148/IMUX38 INT_R_X45Y148/IMUX39 INT_R_X45Y148/IMUX8 INT_R_X45Y148/NE2BEG0 INT_R_X45Y148/NL1END0 INT_R_X45Y148/NR1END1 INT_R_X45Y149/FAN_BOUNCE_S3_6 INT_R_X45Y149/NE2A0 INT_R_X45Y149/WL1BEG3 INT_R_X45Y150/FAN_ALT6 INT_R_X45Y150/FAN_BOUNCE6 INT_R_X45Y150/IMUX23 INT_R_X45Y150/IMUX25 INT_R_X45Y150/IMUX39 INT_R_X45Y150/IMUX9 INT_R_X45Y150/NL1BEG0 INT_R_X45Y150/NL1END_S3_0 INT_R_X45Y150/WL1BEG_N3 INT_R_X45Y150/WR1END1 INT_R_X45Y151/EE2BEG0 INT_R_X45Y151/IMUX0 INT_R_X45Y151/IMUX16 INT_R_X45Y151/IMUX23 INT_R_X45Y151/IMUX24 INT_R_X45Y151/IMUX31 INT_R_X45Y151/IMUX39 INT_R_X45Y151/IMUX47 INT_R_X45Y151/IMUX8 INT_R_X45Y151/NE2BEG0 INT_R_X45Y151/NL1END0 INT_R_X45Y151/NW2END_S0_0 INT_R_X45Y151/WR1END_S1_0 INT_R_X45Y152/NE2A0 INT_R_X45Y152/NW2END0 INT_R_X45Y152/WR1END0 INT_R_X47Y146/EL1END3 INT_R_X47Y146/IMUX1 INT_R_X47Y146/IMUX17 INT_R_X47Y146/IMUX22 INT_R_X47Y146/IMUX38 INT_R_X47Y146/SE2END0 INT_R_X47Y150/EL1END3 INT_R_X47Y150/NR1BEG3 INT_R_X47Y151/EE2END0 INT_R_X47Y151/IMUX1 INT_R_X47Y151/IMUX17 INT_R_X47Y151/IMUX31 INT_R_X47Y151/IMUX47 INT_R_X47Y151/NR1END3 VBRK_X113Y152/VBRK_NE2A3 VBRK_X113Y153/VBRK_EL1BEG0 VBRK_X113Y154/VBRK_EL1BEG0 VBRK_X113Y155/VBRK_NE2A0 VBRK_X113Y157/VBRK_WR1END1 VBRK_X113Y158/VBRK_EE2BEG0 VBRK_X113Y159/VBRK_NE2A0 VBRK_X113Y159/VBRK_NW2A0 VBRK_X113Y159/VBRK_WR1END0 
pips: CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y145/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X42Y145/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X42Y145/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X42Y145/INT_L.SR1END3->>IMUX_L23 INT_L_X42Y145/INT_L.SR1END3->>IMUX_L39 INT_L_X42Y145/INT_L.SR1END3->>SR1BEG_S0 INT_L_X42Y146/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X42Y146/INT_L.SW2END0->>IMUX_L25 INT_L_X42Y146/INT_L.WL1END2->>SR1BEG3 INT_L_X42Y146/INT_L.WL1END3->>IMUX_L23 INT_L_X42Y146/INT_L.WL1END3->>IMUX_L39 INT_L_X42Y149/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X42Y149/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X42Y149/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X42Y149/INT_L.WW2END3->>IMUX_L23 INT_L_X42Y149/INT_L.WW2END3->>IMUX_L39 INT_L_X42Y149/INT_L.WW2END3->>SR1BEG_S0 INT_L_X44Y146/INT_L.SE2END0->>SE2BEG0 INT_L_X44Y149/INT_L.WL1END3->>WL1BEG2 INT_L_X44Y149/INT_L.WL1END3->>WW2BEG3 INT_L_X46Y146/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X46Y146/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X46Y146/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X46Y146/INT_L.NE2END3->>IMUX_L23 INT_L_X46Y146/INT_L.NE2END3->>NN2BEG3 INT_L_X46Y146/INT_L.SL1END0->>IMUX_L0 INT_L_X46Y146/INT_L.SL1END0->>IMUX_L16 INT_L_X46Y146/INT_L.SL1END0->>IMUX_L24 INT_L_X46Y146/INT_L.SL1END0->>IMUX_L8 INT_L_X46Y147/INT_L.EL1END0->>EL1BEG_N3 INT_L_X46Y147/INT_L.EL1END0->>IMUX_L0 INT_L_X46Y147/INT_L.EL1END0->>IMUX_L16 INT_L_X46Y147/INT_L.EL1END0->>IMUX_L17 INT_L_X46Y147/INT_L.EL1END0->>IMUX_L8 INT_L_X46Y147/INT_L.EL1END0->>NR1BEG0 INT_L_X46Y147/INT_L.EL1END0->>SE2BEG0 INT_L_X46Y147/INT_L.EL1END0->>SL1BEG0 INT_L_X46Y147/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X46Y147/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X46Y147/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X46Y147/INT_L.FAN_BOUNCE_S3_4->>IMUX_L23 INT_L_X46Y148/INT_L.EL1END0->>FAN_ALT4 INT_L_X46Y148/INT_L.EL1END0->>IMUX_L0 INT_L_X46Y148/INT_L.EL1END0->>NR1BEG0 INT_L_X46Y148/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X46Y148/INT_L.NE2END_S3_0->>IMUX_L39 INT_L_X46Y148/INT_L.NN2END3->>IMUX_L23 INT_L_X46Y148/INT_L.NR1END0->>IMUX_L25 INT_L_X46Y148/INT_L.NR1END0->>NN2BEG0 INT_L_X46Y149/INT_L.NE2END0->>IMUX_L1 INT_L_X46Y149/INT_L.NE2END0->>IMUX_L17 INT_L_X46Y149/INT_L.NE2END0->>IMUX_L9 INT_L_X46Y149/INT_L.NE2END0->>NL1BEG_N3 INT_L_X46Y149/INT_L.NE2END0->>NN2BEG0 INT_L_X46Y149/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X46Y149/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X46Y149/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X46Y149/INT_L.NN2END_S2_0->>IMUX_L47 INT_L_X46Y149/INT_L.NR1END0->>IMUX_L25 INT_L_X46Y150/INT_L.NN2END0->>IMUX_L1 INT_L_X46Y150/INT_L.NN2END0->>IMUX_L17 INT_L_X46Y150/INT_L.NN2END0->>WR1BEG1 INT_L_X46Y150/INT_L.NN2END_S2_0->>IMUX_L31 INT_L_X46Y150/INT_L.NN2END_S2_0->>IMUX_L47 INT_L_X46Y151/INT_L.NE2END_S3_0->>IMUX_L39 INT_L_X46Y151/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X46Y151/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X46Y151/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X46Y151/INT_L.NN2END0->>EL1BEG_N3 INT_L_X46Y151/INT_L.NN2END0->>IMUX_L0 INT_L_X46Y151/INT_L.NN2END0->>IMUX_L16 INT_L_X46Y151/INT_L.NN2END0->>NL1BEG_N3 INT_L_X46Y151/INT_L.NN2END0->>NW2BEG0 INT_L_X46Y152/INT_L.NE2END0->>IMUX_L1 INT_L_X46Y152/INT_L.NE2END0->>IMUX_L17 INT_L_X46Y152/INT_L.NR1END3->>IMUX_L31 INT_L_X46Y152/INT_L.NR1END3->>IMUX_L47 INT_R_X43Y146/INT_R.SL1END0->>IMUX0 INT_R_X43Y146/INT_R.SL1END0->>IMUX16 INT_R_X43Y146/INT_R.SL1END0->>IMUX17 INT_R_X43Y146/INT_R.SL1END0->>IMUX8 INT_R_X43Y146/INT_R.SL1END3->>IMUX22 INT_R_X43Y146/INT_R.SL1END3->>IMUX23 INT_R_X43Y146/INT_R.SL1END3->>IMUX38 INT_R_X43Y146/INT_R.SL1END3->>IMUX39 INT_R_X43Y146/INT_R.SL1END3->>WL1BEG2 INT_R_X43Y147/INT_R.SL1END0->>IMUX24 INT_R_X43Y147/INT_R.SL1END0->>IMUX8 INT_R_X43Y147/INT_R.SL1END0->>SE2BEG0 INT_R_X43Y147/INT_R.SL1END0->>SL1BEG0 INT_R_X43Y147/INT_R.SL1END0->>SW2BEG0 INT_R_X43Y147/INT_R.SL1END0->>WL1BEG_N3 INT_R_X43Y147/INT_R.SL1END3->>IMUX22 INT_R_X43Y147/INT_R.SL1END3->>IMUX38 INT_R_X43Y147/INT_R.SL1END3->>SL1BEG3 INT_R_X43Y148/INT_R.SE2END0->>IMUX0 INT_R_X43Y148/INT_R.SE2END0->>IMUX16 INT_R_X43Y148/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X43Y148/INT_R.SR1END3->>IMUX23 INT_R_X43Y148/INT_R.SR1END3->>IMUX39 INT_R_X43Y148/INT_R.SR1END3->>SL1BEG3 INT_R_X43Y148/INT_R.SR1END3->>SR1BEG_S0 INT_R_X43Y149/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y149/INT_R.BYP_BOUNCE2->>IMUX38 INT_R_X43Y149/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X43Y149/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X43Y149/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X43Y149/INT_R.WL1END2->>BYP_ALT2 INT_R_X43Y149/INT_R.WL1END2->>FAN_ALT5 INT_R_X43Y149/INT_R.WL1END2->>IMUX22 INT_R_X43Y149/INT_R.WL1END2->>SR1BEG3 INT_R_X45Y145/INT_R.LOGIC_OUTS3->>IMUX23 INT_R_X45Y145/INT_R.LOGIC_OUTS3->>IMUX39 INT_R_X45Y145/INT_R.LOGIC_OUTS3->>NE2BEG3 INT_R_X45Y145/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X45Y145/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X45Y145/INT_R.SE2END0->>IMUX0 INT_R_X45Y145/INT_R.SE2END0->>IMUX16 INT_R_X45Y146/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y146/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X45Y146/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X45Y146/INT_R.NL1END2->>FAN_ALT6 INT_R_X45Y146/INT_R.NL1END2->>NL1BEG1 INT_R_X45Y146/INT_R.NR1END3->>IMUX22 INT_R_X45Y146/INT_R.NR1END3->>IMUX38 INT_R_X45Y147/INT_R.NL1END1->>EL1BEG0 INT_R_X45Y147/INT_R.NL1END1->>IMUX25 INT_R_X45Y147/INT_R.NL1END1->>IMUX9 INT_R_X45Y147/INT_R.NL1END1->>NL1BEG0 INT_R_X45Y147/INT_R.NL1END1->>NR1BEG1 INT_R_X45Y147/INT_R.NL1END_S3_0->>IMUX23 INT_R_X45Y147/INT_R.NL1END_S3_0->>IMUX39 INT_R_X45Y148/INT_R.GFAN1->>IMUX22 INT_R_X45Y148/INT_R.GFAN1->>IMUX23 INT_R_X45Y148/INT_R.GFAN1->>IMUX38 INT_R_X45Y148/INT_R.GFAN1->>IMUX39 INT_R_X45Y148/INT_R.NL1END0->>IMUX0 INT_R_X45Y148/INT_R.NL1END0->>IMUX16 INT_R_X45Y148/INT_R.NL1END0->>IMUX24 INT_R_X45Y148/INT_R.NL1END0->>IMUX8 INT_R_X45Y148/INT_R.NL1END0->>NE2BEG0 INT_R_X45Y148/INT_R.NR1END1->>EL1BEG0 INT_R_X45Y148/INT_R.NR1END1->>GFAN1 INT_R_X45Y150/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X45Y150/INT_R.FAN_BOUNCE6->>IMUX9 INT_R_X45Y150/INT_R.NL1END_S3_0->>IMUX23 INT_R_X45Y150/INT_R.NL1END_S3_0->>IMUX39 INT_R_X45Y150/INT_R.WR1END1->>FAN_ALT6 INT_R_X45Y150/INT_R.WR1END1->>IMUX25 INT_R_X45Y150/INT_R.WR1END1->>NL1BEG0 INT_R_X45Y150/INT_R.WR1END1->>WL1BEG_N3 INT_R_X45Y151/INT_R.NL1END0->>EE2BEG0 INT_R_X45Y151/INT_R.NL1END0->>IMUX0 INT_R_X45Y151/INT_R.NL1END0->>IMUX16 INT_R_X45Y151/INT_R.NL1END0->>IMUX24 INT_R_X45Y151/INT_R.NL1END0->>IMUX8 INT_R_X45Y151/INT_R.NL1END0->>NE2BEG0 INT_R_X45Y151/INT_R.NW2END_S0_0->>IMUX23 INT_R_X45Y151/INT_R.WR1END_S1_0->>IMUX31 INT_R_X45Y151/INT_R.WR1END_S1_0->>IMUX39 INT_R_X45Y151/INT_R.WR1END_S1_0->>IMUX47 INT_R_X47Y146/INT_R.EL1END3->>IMUX22 INT_R_X47Y146/INT_R.EL1END3->>IMUX38 INT_R_X47Y146/INT_R.SE2END0->>IMUX1 INT_R_X47Y146/INT_R.SE2END0->>IMUX17 INT_R_X47Y150/INT_R.EL1END3->>NR1BEG3 INT_R_X47Y151/INT_R.EE2END0->>IMUX1 INT_R_X47Y151/INT_R.EE2END0->>IMUX17 INT_R_X47Y151/INT_R.NR1END3->>IMUX31 INT_R_X47Y151/INT_R.NR1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r_reg[haddr][5]_rep__1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y145/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X44Y147/INT_INTERFACE_EL1BEG1 BRAM_L_X44Y145/BRAM_EE2BEG3_0 BRAM_L_X44Y145/BRAM_EE2BEG3_1 BRAM_L_X44Y145/BRAM_EL1BEG1_2 BRAM_L_X44Y145/BRAM_WL1END0_1 BRKH_INT_X45Y149/BRKH_INT_NN2A3 BRKH_INT_X45Y149/BRKH_INT_WR1END_S1_0 BRKH_INT_X46Y149/BRKH_INT_FAN_BOUNCE_S3_2 BRKH_INT_X46Y149/BRKH_INT_NN2A3 BRKH_INT_X46Y149/BRKH_INT_WR1BEG_S0 CLBLL_L_X42Y145/CLBLL_IMUX0 CLBLL_L_X42Y145/CLBLL_IMUX16 CLBLL_L_X42Y145/CLBLL_IMUX30 CLBLL_L_X42Y145/CLBLL_IMUX46 CLBLL_L_X42Y145/CLBLL_L_A3 CLBLL_L_X42Y145/CLBLL_L_B3 CLBLL_L_X42Y145/CLBLL_L_C5 CLBLL_L_X42Y145/CLBLL_L_D5 CLBLL_L_X42Y146/CLBLL_IMUX16 CLBLL_L_X42Y146/CLBLL_IMUX30 CLBLL_L_X42Y146/CLBLL_IMUX46 CLBLL_L_X42Y146/CLBLL_IMUX9 CLBLL_L_X42Y146/CLBLL_L_A5 CLBLL_L_X42Y146/CLBLL_L_B3 CLBLL_L_X42Y146/CLBLL_L_C5 CLBLL_L_X42Y146/CLBLL_L_D5 CLBLL_L_X42Y149/CLBLL_IMUX0 CLBLL_L_X42Y149/CLBLL_IMUX16 CLBLL_L_X42Y149/CLBLL_IMUX30 CLBLL_L_X42Y149/CLBLL_IMUX46 CLBLL_L_X42Y149/CLBLL_L_A3 CLBLL_L_X42Y149/CLBLL_L_B3 CLBLL_L_X42Y149/CLBLL_L_C5 CLBLL_L_X42Y149/CLBLL_L_D5 CLBLL_R_X45Y145/CLBLL_IMUX25 CLBLL_R_X45Y145/CLBLL_IMUX30 CLBLL_R_X45Y145/CLBLL_IMUX46 CLBLL_R_X45Y145/CLBLL_IMUX9 CLBLL_R_X45Y145/CLBLL_L_A5 CLBLL_R_X45Y145/CLBLL_L_B5 CLBLL_R_X45Y145/CLBLL_L_C5 CLBLL_R_X45Y145/CLBLL_L_D5 CLBLL_R_X45Y146/CLBLL_EL1BEG2 CLBLL_R_X45Y146/CLBLL_IMUX24 CLBLL_R_X45Y146/CLBLL_IMUX31 CLBLL_R_X45Y146/CLBLL_IMUX47 CLBLL_R_X45Y146/CLBLL_IMUX8 CLBLL_R_X45Y146/CLBLL_LL_A5 CLBLL_R_X45Y146/CLBLL_LL_B5 CLBLL_R_X45Y146/CLBLL_LL_C5 CLBLL_R_X45Y146/CLBLL_LL_D5 CLBLL_R_X45Y147/CLBLL_ER1BEG0 CLBLL_R_X45Y147/CLBLL_IMUX0 CLBLL_R_X45Y147/CLBLL_IMUX16 CLBLL_R_X45Y147/CLBLL_IMUX30 CLBLL_R_X45Y147/CLBLL_IMUX46 CLBLL_R_X45Y147/CLBLL_L_A3 CLBLL_R_X45Y147/CLBLL_L_B3 CLBLL_R_X45Y147/CLBLL_L_C5 CLBLL_R_X45Y147/CLBLL_L_D5 CLBLL_R_X45Y148/CLBLL_IMUX1 CLBLL_R_X45Y148/CLBLL_IMUX17 CLBLL_R_X45Y148/CLBLL_IMUX25 CLBLL_R_X45Y148/CLBLL_IMUX30 CLBLL_R_X45Y148/CLBLL_IMUX31 CLBLL_R_X45Y148/CLBLL_IMUX46 CLBLL_R_X45Y148/CLBLL_IMUX47 CLBLL_R_X45Y148/CLBLL_IMUX9 CLBLL_R_X45Y148/CLBLL_LL_A3 CLBLL_R_X45Y148/CLBLL_LL_B3 CLBLL_R_X45Y148/CLBLL_LL_C5 CLBLL_R_X45Y148/CLBLL_LL_D5 CLBLL_R_X45Y148/CLBLL_L_A5 CLBLL_R_X45Y148/CLBLL_L_B5 CLBLL_R_X45Y148/CLBLL_L_C5 CLBLL_R_X45Y148/CLBLL_L_D5 CLBLL_R_X45Y148/CLBLL_NE2A0 CLBLL_R_X45Y148/CLBLL_NE2A3 CLBLL_R_X45Y150/CLBLL_IMUX0 CLBLL_R_X45Y150/CLBLL_IMUX16 CLBLL_R_X45Y150/CLBLL_IMUX30 CLBLL_R_X45Y150/CLBLL_IMUX46 CLBLL_R_X45Y150/CLBLL_L_A3 CLBLL_R_X45Y150/CLBLL_L_B3 CLBLL_R_X45Y150/CLBLL_L_C5 CLBLL_R_X45Y150/CLBLL_L_D5 CLBLL_R_X45Y150/CLBLL_WR1END0 CLBLL_R_X45Y151/CLBLL_EE2BEG3 CLBLL_R_X45Y151/CLBLL_EL1BEG1 CLBLL_R_X45Y151/CLBLL_IMUX1 CLBLL_R_X45Y151/CLBLL_IMUX17 CLBLL_R_X45Y151/CLBLL_IMUX22 CLBLL_R_X45Y151/CLBLL_IMUX25 CLBLL_R_X45Y151/CLBLL_IMUX30 CLBLL_R_X45Y151/CLBLL_IMUX38 CLBLL_R_X45Y151/CLBLL_IMUX46 CLBLL_R_X45Y151/CLBLL_IMUX9 CLBLL_R_X45Y151/CLBLL_LL_A3 CLBLL_R_X45Y151/CLBLL_LL_B3 CLBLL_R_X45Y151/CLBLL_LL_C3 CLBLL_R_X45Y151/CLBLL_LL_D3 CLBLL_R_X45Y151/CLBLL_L_A5 CLBLL_R_X45Y151/CLBLL_L_B5 CLBLL_R_X45Y151/CLBLL_L_C5 CLBLL_R_X45Y151/CLBLL_L_D5 CLBLL_R_X45Y152/CLBLL_NE2A3 CLBLM_L_X46Y146/CLBLM_EL1BEG2 CLBLM_L_X46Y146/CLBLM_IMUX1 CLBLM_L_X46Y146/CLBLM_IMUX17 CLBLM_L_X46Y146/CLBLM_IMUX22 CLBLM_L_X46Y146/CLBLM_IMUX25 CLBLM_L_X46Y146/CLBLM_IMUX30 CLBLM_L_X46Y146/CLBLM_IMUX38 CLBLM_L_X46Y146/CLBLM_IMUX46 CLBLM_L_X46Y146/CLBLM_IMUX9 CLBLM_L_X46Y146/CLBLM_L_A5 CLBLM_L_X46Y146/CLBLM_L_B5 CLBLM_L_X46Y146/CLBLM_L_C5 CLBLM_L_X46Y146/CLBLM_L_D5 CLBLM_L_X46Y146/CLBLM_M_A3 CLBLM_L_X46Y146/CLBLM_M_B3 CLBLM_L_X46Y146/CLBLM_M_C3 CLBLM_L_X46Y146/CLBLM_M_D3 CLBLM_L_X46Y147/CLBLM_ER1BEG0 CLBLM_L_X46Y147/CLBLM_IMUX1 CLBLM_L_X46Y147/CLBLM_IMUX22 CLBLM_L_X46Y147/CLBLM_IMUX24 CLBLM_L_X46Y147/CLBLM_IMUX25 CLBLM_L_X46Y147/CLBLM_IMUX30 CLBLM_L_X46Y147/CLBLM_IMUX38 CLBLM_L_X46Y147/CLBLM_IMUX46 CLBLM_L_X46Y147/CLBLM_IMUX9 CLBLM_L_X46Y147/CLBLM_L_A5 CLBLM_L_X46Y147/CLBLM_L_B5 CLBLM_L_X46Y147/CLBLM_L_C5 CLBLM_L_X46Y147/CLBLM_L_D5 CLBLM_L_X46Y147/CLBLM_M_A3 CLBLM_L_X46Y147/CLBLM_M_B5 CLBLM_L_X46Y147/CLBLM_M_C3 CLBLM_L_X46Y147/CLBLM_M_D3 CLBLM_L_X46Y148/CLBLM_IMUX16 CLBLM_L_X46Y148/CLBLM_IMUX30 CLBLM_L_X46Y148/CLBLM_IMUX46 CLBLM_L_X46Y148/CLBLM_IMUX9 CLBLM_L_X46Y148/CLBLM_L_A5 CLBLM_L_X46Y148/CLBLM_L_B3 CLBLM_L_X46Y148/CLBLM_L_C5 CLBLM_L_X46Y148/CLBLM_L_D5 CLBLM_L_X46Y148/CLBLM_NE2A0 CLBLM_L_X46Y148/CLBLM_NE2A3 CLBLM_L_X46Y149/CLBLM_IMUX0 CLBLM_L_X46Y149/CLBLM_IMUX16 CLBLM_L_X46Y149/CLBLM_IMUX22 CLBLM_L_X46Y149/CLBLM_IMUX23 CLBLM_L_X46Y149/CLBLM_IMUX24 CLBLM_L_X46Y149/CLBLM_IMUX38 CLBLM_L_X46Y149/CLBLM_IMUX46 CLBLM_L_X46Y149/CLBLM_IMUX8 CLBLM_L_X46Y149/CLBLM_L_A3 CLBLM_L_X46Y149/CLBLM_L_B3 CLBLM_L_X46Y149/CLBLM_L_C3 CLBLM_L_X46Y149/CLBLM_L_D5 CLBLM_L_X46Y149/CLBLM_M_A5 CLBLM_L_X46Y149/CLBLM_M_B5 CLBLM_L_X46Y149/CLBLM_M_C3 CLBLM_L_X46Y149/CLBLM_M_D3 CLBLM_L_X46Y150/CLBLM_IMUX22 CLBLM_L_X46Y150/CLBLM_IMUX24 CLBLM_L_X46Y150/CLBLM_IMUX38 CLBLM_L_X46Y150/CLBLM_IMUX8 CLBLM_L_X46Y150/CLBLM_M_A5 CLBLM_L_X46Y150/CLBLM_M_B5 CLBLM_L_X46Y150/CLBLM_M_C3 CLBLM_L_X46Y150/CLBLM_M_D3 CLBLM_L_X46Y150/CLBLM_WR1END0 CLBLM_L_X46Y151/CLBLM_EE2BEG3 CLBLM_L_X46Y151/CLBLM_EL1BEG1 CLBLM_L_X46Y151/CLBLM_IMUX23 CLBLM_L_X46Y151/CLBLM_IMUX25 CLBLM_L_X46Y151/CLBLM_IMUX46 CLBLM_L_X46Y151/CLBLM_IMUX9 CLBLM_L_X46Y151/CLBLM_L_A5 CLBLM_L_X46Y151/CLBLM_L_B5 CLBLM_L_X46Y151/CLBLM_L_C3 CLBLM_L_X46Y151/CLBLM_L_D5 CLBLM_L_X46Y152/CLBLM_IMUX22 CLBLM_L_X46Y152/CLBLM_IMUX24 CLBLM_L_X46Y152/CLBLM_IMUX38 CLBLM_L_X46Y152/CLBLM_IMUX8 CLBLM_L_X46Y152/CLBLM_M_A5 CLBLM_L_X46Y152/CLBLM_M_B5 CLBLM_L_X46Y152/CLBLM_M_C3 CLBLM_L_X46Y152/CLBLM_M_D3 CLBLM_L_X46Y152/CLBLM_NE2A3 CLBLM_R_X43Y145/CLBLM_EE2BEG3 CLBLM_R_X43Y145/CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y145/CLBLM_L_DQ CLBLM_R_X43Y146/CLBLM_EE2BEG3 CLBLM_R_X43Y146/CLBLM_IMUX1 CLBLM_R_X43Y146/CLBLM_IMUX24 CLBLM_R_X43Y146/CLBLM_IMUX25 CLBLM_R_X43Y146/CLBLM_IMUX30 CLBLM_R_X43Y146/CLBLM_IMUX31 CLBLM_R_X43Y146/CLBLM_IMUX46 CLBLM_R_X43Y146/CLBLM_IMUX47 CLBLM_R_X43Y146/CLBLM_IMUX9 CLBLM_R_X43Y146/CLBLM_L_A5 CLBLM_R_X43Y146/CLBLM_L_B5 CLBLM_R_X43Y146/CLBLM_L_C5 CLBLM_R_X43Y146/CLBLM_L_D5 CLBLM_R_X43Y146/CLBLM_M_A3 CLBLM_R_X43Y146/CLBLM_M_B5 CLBLM_R_X43Y146/CLBLM_M_C5 CLBLM_R_X43Y146/CLBLM_M_D5 CLBLM_R_X43Y146/CLBLM_WL1END0 CLBLM_R_X43Y147/CLBLM_EL1BEG1 CLBLM_R_X43Y147/CLBLM_IMUX1 CLBLM_R_X43Y147/CLBLM_IMUX17 CLBLM_R_X43Y147/CLBLM_IMUX31 CLBLM_R_X43Y147/CLBLM_IMUX47 CLBLM_R_X43Y147/CLBLM_M_A3 CLBLM_R_X43Y147/CLBLM_M_B3 CLBLM_R_X43Y147/CLBLM_M_C5 CLBLM_R_X43Y147/CLBLM_M_D5 CLBLM_R_X43Y148/CLBLM_IMUX25 CLBLM_R_X43Y148/CLBLM_IMUX30 CLBLM_R_X43Y148/CLBLM_IMUX46 CLBLM_R_X43Y148/CLBLM_IMUX9 CLBLM_R_X43Y148/CLBLM_L_A5 CLBLM_R_X43Y148/CLBLM_L_B5 CLBLM_R_X43Y148/CLBLM_L_C5 CLBLM_R_X43Y148/CLBLM_L_D5 CLBLM_R_X43Y149/CLBLM_IMUX24 CLBLM_R_X43Y149/CLBLM_IMUX31 CLBLM_R_X43Y149/CLBLM_IMUX47 CLBLM_R_X43Y149/CLBLM_IMUX8 CLBLM_R_X43Y149/CLBLM_M_A5 CLBLM_R_X43Y149/CLBLM_M_B5 CLBLM_R_X43Y149/CLBLM_M_C5 CLBLM_R_X43Y149/CLBLM_M_D5 CLBLM_R_X47Y146/CLBLM_IMUX24 CLBLM_R_X47Y146/CLBLM_IMUX31 CLBLM_R_X47Y146/CLBLM_IMUX47 CLBLM_R_X47Y146/CLBLM_IMUX8 CLBLM_R_X47Y146/CLBLM_M_A5 CLBLM_R_X47Y146/CLBLM_M_B5 CLBLM_R_X47Y146/CLBLM_M_C5 CLBLM_R_X47Y146/CLBLM_M_D5 CLBLM_R_X47Y151/CLBLM_IMUX22 CLBLM_R_X47Y151/CLBLM_IMUX24 CLBLM_R_X47Y151/CLBLM_IMUX38 CLBLM_R_X47Y151/CLBLM_IMUX8 CLBLM_R_X47Y151/CLBLM_M_A5 CLBLM_R_X47Y151/CLBLM_M_B5 CLBLM_R_X47Y151/CLBLM_M_C3 CLBLM_R_X47Y151/CLBLM_M_D3 INT_L_X42Y144/SW2END3 INT_L_X42Y145/IMUX_L0 INT_L_X42Y145/IMUX_L16 INT_L_X42Y145/IMUX_L30 INT_L_X42Y145/IMUX_L46 INT_L_X42Y145/NL1BEG_N3 INT_L_X42Y145/SW2END_N0_3 INT_L_X42Y145/WR1END_S1_0 INT_L_X42Y146/IMUX_L16 INT_L_X42Y146/IMUX_L30 INT_L_X42Y146/IMUX_L46 INT_L_X42Y146/IMUX_L9 INT_L_X42Y146/NL1BEG_N3 INT_L_X42Y146/WR1END0 INT_L_X42Y148/WR1END_S1_0 INT_L_X42Y149/IMUX_L0 INT_L_X42Y149/IMUX_L16 INT_L_X42Y149/IMUX_L30 INT_L_X42Y149/IMUX_L46 INT_L_X42Y149/NW2END3 INT_L_X42Y149/WR1END0 INT_L_X44Y145/EE2A3 INT_L_X44Y146/EE2A3 INT_L_X44Y146/SL1END1 INT_L_X44Y146/WL1BEG0 INT_L_X44Y147/EL1BEG0 INT_L_X44Y147/EL1END1 INT_L_X44Y147/SL1BEG1 INT_L_X46Y146/EL1END2 INT_L_X46Y146/ER1BEG3 INT_L_X46Y146/ER1BEG_S0 INT_L_X46Y146/FAN_ALT5 INT_L_X46Y146/FAN_BOUNCE5 INT_L_X46Y146/IMUX_L1 INT_L_X46Y146/IMUX_L17 INT_L_X46Y146/IMUX_L22 INT_L_X46Y146/IMUX_L25 INT_L_X46Y146/IMUX_L30 INT_L_X46Y146/IMUX_L38 INT_L_X46Y146/IMUX_L46 INT_L_X46Y146/IMUX_L9 INT_L_X46Y146/SL1END3 INT_L_X46Y147/ER1BEG0 INT_L_X46Y147/ER1END0 INT_L_X46Y147/IMUX_L1 INT_L_X46Y147/IMUX_L22 INT_L_X46Y147/IMUX_L24 INT_L_X46Y147/IMUX_L25 INT_L_X46Y147/IMUX_L30 INT_L_X46Y147/IMUX_L38 INT_L_X46Y147/IMUX_L46 INT_L_X46Y147/IMUX_L9 INT_L_X46Y147/NE2END_S3_0 INT_L_X46Y147/SL1BEG3 INT_L_X46Y147/SL1END3 INT_L_X46Y148/BYP_ALT6 INT_L_X46Y148/BYP_BOUNCE6 INT_L_X46Y148/IMUX_L16 INT_L_X46Y148/IMUX_L30 INT_L_X46Y148/IMUX_L46 INT_L_X46Y148/IMUX_L9 INT_L_X46Y148/NE2END0 INT_L_X46Y148/NE2END3 INT_L_X46Y148/NN2BEG3 INT_L_X46Y148/NR1BEG3 INT_L_X46Y148/SL1BEG3 INT_L_X46Y149/BYP_BOUNCE_N3_6 INT_L_X46Y149/FAN_BOUNCE_S3_2 INT_L_X46Y149/IMUX_L0 INT_L_X46Y149/IMUX_L16 INT_L_X46Y149/IMUX_L22 INT_L_X46Y149/IMUX_L23 INT_L_X46Y149/IMUX_L24 INT_L_X46Y149/IMUX_L38 INT_L_X46Y149/IMUX_L46 INT_L_X46Y149/IMUX_L8 INT_L_X46Y149/NN2A3 INT_L_X46Y149/NR1END3 INT_L_X46Y149/WR1BEG_S0 INT_L_X46Y150/FAN_ALT2 INT_L_X46Y150/FAN_BOUNCE2 INT_L_X46Y150/FAN_BOUNCE_S3_6 INT_L_X46Y150/IMUX_L22 INT_L_X46Y150/IMUX_L24 INT_L_X46Y150/IMUX_L38 INT_L_X46Y150/IMUX_L8 INT_L_X46Y150/NN2END3 INT_L_X46Y150/NR1BEG3 INT_L_X46Y150/SL1END1 INT_L_X46Y150/WR1BEG0 INT_L_X46Y151/EE2A3 INT_L_X46Y151/EL1BEG0 INT_L_X46Y151/EL1END1 INT_L_X46Y151/FAN_ALT6 INT_L_X46Y151/FAN_BOUNCE6 INT_L_X46Y151/IMUX_L23 INT_L_X46Y151/IMUX_L25 INT_L_X46Y151/IMUX_L46 INT_L_X46Y151/IMUX_L9 INT_L_X46Y151/NR1END3 INT_L_X46Y151/SL1BEG1 INT_L_X46Y151/WR1END_S1_0 INT_L_X46Y152/IMUX_L22 INT_L_X46Y152/IMUX_L24 INT_L_X46Y152/IMUX_L38 INT_L_X46Y152/IMUX_L8 INT_L_X46Y152/NE2END3 INT_L_X46Y152/WR1END0 INT_R_X43Y144/SW2A3 INT_R_X43Y145/EE2BEG3 INT_R_X43Y145/LOGIC_OUTS3 INT_R_X43Y145/NR1BEG3 INT_R_X43Y145/SW2BEG3 INT_R_X43Y145/WR1BEG_S0 INT_R_X43Y146/EE2BEG3 INT_R_X43Y146/FAN_BOUNCE_S3_6 INT_R_X43Y146/IMUX1 INT_R_X43Y146/IMUX24 INT_R_X43Y146/IMUX25 INT_R_X43Y146/IMUX30 INT_R_X43Y146/IMUX31 INT_R_X43Y146/IMUX46 INT_R_X43Y146/IMUX47 INT_R_X43Y146/IMUX9 INT_R_X43Y146/NL1BEG2 INT_R_X43Y146/NR1BEG3 INT_R_X43Y146/NR1END3 INT_R_X43Y146/WL1END0 INT_R_X43Y146/WR1BEG0 INT_R_X43Y147/EL1BEG1 INT_R_X43Y147/FAN_ALT6 INT_R_X43Y147/FAN_BOUNCE6 INT_R_X43Y147/IMUX1 INT_R_X43Y147/IMUX17 INT_R_X43Y147/IMUX31 INT_R_X43Y147/IMUX47 INT_R_X43Y147/NL1BEG1 INT_R_X43Y147/NL1END2 INT_R_X43Y147/NR1BEG3 INT_R_X43Y147/NR1END3 INT_R_X43Y148/BYP_ALT6 INT_R_X43Y148/BYP_BOUNCE6 INT_R_X43Y148/IMUX25 INT_R_X43Y148/IMUX30 INT_R_X43Y148/IMUX46 INT_R_X43Y148/IMUX9 INT_R_X43Y148/NL1END1 INT_R_X43Y148/NR1BEG3 INT_R_X43Y148/NR1END3 INT_R_X43Y148/NW2BEG3 INT_R_X43Y148/WR1BEG_S0 INT_R_X43Y149/BYP_BOUNCE_N3_6 INT_R_X43Y149/IMUX24 INT_R_X43Y149/IMUX31 INT_R_X43Y149/IMUX47 INT_R_X43Y149/IMUX8 INT_R_X43Y149/NR1END3 INT_R_X43Y149/NW2A3 INT_R_X43Y149/WR1BEG0 INT_R_X45Y145/BYP_ALT6 INT_R_X45Y145/BYP_BOUNCE6 INT_R_X45Y145/EE2END3 INT_R_X45Y145/IMUX25 INT_R_X45Y145/IMUX30 INT_R_X45Y145/IMUX46 INT_R_X45Y145/IMUX9 INT_R_X45Y145/SS2END0 INT_R_X45Y146/BYP_BOUNCE_N3_6 INT_R_X45Y146/EE2END3 INT_R_X45Y146/EL1BEG2 INT_R_X45Y146/EL1END_S3_0 INT_R_X45Y146/ER1BEG_S0 INT_R_X45Y146/IMUX24 INT_R_X45Y146/IMUX31 INT_R_X45Y146/IMUX47 INT_R_X45Y146/IMUX8 INT_R_X45Y146/NR1BEG3 INT_R_X45Y146/SS2A0 INT_R_X45Y147/BYP_ALT7 INT_R_X45Y147/BYP_BOUNCE7 INT_R_X45Y147/EL1END0 INT_R_X45Y147/ER1BEG0 INT_R_X45Y147/IMUX0 INT_R_X45Y147/IMUX16 INT_R_X45Y147/IMUX30 INT_R_X45Y147/IMUX46 INT_R_X45Y147/NE2BEG0 INT_R_X45Y147/NE2BEG3 INT_R_X45Y147/NR1BEG3 INT_R_X45Y147/NR1END3 INT_R_X45Y147/SS2BEG0 INT_R_X45Y148/BYP_BOUNCE_N3_7 INT_R_X45Y148/IMUX1 INT_R_X45Y148/IMUX17 INT_R_X45Y148/IMUX25 INT_R_X45Y148/IMUX30 INT_R_X45Y148/IMUX31 INT_R_X45Y148/IMUX46 INT_R_X45Y148/IMUX47 INT_R_X45Y148/IMUX9 INT_R_X45Y148/NE2A0 INT_R_X45Y148/NE2A3 INT_R_X45Y148/NN2BEG3 INT_R_X45Y148/NR1END3 INT_R_X45Y149/NN2A3 INT_R_X45Y149/WR1END_S1_0 INT_R_X45Y150/BYP_ALT3 INT_R_X45Y150/BYP_BOUNCE3 INT_R_X45Y150/IMUX0 INT_R_X45Y150/IMUX16 INT_R_X45Y150/IMUX30 INT_R_X45Y150/IMUX46 INT_R_X45Y150/NL1BEG2 INT_R_X45Y150/NN2END3 INT_R_X45Y150/NR1BEG3 INT_R_X45Y150/WR1END0 INT_R_X45Y151/BYP_BOUNCE_N3_3 INT_R_X45Y151/EE2BEG3 INT_R_X45Y151/EL1BEG1 INT_R_X45Y151/IMUX1 INT_R_X45Y151/IMUX17 INT_R_X45Y151/IMUX22 INT_R_X45Y151/IMUX25 INT_R_X45Y151/IMUX30 INT_R_X45Y151/IMUX38 INT_R_X45Y151/IMUX46 INT_R_X45Y151/IMUX9 INT_R_X45Y151/NE2BEG3 INT_R_X45Y151/NL1END2 INT_R_X45Y151/NR1END3 INT_R_X45Y152/NE2A3 INT_R_X47Y146/ER1END3 INT_R_X47Y146/IMUX24 INT_R_X47Y146/IMUX31 INT_R_X47Y146/IMUX47 INT_R_X47Y146/IMUX8 INT_R_X47Y146/SL1END0 INT_R_X47Y147/ER1END0 INT_R_X47Y147/ER1END_N3_3 INT_R_X47Y147/SL1BEG0 INT_R_X47Y150/EL1END_S3_0 INT_R_X47Y151/EE2END3 INT_R_X47Y151/EL1END0 INT_R_X47Y151/IMUX22 INT_R_X47Y151/IMUX24 INT_R_X47Y151/IMUX38 INT_R_X47Y151/IMUX8 INT_R_X47Y151/WR1BEG_S0 INT_R_X47Y152/WR1BEG0 VBRK_X113Y152/VBRK_EL1BEG2 VBRK_X113Y153/VBRK_ER1BEG0 VBRK_X113Y154/VBRK_NE2A0 VBRK_X113Y154/VBRK_NE2A3 VBRK_X113Y157/VBRK_WR1END0 VBRK_X113Y158/VBRK_EE2BEG3 VBRK_X113Y158/VBRK_EL1BEG1 VBRK_X113Y159/VBRK_NE2A3 
pips: CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y145/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y148/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y150/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y151/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y146/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y149/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y150/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y152/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y147/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X43Y149/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y146/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y151/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X42Y145/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X42Y145/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X42Y145/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X42Y145/INT_L.SW2END_N0_3->>IMUX_L16 INT_L_X42Y145/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_L_X42Y146/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X42Y146/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X42Y146/INT_L.WR1END0->>IMUX_L16 INT_L_X42Y146/INT_L.WR1END0->>IMUX_L9 INT_L_X42Y146/INT_L.WR1END0->>NL1BEG_N3 INT_L_X42Y149/INT_L.NW2END3->>IMUX_L30 INT_L_X42Y149/INT_L.NW2END3->>IMUX_L46 INT_L_X42Y149/INT_L.WR1END0->>IMUX_L0 INT_L_X42Y149/INT_L.WR1END0->>IMUX_L16 INT_L_X44Y146/INT_L.SL1END1->>WL1BEG0 INT_L_X44Y147/INT_L.EL1END1->>EL1BEG0 INT_L_X44Y147/INT_L.EL1END1->>SL1BEG1 INT_L_X46Y146/INT_L.EL1END2->>ER1BEG3 INT_L_X46Y146/INT_L.EL1END2->>FAN_ALT5 INT_L_X46Y146/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y146/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X46Y146/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X46Y146/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X46Y146/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X46Y146/INT_L.SL1END3->>ER1BEG_S0 INT_L_X46Y146/INT_L.SL1END3->>IMUX_L22 INT_L_X46Y146/INT_L.SL1END3->>IMUX_L30 INT_L_X46Y146/INT_L.SL1END3->>IMUX_L38 INT_L_X46Y146/INT_L.SL1END3->>IMUX_L46 INT_L_X46Y147/INT_L.ER1END0->>IMUX_L1 INT_L_X46Y147/INT_L.ER1END0->>IMUX_L24 INT_L_X46Y147/INT_L.ER1END0->>IMUX_L25 INT_L_X46Y147/INT_L.ER1END0->>IMUX_L9 INT_L_X46Y147/INT_L.SL1END3->>IMUX_L22 INT_L_X46Y147/INT_L.SL1END3->>IMUX_L30 INT_L_X46Y147/INT_L.SL1END3->>IMUX_L38 INT_L_X46Y147/INT_L.SL1END3->>IMUX_L46 INT_L_X46Y147/INT_L.SL1END3->>SL1BEG3 INT_L_X46Y148/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X46Y148/INT_L.NE2END0->>IMUX_L16 INT_L_X46Y148/INT_L.NE2END0->>IMUX_L9 INT_L_X46Y148/INT_L.NE2END3->>BYP_ALT6 INT_L_X46Y148/INT_L.NE2END3->>IMUX_L30 INT_L_X46Y148/INT_L.NE2END3->>IMUX_L46 INT_L_X46Y148/INT_L.NE2END3->>NN2BEG3 INT_L_X46Y148/INT_L.NE2END3->>NR1BEG3 INT_L_X46Y148/INT_L.NE2END3->>SL1BEG3 INT_L_X46Y149/INT_L.BYP_BOUNCE_N3_6->>IMUX_L0 INT_L_X46Y149/INT_L.BYP_BOUNCE_N3_6->>IMUX_L16 INT_L_X46Y149/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X46Y149/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_L_X46Y149/INT_L.NR1END3->>IMUX_L22 INT_L_X46Y149/INT_L.NR1END3->>IMUX_L23 INT_L_X46Y149/INT_L.NR1END3->>IMUX_L38 INT_L_X46Y149/INT_L.NR1END3->>IMUX_L46 INT_L_X46Y149/INT_L.NR1END3->>WR1BEG_S0 INT_L_X46Y150/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y150/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X46Y150/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X46Y150/INT_L.NN2END3->>IMUX_L22 INT_L_X46Y150/INT_L.NN2END3->>IMUX_L38 INT_L_X46Y150/INT_L.NN2END3->>NR1BEG3 INT_L_X46Y150/INT_L.SL1END1->>FAN_ALT2 INT_L_X46Y151/INT_L.EL1END1->>EL1BEG0 INT_L_X46Y151/INT_L.EL1END1->>FAN_ALT6 INT_L_X46Y151/INT_L.EL1END1->>IMUX_L25 INT_L_X46Y151/INT_L.EL1END1->>SL1BEG1 INT_L_X46Y151/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X46Y151/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X46Y151/INT_L.NR1END3->>IMUX_L23 INT_L_X46Y151/INT_L.NR1END3->>IMUX_L46 INT_L_X46Y152/INT_L.NE2END3->>IMUX_L22 INT_L_X46Y152/INT_L.NE2END3->>IMUX_L38 INT_L_X46Y152/INT_L.WR1END0->>IMUX_L24 INT_L_X46Y152/INT_L.WR1END0->>IMUX_L8 INT_R_X43Y145/INT_R.LOGIC_OUTS3->>EE2BEG3 INT_R_X43Y145/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X43Y145/INT_R.LOGIC_OUTS3->>SW2BEG3 INT_R_X43Y145/INT_R.LOGIC_OUTS3->>WR1BEG_S0 INT_R_X43Y146/INT_R.NR1END3->>EE2BEG3 INT_R_X43Y146/INT_R.NR1END3->>IMUX30 INT_R_X43Y146/INT_R.NR1END3->>IMUX31 INT_R_X43Y146/INT_R.NR1END3->>IMUX46 INT_R_X43Y146/INT_R.NR1END3->>IMUX47 INT_R_X43Y146/INT_R.NR1END3->>NL1BEG2 INT_R_X43Y146/INT_R.NR1END3->>NR1BEG3 INT_R_X43Y146/INT_R.WL1END0->>IMUX1 INT_R_X43Y146/INT_R.WL1END0->>IMUX24 INT_R_X43Y146/INT_R.WL1END0->>IMUX25 INT_R_X43Y146/INT_R.WL1END0->>IMUX9 INT_R_X43Y147/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X43Y147/INT_R.FAN_BOUNCE6->>IMUX1 INT_R_X43Y147/INT_R.FAN_BOUNCE6->>IMUX17 INT_R_X43Y147/INT_R.NL1END2->>EL1BEG1 INT_R_X43Y147/INT_R.NL1END2->>FAN_ALT6 INT_R_X43Y147/INT_R.NL1END2->>NL1BEG1 INT_R_X43Y147/INT_R.NR1END3->>IMUX31 INT_R_X43Y147/INT_R.NR1END3->>IMUX47 INT_R_X43Y147/INT_R.NR1END3->>NR1BEG3 INT_R_X43Y148/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X43Y148/INT_R.NL1END1->>IMUX25 INT_R_X43Y148/INT_R.NL1END1->>IMUX9 INT_R_X43Y148/INT_R.NR1END3->>BYP_ALT6 INT_R_X43Y148/INT_R.NR1END3->>IMUX30 INT_R_X43Y148/INT_R.NR1END3->>IMUX46 INT_R_X43Y148/INT_R.NR1END3->>NR1BEG3 INT_R_X43Y148/INT_R.NR1END3->>NW2BEG3 INT_R_X43Y148/INT_R.NR1END3->>WR1BEG_S0 INT_R_X43Y149/INT_R.BYP_BOUNCE_N3_6->>IMUX24 INT_R_X43Y149/INT_R.BYP_BOUNCE_N3_6->>IMUX8 INT_R_X43Y149/INT_R.NR1END3->>IMUX31 INT_R_X43Y149/INT_R.NR1END3->>IMUX47 INT_R_X45Y145/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X45Y145/INT_R.EE2END3->>BYP_ALT6 INT_R_X45Y145/INT_R.EE2END3->>IMUX30 INT_R_X45Y145/INT_R.EE2END3->>IMUX46 INT_R_X45Y145/INT_R.SS2END0->>IMUX25 INT_R_X45Y145/INT_R.SS2END0->>IMUX9 INT_R_X45Y146/INT_R.BYP_BOUNCE_N3_6->>IMUX24 INT_R_X45Y146/INT_R.BYP_BOUNCE_N3_6->>IMUX8 INT_R_X45Y146/INT_R.EE2END3->>EL1BEG2 INT_R_X45Y146/INT_R.EE2END3->>ER1BEG_S0 INT_R_X45Y146/INT_R.EE2END3->>IMUX31 INT_R_X45Y146/INT_R.EE2END3->>IMUX47 INT_R_X45Y146/INT_R.EE2END3->>NR1BEG3 INT_R_X45Y147/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X45Y147/INT_R.EL1END0->>IMUX0 INT_R_X45Y147/INT_R.EL1END0->>IMUX16 INT_R_X45Y147/INT_R.EL1END0->>NE2BEG0 INT_R_X45Y147/INT_R.EL1END0->>SS2BEG0 INT_R_X45Y147/INT_R.NR1END3->>BYP_ALT7 INT_R_X45Y147/INT_R.NR1END3->>IMUX30 INT_R_X45Y147/INT_R.NR1END3->>IMUX46 INT_R_X45Y147/INT_R.NR1END3->>NE2BEG3 INT_R_X45Y147/INT_R.NR1END3->>NR1BEG3 INT_R_X45Y148/INT_R.BYP_BOUNCE_N3_7->>IMUX1 INT_R_X45Y148/INT_R.BYP_BOUNCE_N3_7->>IMUX17 INT_R_X45Y148/INT_R.BYP_BOUNCE_N3_7->>IMUX25 INT_R_X45Y148/INT_R.BYP_BOUNCE_N3_7->>IMUX9 INT_R_X45Y148/INT_R.NR1END3->>IMUX30 INT_R_X45Y148/INT_R.NR1END3->>IMUX31 INT_R_X45Y148/INT_R.NR1END3->>IMUX46 INT_R_X45Y148/INT_R.NR1END3->>IMUX47 INT_R_X45Y148/INT_R.NR1END3->>NN2BEG3 INT_R_X45Y150/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y150/INT_R.NN2END3->>BYP_ALT3 INT_R_X45Y150/INT_R.NN2END3->>IMUX30 INT_R_X45Y150/INT_R.NN2END3->>IMUX46 INT_R_X45Y150/INT_R.NN2END3->>NL1BEG2 INT_R_X45Y150/INT_R.NN2END3->>NR1BEG3 INT_R_X45Y150/INT_R.WR1END0->>IMUX0 INT_R_X45Y150/INT_R.WR1END0->>IMUX16 INT_R_X45Y151/INT_R.BYP_BOUNCE_N3_3->>IMUX1 INT_R_X45Y151/INT_R.BYP_BOUNCE_N3_3->>IMUX17 INT_R_X45Y151/INT_R.BYP_BOUNCE_N3_3->>IMUX25 INT_R_X45Y151/INT_R.BYP_BOUNCE_N3_3->>IMUX9 INT_R_X45Y151/INT_R.NL1END2->>EL1BEG1 INT_R_X45Y151/INT_R.NR1END3->>EE2BEG3 INT_R_X45Y151/INT_R.NR1END3->>IMUX22 INT_R_X45Y151/INT_R.NR1END3->>IMUX30 INT_R_X45Y151/INT_R.NR1END3->>IMUX38 INT_R_X45Y151/INT_R.NR1END3->>IMUX46 INT_R_X45Y151/INT_R.NR1END3->>NE2BEG3 INT_R_X47Y146/INT_R.ER1END3->>IMUX31 INT_R_X47Y146/INT_R.ER1END3->>IMUX47 INT_R_X47Y146/INT_R.SL1END0->>IMUX24 INT_R_X47Y146/INT_R.SL1END0->>IMUX8 INT_R_X47Y147/INT_R.ER1END0->>SL1BEG0 INT_R_X47Y151/INT_R.EE2END3->>IMUX22 INT_R_X47Y151/INT_R.EE2END3->>IMUX38 INT_R_X47Y151/INT_R.EE2END3->>WR1BEG_S0 INT_R_X47Y151/INT_R.EL1END0->>IMUX24 INT_R_X47Y151/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r[hrdatas][10]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][10]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[11] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_2_n_0 - 
wires: CLBLM_R_X43Y148/CLBLM_IMUX2 CLBLM_R_X43Y148/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y148/CLBLM_L_BMUX CLBLM_R_X43Y148/CLBLM_M_A2 INT_R_X43Y148/FAN_ALT1 INT_R_X43Y148/FAN_BOUNCE1 INT_R_X43Y148/IMUX2 INT_R_X43Y148/LOGIC_OUTS17 
pips: CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X43Y148/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y148/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X43Y148/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X43Y148/INT_R.LOGIC_OUTS17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_3_n_0 - 
wires: CLBLM_R_X43Y148/CLBLM_IMUX7 CLBLM_R_X43Y148/CLBLM_M_A1 CLBLM_R_X43Y149/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y149/CLBLM_M_BMUX INT_R_X43Y148/IMUX7 INT_R_X43Y148/SL1END3 INT_R_X43Y149/LOGIC_OUTS21 INT_R_X43Y149/SL1BEG3 
pips: CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X43Y149/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X43Y148/INT_R.SL1END3->>IMUX7 INT_R_X43Y149/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_4_n_0 - 
wires: BRKH_TERM_INT_X42Y149/T_TERM_UTURN_INT_SE2A0 CLBLL_L_X42Y149/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y149/CLBLL_L_BMUX CLBLM_R_X43Y148/CLBLM_IMUX1 CLBLM_R_X43Y148/CLBLM_M_A3 INT_L_X42Y149/LOGIC_OUTS_L17 INT_L_X42Y149/NE2BEG3 INT_L_X42Y149/SE2A0 INT_R_X43Y148/IMUX1 INT_R_X43Y148/SL1END0 INT_R_X43Y149/SE2END0 INT_R_X43Y149/SL1BEG0 
pips: CLBLL_L_X42Y149/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X42Y149/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_R_X43Y148/INT_R.SL1END0->>IMUX1 INT_R_X43Y149/INT_R.SE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_5_n_0 - 
wires: CLBLM_R_X43Y147/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y147/CLBLM_M_BMUX CLBLM_R_X43Y148/CLBLM_IMUX11 CLBLM_R_X43Y148/CLBLM_M_A4 INT_R_X43Y147/LOGIC_OUTS21 INT_R_X43Y147/NL1BEG2 INT_R_X43Y148/IMUX11 INT_R_X43Y148/NL1END2 
pips: CLBLM_R_X43Y147/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y148/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_R_X43Y147/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X43Y148/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][11]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[hrdatas][12] - 
wires: CLBLM_L_X46Y140/CLBLM_CTRL0 CLBLM_L_X46Y140/CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y140/CLBLM_L_D CLBLM_L_X46Y140/CLBLM_L_SR CLBLM_L_X46Y142/CLBLM_CTRL1 CLBLM_L_X46Y142/CLBLM_M_SR CLBLM_R_X47Y141/CLBLM_CTRL0 CLBLM_R_X47Y141/CLBLM_L_SR CLBLM_R_X47Y143/CLBLM_CTRL0 CLBLM_R_X47Y143/CLBLM_L_SR INT_L_X46Y140/CTRL_L0 INT_L_X46Y140/FAN_ALT1 INT_L_X46Y140/FAN_BOUNCE1 INT_L_X46Y140/LOGIC_OUTS_L11 INT_L_X46Y140/NE2BEG3 INT_L_X46Y140/NL1BEG2 INT_L_X46Y141/NE2A3 INT_L_X46Y141/NL1END2 INT_L_X46Y141/NR1BEG2 INT_L_X46Y142/CTRL_L1 INT_L_X46Y142/NR1END2 INT_R_X47Y141/CTRL0 INT_R_X47Y141/FAN_ALT1 INT_R_X47Y141/FAN_BOUNCE1 INT_R_X47Y141/NE2END3 INT_R_X47Y141/NL1BEG2 INT_R_X47Y142/NL1END2 INT_R_X47Y142/NR1BEG2 INT_R_X47Y143/CTRL0 INT_R_X47Y143/NR1END2 
pips: CLBLM_L_X46Y140/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X46Y140/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X46Y142/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X47Y141/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X47Y143/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X46Y140/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X46Y140/INT_L.FAN_BOUNCE1->>CTRL_L0 INT_L_X46Y140/INT_L.LOGIC_OUTS_L11->>FAN_ALT1 INT_L_X46Y140/INT_L.LOGIC_OUTS_L11->>NE2BEG3 INT_L_X46Y140/INT_L.LOGIC_OUTS_L11->>NL1BEG2 INT_L_X46Y141/INT_L.NL1END2->>NR1BEG2 INT_L_X46Y142/INT_L.NR1END2->>CTRL_L1 INT_R_X47Y141/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X47Y141/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X47Y141/INT_R.NE2END3->>FAN_ALT1 INT_R_X47Y141/INT_R.NE2END3->>NL1BEG2 INT_R_X47Y142/INT_R.NL1END2->>NR1BEG2 INT_R_X47Y143/INT_R.NR1END2->>CTRL0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

syncrregs.r[hrdatas][12]_i_3_n_0 - 
wires: CLBLM_L_X46Y140/CLBLM_IMUX36 CLBLM_L_X46Y140/CLBLM_LOGIC_OUTS14 CLBLM_L_X46Y140/CLBLM_L_D2 CLBLM_L_X46Y140/CLBLM_M_C INT_L_X46Y140/IMUX_L36 INT_L_X46Y140/LOGIC_OUTS_L14 
pips: CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X46Y140/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y140/INT_L.LOGIC_OUTS_L14->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[haddr][6]_rep_n_0 - 
wires: CLBLL_R_X45Y140/CLBLL_IMUX17 CLBLL_R_X45Y140/CLBLL_IMUX31 CLBLL_R_X45Y140/CLBLL_IMUX38 CLBLL_R_X45Y140/CLBLL_IMUX8 CLBLL_R_X45Y140/CLBLL_LL_A5 CLBLL_R_X45Y140/CLBLL_LL_B3 CLBLL_R_X45Y140/CLBLL_LL_C5 CLBLL_R_X45Y140/CLBLL_LL_D3 CLBLL_R_X45Y140/CLBLL_WL1END3 CLBLL_R_X45Y141/CLBLL_IMUX23 CLBLL_R_X45Y141/CLBLL_IMUX39 CLBLL_R_X45Y141/CLBLL_L_C3 CLBLL_R_X45Y141/CLBLL_L_D3 CLBLL_R_X45Y141/CLBLL_WL1END3 CLBLL_R_X45Y143/CLBLL_EL1BEG0 CLBLL_R_X45Y143/CLBLL_EL1BEG3 CLBLL_R_X45Y143/CLBLL_ER1BEG2 CLBLL_R_X45Y143/CLBLL_IMUX23 CLBLL_R_X45Y143/CLBLL_IMUX39 CLBLL_R_X45Y143/CLBLL_LOGIC_OUTS1 CLBLL_R_X45Y143/CLBLL_L_BQ CLBLL_R_X45Y143/CLBLL_L_C3 CLBLL_R_X45Y143/CLBLL_L_D3 CLBLL_R_X45Y144/CLBLL_EE2BEG0 CLBLM_L_X46Y140/CLBLM_IMUX25 CLBLM_L_X46Y140/CLBLM_IMUX35 CLBLM_L_X46Y140/CLBLM_IMUX9 CLBLM_L_X46Y140/CLBLM_L_A5 CLBLM_L_X46Y140/CLBLM_L_B5 CLBLM_L_X46Y140/CLBLM_M_C6 CLBLM_L_X46Y140/CLBLM_WL1END3 CLBLM_L_X46Y141/CLBLM_IMUX1 CLBLM_L_X46Y141/CLBLM_IMUX17 CLBLM_L_X46Y141/CLBLM_IMUX23 CLBLM_L_X46Y141/CLBLM_IMUX25 CLBLM_L_X46Y141/CLBLM_IMUX31 CLBLM_L_X46Y141/CLBLM_IMUX39 CLBLM_L_X46Y141/CLBLM_IMUX47 CLBLM_L_X46Y141/CLBLM_IMUX9 CLBLM_L_X46Y141/CLBLM_L_A5 CLBLM_L_X46Y141/CLBLM_L_B5 CLBLM_L_X46Y141/CLBLM_L_C3 CLBLM_L_X46Y141/CLBLM_L_D3 CLBLM_L_X46Y141/CLBLM_M_A3 CLBLM_L_X46Y141/CLBLM_M_B3 CLBLM_L_X46Y141/CLBLM_M_C5 CLBLM_L_X46Y141/CLBLM_M_D5 CLBLM_L_X46Y141/CLBLM_WL1END3 CLBLM_L_X46Y142/CLBLM_IMUX0 CLBLM_L_X46Y142/CLBLM_IMUX16 CLBLM_L_X46Y142/CLBLM_IMUX23 CLBLM_L_X46Y142/CLBLM_IMUX24 CLBLM_L_X46Y142/CLBLM_IMUX39 CLBLM_L_X46Y142/CLBLM_IMUX8 CLBLM_L_X46Y142/CLBLM_L_A3 CLBLM_L_X46Y142/CLBLM_L_B3 CLBLM_L_X46Y142/CLBLM_L_C3 CLBLM_L_X46Y142/CLBLM_L_D3 CLBLM_L_X46Y142/CLBLM_M_A5 CLBLM_L_X46Y142/CLBLM_M_B5 CLBLM_L_X46Y143/CLBLM_EL1BEG0 CLBLM_L_X46Y143/CLBLM_EL1BEG3 CLBLM_L_X46Y143/CLBLM_ER1BEG2 CLBLM_L_X46Y143/CLBLM_IMUX1 CLBLM_L_X46Y143/CLBLM_IMUX17 CLBLM_L_X46Y143/CLBLM_IMUX22 CLBLM_L_X46Y143/CLBLM_IMUX23 CLBLM_L_X46Y143/CLBLM_IMUX25 CLBLM_L_X46Y143/CLBLM_IMUX38 CLBLM_L_X46Y143/CLBLM_IMUX39 CLBLM_L_X46Y143/CLBLM_IMUX9 CLBLM_L_X46Y143/CLBLM_L_A5 CLBLM_L_X46Y143/CLBLM_L_B5 CLBLM_L_X46Y143/CLBLM_L_C3 CLBLM_L_X46Y143/CLBLM_L_D3 CLBLM_L_X46Y143/CLBLM_M_A3 CLBLM_L_X46Y143/CLBLM_M_B3 CLBLM_L_X46Y143/CLBLM_M_C3 CLBLM_L_X46Y143/CLBLM_M_D3 CLBLM_L_X46Y144/CLBLM_EE2BEG0 CLBLM_L_X46Y144/CLBLM_IMUX0 CLBLM_L_X46Y144/CLBLM_IMUX16 CLBLM_L_X46Y144/CLBLM_IMUX30 CLBLM_L_X46Y144/CLBLM_IMUX46 CLBLM_L_X46Y144/CLBLM_L_A3 CLBLM_L_X46Y144/CLBLM_L_B3 CLBLM_L_X46Y144/CLBLM_L_C5 CLBLM_L_X46Y144/CLBLM_L_D5 CLBLM_R_X47Y140/CLBLM_IMUX0 CLBLM_R_X47Y140/CLBLM_IMUX16 CLBLM_R_X47Y140/CLBLM_IMUX23 CLBLM_R_X47Y140/CLBLM_IMUX24 CLBLM_R_X47Y140/CLBLM_IMUX31 CLBLM_R_X47Y140/CLBLM_IMUX38 CLBLM_R_X47Y140/CLBLM_IMUX39 CLBLM_R_X47Y140/CLBLM_IMUX8 CLBLM_R_X47Y140/CLBLM_L_A3 CLBLM_R_X47Y140/CLBLM_L_B3 CLBLM_R_X47Y140/CLBLM_L_C3 CLBLM_R_X47Y140/CLBLM_L_D3 CLBLM_R_X47Y140/CLBLM_M_A5 CLBLM_R_X47Y140/CLBLM_M_B5 CLBLM_R_X47Y140/CLBLM_M_C5 CLBLM_R_X47Y140/CLBLM_M_D3 CLBLM_R_X47Y141/CLBLM_IMUX17 CLBLM_R_X47Y141/CLBLM_IMUX22 CLBLM_R_X47Y141/CLBLM_IMUX38 CLBLM_R_X47Y141/CLBLM_IMUX8 CLBLM_R_X47Y141/CLBLM_M_A5 CLBLM_R_X47Y141/CLBLM_M_B3 CLBLM_R_X47Y141/CLBLM_M_C3 CLBLM_R_X47Y141/CLBLM_M_D3 CLBLM_R_X47Y142/CLBLM_IMUX0 CLBLM_R_X47Y142/CLBLM_IMUX16 CLBLM_R_X47Y142/CLBLM_IMUX23 CLBLM_R_X47Y142/CLBLM_IMUX39 CLBLM_R_X47Y142/CLBLM_L_A3 CLBLM_R_X47Y142/CLBLM_L_B3 CLBLM_R_X47Y142/CLBLM_L_C3 CLBLM_R_X47Y142/CLBLM_L_D3 CLBLM_R_X47Y143/CLBLM_IMUX0 CLBLM_R_X47Y143/CLBLM_IMUX1 CLBLM_R_X47Y143/CLBLM_IMUX16 CLBLM_R_X47Y143/CLBLM_IMUX17 CLBLM_R_X47Y143/CLBLM_IMUX22 CLBLM_R_X47Y143/CLBLM_IMUX38 CLBLM_R_X47Y143/CLBLM_L_A3 CLBLM_R_X47Y143/CLBLM_L_B3 CLBLM_R_X47Y143/CLBLM_M_A3 CLBLM_R_X47Y143/CLBLM_M_B3 CLBLM_R_X47Y143/CLBLM_M_C3 CLBLM_R_X47Y143/CLBLM_M_D3 CLBLM_R_X47Y144/CLBLM_IMUX0 CLBLM_R_X47Y144/CLBLM_IMUX17 CLBLM_R_X47Y144/CLBLM_IMUX23 CLBLM_R_X47Y144/CLBLM_IMUX25 CLBLM_R_X47Y144/CLBLM_IMUX39 CLBLM_R_X47Y144/CLBLM_IMUX8 CLBLM_R_X47Y144/CLBLM_L_A3 CLBLM_R_X47Y144/CLBLM_L_B5 CLBLM_R_X47Y144/CLBLM_L_C3 CLBLM_R_X47Y144/CLBLM_L_D3 CLBLM_R_X47Y144/CLBLM_M_A5 CLBLM_R_X47Y144/CLBLM_M_B3 INT_L_X46Y140/IMUX_L25 INT_L_X46Y140/IMUX_L35 INT_L_X46Y140/IMUX_L9 INT_L_X46Y140/SE2A0 INT_L_X46Y140/SR1END1 INT_L_X46Y140/WL1BEG3 INT_L_X46Y140/WL1END0 INT_L_X46Y141/IMUX_L1 INT_L_X46Y141/IMUX_L17 INT_L_X46Y141/IMUX_L23 INT_L_X46Y141/IMUX_L25 INT_L_X46Y141/IMUX_L31 INT_L_X46Y141/IMUX_L39 INT_L_X46Y141/IMUX_L47 INT_L_X46Y141/IMUX_L9 INT_L_X46Y141/SE2BEG0 INT_L_X46Y141/SL1END0 INT_L_X46Y141/SR1BEG1 INT_L_X46Y141/SR1END3 INT_L_X46Y141/WL1BEG3 INT_L_X46Y141/WL1BEG_N3 INT_L_X46Y142/EL1END_S3_0 INT_L_X46Y142/ER1BEG3 INT_L_X46Y142/FAN_BOUNCE_S3_4 INT_L_X46Y142/IMUX_L0 INT_L_X46Y142/IMUX_L16 INT_L_X46Y142/IMUX_L23 INT_L_X46Y142/IMUX_L24 INT_L_X46Y142/IMUX_L39 INT_L_X46Y142/IMUX_L8 INT_L_X46Y142/SE2A0 INT_L_X46Y142/SL1BEG0 INT_L_X46Y142/SL1END0 INT_L_X46Y142/SL1END2 INT_L_X46Y142/SR1BEG3 INT_L_X46Y142/SR1END_N3_3 INT_L_X46Y142/WL1BEG_N3 INT_L_X46Y143/EL1BEG3 INT_L_X46Y143/EL1END0 INT_L_X46Y143/EL1END3 INT_L_X46Y143/ER1BEG3 INT_L_X46Y143/ER1END2 INT_L_X46Y143/FAN_ALT4 INT_L_X46Y143/FAN_BOUNCE4 INT_L_X46Y143/IMUX_L1 INT_L_X46Y143/IMUX_L17 INT_L_X46Y143/IMUX_L22 INT_L_X46Y143/IMUX_L23 INT_L_X46Y143/IMUX_L25 INT_L_X46Y143/IMUX_L38 INT_L_X46Y143/IMUX_L39 INT_L_X46Y143/IMUX_L9 INT_L_X46Y143/NL1BEG0 INT_L_X46Y143/NL1END_S3_0 INT_L_X46Y143/NR1BEG0 INT_L_X46Y143/SE2BEG0 INT_L_X46Y143/SL1BEG0 INT_L_X46Y143/SL1BEG2 INT_L_X46Y143/WR1END1 INT_L_X46Y144/EE2A0 INT_L_X46Y144/EL1BEG_N3 INT_L_X46Y144/IMUX_L0 INT_L_X46Y144/IMUX_L16 INT_L_X46Y144/IMUX_L30 INT_L_X46Y144/IMUX_L46 INT_L_X46Y144/NL1BEG_N3 INT_L_X46Y144/NL1END0 INT_L_X46Y144/NR1END0 INT_R_X45Y139/FAN_BOUNCE_S3_2 INT_R_X45Y140/FAN_ALT2 INT_R_X45Y140/FAN_BOUNCE2 INT_R_X45Y140/IMUX17 INT_R_X45Y140/IMUX31 INT_R_X45Y140/IMUX38 INT_R_X45Y140/IMUX8 INT_R_X45Y140/SR1BEG_S0 INT_R_X45Y140/WL1END3 INT_R_X45Y141/IMUX23 INT_R_X45Y141/IMUX39 INT_R_X45Y141/WL1END3 INT_R_X45Y141/WL1END_N1_3 INT_R_X45Y142/WL1END_N1_3 INT_R_X45Y143/EL1BEG0 INT_R_X45Y143/EL1BEG3 INT_R_X45Y143/ER1BEG2 INT_R_X45Y143/IMUX23 INT_R_X45Y143/IMUX39 INT_R_X45Y143/LOGIC_OUTS1 INT_R_X45Y143/NL1BEG0 INT_R_X45Y143/NL1END_S3_0 INT_R_X45Y144/EE2BEG0 INT_R_X45Y144/EL1BEG_N3 INT_R_X45Y144/NL1END0 INT_R_X47Y140/IMUX0 INT_R_X47Y140/IMUX16 INT_R_X47Y140/IMUX23 INT_R_X47Y140/IMUX24 INT_R_X47Y140/IMUX31 INT_R_X47Y140/IMUX38 INT_R_X47Y140/IMUX39 INT_R_X47Y140/IMUX8 INT_R_X47Y140/SE2END0 INT_R_X47Y140/SR1END1 INT_R_X47Y140/SS2END3 INT_R_X47Y140/WL1BEG0 INT_R_X47Y141/IMUX17 INT_R_X47Y141/IMUX22 INT_R_X47Y141/IMUX38 INT_R_X47Y141/IMUX8 INT_R_X47Y141/SL1END3 INT_R_X47Y141/SR1BEG1 INT_R_X47Y141/SR1BEG_S0 INT_R_X47Y141/SS2A3 INT_R_X47Y141/SS2END_N0_3 INT_R_X47Y142/ER1END3 INT_R_X47Y142/IMUX0 INT_R_X47Y142/IMUX16 INT_R_X47Y142/IMUX23 INT_R_X47Y142/IMUX39 INT_R_X47Y142/NR1BEG0 INT_R_X47Y142/SE2END0 INT_R_X47Y142/SL1BEG3 INT_R_X47Y142/SL1END3 INT_R_X47Y142/SS2BEG3 INT_R_X47Y143/EL1END3 INT_R_X47Y143/ER1END3 INT_R_X47Y143/ER1END_N3_3 INT_R_X47Y143/IMUX0 INT_R_X47Y143/IMUX1 INT_R_X47Y143/IMUX16 INT_R_X47Y143/IMUX17 INT_R_X47Y143/IMUX22 INT_R_X47Y143/IMUX38 INT_R_X47Y143/NR1BEG3 INT_R_X47Y143/NR1END0 INT_R_X47Y143/SL1BEG3 INT_R_X47Y143/WR1BEG1 INT_R_X47Y144/EE2END0 INT_R_X47Y144/ER1END_N3_3 INT_R_X47Y144/IMUX0 INT_R_X47Y144/IMUX17 INT_R_X47Y144/IMUX23 INT_R_X47Y144/IMUX25 INT_R_X47Y144/IMUX39 INT_R_X47Y144/IMUX8 INT_R_X47Y144/NR1END3 VBRK_X113Y146/VBRK_WL1END3 VBRK_X113Y147/VBRK_WL1END3 VBRK_X113Y149/VBRK_EL1BEG0 VBRK_X113Y149/VBRK_EL1BEG3 VBRK_X113Y149/VBRK_ER1BEG2 VBRK_X113Y150/VBRK_EE2BEG0 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X45Y143/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X46Y140/INT_L.SR1END1->>IMUX_L35 INT_L_X46Y140/INT_L.WL1END0->>IMUX_L25 INT_L_X46Y140/INT_L.WL1END0->>IMUX_L9 INT_L_X46Y141/INT_L.SL1END0->>IMUX_L1 INT_L_X46Y141/INT_L.SL1END0->>IMUX_L17 INT_L_X46Y141/INT_L.SL1END0->>IMUX_L25 INT_L_X46Y141/INT_L.SL1END0->>IMUX_L9 INT_L_X46Y141/INT_L.SL1END0->>SE2BEG0 INT_L_X46Y141/INT_L.SL1END0->>SR1BEG1 INT_L_X46Y141/INT_L.SL1END0->>WL1BEG_N3 INT_L_X46Y141/INT_L.SR1END3->>IMUX_L23 INT_L_X46Y141/INT_L.SR1END3->>IMUX_L31 INT_L_X46Y141/INT_L.SR1END3->>IMUX_L39 INT_L_X46Y141/INT_L.SR1END3->>IMUX_L47 INT_L_X46Y142/INT_L.EL1END_S3_0->>IMUX_L39 INT_L_X46Y142/INT_L.FAN_BOUNCE_S3_4->>IMUX_L23 INT_L_X46Y142/INT_L.SL1END0->>IMUX_L0 INT_L_X46Y142/INT_L.SL1END0->>IMUX_L16 INT_L_X46Y142/INT_L.SL1END0->>IMUX_L24 INT_L_X46Y142/INT_L.SL1END0->>IMUX_L8 INT_L_X46Y142/INT_L.SL1END0->>SL1BEG0 INT_L_X46Y142/INT_L.SL1END0->>WL1BEG_N3 INT_L_X46Y142/INT_L.SL1END2->>ER1BEG3 INT_L_X46Y142/INT_L.SL1END2->>SR1BEG3 INT_L_X46Y143/INT_L.EL1END0->>FAN_ALT4 INT_L_X46Y143/INT_L.EL1END0->>IMUX_L1 INT_L_X46Y143/INT_L.EL1END0->>IMUX_L17 INT_L_X46Y143/INT_L.EL1END0->>IMUX_L9 INT_L_X46Y143/INT_L.EL1END0->>NR1BEG0 INT_L_X46Y143/INT_L.EL1END0->>SE2BEG0 INT_L_X46Y143/INT_L.EL1END0->>SL1BEG0 INT_L_X46Y143/INT_L.EL1END3->>IMUX_L23 INT_L_X46Y143/INT_L.EL1END3->>IMUX_L38 INT_L_X46Y143/INT_L.ER1END2->>ER1BEG3 INT_L_X46Y143/INT_L.ER1END2->>IMUX_L22 INT_L_X46Y143/INT_L.ER1END2->>SL1BEG2 INT_L_X46Y143/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X46Y143/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X46Y143/INT_L.WR1END1->>IMUX_L25 INT_L_X46Y143/INT_L.WR1END1->>NL1BEG0 INT_L_X46Y144/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X46Y144/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X46Y144/INT_L.NR1END0->>EL1BEG_N3 INT_L_X46Y144/INT_L.NR1END0->>IMUX_L0 INT_L_X46Y144/INT_L.NR1END0->>IMUX_L16 INT_L_X46Y144/INT_L.NR1END0->>NL1BEG_N3 INT_R_X45Y140/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X45Y140/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X45Y140/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X45Y140/INT_R.SR1BEG_S0->>IMUX17 INT_R_X45Y140/INT_R.WL1END3->>IMUX31 INT_R_X45Y140/INT_R.WL1END3->>IMUX38 INT_R_X45Y140/INT_R.WL1END3->>SR1BEG_S0 INT_R_X45Y141/INT_R.WL1END3->>IMUX23 INT_R_X45Y141/INT_R.WL1END3->>IMUX39 INT_R_X45Y143/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X45Y143/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X45Y143/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X45Y143/INT_R.NL1END_S3_0->>IMUX23 INT_R_X45Y143/INT_R.NL1END_S3_0->>IMUX39 INT_R_X45Y144/INT_R.NL1END0->>EE2BEG0 INT_R_X45Y144/INT_R.NL1END0->>EL1BEG_N3 INT_R_X47Y140/INT_R.SE2END0->>IMUX0 INT_R_X47Y140/INT_R.SE2END0->>IMUX16 INT_R_X47Y140/INT_R.SE2END0->>IMUX24 INT_R_X47Y140/INT_R.SE2END0->>IMUX8 INT_R_X47Y140/INT_R.SR1END1->>WL1BEG0 INT_R_X47Y140/INT_R.SS2END3->>IMUX23 INT_R_X47Y140/INT_R.SS2END3->>IMUX31 INT_R_X47Y140/INT_R.SS2END3->>IMUX38 INT_R_X47Y140/INT_R.SS2END3->>IMUX39 INT_R_X47Y141/INT_R.SL1END3->>IMUX22 INT_R_X47Y141/INT_R.SL1END3->>IMUX38 INT_R_X47Y141/INT_R.SL1END3->>SR1BEG_S0 INT_R_X47Y141/INT_R.SR1BEG_S0->>IMUX17 INT_R_X47Y141/INT_R.SR1BEG_S0->>SR1BEG1 INT_R_X47Y141/INT_R.SS2END_N0_3->>IMUX8 INT_R_X47Y142/INT_R.SE2END0->>IMUX0 INT_R_X47Y142/INT_R.SE2END0->>IMUX16 INT_R_X47Y142/INT_R.SE2END0->>NR1BEG0 INT_R_X47Y142/INT_R.SL1END3->>IMUX23 INT_R_X47Y142/INT_R.SL1END3->>IMUX39 INT_R_X47Y142/INT_R.SL1END3->>SL1BEG3 INT_R_X47Y142/INT_R.SL1END3->>SS2BEG3 INT_R_X47Y143/INT_R.EL1END3->>IMUX22 INT_R_X47Y143/INT_R.ER1END3->>IMUX38 INT_R_X47Y143/INT_R.ER1END3->>NR1BEG3 INT_R_X47Y143/INT_R.ER1END3->>SL1BEG3 INT_R_X47Y143/INT_R.ER1END_N3_3->>IMUX0 INT_R_X47Y143/INT_R.NR1END0->>IMUX1 INT_R_X47Y143/INT_R.NR1END0->>IMUX16 INT_R_X47Y143/INT_R.NR1END0->>IMUX17 INT_R_X47Y143/INT_R.NR1END0->>WR1BEG1 INT_R_X47Y144/INT_R.EE2END0->>IMUX17 INT_R_X47Y144/INT_R.EE2END0->>IMUX25 INT_R_X47Y144/INT_R.ER1END_N3_3->>IMUX0 INT_R_X47Y144/INT_R.ER1END_N3_3->>IMUX8 INT_R_X47Y144/INT_R.NR1END3->>IMUX23 INT_R_X47Y144/INT_R.NR1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 66, 

syncrregs.r_reg[haddr][5]_rep_n_0 - 
wires: CLBLL_R_X45Y140/CLBLL_IMUX1 CLBLL_R_X45Y140/CLBLL_IMUX22 CLBLL_R_X45Y140/CLBLL_IMUX24 CLBLL_R_X45Y140/CLBLL_IMUX47 CLBLL_R_X45Y140/CLBLL_LL_A3 CLBLL_R_X45Y140/CLBLL_LL_B5 CLBLL_R_X45Y140/CLBLL_LL_C3 CLBLL_R_X45Y140/CLBLL_LL_D5 CLBLL_R_X45Y140/CLBLL_WL1END0 CLBLL_R_X45Y140/CLBLL_WW2A1 CLBLL_R_X45Y140/CLBLL_WW2END3 CLBLL_R_X45Y141/CLBLL_IMUX30 CLBLL_R_X45Y141/CLBLL_IMUX46 CLBLL_R_X45Y141/CLBLL_L_C5 CLBLL_R_X45Y141/CLBLL_L_D5 CLBLL_R_X45Y141/CLBLL_WL1END1 CLBLL_R_X45Y143/CLBLL_IMUX30 CLBLL_R_X45Y143/CLBLL_IMUX46 CLBLL_R_X45Y143/CLBLL_L_C5 CLBLL_R_X45Y143/CLBLL_L_D5 CLBLL_R_X45Y143/CLBLL_WL1END1 CLBLL_R_X45Y144/CLBLL_SE2A1 CLBLL_R_X45Y145/CLBLL_LL_BQ CLBLL_R_X45Y145/CLBLL_LOGIC_OUTS5 CLBLM_L_X46Y140/CLBLM_IMUX0 CLBLM_L_X46Y140/CLBLM_IMUX16 CLBLM_L_X46Y140/CLBLM_IMUX31 CLBLM_L_X46Y140/CLBLM_L_A3 CLBLM_L_X46Y140/CLBLM_L_B3 CLBLM_L_X46Y140/CLBLM_M_C5 CLBLM_L_X46Y140/CLBLM_WL1END0 CLBLM_L_X46Y140/CLBLM_WW2A1 CLBLM_L_X46Y140/CLBLM_WW2END3 CLBLM_L_X46Y141/CLBLM_IMUX0 CLBLM_L_X46Y141/CLBLM_IMUX16 CLBLM_L_X46Y141/CLBLM_IMUX22 CLBLM_L_X46Y141/CLBLM_IMUX24 CLBLM_L_X46Y141/CLBLM_IMUX30 CLBLM_L_X46Y141/CLBLM_IMUX38 CLBLM_L_X46Y141/CLBLM_IMUX46 CLBLM_L_X46Y141/CLBLM_IMUX8 CLBLM_L_X46Y141/CLBLM_L_A3 CLBLM_L_X46Y141/CLBLM_L_B3 CLBLM_L_X46Y141/CLBLM_L_C5 CLBLM_L_X46Y141/CLBLM_L_D5 CLBLM_L_X46Y141/CLBLM_M_A5 CLBLM_L_X46Y141/CLBLM_M_B5 CLBLM_L_X46Y141/CLBLM_M_C3 CLBLM_L_X46Y141/CLBLM_M_D3 CLBLM_L_X46Y141/CLBLM_WL1END1 CLBLM_L_X46Y142/CLBLM_IMUX1 CLBLM_L_X46Y142/CLBLM_IMUX17 CLBLM_L_X46Y142/CLBLM_IMUX25 CLBLM_L_X46Y142/CLBLM_IMUX30 CLBLM_L_X46Y142/CLBLM_IMUX46 CLBLM_L_X46Y142/CLBLM_IMUX9 CLBLM_L_X46Y142/CLBLM_L_A5 CLBLM_L_X46Y142/CLBLM_L_B5 CLBLM_L_X46Y142/CLBLM_L_C5 CLBLM_L_X46Y142/CLBLM_L_D5 CLBLM_L_X46Y142/CLBLM_M_A3 CLBLM_L_X46Y142/CLBLM_M_B3 CLBLM_L_X46Y143/CLBLM_IMUX0 CLBLM_L_X46Y143/CLBLM_IMUX16 CLBLM_L_X46Y143/CLBLM_IMUX24 CLBLM_L_X46Y143/CLBLM_IMUX30 CLBLM_L_X46Y143/CLBLM_IMUX31 CLBLM_L_X46Y143/CLBLM_IMUX46 CLBLM_L_X46Y143/CLBLM_IMUX47 CLBLM_L_X46Y143/CLBLM_IMUX8 CLBLM_L_X46Y143/CLBLM_L_A3 CLBLM_L_X46Y143/CLBLM_L_B3 CLBLM_L_X46Y143/CLBLM_L_C5 CLBLM_L_X46Y143/CLBLM_L_D5 CLBLM_L_X46Y143/CLBLM_M_A5 CLBLM_L_X46Y143/CLBLM_M_B5 CLBLM_L_X46Y143/CLBLM_M_C5 CLBLM_L_X46Y143/CLBLM_M_D5 CLBLM_L_X46Y143/CLBLM_WL1END1 CLBLM_L_X46Y144/CLBLM_IMUX23 CLBLM_L_X46Y144/CLBLM_IMUX25 CLBLM_L_X46Y144/CLBLM_IMUX39 CLBLM_L_X46Y144/CLBLM_IMUX9 CLBLM_L_X46Y144/CLBLM_L_A5 CLBLM_L_X46Y144/CLBLM_L_B5 CLBLM_L_X46Y144/CLBLM_L_C3 CLBLM_L_X46Y144/CLBLM_L_D3 CLBLM_L_X46Y144/CLBLM_SE2A1 CLBLM_R_X47Y140/CLBLM_IMUX1 CLBLM_R_X47Y140/CLBLM_IMUX17 CLBLM_R_X47Y140/CLBLM_IMUX22 CLBLM_R_X47Y140/CLBLM_IMUX25 CLBLM_R_X47Y140/CLBLM_IMUX30 CLBLM_R_X47Y140/CLBLM_IMUX46 CLBLM_R_X47Y140/CLBLM_IMUX47 CLBLM_R_X47Y140/CLBLM_IMUX9 CLBLM_R_X47Y140/CLBLM_L_A5 CLBLM_R_X47Y140/CLBLM_L_B5 CLBLM_R_X47Y140/CLBLM_L_C5 CLBLM_R_X47Y140/CLBLM_L_D5 CLBLM_R_X47Y140/CLBLM_M_A3 CLBLM_R_X47Y140/CLBLM_M_B3 CLBLM_R_X47Y140/CLBLM_M_C3 CLBLM_R_X47Y140/CLBLM_M_D5 CLBLM_R_X47Y141/CLBLM_IMUX1 CLBLM_R_X47Y141/CLBLM_IMUX24 CLBLM_R_X47Y141/CLBLM_IMUX31 CLBLM_R_X47Y141/CLBLM_IMUX47 CLBLM_R_X47Y141/CLBLM_M_A3 CLBLM_R_X47Y141/CLBLM_M_B5 CLBLM_R_X47Y141/CLBLM_M_C5 CLBLM_R_X47Y141/CLBLM_M_D5 CLBLM_R_X47Y142/CLBLM_IMUX25 CLBLM_R_X47Y142/CLBLM_IMUX30 CLBLM_R_X47Y142/CLBLM_IMUX46 CLBLM_R_X47Y142/CLBLM_IMUX9 CLBLM_R_X47Y142/CLBLM_L_A5 CLBLM_R_X47Y142/CLBLM_L_B5 CLBLM_R_X47Y142/CLBLM_L_C5 CLBLM_R_X47Y142/CLBLM_L_D5 CLBLM_R_X47Y143/CLBLM_IMUX24 CLBLM_R_X47Y143/CLBLM_IMUX25 CLBLM_R_X47Y143/CLBLM_IMUX31 CLBLM_R_X47Y143/CLBLM_IMUX47 CLBLM_R_X47Y143/CLBLM_IMUX8 CLBLM_R_X47Y143/CLBLM_IMUX9 CLBLM_R_X47Y143/CLBLM_L_A5 CLBLM_R_X47Y143/CLBLM_L_B5 CLBLM_R_X47Y143/CLBLM_M_A5 CLBLM_R_X47Y143/CLBLM_M_B5 CLBLM_R_X47Y143/CLBLM_M_C5 CLBLM_R_X47Y143/CLBLM_M_D5 CLBLM_R_X47Y144/CLBLM_IMUX1 CLBLM_R_X47Y144/CLBLM_IMUX16 CLBLM_R_X47Y144/CLBLM_IMUX24 CLBLM_R_X47Y144/CLBLM_IMUX30 CLBLM_R_X47Y144/CLBLM_IMUX46 CLBLM_R_X47Y144/CLBLM_IMUX9 CLBLM_R_X47Y144/CLBLM_L_A5 CLBLM_R_X47Y144/CLBLM_L_B3 CLBLM_R_X47Y144/CLBLM_L_C5 CLBLM_R_X47Y144/CLBLM_L_D5 CLBLM_R_X47Y144/CLBLM_M_A3 CLBLM_R_X47Y144/CLBLM_M_B5 INT_L_X44Y140/ER1BEG2 INT_L_X44Y140/WW2END1 INT_L_X46Y139/FAN_BOUNCE_S3_2 INT_L_X46Y140/ER1BEG2 INT_L_X46Y140/FAN_ALT2 INT_L_X46Y140/FAN_BOUNCE2 INT_L_X46Y140/IMUX_L0 INT_L_X46Y140/IMUX_L16 INT_L_X46Y140/IMUX_L31 INT_L_X46Y140/SL1END1 INT_L_X46Y140/SR1END3 INT_L_X46Y140/WL1BEG0 INT_L_X46Y140/WW2A3 INT_L_X46Y140/WW2BEG1 INT_L_X46Y141/ER1BEG3 INT_L_X46Y141/FAN_BOUNCE_S3_6 INT_L_X46Y141/IMUX_L0 INT_L_X46Y141/IMUX_L16 INT_L_X46Y141/IMUX_L22 INT_L_X46Y141/IMUX_L24 INT_L_X46Y141/IMUX_L30 INT_L_X46Y141/IMUX_L38 INT_L_X46Y141/IMUX_L46 INT_L_X46Y141/IMUX_L8 INT_L_X46Y141/SL1BEG1 INT_L_X46Y141/SL1END1 INT_L_X46Y141/SR1BEG3 INT_L_X46Y141/SR1END2 INT_L_X46Y141/SR1END_N3_3 INT_L_X46Y141/WL1BEG1 INT_L_X46Y142/BYP_ALT4 INT_L_X46Y142/BYP_BOUNCE4 INT_L_X46Y142/FAN_ALT6 INT_L_X46Y142/FAN_BOUNCE6 INT_L_X46Y142/FAN_BOUNCE_S3_2 INT_L_X46Y142/IMUX_L1 INT_L_X46Y142/IMUX_L17 INT_L_X46Y142/IMUX_L25 INT_L_X46Y142/IMUX_L30 INT_L_X46Y142/IMUX_L46 INT_L_X46Y142/IMUX_L9 INT_L_X46Y142/SL1BEG1 INT_L_X46Y142/SL1END1 INT_L_X46Y142/SR1BEG2 INT_L_X46Y143/FAN_ALT2 INT_L_X46Y143/FAN_BOUNCE2 INT_L_X46Y143/FAN_BOUNCE_S3_6 INT_L_X46Y143/IMUX_L0 INT_L_X46Y143/IMUX_L16 INT_L_X46Y143/IMUX_L24 INT_L_X46Y143/IMUX_L30 INT_L_X46Y143/IMUX_L31 INT_L_X46Y143/IMUX_L46 INT_L_X46Y143/IMUX_L47 INT_L_X46Y143/IMUX_L8 INT_L_X46Y143/NW2END3 INT_L_X46Y143/SL1BEG1 INT_L_X46Y143/SL1END1 INT_L_X46Y143/WL1BEG1 INT_L_X46Y144/BYP_ALT5 INT_L_X46Y144/BYP_BOUNCE5 INT_L_X46Y144/EL1BEG0 INT_L_X46Y144/FAN_ALT5 INT_L_X46Y144/FAN_ALT6 INT_L_X46Y144/FAN_BOUNCE5 INT_L_X46Y144/FAN_BOUNCE6 INT_L_X46Y144/IMUX_L23 INT_L_X46Y144/IMUX_L25 INT_L_X46Y144/IMUX_L39 INT_L_X46Y144/IMUX_L9 INT_L_X46Y144/SE2END1 INT_L_X46Y144/SL1BEG1 INT_R_X45Y140/ER1END2 INT_R_X45Y140/IMUX1 INT_R_X45Y140/IMUX22 INT_R_X45Y140/IMUX24 INT_R_X45Y140/IMUX47 INT_R_X45Y140/WL1END0 INT_R_X45Y140/WW2A1 INT_R_X45Y140/WW2END3 INT_R_X45Y141/BYP_ALT4 INT_R_X45Y141/BYP_BOUNCE4 INT_R_X45Y141/IMUX30 INT_R_X45Y141/IMUX46 INT_R_X45Y141/WL1END1 INT_R_X45Y141/WW2END_N0_3 INT_R_X45Y143/BYP_ALT4 INT_R_X45Y143/BYP_BOUNCE4 INT_R_X45Y143/IMUX30 INT_R_X45Y143/IMUX46 INT_R_X45Y143/WL1END1 INT_R_X45Y144/SE2A1 INT_R_X45Y145/LOGIC_OUTS5 INT_R_X45Y145/SE2BEG1 INT_R_X47Y140/ER1END2 INT_R_X47Y140/IMUX1 INT_R_X47Y140/IMUX17 INT_R_X47Y140/IMUX22 INT_R_X47Y140/IMUX25 INT_R_X47Y140/IMUX30 INT_R_X47Y140/IMUX46 INT_R_X47Y140/IMUX47 INT_R_X47Y140/IMUX9 INT_R_X47Y140/SL1END3 INT_R_X47Y140/SS2END0 INT_R_X47Y140/WW2BEG3 INT_R_X47Y141/ER1END3 INT_R_X47Y141/IMUX1 INT_R_X47Y141/IMUX24 INT_R_X47Y141/IMUX31 INT_R_X47Y141/IMUX47 INT_R_X47Y141/NR1BEG3 INT_R_X47Y141/SL1BEG3 INT_R_X47Y141/SS2A0 INT_R_X47Y141/SS2END0 INT_R_X47Y142/ER1END_N3_3 INT_R_X47Y142/IMUX25 INT_R_X47Y142/IMUX30 INT_R_X47Y142/IMUX46 INT_R_X47Y142/IMUX9 INT_R_X47Y142/NN2BEG3 INT_R_X47Y142/NR1END3 INT_R_X47Y142/NW2BEG3 INT_R_X47Y142/SL1END0 INT_R_X47Y142/SS2A0 INT_R_X47Y142/SS2BEG0 INT_R_X47Y143/EL1END_S3_0 INT_R_X47Y143/IMUX24 INT_R_X47Y143/IMUX25 INT_R_X47Y143/IMUX31 INT_R_X47Y143/IMUX47 INT_R_X47Y143/IMUX8 INT_R_X47Y143/IMUX9 INT_R_X47Y143/NN2A3 INT_R_X47Y143/NW2A3 INT_R_X47Y143/SL1BEG0 INT_R_X47Y143/SL1END0 INT_R_X47Y143/SS2BEG0 INT_R_X47Y144/EL1END0 INT_R_X47Y144/IMUX1 INT_R_X47Y144/IMUX16 INT_R_X47Y144/IMUX24 INT_R_X47Y144/IMUX30 INT_R_X47Y144/IMUX46 INT_R_X47Y144/IMUX9 INT_R_X47Y144/NN2END3 INT_R_X47Y144/SL1BEG0 VBRK_X113Y146/VBRK_WL1END0 VBRK_X113Y146/VBRK_WW2A1 VBRK_X113Y146/VBRK_WW2END3 VBRK_X113Y147/VBRK_WL1END1 VBRK_X113Y149/VBRK_WL1END1 VBRK_X113Y150/VBRK_SE2A1 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y141/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X45Y143/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X45Y145/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y141/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X46Y143/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X46Y144/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y140/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y142/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X44Y140/INT_L.WW2END1->>ER1BEG2 INT_L_X46Y140/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y140/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X46Y140/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X46Y140/INT_L.SL1END1->>ER1BEG2 INT_L_X46Y140/INT_L.SL1END1->>FAN_ALT2 INT_L_X46Y140/INT_L.SL1END1->>WL1BEG0 INT_L_X46Y140/INT_L.SL1END1->>WW2BEG1 INT_L_X46Y140/INT_L.SR1END3->>IMUX_L31 INT_L_X46Y141/INT_L.SL1END1->>SL1BEG1 INT_L_X46Y141/INT_L.SR1END2->>ER1BEG3 INT_L_X46Y141/INT_L.SR1END2->>IMUX_L22 INT_L_X46Y141/INT_L.SR1END2->>IMUX_L30 INT_L_X46Y141/INT_L.SR1END2->>IMUX_L38 INT_L_X46Y141/INT_L.SR1END2->>IMUX_L46 INT_L_X46Y141/INT_L.SR1END2->>SR1BEG3 INT_L_X46Y141/INT_L.SR1END2->>WL1BEG1 INT_L_X46Y141/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X46Y141/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X46Y141/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X46Y141/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X46Y142/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X46Y142/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X46Y142/INT_L.BYP_BOUNCE4->>IMUX_L46 INT_L_X46Y142/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X46Y142/INT_L.FAN_BOUNCE6->>IMUX_L1 INT_L_X46Y142/INT_L.FAN_BOUNCE6->>IMUX_L17 INT_L_X46Y142/INT_L.FAN_BOUNCE6->>IMUX_L25 INT_L_X46Y142/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X46Y142/INT_L.SL1END1->>BYP_ALT4 INT_L_X46Y142/INT_L.SL1END1->>FAN_ALT6 INT_L_X46Y142/INT_L.SL1END1->>SL1BEG1 INT_L_X46Y142/INT_L.SL1END1->>SR1BEG2 INT_L_X46Y143/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X46Y143/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X46Y143/INT_L.FAN_BOUNCE2->>IMUX_L16 INT_L_X46Y143/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X46Y143/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X46Y143/INT_L.FAN_BOUNCE_S3_6->>IMUX_L31 INT_L_X46Y143/INT_L.FAN_BOUNCE_S3_6->>IMUX_L47 INT_L_X46Y143/INT_L.NW2END3->>IMUX_L30 INT_L_X46Y143/INT_L.NW2END3->>IMUX_L46 INT_L_X46Y143/INT_L.NW2END3->>WL1BEG1 INT_L_X46Y143/INT_L.SL1END1->>FAN_ALT2 INT_L_X46Y143/INT_L.SL1END1->>SL1BEG1 INT_L_X46Y144/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X46Y144/INT_L.BYP_BOUNCE5->>FAN_ALT5 INT_L_X46Y144/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X46Y144/INT_L.BYP_BOUNCE5->>IMUX_L39 INT_L_X46Y144/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X46Y144/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X46Y144/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X46Y144/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X46Y144/INT_L.SE2END1->>BYP_ALT5 INT_L_X46Y144/INT_L.SE2END1->>EL1BEG0 INT_L_X46Y144/INT_L.SE2END1->>FAN_ALT6 INT_L_X46Y144/INT_L.SE2END1->>SL1BEG1 INT_R_X45Y140/INT_R.ER1END2->>IMUX22 INT_R_X45Y140/INT_R.WL1END0->>IMUX1 INT_R_X45Y140/INT_R.WL1END0->>IMUX24 INT_R_X45Y140/INT_R.WW2END3->>IMUX47 INT_R_X45Y141/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y141/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X45Y141/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X45Y141/INT_R.WL1END1->>BYP_ALT4 INT_R_X45Y143/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X45Y143/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X45Y143/INT_R.BYP_BOUNCE4->>IMUX46 INT_R_X45Y143/INT_R.WL1END1->>BYP_ALT4 INT_R_X45Y145/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X47Y140/INT_R.ER1END2->>IMUX22 INT_R_X47Y140/INT_R.SL1END3->>IMUX30 INT_R_X47Y140/INT_R.SL1END3->>IMUX46 INT_R_X47Y140/INT_R.SL1END3->>IMUX47 INT_R_X47Y140/INT_R.SL1END3->>WW2BEG3 INT_R_X47Y140/INT_R.SS2END0->>IMUX1 INT_R_X47Y140/INT_R.SS2END0->>IMUX17 INT_R_X47Y140/INT_R.SS2END0->>IMUX25 INT_R_X47Y140/INT_R.SS2END0->>IMUX9 INT_R_X47Y141/INT_R.ER1END3->>IMUX31 INT_R_X47Y141/INT_R.ER1END3->>IMUX47 INT_R_X47Y141/INT_R.ER1END3->>NR1BEG3 INT_R_X47Y141/INT_R.ER1END3->>SL1BEG3 INT_R_X47Y141/INT_R.SS2END0->>IMUX1 INT_R_X47Y141/INT_R.SS2END0->>IMUX24 INT_R_X47Y142/INT_R.NR1END3->>IMUX30 INT_R_X47Y142/INT_R.NR1END3->>IMUX46 INT_R_X47Y142/INT_R.NR1END3->>NN2BEG3 INT_R_X47Y142/INT_R.NR1END3->>NW2BEG3 INT_R_X47Y142/INT_R.SL1END0->>IMUX25 INT_R_X47Y142/INT_R.SL1END0->>IMUX9 INT_R_X47Y142/INT_R.SL1END0->>SS2BEG0 INT_R_X47Y143/INT_R.EL1END_S3_0->>IMUX31 INT_R_X47Y143/INT_R.EL1END_S3_0->>IMUX47 INT_R_X47Y143/INT_R.SL1END0->>IMUX24 INT_R_X47Y143/INT_R.SL1END0->>IMUX25 INT_R_X47Y143/INT_R.SL1END0->>IMUX8 INT_R_X47Y143/INT_R.SL1END0->>IMUX9 INT_R_X47Y143/INT_R.SL1END0->>SL1BEG0 INT_R_X47Y143/INT_R.SL1END0->>SS2BEG0 INT_R_X47Y144/INT_R.EL1END0->>IMUX1 INT_R_X47Y144/INT_R.EL1END0->>IMUX16 INT_R_X47Y144/INT_R.EL1END0->>IMUX24 INT_R_X47Y144/INT_R.EL1END0->>IMUX9 INT_R_X47Y144/INT_R.EL1END0->>SL1BEG0 INT_R_X47Y144/INT_R.NN2END3->>IMUX30 INT_R_X47Y144/INT_R.NN2END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 66, 

syncrregs.r[hrdatas][12]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_4_n_0 - 
wires: CLBLM_R_X47Y141/CLBLM_IMUX0 CLBLM_R_X47Y141/CLBLM_LOGIC_OUTS9 CLBLM_R_X47Y141/CLBLM_L_A3 CLBLM_R_X47Y141/CLBLM_L_B INT_R_X47Y140/FAN_BOUNCE_S3_2 INT_R_X47Y141/FAN_ALT2 INT_R_X47Y141/FAN_BOUNCE2 INT_R_X47Y141/IMUX0 INT_R_X47Y141/LOGIC_OUTS9 
pips: CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X47Y141/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X47Y141/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y141/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X47Y141/INT_R.LOGIC_OUTS9->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_5_n_0 - 
wires: CLBLM_R_X47Y141/CLBLM_IMUX3 CLBLM_R_X47Y141/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y141/CLBLM_L_A2 CLBLM_R_X47Y141/CLBLM_M_BMUX INT_R_X47Y141/FAN_ALT3 INT_R_X47Y141/FAN_BOUNCE3 INT_R_X47Y141/IMUX3 INT_R_X47Y141/LOGIC_OUTS21 
pips: CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X47Y141/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X47Y141/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X47Y141/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X47Y141/INT_R.LOGIC_OUTS21->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_6_n_0 - 
wires: CLBLM_L_X46Y141/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y141/CLBLM_M_BMUX CLBLM_R_X47Y141/CLBLM_IMUX5 CLBLM_R_X47Y141/CLBLM_L_A6 INT_L_X46Y141/EL1BEG2 INT_L_X46Y141/LOGIC_OUTS_L21 INT_R_X47Y141/EL1END2 INT_R_X47Y141/IMUX5 
pips: CLBLM_L_X46Y141/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X46Y141/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_R_X47Y141/INT_R.EL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_179_out - 
wires: CLBLL_R_X45Y140/CLBLL_IMUX13 CLBLL_R_X45Y140/CLBLL_IMUX36 CLBLL_R_X45Y140/CLBLL_L_B6 CLBLL_R_X45Y140/CLBLL_L_D2 CLBLL_R_X45Y140/CLBLL_WL1END2 CLBLM_L_X46Y140/CLBLM_IMUX34 CLBLM_L_X46Y140/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y140/CLBLM_L_C6 CLBLM_L_X46Y140/CLBLM_M_D CLBLM_L_X46Y140/CLBLM_WL1END2 CLBLM_L_X46Y142/CLBLM_IMUX29 CLBLM_L_X46Y142/CLBLM_M_C2 CLBLM_R_X47Y141/CLBLM_IMUX9 CLBLM_R_X47Y141/CLBLM_L_A5 CLBLM_R_X47Y143/CLBLM_IMUX23 CLBLM_R_X47Y143/CLBLM_L_C3 INT_L_X46Y140/ER1BEG_S0 INT_L_X46Y140/IMUX_L34 INT_L_X46Y140/LOGIC_OUTS_L15 INT_L_X46Y140/NN2BEG3 INT_L_X46Y140/SR1BEG_S0 INT_L_X46Y140/WL1BEG2 INT_L_X46Y141/ER1BEG0 INT_L_X46Y141/NN2A3 INT_L_X46Y142/IMUX_L29 INT_L_X46Y142/NE2BEG3 INT_L_X46Y142/NN2END3 INT_L_X46Y143/NE2A3 INT_R_X45Y140/IMUX13 INT_R_X45Y140/IMUX36 INT_R_X45Y140/WL1END2 INT_R_X47Y141/ER1END0 INT_R_X47Y141/IMUX9 INT_R_X47Y143/IMUX23 INT_R_X47Y143/NE2END3 VBRK_X113Y146/VBRK_WL1END2 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X46Y140/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X46Y140/INT_L.LOGIC_OUTS_L15->>ER1BEG_S0 INT_L_X46Y140/INT_L.LOGIC_OUTS_L15->>NN2BEG3 INT_L_X46Y140/INT_L.LOGIC_OUTS_L15->>SR1BEG_S0 INT_L_X46Y140/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_L_X46Y140/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X46Y142/INT_L.NN2END3->>IMUX_L29 INT_L_X46Y142/INT_L.NN2END3->>NE2BEG3 INT_R_X45Y140/INT_R.WL1END2->>IMUX13 INT_R_X45Y140/INT_R.WL1END2->>IMUX36 INT_R_X47Y141/INT_R.ER1END0->>IMUX9 INT_R_X47Y143/INT_R.NE2END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

syncrregs.r[hrdatas][12]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][12]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sel0[3] - 
wires: BRAM_INT_INTERFACE_L_X38Y143/INT_INTERFACE_WL1END2 BRAM_INT_INTERFACE_L_X38Y144/INT_INTERFACE_WR1END1 BRAM_INT_INTERFACE_L_X44Y140/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X44Y142/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y140/BRAM_WL1END2_3 BRAM_L_X38Y140/BRAM_WR1END1_4 BRAM_L_X44Y140/BRAM_EL1BEG1_2 BRAM_L_X44Y140/BRAM_WL1END0_0 CLBLL_L_X40Y140/CLBLL_WW2END0 CLBLL_L_X40Y141/CLBLL_BYP3 CLBLL_L_X40Y141/CLBLL_LL_CX CLBLL_L_X40Y142/CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y142/CLBLL_L_CQ CLBLL_L_X40Y143/CLBLL_BYP0 CLBLL_L_X40Y143/CLBLL_BYP2 CLBLL_L_X40Y143/CLBLL_L_AX CLBLL_L_X40Y143/CLBLL_L_CX CLBLL_L_X40Y143/CLBLL_WR1END3 CLBLL_L_X42Y140/CLBLL_WW2END0 CLBLL_L_X42Y141/CLBLL_BYP0 CLBLL_L_X42Y141/CLBLL_BYP3 CLBLL_L_X42Y141/CLBLL_LL_CX CLBLL_L_X42Y141/CLBLL_L_AX CLBLL_L_X42Y142/CLBLL_BYP2 CLBLL_L_X42Y142/CLBLL_L_CX CLBLL_L_X42Y143/CLBLL_ER1BEG2 CLBLL_R_X45Y140/CLBLL_BYP1 CLBLL_R_X45Y140/CLBLL_BYP3 CLBLL_R_X45Y140/CLBLL_IMUX25 CLBLL_R_X45Y140/CLBLL_LL_AX CLBLL_R_X45Y140/CLBLL_LL_CX CLBLL_R_X45Y140/CLBLL_L_B5 CLBLL_R_X45Y141/CLBLL_BYP1 CLBLL_R_X45Y141/CLBLL_BYP2 CLBLL_R_X45Y141/CLBLL_EL1BEG3 CLBLL_R_X45Y141/CLBLL_LL_AX CLBLL_R_X45Y141/CLBLL_L_CX CLBLL_R_X45Y141/CLBLL_SE2A0 CLBLL_R_X45Y141/CLBLL_SE2A2 CLBLL_R_X45Y142/CLBLL_BYP0 CLBLL_R_X45Y142/CLBLL_EL1BEG1 CLBLL_R_X45Y142/CLBLL_L_AX CLBLL_R_X45Y143/CLBLL_BYP2 CLBLL_R_X45Y143/CLBLL_BYP3 CLBLL_R_X45Y143/CLBLL_LL_CX CLBLL_R_X45Y143/CLBLL_L_CX CLBLL_R_X45Y143/CLBLL_NE2A2 CLBLL_R_X45Y143/CLBLL_WR1END3 CLBLL_R_X45Y144/CLBLL_BYP0 CLBLL_R_X45Y144/CLBLL_BYP1 CLBLL_R_X45Y144/CLBLL_LL_AX CLBLL_R_X45Y144/CLBLL_L_AX CLBLM_L_X36Y143/CLBLM_BYP0 CLBLM_L_X36Y143/CLBLM_BYP2 CLBLM_L_X36Y143/CLBLM_BYP3 CLBLM_L_X36Y143/CLBLM_L_AX CLBLM_L_X36Y143/CLBLM_L_CX CLBLM_L_X36Y143/CLBLM_M_CX CLBLM_L_X36Y144/CLBLM_BYP2 CLBLM_L_X36Y144/CLBLM_L_CX CLBLM_L_X36Y146/CLBLM_BYP1 CLBLM_L_X36Y146/CLBLM_M_AX CLBLM_L_X46Y140/CLBLM_BYP0 CLBLM_L_X46Y140/CLBLM_IMUX28 CLBLM_L_X46Y140/CLBLM_L_AX CLBLM_L_X46Y140/CLBLM_M_C4 CLBLM_L_X46Y141/CLBLM_BYP0 CLBLM_L_X46Y141/CLBLM_BYP1 CLBLM_L_X46Y141/CLBLM_BYP2 CLBLM_L_X46Y141/CLBLM_BYP3 CLBLM_L_X46Y141/CLBLM_EL1BEG3 CLBLM_L_X46Y141/CLBLM_L_AX CLBLM_L_X46Y141/CLBLM_L_CX CLBLM_L_X46Y141/CLBLM_M_AX CLBLM_L_X46Y141/CLBLM_M_CX CLBLM_L_X46Y141/CLBLM_SE2A0 CLBLM_L_X46Y141/CLBLM_SE2A2 CLBLM_L_X46Y142/CLBLM_BYP0 CLBLM_L_X46Y142/CLBLM_BYP1 CLBLM_L_X46Y142/CLBLM_BYP2 CLBLM_L_X46Y142/CLBLM_EL1BEG1 CLBLM_L_X46Y142/CLBLM_L_AX CLBLM_L_X46Y142/CLBLM_L_CX CLBLM_L_X46Y142/CLBLM_M_AX CLBLM_L_X46Y143/CLBLM_BYP0 CLBLM_L_X46Y143/CLBLM_BYP1 CLBLM_L_X46Y143/CLBLM_BYP2 CLBLM_L_X46Y143/CLBLM_BYP3 CLBLM_L_X46Y143/CLBLM_L_AX CLBLM_L_X46Y143/CLBLM_L_CX CLBLM_L_X46Y143/CLBLM_M_AX CLBLM_L_X46Y143/CLBLM_M_CX CLBLM_L_X46Y143/CLBLM_NE2A2 CLBLM_L_X46Y143/CLBLM_WR1END3 CLBLM_L_X46Y144/CLBLM_BYP0 CLBLM_L_X46Y144/CLBLM_BYP2 CLBLM_L_X46Y144/CLBLM_L_AX CLBLM_L_X46Y144/CLBLM_L_CX CLBLM_R_X37Y143/CLBLM_BYP2 CLBLM_R_X37Y143/CLBLM_L_CX CLBLM_R_X37Y143/CLBLM_WL1END2 CLBLM_R_X37Y144/CLBLM_WR1END1 CLBLM_R_X37Y146/CLBLM_BYP0 CLBLM_R_X37Y146/CLBLM_L_AX CLBLM_R_X39Y140/CLBLM_BYP1 CLBLM_R_X39Y140/CLBLM_M_AX CLBLM_R_X39Y140/CLBLM_WW2END0 CLBLM_R_X39Y142/CLBLM_BYP1 CLBLM_R_X39Y142/CLBLM_M_AX CLBLM_R_X39Y143/CLBLM_BYP3 CLBLM_R_X39Y143/CLBLM_M_CX CLBLM_R_X39Y143/CLBLM_WR1END3 CLBLM_R_X41Y140/CLBLM_WW2END0 CLBLM_R_X41Y143/CLBLM_BYP0 CLBLM_R_X41Y143/CLBLM_BYP1 CLBLM_R_X41Y143/CLBLM_ER1BEG2 CLBLM_R_X41Y143/CLBLM_L_AX CLBLM_R_X41Y143/CLBLM_M_AX CLBLM_R_X41Y144/CLBLM_BYP1 CLBLM_R_X41Y144/CLBLM_BYP3 CLBLM_R_X41Y144/CLBLM_M_AX CLBLM_R_X41Y144/CLBLM_M_CX CLBLM_R_X41Y146/CLBLM_BYP2 CLBLM_R_X41Y146/CLBLM_BYP3 CLBLM_R_X41Y146/CLBLM_L_CX CLBLM_R_X41Y146/CLBLM_M_CX CLBLM_R_X43Y140/CLBLM_BYP1 CLBLM_R_X43Y140/CLBLM_M_AX CLBLM_R_X43Y140/CLBLM_WL1END0 CLBLM_R_X43Y142/CLBLM_BYP0 CLBLM_R_X43Y142/CLBLM_BYP2 CLBLM_R_X43Y142/CLBLM_EL1BEG1 CLBLM_R_X43Y142/CLBLM_L_AX CLBLM_R_X43Y142/CLBLM_L_CX CLBLM_R_X43Y143/CLBLM_BYP1 CLBLM_R_X43Y143/CLBLM_BYP3 CLBLM_R_X43Y143/CLBLM_M_AX CLBLM_R_X43Y143/CLBLM_M_CX CLBLM_R_X47Y140/CLBLM_BYP0 CLBLM_R_X47Y140/CLBLM_BYP1 CLBLM_R_X47Y140/CLBLM_BYP2 CLBLM_R_X47Y140/CLBLM_BYP3 CLBLM_R_X47Y140/CLBLM_L_AX CLBLM_R_X47Y140/CLBLM_L_CX CLBLM_R_X47Y140/CLBLM_M_AX CLBLM_R_X47Y140/CLBLM_M_CX CLBLM_R_X47Y141/CLBLM_BYP1 CLBLM_R_X47Y141/CLBLM_BYP3 CLBLM_R_X47Y141/CLBLM_M_AX CLBLM_R_X47Y141/CLBLM_M_CX CLBLM_R_X47Y142/CLBLM_BYP0 CLBLM_R_X47Y142/CLBLM_BYP2 CLBLM_R_X47Y142/CLBLM_L_AX CLBLM_R_X47Y142/CLBLM_L_CX CLBLM_R_X47Y143/CLBLM_BYP0 CLBLM_R_X47Y143/CLBLM_BYP1 CLBLM_R_X47Y143/CLBLM_BYP3 CLBLM_R_X47Y143/CLBLM_L_AX CLBLM_R_X47Y143/CLBLM_M_AX CLBLM_R_X47Y143/CLBLM_M_CX CLBLM_R_X47Y144/CLBLM_BYP0 CLBLM_R_X47Y144/CLBLM_BYP1 CLBLM_R_X47Y144/CLBLM_BYP2 CLBLM_R_X47Y144/CLBLM_L_AX CLBLM_R_X47Y144/CLBLM_L_CX CLBLM_R_X47Y144/CLBLM_M_AX INT_L_X36Y143/BYP_ALT0 INT_L_X36Y143/BYP_ALT2 INT_L_X36Y143/BYP_ALT3 INT_L_X36Y143/BYP_L0 INT_L_X36Y143/BYP_L2 INT_L_X36Y143/BYP_L3 INT_L_X36Y143/FAN_ALT1 INT_L_X36Y143/FAN_BOUNCE1 INT_L_X36Y143/SR1END2 INT_L_X36Y143/SW2END0 INT_L_X36Y144/BYP_ALT2 INT_L_X36Y144/BYP_L2 INT_L_X36Y144/SR1BEG2 INT_L_X36Y144/WR1END2 INT_L_X36Y146/BYP_ALT1 INT_L_X36Y146/BYP_L1 INT_L_X36Y146/FAN_ALT5 INT_L_X36Y146/FAN_BOUNCE5 INT_L_X36Y146/WR1END2 INT_L_X38Y143/WL1BEG2 INT_L_X38Y143/WR1END_S1_0 INT_L_X38Y144/WR1BEG1 INT_L_X38Y144/WR1END0 INT_L_X40Y140/WW2A0 INT_L_X40Y141/BYP_ALT3 INT_L_X40Y141/BYP_L3 INT_L_X40Y141/SL1END2 INT_L_X40Y142/LOGIC_OUTS_L2 INT_L_X40Y142/NR1BEG2 INT_L_X40Y142/SL1BEG2 INT_L_X40Y143/BYP_ALT0 INT_L_X40Y143/BYP_ALT2 INT_L_X40Y143/BYP_L0 INT_L_X40Y143/BYP_L2 INT_L_X40Y143/EL1BEG1 INT_L_X40Y143/FAN_ALT7 INT_L_X40Y143/FAN_BOUNCE7 INT_L_X40Y143/NE2BEG2 INT_L_X40Y143/NR1END2 INT_L_X40Y143/WR1BEG3 INT_L_X40Y144/NE2A2 INT_L_X42Y140/WW2A0 INT_L_X42Y141/BYP_ALT0 INT_L_X42Y141/BYP_ALT3 INT_L_X42Y141/BYP_L0 INT_L_X42Y141/BYP_L3 INT_L_X42Y141/FAN_ALT7 INT_L_X42Y141/FAN_BOUNCE7 INT_L_X42Y141/SL1END2 INT_L_X42Y142/BYP_ALT2 INT_L_X42Y142/BYP_L2 INT_L_X42Y142/SE2A2 INT_L_X42Y142/SL1BEG2 INT_L_X42Y142/SL1END2 INT_L_X42Y143/EL1BEG1 INT_L_X42Y143/ER1END2 INT_L_X42Y143/SE2BEG2 INT_L_X42Y143/SL1BEG2 INT_L_X44Y140/WL1BEG0 INT_L_X44Y140/WL1END1 INT_L_X44Y142/EL1BEG0 INT_L_X44Y142/EL1END1 INT_L_X44Y142/ER1BEG2 INT_L_X46Y140/BYP_ALT0 INT_L_X46Y140/BYP_L0 INT_L_X46Y140/IMUX_L28 INT_L_X46Y140/SL1END0 INT_L_X46Y140/SL1END2 INT_L_X46Y141/BYP_ALT0 INT_L_X46Y141/BYP_ALT1 INT_L_X46Y141/BYP_ALT2 INT_L_X46Y141/BYP_ALT3 INT_L_X46Y141/BYP_L0 INT_L_X46Y141/BYP_L1 INT_L_X46Y141/BYP_L2 INT_L_X46Y141/BYP_L3 INT_L_X46Y141/EL1END3 INT_L_X46Y141/FAN_ALT7 INT_L_X46Y141/FAN_BOUNCE7 INT_L_X46Y141/SE2END0 INT_L_X46Y141/SE2END2 INT_L_X46Y141/SL1BEG0 INT_L_X46Y141/SL1BEG2 INT_L_X46Y142/BYP_ALT0 INT_L_X46Y142/BYP_ALT1 INT_L_X46Y142/BYP_ALT2 INT_L_X46Y142/BYP_BOUNCE1 INT_L_X46Y142/BYP_L0 INT_L_X46Y142/BYP_L1 INT_L_X46Y142/BYP_L2 INT_L_X46Y142/EL1BEG0 INT_L_X46Y142/EL1END1 INT_L_X46Y142/ER1BEG2 INT_L_X46Y142/GFAN0 INT_L_X46Y143/BYP_ALT0 INT_L_X46Y143/BYP_ALT1 INT_L_X46Y143/BYP_ALT2 INT_L_X46Y143/BYP_ALT3 INT_L_X46Y143/BYP_BOUNCE0 INT_L_X46Y143/BYP_BOUNCE2 INT_L_X46Y143/BYP_BOUNCE3 INT_L_X46Y143/BYP_L0 INT_L_X46Y143/BYP_L1 INT_L_X46Y143/BYP_L2 INT_L_X46Y143/BYP_L3 INT_L_X46Y143/EL1BEG1 INT_L_X46Y143/FAN_ALT7 INT_L_X46Y143/FAN_BOUNCE7 INT_L_X46Y143/NE2END2 INT_L_X46Y143/NR1BEG2 INT_L_X46Y143/WR1BEG3 INT_L_X46Y144/BYP_ALT0 INT_L_X46Y144/BYP_ALT2 INT_L_X46Y144/BYP_BOUNCE_N3_2 INT_L_X46Y144/BYP_BOUNCE_N3_3 INT_L_X46Y144/BYP_L0 INT_L_X46Y144/BYP_L2 INT_L_X46Y144/EL1BEG1 INT_L_X46Y144/NR1END2 INT_R_X37Y143/BYP2 INT_R_X37Y143/BYP_ALT2 INT_R_X37Y143/SW2A0 INT_R_X37Y143/WL1END2 INT_R_X37Y144/NN2BEG1 INT_R_X37Y144/SW2BEG0 INT_R_X37Y144/WR1BEG2 INT_R_X37Y144/WR1END1 INT_R_X37Y145/FAN_BOUNCE_S3_2 INT_R_X37Y145/NN2A1 INT_R_X37Y146/BYP0 INT_R_X37Y146/BYP_ALT0 INT_R_X37Y146/FAN_ALT2 INT_R_X37Y146/FAN_BOUNCE2 INT_R_X37Y146/NN2END1 INT_R_X37Y146/WR1BEG2 INT_R_X39Y140/BYP1 INT_R_X39Y140/BYP_ALT1 INT_R_X39Y140/NN2BEG1 INT_R_X39Y140/WW2END0 INT_R_X39Y141/NN2A1 INT_R_X39Y142/BYP1 INT_R_X39Y142/BYP_ALT1 INT_R_X39Y142/NN2END1 INT_R_X39Y143/BYP3 INT_R_X39Y143/BYP_ALT3 INT_R_X39Y143/WR1BEG_S0 INT_R_X39Y143/WR1END3 INT_R_X39Y144/WR1BEG0 INT_R_X41Y140/WW2BEG0 INT_R_X41Y140/WW2END0 INT_R_X41Y142/FAN_BOUNCE_S3_2 INT_R_X41Y143/BYP0 INT_R_X41Y143/BYP1 INT_R_X41Y143/BYP_ALT0 INT_R_X41Y143/BYP_ALT1 INT_R_X41Y143/EL1END1 INT_R_X41Y143/ER1BEG2 INT_R_X41Y143/FAN_ALT2 INT_R_X41Y143/FAN_BOUNCE2 INT_R_X41Y143/NR1BEG1 INT_R_X41Y144/BYP1 INT_R_X41Y144/BYP3 INT_R_X41Y144/BYP_ALT1 INT_R_X41Y144/BYP_ALT3 INT_R_X41Y144/GFAN0 INT_R_X41Y144/GFAN1 INT_R_X41Y144/NE2END2 INT_R_X41Y144/NN2BEG2 INT_R_X41Y144/NR1END1 INT_R_X41Y145/NN2A2 INT_R_X41Y146/BYP2 INT_R_X41Y146/BYP3 INT_R_X41Y146/BYP_ALT2 INT_R_X41Y146/BYP_ALT3 INT_R_X41Y146/BYP_BOUNCE2 INT_R_X41Y146/NN2END2 INT_R_X41Y147/BYP_BOUNCE_N3_2 INT_R_X43Y140/BYP1 INT_R_X43Y140/BYP_ALT1 INT_R_X43Y140/WL1END0 INT_R_X43Y140/WW2BEG0 INT_R_X43Y142/BYP0 INT_R_X43Y142/BYP2 INT_R_X43Y142/BYP_ALT0 INT_R_X43Y142/BYP_ALT2 INT_R_X43Y142/EL1BEG1 INT_R_X43Y142/FAN_ALT7 INT_R_X43Y142/FAN_BOUNCE7 INT_R_X43Y142/SE2END2 INT_R_X43Y143/BYP1 INT_R_X43Y143/BYP3 INT_R_X43Y143/BYP_ALT1 INT_R_X43Y143/BYP_ALT3 INT_R_X43Y143/BYP_ALT4 INT_R_X43Y143/BYP_BOUNCE4 INT_R_X43Y143/EL1END1 INT_R_X45Y140/BYP1 INT_R_X45Y140/BYP3 INT_R_X45Y140/BYP_ALT1 INT_R_X45Y140/BYP_ALT3 INT_R_X45Y140/FAN_ALT5 INT_R_X45Y140/FAN_BOUNCE5 INT_R_X45Y140/IMUX25 INT_R_X45Y140/SL1END2 INT_R_X45Y140/WL1BEG1 INT_R_X45Y141/BYP1 INT_R_X45Y141/BYP2 INT_R_X45Y141/BYP_ALT1 INT_R_X45Y141/BYP_ALT2 INT_R_X45Y141/EL1BEG3 INT_R_X45Y141/EL1END_S3_0 INT_R_X45Y141/FAN_ALT5 INT_R_X45Y141/FAN_BOUNCE5 INT_R_X45Y141/SE2A0 INT_R_X45Y141/SE2A2 INT_R_X45Y141/SL1BEG2 INT_R_X45Y141/SL1END2 INT_R_X45Y142/BYP0 INT_R_X45Y142/BYP_ALT0 INT_R_X45Y142/EL1BEG1 INT_R_X45Y142/EL1BEG_N3 INT_R_X45Y142/EL1END0 INT_R_X45Y142/ER1END2 INT_R_X45Y142/NE2BEG2 INT_R_X45Y142/SE2BEG0 INT_R_X45Y142/SE2BEG2 INT_R_X45Y142/SL1BEG2 INT_R_X45Y143/BYP2 INT_R_X45Y143/BYP3 INT_R_X45Y143/BYP_ALT2 INT_R_X45Y143/BYP_ALT3 INT_R_X45Y143/BYP_BOUNCE3 INT_R_X45Y143/FAN_ALT1 INT_R_X45Y143/FAN_BOUNCE1 INT_R_X45Y143/NE2A2 INT_R_X45Y143/WR1END3 INT_R_X45Y144/BYP0 INT_R_X45Y144/BYP1 INT_R_X45Y144/BYP_ALT0 INT_R_X45Y144/BYP_ALT1 INT_R_X45Y144/BYP_BOUNCE0 INT_R_X45Y144/BYP_BOUNCE_N3_3 INT_R_X47Y140/BYP0 INT_R_X47Y140/BYP1 INT_R_X47Y140/BYP2 INT_R_X47Y140/BYP3 INT_R_X47Y140/BYP_ALT0 INT_R_X47Y140/BYP_ALT1 INT_R_X47Y140/BYP_ALT2 INT_R_X47Y140/BYP_ALT3 INT_R_X47Y140/BYP_BOUNCE1 INT_R_X47Y140/BYP_BOUNCE2 INT_R_X47Y140/SL1END0 INT_R_X47Y141/BYP1 INT_R_X47Y141/BYP3 INT_R_X47Y141/BYP_ALT1 INT_R_X47Y141/BYP_ALT3 INT_R_X47Y141/BYP_BOUNCE_N3_2 INT_R_X47Y141/EL1END_S3_0 INT_R_X47Y141/FAN_BOUNCE_S3_4 INT_R_X47Y141/SL1BEG0 INT_R_X47Y141/SL1END0 INT_R_X47Y142/BYP0 INT_R_X47Y142/BYP2 INT_R_X47Y142/BYP_ALT0 INT_R_X47Y142/BYP_ALT2 INT_R_X47Y142/EL1END0 INT_R_X47Y142/ER1END2 INT_R_X47Y142/FAN_ALT4 INT_R_X47Y142/FAN_BOUNCE4 INT_R_X47Y142/FAN_BOUNCE_S3_2 INT_R_X47Y142/SL1BEG0 INT_R_X47Y143/BYP0 INT_R_X47Y143/BYP1 INT_R_X47Y143/BYP3 INT_R_X47Y143/BYP_ALT0 INT_R_X47Y143/BYP_ALT1 INT_R_X47Y143/BYP_ALT3 INT_R_X47Y143/BYP_ALT4 INT_R_X47Y143/BYP_BOUNCE4 INT_R_X47Y143/EL1END1 INT_R_X47Y143/FAN_ALT2 INT_R_X47Y143/FAN_BOUNCE2 INT_R_X47Y144/BYP0 INT_R_X47Y144/BYP1 INT_R_X47Y144/BYP2 INT_R_X47Y144/BYP_ALT0 INT_R_X47Y144/BYP_ALT1 INT_R_X47Y144/BYP_ALT2 INT_R_X47Y144/BYP_BOUNCE1 INT_R_X47Y144/EL1END1 INT_R_X47Y144/GFAN0 VBRK_X113Y147/VBRK_EL1BEG3 VBRK_X113Y147/VBRK_SE2A0 VBRK_X113Y147/VBRK_SE2A2 VBRK_X113Y148/VBRK_EL1BEG1 VBRK_X113Y149/VBRK_NE2A2 VBRK_X113Y149/VBRK_WR1END3 VBRK_X99Y146/VBRK_WW2END0 VBRK_X99Y149/VBRK_WR1END3 
pips: CLBLL_L_X40Y141/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y142/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X40Y143/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y143/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y141/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y141/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y142/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y140/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y140/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X45Y141/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y141/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y142/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y143/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y143/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y144/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y144/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X36Y143/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y143/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y143/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y144/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y146/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y140/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y141/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y141/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y141/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y141/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y142/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y142/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y142/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y143/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y143/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y143/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y143/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y144/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y144/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y143/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y146/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y140/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y142/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y143/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y143/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y143/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y144/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y144/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y146/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y146/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y140/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y142/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y142/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y143/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y143/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y140/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y140/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y140/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y140/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y141/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y141/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y142/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y142/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X47Y143/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y143/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y143/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y144/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X47Y144/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y144/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X36Y143/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y143/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y143/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y143/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y143/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X36Y143/INT_L.SR1END2->>BYP_ALT3 INT_L_X36Y143/INT_L.SR1END2->>FAN_ALT1 INT_L_X36Y143/INT_L.SW2END0->>BYP_ALT0 INT_L_X36Y144/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y144/INT_L.WR1END2->>BYP_ALT2 INT_L_X36Y144/INT_L.WR1END2->>SR1BEG2 INT_L_X36Y146/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y146/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y146/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X36Y146/INT_L.WR1END2->>FAN_ALT5 INT_L_X38Y143/INT_L.WR1END_S1_0->>WL1BEG2 INT_L_X38Y144/INT_L.WR1END0->>WR1BEG1 INT_L_X40Y141/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y141/INT_L.SL1END2->>BYP_ALT3 INT_L_X40Y142/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X40Y142/INT_L.LOGIC_OUTS_L2->>SL1BEG2 INT_L_X40Y143/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y143/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y143/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X40Y143/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X40Y143/INT_L.NR1END2->>BYP_ALT2 INT_L_X40Y143/INT_L.NR1END2->>EL1BEG1 INT_L_X40Y143/INT_L.NR1END2->>FAN_ALT7 INT_L_X40Y143/INT_L.NR1END2->>NE2BEG2 INT_L_X40Y143/INT_L.NR1END2->>WR1BEG3 INT_L_X42Y141/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y141/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y141/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X42Y141/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X42Y141/INT_L.SL1END2->>BYP_ALT3 INT_L_X42Y141/INT_L.SL1END2->>FAN_ALT7 INT_L_X42Y142/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y142/INT_L.SL1END2->>BYP_ALT2 INT_L_X42Y142/INT_L.SL1END2->>SL1BEG2 INT_L_X42Y143/INT_L.ER1END2->>EL1BEG1 INT_L_X42Y143/INT_L.ER1END2->>SE2BEG2 INT_L_X42Y143/INT_L.ER1END2->>SL1BEG2 INT_L_X44Y140/INT_L.WL1END1->>WL1BEG0 INT_L_X44Y142/INT_L.EL1END1->>EL1BEG0 INT_L_X44Y142/INT_L.EL1END1->>ER1BEG2 INT_L_X46Y140/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y140/INT_L.SL1END0->>BYP_ALT0 INT_L_X46Y140/INT_L.SL1END2->>IMUX_L28 INT_L_X46Y141/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y141/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y141/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y141/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y141/INT_L.EL1END3->>BYP_ALT3 INT_L_X46Y141/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y141/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X46Y141/INT_L.SE2END0->>BYP_ALT1 INT_L_X46Y141/INT_L.SE2END0->>SL1BEG0 INT_L_X46Y141/INT_L.SE2END2->>BYP_ALT2 INT_L_X46Y141/INT_L.SE2END2->>FAN_ALT7 INT_L_X46Y141/INT_L.SE2END2->>SL1BEG2 INT_L_X46Y142/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y142/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y142/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y142/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y142/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X46Y142/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X46Y142/INT_L.EL1END1->>BYP_ALT1 INT_L_X46Y142/INT_L.EL1END1->>EL1BEG0 INT_L_X46Y142/INT_L.EL1END1->>ER1BEG2 INT_L_X46Y142/INT_L.GFAN0->>BYP_ALT0 INT_L_X46Y143/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y143/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y143/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y143/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y143/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y143/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y143/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y143/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X46Y143/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X46Y143/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y143/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X46Y143/INT_L.NE2END2->>BYP_ALT2 INT_L_X46Y143/INT_L.NE2END2->>EL1BEG1 INT_L_X46Y143/INT_L.NE2END2->>FAN_ALT7 INT_L_X46Y143/INT_L.NE2END2->>NR1BEG2 INT_L_X46Y143/INT_L.NE2END2->>WR1BEG3 INT_L_X46Y144/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y144/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y144/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X46Y144/INT_L.NR1END2->>BYP_ALT2 INT_L_X46Y144/INT_L.NR1END2->>EL1BEG1 INT_R_X37Y143/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y143/INT_R.WL1END2->>BYP_ALT2 INT_R_X37Y144/INT_R.WR1END1->>NN2BEG1 INT_R_X37Y144/INT_R.WR1END1->>SW2BEG0 INT_R_X37Y144/INT_R.WR1END1->>WR1BEG2 INT_R_X37Y146/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y146/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y146/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X37Y146/INT_R.NN2END1->>FAN_ALT2 INT_R_X37Y146/INT_R.NN2END1->>WR1BEG2 INT_R_X39Y140/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y140/INT_R.WW2END0->>BYP_ALT1 INT_R_X39Y140/INT_R.WW2END0->>NN2BEG1 INT_R_X39Y142/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y142/INT_R.NN2END1->>BYP_ALT1 INT_R_X39Y143/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y143/INT_R.WR1END3->>BYP_ALT3 INT_R_X39Y143/INT_R.WR1END3->>WR1BEG_S0 INT_R_X41Y140/INT_R.WW2END0->>WW2BEG0 INT_R_X41Y143/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y143/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y143/INT_R.EL1END1->>BYP_ALT1 INT_R_X41Y143/INT_R.EL1END1->>ER1BEG2 INT_R_X41Y143/INT_R.EL1END1->>FAN_ALT2 INT_R_X41Y143/INT_R.EL1END1->>NR1BEG1 INT_R_X41Y143/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X41Y143/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X41Y144/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y144/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y144/INT_R.GFAN0->>BYP_ALT1 INT_R_X41Y144/INT_R.GFAN1->>BYP_ALT3 INT_R_X41Y144/INT_R.NE2END2->>NN2BEG2 INT_R_X41Y144/INT_R.NR1END1->>GFAN0 INT_R_X41Y144/INT_R.NR1END1->>GFAN1 INT_R_X41Y146/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y146/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y146/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y146/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X41Y146/INT_R.NN2END2->>BYP_ALT2 INT_R_X43Y140/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y140/INT_R.WL1END0->>BYP_ALT1 INT_R_X43Y140/INT_R.WL1END0->>WW2BEG0 INT_R_X43Y142/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y142/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y142/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X43Y142/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X43Y142/INT_R.SE2END2->>BYP_ALT2 INT_R_X43Y142/INT_R.SE2END2->>EL1BEG1 INT_R_X43Y142/INT_R.SE2END2->>FAN_ALT7 INT_R_X43Y143/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y143/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y143/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X43Y143/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X43Y143/INT_R.EL1END1->>BYP_ALT1 INT_R_X43Y143/INT_R.EL1END1->>BYP_ALT4 INT_R_X45Y140/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y140/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y140/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y140/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X45Y140/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X45Y140/INT_R.SL1END2->>BYP_ALT3 INT_R_X45Y140/INT_R.SL1END2->>FAN_ALT5 INT_R_X45Y140/INT_R.SL1END2->>WL1BEG1 INT_R_X45Y141/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y141/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y141/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X45Y141/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X45Y141/INT_R.SL1END2->>BYP_ALT2 INT_R_X45Y141/INT_R.SL1END2->>FAN_ALT5 INT_R_X45Y141/INT_R.SL1END2->>SL1BEG2 INT_R_X45Y142/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y142/INT_R.EL1END0->>BYP_ALT0 INT_R_X45Y142/INT_R.EL1END0->>EL1BEG_N3 INT_R_X45Y142/INT_R.EL1END0->>SE2BEG0 INT_R_X45Y142/INT_R.ER1END2->>EL1BEG1 INT_R_X45Y142/INT_R.ER1END2->>NE2BEG2 INT_R_X45Y142/INT_R.ER1END2->>SE2BEG2 INT_R_X45Y142/INT_R.ER1END2->>SL1BEG2 INT_R_X45Y143/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y143/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y143/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y143/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X45Y143/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X45Y143/INT_R.WR1END3->>BYP_ALT3 INT_R_X45Y143/INT_R.WR1END3->>FAN_ALT1 INT_R_X45Y144/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y144/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X45Y144/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y144/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X45Y144/INT_R.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_R_X47Y140/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y140/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y140/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y140/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y140/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X47Y140/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y140/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X47Y140/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X47Y140/INT_R.SL1END0->>BYP_ALT0 INT_R_X47Y140/INT_R.SL1END0->>BYP_ALT1 INT_R_X47Y141/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y141/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y141/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT3 INT_R_X47Y141/INT_R.SL1END0->>BYP_ALT1 INT_R_X47Y141/INT_R.SL1END0->>SL1BEG0 INT_R_X47Y142/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y142/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y142/INT_R.EL1END0->>BYP_ALT0 INT_R_X47Y142/INT_R.EL1END0->>FAN_ALT4 INT_R_X47Y142/INT_R.EL1END0->>SL1BEG0 INT_R_X47Y142/INT_R.ER1END2->>BYP_ALT2 INT_R_X47Y142/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X47Y143/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y143/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y143/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y143/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X47Y143/INT_R.BYP_BOUNCE4->>BYP_ALT3 INT_R_X47Y143/INT_R.EL1END1->>BYP_ALT1 INT_R_X47Y143/INT_R.EL1END1->>BYP_ALT4 INT_R_X47Y143/INT_R.EL1END1->>FAN_ALT2 INT_R_X47Y143/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X47Y143/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X47Y144/INT_R.BYP_ALT0->>BYP0 INT_R_X47Y144/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y144/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X47Y144/INT_R.BYP_ALT2->>BYP2 INT_R_X47Y144/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X47Y144/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X47Y144/INT_R.EL1END1->>BYP_ALT1 INT_R_X47Y144/INT_R.GFAN0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 67, 

syncrregs.r[hrdatas][12]_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_7_n_0 - 
wires: CLBLM_R_X47Y140/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y140/CLBLM_L_AMUX CLBLM_R_X47Y141/CLBLM_IMUX13 CLBLM_R_X47Y141/CLBLM_L_B6 INT_R_X47Y140/LOGIC_OUTS16 INT_R_X47Y140/NR1BEG2 INT_R_X47Y141/IMUX13 INT_R_X47Y141/NR1END2 
pips: CLBLM_R_X47Y140/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_R_X47Y140/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X47Y141/INT_R.NR1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_8_n_0 - 
wires: CLBLM_R_X47Y140/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y140/CLBLM_M_AMUX CLBLM_R_X47Y141/CLBLM_IMUX25 CLBLM_R_X47Y141/CLBLM_L_B5 INT_R_X47Y140/LOGIC_OUTS20 INT_R_X47Y140/NL1BEG1 INT_R_X47Y141/IMUX25 INT_R_X47Y141/NL1END1 
pips: CLBLM_R_X47Y140/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_R_X47Y140/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X47Y141/INT_R.NL1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_9_n_0 - 
wires: CLBLM_R_X47Y140/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y140/CLBLM_M_CMUX CLBLM_R_X47Y141/CLBLM_IMUX16 CLBLM_R_X47Y141/CLBLM_L_B3 INT_R_X47Y140/LOGIC_OUTS22 INT_R_X47Y140/NR1BEG0 INT_R_X47Y141/IMUX16 INT_R_X47Y141/NR1END0 
pips: CLBLM_R_X47Y140/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X47Y140/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X47Y141/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_10_n_0 - 
wires: CLBLM_R_X47Y140/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y140/CLBLM_L_CMUX CLBLM_R_X47Y141/CLBLM_IMUX14 CLBLM_R_X47Y141/CLBLM_L_B1 INT_R_X47Y140/LOGIC_OUTS18 INT_R_X47Y140/NL1BEG_N3 INT_R_X47Y140/NR1BEG3 INT_R_X47Y141/IMUX14 INT_R_X47Y141/NR1END3 
pips: CLBLM_R_X47Y140/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y141/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_R_X47Y140/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X47Y140/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X47Y141/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[13] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_2_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_IMUX1 CLBLL_L_X42Y146/CLBLL_LL_A3 CLBLL_L_X42Y146/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y146/CLBLL_L_BMUX INT_L_X42Y146/IMUX_L1 INT_L_X42Y146/LOGIC_OUTS_L17 INT_L_X42Y146/SR1BEG_S0 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X42Y146/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y146/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X42Y146/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_3_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_ER1BEG1 CLBLL_L_X42Y146/CLBLL_IMUX4 CLBLL_L_X42Y146/CLBLL_LL_A6 CLBLL_L_X42Y146/CLBLL_WW2END3 CLBLM_R_X41Y146/CLBLM_ER1BEG1 CLBLM_R_X41Y146/CLBLM_WW2END3 CLBLM_R_X43Y146/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y146/CLBLM_M_BMUX INT_L_X42Y146/ER1END1 INT_L_X42Y146/IMUX_L4 INT_L_X42Y146/WW2A3 INT_R_X41Y146/ER1BEG1 INT_R_X41Y146/SR1BEG_S0 INT_R_X41Y146/WW2END3 INT_R_X41Y147/WW2END_N0_3 INT_R_X43Y146/LOGIC_OUTS21 INT_R_X43Y146/WW2BEG3 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X43Y146/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X42Y146/INT_L.ER1END1->>IMUX_L4 INT_R_X41Y146/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X41Y146/INT_R.WW2END3->>SR1BEG_S0 INT_R_X43Y146/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_4_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_IMUX8 CLBLL_L_X42Y146/CLBLL_LL_A5 CLBLM_R_X43Y146/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y146/CLBLM_L_BMUX INT_L_X42Y145/SW2END3 INT_L_X42Y146/IMUX_L8 INT_L_X42Y146/SW2END_N0_3 INT_R_X43Y145/SW2A3 INT_R_X43Y146/LOGIC_OUTS17 INT_R_X43Y146/SW2BEG3 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X43Y146/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y146/INT_L.SW2END_N0_3->>IMUX_L8 INT_R_X43Y146/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_5_n_0 - 
wires: CLBLL_L_X42Y145/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y145/CLBLL_L_BMUX CLBLL_L_X42Y146/CLBLL_IMUX7 CLBLL_L_X42Y146/CLBLL_LL_A1 INT_L_X42Y145/LOGIC_OUTS_L17 INT_L_X42Y145/NR1BEG3 INT_L_X42Y146/IMUX_L7 INT_L_X42Y146/NR1END3 
pips: CLBLL_L_X42Y145/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 INT_L_X42Y145/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X42Y146/INT_L.NR1END3->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][13]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[14] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_2_n_0 - 
wires: CLBLM_L_X46Y151/CLBLM_IMUX15 CLBLM_L_X46Y151/CLBLM_M_B1 CLBLM_R_X47Y151/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y151/CLBLM_M_BMUX INT_L_X46Y151/IMUX_L15 INT_L_X46Y151/SR1END3 INT_L_X46Y152/NW2END3 INT_L_X46Y152/SR1BEG3 INT_L_X46Y152/SR1END_N3_3 INT_R_X47Y151/LOGIC_OUTS21 INT_R_X47Y151/NW2BEG3 INT_R_X47Y152/NW2A3 
pips: CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X47Y151/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y151/INT_L.SR1END3->>IMUX_L15 INT_L_X46Y152/INT_L.NW2END3->>SR1BEG3 INT_R_X47Y151/INT_R.LOGIC_OUTS21->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_3_n_0 - 
wires: CLBLL_R_X45Y151/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y151/CLBLL_L_BMUX CLBLL_R_X45Y152/CLBLL_ER1BEG0 CLBLM_L_X46Y151/CLBLM_IMUX17 CLBLM_L_X46Y151/CLBLM_M_B3 CLBLM_L_X46Y152/CLBLM_ER1BEG0 INT_L_X46Y151/IMUX_L17 INT_L_X46Y151/SL1END0 INT_L_X46Y152/ER1END0 INT_L_X46Y152/SL1BEG0 INT_R_X45Y151/ER1BEG_S0 INT_R_X45Y151/LOGIC_OUTS17 INT_R_X45Y152/ER1BEG0 VBRK_X113Y159/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y151/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X46Y151/INT_L.SL1END0->>IMUX_L17 INT_L_X46Y152/INT_L.ER1END0->>SL1BEG0 INT_R_X45Y151/INT_R.LOGIC_OUTS17->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_4_n_0 - 
wires: CLBLL_R_X45Y150/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y150/CLBLL_L_BMUX CLBLL_R_X45Y151/CLBLL_ER1BEG0 CLBLM_L_X46Y151/CLBLM_ER1BEG0 CLBLM_L_X46Y151/CLBLM_IMUX18 CLBLM_L_X46Y151/CLBLM_M_B2 INT_L_X46Y151/ER1END0 INT_L_X46Y151/IMUX_L18 INT_R_X45Y150/ER1BEG_S0 INT_R_X45Y150/LOGIC_OUTS17 INT_R_X45Y151/ER1BEG0 VBRK_X113Y158/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y150/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X46Y151/INT_L.ER1END0->>IMUX_L18 INT_R_X45Y150/INT_R.LOGIC_OUTS17->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_5_n_0 - 
wires: CLBLL_R_X45Y151/CLBLL_ER1BEG1 CLBLL_R_X45Y151/CLBLL_LL_BMUX CLBLL_R_X45Y151/CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y151/CLBLM_ER1BEG1 CLBLM_L_X46Y151/CLBLM_IMUX12 CLBLM_L_X46Y151/CLBLM_M_B6 INT_L_X46Y151/ER1END1 INT_L_X46Y151/IMUX_L12 INT_R_X45Y151/ER1BEG1 INT_R_X45Y151/LOGIC_OUTS21 INT_R_X45Y151/SR1BEG_S0 VBRK_X113Y158/VBRK_ER1BEG1 
pips: CLBLL_R_X45Y151/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y151/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X46Y151/INT_L.ER1END1->>IMUX_L12 INT_R_X45Y151/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X45Y151/INT_R.SR1BEG_S0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][14]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[15] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_2_n_0 - 
wires: CLBLM_L_X46Y148/CLBLM_IMUX7 CLBLM_L_X46Y148/CLBLM_M_A1 CLBLM_L_X46Y149/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y149/CLBLM_L_BMUX INT_L_X46Y148/IMUX_L7 INT_L_X46Y148/SL1END3 INT_L_X46Y149/LOGIC_OUTS_L17 INT_L_X46Y149/SL1BEG3 
pips: CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X46Y149/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y148/INT_L.SL1END3->>IMUX_L7 INT_L_X46Y149/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_3_n_0 - 
wires: CLBLM_L_X46Y148/CLBLM_IMUX2 CLBLM_L_X46Y148/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y148/CLBLM_L_BMUX CLBLM_L_X46Y148/CLBLM_M_A2 INT_L_X46Y148/IMUX_L2 INT_L_X46Y148/LOGIC_OUTS_L17 INT_L_X46Y148/SR1BEG_S0 
pips: CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X46Y148/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y148/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X46Y148/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_4_n_0 - 
wires: CLBLL_R_X45Y148/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y148/CLBLL_L_BMUX CLBLL_R_X45Y149/CLBLL_ER1BEG0 CLBLM_L_X46Y148/CLBLM_IMUX1 CLBLM_L_X46Y148/CLBLM_M_A3 CLBLM_L_X46Y149/CLBLM_ER1BEG0 INT_L_X46Y148/IMUX_L1 INT_L_X46Y148/SL1END0 INT_L_X46Y149/ER1END0 INT_L_X46Y149/SL1BEG0 INT_R_X45Y148/ER1BEG_S0 INT_R_X45Y148/LOGIC_OUTS17 INT_R_X45Y149/ER1BEG0 VBRK_X113Y155/VBRK_ER1BEG0 
pips: CLBLL_R_X45Y148/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X46Y148/INT_L.SL1END0->>IMUX_L1 INT_L_X46Y149/INT_L.ER1END0->>SL1BEG0 INT_R_X45Y148/INT_R.LOGIC_OUTS17->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_5_n_0 - 
wires: CLBLM_L_X46Y147/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y147/CLBLM_M_BMUX CLBLM_L_X46Y148/CLBLM_IMUX4 CLBLM_L_X46Y148/CLBLM_M_A6 INT_L_X46Y147/LOGIC_OUTS_L21 INT_L_X46Y147/NL1BEG2 INT_L_X46Y148/IMUX_L4 INT_L_X46Y148/NL1END2 
pips: CLBLM_L_X46Y147/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y148/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X46Y147/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X46Y148/INT_L.NL1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][15]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[16] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_2_n_0 - 
wires: CLBLL_R_X45Y147/CLBLL_IMUX1 CLBLL_R_X45Y147/CLBLL_LL_A3 CLBLL_R_X45Y147/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y147/CLBLL_L_BMUX INT_R_X45Y147/IMUX1 INT_R_X45Y147/LOGIC_OUTS17 INT_R_X45Y147/SR1BEG_S0 
pips: CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X45Y147/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X45Y147/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X45Y147/INT_R.SR1BEG_S0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_3_n_0 - 
wires: CLBLL_R_X45Y147/CLBLL_IMUX7 CLBLL_R_X45Y147/CLBLL_LL_A1 CLBLL_R_X45Y148/CLBLL_LL_BMUX CLBLL_R_X45Y148/CLBLL_LOGIC_OUTS21 INT_R_X45Y147/IMUX7 INT_R_X45Y147/SL1END3 INT_R_X45Y148/LOGIC_OUTS21 INT_R_X45Y148/SL1BEG3 
pips: CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X45Y148/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X45Y147/INT_R.SL1END3->>IMUX7 INT_R_X45Y148/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_4_n_0 - 
wires: CLBLL_R_X45Y146/CLBLL_SW2A3 CLBLL_R_X45Y147/CLBLL_IMUX8 CLBLL_R_X45Y147/CLBLL_LL_A5 CLBLM_L_X46Y146/CLBLM_SW2A3 CLBLM_L_X46Y147/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y147/CLBLM_L_BMUX INT_L_X46Y146/SW2A3 INT_L_X46Y147/LOGIC_OUTS_L17 INT_L_X46Y147/SW2BEG3 INT_R_X45Y146/SW2END3 INT_R_X45Y147/IMUX8 INT_R_X45Y147/SW2END_N0_3 VBRK_X113Y152/VBRK_SW2A3 
pips: CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X46Y147/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y147/INT_L.LOGIC_OUTS_L17->>SW2BEG3 INT_R_X45Y147/INT_R.SW2END_N0_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_5_n_0 - 
wires: CLBLL_R_X45Y146/CLBLL_LL_BMUX CLBLL_R_X45Y146/CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y147/CLBLL_IMUX4 CLBLL_R_X45Y147/CLBLL_LL_A6 INT_R_X45Y146/LOGIC_OUTS21 INT_R_X45Y146/NL1BEG2 INT_R_X45Y147/IMUX4 INT_R_X45Y147/NL1END2 
pips: CLBLL_R_X45Y146/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X45Y147/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 INT_R_X45Y146/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X45Y147/INT_R.NL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][16]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[17] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_2_n_0 - 
wires: CLBLL_R_X45Y146/CLBLL_IMUX33 CLBLL_R_X45Y146/CLBLL_L_C1 CLBLL_R_X45Y147/CLBLL_WR1END0 CLBLM_L_X46Y146/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y146/CLBLM_M_BMUX CLBLM_L_X46Y147/CLBLM_WR1END0 INT_L_X46Y146/LOGIC_OUTS_L21 INT_L_X46Y146/WR1BEG_S0 INT_L_X46Y147/WR1BEG0 INT_R_X45Y146/IMUX33 INT_R_X45Y146/SR1BEG_S0 INT_R_X45Y146/WR1END_S1_0 INT_R_X45Y147/WR1END0 VBRK_X113Y153/VBRK_WR1END0 
pips: CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X46Y146/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y146/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X45Y146/INT_R.SR1BEG_S0->>IMUX33 INT_R_X45Y146/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_3_n_0 - 
wires: CLBLL_R_X45Y146/CLBLL_IMUX21 CLBLL_R_X45Y146/CLBLL_L_C4 CLBLL_R_X45Y146/CLBLL_WL1END2 CLBLM_L_X46Y146/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y146/CLBLM_L_BMUX CLBLM_L_X46Y146/CLBLM_WL1END2 INT_L_X46Y146/LOGIC_OUTS_L17 INT_L_X46Y146/WL1BEG2 INT_R_X45Y146/IMUX21 INT_R_X45Y146/WL1END2 VBRK_X113Y152/VBRK_WL1END2 
pips: CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X46Y146/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y146/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_R_X45Y146/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_4_n_0 - 
wires: CLBLL_R_X45Y146/CLBLL_IMUX23 CLBLL_R_X45Y146/CLBLL_L_C3 CLBLL_R_X45Y146/CLBLL_WW2END3 CLBLM_L_X46Y146/CLBLM_WW2END3 CLBLM_R_X47Y146/CLBLM_LOGIC_OUTS21 CLBLM_R_X47Y146/CLBLM_M_BMUX INT_L_X46Y146/WW2A3 INT_R_X45Y146/IMUX23 INT_R_X45Y146/WW2END3 INT_R_X45Y147/WW2END_N0_3 INT_R_X47Y146/LOGIC_OUTS21 INT_R_X47Y146/WW2BEG3 VBRK_X113Y152/VBRK_WW2END3 
pips: CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_R_X47Y146/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X45Y146/INT_R.WW2END3->>IMUX23 INT_R_X47Y146/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_5_n_0 - 
wires: CLBLL_R_X45Y145/CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y145/CLBLL_L_BMUX CLBLL_R_X45Y146/CLBLL_IMUX20 CLBLL_R_X45Y146/CLBLL_L_C2 INT_L_X44Y146/EL1BEG2 INT_L_X44Y146/NW2END3 INT_R_X45Y145/LOGIC_OUTS17 INT_R_X45Y145/NW2BEG3 INT_R_X45Y146/EL1END2 INT_R_X45Y146/IMUX20 INT_R_X45Y146/NW2A3 
pips: CLBLL_R_X45Y145/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X45Y146/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X44Y146/INT_L.NW2END3->>EL1BEG2 INT_R_X45Y145/INT_R.LOGIC_OUTS17->>NW2BEG3 INT_R_X45Y146/INT_R.EL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][17]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[18] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_2_n_0 - 
wires: CLBLM_L_X36Y152/CLBLM_IMUX8 CLBLM_L_X36Y152/CLBLM_M_A5 CLBLM_R_X37Y152/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y152/CLBLM_M_BMUX INT_L_X36Y151/SW2END3 INT_L_X36Y152/IMUX_L8 INT_L_X36Y152/SW2END_N0_3 INT_R_X37Y151/SW2A3 INT_R_X37Y152/LOGIC_OUTS21 INT_R_X37Y152/SW2BEG3 
pips: CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y152/INT_L.SW2END_N0_3->>IMUX_L8 INT_R_X37Y152/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_3_n_0 - 
wires: CLBLM_L_X36Y152/CLBLM_IMUX2 CLBLM_L_X36Y152/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y152/CLBLM_L_BMUX CLBLM_L_X36Y152/CLBLM_M_A2 INT_L_X36Y152/FAN_ALT1 INT_L_X36Y152/FAN_BOUNCE1 INT_L_X36Y152/IMUX_L2 INT_L_X36Y152/LOGIC_OUTS_L17 
pips: CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X36Y152/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y152/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y152/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X36Y152/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_4_n_0 - 
wires: CLBLM_L_X36Y152/CLBLM_IMUX7 CLBLM_L_X36Y152/CLBLM_M_A1 CLBLM_L_X36Y153/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y153/CLBLM_M_BMUX INT_L_X36Y152/IMUX_L7 INT_L_X36Y152/SL1END3 INT_L_X36Y153/LOGIC_OUTS_L21 INT_L_X36Y153/SL1BEG3 
pips: CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y153/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y152/INT_L.SL1END3->>IMUX_L7 INT_L_X36Y153/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_5_n_0 - 
wires: CLBLM_L_X36Y151/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y151/CLBLM_M_BMUX CLBLM_L_X36Y152/CLBLM_IMUX11 CLBLM_L_X36Y152/CLBLM_M_A4 INT_L_X36Y151/LOGIC_OUTS_L21 INT_L_X36Y151/NL1BEG2 INT_L_X36Y152/IMUX_L11 INT_L_X36Y152/NL1END2 
pips: CLBLM_L_X36Y151/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X36Y151/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X36Y152/INT_L.NL1END2->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[haddr][6]_rep__2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y145/INT_INTERFACE_WW4C3 BRAM_INT_INTERFACE_L_X38Y151/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X38Y151/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X38Y152/INT_INTERFACE_EE2BEG3 BRAM_L_X38Y145/BRAM_WW4C3_0 BRAM_L_X38Y150/BRAM_EE2BEG3_1 BRAM_L_X38Y150/BRAM_EE2BEG3_2 BRAM_L_X38Y150/BRAM_ER1BEG1_1 BRKH_INT_X34Y149/BRKH_INT_BYP_BOUNCE6 BRKH_INT_X35Y149/BRKH_INT_WR1END_S1_0 BRKH_INT_X36Y149/BRKH_INT_NE2BEG3 BRKH_INT_X36Y149/BRKH_INT_NN2BEG3 BRKH_INT_X36Y149/BRKH_INT_SS2A3 BRKH_INT_X36Y149/BRKH_INT_WR1BEG_S0 BRKH_INT_X36Y149/BRKH_INT_WR1END_S1_0 BRKH_INT_X37Y149/BRKH_INT_NN2BEG3 BRKH_INT_X37Y149/BRKH_INT_WR1BEG_S0 CLBLL_L_X40Y145/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y145/CLBLL_L_DQ CLBLL_L_X40Y145/CLBLL_WW4A3 CLBLL_L_X40Y152/CLBLL_ER1BEG0 CLBLL_L_X40Y152/CLBLL_IMUX1 CLBLL_L_X40Y152/CLBLL_IMUX17 CLBLL_L_X40Y152/CLBLL_IMUX22 CLBLL_L_X40Y152/CLBLL_IMUX38 CLBLL_L_X40Y152/CLBLL_LL_A3 CLBLL_L_X40Y152/CLBLL_LL_B3 CLBLL_L_X40Y152/CLBLL_LL_C3 CLBLL_L_X40Y152/CLBLL_LL_D3 CLBLL_L_X40Y152/CLBLL_NE2A3 CLBLM_L_X34Y145/CLBLM_IMUX0 CLBLM_L_X34Y145/CLBLM_IMUX16 CLBLM_L_X34Y145/CLBLM_IMUX23 CLBLM_L_X34Y145/CLBLM_IMUX46 CLBLM_L_X34Y145/CLBLM_L_A3 CLBLM_L_X34Y145/CLBLM_L_B3 CLBLM_L_X34Y145/CLBLM_L_C3 CLBLM_L_X34Y145/CLBLM_L_D5 CLBLM_L_X34Y146/CLBLM_IMUX1 CLBLM_L_X34Y146/CLBLM_IMUX17 CLBLM_L_X34Y146/CLBLM_IMUX31 CLBLM_L_X34Y146/CLBLM_IMUX47 CLBLM_L_X34Y146/CLBLM_M_A3 CLBLM_L_X34Y146/CLBLM_M_B3 CLBLM_L_X34Y146/CLBLM_M_C5 CLBLM_L_X34Y146/CLBLM_M_D5 CLBLM_L_X34Y147/CLBLM_IMUX1 CLBLM_L_X34Y147/CLBLM_IMUX17 CLBLM_L_X34Y147/CLBLM_IMUX22 CLBLM_L_X34Y147/CLBLM_IMUX25 CLBLM_L_X34Y147/CLBLM_IMUX30 CLBLM_L_X34Y147/CLBLM_IMUX38 CLBLM_L_X34Y147/CLBLM_IMUX46 CLBLM_L_X34Y147/CLBLM_IMUX9 CLBLM_L_X34Y147/CLBLM_L_A5 CLBLM_L_X34Y147/CLBLM_L_B5 CLBLM_L_X34Y147/CLBLM_L_C5 CLBLM_L_X34Y147/CLBLM_L_D5 CLBLM_L_X34Y147/CLBLM_M_A3 CLBLM_L_X34Y147/CLBLM_M_B3 CLBLM_L_X34Y147/CLBLM_M_C3 CLBLM_L_X34Y147/CLBLM_M_D3 CLBLM_L_X34Y148/CLBLM_IMUX0 CLBLM_L_X34Y148/CLBLM_IMUX16 CLBLM_L_X34Y148/CLBLM_IMUX23 CLBLM_L_X34Y148/CLBLM_IMUX24 CLBLM_L_X34Y148/CLBLM_IMUX31 CLBLM_L_X34Y148/CLBLM_IMUX39 CLBLM_L_X34Y148/CLBLM_IMUX47 CLBLM_L_X34Y148/CLBLM_IMUX8 CLBLM_L_X34Y148/CLBLM_L_A3 CLBLM_L_X34Y148/CLBLM_L_B3 CLBLM_L_X34Y148/CLBLM_L_C3 CLBLM_L_X34Y148/CLBLM_L_D3 CLBLM_L_X34Y148/CLBLM_M_A5 CLBLM_L_X34Y148/CLBLM_M_B5 CLBLM_L_X34Y148/CLBLM_M_C5 CLBLM_L_X34Y148/CLBLM_M_D5 CLBLM_L_X34Y149/CLBLM_IMUX1 CLBLM_L_X34Y149/CLBLM_IMUX17 CLBLM_L_X34Y149/CLBLM_IMUX22 CLBLM_L_X34Y149/CLBLM_IMUX38 CLBLM_L_X34Y149/CLBLM_M_A3 CLBLM_L_X34Y149/CLBLM_M_B3 CLBLM_L_X34Y149/CLBLM_M_C3 CLBLM_L_X34Y149/CLBLM_M_D3 CLBLM_L_X34Y150/CLBLM_IMUX0 CLBLM_L_X34Y150/CLBLM_IMUX16 CLBLM_L_X34Y150/CLBLM_IMUX23 CLBLM_L_X34Y150/CLBLM_IMUX24 CLBLM_L_X34Y150/CLBLM_IMUX31 CLBLM_L_X34Y150/CLBLM_IMUX39 CLBLM_L_X34Y150/CLBLM_IMUX47 CLBLM_L_X34Y150/CLBLM_IMUX8 CLBLM_L_X34Y150/CLBLM_L_A3 CLBLM_L_X34Y150/CLBLM_L_B3 CLBLM_L_X34Y150/CLBLM_L_C3 CLBLM_L_X34Y150/CLBLM_L_D3 CLBLM_L_X34Y150/CLBLM_M_A5 CLBLM_L_X34Y150/CLBLM_M_B5 CLBLM_L_X34Y150/CLBLM_M_C5 CLBLM_L_X34Y150/CLBLM_M_D5 CLBLM_L_X36Y145/CLBLM_WW2A2 CLBLM_L_X36Y147/CLBLM_WW2A2 CLBLM_L_X36Y148/CLBLM_IMUX25 CLBLM_L_X36Y148/CLBLM_IMUX30 CLBLM_L_X36Y148/CLBLM_IMUX46 CLBLM_L_X36Y148/CLBLM_IMUX9 CLBLM_L_X36Y148/CLBLM_L_A5 CLBLM_L_X36Y148/CLBLM_L_B5 CLBLM_L_X36Y148/CLBLM_L_C5 CLBLM_L_X36Y148/CLBLM_L_D5 CLBLM_L_X36Y149/CLBLM_EE2BEG0 CLBLM_L_X36Y149/CLBLM_IMUX1 CLBLM_L_X36Y149/CLBLM_IMUX17 CLBLM_L_X36Y149/CLBLM_IMUX31 CLBLM_L_X36Y149/CLBLM_IMUX47 CLBLM_L_X36Y149/CLBLM_M_A3 CLBLM_L_X36Y149/CLBLM_M_B3 CLBLM_L_X36Y149/CLBLM_M_C5 CLBLM_L_X36Y149/CLBLM_M_D5 CLBLM_L_X36Y149/CLBLM_WW2A0 CLBLM_L_X36Y150/CLBLM_IMUX0 CLBLM_L_X36Y150/CLBLM_IMUX16 CLBLM_L_X36Y150/CLBLM_IMUX30 CLBLM_L_X36Y150/CLBLM_IMUX39 CLBLM_L_X36Y150/CLBLM_L_A3 CLBLM_L_X36Y150/CLBLM_L_B3 CLBLM_L_X36Y150/CLBLM_L_C5 CLBLM_L_X36Y150/CLBLM_L_D3 CLBLM_L_X36Y150/CLBLM_WR1END0 CLBLM_L_X36Y151/CLBLM_EE2A0 CLBLM_L_X36Y151/CLBLM_IMUX0 CLBLM_L_X36Y151/CLBLM_IMUX1 CLBLM_L_X36Y151/CLBLM_IMUX16 CLBLM_L_X36Y151/CLBLM_IMUX22 CLBLM_L_X36Y151/CLBLM_IMUX24 CLBLM_L_X36Y151/CLBLM_IMUX30 CLBLM_L_X36Y151/CLBLM_IMUX38 CLBLM_L_X36Y151/CLBLM_IMUX46 CLBLM_L_X36Y151/CLBLM_L_A3 CLBLM_L_X36Y151/CLBLM_L_B3 CLBLM_L_X36Y151/CLBLM_L_C5 CLBLM_L_X36Y151/CLBLM_L_D5 CLBLM_L_X36Y151/CLBLM_M_A3 CLBLM_L_X36Y151/CLBLM_M_B5 CLBLM_L_X36Y151/CLBLM_M_C3 CLBLM_L_X36Y151/CLBLM_M_D3 CLBLM_L_X36Y152/CLBLM_IMUX16 CLBLM_L_X36Y152/CLBLM_IMUX30 CLBLM_L_X36Y152/CLBLM_IMUX46 CLBLM_L_X36Y152/CLBLM_IMUX9 CLBLM_L_X36Y152/CLBLM_L_A5 CLBLM_L_X36Y152/CLBLM_L_B3 CLBLM_L_X36Y152/CLBLM_L_C5 CLBLM_L_X36Y152/CLBLM_L_D5 CLBLM_L_X36Y153/CLBLM_IMUX1 CLBLM_L_X36Y153/CLBLM_IMUX17 CLBLM_L_X36Y153/CLBLM_IMUX31 CLBLM_L_X36Y153/CLBLM_IMUX47 CLBLM_L_X36Y153/CLBLM_M_A3 CLBLM_L_X36Y153/CLBLM_M_B3 CLBLM_L_X36Y153/CLBLM_M_C5 CLBLM_L_X36Y153/CLBLM_M_D5 CLBLM_R_X37Y145/CLBLM_WW4C3 CLBLM_R_X37Y149/CLBLM_IMUX0 CLBLM_R_X37Y149/CLBLM_IMUX16 CLBLM_R_X37Y149/CLBLM_IMUX22 CLBLM_R_X37Y149/CLBLM_IMUX23 CLBLM_R_X37Y149/CLBLM_IMUX24 CLBLM_R_X37Y149/CLBLM_IMUX38 CLBLM_R_X37Y149/CLBLM_IMUX46 CLBLM_R_X37Y149/CLBLM_IMUX8 CLBLM_R_X37Y149/CLBLM_L_A3 CLBLM_R_X37Y149/CLBLM_L_B3 CLBLM_R_X37Y149/CLBLM_L_C3 CLBLM_R_X37Y149/CLBLM_L_D5 CLBLM_R_X37Y149/CLBLM_M_A5 CLBLM_R_X37Y149/CLBLM_M_B5 CLBLM_R_X37Y149/CLBLM_M_C3 CLBLM_R_X37Y149/CLBLM_M_D3 CLBLM_R_X37Y150/CLBLM_IMUX0 CLBLM_R_X37Y150/CLBLM_IMUX16 CLBLM_R_X37Y150/CLBLM_IMUX17 CLBLM_R_X37Y150/CLBLM_IMUX22 CLBLM_R_X37Y150/CLBLM_IMUX23 CLBLM_R_X37Y150/CLBLM_IMUX38 CLBLM_R_X37Y150/CLBLM_IMUX46 CLBLM_R_X37Y150/CLBLM_IMUX8 CLBLM_R_X37Y150/CLBLM_L_A3 CLBLM_R_X37Y150/CLBLM_L_B3 CLBLM_R_X37Y150/CLBLM_L_C3 CLBLM_R_X37Y150/CLBLM_L_D5 CLBLM_R_X37Y150/CLBLM_M_A5 CLBLM_R_X37Y150/CLBLM_M_B3 CLBLM_R_X37Y150/CLBLM_M_C3 CLBLM_R_X37Y150/CLBLM_M_D3 CLBLM_R_X37Y151/CLBLM_EE2BEG3 CLBLM_R_X37Y151/CLBLM_ER1BEG1 CLBLM_R_X37Y151/CLBLM_IMUX24 CLBLM_R_X37Y151/CLBLM_IMUX31 CLBLM_R_X37Y151/CLBLM_IMUX47 CLBLM_R_X37Y151/CLBLM_IMUX8 CLBLM_R_X37Y151/CLBLM_M_A5 CLBLM_R_X37Y151/CLBLM_M_B5 CLBLM_R_X37Y151/CLBLM_M_C5 CLBLM_R_X37Y151/CLBLM_M_D5 CLBLM_R_X37Y152/CLBLM_EE2BEG3 CLBLM_R_X37Y152/CLBLM_IMUX16 CLBLM_R_X37Y152/CLBLM_IMUX23 CLBLM_R_X37Y152/CLBLM_IMUX24 CLBLM_R_X37Y152/CLBLM_IMUX31 CLBLM_R_X37Y152/CLBLM_IMUX39 CLBLM_R_X37Y152/CLBLM_IMUX47 CLBLM_R_X37Y152/CLBLM_IMUX8 CLBLM_R_X37Y152/CLBLM_IMUX9 CLBLM_R_X37Y152/CLBLM_L_A5 CLBLM_R_X37Y152/CLBLM_L_B3 CLBLM_R_X37Y152/CLBLM_L_C3 CLBLM_R_X37Y152/CLBLM_L_D3 CLBLM_R_X37Y152/CLBLM_M_A5 CLBLM_R_X37Y152/CLBLM_M_B5 CLBLM_R_X37Y152/CLBLM_M_C5 CLBLM_R_X37Y152/CLBLM_M_D5 CLBLM_R_X39Y145/CLBLM_WW4A3 CLBLM_R_X39Y151/CLBLM_IMUX16 CLBLM_R_X39Y151/CLBLM_IMUX22 CLBLM_R_X39Y151/CLBLM_IMUX24 CLBLM_R_X39Y151/CLBLM_IMUX30 CLBLM_R_X39Y151/CLBLM_IMUX38 CLBLM_R_X39Y151/CLBLM_IMUX46 CLBLM_R_X39Y151/CLBLM_IMUX8 CLBLM_R_X39Y151/CLBLM_IMUX9 CLBLM_R_X39Y151/CLBLM_L_A5 CLBLM_R_X39Y151/CLBLM_L_B3 CLBLM_R_X39Y151/CLBLM_L_C5 CLBLM_R_X39Y151/CLBLM_L_D5 CLBLM_R_X39Y151/CLBLM_M_A5 CLBLM_R_X39Y151/CLBLM_M_B5 CLBLM_R_X39Y151/CLBLM_M_C3 CLBLM_R_X39Y151/CLBLM_M_D3 CLBLM_R_X39Y152/CLBLM_ER1BEG0 CLBLM_R_X39Y152/CLBLM_IMUX22 CLBLM_R_X39Y152/CLBLM_IMUX24 CLBLM_R_X39Y152/CLBLM_IMUX38 CLBLM_R_X39Y152/CLBLM_IMUX8 CLBLM_R_X39Y152/CLBLM_M_A5 CLBLM_R_X39Y152/CLBLM_M_B5 CLBLM_R_X39Y152/CLBLM_M_C3 CLBLM_R_X39Y152/CLBLM_M_D3 CLBLM_R_X39Y152/CLBLM_NE2A3 CLBLM_R_X39Y153/CLBLM_IMUX23 CLBLM_R_X39Y153/CLBLM_IMUX25 CLBLM_R_X39Y153/CLBLM_IMUX39 CLBLM_R_X39Y153/CLBLM_IMUX9 CLBLM_R_X39Y153/CLBLM_L_A5 CLBLM_R_X39Y153/CLBLM_L_B5 CLBLM_R_X39Y153/CLBLM_L_C3 CLBLM_R_X39Y153/CLBLM_L_D3 DSP_R_X35Y145/DSP_EE2BEG0_4 DSP_R_X35Y145/DSP_WW2A0_4 DSP_R_X35Y145/DSP_WW2A2_0 DSP_R_X35Y145/DSP_WW2A2_2 DSP_R_X35Y150/DSP_EE2A0_1 DSP_R_X35Y150/DSP_WR1END0_0 INT_INTERFACE_R_X35Y145/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X35Y147/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X35Y149/INT_INTERFACE_EE2BEG0 INT_INTERFACE_R_X35Y149/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X35Y150/INT_INTERFACE_WR1END0 INT_INTERFACE_R_X35Y151/INT_INTERFACE_EE2A0 INT_L_X34Y144/SR1END3 INT_L_X34Y145/BYP_ALT3 INT_L_X34Y145/BYP_BOUNCE3 INT_L_X34Y145/IMUX_L0 INT_L_X34Y145/IMUX_L16 INT_L_X34Y145/IMUX_L23 INT_L_X34Y145/IMUX_L46 INT_L_X34Y145/SR1BEG3 INT_L_X34Y145/SR1END_N3_3 INT_L_X34Y145/WW2END2 INT_L_X34Y146/BYP_BOUNCE_N3_3 INT_L_X34Y146/IMUX_L1 INT_L_X34Y146/IMUX_L17 INT_L_X34Y146/IMUX_L31 INT_L_X34Y146/IMUX_L47 INT_L_X34Y146/SR1END3 INT_L_X34Y147/BYP_ALT6 INT_L_X34Y147/BYP_BOUNCE6 INT_L_X34Y147/FAN_ALT5 INT_L_X34Y147/FAN_BOUNCE5 INT_L_X34Y147/IMUX_L1 INT_L_X34Y147/IMUX_L17 INT_L_X34Y147/IMUX_L22 INT_L_X34Y147/IMUX_L25 INT_L_X34Y147/IMUX_L30 INT_L_X34Y147/IMUX_L38 INT_L_X34Y147/IMUX_L46 INT_L_X34Y147/IMUX_L9 INT_L_X34Y147/NN2BEG3 INT_L_X34Y147/SR1BEG3 INT_L_X34Y147/SR1END_N3_3 INT_L_X34Y147/WW2END2 INT_L_X34Y148/BYP_BOUNCE_N3_6 INT_L_X34Y148/ER1BEG_S0 INT_L_X34Y148/IMUX_L0 INT_L_X34Y148/IMUX_L16 INT_L_X34Y148/IMUX_L23 INT_L_X34Y148/IMUX_L24 INT_L_X34Y148/IMUX_L31 INT_L_X34Y148/IMUX_L39 INT_L_X34Y148/IMUX_L47 INT_L_X34Y148/IMUX_L8 INT_L_X34Y148/NN2A3 INT_L_X34Y148/SR1END3 INT_L_X34Y149/BYP_ALT6 INT_L_X34Y149/BYP_BOUNCE6 INT_L_X34Y149/ER1BEG0 INT_L_X34Y149/IMUX_L1 INT_L_X34Y149/IMUX_L17 INT_L_X34Y149/IMUX_L22 INT_L_X34Y149/IMUX_L38 INT_L_X34Y149/NN2END3 INT_L_X34Y149/SR1BEG3 INT_L_X34Y149/SR1END_N3_3 INT_L_X34Y149/WW2END0 INT_L_X34Y150/BYP_BOUNCE_N3_6 INT_L_X34Y150/IMUX_L0 INT_L_X34Y150/IMUX_L16 INT_L_X34Y150/IMUX_L23 INT_L_X34Y150/IMUX_L24 INT_L_X34Y150/IMUX_L31 INT_L_X34Y150/IMUX_L39 INT_L_X34Y150/IMUX_L47 INT_L_X34Y150/IMUX_L8 INT_L_X34Y150/NL1BEG0 INT_L_X34Y150/NL1END_S3_0 INT_L_X34Y150/WR1END1 INT_L_X34Y151/EE2BEG0 INT_L_X34Y151/NL1END0 INT_L_X36Y145/NN2BEG3 INT_L_X36Y145/WW2BEG2 INT_L_X36Y145/WW4END3 INT_L_X36Y146/NN2A3 INT_L_X36Y147/NN2END3 INT_L_X36Y147/NR1BEG3 INT_L_X36Y147/WW2BEG2 INT_L_X36Y148/BYP_ALT7 INT_L_X36Y148/BYP_BOUNCE7 INT_L_X36Y148/IMUX_L25 INT_L_X36Y148/IMUX_L30 INT_L_X36Y148/IMUX_L46 INT_L_X36Y148/IMUX_L9 INT_L_X36Y148/NE2BEG3 INT_L_X36Y148/NR1BEG3 INT_L_X36Y148/NR1END3 INT_L_X36Y148/SR1BEG_S0 INT_L_X36Y148/SS2END3 INT_L_X36Y149/BYP_BOUNCE_N3_7 INT_L_X36Y149/EE2A0 INT_L_X36Y149/IMUX_L1 INT_L_X36Y149/IMUX_L17 INT_L_X36Y149/IMUX_L31 INT_L_X36Y149/IMUX_L47 INT_L_X36Y149/NE2A3 INT_L_X36Y149/NE2BEG3 INT_L_X36Y149/NN2BEG3 INT_L_X36Y149/NR1END3 INT_L_X36Y149/SS2A3 INT_L_X36Y149/SS2END_N0_3 INT_L_X36Y149/WR1BEG_S0 INT_L_X36Y149/WR1END1 INT_L_X36Y149/WR1END_S1_0 INT_L_X36Y149/WW2BEG0 INT_L_X36Y150/IMUX_L0 INT_L_X36Y150/IMUX_L16 INT_L_X36Y150/IMUX_L30 INT_L_X36Y150/IMUX_L39 INT_L_X36Y150/NE2A3 INT_L_X36Y150/NL1BEG2 INT_L_X36Y150/NL1BEG_N3 INT_L_X36Y150/NN2A3 INT_L_X36Y150/SE2A0 INT_L_X36Y150/SR1END3 INT_L_X36Y150/SS2BEG3 INT_L_X36Y150/WR1BEG0 INT_L_X36Y150/WR1END0 INT_L_X36Y151/EE2END0 INT_L_X36Y151/IMUX_L0 INT_L_X36Y151/IMUX_L1 INT_L_X36Y151/IMUX_L16 INT_L_X36Y151/IMUX_L22 INT_L_X36Y151/IMUX_L24 INT_L_X36Y151/IMUX_L30 INT_L_X36Y151/IMUX_L38 INT_L_X36Y151/IMUX_L46 INT_L_X36Y151/NL1BEG1 INT_L_X36Y151/NL1END2 INT_L_X36Y151/NN2END3 INT_L_X36Y151/NR1BEG0 INT_L_X36Y151/NR1BEG3 INT_L_X36Y151/SE2BEG0 INT_L_X36Y151/SR1BEG3 INT_L_X36Y151/SR1END_N3_3 INT_L_X36Y152/EL1BEG0 INT_L_X36Y152/IMUX_L16 INT_L_X36Y152/IMUX_L30 INT_L_X36Y152/IMUX_L46 INT_L_X36Y152/IMUX_L9 INT_L_X36Y152/NL1END1 INT_L_X36Y152/NR1BEG3 INT_L_X36Y152/NR1END0 INT_L_X36Y152/NR1END3 INT_L_X36Y152/WR1END_S1_0 INT_L_X36Y153/IMUX_L1 INT_L_X36Y153/IMUX_L17 INT_L_X36Y153/IMUX_L31 INT_L_X36Y153/IMUX_L47 INT_L_X36Y153/NR1END3 INT_L_X36Y153/WR1END0 INT_L_X38Y145/WW4B3 INT_L_X38Y151/EE2A3 INT_L_X38Y151/EL1BEG0 INT_L_X38Y151/ER1END1 INT_L_X38Y152/EE2A3 INT_L_X40Y145/LOGIC_OUTS_L3 INT_L_X40Y145/WW4BEG3 INT_L_X40Y152/ER1END0 INT_L_X40Y152/IMUX_L1 INT_L_X40Y152/IMUX_L17 INT_L_X40Y152/IMUX_L22 INT_L_X40Y152/IMUX_L38 INT_L_X40Y152/NE2END3 INT_R_X35Y145/WW2A2 INT_R_X35Y147/WW2A2 INT_R_X35Y149/EE2BEG0 INT_R_X35Y149/ER1END0 INT_R_X35Y149/WR1END_S1_0 INT_R_X35Y149/WW2A0 INT_R_X35Y150/WR1BEG1 INT_R_X35Y150/WR1END0 INT_R_X35Y151/EE2A0 INT_R_X37Y145/WW4C3 INT_R_X37Y149/EE2END0 INT_R_X37Y149/IMUX0 INT_R_X37Y149/IMUX16 INT_R_X37Y149/IMUX22 INT_R_X37Y149/IMUX23 INT_R_X37Y149/IMUX24 INT_R_X37Y149/IMUX38 INT_R_X37Y149/IMUX46 INT_R_X37Y149/IMUX8 INT_R_X37Y149/NE2END3 INT_R_X37Y149/NN2BEG3 INT_R_X37Y149/WR1BEG1 INT_R_X37Y149/WR1BEG_S0 INT_R_X37Y150/IMUX0 INT_R_X37Y150/IMUX16 INT_R_X37Y150/IMUX17 INT_R_X37Y150/IMUX22 INT_R_X37Y150/IMUX23 INT_R_X37Y150/IMUX38 INT_R_X37Y150/IMUX46 INT_R_X37Y150/IMUX8 INT_R_X37Y150/NE2END3 INT_R_X37Y150/NN2A3 INT_R_X37Y150/SE2END0 INT_R_X37Y150/WR1BEG0 INT_R_X37Y151/EE2BEG3 INT_R_X37Y151/EL1END_S3_0 INT_R_X37Y151/ER1BEG1 INT_R_X37Y151/IMUX24 INT_R_X37Y151/IMUX31 INT_R_X37Y151/IMUX47 INT_R_X37Y151/IMUX8 INT_R_X37Y151/NN2END3 INT_R_X37Y151/NR1BEG3 INT_R_X37Y151/SL1END0 INT_R_X37Y152/EE2BEG3 INT_R_X37Y152/EL1END0 INT_R_X37Y152/IMUX16 INT_R_X37Y152/IMUX23 INT_R_X37Y152/IMUX24 INT_R_X37Y152/IMUX31 INT_R_X37Y152/IMUX39 INT_R_X37Y152/IMUX47 INT_R_X37Y152/IMUX8 INT_R_X37Y152/IMUX9 INT_R_X37Y152/NR1END3 INT_R_X37Y152/SL1BEG0 INT_R_X37Y152/WR1BEG_S0 INT_R_X37Y153/WR1BEG0 INT_R_X39Y145/WW4A3 INT_R_X39Y150/EL1END_S3_0 INT_R_X39Y151/BYP_ALT6 INT_R_X39Y151/BYP_BOUNCE6 INT_R_X39Y151/EE2END3 INT_R_X39Y151/EL1END0 INT_R_X39Y151/ER1BEG_S0 INT_R_X39Y151/IMUX16 INT_R_X39Y151/IMUX22 INT_R_X39Y151/IMUX24 INT_R_X39Y151/IMUX30 INT_R_X39Y151/IMUX38 INT_R_X39Y151/IMUX46 INT_R_X39Y151/IMUX8 INT_R_X39Y151/IMUX9 INT_R_X39Y151/NE2BEG3 INT_R_X39Y152/BYP_ALT7 INT_R_X39Y152/BYP_BOUNCE7 INT_R_X39Y152/BYP_BOUNCE_N3_6 INT_R_X39Y152/EE2END3 INT_R_X39Y152/ER1BEG0 INT_R_X39Y152/IMUX22 INT_R_X39Y152/IMUX24 INT_R_X39Y152/IMUX38 INT_R_X39Y152/IMUX8 INT_R_X39Y152/NE2A3 INT_R_X39Y152/NR1BEG3 INT_R_X39Y153/BYP_BOUNCE_N3_7 INT_R_X39Y153/IMUX23 INT_R_X39Y153/IMUX25 INT_R_X39Y153/IMUX39 INT_R_X39Y153/IMUX9 INT_R_X39Y153/NR1END3 VBRK_X89Y151/VBRK_WW2A2 VBRK_X89Y153/VBRK_WW2A2 VBRK_X89Y155/VBRK_EE2BEG0 VBRK_X89Y155/VBRK_WW2A0 VBRK_X89Y157/VBRK_WR1END0 VBRK_X89Y158/VBRK_EE2A0 VBRK_X99Y151/VBRK_WW4A3 VBRK_X99Y159/VBRK_ER1BEG0 VBRK_X99Y159/VBRK_NE2A3 
pips: CLBLL_L_X40Y145/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X34Y145/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X34Y145/INT_L.BYP_BOUNCE3->>IMUX_L23 INT_L_X34Y145/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X34Y145/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X34Y145/INT_L.WW2END2->>BYP_ALT3 INT_L_X34Y145/INT_L.WW2END2->>IMUX_L46 INT_L_X34Y145/INT_L.WW2END2->>SR1BEG3 INT_L_X34Y146/INT_L.BYP_BOUNCE_N3_3->>IMUX_L1 INT_L_X34Y146/INT_L.BYP_BOUNCE_N3_3->>IMUX_L17 INT_L_X34Y146/INT_L.SR1END3->>IMUX_L31 INT_L_X34Y146/INT_L.SR1END3->>IMUX_L47 INT_L_X34Y147/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X34Y147/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y147/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X34Y147/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X34Y147/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X34Y147/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X34Y147/INT_L.WW2END2->>BYP_ALT6 INT_L_X34Y147/INT_L.WW2END2->>FAN_ALT5 INT_L_X34Y147/INT_L.WW2END2->>IMUX_L22 INT_L_X34Y147/INT_L.WW2END2->>IMUX_L30 INT_L_X34Y147/INT_L.WW2END2->>IMUX_L38 INT_L_X34Y147/INT_L.WW2END2->>IMUX_L46 INT_L_X34Y147/INT_L.WW2END2->>NN2BEG3 INT_L_X34Y147/INT_L.WW2END2->>SR1BEG3 INT_L_X34Y148/INT_L.BYP_BOUNCE_N3_6->>IMUX_L0 INT_L_X34Y148/INT_L.BYP_BOUNCE_N3_6->>IMUX_L16 INT_L_X34Y148/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X34Y148/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_L_X34Y148/INT_L.SR1END3->>ER1BEG_S0 INT_L_X34Y148/INT_L.SR1END3->>IMUX_L23 INT_L_X34Y148/INT_L.SR1END3->>IMUX_L31 INT_L_X34Y148/INT_L.SR1END3->>IMUX_L39 INT_L_X34Y148/INT_L.SR1END3->>IMUX_L47 INT_L_X34Y149/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X34Y149/INT_L.NN2END3->>BYP_ALT6 INT_L_X34Y149/INT_L.NN2END3->>IMUX_L22 INT_L_X34Y149/INT_L.NN2END3->>IMUX_L38 INT_L_X34Y149/INT_L.NN2END3->>SR1BEG3 INT_L_X34Y149/INT_L.WW2END0->>IMUX_L1 INT_L_X34Y149/INT_L.WW2END0->>IMUX_L17 INT_L_X34Y150/INT_L.BYP_BOUNCE_N3_6->>IMUX_L0 INT_L_X34Y150/INT_L.BYP_BOUNCE_N3_6->>IMUX_L16 INT_L_X34Y150/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X34Y150/INT_L.BYP_BOUNCE_N3_6->>IMUX_L8 INT_L_X34Y150/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X34Y150/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X34Y150/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X34Y150/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X34Y150/INT_L.WR1END1->>NL1BEG0 INT_L_X34Y151/INT_L.NL1END0->>EE2BEG0 INT_L_X36Y145/INT_L.WW4END3->>NN2BEG3 INT_L_X36Y145/INT_L.WW4END3->>WW2BEG2 INT_L_X36Y147/INT_L.NN2END3->>NR1BEG3 INT_L_X36Y147/INT_L.NN2END3->>WW2BEG2 INT_L_X36Y148/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X36Y148/INT_L.NR1END3->>BYP_ALT7 INT_L_X36Y148/INT_L.NR1END3->>IMUX_L30 INT_L_X36Y148/INT_L.NR1END3->>IMUX_L46 INT_L_X36Y148/INT_L.NR1END3->>NE2BEG3 INT_L_X36Y148/INT_L.NR1END3->>NR1BEG3 INT_L_X36Y148/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X36Y148/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X36Y148/INT_L.SS2END3->>SR1BEG_S0 INT_L_X36Y149/INT_L.BYP_BOUNCE_N3_7->>IMUX_L1 INT_L_X36Y149/INT_L.BYP_BOUNCE_N3_7->>IMUX_L17 INT_L_X36Y149/INT_L.NR1END3->>IMUX_L31 INT_L_X36Y149/INT_L.NR1END3->>IMUX_L47 INT_L_X36Y149/INT_L.NR1END3->>NE2BEG3 INT_L_X36Y149/INT_L.NR1END3->>NN2BEG3 INT_L_X36Y149/INT_L.NR1END3->>WR1BEG_S0 INT_L_X36Y149/INT_L.WR1END1->>WW2BEG0 INT_L_X36Y150/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X36Y150/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X36Y150/INT_L.SR1END3->>IMUX_L39 INT_L_X36Y150/INT_L.SR1END3->>SS2BEG3 INT_L_X36Y150/INT_L.WR1END0->>IMUX_L0 INT_L_X36Y150/INT_L.WR1END0->>IMUX_L16 INT_L_X36Y150/INT_L.WR1END0->>NL1BEG_N3 INT_L_X36Y151/INT_L.EE2END0->>IMUX_L0 INT_L_X36Y151/INT_L.EE2END0->>IMUX_L1 INT_L_X36Y151/INT_L.EE2END0->>IMUX_L16 INT_L_X36Y151/INT_L.EE2END0->>IMUX_L24 INT_L_X36Y151/INT_L.EE2END0->>NR1BEG0 INT_L_X36Y151/INT_L.EE2END0->>SE2BEG0 INT_L_X36Y151/INT_L.NL1END2->>NL1BEG1 INT_L_X36Y151/INT_L.NN2END3->>IMUX_L22 INT_L_X36Y151/INT_L.NN2END3->>IMUX_L30 INT_L_X36Y151/INT_L.NN2END3->>IMUX_L38 INT_L_X36Y151/INT_L.NN2END3->>IMUX_L46 INT_L_X36Y151/INT_L.NN2END3->>NR1BEG3 INT_L_X36Y151/INT_L.NN2END3->>SR1BEG3 INT_L_X36Y152/INT_L.NL1END1->>EL1BEG0 INT_L_X36Y152/INT_L.NL1END1->>IMUX_L9 INT_L_X36Y152/INT_L.NR1END0->>IMUX_L16 INT_L_X36Y152/INT_L.NR1END3->>IMUX_L30 INT_L_X36Y152/INT_L.NR1END3->>IMUX_L46 INT_L_X36Y152/INT_L.NR1END3->>NR1BEG3 INT_L_X36Y153/INT_L.NR1END3->>IMUX_L31 INT_L_X36Y153/INT_L.NR1END3->>IMUX_L47 INT_L_X36Y153/INT_L.WR1END0->>IMUX_L1 INT_L_X36Y153/INT_L.WR1END0->>IMUX_L17 INT_L_X38Y151/INT_L.ER1END1->>EL1BEG0 INT_L_X40Y145/INT_L.LOGIC_OUTS_L3->>WW4BEG3 INT_L_X40Y152/INT_L.ER1END0->>IMUX_L1 INT_L_X40Y152/INT_L.ER1END0->>IMUX_L17 INT_L_X40Y152/INT_L.NE2END3->>IMUX_L22 INT_L_X40Y152/INT_L.NE2END3->>IMUX_L38 INT_R_X35Y149/INT_R.ER1END0->>EE2BEG0 INT_R_X35Y150/INT_R.WR1END0->>WR1BEG1 INT_R_X37Y149/INT_R.EE2END0->>IMUX0 INT_R_X37Y149/INT_R.EE2END0->>IMUX16 INT_R_X37Y149/INT_R.EE2END0->>IMUX24 INT_R_X37Y149/INT_R.EE2END0->>IMUX8 INT_R_X37Y149/INT_R.EE2END0->>WR1BEG1 INT_R_X37Y149/INT_R.NE2END3->>IMUX22 INT_R_X37Y149/INT_R.NE2END3->>IMUX23 INT_R_X37Y149/INT_R.NE2END3->>IMUX38 INT_R_X37Y149/INT_R.NE2END3->>IMUX46 INT_R_X37Y149/INT_R.NE2END3->>NN2BEG3 INT_R_X37Y149/INT_R.NE2END3->>WR1BEG_S0 INT_R_X37Y150/INT_R.NE2END3->>IMUX22 INT_R_X37Y150/INT_R.NE2END3->>IMUX23 INT_R_X37Y150/INT_R.NE2END3->>IMUX38 INT_R_X37Y150/INT_R.NE2END3->>IMUX46 INT_R_X37Y150/INT_R.SE2END0->>IMUX0 INT_R_X37Y150/INT_R.SE2END0->>IMUX16 INT_R_X37Y150/INT_R.SE2END0->>IMUX17 INT_R_X37Y150/INT_R.SE2END0->>IMUX8 INT_R_X37Y151/INT_R.EL1END_S3_0->>IMUX31 INT_R_X37Y151/INT_R.EL1END_S3_0->>IMUX47 INT_R_X37Y151/INT_R.NN2END3->>EE2BEG3 INT_R_X37Y151/INT_R.NN2END3->>NR1BEG3 INT_R_X37Y151/INT_R.SL1END0->>ER1BEG1 INT_R_X37Y151/INT_R.SL1END0->>IMUX24 INT_R_X37Y151/INT_R.SL1END0->>IMUX8 INT_R_X37Y152/INT_R.EL1END0->>IMUX16 INT_R_X37Y152/INT_R.EL1END0->>IMUX24 INT_R_X37Y152/INT_R.EL1END0->>IMUX8 INT_R_X37Y152/INT_R.EL1END0->>IMUX9 INT_R_X37Y152/INT_R.EL1END0->>SL1BEG0 INT_R_X37Y152/INT_R.NR1END3->>EE2BEG3 INT_R_X37Y152/INT_R.NR1END3->>IMUX23 INT_R_X37Y152/INT_R.NR1END3->>IMUX31 INT_R_X37Y152/INT_R.NR1END3->>IMUX39 INT_R_X37Y152/INT_R.NR1END3->>IMUX47 INT_R_X37Y152/INT_R.NR1END3->>WR1BEG_S0 INT_R_X39Y151/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X39Y151/INT_R.EE2END3->>BYP_ALT6 INT_R_X39Y151/INT_R.EE2END3->>ER1BEG_S0 INT_R_X39Y151/INT_R.EE2END3->>IMUX22 INT_R_X39Y151/INT_R.EE2END3->>IMUX30 INT_R_X39Y151/INT_R.EE2END3->>IMUX38 INT_R_X39Y151/INT_R.EE2END3->>IMUX46 INT_R_X39Y151/INT_R.EE2END3->>NE2BEG3 INT_R_X39Y151/INT_R.EL1END0->>IMUX16 INT_R_X39Y151/INT_R.EL1END0->>IMUX24 INT_R_X39Y151/INT_R.EL1END0->>IMUX8 INT_R_X39Y151/INT_R.EL1END0->>IMUX9 INT_R_X39Y152/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X39Y152/INT_R.BYP_BOUNCE_N3_6->>IMUX24 INT_R_X39Y152/INT_R.BYP_BOUNCE_N3_6->>IMUX8 INT_R_X39Y152/INT_R.EE2END3->>BYP_ALT7 INT_R_X39Y152/INT_R.EE2END3->>IMUX22 INT_R_X39Y152/INT_R.EE2END3->>IMUX38 INT_R_X39Y152/INT_R.EE2END3->>NR1BEG3 INT_R_X39Y153/INT_R.BYP_BOUNCE_N3_7->>IMUX25 INT_R_X39Y153/INT_R.BYP_BOUNCE_N3_7->>IMUX9 INT_R_X39Y153/INT_R.NR1END3->>IMUX23 INT_R_X39Y153/INT_R.NR1END3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r_reg[haddr][5]_rep__2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y145/INT_INTERFACE_WW4B3 BRAM_INT_INTERFACE_L_X38Y152/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X38Y152/INT_INTERFACE_EL1BEG2 BRAM_L_X38Y145/BRAM_WW4B3_0 BRAM_L_X38Y150/BRAM_EE2BEG0_2 BRAM_L_X38Y150/BRAM_EL1BEG2_2 BRKH_INT_X34Y149/BRKH_INT_NN2A3 BRKH_INT_X36Y149/BRKH_INT_BYP_BOUNCE7 BRKH_INT_X36Y149/BRKH_INT_ER1BEG_S0 BRKH_INT_X36Y149/BRKH_INT_NN2A3 BRKH_INT_X36Y149/BRKH_INT_NN2BEG0 BRKH_INT_X37Y149/BRKH_INT_SS2END3 BRKH_INT_X37Y149/BRKH_INT_SS2END_N0_3 CLBLL_L_X40Y151/CLBLL_EL1BEG3 CLBLL_L_X40Y152/CLBLL_IMUX24 CLBLL_L_X40Y152/CLBLL_IMUX31 CLBLL_L_X40Y152/CLBLL_IMUX47 CLBLL_L_X40Y152/CLBLL_IMUX8 CLBLL_L_X40Y152/CLBLL_LL_A5 CLBLL_L_X40Y152/CLBLL_LL_B5 CLBLL_L_X40Y152/CLBLL_LL_C5 CLBLL_L_X40Y152/CLBLL_LL_D5 CLBLL_L_X40Y153/CLBLL_ER1BEG0 CLBLM_L_X34Y145/CLBLM_IMUX25 CLBLM_L_X34Y145/CLBLM_IMUX30 CLBLM_L_X34Y145/CLBLM_IMUX39 CLBLM_L_X34Y145/CLBLM_IMUX9 CLBLM_L_X34Y145/CLBLM_L_A5 CLBLM_L_X34Y145/CLBLM_L_B5 CLBLM_L_X34Y145/CLBLM_L_C5 CLBLM_L_X34Y145/CLBLM_L_D3 CLBLM_L_X34Y146/CLBLM_IMUX22 CLBLM_L_X34Y146/CLBLM_IMUX24 CLBLM_L_X34Y146/CLBLM_IMUX38 CLBLM_L_X34Y146/CLBLM_IMUX8 CLBLM_L_X34Y146/CLBLM_M_A5 CLBLM_L_X34Y146/CLBLM_M_B5 CLBLM_L_X34Y146/CLBLM_M_C3 CLBLM_L_X34Y146/CLBLM_M_D3 CLBLM_L_X34Y147/CLBLM_IMUX0 CLBLM_L_X34Y147/CLBLM_IMUX16 CLBLM_L_X34Y147/CLBLM_IMUX23 CLBLM_L_X34Y147/CLBLM_IMUX24 CLBLM_L_X34Y147/CLBLM_IMUX31 CLBLM_L_X34Y147/CLBLM_IMUX39 CLBLM_L_X34Y147/CLBLM_IMUX47 CLBLM_L_X34Y147/CLBLM_IMUX8 CLBLM_L_X34Y147/CLBLM_L_A3 CLBLM_L_X34Y147/CLBLM_L_B3 CLBLM_L_X34Y147/CLBLM_L_C3 CLBLM_L_X34Y147/CLBLM_L_D3 CLBLM_L_X34Y147/CLBLM_M_A5 CLBLM_L_X34Y147/CLBLM_M_B5 CLBLM_L_X34Y147/CLBLM_M_C5 CLBLM_L_X34Y147/CLBLM_M_D5 CLBLM_L_X34Y148/CLBLM_IMUX1 CLBLM_L_X34Y148/CLBLM_IMUX17 CLBLM_L_X34Y148/CLBLM_IMUX22 CLBLM_L_X34Y148/CLBLM_IMUX25 CLBLM_L_X34Y148/CLBLM_IMUX30 CLBLM_L_X34Y148/CLBLM_IMUX38 CLBLM_L_X34Y148/CLBLM_IMUX46 CLBLM_L_X34Y148/CLBLM_IMUX9 CLBLM_L_X34Y148/CLBLM_L_A5 CLBLM_L_X34Y148/CLBLM_L_B5 CLBLM_L_X34Y148/CLBLM_L_C5 CLBLM_L_X34Y148/CLBLM_L_D5 CLBLM_L_X34Y148/CLBLM_M_A3 CLBLM_L_X34Y148/CLBLM_M_B3 CLBLM_L_X34Y148/CLBLM_M_C3 CLBLM_L_X34Y148/CLBLM_M_D3 CLBLM_L_X34Y149/CLBLM_IMUX24 CLBLM_L_X34Y149/CLBLM_IMUX31 CLBLM_L_X34Y149/CLBLM_IMUX47 CLBLM_L_X34Y149/CLBLM_IMUX8 CLBLM_L_X34Y149/CLBLM_M_A5 CLBLM_L_X34Y149/CLBLM_M_B5 CLBLM_L_X34Y149/CLBLM_M_C5 CLBLM_L_X34Y149/CLBLM_M_D5 CLBLM_L_X34Y150/CLBLM_IMUX1 CLBLM_L_X34Y150/CLBLM_IMUX17 CLBLM_L_X34Y150/CLBLM_IMUX22 CLBLM_L_X34Y150/CLBLM_IMUX25 CLBLM_L_X34Y150/CLBLM_IMUX30 CLBLM_L_X34Y150/CLBLM_IMUX38 CLBLM_L_X34Y150/CLBLM_IMUX46 CLBLM_L_X34Y150/CLBLM_IMUX9 CLBLM_L_X34Y150/CLBLM_L_A5 CLBLM_L_X34Y150/CLBLM_L_B5 CLBLM_L_X34Y150/CLBLM_L_C5 CLBLM_L_X34Y150/CLBLM_L_D5 CLBLM_L_X34Y150/CLBLM_M_A3 CLBLM_L_X34Y150/CLBLM_M_B3 CLBLM_L_X34Y150/CLBLM_M_C3 CLBLM_L_X34Y150/CLBLM_M_D3 CLBLM_L_X36Y145/CLBLM_WW4END3 CLBLM_L_X36Y148/CLBLM_EE2A3 CLBLM_L_X36Y148/CLBLM_IMUX0 CLBLM_L_X36Y148/CLBLM_IMUX16 CLBLM_L_X36Y148/CLBLM_IMUX23 CLBLM_L_X36Y148/CLBLM_IMUX39 CLBLM_L_X36Y148/CLBLM_L_A3 CLBLM_L_X36Y148/CLBLM_L_B3 CLBLM_L_X36Y148/CLBLM_L_C3 CLBLM_L_X36Y148/CLBLM_L_D3 CLBLM_L_X36Y149/CLBLM_EE2A0 CLBLM_L_X36Y149/CLBLM_EE2A3 CLBLM_L_X36Y149/CLBLM_IMUX22 CLBLM_L_X36Y149/CLBLM_IMUX24 CLBLM_L_X36Y149/CLBLM_IMUX38 CLBLM_L_X36Y149/CLBLM_IMUX8 CLBLM_L_X36Y149/CLBLM_M_A5 CLBLM_L_X36Y149/CLBLM_M_B5 CLBLM_L_X36Y149/CLBLM_M_C3 CLBLM_L_X36Y149/CLBLM_M_D3 CLBLM_L_X36Y150/CLBLM_IMUX23 CLBLM_L_X36Y150/CLBLM_IMUX25 CLBLM_L_X36Y150/CLBLM_IMUX46 CLBLM_L_X36Y150/CLBLM_IMUX9 CLBLM_L_X36Y150/CLBLM_L_A5 CLBLM_L_X36Y150/CLBLM_L_B5 CLBLM_L_X36Y150/CLBLM_L_C3 CLBLM_L_X36Y150/CLBLM_L_D5 CLBLM_L_X36Y150/CLBLM_WW2A2 CLBLM_L_X36Y151/CLBLM_IMUX17 CLBLM_L_X36Y151/CLBLM_IMUX23 CLBLM_L_X36Y151/CLBLM_IMUX25 CLBLM_L_X36Y151/CLBLM_IMUX31 CLBLM_L_X36Y151/CLBLM_IMUX39 CLBLM_L_X36Y151/CLBLM_IMUX47 CLBLM_L_X36Y151/CLBLM_IMUX8 CLBLM_L_X36Y151/CLBLM_IMUX9 CLBLM_L_X36Y151/CLBLM_L_A5 CLBLM_L_X36Y151/CLBLM_L_B5 CLBLM_L_X36Y151/CLBLM_L_C3 CLBLM_L_X36Y151/CLBLM_L_D3 CLBLM_L_X36Y151/CLBLM_M_A5 CLBLM_L_X36Y151/CLBLM_M_B3 CLBLM_L_X36Y151/CLBLM_M_C5 CLBLM_L_X36Y151/CLBLM_M_D5 CLBLM_L_X36Y152/CLBLM_IMUX0 CLBLM_L_X36Y152/CLBLM_IMUX23 CLBLM_L_X36Y152/CLBLM_IMUX25 CLBLM_L_X36Y152/CLBLM_IMUX39 CLBLM_L_X36Y152/CLBLM_L_A3 CLBLM_L_X36Y152/CLBLM_L_B5 CLBLM_L_X36Y152/CLBLM_L_C3 CLBLM_L_X36Y152/CLBLM_L_D3 CLBLM_L_X36Y153/CLBLM_IMUX22 CLBLM_L_X36Y153/CLBLM_IMUX24 CLBLM_L_X36Y153/CLBLM_IMUX38 CLBLM_L_X36Y153/CLBLM_IMUX8 CLBLM_L_X36Y153/CLBLM_M_A5 CLBLM_L_X36Y153/CLBLM_M_B5 CLBLM_L_X36Y153/CLBLM_M_C3 CLBLM_L_X36Y153/CLBLM_M_D3 CLBLM_R_X37Y145/CLBLM_WW4B3 CLBLM_R_X37Y149/CLBLM_IMUX1 CLBLM_R_X37Y149/CLBLM_IMUX17 CLBLM_R_X37Y149/CLBLM_IMUX25 CLBLM_R_X37Y149/CLBLM_IMUX30 CLBLM_R_X37Y149/CLBLM_IMUX31 CLBLM_R_X37Y149/CLBLM_IMUX39 CLBLM_R_X37Y149/CLBLM_IMUX47 CLBLM_R_X37Y149/CLBLM_IMUX9 CLBLM_R_X37Y149/CLBLM_L_A5 CLBLM_R_X37Y149/CLBLM_L_B5 CLBLM_R_X37Y149/CLBLM_L_C5 CLBLM_R_X37Y149/CLBLM_L_D3 CLBLM_R_X37Y149/CLBLM_M_A3 CLBLM_R_X37Y149/CLBLM_M_B3 CLBLM_R_X37Y149/CLBLM_M_C5 CLBLM_R_X37Y149/CLBLM_M_D5 CLBLM_R_X37Y150/CLBLM_IMUX1 CLBLM_R_X37Y150/CLBLM_IMUX24 CLBLM_R_X37Y150/CLBLM_IMUX25 CLBLM_R_X37Y150/CLBLM_IMUX30 CLBLM_R_X37Y150/CLBLM_IMUX31 CLBLM_R_X37Y150/CLBLM_IMUX39 CLBLM_R_X37Y150/CLBLM_IMUX47 CLBLM_R_X37Y150/CLBLM_IMUX9 CLBLM_R_X37Y150/CLBLM_L_A5 CLBLM_R_X37Y150/CLBLM_L_B5 CLBLM_R_X37Y150/CLBLM_L_C5 CLBLM_R_X37Y150/CLBLM_L_D3 CLBLM_R_X37Y150/CLBLM_M_A3 CLBLM_R_X37Y150/CLBLM_M_B5 CLBLM_R_X37Y150/CLBLM_M_C5 CLBLM_R_X37Y150/CLBLM_M_D5 CLBLM_R_X37Y151/CLBLM_IMUX1 CLBLM_R_X37Y151/CLBLM_IMUX17 CLBLM_R_X37Y151/CLBLM_IMUX22 CLBLM_R_X37Y151/CLBLM_IMUX38 CLBLM_R_X37Y151/CLBLM_M_A3 CLBLM_R_X37Y151/CLBLM_M_B3 CLBLM_R_X37Y151/CLBLM_M_C3 CLBLM_R_X37Y151/CLBLM_M_D3 CLBLM_R_X37Y152/CLBLM_EE2BEG0 CLBLM_R_X37Y152/CLBLM_EL1BEG2 CLBLM_R_X37Y152/CLBLM_IMUX0 CLBLM_R_X37Y152/CLBLM_IMUX1 CLBLM_R_X37Y152/CLBLM_IMUX17 CLBLM_R_X37Y152/CLBLM_IMUX22 CLBLM_R_X37Y152/CLBLM_IMUX25 CLBLM_R_X37Y152/CLBLM_IMUX30 CLBLM_R_X37Y152/CLBLM_IMUX38 CLBLM_R_X37Y152/CLBLM_IMUX46 CLBLM_R_X37Y152/CLBLM_L_A3 CLBLM_R_X37Y152/CLBLM_L_B5 CLBLM_R_X37Y152/CLBLM_L_C5 CLBLM_R_X37Y152/CLBLM_L_D5 CLBLM_R_X37Y152/CLBLM_M_A3 CLBLM_R_X37Y152/CLBLM_M_B3 CLBLM_R_X37Y152/CLBLM_M_C3 CLBLM_R_X37Y152/CLBLM_M_D3 CLBLM_R_X39Y145/CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y145/CLBLM_L_DQ CLBLM_R_X39Y151/CLBLM_EL1BEG3 CLBLM_R_X39Y151/CLBLM_IMUX0 CLBLM_R_X39Y151/CLBLM_IMUX1 CLBLM_R_X39Y151/CLBLM_IMUX17 CLBLM_R_X39Y151/CLBLM_IMUX23 CLBLM_R_X39Y151/CLBLM_IMUX25 CLBLM_R_X39Y151/CLBLM_IMUX31 CLBLM_R_X39Y151/CLBLM_IMUX39 CLBLM_R_X39Y151/CLBLM_IMUX47 CLBLM_R_X39Y151/CLBLM_L_A3 CLBLM_R_X39Y151/CLBLM_L_B5 CLBLM_R_X39Y151/CLBLM_L_C3 CLBLM_R_X39Y151/CLBLM_L_D3 CLBLM_R_X39Y151/CLBLM_M_A3 CLBLM_R_X39Y151/CLBLM_M_B3 CLBLM_R_X39Y151/CLBLM_M_C5 CLBLM_R_X39Y151/CLBLM_M_D5 CLBLM_R_X39Y152/CLBLM_IMUX1 CLBLM_R_X39Y152/CLBLM_IMUX17 CLBLM_R_X39Y152/CLBLM_IMUX31 CLBLM_R_X39Y152/CLBLM_IMUX47 CLBLM_R_X39Y152/CLBLM_M_A3 CLBLM_R_X39Y152/CLBLM_M_B3 CLBLM_R_X39Y152/CLBLM_M_C5 CLBLM_R_X39Y152/CLBLM_M_D5 CLBLM_R_X39Y153/CLBLM_ER1BEG0 CLBLM_R_X39Y153/CLBLM_IMUX0 CLBLM_R_X39Y153/CLBLM_IMUX16 CLBLM_R_X39Y153/CLBLM_IMUX30 CLBLM_R_X39Y153/CLBLM_IMUX46 CLBLM_R_X39Y153/CLBLM_L_A3 CLBLM_R_X39Y153/CLBLM_L_B3 CLBLM_R_X39Y153/CLBLM_L_C5 CLBLM_R_X39Y153/CLBLM_L_D5 DSP_R_X35Y145/DSP_EE2A0_4 DSP_R_X35Y145/DSP_EE2A3_3 DSP_R_X35Y145/DSP_EE2A3_4 DSP_R_X35Y145/DSP_WW4END3_0 DSP_R_X35Y150/DSP_WW2A2_0 INT_INTERFACE_R_X35Y145/INT_INTERFACE_WW4END3 INT_INTERFACE_R_X35Y148/INT_INTERFACE_EE2A3 INT_INTERFACE_R_X35Y149/INT_INTERFACE_EE2A0 INT_INTERFACE_R_X35Y149/INT_INTERFACE_EE2A3 INT_INTERFACE_R_X35Y150/INT_INTERFACE_WW2A2 INT_L_X34Y145/BYP_ALT4 INT_L_X34Y145/BYP_BOUNCE4 INT_L_X34Y145/IMUX_L25 INT_L_X34Y145/IMUX_L30 INT_L_X34Y145/IMUX_L39 INT_L_X34Y145/IMUX_L9 INT_L_X34Y145/SR1BEG_S0 INT_L_X34Y145/WR1END_S1_0 INT_L_X34Y146/IMUX_L22 INT_L_X34Y146/IMUX_L24 INT_L_X34Y146/IMUX_L38 INT_L_X34Y146/IMUX_L8 INT_L_X34Y146/NL1BEG2 INT_L_X34Y146/NL1BEG_N3 INT_L_X34Y146/NR1BEG3 INT_L_X34Y146/WR1END0 INT_L_X34Y147/FAN_ALT7 INT_L_X34Y147/FAN_BOUNCE7 INT_L_X34Y147/IMUX_L0 INT_L_X34Y147/IMUX_L16 INT_L_X34Y147/IMUX_L23 INT_L_X34Y147/IMUX_L24 INT_L_X34Y147/IMUX_L31 INT_L_X34Y147/IMUX_L39 INT_L_X34Y147/IMUX_L47 INT_L_X34Y147/IMUX_L8 INT_L_X34Y147/NL1BEG1 INT_L_X34Y147/NL1END2 INT_L_X34Y147/NR1BEG3 INT_L_X34Y147/NR1END3 INT_L_X34Y148/EE2BEG3 INT_L_X34Y148/IMUX_L1 INT_L_X34Y148/IMUX_L17 INT_L_X34Y148/IMUX_L22 INT_L_X34Y148/IMUX_L25 INT_L_X34Y148/IMUX_L30 INT_L_X34Y148/IMUX_L38 INT_L_X34Y148/IMUX_L46 INT_L_X34Y148/IMUX_L9 INT_L_X34Y148/NL1BEG0 INT_L_X34Y148/NL1END1 INT_L_X34Y148/NL1END_S3_0 INT_L_X34Y148/NN2BEG3 INT_L_X34Y148/NR1BEG3 INT_L_X34Y148/NR1END3 INT_L_X34Y149/EE2BEG0 INT_L_X34Y149/EE2BEG3 INT_L_X34Y149/IMUX_L24 INT_L_X34Y149/IMUX_L31 INT_L_X34Y149/IMUX_L47 INT_L_X34Y149/IMUX_L8 INT_L_X34Y149/NL1END0 INT_L_X34Y149/NN2A3 INT_L_X34Y149/NR1END3 INT_L_X34Y150/FAN_ALT5 INT_L_X34Y150/FAN_BOUNCE5 INT_L_X34Y150/IMUX_L1 INT_L_X34Y150/IMUX_L17 INT_L_X34Y150/IMUX_L22 INT_L_X34Y150/IMUX_L25 INT_L_X34Y150/IMUX_L30 INT_L_X34Y150/IMUX_L38 INT_L_X34Y150/IMUX_L46 INT_L_X34Y150/IMUX_L9 INT_L_X34Y150/NN2END3 INT_L_X34Y150/WW2END2 INT_L_X36Y145/WW4C3 INT_L_X36Y148/EE2END3 INT_L_X36Y148/ER1BEG_S0 INT_L_X36Y148/IMUX_L0 INT_L_X36Y148/IMUX_L16 INT_L_X36Y148/IMUX_L23 INT_L_X36Y148/IMUX_L39 INT_L_X36Y148/NN2BEG3 INT_L_X36Y148/SL1END0 INT_L_X36Y149/BYP_ALT7 INT_L_X36Y149/BYP_BOUNCE7 INT_L_X36Y149/EE2END0 INT_L_X36Y149/EE2END3 INT_L_X36Y149/ER1BEG0 INT_L_X36Y149/ER1BEG_S0 INT_L_X36Y149/IMUX_L22 INT_L_X36Y149/IMUX_L24 INT_L_X36Y149/IMUX_L38 INT_L_X36Y149/IMUX_L8 INT_L_X36Y149/NN2A3 INT_L_X36Y149/NN2BEG0 INT_L_X36Y149/SL1BEG0 INT_L_X36Y150/BYP_BOUNCE_N3_7 INT_L_X36Y150/EL1BEG3 INT_L_X36Y150/ER1BEG0 INT_L_X36Y150/IMUX_L23 INT_L_X36Y150/IMUX_L25 INT_L_X36Y150/IMUX_L46 INT_L_X36Y150/IMUX_L9 INT_L_X36Y150/NN2A0 INT_L_X36Y150/NN2END3 INT_L_X36Y150/NN2END_S2_0 INT_L_X36Y150/NR1BEG3 INT_L_X36Y150/WW2BEG2 INT_L_X36Y151/EL1BEG3 INT_L_X36Y151/EL1BEG_N3 INT_L_X36Y151/IMUX_L17 INT_L_X36Y151/IMUX_L23 INT_L_X36Y151/IMUX_L25 INT_L_X36Y151/IMUX_L31 INT_L_X36Y151/IMUX_L39 INT_L_X36Y151/IMUX_L47 INT_L_X36Y151/IMUX_L8 INT_L_X36Y151/IMUX_L9 INT_L_X36Y151/NL1BEG0 INT_L_X36Y151/NL1END_S3_0 INT_L_X36Y151/NN2END0 INT_L_X36Y151/NR1END3 INT_L_X36Y151/WR1END1 INT_L_X36Y152/EL1BEG_N3 INT_L_X36Y152/IMUX_L0 INT_L_X36Y152/IMUX_L23 INT_L_X36Y152/IMUX_L25 INT_L_X36Y152/IMUX_L39 INT_L_X36Y152/NL1BEG0 INT_L_X36Y152/NL1END0 INT_L_X36Y152/NL1END_S3_0 INT_L_X36Y152/WR1END1 INT_L_X36Y153/IMUX_L22 INT_L_X36Y153/IMUX_L24 INT_L_X36Y153/IMUX_L38 INT_L_X36Y153/IMUX_L8 INT_L_X36Y153/NL1BEG_N3 INT_L_X36Y153/NL1END0 INT_L_X38Y145/WW4A3 INT_L_X38Y152/EE2A0 INT_L_X38Y152/EL1END2 INT_L_X38Y152/ER1BEG3 INT_L_X40Y151/EL1END3 INT_L_X40Y151/NR1BEG3 INT_L_X40Y152/IMUX_L24 INT_L_X40Y152/IMUX_L31 INT_L_X40Y152/IMUX_L47 INT_L_X40Y152/IMUX_L8 INT_L_X40Y152/NR1END3 INT_L_X40Y152/SL1END0 INT_L_X40Y153/ER1END0 INT_L_X40Y153/SL1BEG0 INT_R_X35Y145/WR1BEG_S0 INT_R_X35Y145/WW4END3 INT_R_X35Y146/WR1BEG0 INT_R_X35Y148/EE2A3 INT_R_X35Y149/EE2A0 INT_R_X35Y149/EE2A3 INT_R_X35Y150/WW2A2 INT_R_X37Y145/WW4B3 INT_R_X37Y149/ER1END0 INT_R_X37Y149/IMUX1 INT_R_X37Y149/IMUX17 INT_R_X37Y149/IMUX25 INT_R_X37Y149/IMUX30 INT_R_X37Y149/IMUX31 INT_R_X37Y149/IMUX39 INT_R_X37Y149/IMUX47 INT_R_X37Y149/IMUX9 INT_R_X37Y149/SS2END3 INT_R_X37Y150/EL1END3 INT_R_X37Y150/ER1END0 INT_R_X37Y150/FAN_BOUNCE_S3_4 INT_R_X37Y150/IMUX1 INT_R_X37Y150/IMUX24 INT_R_X37Y150/IMUX25 INT_R_X37Y150/IMUX30 INT_R_X37Y150/IMUX31 INT_R_X37Y150/IMUX39 INT_R_X37Y150/IMUX47 INT_R_X37Y150/IMUX9 INT_R_X37Y150/NR1BEG0 INT_R_X37Y150/SS2A3 INT_R_X37Y150/SS2END_N0_3 INT_R_X37Y151/EL1END3 INT_R_X37Y151/FAN_ALT4 INT_R_X37Y151/FAN_BOUNCE4 INT_R_X37Y151/IMUX1 INT_R_X37Y151/IMUX17 INT_R_X37Y151/IMUX22 INT_R_X37Y151/IMUX38 INT_R_X37Y151/NR1BEG0 INT_R_X37Y151/NR1END0 INT_R_X37Y151/SS2BEG3 INT_R_X37Y151/WR1BEG1 INT_R_X37Y152/EE2BEG0 INT_R_X37Y152/EL1BEG2 INT_R_X37Y152/IMUX0 INT_R_X37Y152/IMUX1 INT_R_X37Y152/IMUX17 INT_R_X37Y152/IMUX22 INT_R_X37Y152/IMUX25 INT_R_X37Y152/IMUX30 INT_R_X37Y152/IMUX38 INT_R_X37Y152/IMUX46 INT_R_X37Y152/NL1BEG_N3 INT_R_X37Y152/NR1END0 INT_R_X37Y152/WR1BEG1 INT_R_X39Y145/LOGIC_OUTS3 INT_R_X39Y145/WW4BEG3 INT_R_X39Y151/EL1BEG3 INT_R_X39Y151/FAN_BOUNCE_S3_4 INT_R_X39Y151/IMUX0 INT_R_X39Y151/IMUX1 INT_R_X39Y151/IMUX17 INT_R_X39Y151/IMUX23 INT_R_X39Y151/IMUX25 INT_R_X39Y151/IMUX31 INT_R_X39Y151/IMUX39 INT_R_X39Y151/IMUX47 INT_R_X39Y151/SL1END0 INT_R_X39Y152/EE2END0 INT_R_X39Y152/EL1BEG_N3 INT_R_X39Y152/ER1BEG_S0 INT_R_X39Y152/ER1END3 INT_R_X39Y152/FAN_ALT4 INT_R_X39Y152/FAN_BOUNCE4 INT_R_X39Y152/IMUX1 INT_R_X39Y152/IMUX17 INT_R_X39Y152/IMUX31 INT_R_X39Y152/IMUX47 INT_R_X39Y152/NR1BEG0 INT_R_X39Y152/SL1BEG0 INT_R_X39Y153/ER1BEG0 INT_R_X39Y153/ER1END_N3_3 INT_R_X39Y153/IMUX0 INT_R_X39Y153/IMUX16 INT_R_X39Y153/IMUX30 INT_R_X39Y153/IMUX46 INT_R_X39Y153/NL1BEG_N3 INT_R_X39Y153/NR1END0 VBRK_X89Y151/VBRK_WW4END3 VBRK_X89Y154/VBRK_EE2A3 VBRK_X89Y155/VBRK_EE2A0 VBRK_X89Y155/VBRK_EE2A3 VBRK_X89Y157/VBRK_WW2A2 VBRK_X99Y158/VBRK_EL1BEG3 VBRK_X99Y160/VBRK_ER1BEG0 
pips: CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y152/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y145/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y147/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y148/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X34Y150/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y148/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y151/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y152/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y153/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y149/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y152/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y151/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y153/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X34Y145/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X34Y145/INT_L.BYP_BOUNCE4->>IMUX_L30 INT_L_X34Y145/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X34Y145/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X34Y145/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X34Y145/INT_L.WR1END_S1_0->>IMUX_L39 INT_L_X34Y145/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X34Y146/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X34Y146/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X34Y146/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X34Y146/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X34Y146/INT_L.WR1END0->>IMUX_L24 INT_L_X34Y146/INT_L.WR1END0->>IMUX_L8 INT_L_X34Y146/INT_L.WR1END0->>NL1BEG_N3 INT_L_X34Y147/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y147/INT_L.FAN_BOUNCE7->>IMUX_L0 INT_L_X34Y147/INT_L.FAN_BOUNCE7->>IMUX_L16 INT_L_X34Y147/INT_L.FAN_BOUNCE7->>IMUX_L24 INT_L_X34Y147/INT_L.FAN_BOUNCE7->>IMUX_L8 INT_L_X34Y147/INT_L.NL1END2->>FAN_ALT7 INT_L_X34Y147/INT_L.NL1END2->>NL1BEG1 INT_L_X34Y147/INT_L.NR1END3->>IMUX_L23 INT_L_X34Y147/INT_L.NR1END3->>IMUX_L31 INT_L_X34Y147/INT_L.NR1END3->>IMUX_L39 INT_L_X34Y147/INT_L.NR1END3->>IMUX_L47 INT_L_X34Y147/INT_L.NR1END3->>NR1BEG3 INT_L_X34Y148/INT_L.NL1END1->>IMUX_L1 INT_L_X34Y148/INT_L.NL1END1->>IMUX_L17 INT_L_X34Y148/INT_L.NL1END1->>IMUX_L25 INT_L_X34Y148/INT_L.NL1END1->>IMUX_L9 INT_L_X34Y148/INT_L.NL1END1->>NL1BEG0 INT_L_X34Y148/INT_L.NR1END3->>EE2BEG3 INT_L_X34Y148/INT_L.NR1END3->>IMUX_L22 INT_L_X34Y148/INT_L.NR1END3->>IMUX_L30 INT_L_X34Y148/INT_L.NR1END3->>IMUX_L38 INT_L_X34Y148/INT_L.NR1END3->>IMUX_L46 INT_L_X34Y148/INT_L.NR1END3->>NN2BEG3 INT_L_X34Y148/INT_L.NR1END3->>NR1BEG3 INT_L_X34Y149/INT_L.NL1END0->>EE2BEG0 INT_L_X34Y149/INT_L.NL1END0->>IMUX_L24 INT_L_X34Y149/INT_L.NL1END0->>IMUX_L8 INT_L_X34Y149/INT_L.NR1END3->>EE2BEG3 INT_L_X34Y149/INT_L.NR1END3->>IMUX_L31 INT_L_X34Y149/INT_L.NR1END3->>IMUX_L47 INT_L_X34Y150/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y150/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X34Y150/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X34Y150/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X34Y150/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X34Y150/INT_L.NN2END3->>IMUX_L22 INT_L_X34Y150/INT_L.NN2END3->>IMUX_L30 INT_L_X34Y150/INT_L.NN2END3->>IMUX_L38 INT_L_X34Y150/INT_L.NN2END3->>IMUX_L46 INT_L_X34Y150/INT_L.WW2END2->>FAN_ALT5 INT_L_X36Y148/INT_L.EE2END3->>ER1BEG_S0 INT_L_X36Y148/INT_L.EE2END3->>IMUX_L23 INT_L_X36Y148/INT_L.EE2END3->>IMUX_L39 INT_L_X36Y148/INT_L.EE2END3->>NN2BEG3 INT_L_X36Y148/INT_L.SL1END0->>IMUX_L0 INT_L_X36Y148/INT_L.SL1END0->>IMUX_L16 INT_L_X36Y149/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X36Y149/INT_L.EE2END0->>IMUX_L24 INT_L_X36Y149/INT_L.EE2END0->>IMUX_L8 INT_L_X36Y149/INT_L.EE2END0->>NN2BEG0 INT_L_X36Y149/INT_L.EE2END0->>SL1BEG0 INT_L_X36Y149/INT_L.EE2END3->>BYP_ALT7 INT_L_X36Y149/INT_L.EE2END3->>ER1BEG_S0 INT_L_X36Y149/INT_L.EE2END3->>IMUX_L22 INT_L_X36Y149/INT_L.EE2END3->>IMUX_L38 INT_L_X36Y150/INT_L.BYP_BOUNCE_N3_7->>IMUX_L25 INT_L_X36Y150/INT_L.BYP_BOUNCE_N3_7->>IMUX_L9 INT_L_X36Y150/INT_L.NN2END3->>IMUX_L23 INT_L_X36Y150/INT_L.NN2END3->>IMUX_L46 INT_L_X36Y150/INT_L.NN2END3->>NR1BEG3 INT_L_X36Y150/INT_L.NN2END3->>WW2BEG2 INT_L_X36Y151/INT_L.NN2END0->>EL1BEG_N3 INT_L_X36Y151/INT_L.NN2END0->>IMUX_L17 INT_L_X36Y151/INT_L.NN2END0->>IMUX_L8 INT_L_X36Y151/INT_L.NN2END0->>IMUX_L9 INT_L_X36Y151/INT_L.NR1END3->>IMUX_L23 INT_L_X36Y151/INT_L.NR1END3->>IMUX_L31 INT_L_X36Y151/INT_L.NR1END3->>IMUX_L39 INT_L_X36Y151/INT_L.NR1END3->>IMUX_L47 INT_L_X36Y151/INT_L.WR1END1->>IMUX_L25 INT_L_X36Y151/INT_L.WR1END1->>NL1BEG0 INT_L_X36Y152/INT_L.NL1END0->>EL1BEG_N3 INT_L_X36Y152/INT_L.NL1END0->>IMUX_L0 INT_L_X36Y152/INT_L.NL1END_S3_0->>IMUX_L23 INT_L_X36Y152/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X36Y152/INT_L.WR1END1->>IMUX_L25 INT_L_X36Y152/INT_L.WR1END1->>NL1BEG0 INT_L_X36Y153/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X36Y153/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X36Y153/INT_L.NL1END0->>IMUX_L24 INT_L_X36Y153/INT_L.NL1END0->>IMUX_L8 INT_L_X36Y153/INT_L.NL1END0->>NL1BEG_N3 INT_L_X38Y152/INT_L.EL1END2->>ER1BEG3 INT_L_X40Y151/INT_L.EL1END3->>NR1BEG3 INT_L_X40Y152/INT_L.NR1END3->>IMUX_L31 INT_L_X40Y152/INT_L.NR1END3->>IMUX_L47 INT_L_X40Y152/INT_L.SL1END0->>IMUX_L24 INT_L_X40Y152/INT_L.SL1END0->>IMUX_L8 INT_L_X40Y153/INT_L.ER1END0->>SL1BEG0 INT_R_X35Y145/INT_R.WW4END3->>WR1BEG_S0 INT_R_X37Y149/INT_R.ER1END0->>IMUX1 INT_R_X37Y149/INT_R.ER1END0->>IMUX17 INT_R_X37Y149/INT_R.ER1END0->>IMUX25 INT_R_X37Y149/INT_R.ER1END0->>IMUX9 INT_R_X37Y149/INT_R.SS2END3->>IMUX30 INT_R_X37Y149/INT_R.SS2END3->>IMUX31 INT_R_X37Y149/INT_R.SS2END3->>IMUX39 INT_R_X37Y149/INT_R.SS2END3->>IMUX47 INT_R_X37Y150/INT_R.EL1END3->>IMUX30 INT_R_X37Y150/INT_R.ER1END0->>IMUX1 INT_R_X37Y150/INT_R.ER1END0->>IMUX24 INT_R_X37Y150/INT_R.ER1END0->>IMUX25 INT_R_X37Y150/INT_R.ER1END0->>IMUX9 INT_R_X37Y150/INT_R.ER1END0->>NR1BEG0 INT_R_X37Y150/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X37Y150/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X37Y150/INT_R.FAN_BOUNCE_S3_4->>IMUX47 INT_R_X37Y151/INT_R.EL1END3->>IMUX22 INT_R_X37Y151/INT_R.EL1END3->>IMUX38 INT_R_X37Y151/INT_R.EL1END3->>SS2BEG3 INT_R_X37Y151/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X37Y151/INT_R.NR1END0->>FAN_ALT4 INT_R_X37Y151/INT_R.NR1END0->>IMUX1 INT_R_X37Y151/INT_R.NR1END0->>IMUX17 INT_R_X37Y151/INT_R.NR1END0->>NR1BEG0 INT_R_X37Y151/INT_R.NR1END0->>WR1BEG1 INT_R_X37Y152/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X37Y152/INT_R.NL1BEG_N3->>IMUX22 INT_R_X37Y152/INT_R.NL1BEG_N3->>IMUX30 INT_R_X37Y152/INT_R.NL1BEG_N3->>IMUX38 INT_R_X37Y152/INT_R.NL1BEG_N3->>IMUX46 INT_R_X37Y152/INT_R.NR1END0->>EE2BEG0 INT_R_X37Y152/INT_R.NR1END0->>IMUX0 INT_R_X37Y152/INT_R.NR1END0->>IMUX1 INT_R_X37Y152/INT_R.NR1END0->>IMUX17 INT_R_X37Y152/INT_R.NR1END0->>IMUX25 INT_R_X37Y152/INT_R.NR1END0->>NL1BEG_N3 INT_R_X37Y152/INT_R.NR1END0->>WR1BEG1 INT_R_X39Y145/INT_R.LOGIC_OUTS3->>WW4BEG3 INT_R_X39Y151/INT_R.FAN_BOUNCE_S3_4->>IMUX23 INT_R_X39Y151/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X39Y151/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X39Y151/INT_R.FAN_BOUNCE_S3_4->>IMUX47 INT_R_X39Y151/INT_R.SL1END0->>IMUX0 INT_R_X39Y151/INT_R.SL1END0->>IMUX1 INT_R_X39Y151/INT_R.SL1END0->>IMUX17 INT_R_X39Y151/INT_R.SL1END0->>IMUX25 INT_R_X39Y152/INT_R.EE2END0->>EL1BEG_N3 INT_R_X39Y152/INT_R.EE2END0->>FAN_ALT4 INT_R_X39Y152/INT_R.EE2END0->>IMUX1 INT_R_X39Y152/INT_R.EE2END0->>IMUX17 INT_R_X39Y152/INT_R.EE2END0->>NR1BEG0 INT_R_X39Y152/INT_R.EE2END0->>SL1BEG0 INT_R_X39Y152/INT_R.ER1END3->>ER1BEG_S0 INT_R_X39Y152/INT_R.ER1END3->>IMUX31 INT_R_X39Y152/INT_R.ER1END3->>IMUX47 INT_R_X39Y152/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X39Y153/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y153/INT_R.NL1BEG_N3->>IMUX46 INT_R_X39Y153/INT_R.NR1END0->>IMUX0 INT_R_X39Y153/INT_R.NR1END0->>IMUX16 INT_R_X39Y153/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r[hrdatas][18]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][18]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[19] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_2_n_0 - 
wires: CLBLM_L_X34Y149/CLBLM_IMUX10 CLBLM_L_X34Y149/CLBLM_LOGIC_OUTS21 CLBLM_L_X34Y149/CLBLM_L_A4 CLBLM_L_X34Y149/CLBLM_M_BMUX INT_L_X34Y149/IMUX_L10 INT_L_X34Y149/LOGIC_OUTS_L21 INT_L_X34Y149/SR1BEG_S0 
pips: CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y149/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X34Y149/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X34Y149/INT_L.SR1BEG_S0->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_3_n_0 - 
wires: CLBLM_L_X34Y148/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y148/CLBLM_L_BMUX CLBLM_L_X34Y149/CLBLM_IMUX0 CLBLM_L_X34Y149/CLBLM_L_A3 INT_L_X34Y148/BYP_ALT6 INT_L_X34Y148/BYP_BOUNCE6 INT_L_X34Y148/LOGIC_OUTS_L17 INT_L_X34Y149/BYP_BOUNCE_N3_6 INT_L_X34Y149/IMUX_L0 
pips: CLBLM_L_X34Y148/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X34Y148/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X34Y148/INT_L.LOGIC_OUTS_L17->>BYP_ALT6 INT_L_X34Y149/INT_L.BYP_BOUNCE_N3_6->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_4_n_0 - 
wires: BRKH_INT_X34Y149/BRKH_INT_SE2A3 CLBLM_L_X34Y149/CLBLM_IMUX6 CLBLM_L_X34Y149/CLBLM_L_A1 CLBLM_L_X34Y150/CLBLM_LOGIC_OUTS21 CLBLM_L_X34Y150/CLBLM_M_BMUX INT_L_X34Y149/IMUX_L6 INT_L_X34Y149/SE2A3 INT_L_X34Y149/WL1END2 INT_L_X34Y150/LOGIC_OUTS_L21 INT_L_X34Y150/SE2BEG3 INT_R_X35Y149/SE2END3 INT_R_X35Y149/WL1BEG2 
pips: CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X34Y150/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X34Y149/INT_L.WL1END2->>IMUX_L6 INT_L_X34Y150/INT_L.LOGIC_OUTS_L21->>SE2BEG3 INT_R_X35Y149/INT_R.SE2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_5_n_0 - 
wires: CLBLM_L_X34Y148/CLBLM_LOGIC_OUTS21 CLBLM_L_X34Y148/CLBLM_M_BMUX CLBLM_L_X34Y149/CLBLM_IMUX3 CLBLM_L_X34Y149/CLBLM_L_A2 INT_L_X34Y148/LOGIC_OUTS_L21 INT_L_X34Y148/NL1BEG2 INT_L_X34Y149/IMUX_L3 INT_L_X34Y149/NL1END2 
pips: CLBLM_L_X34Y148/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X34Y149/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X34Y148/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X34Y149/INT_L.NL1END2->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][19]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_2_n_0 - 
wires: CLBLM_L_X46Y142/CLBLM_IMUX35 CLBLM_L_X46Y142/CLBLM_M_C6 CLBLM_R_X47Y144/CLBLM_LOGIC_OUTS14 CLBLM_R_X47Y144/CLBLM_M_C INT_L_X46Y142/IMUX_L35 INT_L_X46Y142/WL1END1 INT_R_X47Y142/SS2END2 INT_R_X47Y142/WL1BEG1 INT_R_X47Y143/SS2A2 INT_R_X47Y144/LOGIC_OUTS14 INT_R_X47Y144/SS2BEG2 
pips: CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X47Y144/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X46Y142/INT_L.WL1END1->>IMUX_L35 INT_R_X47Y142/INT_R.SS2END2->>WL1BEG1 INT_R_X47Y144/INT_R.LOGIC_OUTS14->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_3_n_0 - 
wires: CLBLM_L_X46Y142/CLBLM_IMUX28 CLBLM_L_X46Y142/CLBLM_M_C4 CLBLM_L_X46Y143/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y143/CLBLM_L_BMUX INT_L_X46Y142/IMUX_L28 INT_L_X46Y142/SR1END1 INT_L_X46Y143/LOGIC_OUTS_L17 INT_L_X46Y143/SR1BEG1 INT_L_X46Y143/SR1BEG_S0 
pips: CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X46Y143/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y142/INT_L.SR1END1->>IMUX_L28 INT_L_X46Y143/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X46Y143/INT_L.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_4_n_0 - 
wires: CLBLM_L_X46Y142/CLBLM_IMUX22 CLBLM_L_X46Y142/CLBLM_M_C3 CLBLM_L_X46Y143/CLBLM_LOGIC_OUTS21 CLBLM_L_X46Y143/CLBLM_M_BMUX INT_L_X46Y142/IMUX_L22 INT_L_X46Y142/SL1END3 INT_L_X46Y143/LOGIC_OUTS_L21 INT_L_X46Y143/SL1BEG3 
pips: CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X46Y143/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X46Y142/INT_L.SL1END3->>IMUX_L22 INT_L_X46Y143/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_5_n_0 - 
wires: CLBLM_L_X46Y144/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y144/CLBLM_L_AMUX CLBLM_R_X47Y144/CLBLM_IMUX31 CLBLM_R_X47Y144/CLBLM_M_C5 INT_L_X46Y144/ER1BEG3 INT_L_X46Y144/LOGIC_OUTS_L16 INT_R_X47Y144/ER1END3 INT_R_X47Y144/IMUX31 INT_R_X47Y145/ER1END_N3_3 
pips: CLBLM_L_X46Y144/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X46Y144/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X47Y144/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_6_n_0 - 
wires: CLBLM_L_X46Y144/CLBLM_LOGIC_OUTS18 CLBLM_L_X46Y144/CLBLM_L_CMUX CLBLM_R_X47Y144/CLBLM_IMUX22 CLBLM_R_X47Y144/CLBLM_M_C3 INT_L_X46Y144/EL1BEG3 INT_L_X46Y144/LOGIC_OUTS_L18 INT_L_X46Y144/NR1BEG0 INT_L_X46Y145/EL1BEG_N3 INT_L_X46Y145/NR1END0 INT_R_X47Y144/EL1END3 INT_R_X47Y144/IMUX22 
pips: CLBLM_L_X46Y144/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X46Y144/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X46Y145/INT_L.NR1END0->>EL1BEG_N3 INT_R_X47Y144/INT_R.EL1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_7_n_0 - 
wires: CLBLM_R_X47Y143/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y143/CLBLM_M_AMUX CLBLM_R_X47Y144/CLBLM_IMUX29 CLBLM_R_X47Y144/CLBLM_M_C2 INT_R_X47Y143/LOGIC_OUTS20 INT_R_X47Y143/NR1BEG2 INT_R_X47Y144/IMUX29 INT_R_X47Y144/NR1END2 
pips: CLBLM_R_X47Y143/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_R_X47Y143/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X47Y144/INT_R.NR1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_8_n_0 - 
wires: CLBLM_R_X47Y144/CLBLM_IMUX28 CLBLM_R_X47Y144/CLBLM_LOGIC_OUTS20 CLBLM_R_X47Y144/CLBLM_M_AMUX CLBLM_R_X47Y144/CLBLM_M_C4 INT_R_X47Y144/IMUX28 INT_R_X47Y144/LOGIC_OUTS20 
pips: CLBLM_R_X47Y144/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X47Y144/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X47Y144/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][1]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[20] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_2_n_0 - 
wires: CLBLL_L_X40Y152/CLBLL_LL_BMUX CLBLL_L_X40Y152/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y152/CLBLL_WL1END2 CLBLM_R_X39Y152/CLBLM_IMUX5 CLBLM_R_X39Y152/CLBLM_L_A6 CLBLM_R_X39Y152/CLBLM_WL1END2 INT_L_X40Y152/LOGIC_OUTS_L21 INT_L_X40Y152/WL1BEG2 INT_R_X39Y152/IMUX5 INT_R_X39Y152/WL1END2 VBRK_X99Y159/VBRK_WL1END2 
pips: CLBLL_L_X40Y152/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X40Y152/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X39Y152/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_3_n_0 - 
wires: CLBLM_R_X39Y151/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y151/CLBLM_L_BMUX CLBLM_R_X39Y152/CLBLM_IMUX3 CLBLM_R_X39Y152/CLBLM_L_A2 INT_R_X39Y151/LOGIC_OUTS17 INT_R_X39Y151/NL1BEG2 INT_R_X39Y152/IMUX3 INT_R_X39Y152/NL1END2 
pips: CLBLM_R_X39Y151/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X39Y151/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X39Y152/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_4_n_0 - 
wires: CLBLM_R_X39Y152/CLBLM_IMUX6 CLBLM_R_X39Y152/CLBLM_L_A1 CLBLM_R_X39Y153/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y153/CLBLM_L_BMUX INT_R_X39Y152/IMUX6 INT_R_X39Y152/SL1END3 INT_R_X39Y153/LOGIC_OUTS17 INT_R_X39Y153/SL1BEG3 
pips: CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y153/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y152/INT_R.SL1END3->>IMUX6 INT_R_X39Y153/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_5_n_0 - 
wires: CLBLM_R_X39Y152/CLBLM_IMUX10 CLBLM_R_X39Y152/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y152/CLBLM_L_A4 CLBLM_R_X39Y152/CLBLM_M_BMUX INT_R_X39Y152/IMUX10 INT_R_X39Y152/LOGIC_OUTS21 INT_R_X39Y152/SR1BEG_S0 
pips: CLBLM_R_X39Y152/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X39Y152/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y152/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y152/INT_R.SR1BEG_S0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][20]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[21] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_2_n_0 - 
wires: CLBLM_L_X36Y149/CLBLM_IMUX0 CLBLM_L_X36Y149/CLBLM_L_A3 CLBLM_R_X37Y149/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y149/CLBLM_M_BMUX INT_L_X36Y148/SW2END3 INT_L_X36Y149/IMUX_L0 INT_L_X36Y149/SW2END_N0_3 INT_R_X37Y148/SW2A3 INT_R_X37Y149/LOGIC_OUTS21 INT_R_X37Y149/SW2BEG3 
pips: CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y149/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y149/INT_L.SW2END_N0_3->>IMUX_L0 INT_R_X37Y149/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_3_n_0 - 
wires: CLBLM_L_X36Y149/CLBLM_IMUX10 CLBLM_L_X36Y149/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y149/CLBLM_L_A4 CLBLM_L_X36Y149/CLBLM_M_BMUX INT_L_X36Y149/IMUX_L10 INT_L_X36Y149/LOGIC_OUTS_L21 INT_L_X36Y149/SR1BEG_S0 
pips: CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X36Y149/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y149/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X36Y149/INT_L.SR1BEG_S0->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_4_n_0 - 
wires: CLBLM_L_X36Y149/CLBLM_IMUX5 CLBLM_L_X36Y149/CLBLM_L_A6 CLBLM_R_X37Y149/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y149/CLBLM_L_BMUX INT_L_X36Y149/IMUX_L5 INT_L_X36Y149/WL1END2 INT_R_X37Y149/LOGIC_OUTS17 INT_R_X37Y149/WL1BEG2 
pips: CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X37Y149/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y149/INT_L.WL1END2->>IMUX_L5 INT_R_X37Y149/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_5_n_0 - 
wires: CLBLM_L_X36Y148/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y148/CLBLM_L_BMUX CLBLM_L_X36Y149/CLBLM_IMUX3 CLBLM_L_X36Y149/CLBLM_L_A2 INT_L_X36Y148/LOGIC_OUTS_L17 INT_L_X36Y148/NL1BEG2 INT_L_X36Y149/IMUX_L3 INT_L_X36Y149/NL1END2 
pips: CLBLM_L_X36Y148/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y149/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X36Y148/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X36Y149/INT_L.NL1END2->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][21]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[22] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_2_n_0 - 
wires: CLBLM_L_X36Y150/CLBLM_IMUX1 CLBLM_L_X36Y150/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y150/CLBLM_L_BMUX CLBLM_L_X36Y150/CLBLM_M_A3 INT_L_X36Y150/IMUX_L1 INT_L_X36Y150/LOGIC_OUTS_L17 INT_L_X36Y150/SR1BEG_S0 
pips: CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y150/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y150/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X36Y150/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_3_n_0 - 
wires: BRKH_INT_X36Y149/BRKH_INT_SW2END3 BRKH_INT_X37Y149/BRKH_INT_SW2A3 CLBLM_L_X36Y150/CLBLM_IMUX8 CLBLM_L_X36Y150/CLBLM_M_A5 CLBLM_R_X37Y150/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y150/CLBLM_M_BMUX INT_L_X36Y149/SW2END3 INT_L_X36Y150/IMUX_L8 INT_L_X36Y150/SW2END_N0_3 INT_R_X37Y149/SW2A3 INT_R_X37Y150/LOGIC_OUTS21 INT_R_X37Y150/SW2BEG3 
pips: CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y150/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y150/INT_L.SW2END_N0_3->>IMUX_L8 INT_R_X37Y150/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_4_n_0 - 
wires: CLBLM_L_X34Y150/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y150/CLBLM_L_BMUX CLBLM_L_X36Y150/CLBLM_EL1BEG1 CLBLM_L_X36Y150/CLBLM_IMUX2 CLBLM_L_X36Y150/CLBLM_M_A2 DSP_R_X35Y150/DSP_EL1BEG1_0 INT_INTERFACE_R_X35Y150/INT_INTERFACE_EL1BEG1 INT_L_X34Y150/EL1BEG2 INT_L_X34Y150/LOGIC_OUTS_L17 INT_L_X36Y150/EL1END1 INT_L_X36Y150/IMUX_L2 INT_R_X35Y150/EL1BEG1 INT_R_X35Y150/EL1END2 VBRK_X89Y157/VBRK_EL1BEG1 
pips: CLBLM_L_X34Y150/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X34Y150/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_L_X36Y150/INT_L.EL1END1->>IMUX_L2 INT_R_X35Y150/INT_R.EL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_5_n_0 - 
wires: CLBLM_L_X36Y150/CLBLM_IMUX7 CLBLM_L_X36Y150/CLBLM_M_A1 CLBLM_L_X36Y151/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y151/CLBLM_L_BMUX INT_L_X36Y150/IMUX_L7 INT_L_X36Y150/SL1END3 INT_L_X36Y151/LOGIC_OUTS_L17 INT_L_X36Y151/SL1BEG3 
pips: CLBLM_L_X36Y150/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X36Y151/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y150/INT_L.SL1END3->>IMUX_L7 INT_L_X36Y151/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][22]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[23] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y151/INT_INTERFACE_WW2END0 BRAM_L_X38Y150/BRAM_WW2END0_1 CLBLM_R_X37Y151/CLBLM_IMUX9 CLBLM_R_X37Y151/CLBLM_L_A5 CLBLM_R_X37Y151/CLBLM_WW2END0 CLBLM_R_X39Y151/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y151/CLBLM_M_BMUX INT_L_X38Y151/WW2A0 INT_R_X37Y151/IMUX9 INT_R_X37Y151/WW2END0 INT_R_X39Y151/LOGIC_OUTS21 INT_R_X39Y151/SR1BEG_S0 INT_R_X39Y151/WW2BEG0 
pips: CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y151/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X37Y151/INT_R.WW2END0->>IMUX9 INT_R_X39Y151/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y151/INT_R.SR1BEG_S0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_3_n_0 - 
wires: CLBLM_R_X37Y151/CLBLM_IMUX10 CLBLM_R_X37Y151/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y151/CLBLM_L_A4 CLBLM_R_X37Y151/CLBLM_M_BMUX INT_R_X37Y151/IMUX10 INT_R_X37Y151/LOGIC_OUTS21 INT_R_X37Y151/SR1BEG_S0 
pips: CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X37Y151/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X37Y151/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X37Y151/INT_R.SR1BEG_S0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_4_n_0 - 
wires: CLBLM_R_X37Y150/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y150/CLBLM_L_BMUX CLBLM_R_X37Y151/CLBLM_IMUX3 CLBLM_R_X37Y151/CLBLM_L_A2 INT_R_X37Y150/LOGIC_OUTS17 INT_R_X37Y150/NL1BEG2 INT_R_X37Y151/IMUX3 INT_R_X37Y151/NL1END2 
pips: CLBLM_R_X37Y150/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X37Y150/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X37Y151/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_5_n_0 - 
wires: CLBLM_R_X37Y151/CLBLM_IMUX6 CLBLM_R_X37Y151/CLBLM_L_A1 CLBLM_R_X37Y152/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y152/CLBLM_L_BMUX INT_R_X37Y151/IMUX6 INT_R_X37Y151/SL1END3 INT_R_X37Y152/LOGIC_OUTS17 INT_R_X37Y152/SL1BEG3 
pips: CLBLM_R_X37Y151/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X37Y152/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X37Y151/INT_R.SL1END3->>IMUX6 INT_R_X37Y152/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][23]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[24] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_2_n_0 - 
wires: CLBLM_L_X34Y146/CLBLM_IMUX10 CLBLM_L_X34Y146/CLBLM_LOGIC_OUTS21 CLBLM_L_X34Y146/CLBLM_L_A4 CLBLM_L_X34Y146/CLBLM_M_BMUX INT_L_X34Y146/IMUX_L10 INT_L_X34Y146/LOGIC_OUTS_L21 INT_L_X34Y146/SR1BEG_S0 
pips: CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X34Y146/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X34Y146/INT_L.LOGIC_OUTS_L21->>SR1BEG_S0 INT_L_X34Y146/INT_L.SR1BEG_S0->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_3_n_0 - 
wires: CLBLM_L_X34Y145/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y145/CLBLM_L_BMUX CLBLM_L_X34Y146/CLBLM_IMUX3 CLBLM_L_X34Y146/CLBLM_L_A2 INT_L_X34Y145/LOGIC_OUTS_L17 INT_L_X34Y145/NL1BEG2 INT_L_X34Y146/IMUX_L3 INT_L_X34Y146/NL1END2 
pips: CLBLM_L_X34Y145/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X34Y145/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X34Y146/INT_L.NL1END2->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_4_n_0 - 
wires: CLBLM_L_X34Y146/CLBLM_IMUX0 CLBLM_L_X34Y146/CLBLM_L_A3 CLBLM_L_X34Y147/CLBLM_LOGIC_OUTS21 CLBLM_L_X34Y147/CLBLM_M_BMUX INT_L_X34Y145/SS2END3 INT_L_X34Y146/IMUX_L0 INT_L_X34Y146/SS2A3 INT_L_X34Y146/SS2END_N0_3 INT_L_X34Y147/LOGIC_OUTS_L21 INT_L_X34Y147/SS2BEG3 
pips: CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X34Y147/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X34Y146/INT_L.SS2END_N0_3->>IMUX_L0 INT_L_X34Y147/INT_L.LOGIC_OUTS_L21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_5_n_0 - 
wires: CLBLM_L_X34Y146/CLBLM_IMUX6 CLBLM_L_X34Y146/CLBLM_L_A1 CLBLM_L_X34Y147/CLBLM_LOGIC_OUTS17 CLBLM_L_X34Y147/CLBLM_L_BMUX INT_L_X34Y146/IMUX_L6 INT_L_X34Y146/SL1END3 INT_L_X34Y147/LOGIC_OUTS_L17 INT_L_X34Y147/SL1BEG3 
pips: CLBLM_L_X34Y146/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X34Y147/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X34Y146/INT_L.SL1END3->>IMUX_L6 INT_L_X34Y147/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][24]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[25] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_2_n_0 - 
wires: CLBLL_L_X40Y145/CLBLL_IMUX22 CLBLL_L_X40Y145/CLBLL_LL_C3 CLBLL_L_X40Y145/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y145/CLBLL_L_BMUX INT_L_X40Y145/IMUX_L22 INT_L_X40Y145/LOGIC_OUTS_L17 
pips: CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y145/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_3_n_0 - 
wires: CLBLL_L_X40Y145/CLBLL_EL1BEG2 CLBLL_L_X40Y145/CLBLL_IMUX28 CLBLL_L_X40Y145/CLBLL_LL_C4 CLBLM_R_X39Y145/CLBLM_EL1BEG2 CLBLM_R_X39Y145/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y145/CLBLM_M_BMUX INT_L_X40Y145/EL1END2 INT_L_X40Y145/IMUX_L28 INT_R_X39Y145/EL1BEG2 INT_R_X39Y145/LOGIC_OUTS21 VBRK_X99Y151/VBRK_EL1BEG2 
pips: CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X39Y145/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y145/INT_L.EL1END2->>IMUX_L28 INT_R_X39Y145/INT_R.LOGIC_OUTS21->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_4_n_0 - 
wires: CLBLL_L_X40Y144/CLBLL_LL_BMUX CLBLL_L_X40Y144/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y145/CLBLL_IMUX31 CLBLL_L_X40Y145/CLBLL_LL_C5 INT_L_X40Y144/LOGIC_OUTS_L21 INT_L_X40Y144/NR1BEG3 INT_L_X40Y145/IMUX_L31 INT_L_X40Y145/NR1END3 
pips: CLBLL_L_X40Y144/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 INT_L_X40Y144/INT_L.LOGIC_OUTS_L21->>NR1BEG3 INT_L_X40Y145/INT_L.NR1END3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_5_n_0 - 
wires: CLBLL_L_X40Y145/CLBLL_IMUX32 CLBLL_L_X40Y145/CLBLL_LL_C1 CLBLL_L_X40Y146/CLBLL_ER1BEG0 CLBLM_R_X39Y145/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y145/CLBLM_L_BMUX CLBLM_R_X39Y146/CLBLM_ER1BEG0 INT_L_X40Y145/IMUX_L32 INT_L_X40Y145/SL1END0 INT_L_X40Y146/ER1END0 INT_L_X40Y146/SL1BEG0 INT_R_X39Y145/ER1BEG_S0 INT_R_X39Y145/LOGIC_OUTS17 INT_R_X39Y146/ER1BEG0 VBRK_X99Y152/VBRK_ER1BEG0 
pips: CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X39Y145/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y145/INT_L.SL1END0->>IMUX_L32 INT_L_X40Y146/INT_L.ER1END0->>SL1BEG0 INT_R_X39Y145/INT_R.LOGIC_OUTS17->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[haddr][6]_rep__3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X38Y144/INT_INTERFACE_NW2A0 BRAM_INT_INTERFACE_L_X38Y145/INT_INTERFACE_EE2BEG3 BRAM_INT_INTERFACE_L_X38Y147/INT_INTERFACE_WW2END3 BRAM_L_X38Y140/BRAM_EE2BEG3_2 BRAM_L_X38Y140/BRAM_ER1BEG1_2 BRAM_L_X38Y140/BRAM_NW2A0_4 BRAM_L_X38Y145/BRAM_EE2BEG3_0 BRAM_L_X38Y145/BRAM_WW2END3_2 BRKH_INT_X39Y149/BRKH_INT_NN2A0 BRKH_INT_X39Y149/BRKH_INT_NN2END_S2_0 BRKH_INT_X40Y149/BRKH_INT_SW2A0 CLBLL_L_X40Y142/CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y142/CLBLL_L_BQ CLBLL_L_X40Y143/CLBLL_IMUX1 CLBLL_L_X40Y143/CLBLL_IMUX17 CLBLL_L_X40Y143/CLBLL_IMUX22 CLBLL_L_X40Y143/CLBLL_IMUX38 CLBLL_L_X40Y143/CLBLL_LL_A3 CLBLL_L_X40Y143/CLBLL_LL_B3 CLBLL_L_X40Y143/CLBLL_LL_C3 CLBLL_L_X40Y143/CLBLL_LL_D3 CLBLL_L_X40Y143/CLBLL_SE2A3 CLBLL_L_X40Y144/CLBLL_IMUX24 CLBLL_L_X40Y144/CLBLL_IMUX31 CLBLL_L_X40Y144/CLBLL_IMUX47 CLBLL_L_X40Y144/CLBLL_IMUX8 CLBLL_L_X40Y144/CLBLL_LL_A5 CLBLL_L_X40Y144/CLBLL_LL_B5 CLBLL_L_X40Y144/CLBLL_LL_C5 CLBLL_L_X40Y144/CLBLL_LL_D5 CLBLL_L_X40Y144/CLBLL_NW2A1 CLBLL_L_X40Y144/CLBLL_WR1END2 CLBLL_L_X40Y145/CLBLL_IMUX0 CLBLL_L_X40Y145/CLBLL_IMUX16 CLBLL_L_X40Y145/CLBLL_IMUX30 CLBLL_L_X40Y145/CLBLL_IMUX46 CLBLL_L_X40Y145/CLBLL_L_A3 CLBLL_L_X40Y145/CLBLL_L_B3 CLBLL_L_X40Y145/CLBLL_L_C5 CLBLL_L_X40Y145/CLBLL_L_D5 CLBLL_L_X40Y147/CLBLL_IMUX1 CLBLL_L_X40Y147/CLBLL_IMUX16 CLBLL_L_X40Y147/CLBLL_IMUX17 CLBLL_L_X40Y147/CLBLL_IMUX22 CLBLL_L_X40Y147/CLBLL_IMUX30 CLBLL_L_X40Y147/CLBLL_IMUX38 CLBLL_L_X40Y147/CLBLL_IMUX46 CLBLL_L_X40Y147/CLBLL_IMUX9 CLBLL_L_X40Y147/CLBLL_LL_A3 CLBLL_L_X40Y147/CLBLL_LL_B3 CLBLL_L_X40Y147/CLBLL_LL_C3 CLBLL_L_X40Y147/CLBLL_LL_D3 CLBLL_L_X40Y147/CLBLL_L_A5 CLBLL_L_X40Y147/CLBLL_L_B3 CLBLL_L_X40Y147/CLBLL_L_C5 CLBLL_L_X40Y147/CLBLL_L_D5 CLBLL_L_X40Y147/CLBLL_WR1END1 CLBLL_L_X40Y148/CLBLL_NW2A3 CLBLL_L_X40Y148/CLBLL_WR1END0 CLBLL_L_X40Y149/CLBLL_SW2A0 CLBLL_L_X40Y150/CLBLL_IMUX1 CLBLL_L_X40Y150/CLBLL_IMUX17 CLBLL_L_X40Y150/CLBLL_IMUX31 CLBLL_L_X40Y150/CLBLL_IMUX47 CLBLL_L_X40Y150/CLBLL_LL_A3 CLBLL_L_X40Y150/CLBLL_LL_B3 CLBLL_L_X40Y150/CLBLL_LL_C5 CLBLL_L_X40Y150/CLBLL_LL_D5 CLBLL_L_X40Y151/CLBLL_NE2A0 CLBLM_L_X36Y142/CLBLM_IMUX0 CLBLM_L_X36Y142/CLBLM_IMUX16 CLBLM_L_X36Y142/CLBLM_IMUX30 CLBLM_L_X36Y142/CLBLM_IMUX46 CLBLM_L_X36Y142/CLBLM_L_A3 CLBLM_L_X36Y142/CLBLM_L_B3 CLBLM_L_X36Y142/CLBLM_L_C5 CLBLM_L_X36Y142/CLBLM_L_D5 CLBLM_L_X36Y145/CLBLM_IMUX22 CLBLM_L_X36Y145/CLBLM_IMUX24 CLBLM_L_X36Y145/CLBLM_IMUX38 CLBLM_L_X36Y145/CLBLM_IMUX8 CLBLM_L_X36Y145/CLBLM_M_A5 CLBLM_L_X36Y145/CLBLM_M_B5 CLBLM_L_X36Y145/CLBLM_M_C3 CLBLM_L_X36Y145/CLBLM_M_D3 CLBLM_L_X36Y146/CLBLM_IMUX23 CLBLM_L_X36Y146/CLBLM_IMUX25 CLBLM_L_X36Y146/CLBLM_IMUX39 CLBLM_L_X36Y146/CLBLM_IMUX9 CLBLM_L_X36Y146/CLBLM_L_A5 CLBLM_L_X36Y146/CLBLM_L_B5 CLBLM_L_X36Y146/CLBLM_L_C3 CLBLM_L_X36Y146/CLBLM_L_D3 CLBLM_L_X36Y147/CLBLM_IMUX0 CLBLM_L_X36Y147/CLBLM_IMUX16 CLBLM_L_X36Y147/CLBLM_IMUX23 CLBLM_L_X36Y147/CLBLM_IMUX39 CLBLM_L_X36Y147/CLBLM_L_A3 CLBLM_L_X36Y147/CLBLM_L_B3 CLBLM_L_X36Y147/CLBLM_L_C3 CLBLM_L_X36Y147/CLBLM_L_D3 CLBLM_R_X37Y142/CLBLM_EE2BEG3 CLBLM_R_X37Y142/CLBLM_ER1BEG1 CLBLM_R_X37Y142/CLBLM_IMUX0 CLBLM_R_X37Y142/CLBLM_IMUX16 CLBLM_R_X37Y142/CLBLM_IMUX23 CLBLM_R_X37Y142/CLBLM_IMUX24 CLBLM_R_X37Y142/CLBLM_IMUX31 CLBLM_R_X37Y142/CLBLM_IMUX39 CLBLM_R_X37Y142/CLBLM_IMUX47 CLBLM_R_X37Y142/CLBLM_IMUX8 CLBLM_R_X37Y142/CLBLM_L_A3 CLBLM_R_X37Y142/CLBLM_L_B3 CLBLM_R_X37Y142/CLBLM_L_C3 CLBLM_R_X37Y142/CLBLM_L_D3 CLBLM_R_X37Y142/CLBLM_M_A5 CLBLM_R_X37Y142/CLBLM_M_B5 CLBLM_R_X37Y142/CLBLM_M_C5 CLBLM_R_X37Y142/CLBLM_M_D5 CLBLM_R_X37Y144/CLBLM_IMUX0 CLBLM_R_X37Y144/CLBLM_IMUX16 CLBLM_R_X37Y144/CLBLM_IMUX22 CLBLM_R_X37Y144/CLBLM_IMUX24 CLBLM_R_X37Y144/CLBLM_IMUX30 CLBLM_R_X37Y144/CLBLM_IMUX38 CLBLM_R_X37Y144/CLBLM_IMUX46 CLBLM_R_X37Y144/CLBLM_IMUX8 CLBLM_R_X37Y144/CLBLM_L_A3 CLBLM_R_X37Y144/CLBLM_L_B3 CLBLM_R_X37Y144/CLBLM_L_C5 CLBLM_R_X37Y144/CLBLM_L_D5 CLBLM_R_X37Y144/CLBLM_M_A5 CLBLM_R_X37Y144/CLBLM_M_B5 CLBLM_R_X37Y144/CLBLM_M_C3 CLBLM_R_X37Y144/CLBLM_M_D3 CLBLM_R_X37Y144/CLBLM_NW2A0 CLBLM_R_X37Y145/CLBLM_EE2BEG3 CLBLM_R_X37Y145/CLBLM_IMUX1 CLBLM_R_X37Y145/CLBLM_IMUX17 CLBLM_R_X37Y145/CLBLM_IMUX23 CLBLM_R_X37Y145/CLBLM_IMUX25 CLBLM_R_X37Y145/CLBLM_IMUX31 CLBLM_R_X37Y145/CLBLM_IMUX39 CLBLM_R_X37Y145/CLBLM_IMUX47 CLBLM_R_X37Y145/CLBLM_IMUX9 CLBLM_R_X37Y145/CLBLM_L_A5 CLBLM_R_X37Y145/CLBLM_L_B5 CLBLM_R_X37Y145/CLBLM_L_C3 CLBLM_R_X37Y145/CLBLM_L_D3 CLBLM_R_X37Y145/CLBLM_M_A3 CLBLM_R_X37Y145/CLBLM_M_B3 CLBLM_R_X37Y145/CLBLM_M_C5 CLBLM_R_X37Y145/CLBLM_M_D5 CLBLM_R_X37Y147/CLBLM_IMUX23 CLBLM_R_X37Y147/CLBLM_IMUX24 CLBLM_R_X37Y147/CLBLM_IMUX25 CLBLM_R_X37Y147/CLBLM_IMUX31 CLBLM_R_X37Y147/CLBLM_IMUX39 CLBLM_R_X37Y147/CLBLM_IMUX47 CLBLM_R_X37Y147/CLBLM_IMUX8 CLBLM_R_X37Y147/CLBLM_IMUX9 CLBLM_R_X37Y147/CLBLM_L_A5 CLBLM_R_X37Y147/CLBLM_L_B5 CLBLM_R_X37Y147/CLBLM_L_C3 CLBLM_R_X37Y147/CLBLM_L_D3 CLBLM_R_X37Y147/CLBLM_M_A5 CLBLM_R_X37Y147/CLBLM_M_B5 CLBLM_R_X37Y147/CLBLM_M_C5 CLBLM_R_X37Y147/CLBLM_M_D5 CLBLM_R_X37Y147/CLBLM_WW2END3 CLBLM_R_X39Y142/CLBLM_IMUX0 CLBLM_R_X39Y142/CLBLM_IMUX16 CLBLM_R_X39Y142/CLBLM_IMUX23 CLBLM_R_X39Y142/CLBLM_IMUX39 CLBLM_R_X39Y142/CLBLM_L_A3 CLBLM_R_X39Y142/CLBLM_L_B3 CLBLM_R_X39Y142/CLBLM_L_C3 CLBLM_R_X39Y142/CLBLM_L_D3 CLBLM_R_X39Y143/CLBLM_SE2A3 CLBLM_R_X39Y144/CLBLM_IMUX1 CLBLM_R_X39Y144/CLBLM_IMUX16 CLBLM_R_X39Y144/CLBLM_IMUX17 CLBLM_R_X39Y144/CLBLM_IMUX22 CLBLM_R_X39Y144/CLBLM_IMUX30 CLBLM_R_X39Y144/CLBLM_IMUX38 CLBLM_R_X39Y144/CLBLM_IMUX46 CLBLM_R_X39Y144/CLBLM_IMUX9 CLBLM_R_X39Y144/CLBLM_L_A5 CLBLM_R_X39Y144/CLBLM_L_B3 CLBLM_R_X39Y144/CLBLM_L_C5 CLBLM_R_X39Y144/CLBLM_L_D5 CLBLM_R_X39Y144/CLBLM_M_A3 CLBLM_R_X39Y144/CLBLM_M_B3 CLBLM_R_X39Y144/CLBLM_M_C3 CLBLM_R_X39Y144/CLBLM_M_D3 CLBLM_R_X39Y144/CLBLM_NW2A1 CLBLM_R_X39Y144/CLBLM_WR1END2 CLBLM_R_X39Y145/CLBLM_IMUX1 CLBLM_R_X39Y145/CLBLM_IMUX17 CLBLM_R_X39Y145/CLBLM_IMUX23 CLBLM_R_X39Y145/CLBLM_IMUX25 CLBLM_R_X39Y145/CLBLM_IMUX31 CLBLM_R_X39Y145/CLBLM_IMUX39 CLBLM_R_X39Y145/CLBLM_IMUX47 CLBLM_R_X39Y145/CLBLM_IMUX9 CLBLM_R_X39Y145/CLBLM_L_A5 CLBLM_R_X39Y145/CLBLM_L_B5 CLBLM_R_X39Y145/CLBLM_L_C3 CLBLM_R_X39Y145/CLBLM_L_D3 CLBLM_R_X39Y145/CLBLM_M_A3 CLBLM_R_X39Y145/CLBLM_M_B3 CLBLM_R_X39Y145/CLBLM_M_C5 CLBLM_R_X39Y145/CLBLM_M_D5 CLBLM_R_X39Y147/CLBLM_IMUX0 CLBLM_R_X39Y147/CLBLM_IMUX23 CLBLM_R_X39Y147/CLBLM_IMUX24 CLBLM_R_X39Y147/CLBLM_IMUX25 CLBLM_R_X39Y147/CLBLM_IMUX31 CLBLM_R_X39Y147/CLBLM_IMUX39 CLBLM_R_X39Y147/CLBLM_IMUX47 CLBLM_R_X39Y147/CLBLM_IMUX8 CLBLM_R_X39Y147/CLBLM_L_A3 CLBLM_R_X39Y147/CLBLM_L_B5 CLBLM_R_X39Y147/CLBLM_L_C3 CLBLM_R_X39Y147/CLBLM_L_D3 CLBLM_R_X39Y147/CLBLM_M_A5 CLBLM_R_X39Y147/CLBLM_M_B5 CLBLM_R_X39Y147/CLBLM_M_C5 CLBLM_R_X39Y147/CLBLM_M_D5 CLBLM_R_X39Y147/CLBLM_WR1END1 CLBLM_R_X39Y148/CLBLM_IMUX1 CLBLM_R_X39Y148/CLBLM_IMUX17 CLBLM_R_X39Y148/CLBLM_IMUX22 CLBLM_R_X39Y148/CLBLM_IMUX38 CLBLM_R_X39Y148/CLBLM_M_A3 CLBLM_R_X39Y148/CLBLM_M_B3 CLBLM_R_X39Y148/CLBLM_M_C3 CLBLM_R_X39Y148/CLBLM_M_D3 CLBLM_R_X39Y148/CLBLM_NW2A3 CLBLM_R_X39Y148/CLBLM_WR1END0 CLBLM_R_X39Y149/CLBLM_IMUX1 CLBLM_R_X39Y149/CLBLM_IMUX24 CLBLM_R_X39Y149/CLBLM_IMUX31 CLBLM_R_X39Y149/CLBLM_IMUX47 CLBLM_R_X39Y149/CLBLM_M_A3 CLBLM_R_X39Y149/CLBLM_M_B5 CLBLM_R_X39Y149/CLBLM_M_C5 CLBLM_R_X39Y149/CLBLM_M_D5 CLBLM_R_X39Y149/CLBLM_SW2A0 CLBLM_R_X39Y150/CLBLM_IMUX0 CLBLM_R_X39Y150/CLBLM_IMUX16 CLBLM_R_X39Y150/CLBLM_IMUX30 CLBLM_R_X39Y150/CLBLM_IMUX46 CLBLM_R_X39Y150/CLBLM_L_A3 CLBLM_R_X39Y150/CLBLM_L_B3 CLBLM_R_X39Y150/CLBLM_L_C5 CLBLM_R_X39Y150/CLBLM_L_D5 CLBLM_R_X39Y151/CLBLM_NE2A0 INT_L_X36Y141/WL1END3 INT_L_X36Y142/IMUX_L0 INT_L_X36Y142/IMUX_L16 INT_L_X36Y142/IMUX_L30 INT_L_X36Y142/IMUX_L46 INT_L_X36Y142/NL1BEG_N3 INT_L_X36Y142/WL1END_N1_3 INT_L_X36Y144/NW2END_S0_0 INT_L_X36Y145/ER1BEG2 INT_L_X36Y145/IMUX_L22 INT_L_X36Y145/IMUX_L24 INT_L_X36Y145/IMUX_L38 INT_L_X36Y145/IMUX_L8 INT_L_X36Y145/NW2END0 INT_L_X36Y145/SE2A3 INT_L_X36Y145/SL1END3 INT_L_X36Y145/SR1END1 INT_L_X36Y146/IMUX_L23 INT_L_X36Y146/IMUX_L25 INT_L_X36Y146/IMUX_L39 INT_L_X36Y146/IMUX_L9 INT_L_X36Y146/SE2BEG3 INT_L_X36Y146/SL1BEG3 INT_L_X36Y146/SR1BEG1 INT_L_X36Y146/SR1BEG_S0 INT_L_X36Y146/SR1END3 INT_L_X36Y147/BYP_ALT3 INT_L_X36Y147/BYP_BOUNCE3 INT_L_X36Y147/IMUX_L0 INT_L_X36Y147/IMUX_L16 INT_L_X36Y147/IMUX_L23 INT_L_X36Y147/IMUX_L39 INT_L_X36Y147/SR1BEG3 INT_L_X36Y147/SR1END_N3_3 INT_L_X36Y147/WL1END2 INT_L_X36Y148/BYP_BOUNCE_N3_3 INT_L_X38Y142/EE2A3 INT_L_X38Y142/EL1BEG0 INT_L_X38Y142/ER1END1 INT_L_X38Y142/WR1END_S1_0 INT_L_X38Y143/NW2BEG0 INT_L_X38Y143/WR1END0 INT_L_X38Y144/NW2A0 INT_L_X38Y145/EE2A3 INT_L_X38Y147/WW2A3 INT_L_X40Y142/LOGIC_OUTS_L1 INT_L_X40Y142/NR1BEG1 INT_L_X40Y143/GFAN0 INT_L_X40Y143/IMUX_L1 INT_L_X40Y143/IMUX_L17 INT_L_X40Y143/IMUX_L22 INT_L_X40Y143/IMUX_L38 INT_L_X40Y143/NL1BEG0 INT_L_X40Y143/NL1END_S3_0 INT_L_X40Y143/NR1BEG1 INT_L_X40Y143/NR1END1 INT_L_X40Y143/NW2BEG1 INT_L_X40Y143/SE2END3 INT_L_X40Y144/IMUX_L24 INT_L_X40Y144/IMUX_L31 INT_L_X40Y144/IMUX_L47 INT_L_X40Y144/IMUX_L8 INT_L_X40Y144/NL1BEG0 INT_L_X40Y144/NL1END0 INT_L_X40Y144/NL1END_S3_0 INT_L_X40Y144/NR1END1 INT_L_X40Y144/NW2A1 INT_L_X40Y144/WR1BEG2 INT_L_X40Y145/IMUX_L0 INT_L_X40Y145/IMUX_L16 INT_L_X40Y145/IMUX_L30 INT_L_X40Y145/IMUX_L46 INT_L_X40Y145/NL1BEG_N3 INT_L_X40Y145/NL1END0 INT_L_X40Y145/NN2BEG0 INT_L_X40Y146/NN2A0 INT_L_X40Y146/NN2END_S2_0 INT_L_X40Y147/IMUX_L1 INT_L_X40Y147/IMUX_L16 INT_L_X40Y147/IMUX_L17 INT_L_X40Y147/IMUX_L22 INT_L_X40Y147/IMUX_L30 INT_L_X40Y147/IMUX_L38 INT_L_X40Y147/IMUX_L46 INT_L_X40Y147/IMUX_L9 INT_L_X40Y147/NL1BEG_N3 INT_L_X40Y147/NN2END0 INT_L_X40Y147/NW2BEG3 INT_L_X40Y147/WR1BEG1 INT_L_X40Y147/WR1BEG_S0 INT_L_X40Y148/NW2A3 INT_L_X40Y148/WR1BEG0 INT_L_X40Y149/SW2A0 INT_L_X40Y150/IMUX_L1 INT_L_X40Y150/IMUX_L17 INT_L_X40Y150/IMUX_L31 INT_L_X40Y150/IMUX_L47 INT_L_X40Y150/NE2END_S3_0 INT_L_X40Y150/SL1END0 INT_L_X40Y150/SW2BEG0 INT_L_X40Y151/NE2END0 INT_L_X40Y151/SL1BEG0 INT_R_X37Y141/WL1BEG3 INT_R_X37Y142/EE2BEG3 INT_R_X37Y142/ER1BEG1 INT_R_X37Y142/IMUX0 INT_R_X37Y142/IMUX16 INT_R_X37Y142/IMUX23 INT_R_X37Y142/IMUX24 INT_R_X37Y142/IMUX31 INT_R_X37Y142/IMUX39 INT_R_X37Y142/IMUX47 INT_R_X37Y142/IMUX8 INT_R_X37Y142/SL1END0 INT_R_X37Y142/SR1BEG_S0 INT_R_X37Y142/SS2END3 INT_R_X37Y142/WL1BEG_N3 INT_R_X37Y143/NW2END_S0_0 INT_R_X37Y143/SL1BEG0 INT_R_X37Y143/SR1BEG_S0 INT_R_X37Y143/SS2A3 INT_R_X37Y143/SS2END_N0_3 INT_R_X37Y144/IMUX0 INT_R_X37Y144/IMUX16 INT_R_X37Y144/IMUX22 INT_R_X37Y144/IMUX24 INT_R_X37Y144/IMUX30 INT_R_X37Y144/IMUX38 INT_R_X37Y144/IMUX46 INT_R_X37Y144/IMUX8 INT_R_X37Y144/NW2BEG0 INT_R_X37Y144/NW2END0 INT_R_X37Y144/SL1END3 INT_R_X37Y144/SS2BEG3 INT_R_X37Y145/EE2BEG3 INT_R_X37Y145/ER1END2 INT_R_X37Y145/FAN_ALT5 INT_R_X37Y145/FAN_BOUNCE5 INT_R_X37Y145/IMUX1 INT_R_X37Y145/IMUX17 INT_R_X37Y145/IMUX23 INT_R_X37Y145/IMUX25 INT_R_X37Y145/IMUX31 INT_R_X37Y145/IMUX39 INT_R_X37Y145/IMUX47 INT_R_X37Y145/IMUX9 INT_R_X37Y145/NW2A0 INT_R_X37Y145/SE2END3 INT_R_X37Y145/SL1BEG3 INT_R_X37Y146/FAN_BOUNCE_S3_2 INT_R_X37Y147/FAN_ALT2 INT_R_X37Y147/FAN_BOUNCE2 INT_R_X37Y147/IMUX23 INT_R_X37Y147/IMUX24 INT_R_X37Y147/IMUX25 INT_R_X37Y147/IMUX31 INT_R_X37Y147/IMUX39 INT_R_X37Y147/IMUX47 INT_R_X37Y147/IMUX8 INT_R_X37Y147/IMUX9 INT_R_X37Y147/SR1BEG_S0 INT_R_X37Y147/WL1BEG2 INT_R_X37Y147/WW2END3 INT_R_X37Y148/WW2END_N0_3 INT_R_X39Y141/EL1END_S3_0 INT_R_X39Y142/EE2END3 INT_R_X39Y142/EL1END0 INT_R_X39Y142/IMUX0 INT_R_X39Y142/IMUX16 INT_R_X39Y142/IMUX23 INT_R_X39Y142/IMUX39 INT_R_X39Y142/WR1BEG_S0 INT_R_X39Y143/SE2A3 INT_R_X39Y143/WR1BEG0 INT_R_X39Y144/FAN_ALT7 INT_R_X39Y144/FAN_BOUNCE7 INT_R_X39Y144/IMUX1 INT_R_X39Y144/IMUX16 INT_R_X39Y144/IMUX17 INT_R_X39Y144/IMUX22 INT_R_X39Y144/IMUX30 INT_R_X39Y144/IMUX38 INT_R_X39Y144/IMUX46 INT_R_X39Y144/IMUX9 INT_R_X39Y144/NL1BEG1 INT_R_X39Y144/NW2END1 INT_R_X39Y144/SE2BEG3 INT_R_X39Y144/SL1END3 INT_R_X39Y144/WR1END2 INT_R_X39Y145/EE2END3 INT_R_X39Y145/IMUX1 INT_R_X39Y145/IMUX17 INT_R_X39Y145/IMUX23 INT_R_X39Y145/IMUX25 INT_R_X39Y145/IMUX31 INT_R_X39Y145/IMUX39 INT_R_X39Y145/IMUX47 INT_R_X39Y145/IMUX9 INT_R_X39Y145/NL1END1 INT_R_X39Y145/SL1BEG3 INT_R_X39Y146/FAN_BOUNCE_S3_2 INT_R_X39Y147/FAN_ALT2 INT_R_X39Y147/FAN_BOUNCE2 INT_R_X39Y147/IMUX0 INT_R_X39Y147/IMUX23 INT_R_X39Y147/IMUX24 INT_R_X39Y147/IMUX25 INT_R_X39Y147/IMUX31 INT_R_X39Y147/IMUX39 INT_R_X39Y147/IMUX47 INT_R_X39Y147/IMUX8 INT_R_X39Y147/SR1END3 INT_R_X39Y147/WR1END1 INT_R_X39Y147/WR1END_S1_0 INT_R_X39Y147/WW2BEG3 INT_R_X39Y148/IMUX1 INT_R_X39Y148/IMUX17 INT_R_X39Y148/IMUX22 INT_R_X39Y148/IMUX38 INT_R_X39Y148/NN2BEG0 INT_R_X39Y148/NW2END3 INT_R_X39Y148/SR1BEG3 INT_R_X39Y148/SR1END_N3_3 INT_R_X39Y148/WR1END0 INT_R_X39Y149/IMUX1 INT_R_X39Y149/IMUX24 INT_R_X39Y149/IMUX31 INT_R_X39Y149/IMUX47 INT_R_X39Y149/NN2A0 INT_R_X39Y149/NN2END_S2_0 INT_R_X39Y149/SW2END0 INT_R_X39Y150/IMUX0 INT_R_X39Y150/IMUX16 INT_R_X39Y150/IMUX30 INT_R_X39Y150/IMUX46 INT_R_X39Y150/NE2BEG0 INT_R_X39Y150/NL1BEG_N3 INT_R_X39Y150/NN2END0 INT_R_X39Y151/NE2A0 VBRK_X99Y149/VBRK_SE2A3 VBRK_X99Y150/VBRK_NW2A1 VBRK_X99Y150/VBRK_WR1END2 VBRK_X99Y153/VBRK_WR1END1 VBRK_X99Y154/VBRK_NW2A3 VBRK_X99Y154/VBRK_WR1END0 VBRK_X99Y155/VBRK_SW2A0 VBRK_X99Y158/VBRK_NE2A0 
pips: CLBLL_L_X40Y142/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X36Y142/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X36Y142/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X36Y142/INT_L.WL1END_N1_3->>IMUX_L0 INT_L_X36Y142/INT_L.WL1END_N1_3->>IMUX_L16 INT_L_X36Y142/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X36Y145/INT_L.NW2END0->>IMUX_L24 INT_L_X36Y145/INT_L.NW2END0->>IMUX_L8 INT_L_X36Y145/INT_L.SL1END3->>IMUX_L22 INT_L_X36Y145/INT_L.SL1END3->>IMUX_L38 INT_L_X36Y145/INT_L.SR1END1->>ER1BEG2 INT_L_X36Y146/INT_L.SR1BEG_S0->>IMUX_L25 INT_L_X36Y146/INT_L.SR1BEG_S0->>IMUX_L9 INT_L_X36Y146/INT_L.SR1BEG_S0->>SR1BEG1 INT_L_X36Y146/INT_L.SR1END3->>IMUX_L23 INT_L_X36Y146/INT_L.SR1END3->>IMUX_L39 INT_L_X36Y146/INT_L.SR1END3->>SE2BEG3 INT_L_X36Y146/INT_L.SR1END3->>SL1BEG3 INT_L_X36Y146/INT_L.SR1END3->>SR1BEG_S0 INT_L_X36Y147/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y147/INT_L.BYP_BOUNCE3->>IMUX_L23 INT_L_X36Y147/INT_L.BYP_BOUNCE3->>IMUX_L39 INT_L_X36Y147/INT_L.SR1END_N3_3->>IMUX_L0 INT_L_X36Y147/INT_L.SR1END_N3_3->>IMUX_L16 INT_L_X36Y147/INT_L.WL1END2->>BYP_ALT3 INT_L_X36Y147/INT_L.WL1END2->>SR1BEG3 INT_L_X38Y142/INT_L.ER1END1->>EL1BEG0 INT_L_X38Y143/INT_L.WR1END0->>NW2BEG0 INT_L_X40Y142/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X40Y143/INT_L.GFAN0->>IMUX_L1 INT_L_X40Y143/INT_L.GFAN0->>IMUX_L17 INT_L_X40Y143/INT_L.NR1END1->>GFAN0 INT_L_X40Y143/INT_L.NR1END1->>NL1BEG0 INT_L_X40Y143/INT_L.NR1END1->>NR1BEG1 INT_L_X40Y143/INT_L.NR1END1->>NW2BEG1 INT_L_X40Y143/INT_L.SE2END3->>IMUX_L22 INT_L_X40Y143/INT_L.SE2END3->>IMUX_L38 INT_L_X40Y144/INT_L.NL1END0->>IMUX_L24 INT_L_X40Y144/INT_L.NL1END0->>IMUX_L8 INT_L_X40Y144/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X40Y144/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X40Y144/INT_L.NR1END1->>NL1BEG0 INT_L_X40Y144/INT_L.NR1END1->>WR1BEG2 INT_L_X40Y145/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y145/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X40Y145/INT_L.NL1END0->>IMUX_L0 INT_L_X40Y145/INT_L.NL1END0->>IMUX_L16 INT_L_X40Y145/INT_L.NL1END0->>NL1BEG_N3 INT_L_X40Y145/INT_L.NL1END0->>NN2BEG0 INT_L_X40Y147/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X40Y147/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X40Y147/INT_L.NL1BEG_N3->>IMUX_L38 INT_L_X40Y147/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X40Y147/INT_L.NL1BEG_N3->>NW2BEG3 INT_L_X40Y147/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X40Y147/INT_L.NN2END0->>IMUX_L1 INT_L_X40Y147/INT_L.NN2END0->>IMUX_L16 INT_L_X40Y147/INT_L.NN2END0->>IMUX_L17 INT_L_X40Y147/INT_L.NN2END0->>IMUX_L9 INT_L_X40Y147/INT_L.NN2END0->>NL1BEG_N3 INT_L_X40Y147/INT_L.NN2END0->>WR1BEG1 INT_L_X40Y150/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X40Y150/INT_L.NE2END_S3_0->>IMUX_L47 INT_L_X40Y150/INT_L.SL1END0->>IMUX_L1 INT_L_X40Y150/INT_L.SL1END0->>IMUX_L17 INT_L_X40Y150/INT_L.SL1END0->>SW2BEG0 INT_L_X40Y151/INT_L.NE2END0->>SL1BEG0 INT_R_X37Y142/INT_R.SL1END0->>IMUX0 INT_R_X37Y142/INT_R.SL1END0->>IMUX16 INT_R_X37Y142/INT_R.SL1END0->>IMUX24 INT_R_X37Y142/INT_R.SL1END0->>IMUX8 INT_R_X37Y142/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X37Y142/INT_R.SR1BEG_S0->>WL1BEG_N3 INT_R_X37Y142/INT_R.SS2END3->>EE2BEG3 INT_R_X37Y142/INT_R.SS2END3->>IMUX23 INT_R_X37Y142/INT_R.SS2END3->>IMUX31 INT_R_X37Y142/INT_R.SS2END3->>IMUX39 INT_R_X37Y142/INT_R.SS2END3->>IMUX47 INT_R_X37Y142/INT_R.SS2END3->>SR1BEG_S0 INT_R_X37Y143/INT_R.NW2END_S0_0->>SR1BEG_S0 INT_R_X37Y143/INT_R.SR1BEG_S0->>SL1BEG0 INT_R_X37Y144/INT_R.NW2END0->>IMUX0 INT_R_X37Y144/INT_R.NW2END0->>IMUX16 INT_R_X37Y144/INT_R.NW2END0->>IMUX24 INT_R_X37Y144/INT_R.NW2END0->>IMUX8 INT_R_X37Y144/INT_R.NW2END0->>NW2BEG0 INT_R_X37Y144/INT_R.SL1END3->>IMUX22 INT_R_X37Y144/INT_R.SL1END3->>IMUX30 INT_R_X37Y144/INT_R.SL1END3->>IMUX38 INT_R_X37Y144/INT_R.SL1END3->>IMUX46 INT_R_X37Y144/INT_R.SL1END3->>SS2BEG3 INT_R_X37Y145/INT_R.ER1END2->>FAN_ALT5 INT_R_X37Y145/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X37Y145/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X37Y145/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X37Y145/INT_R.FAN_BOUNCE5->>IMUX25 INT_R_X37Y145/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X37Y145/INT_R.SE2END3->>EE2BEG3 INT_R_X37Y145/INT_R.SE2END3->>IMUX23 INT_R_X37Y145/INT_R.SE2END3->>IMUX31 INT_R_X37Y145/INT_R.SE2END3->>IMUX39 INT_R_X37Y145/INT_R.SE2END3->>IMUX47 INT_R_X37Y145/INT_R.SE2END3->>SL1BEG3 INT_R_X37Y147/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y147/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X37Y147/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X37Y147/INT_R.SR1BEG_S0->>FAN_ALT2 INT_R_X37Y147/INT_R.SR1BEG_S0->>IMUX25 INT_R_X37Y147/INT_R.SR1BEG_S0->>IMUX9 INT_R_X37Y147/INT_R.WW2END3->>IMUX23 INT_R_X37Y147/INT_R.WW2END3->>IMUX31 INT_R_X37Y147/INT_R.WW2END3->>IMUX39 INT_R_X37Y147/INT_R.WW2END3->>IMUX47 INT_R_X37Y147/INT_R.WW2END3->>SR1BEG_S0 INT_R_X37Y147/INT_R.WW2END3->>WL1BEG2 INT_R_X39Y142/INT_R.EE2END3->>IMUX23 INT_R_X39Y142/INT_R.EE2END3->>IMUX39 INT_R_X39Y142/INT_R.EE2END3->>WR1BEG_S0 INT_R_X39Y142/INT_R.EL1END0->>IMUX0 INT_R_X39Y142/INT_R.EL1END0->>IMUX16 INT_R_X39Y144/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y144/INT_R.FAN_BOUNCE7->>IMUX16 INT_R_X39Y144/INT_R.NW2END1->>IMUX1 INT_R_X39Y144/INT_R.NW2END1->>IMUX17 INT_R_X39Y144/INT_R.NW2END1->>IMUX9 INT_R_X39Y144/INT_R.SL1END3->>IMUX22 INT_R_X39Y144/INT_R.SL1END3->>IMUX30 INT_R_X39Y144/INT_R.SL1END3->>IMUX38 INT_R_X39Y144/INT_R.SL1END3->>IMUX46 INT_R_X39Y144/INT_R.SL1END3->>SE2BEG3 INT_R_X39Y144/INT_R.WR1END2->>FAN_ALT7 INT_R_X39Y144/INT_R.WR1END2->>NL1BEG1 INT_R_X39Y145/INT_R.EE2END3->>IMUX23 INT_R_X39Y145/INT_R.EE2END3->>IMUX31 INT_R_X39Y145/INT_R.EE2END3->>IMUX39 INT_R_X39Y145/INT_R.EE2END3->>IMUX47 INT_R_X39Y145/INT_R.EE2END3->>SL1BEG3 INT_R_X39Y145/INT_R.NL1END1->>IMUX1 INT_R_X39Y145/INT_R.NL1END1->>IMUX17 INT_R_X39Y145/INT_R.NL1END1->>IMUX25 INT_R_X39Y145/INT_R.NL1END1->>IMUX9 INT_R_X39Y147/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y147/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X39Y147/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X39Y147/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X39Y147/INT_R.SR1END3->>IMUX23 INT_R_X39Y147/INT_R.WR1END1->>FAN_ALT2 INT_R_X39Y147/INT_R.WR1END1->>IMUX25 INT_R_X39Y147/INT_R.WR1END_S1_0->>IMUX31 INT_R_X39Y147/INT_R.WR1END_S1_0->>IMUX39 INT_R_X39Y147/INT_R.WR1END_S1_0->>IMUX47 INT_R_X39Y147/INT_R.WR1END_S1_0->>WW2BEG3 INT_R_X39Y148/INT_R.NW2END3->>IMUX22 INT_R_X39Y148/INT_R.NW2END3->>IMUX38 INT_R_X39Y148/INT_R.NW2END3->>SR1BEG3 INT_R_X39Y148/INT_R.WR1END0->>IMUX1 INT_R_X39Y148/INT_R.WR1END0->>IMUX17 INT_R_X39Y148/INT_R.WR1END0->>NN2BEG0 INT_R_X39Y149/INT_R.NN2END_S2_0->>IMUX31 INT_R_X39Y149/INT_R.NN2END_S2_0->>IMUX47 INT_R_X39Y149/INT_R.SW2END0->>IMUX1 INT_R_X39Y149/INT_R.SW2END0->>IMUX24 INT_R_X39Y150/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y150/INT_R.NL1BEG_N3->>IMUX46 INT_R_X39Y150/INT_R.NN2END0->>IMUX0 INT_R_X39Y150/INT_R.NN2END0->>IMUX16 INT_R_X39Y150/INT_R.NN2END0->>NE2BEG0 INT_R_X39Y150/INT_R.NN2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r_reg[haddr][5]_rep__3_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_WR1END3 BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_WW2END0 BRAM_INT_INTERFACE_L_X38Y144/INT_INTERFACE_WW2END0 BRAM_INT_INTERFACE_L_X38Y147/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X38Y147/INT_INTERFACE_WW2END2 BRAM_L_X38Y140/BRAM_WR1END3_2 BRAM_L_X38Y140/BRAM_WW2END0_2 BRAM_L_X38Y140/BRAM_WW2END0_4 BRAM_L_X38Y145/BRAM_EE2BEG0_2 BRAM_L_X38Y145/BRAM_WW2END2_2 BRKH_INT_X39Y149/BRKH_INT_BYP_BOUNCE7 BRKH_INT_X39Y149/BRKH_INT_NE2BEG0 BRKH_INT_X39Y149/BRKH_INT_NE2BEG3 BRKH_INT_X39Y149/BRKH_INT_NN2A3 BRKH_INT_X40Y149/BRKH_INT_NE2END_S3_0 CLBLL_L_X40Y142/CLBLL_LL_BQ CLBLL_L_X40Y142/CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y142/CLBLL_WL1END0 CLBLL_L_X40Y143/CLBLL_IMUX24 CLBLL_L_X40Y143/CLBLL_IMUX31 CLBLL_L_X40Y143/CLBLL_IMUX47 CLBLL_L_X40Y143/CLBLL_IMUX8 CLBLL_L_X40Y143/CLBLL_LL_A5 CLBLL_L_X40Y143/CLBLL_LL_B5 CLBLL_L_X40Y143/CLBLL_LL_C5 CLBLL_L_X40Y143/CLBLL_LL_D5 CLBLL_L_X40Y144/CLBLL_EL1BEG0 CLBLL_L_X40Y144/CLBLL_EL1BEG3 CLBLL_L_X40Y144/CLBLL_IMUX1 CLBLL_L_X40Y144/CLBLL_IMUX17 CLBLL_L_X40Y144/CLBLL_IMUX22 CLBLL_L_X40Y144/CLBLL_IMUX38 CLBLL_L_X40Y144/CLBLL_LL_A3 CLBLL_L_X40Y144/CLBLL_LL_B3 CLBLL_L_X40Y144/CLBLL_LL_C3 CLBLL_L_X40Y144/CLBLL_LL_D3 CLBLL_L_X40Y144/CLBLL_NW2A0 CLBLL_L_X40Y145/CLBLL_IMUX23 CLBLL_L_X40Y145/CLBLL_IMUX25 CLBLL_L_X40Y145/CLBLL_IMUX39 CLBLL_L_X40Y145/CLBLL_IMUX9 CLBLL_L_X40Y145/CLBLL_L_A5 CLBLL_L_X40Y145/CLBLL_L_B5 CLBLL_L_X40Y145/CLBLL_L_C3 CLBLL_L_X40Y145/CLBLL_L_D3 CLBLL_L_X40Y145/CLBLL_NE2A0 CLBLL_L_X40Y145/CLBLL_NE2A1 CLBLL_L_X40Y146/CLBLL_EL1BEG3 CLBLL_L_X40Y147/CLBLL_IMUX0 CLBLL_L_X40Y147/CLBLL_IMUX23 CLBLL_L_X40Y147/CLBLL_IMUX24 CLBLL_L_X40Y147/CLBLL_IMUX25 CLBLL_L_X40Y147/CLBLL_IMUX31 CLBLL_L_X40Y147/CLBLL_IMUX39 CLBLL_L_X40Y147/CLBLL_IMUX47 CLBLL_L_X40Y147/CLBLL_IMUX8 CLBLL_L_X40Y147/CLBLL_LL_A5 CLBLL_L_X40Y147/CLBLL_LL_B5 CLBLL_L_X40Y147/CLBLL_LL_C5 CLBLL_L_X40Y147/CLBLL_LL_D5 CLBLL_L_X40Y147/CLBLL_L_A3 CLBLL_L_X40Y147/CLBLL_L_B5 CLBLL_L_X40Y147/CLBLL_L_C3 CLBLL_L_X40Y147/CLBLL_L_D3 CLBLL_L_X40Y150/CLBLL_IMUX22 CLBLL_L_X40Y150/CLBLL_IMUX24 CLBLL_L_X40Y150/CLBLL_IMUX38 CLBLL_L_X40Y150/CLBLL_IMUX8 CLBLL_L_X40Y150/CLBLL_LL_A5 CLBLL_L_X40Y150/CLBLL_LL_B5 CLBLL_L_X40Y150/CLBLL_LL_C3 CLBLL_L_X40Y150/CLBLL_LL_D3 CLBLL_L_X40Y150/CLBLL_NE2A0 CLBLL_L_X40Y150/CLBLL_NE2A3 CLBLL_L_X40Y151/CLBLL_WR1END0 CLBLM_L_X36Y142/CLBLM_ER1BEG3 CLBLM_L_X36Y142/CLBLM_IMUX23 CLBLM_L_X36Y142/CLBLM_IMUX25 CLBLM_L_X36Y142/CLBLM_IMUX39 CLBLM_L_X36Y142/CLBLM_IMUX9 CLBLM_L_X36Y142/CLBLM_L_A5 CLBLM_L_X36Y142/CLBLM_L_B5 CLBLM_L_X36Y142/CLBLM_L_C3 CLBLM_L_X36Y142/CLBLM_L_D3 CLBLM_L_X36Y142/CLBLM_WW2END2 CLBLM_L_X36Y145/CLBLM_IMUX1 CLBLM_L_X36Y145/CLBLM_IMUX17 CLBLM_L_X36Y145/CLBLM_IMUX31 CLBLM_L_X36Y145/CLBLM_IMUX47 CLBLM_L_X36Y145/CLBLM_M_A3 CLBLM_L_X36Y145/CLBLM_M_B3 CLBLM_L_X36Y145/CLBLM_M_C5 CLBLM_L_X36Y145/CLBLM_M_D5 CLBLM_L_X36Y146/CLBLM_IMUX0 CLBLM_L_X36Y146/CLBLM_IMUX16 CLBLM_L_X36Y146/CLBLM_IMUX30 CLBLM_L_X36Y146/CLBLM_IMUX46 CLBLM_L_X36Y146/CLBLM_L_A3 CLBLM_L_X36Y146/CLBLM_L_B3 CLBLM_L_X36Y146/CLBLM_L_C5 CLBLM_L_X36Y146/CLBLM_L_D5 CLBLM_L_X36Y147/CLBLM_IMUX25 CLBLM_L_X36Y147/CLBLM_IMUX30 CLBLM_L_X36Y147/CLBLM_IMUX46 CLBLM_L_X36Y147/CLBLM_IMUX9 CLBLM_L_X36Y147/CLBLM_L_A5 CLBLM_L_X36Y147/CLBLM_L_B5 CLBLM_L_X36Y147/CLBLM_L_C5 CLBLM_L_X36Y147/CLBLM_L_D5 CLBLM_R_X37Y142/CLBLM_IMUX1 CLBLM_R_X37Y142/CLBLM_IMUX17 CLBLM_R_X37Y142/CLBLM_IMUX22 CLBLM_R_X37Y142/CLBLM_IMUX25 CLBLM_R_X37Y142/CLBLM_IMUX30 CLBLM_R_X37Y142/CLBLM_IMUX38 CLBLM_R_X37Y142/CLBLM_IMUX46 CLBLM_R_X37Y142/CLBLM_IMUX9 CLBLM_R_X37Y142/CLBLM_L_A5 CLBLM_R_X37Y142/CLBLM_L_B5 CLBLM_R_X37Y142/CLBLM_L_C5 CLBLM_R_X37Y142/CLBLM_L_D5 CLBLM_R_X37Y142/CLBLM_M_A3 CLBLM_R_X37Y142/CLBLM_M_B3 CLBLM_R_X37Y142/CLBLM_M_C3 CLBLM_R_X37Y142/CLBLM_M_D3 CLBLM_R_X37Y142/CLBLM_WR1END3 CLBLM_R_X37Y142/CLBLM_WW2END0 CLBLM_R_X37Y144/CLBLM_IMUX1 CLBLM_R_X37Y144/CLBLM_IMUX17 CLBLM_R_X37Y144/CLBLM_IMUX23 CLBLM_R_X37Y144/CLBLM_IMUX25 CLBLM_R_X37Y144/CLBLM_IMUX31 CLBLM_R_X37Y144/CLBLM_IMUX39 CLBLM_R_X37Y144/CLBLM_IMUX47 CLBLM_R_X37Y144/CLBLM_IMUX9 CLBLM_R_X37Y144/CLBLM_L_A5 CLBLM_R_X37Y144/CLBLM_L_B5 CLBLM_R_X37Y144/CLBLM_L_C3 CLBLM_R_X37Y144/CLBLM_L_D3 CLBLM_R_X37Y144/CLBLM_M_A3 CLBLM_R_X37Y144/CLBLM_M_B3 CLBLM_R_X37Y144/CLBLM_M_C5 CLBLM_R_X37Y144/CLBLM_M_D5 CLBLM_R_X37Y144/CLBLM_WW2END0 CLBLM_R_X37Y145/CLBLM_IMUX0 CLBLM_R_X37Y145/CLBLM_IMUX16 CLBLM_R_X37Y145/CLBLM_IMUX22 CLBLM_R_X37Y145/CLBLM_IMUX24 CLBLM_R_X37Y145/CLBLM_IMUX30 CLBLM_R_X37Y145/CLBLM_IMUX38 CLBLM_R_X37Y145/CLBLM_IMUX46 CLBLM_R_X37Y145/CLBLM_IMUX8 CLBLM_R_X37Y145/CLBLM_L_A3 CLBLM_R_X37Y145/CLBLM_L_B3 CLBLM_R_X37Y145/CLBLM_L_C5 CLBLM_R_X37Y145/CLBLM_L_D5 CLBLM_R_X37Y145/CLBLM_M_A5 CLBLM_R_X37Y145/CLBLM_M_B5 CLBLM_R_X37Y145/CLBLM_M_C3 CLBLM_R_X37Y145/CLBLM_M_D3 CLBLM_R_X37Y147/CLBLM_EE2BEG0 CLBLM_R_X37Y147/CLBLM_IMUX0 CLBLM_R_X37Y147/CLBLM_IMUX1 CLBLM_R_X37Y147/CLBLM_IMUX16 CLBLM_R_X37Y147/CLBLM_IMUX17 CLBLM_R_X37Y147/CLBLM_IMUX22 CLBLM_R_X37Y147/CLBLM_IMUX30 CLBLM_R_X37Y147/CLBLM_IMUX38 CLBLM_R_X37Y147/CLBLM_IMUX46 CLBLM_R_X37Y147/CLBLM_L_A3 CLBLM_R_X37Y147/CLBLM_L_B3 CLBLM_R_X37Y147/CLBLM_L_C5 CLBLM_R_X37Y147/CLBLM_L_D5 CLBLM_R_X37Y147/CLBLM_M_A3 CLBLM_R_X37Y147/CLBLM_M_B3 CLBLM_R_X37Y147/CLBLM_M_C3 CLBLM_R_X37Y147/CLBLM_M_D3 CLBLM_R_X37Y147/CLBLM_WW2END2 CLBLM_R_X39Y142/CLBLM_IMUX25 CLBLM_R_X39Y142/CLBLM_IMUX30 CLBLM_R_X39Y142/CLBLM_IMUX46 CLBLM_R_X39Y142/CLBLM_IMUX9 CLBLM_R_X39Y142/CLBLM_L_A5 CLBLM_R_X39Y142/CLBLM_L_B5 CLBLM_R_X39Y142/CLBLM_L_C5 CLBLM_R_X39Y142/CLBLM_L_D5 CLBLM_R_X39Y142/CLBLM_WL1END0 CLBLM_R_X39Y144/CLBLM_EL1BEG0 CLBLM_R_X39Y144/CLBLM_EL1BEG3 CLBLM_R_X39Y144/CLBLM_IMUX0 CLBLM_R_X39Y144/CLBLM_IMUX23 CLBLM_R_X39Y144/CLBLM_IMUX24 CLBLM_R_X39Y144/CLBLM_IMUX25 CLBLM_R_X39Y144/CLBLM_IMUX31 CLBLM_R_X39Y144/CLBLM_IMUX39 CLBLM_R_X39Y144/CLBLM_IMUX47 CLBLM_R_X39Y144/CLBLM_IMUX8 CLBLM_R_X39Y144/CLBLM_L_A3 CLBLM_R_X39Y144/CLBLM_L_B5 CLBLM_R_X39Y144/CLBLM_L_C3 CLBLM_R_X39Y144/CLBLM_L_D3 CLBLM_R_X39Y144/CLBLM_M_A5 CLBLM_R_X39Y144/CLBLM_M_B5 CLBLM_R_X39Y144/CLBLM_M_C5 CLBLM_R_X39Y144/CLBLM_M_D5 CLBLM_R_X39Y144/CLBLM_NW2A0 CLBLM_R_X39Y145/CLBLM_IMUX0 CLBLM_R_X39Y145/CLBLM_IMUX16 CLBLM_R_X39Y145/CLBLM_IMUX22 CLBLM_R_X39Y145/CLBLM_IMUX24 CLBLM_R_X39Y145/CLBLM_IMUX30 CLBLM_R_X39Y145/CLBLM_IMUX38 CLBLM_R_X39Y145/CLBLM_IMUX46 CLBLM_R_X39Y145/CLBLM_IMUX8 CLBLM_R_X39Y145/CLBLM_L_A3 CLBLM_R_X39Y145/CLBLM_L_B3 CLBLM_R_X39Y145/CLBLM_L_C5 CLBLM_R_X39Y145/CLBLM_L_D5 CLBLM_R_X39Y145/CLBLM_M_A5 CLBLM_R_X39Y145/CLBLM_M_B5 CLBLM_R_X39Y145/CLBLM_M_C3 CLBLM_R_X39Y145/CLBLM_M_D3 CLBLM_R_X39Y145/CLBLM_NE2A0 CLBLM_R_X39Y145/CLBLM_NE2A1 CLBLM_R_X39Y146/CLBLM_EL1BEG3 CLBLM_R_X39Y147/CLBLM_IMUX1 CLBLM_R_X39Y147/CLBLM_IMUX16 CLBLM_R_X39Y147/CLBLM_IMUX17 CLBLM_R_X39Y147/CLBLM_IMUX22 CLBLM_R_X39Y147/CLBLM_IMUX30 CLBLM_R_X39Y147/CLBLM_IMUX38 CLBLM_R_X39Y147/CLBLM_IMUX46 CLBLM_R_X39Y147/CLBLM_IMUX9 CLBLM_R_X39Y147/CLBLM_L_A5 CLBLM_R_X39Y147/CLBLM_L_B3 CLBLM_R_X39Y147/CLBLM_L_C5 CLBLM_R_X39Y147/CLBLM_L_D5 CLBLM_R_X39Y147/CLBLM_M_A3 CLBLM_R_X39Y147/CLBLM_M_B3 CLBLM_R_X39Y147/CLBLM_M_C3 CLBLM_R_X39Y147/CLBLM_M_D3 CLBLM_R_X39Y148/CLBLM_IMUX24 CLBLM_R_X39Y148/CLBLM_IMUX31 CLBLM_R_X39Y148/CLBLM_IMUX47 CLBLM_R_X39Y148/CLBLM_IMUX8 CLBLM_R_X39Y148/CLBLM_M_A5 CLBLM_R_X39Y148/CLBLM_M_B5 CLBLM_R_X39Y148/CLBLM_M_C5 CLBLM_R_X39Y148/CLBLM_M_D5 CLBLM_R_X39Y149/CLBLM_IMUX17 CLBLM_R_X39Y149/CLBLM_IMUX22 CLBLM_R_X39Y149/CLBLM_IMUX38 CLBLM_R_X39Y149/CLBLM_IMUX8 CLBLM_R_X39Y149/CLBLM_M_A5 CLBLM_R_X39Y149/CLBLM_M_B3 CLBLM_R_X39Y149/CLBLM_M_C3 CLBLM_R_X39Y149/CLBLM_M_D3 CLBLM_R_X39Y150/CLBLM_IMUX23 CLBLM_R_X39Y150/CLBLM_IMUX25 CLBLM_R_X39Y150/CLBLM_IMUX39 CLBLM_R_X39Y150/CLBLM_IMUX9 CLBLM_R_X39Y150/CLBLM_L_A5 CLBLM_R_X39Y150/CLBLM_L_B5 CLBLM_R_X39Y150/CLBLM_L_C3 CLBLM_R_X39Y150/CLBLM_L_D3 CLBLM_R_X39Y150/CLBLM_NE2A0 CLBLM_R_X39Y150/CLBLM_NE2A3 CLBLM_R_X39Y151/CLBLM_WR1END0 DSP_R_X35Y140/DSP_ER1BEG3_2 DSP_R_X35Y140/DSP_WW2END2_2 INT_INTERFACE_R_X35Y142/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X35Y142/INT_INTERFACE_WW2END2 INT_L_X36Y142/ER1END3 INT_L_X36Y142/IMUX_L23 INT_L_X36Y142/IMUX_L25 INT_L_X36Y142/IMUX_L39 INT_L_X36Y142/IMUX_L9 INT_L_X36Y142/SS2END0 INT_L_X36Y142/WR1END_S1_0 INT_L_X36Y142/WW2A2 INT_L_X36Y143/ER1END_N3_3 INT_L_X36Y143/SS2A0 INT_L_X36Y143/WR1END0 INT_L_X36Y144/SL1END0 INT_L_X36Y144/SS2BEG0 INT_L_X36Y145/IMUX_L1 INT_L_X36Y145/IMUX_L17 INT_L_X36Y145/IMUX_L31 INT_L_X36Y145/IMUX_L47 INT_L_X36Y145/SL1BEG0 INT_L_X36Y145/SR1BEG_S0 INT_L_X36Y145/WR1END_S1_0 INT_L_X36Y146/FAN_BOUNCE_S3_6 INT_L_X36Y146/IMUX_L0 INT_L_X36Y146/IMUX_L16 INT_L_X36Y146/IMUX_L30 INT_L_X36Y146/IMUX_L46 INT_L_X36Y146/NL1BEG_N3 INT_L_X36Y146/NR1BEG3 INT_L_X36Y146/WR1END0 INT_L_X36Y147/FAN_ALT6 INT_L_X36Y147/FAN_BOUNCE6 INT_L_X36Y147/IMUX_L25 INT_L_X36Y147/IMUX_L30 INT_L_X36Y147/IMUX_L46 INT_L_X36Y147/IMUX_L9 INT_L_X36Y147/NR1END3 INT_L_X36Y147/WR1END1 INT_L_X38Y142/WR1BEG3 INT_L_X38Y142/WR1END2 INT_L_X38Y142/WW2A0 INT_L_X38Y144/WW2A0 INT_L_X38Y147/EE2A0 INT_L_X38Y147/WW2A2 INT_L_X40Y142/LOGIC_OUTS_L5 INT_L_X40Y142/NL1BEG0 INT_L_X40Y142/NL1END_S3_0 INT_L_X40Y142/WL1BEG0 INT_L_X40Y143/EL1END_S3_0 INT_L_X40Y143/IMUX_L24 INT_L_X40Y143/IMUX_L31 INT_L_X40Y143/IMUX_L47 INT_L_X40Y143/IMUX_L8 INT_L_X40Y143/NL1END0 INT_L_X40Y143/NW2BEG0 INT_L_X40Y144/EL1END0 INT_L_X40Y144/EL1END3 INT_L_X40Y144/IMUX_L1 INT_L_X40Y144/IMUX_L17 INT_L_X40Y144/IMUX_L22 INT_L_X40Y144/IMUX_L38 INT_L_X40Y144/NE2END_S3_0 INT_L_X40Y144/NW2A0 INT_L_X40Y145/IMUX_L23 INT_L_X40Y145/IMUX_L25 INT_L_X40Y145/IMUX_L39 INT_L_X40Y145/IMUX_L9 INT_L_X40Y145/NE2END0 INT_L_X40Y145/NE2END1 INT_L_X40Y145/NN2BEG1 INT_L_X40Y145/SL1END3 INT_L_X40Y146/EL1END3 INT_L_X40Y146/FAN_BOUNCE_S3_2 INT_L_X40Y146/NN2A1 INT_L_X40Y146/NR1BEG3 INT_L_X40Y146/SL1BEG3 INT_L_X40Y147/FAN_ALT2 INT_L_X40Y147/FAN_BOUNCE2 INT_L_X40Y147/IMUX_L0 INT_L_X40Y147/IMUX_L23 INT_L_X40Y147/IMUX_L24 INT_L_X40Y147/IMUX_L25 INT_L_X40Y147/IMUX_L31 INT_L_X40Y147/IMUX_L39 INT_L_X40Y147/IMUX_L47 INT_L_X40Y147/IMUX_L8 INT_L_X40Y147/NN2END1 INT_L_X40Y147/NR1END3 INT_L_X40Y149/NE2END_S3_0 INT_L_X40Y150/IMUX_L22 INT_L_X40Y150/IMUX_L24 INT_L_X40Y150/IMUX_L38 INT_L_X40Y150/IMUX_L8 INT_L_X40Y150/NE2END0 INT_L_X40Y150/NE2END3 INT_L_X40Y150/WR1BEG_S0 INT_L_X40Y151/WR1BEG0 INT_R_X35Y142/ER1BEG3 INT_R_X35Y142/WW2END2 INT_R_X37Y142/IMUX1 INT_R_X37Y142/IMUX17 INT_R_X37Y142/IMUX22 INT_R_X37Y142/IMUX25 INT_R_X37Y142/IMUX30 INT_R_X37Y142/IMUX38 INT_R_X37Y142/IMUX46 INT_R_X37Y142/IMUX9 INT_R_X37Y142/WR1BEG_S0 INT_R_X37Y142/WR1END3 INT_R_X37Y142/WW2BEG2 INT_R_X37Y142/WW2END0 INT_R_X37Y143/WR1BEG0 INT_R_X37Y144/IMUX1 INT_R_X37Y144/IMUX17 INT_R_X37Y144/IMUX23 INT_R_X37Y144/IMUX25 INT_R_X37Y144/IMUX31 INT_R_X37Y144/IMUX39 INT_R_X37Y144/IMUX47 INT_R_X37Y144/IMUX9 INT_R_X37Y144/NL1BEG0 INT_R_X37Y144/NL1END_S3_0 INT_R_X37Y144/WW2END0 INT_R_X37Y145/IMUX0 INT_R_X37Y145/IMUX16 INT_R_X37Y145/IMUX22 INT_R_X37Y145/IMUX24 INT_R_X37Y145/IMUX30 INT_R_X37Y145/IMUX38 INT_R_X37Y145/IMUX46 INT_R_X37Y145/IMUX8 INT_R_X37Y145/NL1BEG_N3 INT_R_X37Y145/NL1END0 INT_R_X37Y145/NN2BEG0 INT_R_X37Y145/WR1BEG_S0 INT_R_X37Y146/NN2A0 INT_R_X37Y146/NN2END_S2_0 INT_R_X37Y146/WR1BEG0 INT_R_X37Y147/EE2BEG0 INT_R_X37Y147/IMUX0 INT_R_X37Y147/IMUX1 INT_R_X37Y147/IMUX16 INT_R_X37Y147/IMUX17 INT_R_X37Y147/IMUX22 INT_R_X37Y147/IMUX30 INT_R_X37Y147/IMUX38 INT_R_X37Y147/IMUX46 INT_R_X37Y147/NN2END0 INT_R_X37Y147/WR1BEG1 INT_R_X37Y147/WW2END2 INT_R_X39Y142/IMUX25 INT_R_X39Y142/IMUX30 INT_R_X39Y142/IMUX46 INT_R_X39Y142/IMUX9 INT_R_X39Y142/NN2BEG1 INT_R_X39Y142/SR1END2 INT_R_X39Y142/WL1END0 INT_R_X39Y142/WR1BEG2 INT_R_X39Y142/WW2BEG0 INT_R_X39Y143/NN2A1 INT_R_X39Y143/NW2END_S0_0 INT_R_X39Y143/SR1BEG2 INT_R_X39Y143/SR1END1 INT_R_X39Y144/EL1BEG0 INT_R_X39Y144/EL1BEG3 INT_R_X39Y144/IMUX0 INT_R_X39Y144/IMUX23 INT_R_X39Y144/IMUX24 INT_R_X39Y144/IMUX25 INT_R_X39Y144/IMUX31 INT_R_X39Y144/IMUX39 INT_R_X39Y144/IMUX47 INT_R_X39Y144/IMUX8 INT_R_X39Y144/NE2BEG0 INT_R_X39Y144/NE2BEG1 INT_R_X39Y144/NL1BEG0 INT_R_X39Y144/NL1END_S3_0 INT_R_X39Y144/NN2END1 INT_R_X39Y144/NW2END0 INT_R_X39Y144/SR1BEG1 INT_R_X39Y144/WW2BEG0 INT_R_X39Y145/EL1BEG_N3 INT_R_X39Y145/IMUX0 INT_R_X39Y145/IMUX16 INT_R_X39Y145/IMUX22 INT_R_X39Y145/IMUX24 INT_R_X39Y145/IMUX30 INT_R_X39Y145/IMUX38 INT_R_X39Y145/IMUX46 INT_R_X39Y145/IMUX8 INT_R_X39Y145/NE2A0 INT_R_X39Y145/NE2A1 INT_R_X39Y145/NL1BEG_N3 INT_R_X39Y145/NL1END0 INT_R_X39Y145/NN2BEG3 INT_R_X39Y146/EL1BEG3 INT_R_X39Y146/NN2A3 INT_R_X39Y147/EE2END0 INT_R_X39Y147/EL1BEG_N3 INT_R_X39Y147/IMUX1 INT_R_X39Y147/IMUX16 INT_R_X39Y147/IMUX17 INT_R_X39Y147/IMUX22 INT_R_X39Y147/IMUX30 INT_R_X39Y147/IMUX38 INT_R_X39Y147/IMUX46 INT_R_X39Y147/IMUX9 INT_R_X39Y147/NN2BEG0 INT_R_X39Y147/NN2END3 INT_R_X39Y147/NR1BEG0 INT_R_X39Y147/NR1BEG3 INT_R_X39Y147/WW2BEG2 INT_R_X39Y148/IMUX24 INT_R_X39Y148/IMUX31 INT_R_X39Y148/IMUX47 INT_R_X39Y148/IMUX8 INT_R_X39Y148/NN2A0 INT_R_X39Y148/NN2BEG3 INT_R_X39Y148/NN2END_S2_0 INT_R_X39Y148/NR1BEG3 INT_R_X39Y148/NR1END0 INT_R_X39Y148/NR1END3 INT_R_X39Y149/BYP_ALT7 INT_R_X39Y149/BYP_BOUNCE7 INT_R_X39Y149/IMUX17 INT_R_X39Y149/IMUX22 INT_R_X39Y149/IMUX38 INT_R_X39Y149/IMUX8 INT_R_X39Y149/NE2BEG0 INT_R_X39Y149/NE2BEG3 INT_R_X39Y149/NN2A3 INT_R_X39Y149/NN2END0 INT_R_X39Y149/NR1END3 INT_R_X39Y150/BYP_BOUNCE_N3_7 INT_R_X39Y150/IMUX23 INT_R_X39Y150/IMUX25 INT_R_X39Y150/IMUX39 INT_R_X39Y150/IMUX9 INT_R_X39Y150/NE2A0 INT_R_X39Y150/NE2A3 INT_R_X39Y150/NN2END3 INT_R_X39Y150/WR1END_S1_0 INT_R_X39Y151/WR1END0 VBRK_X89Y148/VBRK_ER1BEG3 VBRK_X89Y148/VBRK_WW2END2 VBRK_X99Y148/VBRK_WL1END0 VBRK_X99Y150/VBRK_EL1BEG0 VBRK_X99Y150/VBRK_EL1BEG3 VBRK_X99Y150/VBRK_NW2A0 VBRK_X99Y151/VBRK_NE2A0 VBRK_X99Y151/VBRK_NE2A1 VBRK_X99Y152/VBRK_EL1BEG3 VBRK_X99Y157/VBRK_NE2A0 VBRK_X99Y157/VBRK_NE2A3 VBRK_X99Y158/VBRK_WR1END0 
pips: CLBLL_L_X40Y142/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y143/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y144/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y145/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X40Y150/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y146/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X36Y147/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y142/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X37Y145/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X37Y147/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y142/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y144/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y145/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X39Y147/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X39Y149/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X39Y150/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X36Y142/INT_L.ER1END3->>IMUX_L23 INT_L_X36Y142/INT_L.SS2END0->>IMUX_L25 INT_L_X36Y142/INT_L.SS2END0->>IMUX_L9 INT_L_X36Y142/INT_L.WR1END_S1_0->>IMUX_L39 INT_L_X36Y144/INT_L.SL1END0->>SS2BEG0 INT_L_X36Y145/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X36Y145/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X36Y145/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X36Y145/INT_L.WR1END_S1_0->>IMUX_L31 INT_L_X36Y145/INT_L.WR1END_S1_0->>IMUX_L47 INT_L_X36Y145/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X36Y146/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X36Y146/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X36Y146/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X36Y146/INT_L.WR1END0->>IMUX_L0 INT_L_X36Y146/INT_L.WR1END0->>IMUX_L16 INT_L_X36Y146/INT_L.WR1END0->>NL1BEG_N3 INT_L_X36Y147/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X36Y147/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X36Y147/INT_L.NR1END3->>IMUX_L30 INT_L_X36Y147/INT_L.NR1END3->>IMUX_L46 INT_L_X36Y147/INT_L.WR1END1->>FAN_ALT6 INT_L_X36Y147/INT_L.WR1END1->>IMUX_L25 INT_L_X38Y142/INT_L.WR1END2->>WR1BEG3 INT_L_X40Y142/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X40Y142/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X40Y143/INT_L.EL1END_S3_0->>IMUX_L31 INT_L_X40Y143/INT_L.EL1END_S3_0->>IMUX_L47 INT_L_X40Y143/INT_L.NL1END0->>IMUX_L24 INT_L_X40Y143/INT_L.NL1END0->>IMUX_L8 INT_L_X40Y143/INT_L.NL1END0->>NW2BEG0 INT_L_X40Y144/INT_L.EL1END0->>IMUX_L1 INT_L_X40Y144/INT_L.EL1END0->>IMUX_L17 INT_L_X40Y144/INT_L.EL1END3->>IMUX_L22 INT_L_X40Y144/INT_L.EL1END3->>IMUX_L38 INT_L_X40Y145/INT_L.NE2END0->>IMUX_L9 INT_L_X40Y145/INT_L.NE2END1->>IMUX_L25 INT_L_X40Y145/INT_L.NE2END1->>NN2BEG1 INT_L_X40Y145/INT_L.SL1END3->>IMUX_L23 INT_L_X40Y145/INT_L.SL1END3->>IMUX_L39 INT_L_X40Y146/INT_L.EL1END3->>NR1BEG3 INT_L_X40Y146/INT_L.EL1END3->>SL1BEG3 INT_L_X40Y147/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X40Y147/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X40Y147/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X40Y147/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X40Y147/INT_L.NN2END1->>FAN_ALT2 INT_L_X40Y147/INT_L.NN2END1->>IMUX_L25 INT_L_X40Y147/INT_L.NR1END3->>IMUX_L23 INT_L_X40Y147/INT_L.NR1END3->>IMUX_L31 INT_L_X40Y147/INT_L.NR1END3->>IMUX_L39 INT_L_X40Y147/INT_L.NR1END3->>IMUX_L47 INT_L_X40Y150/INT_L.NE2END0->>IMUX_L24 INT_L_X40Y150/INT_L.NE2END0->>IMUX_L8 INT_L_X40Y150/INT_L.NE2END3->>IMUX_L22 INT_L_X40Y150/INT_L.NE2END3->>IMUX_L38 INT_L_X40Y150/INT_L.NE2END3->>WR1BEG_S0 INT_R_X35Y142/INT_R.WW2END2->>ER1BEG3 INT_R_X37Y142/INT_R.WR1END3->>IMUX22 INT_R_X37Y142/INT_R.WR1END3->>IMUX30 INT_R_X37Y142/INT_R.WR1END3->>IMUX38 INT_R_X37Y142/INT_R.WR1END3->>IMUX46 INT_R_X37Y142/INT_R.WR1END3->>WR1BEG_S0 INT_R_X37Y142/INT_R.WR1END3->>WW2BEG2 INT_R_X37Y142/INT_R.WW2END0->>IMUX1 INT_R_X37Y142/INT_R.WW2END0->>IMUX17 INT_R_X37Y142/INT_R.WW2END0->>IMUX25 INT_R_X37Y142/INT_R.WW2END0->>IMUX9 INT_R_X37Y144/INT_R.NL1END_S3_0->>IMUX23 INT_R_X37Y144/INT_R.NL1END_S3_0->>IMUX31 INT_R_X37Y144/INT_R.NL1END_S3_0->>IMUX39 INT_R_X37Y144/INT_R.NL1END_S3_0->>IMUX47 INT_R_X37Y144/INT_R.WW2END0->>IMUX1 INT_R_X37Y144/INT_R.WW2END0->>IMUX17 INT_R_X37Y144/INT_R.WW2END0->>IMUX25 INT_R_X37Y144/INT_R.WW2END0->>IMUX9 INT_R_X37Y144/INT_R.WW2END0->>NL1BEG0 INT_R_X37Y145/INT_R.NL1BEG_N3->>IMUX22 INT_R_X37Y145/INT_R.NL1BEG_N3->>IMUX30 INT_R_X37Y145/INT_R.NL1BEG_N3->>IMUX38 INT_R_X37Y145/INT_R.NL1BEG_N3->>IMUX46 INT_R_X37Y145/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X37Y145/INT_R.NL1END0->>IMUX0 INT_R_X37Y145/INT_R.NL1END0->>IMUX16 INT_R_X37Y145/INT_R.NL1END0->>IMUX24 INT_R_X37Y145/INT_R.NL1END0->>IMUX8 INT_R_X37Y145/INT_R.NL1END0->>NL1BEG_N3 INT_R_X37Y145/INT_R.NL1END0->>NN2BEG0 INT_R_X37Y147/INT_R.NN2END0->>EE2BEG0 INT_R_X37Y147/INT_R.NN2END0->>IMUX0 INT_R_X37Y147/INT_R.NN2END0->>IMUX1 INT_R_X37Y147/INT_R.NN2END0->>IMUX16 INT_R_X37Y147/INT_R.NN2END0->>IMUX17 INT_R_X37Y147/INT_R.NN2END0->>WR1BEG1 INT_R_X37Y147/INT_R.WW2END2->>IMUX22 INT_R_X37Y147/INT_R.WW2END2->>IMUX30 INT_R_X37Y147/INT_R.WW2END2->>IMUX38 INT_R_X37Y147/INT_R.WW2END2->>IMUX46 INT_R_X39Y142/INT_R.SR1END2->>IMUX30 INT_R_X39Y142/INT_R.SR1END2->>IMUX46 INT_R_X39Y142/INT_R.WL1END0->>IMUX25 INT_R_X39Y142/INT_R.WL1END0->>IMUX9 INT_R_X39Y142/INT_R.WL1END0->>NN2BEG1 INT_R_X39Y142/INT_R.WL1END0->>WR1BEG2 INT_R_X39Y142/INT_R.WL1END0->>WW2BEG0 INT_R_X39Y143/INT_R.SR1END1->>SR1BEG2 INT_R_X39Y144/INT_R.NL1END_S3_0->>IMUX23 INT_R_X39Y144/INT_R.NL1END_S3_0->>IMUX31 INT_R_X39Y144/INT_R.NL1END_S3_0->>IMUX39 INT_R_X39Y144/INT_R.NL1END_S3_0->>IMUX47 INT_R_X39Y144/INT_R.NN2END1->>EL1BEG0 INT_R_X39Y144/INT_R.NN2END1->>IMUX25 INT_R_X39Y144/INT_R.NN2END1->>NE2BEG1 INT_R_X39Y144/INT_R.NN2END1->>NL1BEG0 INT_R_X39Y144/INT_R.NN2END1->>SR1BEG1 INT_R_X39Y144/INT_R.NN2END1->>WW2BEG0 INT_R_X39Y144/INT_R.NW2END0->>IMUX0 INT_R_X39Y144/INT_R.NW2END0->>IMUX24 INT_R_X39Y144/INT_R.NW2END0->>IMUX8 INT_R_X39Y144/INT_R.NW2END0->>NE2BEG0 INT_R_X39Y145/INT_R.NL1BEG_N3->>IMUX22 INT_R_X39Y145/INT_R.NL1BEG_N3->>IMUX30 INT_R_X39Y145/INT_R.NL1BEG_N3->>IMUX38 INT_R_X39Y145/INT_R.NL1BEG_N3->>IMUX46 INT_R_X39Y145/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X39Y145/INT_R.NL1END0->>EL1BEG_N3 INT_R_X39Y145/INT_R.NL1END0->>IMUX0 INT_R_X39Y145/INT_R.NL1END0->>IMUX16 INT_R_X39Y145/INT_R.NL1END0->>IMUX24 INT_R_X39Y145/INT_R.NL1END0->>IMUX8 INT_R_X39Y145/INT_R.NL1END0->>NL1BEG_N3 INT_R_X39Y147/INT_R.EE2END0->>EL1BEG_N3 INT_R_X39Y147/INT_R.EE2END0->>IMUX1 INT_R_X39Y147/INT_R.EE2END0->>IMUX16 INT_R_X39Y147/INT_R.EE2END0->>IMUX17 INT_R_X39Y147/INT_R.EE2END0->>IMUX9 INT_R_X39Y147/INT_R.EE2END0->>NN2BEG0 INT_R_X39Y147/INT_R.EE2END0->>NR1BEG0 INT_R_X39Y147/INT_R.NN2END3->>IMUX22 INT_R_X39Y147/INT_R.NN2END3->>IMUX30 INT_R_X39Y147/INT_R.NN2END3->>IMUX38 INT_R_X39Y147/INT_R.NN2END3->>IMUX46 INT_R_X39Y147/INT_R.NN2END3->>NR1BEG3 INT_R_X39Y147/INT_R.NN2END3->>WW2BEG2 INT_R_X39Y148/INT_R.NR1END0->>IMUX24 INT_R_X39Y148/INT_R.NR1END0->>IMUX8 INT_R_X39Y148/INT_R.NR1END3->>IMUX31 INT_R_X39Y148/INT_R.NR1END3->>IMUX47 INT_R_X39Y148/INT_R.NR1END3->>NN2BEG3 INT_R_X39Y148/INT_R.NR1END3->>NR1BEG3 INT_R_X39Y149/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X39Y149/INT_R.NN2END0->>IMUX17 INT_R_X39Y149/INT_R.NN2END0->>IMUX8 INT_R_X39Y149/INT_R.NN2END0->>NE2BEG0 INT_R_X39Y149/INT_R.NR1END3->>BYP_ALT7 INT_R_X39Y149/INT_R.NR1END3->>IMUX22 INT_R_X39Y149/INT_R.NR1END3->>IMUX38 INT_R_X39Y149/INT_R.NR1END3->>NE2BEG3 INT_R_X39Y150/INT_R.BYP_BOUNCE_N3_7->>IMUX25 INT_R_X39Y150/INT_R.BYP_BOUNCE_N3_7->>IMUX9 INT_R_X39Y150/INT_R.NN2END3->>IMUX23 INT_R_X39Y150/INT_R.WR1END_S1_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r[hrdatas][25]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][25]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[26] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_2_n_0 - 
wires: BRKH_INT_X40Y149/BRKH_INT_SS2A3 CLBLL_L_X40Y148/CLBLL_WL1END2 CLBLL_L_X40Y150/CLBLL_LL_BMUX CLBLL_L_X40Y150/CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y148/CLBLM_IMUX5 CLBLM_R_X39Y148/CLBLM_L_A6 CLBLM_R_X39Y148/CLBLM_WL1END2 INT_L_X40Y148/SS2END3 INT_L_X40Y148/WL1BEG2 INT_L_X40Y149/SS2A3 INT_L_X40Y149/SS2END_N0_3 INT_L_X40Y150/LOGIC_OUTS_L21 INT_L_X40Y150/SS2BEG3 INT_R_X39Y148/IMUX5 INT_R_X39Y148/WL1END2 VBRK_X99Y154/VBRK_WL1END2 
pips: CLBLL_L_X40Y150/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X40Y148/INT_L.SS2END3->>WL1BEG2 INT_L_X40Y150/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_R_X39Y148/INT_R.WL1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_3_n_0 - 
wires: BRKH_INT_X39Y149/BRKH_INT_SS2A3 CLBLM_R_X39Y148/CLBLM_IMUX3 CLBLM_R_X39Y148/CLBLM_L_A2 CLBLM_R_X39Y150/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y150/CLBLM_L_BMUX INT_R_X39Y148/FAN_ALT3 INT_R_X39Y148/FAN_BOUNCE3 INT_R_X39Y148/IMUX3 INT_R_X39Y148/SS2END3 INT_R_X39Y149/SS2A3 INT_R_X39Y149/SS2END_N0_3 INT_R_X39Y150/LOGIC_OUTS17 INT_R_X39Y150/SS2BEG3 
pips: CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X39Y150/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y148/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X39Y148/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X39Y148/INT_R.SS2END3->>FAN_ALT3 INT_R_X39Y150/INT_R.LOGIC_OUTS17->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_4_n_0 - 
wires: CLBLM_R_X39Y148/CLBLM_IMUX6 CLBLM_R_X39Y148/CLBLM_L_A1 CLBLM_R_X39Y149/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y149/CLBLM_M_BMUX INT_R_X39Y148/IMUX6 INT_R_X39Y148/SL1END3 INT_R_X39Y149/LOGIC_OUTS21 INT_R_X39Y149/SL1BEG3 
pips: CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X39Y149/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y148/INT_R.SL1END3->>IMUX6 INT_R_X39Y149/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_5_n_0 - 
wires: CLBLM_R_X39Y148/CLBLM_IMUX9 CLBLM_R_X39Y148/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y148/CLBLM_L_A5 CLBLM_R_X39Y148/CLBLM_M_BMUX INT_R_X39Y148/IMUX9 INT_R_X39Y148/LOGIC_OUTS21 INT_R_X39Y148/SR1BEG_S0 
pips: CLBLM_R_X39Y148/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X39Y148/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y148/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y148/INT_R.SR1BEG_S0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][26]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[27] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_2_n_0 - 
wires: CLBLM_L_X36Y142/CLBLM_IMUX1 CLBLM_L_X36Y142/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y142/CLBLM_L_BMUX CLBLM_L_X36Y142/CLBLM_M_A3 INT_L_X36Y142/IMUX_L1 INT_L_X36Y142/LOGIC_OUTS_L17 INT_L_X36Y142/SR1BEG_S0 
pips: CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X36Y142/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y142/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X36Y142/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_3_n_0 - 
wires: CLBLM_L_X36Y142/CLBLM_IMUX8 CLBLM_L_X36Y142/CLBLM_M_A5 CLBLM_R_X37Y144/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y144/CLBLM_M_BMUX INT_L_X36Y141/SS2END3 INT_L_X36Y142/IMUX_L8 INT_L_X36Y142/SS2A3 INT_L_X36Y142/SS2END_N0_3 INT_L_X36Y143/SS2BEG3 INT_L_X36Y143/SW2END3 INT_L_X36Y144/SW2END_N0_3 INT_R_X37Y143/SW2A3 INT_R_X37Y144/LOGIC_OUTS21 INT_R_X37Y144/SW2BEG3 
pips: CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y142/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X36Y143/INT_L.SW2END3->>SS2BEG3 INT_R_X37Y144/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_4_n_0 - 
wires: CLBLM_L_X36Y142/CLBLM_IMUX4 CLBLM_L_X36Y142/CLBLM_M_A6 CLBLM_R_X37Y142/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y142/CLBLM_L_BMUX INT_L_X36Y142/FAN_ALT1 INT_L_X36Y142/FAN_BOUNCE1 INT_L_X36Y142/IMUX_L4 INT_L_X36Y142/WL1END2 INT_R_X37Y142/LOGIC_OUTS17 INT_R_X37Y142/WL1BEG2 
pips: CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X37Y142/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y142/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y142/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X36Y142/INT_L.WL1END2->>FAN_ALT1 INT_R_X37Y142/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_5_n_0 - 
wires: CLBLM_L_X36Y142/CLBLM_IMUX7 CLBLM_L_X36Y142/CLBLM_M_A1 CLBLM_R_X37Y142/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y142/CLBLM_M_BMUX INT_L_X36Y142/IMUX_L7 INT_L_X36Y142/SR1END3 INT_L_X36Y143/NW2END3 INT_L_X36Y143/SR1BEG3 INT_L_X36Y143/SR1END_N3_3 INT_R_X37Y142/LOGIC_OUTS21 INT_R_X37Y142/NW2BEG3 INT_R_X37Y143/NW2A3 
pips: CLBLM_L_X36Y142/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X37Y142/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y142/INT_L.SR1END3->>IMUX_L7 INT_L_X36Y143/INT_L.NW2END3->>SR1BEG3 INT_R_X37Y142/INT_R.LOGIC_OUTS21->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][27]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[28] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_2_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_SE2A3 BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_WL1END2 BRAM_L_X38Y145/BRAM_SE2A3_1 BRAM_L_X38Y145/BRAM_WL1END2_1 CLBLM_R_X37Y146/CLBLM_IMUX29 CLBLM_R_X37Y146/CLBLM_M_C2 CLBLM_R_X37Y146/CLBLM_SE2A3 CLBLM_R_X37Y146/CLBLM_WL1END2 CLBLM_R_X37Y147/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y147/CLBLM_L_BMUX INT_L_X38Y146/SE2END3 INT_L_X38Y146/WL1BEG2 INT_R_X37Y146/IMUX29 INT_R_X37Y146/SE2A3 INT_R_X37Y146/WL1END2 INT_R_X37Y147/LOGIC_OUTS17 INT_R_X37Y147/SE2BEG3 
pips: CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X37Y147/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X38Y146/INT_L.SE2END3->>WL1BEG2 INT_R_X37Y146/INT_R.WL1END2->>IMUX29 INT_R_X37Y147/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_3_n_0 - 
wires: CLBLM_L_X36Y147/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y147/CLBLM_L_BMUX CLBLM_R_X37Y146/CLBLM_IMUX22 CLBLM_R_X37Y146/CLBLM_M_C3 INT_L_X36Y146/SE2A3 INT_L_X36Y147/LOGIC_OUTS_L17 INT_L_X36Y147/SE2BEG3 INT_R_X37Y146/IMUX22 INT_R_X37Y146/SE2END3 
pips: CLBLM_L_X36Y147/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X36Y147/INT_L.LOGIC_OUTS_L17->>SE2BEG3 INT_R_X37Y146/INT_R.SE2END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_4_n_0 - 
wires: CLBLM_R_X37Y146/CLBLM_IMUX31 CLBLM_R_X37Y146/CLBLM_M_C5 CLBLM_R_X37Y147/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y147/CLBLM_M_BMUX INT_R_X37Y146/IMUX31 INT_R_X37Y146/SL1END3 INT_R_X37Y147/LOGIC_OUTS21 INT_R_X37Y147/SL1BEG3 
pips: CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X37Y147/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X37Y146/INT_R.SL1END3->>IMUX31 INT_R_X37Y147/INT_R.LOGIC_OUTS21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_5_n_0 - 
wires: CLBLM_L_X36Y146/CLBLM_LOGIC_OUTS17 CLBLM_L_X36Y146/CLBLM_L_BMUX CLBLM_R_X37Y146/CLBLM_IMUX35 CLBLM_R_X37Y146/CLBLM_M_C6 INT_L_X36Y146/EL1BEG2 INT_L_X36Y146/LOGIC_OUTS_L17 INT_R_X37Y146/EL1END2 INT_R_X37Y146/IMUX35 
pips: CLBLM_L_X36Y146/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y146/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X36Y146/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X37Y146/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][28]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[29] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_2_n_0 - 
wires: CLBLM_L_X36Y145/CLBLM_IMUX30 CLBLM_L_X36Y145/CLBLM_L_C5 CLBLM_R_X37Y144/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y144/CLBLM_L_BMUX INT_L_X36Y145/IMUX_L30 INT_L_X36Y145/NW2END3 INT_R_X37Y144/LOGIC_OUTS17 INT_R_X37Y144/NW2BEG3 INT_R_X37Y145/NW2A3 
pips: CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X37Y144/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y145/INT_L.NW2END3->>IMUX_L30 INT_R_X37Y144/INT_R.LOGIC_OUTS17->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_3_n_0 - 
wires: CLBLM_L_X36Y145/CLBLM_IMUX23 CLBLM_L_X36Y145/CLBLM_LOGIC_OUTS21 CLBLM_L_X36Y145/CLBLM_L_C3 CLBLM_L_X36Y145/CLBLM_M_BMUX INT_L_X36Y145/IMUX_L23 INT_L_X36Y145/LOGIC_OUTS_L21 
pips: CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X36Y145/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y145/INT_L.LOGIC_OUTS_L21->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_4_n_0 - 
wires: CLBLM_L_X36Y145/CLBLM_IMUX33 CLBLM_L_X36Y145/CLBLM_L_C1 CLBLM_L_X36Y145/CLBLM_WW2END3 CLBLM_L_X36Y146/CLBLM_ER1BEG0 CLBLM_R_X37Y145/CLBLM_LOGIC_OUTS17 CLBLM_R_X37Y145/CLBLM_L_BMUX DSP_R_X35Y145/DSP_ER1BEG0_1 DSP_R_X35Y145/DSP_WW2END3_0 INT_INTERFACE_R_X35Y145/INT_INTERFACE_WW2END3 INT_INTERFACE_R_X35Y146/INT_INTERFACE_ER1BEG0 INT_L_X36Y145/IMUX_L33 INT_L_X36Y145/SL1END0 INT_L_X36Y145/WW2A3 INT_L_X36Y146/ER1END0 INT_L_X36Y146/SL1BEG0 INT_R_X35Y145/ER1BEG_S0 INT_R_X35Y145/WW2END3 INT_R_X35Y146/ER1BEG0 INT_R_X35Y146/WW2END_N0_3 INT_R_X37Y145/LOGIC_OUTS17 INT_R_X37Y145/WW2BEG3 VBRK_X89Y151/VBRK_WW2END3 VBRK_X89Y152/VBRK_ER1BEG0 
pips: CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X37Y145/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X36Y145/INT_L.SL1END0->>IMUX_L33 INT_L_X36Y146/INT_L.ER1END0->>SL1BEG0 INT_R_X35Y145/INT_R.WW2END3->>ER1BEG_S0 INT_R_X37Y145/INT_R.LOGIC_OUTS17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_5_n_0 - 
wires: CLBLM_L_X36Y145/CLBLM_IMUX34 CLBLM_L_X36Y145/CLBLM_L_C6 CLBLM_R_X37Y145/CLBLM_LOGIC_OUTS21 CLBLM_R_X37Y145/CLBLM_M_BMUX INT_L_X36Y145/FAN_ALT1 INT_L_X36Y145/FAN_BOUNCE1 INT_L_X36Y145/IMUX_L34 INT_L_X36Y145/WL1END2 INT_R_X37Y145/LOGIC_OUTS21 INT_R_X37Y145/WL1BEG2 
pips: CLBLM_L_X36Y145/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X37Y145/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X36Y145/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X36Y145/INT_L.FAN_BOUNCE1->>IMUX_L34 INT_L_X36Y145/INT_L.WL1END2->>FAN_ALT1 INT_R_X37Y145/INT_R.LOGIC_OUTS21->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][29]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[2] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_2_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_EL1BEG2 CLBLL_L_X40Y149/CLBLL_IMUX5 CLBLL_L_X40Y149/CLBLL_L_A6 CLBLM_R_X39Y149/CLBLM_EL1BEG2 CLBLM_R_X39Y149/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y149/CLBLM_L_BMUX INT_L_X40Y149/EL1END2 INT_L_X40Y149/IMUX_L5 INT_R_X39Y149/EL1BEG2 INT_R_X39Y149/LOGIC_OUTS17 VBRK_X99Y155/VBRK_EL1BEG2 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_R_X39Y149/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y149/INT_L.EL1END2->>IMUX_L5 INT_R_X39Y149/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_3_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX6 CLBLL_L_X40Y149/CLBLL_L_A1 CLBLM_R_X41Y148/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y148/CLBLM_M_BMUX INT_L_X40Y149/IMUX_L6 INT_L_X40Y149/NW2END3 INT_R_X41Y148/LOGIC_OUTS21 INT_R_X41Y148/NW2BEG3 INT_R_X41Y149/NW2A3 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X41Y148/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y149/INT_L.NW2END3->>IMUX_L6 INT_R_X41Y148/INT_R.LOGIC_OUTS21->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_4_n_0 - 
wires: CLBLL_L_X40Y149/CLBLL_IMUX0 CLBLL_L_X40Y149/CLBLL_L_A3 CLBLM_R_X41Y149/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y149/CLBLM_L_BMUX INT_L_X40Y148/SW2END3 INT_L_X40Y149/IMUX_L0 INT_L_X40Y149/SW2END_N0_3 INT_R_X41Y148/SW2A3 INT_R_X41Y149/LOGIC_OUTS17 INT_R_X41Y149/SW2BEG3 
pips: CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X41Y149/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y149/INT_L.SW2END_N0_3->>IMUX_L0 INT_R_X41Y149/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_5_n_0 - 
wires: CLBLL_L_X40Y148/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y148/CLBLL_L_BMUX CLBLL_L_X40Y149/CLBLL_IMUX3 CLBLL_L_X40Y149/CLBLL_L_A2 INT_L_X40Y148/LOGIC_OUTS_L17 INT_L_X40Y148/NL1BEG2 INT_L_X40Y149/IMUX_L3 INT_L_X40Y149/NL1END2 
pips: CLBLL_L_X40Y148/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y149/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 INT_L_X40Y148/INT_L.LOGIC_OUTS_L17->>NL1BEG2 INT_L_X40Y149/INT_L.NL1END2->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][2]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[30] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_2_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_IMUX8 CLBLL_L_X40Y146/CLBLL_LL_A5 CLBLL_L_X40Y147/CLBLL_LL_BMUX CLBLL_L_X40Y147/CLBLL_LOGIC_OUTS21 INT_L_X40Y145/SS2END3 INT_L_X40Y146/IMUX_L8 INT_L_X40Y146/SS2A3 INT_L_X40Y146/SS2END_N0_3 INT_L_X40Y147/LOGIC_OUTS_L21 INT_L_X40Y147/SS2BEG3 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X40Y147/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X40Y146/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X40Y147/INT_L.LOGIC_OUTS_L21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_3_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_IMUX4 CLBLL_L_X40Y146/CLBLL_LL_A6 CLBLL_L_X40Y147/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y147/CLBLL_L_BMUX INT_L_X40Y146/IMUX_L4 INT_L_X40Y146/SR1END1 INT_L_X40Y147/LOGIC_OUTS_L17 INT_L_X40Y147/SR1BEG1 INT_L_X40Y147/SR1BEG_S0 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X40Y147/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y146/INT_L.SR1END1->>IMUX_L4 INT_L_X40Y147/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X40Y147/INT_L.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_4_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_IMUX1 CLBLL_L_X40Y146/CLBLL_LL_A3 CLBLL_L_X40Y146/CLBLL_SE2A0 CLBLM_R_X39Y146/CLBLM_SE2A0 CLBLM_R_X39Y147/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y147/CLBLM_M_BMUX INT_L_X40Y146/IMUX_L1 INT_L_X40Y146/SE2END0 INT_R_X39Y146/SE2A0 INT_R_X39Y147/LOGIC_OUTS21 INT_R_X39Y147/SE2BEG0 INT_R_X39Y147/SR1BEG_S0 VBRK_X99Y152/VBRK_SE2A0 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X39Y147/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y146/INT_L.SE2END0->>IMUX_L1 INT_R_X39Y147/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y147/INT_R.SR1BEG_S0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_5_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_IMUX11 CLBLL_L_X40Y146/CLBLL_LL_A4 CLBLL_L_X40Y146/CLBLL_SE2A3 CLBLM_R_X39Y146/CLBLM_SE2A3 CLBLM_R_X39Y147/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y147/CLBLM_L_BMUX INT_L_X40Y146/FAN_ALT3 INT_L_X40Y146/FAN_BOUNCE3 INT_L_X40Y146/IMUX_L11 INT_L_X40Y146/SE2END3 INT_R_X39Y146/SE2A3 INT_R_X39Y147/LOGIC_OUTS17 INT_R_X39Y147/SE2BEG3 VBRK_X99Y152/VBRK_SE2A3 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X39Y147/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y146/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X40Y146/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X40Y146/INT_L.SE2END3->>FAN_ALT3 INT_R_X39Y147/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][30]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

v[hrdatas][31] - 
wires: BRAM_INT_INTERFACE_L_X38Y146/INT_INTERFACE_WW4END2 BRAM_INT_INTERFACE_L_X38Y149/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y152/INT_INTERFACE_EL1BEG1 BRAM_INT_INTERFACE_L_X44Y140/INT_INTERFACE_WW2END1 BRAM_INT_INTERFACE_L_X44Y144/INT_INTERFACE_WW2A1 BRAM_INT_INTERFACE_L_X44Y146/INT_INTERFACE_EL1BEG1 BRAM_L_X38Y145/BRAM_WL1END0_4 BRAM_L_X38Y145/BRAM_WW4END2_1 BRAM_L_X38Y150/BRAM_EL1BEG1_2 BRAM_L_X44Y140/BRAM_WW2A1_4 BRAM_L_X44Y140/BRAM_WW2END1_0 BRAM_L_X44Y145/BRAM_EL1BEG1_1 BRKH_INT_X36Y149/BRKH_INT_NN2BEG2 BRKH_INT_X37Y149/BRKH_INT_NN6C2 BRKH_INT_X46Y149/BRKH_INT_NN2A2 CLBLL_L_X40Y144/CLBLL_WL1END1 CLBLL_L_X40Y145/CLBLL_CTRL1 CLBLL_L_X40Y145/CLBLL_LL_SR CLBLL_L_X40Y146/CLBLL_CTRL1 CLBLL_L_X40Y146/CLBLL_LL_SR CLBLL_L_X40Y146/CLBLL_WW4B2 CLBLL_L_X40Y148/CLBLL_WR1END2 CLBLL_L_X40Y149/CLBLL_CTRL0 CLBLL_L_X40Y149/CLBLL_L_SR CLBLL_L_X42Y146/CLBLL_CTRL1 CLBLL_L_X42Y146/CLBLL_ER1BEG2 CLBLL_L_X42Y146/CLBLL_LL_SR CLBLL_L_X42Y146/CLBLL_WW2END1 CLBLL_L_X42Y148/CLBLL_CTRL1 CLBLL_L_X42Y148/CLBLL_LL_SR CLBLL_R_X45Y140/CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y140/CLBLL_L_B CLBLL_R_X45Y146/CLBLL_CTRL0 CLBLL_R_X45Y146/CLBLL_L_SR CLBLL_R_X45Y147/CLBLL_CTRL1 CLBLL_R_X45Y147/CLBLL_LL_SR CLBLL_R_X45Y147/CLBLL_NE2A2 CLBLM_L_X34Y146/CLBLM_CTRL0 CLBLM_L_X34Y146/CLBLM_ER1BEG2 CLBLM_L_X34Y146/CLBLM_L_SR CLBLM_L_X34Y146/CLBLM_WW4END2 CLBLM_L_X34Y149/CLBLM_CTRL0 CLBLM_L_X34Y149/CLBLM_L_SR CLBLM_L_X36Y142/CLBLM_CTRL1 CLBLM_L_X36Y142/CLBLM_M_SR CLBLM_L_X36Y145/CLBLM_CTRL0 CLBLM_L_X36Y145/CLBLM_L_SR CLBLM_L_X36Y146/CLBLM_WW4B2 CLBLM_L_X36Y149/CLBLM_CTRL0 CLBLM_L_X36Y149/CLBLM_L_SR CLBLM_L_X36Y149/CLBLM_WL1END0 CLBLM_L_X36Y150/CLBLM_CTRL1 CLBLM_L_X36Y150/CLBLM_M_SR CLBLM_L_X36Y152/CLBLM_CTRL1 CLBLM_L_X36Y152/CLBLM_ER1BEG2 CLBLM_L_X36Y152/CLBLM_M_SR CLBLM_L_X36Y152/CLBLM_WW2END1 CLBLM_L_X46Y147/CLBLM_NE2A2 CLBLM_L_X46Y148/CLBLM_CTRL1 CLBLM_L_X46Y148/CLBLM_M_SR CLBLM_L_X46Y151/CLBLM_CTRL1 CLBLM_L_X46Y151/CLBLM_M_SR CLBLM_R_X33Y146/CLBLM_ER1BEG2 CLBLM_R_X33Y146/CLBLM_WW4END2 CLBLM_R_X37Y146/CLBLM_CTRL1 CLBLM_R_X37Y146/CLBLM_M_SR CLBLM_R_X37Y146/CLBLM_WW4END2 CLBLM_R_X37Y149/CLBLM_WL1END0 CLBLM_R_X37Y151/CLBLM_CTRL0 CLBLM_R_X37Y151/CLBLM_L_SR CLBLM_R_X37Y152/CLBLM_EL1BEG1 CLBLM_R_X39Y143/CLBLM_CTRL0 CLBLM_R_X39Y143/CLBLM_L_SR CLBLM_R_X39Y144/CLBLM_WL1END1 CLBLM_R_X39Y146/CLBLM_WW4B2 CLBLM_R_X39Y148/CLBLM_CTRL0 CLBLM_R_X39Y148/CLBLM_L_SR CLBLM_R_X39Y148/CLBLM_WR1END2 CLBLM_R_X39Y152/CLBLM_CTRL0 CLBLM_R_X39Y152/CLBLM_L_SR CLBLM_R_X41Y144/CLBLM_CTRL0 CLBLM_R_X41Y144/CLBLM_L_SR CLBLM_R_X41Y146/CLBLM_ER1BEG2 CLBLM_R_X41Y146/CLBLM_WW2END1 CLBLM_R_X43Y140/CLBLM_WW2END1 CLBLM_R_X43Y144/CLBLM_CTRL1 CLBLM_R_X43Y144/CLBLM_M_SR CLBLM_R_X43Y144/CLBLM_WW2A1 CLBLM_R_X43Y146/CLBLM_EL1BEG1 CLBLM_R_X43Y148/CLBLM_CTRL1 CLBLM_R_X43Y148/CLBLM_M_SR DSP_R_X35Y145/DSP_WL1END0_4 DSP_R_X35Y145/DSP_WW4B2_1 DSP_R_X35Y150/DSP_ER1BEG2_2 DSP_R_X35Y150/DSP_WW2END1_2 INT_INTERFACE_R_X35Y146/INT_INTERFACE_WW4B2 INT_INTERFACE_R_X35Y149/INT_INTERFACE_WL1END0 INT_INTERFACE_R_X35Y152/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X35Y152/INT_INTERFACE_WW2END1 INT_L_X34Y146/CTRL_L0 INT_L_X34Y146/ER1END2 INT_L_X34Y146/WW4C2 INT_L_X34Y149/CTRL_L0 INT_L_X34Y149/WR1END2 INT_L_X36Y142/CTRL_L1 INT_L_X36Y142/SR1END2 INT_L_X36Y143/SR1BEG2 INT_L_X36Y143/SW2END1 INT_L_X36Y145/CTRL_L0 INT_L_X36Y145/WR1END2 INT_L_X36Y146/WW4A2 INT_L_X36Y149/CTRL_L0 INT_L_X36Y149/NN2BEG2 INT_L_X36Y149/WL1BEG0 INT_L_X36Y149/WR1END2 INT_L_X36Y150/CTRL_L1 INT_L_X36Y150/NN2A2 INT_L_X36Y150/SR1END2 INT_L_X36Y151/NN2END2 INT_L_X36Y151/SR1BEG2 INT_L_X36Y152/CTRL_L1 INT_L_X36Y152/ER1END2 INT_L_X36Y152/WW2A1 INT_L_X38Y146/WW4C2 INT_L_X38Y149/NW2END2 INT_L_X38Y149/WL1BEG0 INT_L_X38Y152/EL1END1 INT_L_X38Y152/ER1BEG2 INT_L_X40Y143/SE2A2 INT_L_X40Y144/NR1BEG2 INT_L_X40Y144/SE2BEG2 INT_L_X40Y144/SS2END2 INT_L_X40Y144/WL1BEG1 INT_L_X40Y145/CTRL_L1 INT_L_X40Y145/NR1END2 INT_L_X40Y145/SS2A2 INT_L_X40Y146/CTRL_L1 INT_L_X40Y146/SR1END2 INT_L_X40Y146/SS2BEG2 INT_L_X40Y146/WW4A2 INT_L_X40Y147/NL1BEG1 INT_L_X40Y147/NW2END2 INT_L_X40Y147/SR1BEG2 INT_L_X40Y148/NL1END1 INT_L_X40Y148/NR1BEG1 INT_L_X40Y148/WR1BEG2 INT_L_X40Y149/CTRL_L0 INT_L_X40Y149/GFAN0 INT_L_X40Y149/NR1END1 INT_L_X42Y144/ER1BEG2 INT_L_X42Y144/WW2END1 INT_L_X42Y146/CTRL_L1 INT_L_X42Y146/ER1END2 INT_L_X42Y146/NR1BEG2 INT_L_X42Y146/WW2A1 INT_L_X42Y147/NR1BEG2 INT_L_X42Y147/NR1END2 INT_L_X42Y148/CTRL_L1 INT_L_X42Y148/NR1END2 INT_L_X44Y140/WW2A1 INT_L_X44Y144/SS2END1 INT_L_X44Y144/WW2BEG1 INT_L_X44Y145/SS2A1 INT_L_X44Y146/EL1END1 INT_L_X44Y146/ER1BEG2 INT_L_X44Y146/SS2BEG1 INT_L_X46Y147/NE2END2 INT_L_X46Y147/NR1BEG2 INT_L_X46Y148/CTRL_L1 INT_L_X46Y148/NN2BEG2 INT_L_X46Y148/NR1END2 INT_L_X46Y149/NN2A2 INT_L_X46Y150/NN2END2 INT_L_X46Y150/NR1BEG2 INT_L_X46Y151/CTRL_L1 INT_L_X46Y151/NR1END2 INT_R_X33Y146/ER1BEG2 INT_R_X33Y146/WW4END2 INT_R_X35Y146/WW4B2 INT_R_X35Y149/WL1END0 INT_R_X35Y149/WR1BEG2 INT_R_X35Y152/ER1BEG2 INT_R_X35Y152/WW2END1 INT_R_X37Y143/SW2A1 INT_R_X37Y144/NR1BEG1 INT_R_X37Y144/SS2END1 INT_R_X37Y144/SW2BEG1 INT_R_X37Y145/NR1END1 INT_R_X37Y145/SS2A1 INT_R_X37Y145/WR1BEG2 INT_R_X37Y146/CTRL1 INT_R_X37Y146/NN6BEG2 INT_R_X37Y146/SS2BEG1 INT_R_X37Y146/WW4BEG2 INT_R_X37Y146/WW4END2 INT_R_X37Y147/NN6A2 INT_R_X37Y148/NN6B2 INT_R_X37Y149/NN6C2 INT_R_X37Y149/WL1END0 INT_R_X37Y149/WR1BEG2 INT_R_X37Y150/NN6D2 INT_R_X37Y151/CTRL0 INT_R_X37Y151/NN6E2 INT_R_X37Y151/SR1END2 INT_R_X37Y152/EL1BEG1 INT_R_X37Y152/NN6END2 INT_R_X37Y152/SR1BEG2 INT_R_X37Y152/WW2BEG1 INT_R_X39Y143/CTRL0 INT_R_X39Y143/SR1END2 INT_R_X39Y144/SR1BEG2 INT_R_X39Y144/WL1END1 INT_R_X39Y146/WW4B2 INT_R_X39Y148/CTRL0 INT_R_X39Y148/NW2BEG2 INT_R_X39Y148/WR1END2 INT_R_X39Y149/NW2A2 INT_R_X39Y152/CTRL0 INT_R_X39Y152/ER1END2 INT_R_X41Y143/NR1BEG2 INT_R_X41Y143/SE2END2 INT_R_X41Y144/CTRL0 INT_R_X41Y144/NR1END2 INT_R_X41Y146/ER1BEG2 INT_R_X41Y146/NW2BEG2 INT_R_X41Y146/WW2END1 INT_R_X41Y146/WW4BEG2 INT_R_X41Y147/NW2A2 INT_R_X43Y140/NN6BEG2 INT_R_X43Y140/WW2END1 INT_R_X43Y141/NN6A2 INT_R_X43Y142/NN6B2 INT_R_X43Y143/NN6C2 INT_R_X43Y144/CTRL1 INT_R_X43Y144/ER1END2 INT_R_X43Y144/NN6D2 INT_R_X43Y144/WW2A1 INT_R_X43Y145/NN6E2 INT_R_X43Y146/EL1BEG1 INT_R_X43Y146/NN6END2 INT_R_X43Y146/NR1BEG2 INT_R_X43Y146/WW2BEG1 INT_R_X43Y147/NR1BEG2 INT_R_X43Y147/NR1END2 INT_R_X43Y148/CTRL1 INT_R_X43Y148/NR1END2 INT_R_X45Y140/LOGIC_OUTS9 INT_R_X45Y140/WW2BEG1 INT_R_X45Y146/CTRL0 INT_R_X45Y146/ER1END2 INT_R_X45Y146/NE2BEG2 INT_R_X45Y146/NR1BEG2 INT_R_X45Y147/CTRL1 INT_R_X45Y147/NE2A2 INT_R_X45Y147/NR1END2 VBRK_X113Y153/VBRK_NE2A2 VBRK_X89Y152/VBRK_WW4B2 VBRK_X89Y155/VBRK_WL1END0 VBRK_X89Y159/VBRK_ER1BEG2 VBRK_X89Y159/VBRK_WW2END1 VBRK_X99Y150/VBRK_WL1END1 VBRK_X99Y152/VBRK_WW4B2 VBRK_X99Y154/VBRK_WR1END2 
pips: CLBLL_L_X40Y145/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y146/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X40Y149/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLL_L_X42Y146/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_L_X42Y148/CLBLL_L.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X45Y140/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X45Y146/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X45Y147/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X34Y146/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X34Y149/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y142/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y145/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y149/CLBLM_L.CLBLM_CTRL0->CLBLM_L_SR CLBLM_L_X36Y150/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X36Y152/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y148/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X46Y151/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y146/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X37Y151/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y143/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y148/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y152/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y144/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X43Y144/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR CLBLM_R_X43Y148/CLBLM_R.CLBLM_CTRL1->CLBLM_M_SR INT_L_X34Y146/INT_L.ER1END2->>CTRL_L0 INT_L_X34Y149/INT_L.WR1END2->>CTRL_L0 INT_L_X36Y142/INT_L.SR1END2->>CTRL_L1 INT_L_X36Y143/INT_L.SW2END1->>SR1BEG2 INT_L_X36Y145/INT_L.WR1END2->>CTRL_L0 INT_L_X36Y149/INT_L.WR1END2->>CTRL_L0 INT_L_X36Y149/INT_L.WR1END2->>NN2BEG2 INT_L_X36Y149/INT_L.WR1END2->>WL1BEG0 INT_L_X36Y150/INT_L.SR1END2->>CTRL_L1 INT_L_X36Y151/INT_L.NN2END2->>SR1BEG2 INT_L_X36Y152/INT_L.ER1END2->>CTRL_L1 INT_L_X38Y149/INT_L.NW2END2->>WL1BEG0 INT_L_X38Y152/INT_L.EL1END1->>ER1BEG2 INT_L_X40Y144/INT_L.SS2END2->>NR1BEG2 INT_L_X40Y144/INT_L.SS2END2->>SE2BEG2 INT_L_X40Y144/INT_L.SS2END2->>WL1BEG1 INT_L_X40Y145/INT_L.NR1END2->>CTRL_L1 INT_L_X40Y146/INT_L.SR1END2->>CTRL_L1 INT_L_X40Y146/INT_L.SR1END2->>SS2BEG2 INT_L_X40Y147/INT_L.NW2END2->>NL1BEG1 INT_L_X40Y147/INT_L.NW2END2->>SR1BEG2 INT_L_X40Y148/INT_L.NL1END1->>NR1BEG1 INT_L_X40Y148/INT_L.NL1END1->>WR1BEG2 INT_L_X40Y149/INT_L.GFAN0->>CTRL_L0 INT_L_X40Y149/INT_L.NR1END1->>GFAN0 INT_L_X42Y144/INT_L.WW2END1->>ER1BEG2 INT_L_X42Y146/INT_L.ER1END2->>CTRL_L1 INT_L_X42Y146/INT_L.ER1END2->>NR1BEG2 INT_L_X42Y147/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y148/INT_L.NR1END2->>CTRL_L1 INT_L_X44Y144/INT_L.SS2END1->>WW2BEG1 INT_L_X44Y146/INT_L.EL1END1->>ER1BEG2 INT_L_X44Y146/INT_L.EL1END1->>SS2BEG1 INT_L_X46Y147/INT_L.NE2END2->>NR1BEG2 INT_L_X46Y148/INT_L.NR1END2->>CTRL_L1 INT_L_X46Y148/INT_L.NR1END2->>NN2BEG2 INT_L_X46Y150/INT_L.NN2END2->>NR1BEG2 INT_L_X46Y151/INT_L.NR1END2->>CTRL_L1 INT_R_X33Y146/INT_R.WW4END2->>ER1BEG2 INT_R_X35Y149/INT_R.WL1END0->>WR1BEG2 INT_R_X35Y152/INT_R.WW2END1->>ER1BEG2 INT_R_X37Y144/INT_R.SS2END1->>NR1BEG1 INT_R_X37Y144/INT_R.SS2END1->>SW2BEG1 INT_R_X37Y145/INT_R.NR1END1->>WR1BEG2 INT_R_X37Y146/INT_R.WW4END2->>CTRL1 INT_R_X37Y146/INT_R.WW4END2->>NN6BEG2 INT_R_X37Y146/INT_R.WW4END2->>SS2BEG1 INT_R_X37Y146/INT_R.WW4END2->>WW4BEG2 INT_R_X37Y149/INT_R.WL1END0->>WR1BEG2 INT_R_X37Y151/INT_R.SR1END2->>CTRL0 INT_R_X37Y152/INT_R.NN6END2->>EL1BEG1 INT_R_X37Y152/INT_R.NN6END2->>SR1BEG2 INT_R_X37Y152/INT_R.NN6END2->>WW2BEG1 INT_R_X39Y143/INT_R.SR1END2->>CTRL0 INT_R_X39Y144/INT_R.WL1END1->>SR1BEG2 INT_R_X39Y148/INT_R.WR1END2->>CTRL0 INT_R_X39Y148/INT_R.WR1END2->>NW2BEG2 INT_R_X39Y152/INT_R.ER1END2->>CTRL0 INT_R_X41Y143/INT_R.SE2END2->>NR1BEG2 INT_R_X41Y144/INT_R.NR1END2->>CTRL0 INT_R_X41Y146/INT_R.WW2END1->>ER1BEG2 INT_R_X41Y146/INT_R.WW2END1->>NW2BEG2 INT_R_X41Y146/INT_R.WW2END1->>WW4BEG2 INT_R_X43Y140/INT_R.WW2END1->>NN6BEG2 INT_R_X43Y144/INT_R.ER1END2->>CTRL1 INT_R_X43Y146/INT_R.NN6END2->>EL1BEG1 INT_R_X43Y146/INT_R.NN6END2->>NR1BEG2 INT_R_X43Y146/INT_R.NN6END2->>WW2BEG1 INT_R_X43Y147/INT_R.NR1END2->>NR1BEG2 INT_R_X43Y148/INT_R.NR1END2->>CTRL1 INT_R_X45Y140/INT_R.LOGIC_OUTS9->>WW2BEG1 INT_R_X45Y146/INT_R.ER1END2->>CTRL0 INT_R_X45Y146/INT_R.ER1END2->>NE2BEG2 INT_R_X45Y146/INT_R.ER1END2->>NR1BEG2 INT_R_X45Y147/INT_R.NR1END2->>CTRL1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 29, 

syncrregs.r[hrdatas][31]_i_3_n_0 - 
wires: CLBLL_R_X45Y140/CLBLL_IMUX14 CLBLL_R_X45Y140/CLBLL_LOGIC_OUTS11 CLBLL_R_X45Y140/CLBLL_L_B1 CLBLL_R_X45Y140/CLBLL_L_D INT_R_X45Y140/IMUX14 INT_R_X45Y140/LOGIC_OUTS11 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X45Y140/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X45Y140/INT_R.LOGIC_OUTS11->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[31] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_5_n_0 - 
wires: CLBLL_L_X40Y143/CLBLL_LL_BMUX CLBLL_L_X40Y143/CLBLL_LOGIC_OUTS21 CLBLL_L_X40Y143/CLBLL_WL1END2 CLBLM_R_X39Y143/CLBLM_IMUX21 CLBLM_R_X39Y143/CLBLM_L_C4 CLBLM_R_X39Y143/CLBLM_WL1END2 INT_L_X40Y143/LOGIC_OUTS_L21 INT_L_X40Y143/WL1BEG2 INT_R_X39Y143/IMUX21 INT_R_X39Y143/WL1END2 VBRK_X99Y149/VBRK_WL1END2 
pips: CLBLL_L_X40Y143/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X40Y143/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X39Y143/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_6_n_0 - 
wires: CLBLM_R_X39Y143/CLBLM_IMUX33 CLBLM_R_X39Y143/CLBLM_L_C1 CLBLM_R_X39Y144/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y144/CLBLM_M_BMUX INT_R_X39Y143/IMUX33 INT_R_X39Y143/SL1END0 INT_R_X39Y144/LOGIC_OUTS21 INT_R_X39Y144/SL1BEG0 INT_R_X39Y144/SR1BEG_S0 
pips: CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X39Y144/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X39Y143/INT_R.SL1END0->>IMUX33 INT_R_X39Y144/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y144/INT_R.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_7_n_0 - 
wires: CLBLM_R_X39Y142/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y142/CLBLM_L_BMUX CLBLM_R_X39Y143/CLBLM_IMUX23 CLBLM_R_X39Y143/CLBLM_L_C3 INT_R_X39Y142/LOGIC_OUTS17 INT_R_X39Y142/NR1BEG3 INT_R_X39Y143/IMUX23 INT_R_X39Y143/NR1END3 
pips: CLBLM_R_X39Y142/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 INT_R_X39Y142/INT_R.LOGIC_OUTS17->>NR1BEG3 INT_R_X39Y143/INT_R.NR1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_8_n_0 - 
wires: CLBLM_R_X39Y143/CLBLM_IMUX34 CLBLM_R_X39Y143/CLBLM_L_C6 CLBLM_R_X39Y144/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y144/CLBLM_L_BMUX INT_R_X39Y143/IMUX34 INT_R_X39Y143/SL1END3 INT_R_X39Y143/SR1BEG_S0 INT_R_X39Y144/LOGIC_OUTS17 INT_R_X39Y144/SL1BEG3 
pips: CLBLM_R_X39Y143/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X39Y144/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X39Y143/INT_R.SL1END3->>SR1BEG_S0 INT_R_X39Y143/INT_R.SR1BEG_S0->>IMUX34 INT_R_X39Y144/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_30_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_31_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][31]_i_32_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[3] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_2_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_IMUX17 CLBLL_L_X42Y146/CLBLL_LL_B3 CLBLL_L_X42Y147/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y147/CLBLL_L_BMUX INT_L_X42Y146/IMUX_L17 INT_L_X42Y146/SL1END0 INT_L_X42Y147/LOGIC_OUTS_L17 INT_L_X42Y147/SL1BEG0 INT_L_X42Y147/SR1BEG_S0 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X42Y147/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y146/INT_L.SL1END0->>IMUX_L17 INT_L_X42Y147/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X42Y147/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_3_n_0 - 
wires: CLBLL_L_X42Y145/CLBLL_LL_BMUX CLBLL_L_X42Y145/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y146/CLBLL_IMUX27 CLBLL_L_X42Y146/CLBLL_LL_B4 INT_L_X42Y145/LOGIC_OUTS_L21 INT_L_X42Y145/NL1BEG2 INT_L_X42Y146/IMUX_L27 INT_L_X42Y146/NL1END2 
pips: CLBLL_L_X42Y145/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X42Y145/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X42Y146/INT_L.NL1END2->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_4_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_IMUX15 CLBLL_L_X42Y146/CLBLL_LL_B1 CLBLM_R_X43Y147/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y147/CLBLM_L_BMUX INT_L_X42Y146/IMUX_L15 INT_L_X42Y146/SW2END3 INT_L_X42Y147/SW2END_N0_3 INT_R_X43Y146/SW2A3 INT_R_X43Y147/LOGIC_OUTS17 INT_R_X43Y147/SW2BEG3 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X43Y147/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y146/INT_L.SW2END3->>IMUX_L15 INT_R_X43Y147/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_5_n_0 - 
wires: CLBLL_L_X42Y146/CLBLL_IMUX24 CLBLL_L_X42Y146/CLBLL_LL_B5 CLBLL_L_X42Y146/CLBLL_SE2A0 CLBLM_R_X41Y146/CLBLM_SE2A0 CLBLM_R_X41Y147/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y147/CLBLM_L_BMUX INT_L_X42Y146/IMUX_L24 INT_L_X42Y146/SE2END0 INT_R_X41Y146/SE2A0 INT_R_X41Y147/LOGIC_OUTS17 INT_R_X41Y147/SE2BEG0 INT_R_X41Y147/SR1BEG_S0 
pips: CLBLL_L_X42Y146/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_R_X41Y147/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y146/INT_L.SE2END0->>IMUX_L24 INT_R_X41Y147/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X41Y147/INT_R.SR1BEG_S0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][3]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[4] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_2_n_0 - 
wires: CLBLM_R_X43Y144/CLBLM_IMUX31 CLBLM_R_X43Y144/CLBLM_M_C5 CLBLM_R_X43Y145/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y145/CLBLM_L_BMUX INT_R_X43Y144/IMUX31 INT_R_X43Y144/SL1END3 INT_R_X43Y145/LOGIC_OUTS17 INT_R_X43Y145/SL1BEG3 
pips: CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X43Y145/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y144/INT_R.SL1END3->>IMUX31 INT_R_X43Y145/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_3_n_0 - 
wires: CLBLL_L_X42Y143/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y143/CLBLL_L_BMUX CLBLM_R_X43Y144/CLBLM_IMUX32 CLBLM_R_X43Y144/CLBLM_M_C1 INT_L_X42Y143/ER1BEG_S0 INT_L_X42Y143/LOGIC_OUTS_L17 INT_L_X42Y144/ER1BEG0 INT_R_X43Y144/ER1END0 INT_R_X43Y144/IMUX32 
pips: CLBLL_L_X42Y143/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X42Y143/INT_L.LOGIC_OUTS_L17->>ER1BEG_S0 INT_R_X43Y144/INT_R.ER1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_4_n_0 - 
wires: CLBLM_R_X43Y144/CLBLM_IMUX22 CLBLM_R_X43Y144/CLBLM_LOGIC_OUTS17 CLBLM_R_X43Y144/CLBLM_L_BMUX CLBLM_R_X43Y144/CLBLM_M_C3 INT_R_X43Y144/IMUX22 INT_R_X43Y144/LOGIC_OUTS17 
pips: CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X43Y144/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X43Y144/INT_R.LOGIC_OUTS17->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_5_n_0 - 
wires: CLBLM_R_X43Y144/CLBLM_IMUX28 CLBLM_R_X43Y144/CLBLM_M_C4 CLBLM_R_X43Y145/CLBLM_LOGIC_OUTS21 CLBLM_R_X43Y145/CLBLM_M_BMUX INT_R_X43Y144/IMUX28 INT_R_X43Y144/SR1END1 INT_R_X43Y145/LOGIC_OUTS21 INT_R_X43Y145/SR1BEG1 INT_R_X43Y145/SR1BEG_S0 
pips: CLBLM_R_X43Y144/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X43Y145/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X43Y144/INT_R.SR1END1->>IMUX28 INT_R_X43Y145/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X43Y145/INT_R.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][4]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_2_n_0 - 
wires: CLBLM_R_X47Y143/CLBLM_IMUX30 CLBLM_R_X47Y143/CLBLM_LOGIC_OUTS11 CLBLM_R_X47Y143/CLBLM_L_C5 CLBLM_R_X47Y143/CLBLM_L_D INT_R_X47Y143/IMUX30 INT_R_X47Y143/LOGIC_OUTS11 
pips: CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X47Y143/INT_R.LOGIC_OUTS11->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_3_n_0 - 
wires: CLBLM_R_X47Y142/CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y142/CLBLM_L_BMUX CLBLM_R_X47Y143/CLBLM_IMUX20 CLBLM_R_X47Y143/CLBLM_L_C2 INT_R_X47Y142/LOGIC_OUTS17 INT_R_X47Y142/NL1BEG2 INT_R_X47Y143/IMUX20 INT_R_X47Y143/NL1END2 
pips: CLBLM_R_X47Y142/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_R_X47Y142/INT_R.LOGIC_OUTS17->>NL1BEG2 INT_R_X47Y143/INT_R.NL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_4_n_0 - 
wires: CLBLM_L_X46Y142/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y142/CLBLM_L_BMUX CLBLM_R_X47Y143/CLBLM_IMUX33 CLBLM_R_X47Y143/CLBLM_L_C1 INT_L_X46Y142/ER1BEG_S0 INT_L_X46Y142/LOGIC_OUTS_L17 INT_L_X46Y143/ER1BEG0 INT_R_X47Y143/ER1END0 INT_R_X47Y143/IMUX33 
pips: CLBLM_L_X46Y142/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X46Y142/INT_L.LOGIC_OUTS_L17->>ER1BEG_S0 INT_R_X47Y143/INT_R.ER1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_5_n_0 - 
wires: CLBLM_R_X47Y143/CLBLM_IMUX46 CLBLM_R_X47Y143/CLBLM_LOGIC_OUTS22 CLBLM_R_X47Y143/CLBLM_L_D5 CLBLM_R_X47Y143/CLBLM_M_CMUX INT_R_X47Y143/IMUX46 INT_R_X47Y143/LOGIC_OUTS22 INT_R_X47Y143/NL1BEG_N3 
pips: CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X47Y143/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X47Y143/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X47Y143/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_6_n_0 - 
wires: CLBLM_R_X47Y143/CLBLM_IMUX39 CLBLM_R_X47Y143/CLBLM_L_D3 CLBLM_R_X47Y144/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y144/CLBLM_L_AMUX INT_R_X47Y143/IMUX39 INT_R_X47Y143/SR1END3 INT_R_X47Y144/LOGIC_OUTS16 INT_R_X47Y144/SR1BEG3 INT_R_X47Y144/SR1END_N3_3 
pips: CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X47Y144/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y143/INT_R.SR1END3->>IMUX39 INT_R_X47Y144/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_7_n_0 - 
wires: CLBLM_R_X47Y143/CLBLM_IMUX37 CLBLM_R_X47Y143/CLBLM_LOGIC_OUTS16 CLBLM_R_X47Y143/CLBLM_L_AMUX CLBLM_R_X47Y143/CLBLM_L_D4 INT_R_X47Y143/IMUX37 INT_R_X47Y143/LOGIC_OUTS16 
pips: CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X47Y143/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X47Y143/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_8_n_0 - 
wires: CLBLM_R_X47Y143/CLBLM_IMUX36 CLBLM_R_X47Y143/CLBLM_L_D2 CLBLM_R_X47Y144/CLBLM_LOGIC_OUTS18 CLBLM_R_X47Y144/CLBLM_L_CMUX INT_R_X47Y143/IMUX36 INT_R_X47Y143/SR1END1 INT_R_X47Y144/LOGIC_OUTS18 INT_R_X47Y144/SR1BEG1 
pips: CLBLM_R_X47Y143/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X47Y144/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X47Y143/INT_R.SR1END1->>IMUX36 INT_R_X47Y144/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][5]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_2_n_0 - 
wires: CLBLM_L_X46Y140/CLBLM_IMUX30 CLBLM_L_X46Y140/CLBLM_L_C5 CLBLM_L_X46Y142/CLBLM_LOGIC_OUTS15 CLBLM_L_X46Y142/CLBLM_M_D INT_L_X46Y140/IMUX_L30 INT_L_X46Y140/SS2END3 INT_L_X46Y141/SS2A3 INT_L_X46Y141/SS2END_N0_3 INT_L_X46Y142/LOGIC_OUTS_L15 INT_L_X46Y142/SS2BEG3 
pips: CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X46Y142/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X46Y140/INT_L.SS2END3->>IMUX_L30 INT_L_X46Y142/INT_L.LOGIC_OUTS_L15->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_3_n_0 - 
wires: CLBLM_L_X46Y140/CLBLM_IMUX23 CLBLM_L_X46Y140/CLBLM_L_C3 CLBLM_L_X46Y141/CLBLM_LOGIC_OUTS17 CLBLM_L_X46Y141/CLBLM_L_BMUX INT_L_X46Y140/IMUX_L23 INT_L_X46Y140/SL1END3 INT_L_X46Y141/LOGIC_OUTS_L17 INT_L_X46Y141/SL1BEG3 
pips: CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X46Y141/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X46Y140/INT_L.SL1END3->>IMUX_L23 INT_L_X46Y141/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_4_n_0 - 
wires: CLBLL_R_X45Y140/CLBLL_EL1BEG2 CLBLL_R_X45Y140/CLBLL_LL_BMUX CLBLL_R_X45Y140/CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y140/CLBLM_EL1BEG2 CLBLM_L_X46Y140/CLBLM_IMUX20 CLBLM_L_X46Y140/CLBLM_L_C2 INT_L_X46Y140/EL1END2 INT_L_X46Y140/IMUX_L20 INT_R_X45Y140/EL1BEG2 INT_R_X45Y140/LOGIC_OUTS21 VBRK_X113Y146/VBRK_EL1BEG2 
pips: CLBLL_R_X45Y140/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X46Y140/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X46Y140/INT_L.EL1END2->>IMUX_L20 INT_R_X45Y140/INT_R.LOGIC_OUTS21->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_5_n_0 - 
wires: CLBLM_L_X46Y142/CLBLM_IMUX44 CLBLM_L_X46Y142/CLBLM_LOGIC_OUTS20 CLBLM_L_X46Y142/CLBLM_M_AMUX CLBLM_L_X46Y142/CLBLM_M_D4 INT_L_X46Y142/IMUX_L44 INT_L_X46Y142/LOGIC_OUTS_L20 
pips: CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X46Y142/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X46Y142/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_6_n_0 - 
wires: CLBLM_L_X46Y140/CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y140/CLBLM_L_AMUX CLBLM_L_X46Y142/CLBLM_IMUX43 CLBLM_L_X46Y142/CLBLM_M_D6 INT_L_X46Y140/LOGIC_OUTS_L16 INT_L_X46Y140/NN2BEG2 INT_L_X46Y141/NN2A2 INT_L_X46Y142/IMUX_L43 INT_L_X46Y142/NN2END2 
pips: CLBLM_L_X46Y140/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X46Y140/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X46Y142/INT_L.NN2END2->>IMUX_L43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_7_n_0 - 
wires: CLBLL_R_X45Y141/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y141/CLBLL_L_CMUX CLBLL_R_X45Y142/CLBLL_NE2A0 CLBLM_L_X46Y142/CLBLM_IMUX38 CLBLM_L_X46Y142/CLBLM_M_D3 CLBLM_L_X46Y142/CLBLM_NE2A0 INT_L_X46Y141/NE2END_S3_0 INT_L_X46Y142/IMUX_L38 INT_L_X46Y142/NE2END0 INT_L_X46Y142/NL1BEG_N3 INT_R_X45Y141/LOGIC_OUTS18 INT_R_X45Y141/NE2BEG0 INT_R_X45Y142/NE2A0 VBRK_X113Y148/VBRK_NE2A0 
pips: CLBLL_R_X45Y141/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X46Y142/INT_L.NE2END0->>NL1BEG_N3 INT_L_X46Y142/INT_L.NL1BEG_N3->>IMUX_L38 INT_R_X45Y141/INT_R.LOGIC_OUTS18->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_8_n_0 - 
wires: CLBLL_R_X45Y142/CLBLL_EL1BEG3 CLBLL_R_X45Y143/CLBLL_LOGIC_OUTS18 CLBLL_R_X45Y143/CLBLL_L_CMUX CLBLM_L_X46Y142/CLBLM_EL1BEG3 CLBLM_L_X46Y142/CLBLM_IMUX47 CLBLM_L_X46Y142/CLBLM_M_D5 INT_L_X46Y142/BYP_ALT3 INT_L_X46Y142/BYP_BOUNCE3 INT_L_X46Y142/EL1END3 INT_L_X46Y142/IMUX_L47 INT_L_X46Y143/BYP_BOUNCE_N3_3 INT_R_X45Y142/EL1BEG3 INT_R_X45Y143/EL1BEG_N3 INT_R_X45Y143/LOGIC_OUTS18 VBRK_X113Y148/VBRK_EL1BEG3 
pips: CLBLL_R_X45Y143/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X46Y142/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X46Y142/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X46Y142/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X46Y142/INT_L.EL1END3->>BYP_ALT3 INT_R_X45Y143/INT_R.LOGIC_OUTS18->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][6]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[7] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_2_n_0 - 
wires: CLBLL_L_X42Y147/CLBLL_LL_BMUX CLBLL_L_X42Y147/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y148/CLBLL_IMUX4 CLBLL_L_X42Y148/CLBLL_LL_A6 INT_L_X42Y147/LOGIC_OUTS_L21 INT_L_X42Y147/NL1BEG2 INT_L_X42Y148/IMUX_L4 INT_L_X42Y148/NL1END2 
pips: CLBLL_L_X42Y147/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 INT_L_X42Y147/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X42Y148/INT_L.NL1END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_3_n_0 - 
wires: CLBLL_L_X42Y148/CLBLL_IMUX2 CLBLL_L_X42Y148/CLBLL_LL_A2 CLBLL_L_X42Y148/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y148/CLBLL_L_BMUX INT_L_X42Y148/IMUX_L2 INT_L_X42Y148/LOGIC_OUTS_L17 INT_L_X42Y148/SR1BEG_S0 
pips: CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X42Y148/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X42Y148/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X42Y148/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_4_n_0 - 
wires: CLBLL_L_X42Y148/CLBLL_ER1BEG0 CLBLL_L_X42Y148/CLBLL_IMUX1 CLBLL_L_X42Y148/CLBLL_LL_A3 CLBLM_R_X41Y148/CLBLM_ER1BEG0 CLBLM_R_X41Y148/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y148/CLBLM_L_BMUX INT_L_X42Y148/ER1END0 INT_L_X42Y148/IMUX_L1 INT_R_X41Y147/ER1BEG_S0 INT_R_X41Y147/SL1END3 INT_R_X41Y148/ER1BEG0 INT_R_X41Y148/LOGIC_OUTS17 INT_R_X41Y148/SL1BEG3 
pips: CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X41Y148/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X42Y148/INT_L.ER1END0->>IMUX_L1 INT_R_X41Y147/INT_R.SL1END3->>ER1BEG_S0 INT_R_X41Y148/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_5_n_0 - 
wires: CLBLL_L_X42Y148/CLBLL_IMUX8 CLBLL_L_X42Y148/CLBLL_LL_A5 CLBLL_L_X42Y149/CLBLL_LL_BMUX CLBLL_L_X42Y149/CLBLL_LOGIC_OUTS21 INT_L_X42Y147/SS2END3 INT_L_X42Y148/IMUX_L8 INT_L_X42Y148/SS2A3 INT_L_X42Y148/SS2END_N0_3 INT_L_X42Y149/LOGIC_OUTS_L21 INT_L_X42Y149/SS2BEG3 
pips: CLBLL_L_X42Y148/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X42Y149/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X42Y148/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X42Y149/INT_L.LOGIC_OUTS_L21->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][7]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[8] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_2_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_IMUX15 CLBLL_L_X40Y146/CLBLL_LL_B1 CLBLM_R_X41Y147/CLBLM_LOGIC_OUTS21 CLBLM_R_X41Y147/CLBLM_M_BMUX INT_L_X40Y146/IMUX_L15 INT_L_X40Y146/SW2END3 INT_L_X40Y147/SW2END_N0_3 INT_R_X41Y146/SW2A3 INT_R_X41Y147/LOGIC_OUTS21 INT_R_X41Y147/SW2BEG3 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_R_X41Y147/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y146/INT_L.SW2END3->>IMUX_L15 INT_R_X41Y147/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_3_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_IMUX18 CLBLL_L_X40Y146/CLBLL_LL_B2 CLBLL_L_X40Y146/CLBLL_LOGIC_OUTS17 CLBLL_L_X40Y146/CLBLL_L_BMUX INT_L_X40Y146/FAN_ALT1 INT_L_X40Y146/FAN_BOUNCE1 INT_L_X40Y146/IMUX_L18 INT_L_X40Y146/LOGIC_OUTS_L17 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X40Y146/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X40Y146/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X40Y146/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X40Y146/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_4_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_ER1BEG1 CLBLL_L_X40Y146/CLBLL_IMUX27 CLBLL_L_X40Y146/CLBLL_LL_B4 CLBLM_R_X39Y146/CLBLM_ER1BEG1 CLBLM_R_X39Y146/CLBLM_LOGIC_OUTS21 CLBLM_R_X39Y146/CLBLM_M_BMUX INT_L_X40Y146/ER1END1 INT_L_X40Y146/IMUX_L27 INT_R_X39Y146/ER1BEG1 INT_R_X39Y146/LOGIC_OUTS21 INT_R_X39Y146/SR1BEG_S0 VBRK_X99Y152/VBRK_ER1BEG1 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_R_X39Y146/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X40Y146/INT_L.ER1END1->>IMUX_L27 INT_R_X39Y146/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X39Y146/INT_R.SR1BEG_S0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_5_n_0 - 
wires: CLBLL_L_X40Y146/CLBLL_EL1BEG2 CLBLL_L_X40Y146/CLBLL_IMUX12 CLBLL_L_X40Y146/CLBLL_LL_B6 CLBLM_R_X39Y146/CLBLM_EL1BEG2 CLBLM_R_X39Y146/CLBLM_LOGIC_OUTS17 CLBLM_R_X39Y146/CLBLM_L_BMUX INT_L_X40Y146/EL1END2 INT_L_X40Y146/IMUX_L12 INT_R_X39Y146/EL1BEG2 INT_R_X39Y146/LOGIC_OUTS17 VBRK_X99Y152/VBRK_EL1BEG2 
pips: CLBLL_L_X40Y146/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X39Y146/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X40Y146/INT_L.EL1END2->>IMUX_L12 INT_R_X39Y146/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][8]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

slvo[15][hready]__0[9] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_2_n_0 - 
wires: CLBLL_L_X42Y143/CLBLL_LL_BMUX CLBLL_L_X42Y143/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y144/CLBLL_NW2A3 CLBLM_R_X41Y144/CLBLM_IMUX30 CLBLM_R_X41Y144/CLBLM_L_C5 CLBLM_R_X41Y144/CLBLM_NW2A3 INT_L_X42Y143/LOGIC_OUTS_L21 INT_L_X42Y143/NW2BEG3 INT_L_X42Y144/NW2A3 INT_R_X41Y144/IMUX30 INT_R_X41Y144/NW2END3 
pips: CLBLL_L_X42Y143/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X42Y143/INT_L.LOGIC_OUTS_L21->>NW2BEG3 INT_R_X41Y144/INT_R.NW2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_3_n_0 - 
wires: CLBLL_L_X42Y144/CLBLL_LL_BMUX CLBLL_L_X42Y144/CLBLL_LOGIC_OUTS21 CLBLL_L_X42Y144/CLBLL_WL1END2 CLBLM_R_X41Y144/CLBLM_IMUX21 CLBLM_R_X41Y144/CLBLM_L_C4 CLBLM_R_X41Y144/CLBLM_WL1END2 INT_L_X42Y144/LOGIC_OUTS_L21 INT_L_X42Y144/WL1BEG2 INT_R_X41Y144/IMUX21 INT_R_X41Y144/WL1END2 
pips: CLBLL_L_X42Y144/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X42Y144/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X41Y144/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_4_n_0 - 
wires: CLBLM_R_X41Y144/CLBLM_IMUX23 CLBLM_R_X41Y144/CLBLM_L_C3 CLBLM_R_X41Y145/CLBLM_LOGIC_OUTS17 CLBLM_R_X41Y145/CLBLM_L_BMUX INT_R_X41Y144/IMUX23 INT_R_X41Y144/SL1END3 INT_R_X41Y145/LOGIC_OUTS17 INT_R_X41Y145/SL1BEG3 
pips: CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X41Y145/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X41Y144/INT_R.SL1END3->>IMUX23 INT_R_X41Y145/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_5_n_0 - 
wires: CLBLL_L_X42Y144/CLBLL_LOGIC_OUTS17 CLBLL_L_X42Y144/CLBLL_L_BMUX CLBLL_L_X42Y145/CLBLL_WR1END0 CLBLM_R_X41Y144/CLBLM_IMUX34 CLBLM_R_X41Y144/CLBLM_L_C6 CLBLM_R_X41Y145/CLBLM_WR1END0 INT_L_X42Y144/LOGIC_OUTS_L17 INT_L_X42Y144/WR1BEG_S0 INT_L_X42Y145/WR1BEG0 INT_R_X41Y144/IMUX34 INT_R_X41Y144/SR1BEG_S0 INT_R_X41Y144/WR1END_S1_0 INT_R_X41Y145/WR1END0 
pips: CLBLL_L_X42Y144/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_R_X41Y144/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X42Y144/INT_L.LOGIC_OUTS_L17->>WR1BEG_S0 INT_R_X41Y144/INT_R.SR1BEG_S0->>IMUX34 INT_R_X41Y144/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_17_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_18_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_19_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_20_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_21_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_22_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_23_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_24_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_25_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_26_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_27_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_28_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[hrdatas][9]_i_29_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

rin[hready] - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r[htrans][1]_i_1_n_0 - 
wires: CLBLL_L_X40Y138/CLBLL_CTRL0 CLBLL_L_X40Y138/CLBLL_L_SR CLBLL_L_X40Y140/CLBLL_EL1BEG1 CLBLM_R_X39Y139/CLBLM_CTRL0 CLBLM_R_X39Y139/CLBLM_LOGIC_OUTS18 CLBLM_R_X39Y139/CLBLM_L_C CLBLM_R_X39Y139/CLBLM_L_CMUX CLBLM_R_X39Y139/CLBLM_L_SR CLBLM_R_X39Y140/CLBLM_EL1BEG1 CLBLM_R_X41Y138/CLBLM_CTRL0 CLBLM_R_X41Y138/CLBLM_L_SR CLBLM_R_X41Y140/CLBLM_CTRL0 CLBLM_R_X41Y140/CLBLM_L_SR INT_L_X40Y138/CTRL_L0 INT_L_X40Y138/SR1END2 INT_L_X40Y139/SL1END1 INT_L_X40Y139/SR1BEG2 INT_L_X40Y140/EL1END1 INT_L_X40Y140/ER1BEG2 INT_L_X40Y140/SL1BEG1 INT_R_X39Y139/CTRL0 INT_R_X39Y139/FAN_ALT1 INT_R_X39Y139/FAN_BOUNCE1 INT_R_X39Y139/LOGIC_OUTS18 INT_R_X39Y139/NL1BEG2 INT_R_X39Y139/NL1BEG_N3 INT_R_X39Y140/EL1BEG1 INT_R_X39Y140/NL1END2 INT_R_X41Y138/CTRL0 INT_R_X41Y138/FAN_ALT1 INT_R_X41Y138/FAN_BOUNCE1 INT_R_X41Y138/SS2END2 INT_R_X41Y139/SS2A2 INT_R_X41Y140/CTRL0 INT_R_X41Y140/ER1END2 INT_R_X41Y140/SS2BEG2 VBRK_X99Y146/VBRK_EL1BEG1 
pips: CLBLL_L_X40Y138/CLBLL_L.CLBLL_CTRL0->CLBLL_L_SR CLBLM_R_X39Y139/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X39Y139/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X39Y139/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X41Y138/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR CLBLM_R_X41Y140/CLBLM_R.CLBLM_CTRL0->CLBLM_L_SR INT_L_X40Y138/INT_L.SR1END2->>CTRL_L0 INT_L_X40Y139/INT_L.SL1END1->>SR1BEG2 INT_L_X40Y140/INT_L.EL1END1->>ER1BEG2 INT_L_X40Y140/INT_L.EL1END1->>SL1BEG1 INT_R_X39Y139/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y139/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X39Y139/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X39Y139/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X39Y139/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X39Y140/INT_R.NL1END2->>EL1BEG1 INT_R_X41Y138/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X41Y138/INT_R.FAN_BOUNCE1->>CTRL0 INT_R_X41Y138/INT_R.SS2END2->>FAN_ALT1 INT_R_X41Y140/INT_R.ER1END2->>CTRL0 INT_R_X41Y140/INT_R.ER1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

syncrregs.r_reg[haddr][7]_rep_n_0 - 
wires: BRAM_INT_INTERFACE_L_X44Y145/INT_INTERFACE_EE2BEG0 BRAM_INT_INTERFACE_L_X44Y145/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X44Y147/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X44Y148/INT_INTERFACE_EE2BEG0 BRAM_L_X44Y145/BRAM_EE2BEG0_0 BRAM_L_X44Y145/BRAM_EE2BEG0_3 BRAM_L_X44Y145/BRAM_EL1BEG3_2 BRAM_L_X44Y145/BRAM_ER1BEG1_0 BRKH_INT_X39Y149/BRKH_INT_NE2BEG2 BRKH_INT_X40Y149/BRKH_INT_BYP_BOUNCE3 BRKH_INT_X41Y149/BRKH_INT_BYP_BOUNCE2 BRKH_INT_X45Y149/BRKH_INT_NN2A0 BRKH_INT_X45Y149/BRKH_INT_NN2END_S2_0 BRKH_INT_X46Y149/BRKH_INT_NW2BEG2 CLBLL_L_X40Y142/CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y142/CLBLL_L_DQ CLBLL_L_X40Y145/CLBLL_WL1END3 CLBLL_L_X40Y146/CLBLL_BYP0 CLBLL_L_X40Y146/CLBLL_BYP2 CLBLL_L_X40Y146/CLBLL_L_AX CLBLL_L_X40Y146/CLBLL_L_CX CLBLL_L_X40Y147/CLBLL_EE2BEG2 CLBLL_L_X40Y148/CLBLL_BYP0 CLBLL_L_X40Y148/CLBLL_BYP1 CLBLL_L_X40Y148/CLBLL_BYP2 CLBLL_L_X40Y148/CLBLL_BYP3 CLBLL_L_X40Y148/CLBLL_LL_AX CLBLL_L_X40Y148/CLBLL_LL_CX CLBLL_L_X40Y148/CLBLL_L_AX CLBLL_L_X40Y148/CLBLL_L_CX CLBLL_L_X40Y149/CLBLL_BYP1 CLBLL_L_X40Y149/CLBLL_BYP3 CLBLL_L_X40Y149/CLBLL_LL_AX CLBLL_L_X40Y149/CLBLL_LL_CX CLBLL_L_X40Y149/CLBLL_WL1END0 CLBLL_L_X40Y150/CLBLL_BYP0 CLBLL_L_X40Y150/CLBLL_BYP2 CLBLL_L_X40Y150/CLBLL_L_AX CLBLL_L_X40Y150/CLBLL_L_CX CLBLL_L_X40Y150/CLBLL_NE2A2 CLBLL_L_X42Y143/CLBLL_BYP0 CLBLL_L_X42Y143/CLBLL_BYP1 CLBLL_L_X42Y143/CLBLL_BYP2 CLBLL_L_X42Y143/CLBLL_BYP3 CLBLL_L_X42Y143/CLBLL_LL_AX CLBLL_L_X42Y143/CLBLL_LL_CX CLBLL_L_X42Y143/CLBLL_L_AX CLBLL_L_X42Y143/CLBLL_L_CX CLBLL_L_X42Y143/CLBLL_NE2A2 CLBLL_L_X42Y144/CLBLL_BYP0 CLBLL_L_X42Y144/CLBLL_BYP1 CLBLL_L_X42Y144/CLBLL_BYP2 CLBLL_L_X42Y144/CLBLL_BYP3 CLBLL_L_X42Y144/CLBLL_EL1BEG3 CLBLL_L_X42Y144/CLBLL_LL_AX CLBLL_L_X42Y144/CLBLL_LL_CX CLBLL_L_X42Y144/CLBLL_L_AX CLBLL_L_X42Y144/CLBLL_L_CX CLBLL_L_X42Y145/CLBLL_BYP0 CLBLL_L_X42Y145/CLBLL_BYP1 CLBLL_L_X42Y145/CLBLL_BYP2 CLBLL_L_X42Y145/CLBLL_BYP3 CLBLL_L_X42Y145/CLBLL_LL_AX CLBLL_L_X42Y145/CLBLL_LL_CX CLBLL_L_X42Y145/CLBLL_L_AX CLBLL_L_X42Y145/CLBLL_L_CX CLBLL_L_X42Y146/CLBLL_BYP0 CLBLL_L_X42Y146/CLBLL_BYP2 CLBLL_L_X42Y146/CLBLL_L_AX CLBLL_L_X42Y146/CLBLL_L_CX CLBLL_L_X42Y147/CLBLL_BYP0 CLBLL_L_X42Y147/CLBLL_BYP1 CLBLL_L_X42Y147/CLBLL_BYP2 CLBLL_L_X42Y147/CLBLL_BYP3 CLBLL_L_X42Y147/CLBLL_LL_AX CLBLL_L_X42Y147/CLBLL_LL_CX CLBLL_L_X42Y147/CLBLL_L_AX CLBLL_L_X42Y147/CLBLL_L_CX CLBLL_L_X42Y148/CLBLL_BYP0 CLBLL_L_X42Y148/CLBLL_BYP2 CLBLL_L_X42Y148/CLBLL_L_AX CLBLL_L_X42Y148/CLBLL_L_CX CLBLL_L_X42Y148/CLBLL_WR1END1 CLBLL_L_X42Y149/CLBLL_BYP0 CLBLL_L_X42Y149/CLBLL_BYP1 CLBLL_L_X42Y149/CLBLL_BYP2 CLBLL_L_X42Y149/CLBLL_BYP3 CLBLL_L_X42Y149/CLBLL_LL_AX CLBLL_L_X42Y149/CLBLL_LL_CX CLBLL_L_X42Y149/CLBLL_L_AX CLBLL_L_X42Y149/CLBLL_L_CX CLBLL_L_X42Y149/CLBLL_WR1END1 CLBLL_R_X45Y145/CLBLL_BYP0 CLBLL_R_X45Y145/CLBLL_BYP2 CLBLL_R_X45Y145/CLBLL_L_AX CLBLL_R_X45Y145/CLBLL_L_CX CLBLL_R_X45Y146/CLBLL_BYP1 CLBLL_R_X45Y146/CLBLL_BYP3 CLBLL_R_X45Y146/CLBLL_EL1BEG0 CLBLL_R_X45Y146/CLBLL_EL1BEG1 CLBLL_R_X45Y146/CLBLL_LL_AX CLBLL_R_X45Y146/CLBLL_LL_CX CLBLL_R_X45Y147/CLBLL_BYP0 CLBLL_R_X45Y147/CLBLL_BYP2 CLBLL_R_X45Y147/CLBLL_L_AX CLBLL_R_X45Y147/CLBLL_L_CX CLBLL_R_X45Y148/CLBLL_BYP0 CLBLL_R_X45Y148/CLBLL_BYP1 CLBLL_R_X45Y148/CLBLL_BYP2 CLBLL_R_X45Y148/CLBLL_BYP3 CLBLL_R_X45Y148/CLBLL_EL1BEG2 CLBLL_R_X45Y148/CLBLL_LL_AX CLBLL_R_X45Y148/CLBLL_LL_CX CLBLL_R_X45Y148/CLBLL_L_AX CLBLL_R_X45Y148/CLBLL_L_CX CLBLL_R_X45Y148/CLBLL_WR1END0 CLBLL_R_X45Y150/CLBLL_BYP0 CLBLL_R_X45Y150/CLBLL_BYP2 CLBLL_R_X45Y150/CLBLL_EL1BEG1 CLBLL_R_X45Y150/CLBLL_EL1BEG3 CLBLL_R_X45Y150/CLBLL_L_AX CLBLL_R_X45Y150/CLBLL_L_CX CLBLL_R_X45Y150/CLBLL_NW2A2 CLBLL_R_X45Y151/CLBLL_BYP0 CLBLL_R_X45Y151/CLBLL_BYP1 CLBLL_R_X45Y151/CLBLL_BYP2 CLBLL_R_X45Y151/CLBLL_BYP3 CLBLL_R_X45Y151/CLBLL_EL1BEG2 CLBLL_R_X45Y151/CLBLL_LL_AX CLBLL_R_X45Y151/CLBLL_LL_CX CLBLL_R_X45Y151/CLBLL_L_AX CLBLL_R_X45Y151/CLBLL_L_CX CLBLL_R_X45Y151/CLBLL_NE2A0 CLBLM_L_X46Y146/CLBLM_BYP0 CLBLM_L_X46Y146/CLBLM_BYP1 CLBLM_L_X46Y146/CLBLM_BYP2 CLBLM_L_X46Y146/CLBLM_BYP3 CLBLM_L_X46Y146/CLBLM_EL1BEG0 CLBLM_L_X46Y146/CLBLM_EL1BEG1 CLBLM_L_X46Y146/CLBLM_L_AX CLBLM_L_X46Y146/CLBLM_L_CX CLBLM_L_X46Y146/CLBLM_M_AX CLBLM_L_X46Y146/CLBLM_M_CX CLBLM_L_X46Y147/CLBLM_BYP0 CLBLM_L_X46Y147/CLBLM_BYP1 CLBLM_L_X46Y147/CLBLM_BYP2 CLBLM_L_X46Y147/CLBLM_BYP3 CLBLM_L_X46Y147/CLBLM_L_AX CLBLM_L_X46Y147/CLBLM_L_CX CLBLM_L_X46Y147/CLBLM_M_AX CLBLM_L_X46Y147/CLBLM_M_CX CLBLM_L_X46Y148/CLBLM_BYP0 CLBLM_L_X46Y148/CLBLM_BYP2 CLBLM_L_X46Y148/CLBLM_EL1BEG2 CLBLM_L_X46Y148/CLBLM_L_AX CLBLM_L_X46Y148/CLBLM_L_CX CLBLM_L_X46Y148/CLBLM_WR1END0 CLBLM_L_X46Y149/CLBLM_BYP0 CLBLM_L_X46Y149/CLBLM_BYP1 CLBLM_L_X46Y149/CLBLM_BYP2 CLBLM_L_X46Y149/CLBLM_BYP3 CLBLM_L_X46Y149/CLBLM_L_AX CLBLM_L_X46Y149/CLBLM_L_CX CLBLM_L_X46Y149/CLBLM_M_AX CLBLM_L_X46Y149/CLBLM_M_CX CLBLM_L_X46Y150/CLBLM_BYP1 CLBLM_L_X46Y150/CLBLM_BYP3 CLBLM_L_X46Y150/CLBLM_EL1BEG1 CLBLM_L_X46Y150/CLBLM_EL1BEG3 CLBLM_L_X46Y150/CLBLM_M_AX CLBLM_L_X46Y150/CLBLM_M_CX CLBLM_L_X46Y150/CLBLM_NW2A2 CLBLM_L_X46Y151/CLBLM_BYP0 CLBLM_L_X46Y151/CLBLM_BYP2 CLBLM_L_X46Y151/CLBLM_EL1BEG2 CLBLM_L_X46Y151/CLBLM_L_AX CLBLM_L_X46Y151/CLBLM_L_CX CLBLM_L_X46Y151/CLBLM_NE2A0 CLBLM_L_X46Y152/CLBLM_BYP1 CLBLM_L_X46Y152/CLBLM_BYP3 CLBLM_L_X46Y152/CLBLM_M_AX CLBLM_L_X46Y152/CLBLM_M_CX CLBLM_R_X39Y145/CLBLM_WL1END3 CLBLM_R_X39Y146/CLBLM_BYP0 CLBLM_R_X39Y146/CLBLM_BYP1 CLBLM_R_X39Y146/CLBLM_BYP2 CLBLM_R_X39Y146/CLBLM_BYP3 CLBLM_R_X39Y146/CLBLM_L_AX CLBLM_R_X39Y146/CLBLM_L_CX CLBLM_R_X39Y146/CLBLM_M_AX CLBLM_R_X39Y146/CLBLM_M_CX CLBLM_R_X39Y147/CLBLM_EE2BEG2 CLBLM_R_X39Y149/CLBLM_BYP0 CLBLM_R_X39Y149/CLBLM_BYP2 CLBLM_R_X39Y149/CLBLM_L_AX CLBLM_R_X39Y149/CLBLM_L_CX CLBLM_R_X39Y149/CLBLM_WL1END0 CLBLM_R_X39Y150/CLBLM_NE2A2 CLBLM_R_X41Y143/CLBLM_NE2A2 CLBLM_R_X41Y144/CLBLM_EL1BEG3 CLBLM_R_X41Y145/CLBLM_BYP0 CLBLM_R_X41Y145/CLBLM_BYP2 CLBLM_R_X41Y145/CLBLM_L_AX CLBLM_R_X41Y145/CLBLM_L_CX CLBLM_R_X41Y147/CLBLM_BYP0 CLBLM_R_X41Y147/CLBLM_BYP1 CLBLM_R_X41Y147/CLBLM_BYP2 CLBLM_R_X41Y147/CLBLM_BYP3 CLBLM_R_X41Y147/CLBLM_L_AX CLBLM_R_X41Y147/CLBLM_L_CX CLBLM_R_X41Y147/CLBLM_M_AX CLBLM_R_X41Y147/CLBLM_M_CX CLBLM_R_X41Y148/CLBLM_BYP0 CLBLM_R_X41Y148/CLBLM_BYP1 CLBLM_R_X41Y148/CLBLM_BYP2 CLBLM_R_X41Y148/CLBLM_BYP3 CLBLM_R_X41Y148/CLBLM_L_AX CLBLM_R_X41Y148/CLBLM_L_CX CLBLM_R_X41Y148/CLBLM_M_AX CLBLM_R_X41Y148/CLBLM_M_CX CLBLM_R_X41Y148/CLBLM_WR1END1 CLBLM_R_X41Y149/CLBLM_BYP0 CLBLM_R_X41Y149/CLBLM_BYP1 CLBLM_R_X41Y149/CLBLM_BYP2 CLBLM_R_X41Y149/CLBLM_BYP3 CLBLM_R_X41Y149/CLBLM_L_AX CLBLM_R_X41Y149/CLBLM_L_CX CLBLM_R_X41Y149/CLBLM_M_AX CLBLM_R_X41Y149/CLBLM_M_CX CLBLM_R_X41Y149/CLBLM_WR1END1 CLBLM_R_X43Y144/CLBLM_BYP0 CLBLM_R_X43Y144/CLBLM_BYP2 CLBLM_R_X43Y144/CLBLM_L_AX CLBLM_R_X43Y144/CLBLM_L_CX CLBLM_R_X43Y145/CLBLM_BYP0 CLBLM_R_X43Y145/CLBLM_BYP1 CLBLM_R_X43Y145/CLBLM_BYP2 CLBLM_R_X43Y145/CLBLM_BYP3 CLBLM_R_X43Y145/CLBLM_EE2BEG0 CLBLM_R_X43Y145/CLBLM_ER1BEG1 CLBLM_R_X43Y145/CLBLM_L_AX CLBLM_R_X43Y145/CLBLM_L_CX CLBLM_R_X43Y145/CLBLM_M_AX CLBLM_R_X43Y145/CLBLM_M_CX CLBLM_R_X43Y146/CLBLM_BYP0 CLBLM_R_X43Y146/CLBLM_BYP1 CLBLM_R_X43Y146/CLBLM_BYP2 CLBLM_R_X43Y146/CLBLM_BYP3 CLBLM_R_X43Y146/CLBLM_L_AX CLBLM_R_X43Y146/CLBLM_L_CX CLBLM_R_X43Y146/CLBLM_M_AX CLBLM_R_X43Y146/CLBLM_M_CX CLBLM_R_X43Y147/CLBLM_BYP0 CLBLM_R_X43Y147/CLBLM_BYP1 CLBLM_R_X43Y147/CLBLM_BYP2 CLBLM_R_X43Y147/CLBLM_BYP3 CLBLM_R_X43Y147/CLBLM_EL1BEG3 CLBLM_R_X43Y147/CLBLM_L_AX CLBLM_R_X43Y147/CLBLM_L_CX CLBLM_R_X43Y147/CLBLM_M_AX CLBLM_R_X43Y147/CLBLM_M_CX CLBLM_R_X43Y148/CLBLM_BYP0 CLBLM_R_X43Y148/CLBLM_BYP2 CLBLM_R_X43Y148/CLBLM_EE2BEG0 CLBLM_R_X43Y148/CLBLM_L_AX CLBLM_R_X43Y148/CLBLM_L_CX CLBLM_R_X43Y149/CLBLM_BYP1 CLBLM_R_X43Y149/CLBLM_BYP3 CLBLM_R_X43Y149/CLBLM_M_AX CLBLM_R_X43Y149/CLBLM_M_CX CLBLM_R_X47Y146/CLBLM_BYP1 CLBLM_R_X47Y146/CLBLM_BYP3 CLBLM_R_X47Y146/CLBLM_M_AX CLBLM_R_X47Y146/CLBLM_M_CX CLBLM_R_X47Y151/CLBLM_BYP1 CLBLM_R_X47Y151/CLBLM_BYP3 CLBLM_R_X47Y151/CLBLM_M_AX CLBLM_R_X47Y151/CLBLM_M_CX INT_L_X40Y142/EL1BEG2 INT_L_X40Y142/LOGIC_OUTS_L3 INT_L_X40Y145/SE2A0 INT_L_X40Y145/WL1BEG3 INT_L_X40Y146/BYP_ALT0 INT_L_X40Y146/BYP_ALT1 INT_L_X40Y146/BYP_ALT2 INT_L_X40Y146/BYP_BOUNCE1 INT_L_X40Y146/BYP_L0 INT_L_X40Y146/BYP_L2 INT_L_X40Y146/SE2BEG0 INT_L_X40Y146/SS2END0 INT_L_X40Y146/WL1BEG_N3 INT_L_X40Y147/EE2A2 INT_L_X40Y147/SE2A0 INT_L_X40Y147/SS2A0 INT_L_X40Y148/BYP_ALT0 INT_L_X40Y148/BYP_ALT1 INT_L_X40Y148/BYP_ALT2 INT_L_X40Y148/BYP_ALT3 INT_L_X40Y148/BYP_BOUNCE1 INT_L_X40Y148/BYP_BOUNCE2 INT_L_X40Y148/BYP_L0 INT_L_X40Y148/BYP_L1 INT_L_X40Y148/BYP_L2 INT_L_X40Y148/BYP_L3 INT_L_X40Y148/GFAN0 INT_L_X40Y148/SE2BEG0 INT_L_X40Y148/SR1BEG_S0 INT_L_X40Y148/SS2BEG0 INT_L_X40Y148/WL1END3 INT_L_X40Y149/BYP_ALT1 INT_L_X40Y149/BYP_ALT3 INT_L_X40Y149/BYP_BOUNCE3 INT_L_X40Y149/BYP_BOUNCE_N3_2 INT_L_X40Y149/BYP_L1 INT_L_X40Y149/BYP_L3 INT_L_X40Y149/FAN_ALT5 INT_L_X40Y149/FAN_BOUNCE5 INT_L_X40Y149/NL1BEG_N3 INT_L_X40Y149/WL1BEG0 INT_L_X40Y149/WL1END_N1_3 INT_L_X40Y149/WR1END2 INT_L_X40Y150/BYP_ALT0 INT_L_X40Y150/BYP_ALT2 INT_L_X40Y150/BYP_BOUNCE_N3_3 INT_L_X40Y150/BYP_L0 INT_L_X40Y150/BYP_L2 INT_L_X40Y150/NE2END2 INT_L_X42Y142/FAN_BOUNCE_S3_2 INT_L_X42Y143/BYP_ALT0 INT_L_X42Y143/BYP_ALT1 INT_L_X42Y143/BYP_ALT2 INT_L_X42Y143/BYP_ALT3 INT_L_X42Y143/BYP_ALT6 INT_L_X42Y143/BYP_BOUNCE2 INT_L_X42Y143/BYP_BOUNCE3 INT_L_X42Y143/BYP_BOUNCE6 INT_L_X42Y143/BYP_L0 INT_L_X42Y143/BYP_L1 INT_L_X42Y143/BYP_L2 INT_L_X42Y143/BYP_L3 INT_L_X42Y143/FAN_ALT2 INT_L_X42Y143/FAN_ALT5 INT_L_X42Y143/FAN_BOUNCE2 INT_L_X42Y143/FAN_BOUNCE5 INT_L_X42Y143/NE2END2 INT_L_X42Y143/NR1BEG2 INT_L_X42Y144/BYP_ALT0 INT_L_X42Y144/BYP_ALT1 INT_L_X42Y144/BYP_ALT2 INT_L_X42Y144/BYP_ALT3 INT_L_X42Y144/BYP_BOUNCE_N3_2 INT_L_X42Y144/BYP_BOUNCE_N3_3 INT_L_X42Y144/BYP_BOUNCE_N3_6 INT_L_X42Y144/BYP_L0 INT_L_X42Y144/BYP_L1 INT_L_X42Y144/BYP_L2 INT_L_X42Y144/BYP_L3 INT_L_X42Y144/EL1BEG2 INT_L_X42Y144/EL1END3 INT_L_X42Y144/FAN_BOUNCE_S3_2 INT_L_X42Y144/NL1BEG1 INT_L_X42Y144/NR1BEG2 INT_L_X42Y144/NR1END2 INT_L_X42Y145/BYP_ALT0 INT_L_X42Y145/BYP_ALT1 INT_L_X42Y145/BYP_ALT2 INT_L_X42Y145/BYP_ALT3 INT_L_X42Y145/BYP_BOUNCE3 INT_L_X42Y145/BYP_L0 INT_L_X42Y145/BYP_L1 INT_L_X42Y145/BYP_L2 INT_L_X42Y145/BYP_L3 INT_L_X42Y145/EL1BEG0 INT_L_X42Y145/EL1BEG1 INT_L_X42Y145/FAN_ALT2 INT_L_X42Y145/FAN_BOUNCE2 INT_L_X42Y145/NL1END1 INT_L_X42Y145/NR1BEG2 INT_L_X42Y145/NR1END2 INT_L_X42Y146/BYP_ALT0 INT_L_X42Y146/BYP_ALT2 INT_L_X42Y146/BYP_BOUNCE_N3_3 INT_L_X42Y146/BYP_L0 INT_L_X42Y146/BYP_L2 INT_L_X42Y146/EL1BEG1 INT_L_X42Y146/NL1BEG1 INT_L_X42Y146/NR1END2 INT_L_X42Y147/BYP_ALT0 INT_L_X42Y147/BYP_ALT1 INT_L_X42Y147/BYP_ALT2 INT_L_X42Y147/BYP_ALT3 INT_L_X42Y147/BYP_BOUNCE1 INT_L_X42Y147/BYP_BOUNCE2 INT_L_X42Y147/BYP_L0 INT_L_X42Y147/BYP_L1 INT_L_X42Y147/BYP_L2 INT_L_X42Y147/BYP_L3 INT_L_X42Y147/GFAN0 INT_L_X42Y147/NL1BEG0 INT_L_X42Y147/NL1END1 INT_L_X42Y147/NL1END_S3_0 INT_L_X42Y147/NR1BEG1 INT_L_X42Y148/BYP_ALT0 INT_L_X42Y148/BYP_ALT2 INT_L_X42Y148/BYP_BOUNCE_N3_2 INT_L_X42Y148/BYP_L0 INT_L_X42Y148/BYP_L2 INT_L_X42Y148/EL1BEG0 INT_L_X42Y148/GFAN1 INT_L_X42Y148/NL1END0 INT_L_X42Y148/NR1BEG0 INT_L_X42Y148/NR1END1 INT_L_X42Y148/WR1BEG1 INT_L_X42Y149/BYP_ALT0 INT_L_X42Y149/BYP_ALT1 INT_L_X42Y149/BYP_ALT2 INT_L_X42Y149/BYP_ALT3 INT_L_X42Y149/BYP_BOUNCE1 INT_L_X42Y149/BYP_L0 INT_L_X42Y149/BYP_L1 INT_L_X42Y149/BYP_L2 INT_L_X42Y149/BYP_L3 INT_L_X42Y149/EL1BEG2 INT_L_X42Y149/NL1BEG_N3 INT_L_X42Y149/NR1END0 INT_L_X42Y149/WR1BEG1 INT_L_X44Y145/EE2A0 INT_L_X44Y145/ER1BEG2 INT_L_X44Y145/ER1END1 INT_L_X44Y145/NE2BEG1 INT_L_X44Y146/NE2A1 INT_L_X44Y147/EL1BEG2 INT_L_X44Y147/EL1END3 INT_L_X44Y148/EE2A0 INT_L_X46Y145/EL1END_S3_0 INT_L_X46Y146/BYP_ALT0 INT_L_X46Y146/BYP_ALT1 INT_L_X46Y146/BYP_ALT2 INT_L_X46Y146/BYP_ALT3 INT_L_X46Y146/BYP_BOUNCE1 INT_L_X46Y146/BYP_BOUNCE2 INT_L_X46Y146/BYP_L0 INT_L_X46Y146/BYP_L1 INT_L_X46Y146/BYP_L2 INT_L_X46Y146/BYP_L3 INT_L_X46Y146/EL1END0 INT_L_X46Y146/EL1END1 INT_L_X46Y146/ER1BEG2 INT_L_X46Y146/NR1BEG0 INT_L_X46Y147/BYP_ALT0 INT_L_X46Y147/BYP_ALT1 INT_L_X46Y147/BYP_ALT2 INT_L_X46Y147/BYP_ALT3 INT_L_X46Y147/BYP_BOUNCE1 INT_L_X46Y147/BYP_BOUNCE_N3_2 INT_L_X46Y147/BYP_L0 INT_L_X46Y147/BYP_L1 INT_L_X46Y147/BYP_L2 INT_L_X46Y147/BYP_L3 INT_L_X46Y147/NL1BEG_N3 INT_L_X46Y147/NR1END0 INT_L_X46Y147/WR1BEG_S0 INT_L_X46Y148/BYP_ALT0 INT_L_X46Y148/BYP_ALT2 INT_L_X46Y148/BYP_L0 INT_L_X46Y148/BYP_L2 INT_L_X46Y148/EL1END2 INT_L_X46Y148/FAN_ALT7 INT_L_X46Y148/FAN_BOUNCE7 INT_L_X46Y148/NR1BEG2 INT_L_X46Y148/WR1BEG0 INT_L_X46Y149/BYP_ALT0 INT_L_X46Y149/BYP_ALT1 INT_L_X46Y149/BYP_ALT2 INT_L_X46Y149/BYP_ALT3 INT_L_X46Y149/BYP_BOUNCE0 INT_L_X46Y149/BYP_L0 INT_L_X46Y149/BYP_L1 INT_L_X46Y149/BYP_L2 INT_L_X46Y149/BYP_L3 INT_L_X46Y149/FAN_ALT7 INT_L_X46Y149/FAN_BOUNCE7 INT_L_X46Y149/NR1END2 INT_L_X46Y149/NW2BEG2 INT_L_X46Y150/BYP_ALT1 INT_L_X46Y150/BYP_ALT3 INT_L_X46Y150/BYP_L1 INT_L_X46Y150/BYP_L3 INT_L_X46Y150/EL1END1 INT_L_X46Y150/EL1END3 INT_L_X46Y150/ER1BEG_S0 INT_L_X46Y150/NE2END_S3_0 INT_L_X46Y150/NW2A2 INT_L_X46Y151/BYP_ALT0 INT_L_X46Y151/BYP_ALT2 INT_L_X46Y151/BYP_L0 INT_L_X46Y151/BYP_L2 INT_L_X46Y151/EL1BEG3 INT_L_X46Y151/EL1END2 INT_L_X46Y151/ER1BEG0 INT_L_X46Y151/NE2END0 INT_L_X46Y151/NR1BEG0 INT_L_X46Y152/BYP_ALT1 INT_L_X46Y152/BYP_ALT3 INT_L_X46Y152/BYP_L1 INT_L_X46Y152/BYP_L3 INT_L_X46Y152/EL1BEG_N3 INT_L_X46Y152/NL1BEG_N3 INT_L_X46Y152/NR1END0 INT_R_X39Y145/FAN_BOUNCE_S3_2 INT_R_X39Y145/FAN_BOUNCE_S3_6 INT_R_X39Y145/WL1END3 INT_R_X39Y146/BYP0 INT_R_X39Y146/BYP1 INT_R_X39Y146/BYP2 INT_R_X39Y146/BYP3 INT_R_X39Y146/BYP_ALT0 INT_R_X39Y146/BYP_ALT1 INT_R_X39Y146/BYP_ALT2 INT_R_X39Y146/BYP_ALT3 INT_R_X39Y146/FAN_ALT1 INT_R_X39Y146/FAN_ALT2 INT_R_X39Y146/FAN_ALT6 INT_R_X39Y146/FAN_BOUNCE1 INT_R_X39Y146/FAN_BOUNCE2 INT_R_X39Y146/FAN_BOUNCE6 INT_R_X39Y146/NL1BEG2 INT_R_X39Y146/NL1BEG_N3 INT_R_X39Y146/WL1END_N1_3 INT_R_X39Y147/EE2BEG2 INT_R_X39Y147/NL1END2 INT_R_X39Y147/NN2BEG2 INT_R_X39Y148/NN2A2 INT_R_X39Y149/BYP0 INT_R_X39Y149/BYP2 INT_R_X39Y149/BYP_ALT0 INT_R_X39Y149/BYP_ALT2 INT_R_X39Y149/NE2BEG2 INT_R_X39Y149/NN2END2 INT_R_X39Y149/WL1END0 INT_R_X39Y150/NE2A2 INT_R_X41Y142/EL1END2 INT_R_X41Y142/NE2BEG2 INT_R_X41Y143/NE2A2 INT_R_X41Y144/EL1BEG3 INT_R_X41Y145/BYP0 INT_R_X41Y145/BYP2 INT_R_X41Y145/BYP_ALT0 INT_R_X41Y145/BYP_ALT2 INT_R_X41Y145/EL1BEG_N3 INT_R_X41Y145/SE2END0 INT_R_X41Y145/SS2END2 INT_R_X41Y146/SS2A2 INT_R_X41Y147/BYP0 INT_R_X41Y147/BYP1 INT_R_X41Y147/BYP2 INT_R_X41Y147/BYP3 INT_R_X41Y147/BYP_ALT0 INT_R_X41Y147/BYP_ALT1 INT_R_X41Y147/BYP_ALT2 INT_R_X41Y147/BYP_ALT3 INT_R_X41Y147/BYP_BOUNCE3 INT_R_X41Y147/EE2END2 INT_R_X41Y147/SE2END0 INT_R_X41Y147/SS2BEG2 INT_R_X41Y148/BYP0 INT_R_X41Y148/BYP1 INT_R_X41Y148/BYP2 INT_R_X41Y148/BYP3 INT_R_X41Y148/BYP_ALT0 INT_R_X41Y148/BYP_ALT1 INT_R_X41Y148/BYP_ALT2 INT_R_X41Y148/BYP_ALT3 INT_R_X41Y148/BYP_BOUNCE2 INT_R_X41Y148/BYP_BOUNCE_N3_3 INT_R_X41Y148/SR1END1 INT_R_X41Y148/WL1BEG3 INT_R_X41Y148/WR1END1 INT_R_X41Y149/BYP0 INT_R_X41Y149/BYP1 INT_R_X41Y149/BYP2 INT_R_X41Y149/BYP3 INT_R_X41Y149/BYP_ALT0 INT_R_X41Y149/BYP_ALT1 INT_R_X41Y149/BYP_ALT2 INT_R_X41Y149/BYP_ALT3 INT_R_X41Y149/BYP_BOUNCE1 INT_R_X41Y149/BYP_BOUNCE2 INT_R_X41Y149/BYP_BOUNCE_N3_2 INT_R_X41Y149/GFAN0 INT_R_X41Y149/SR1BEG1 INT_R_X41Y149/WL1BEG_N3 INT_R_X41Y149/WR1BEG2 INT_R_X41Y149/WR1END1 INT_R_X41Y150/BYP_BOUNCE_N3_2 INT_R_X43Y144/BYP0 INT_R_X43Y144/BYP2 INT_R_X43Y144/BYP_ALT0 INT_R_X43Y144/BYP_ALT2 INT_R_X43Y144/EL1END2 INT_R_X43Y144/EL1END_S3_0 INT_R_X43Y144/SL1END0 INT_R_X43Y145/BYP0 INT_R_X43Y145/BYP1 INT_R_X43Y145/BYP2 INT_R_X43Y145/BYP3 INT_R_X43Y145/BYP_ALT0 INT_R_X43Y145/BYP_ALT1 INT_R_X43Y145/BYP_ALT2 INT_R_X43Y145/BYP_ALT3 INT_R_X43Y145/BYP_BOUNCE1 INT_R_X43Y145/BYP_BOUNCE2 INT_R_X43Y145/EE2BEG0 INT_R_X43Y145/EL1END0 INT_R_X43Y145/EL1END1 INT_R_X43Y145/ER1BEG1 INT_R_X43Y145/SL1BEG0 INT_R_X43Y146/BYP0 INT_R_X43Y146/BYP1 INT_R_X43Y146/BYP2 INT_R_X43Y146/BYP3 INT_R_X43Y146/BYP_ALT0 INT_R_X43Y146/BYP_ALT1 INT_R_X43Y146/BYP_ALT2 INT_R_X43Y146/BYP_ALT3 INT_R_X43Y146/BYP_BOUNCE1 INT_R_X43Y146/BYP_BOUNCE2 INT_R_X43Y146/BYP_BOUNCE3 INT_R_X43Y146/BYP_BOUNCE_N3_2 INT_R_X43Y146/EL1END1 INT_R_X43Y146/GFAN0 INT_R_X43Y147/BYP0 INT_R_X43Y147/BYP1 INT_R_X43Y147/BYP2 INT_R_X43Y147/BYP3 INT_R_X43Y147/BYP_ALT0 INT_R_X43Y147/BYP_ALT1 INT_R_X43Y147/BYP_ALT2 INT_R_X43Y147/BYP_ALT3 INT_R_X43Y147/BYP_BOUNCE0 INT_R_X43Y147/BYP_BOUNCE1 INT_R_X43Y147/BYP_BOUNCE2 INT_R_X43Y147/BYP_BOUNCE_N3_2 INT_R_X43Y147/BYP_BOUNCE_N3_3 INT_R_X43Y147/EL1BEG3 INT_R_X43Y147/EL1END_S3_0 INT_R_X43Y148/BYP0 INT_R_X43Y148/BYP2 INT_R_X43Y148/BYP_ALT0 INT_R_X43Y148/BYP_ALT2 INT_R_X43Y148/BYP_BOUNCE_N3_2 INT_R_X43Y148/EE2BEG0 INT_R_X43Y148/EL1BEG_N3 INT_R_X43Y148/EL1END0 INT_R_X43Y148/NR1BEG0 INT_R_X43Y148/SL1END2 INT_R_X43Y149/BYP1 INT_R_X43Y149/BYP3 INT_R_X43Y149/BYP_ALT1 INT_R_X43Y149/BYP_ALT3 INT_R_X43Y149/EL1END2 INT_R_X43Y149/NL1BEG_N3 INT_R_X43Y149/NR1END0 INT_R_X43Y149/SL1BEG2 INT_R_X45Y145/BYP0 INT_R_X45Y145/BYP2 INT_R_X45Y145/BYP_ALT0 INT_R_X45Y145/BYP_ALT2 INT_R_X45Y145/EE2END0 INT_R_X45Y145/ER1END2 INT_R_X45Y145/NR1BEG2 INT_R_X45Y146/BYP1 INT_R_X45Y146/BYP3 INT_R_X45Y146/BYP_ALT1 INT_R_X45Y146/BYP_ALT3 INT_R_X45Y146/BYP_BOUNCE3 INT_R_X45Y146/EL1BEG0 INT_R_X45Y146/EL1BEG1 INT_R_X45Y146/NE2END1 INT_R_X45Y146/NR1END2 INT_R_X45Y147/BYP0 INT_R_X45Y147/BYP2 INT_R_X45Y147/BYP_ALT0 INT_R_X45Y147/BYP_ALT2 INT_R_X45Y147/BYP_BOUNCE_N3_3 INT_R_X45Y147/EL1END2 INT_R_X45Y147/WR1END_S1_0 INT_R_X45Y148/BYP0 INT_R_X45Y148/BYP1 INT_R_X45Y148/BYP2 INT_R_X45Y148/BYP3 INT_R_X45Y148/BYP_ALT0 INT_R_X45Y148/BYP_ALT1 INT_R_X45Y148/BYP_ALT2 INT_R_X45Y148/BYP_ALT3 INT_R_X45Y148/BYP_BOUNCE1 INT_R_X45Y148/EE2END0 INT_R_X45Y148/EL1BEG2 INT_R_X45Y148/NL1BEG_N3 INT_R_X45Y148/NN2BEG0 INT_R_X45Y148/WR1END0 INT_R_X45Y149/NN2A0 INT_R_X45Y149/NN2END_S2_0 INT_R_X45Y150/BYP0 INT_R_X45Y150/BYP2 INT_R_X45Y150/BYP_ALT0 INT_R_X45Y150/BYP_ALT2 INT_R_X45Y150/EL1BEG1 INT_R_X45Y150/EL1BEG3 INT_R_X45Y150/NE2BEG0 INT_R_X45Y150/NN2END0 INT_R_X45Y150/NR1BEG0 INT_R_X45Y150/NW2END2 INT_R_X45Y151/BYP0 INT_R_X45Y151/BYP1 INT_R_X45Y151/BYP2 INT_R_X45Y151/BYP3 INT_R_X45Y151/BYP_ALT0 INT_R_X45Y151/BYP_ALT1 INT_R_X45Y151/BYP_ALT2 INT_R_X45Y151/BYP_ALT3 INT_R_X45Y151/BYP_BOUNCE1 INT_R_X45Y151/EL1BEG2 INT_R_X45Y151/EL1BEG_N3 INT_R_X45Y151/NE2A0 INT_R_X45Y151/NL1BEG_N3 INT_R_X45Y151/NR1END0 INT_R_X47Y146/BYP1 INT_R_X47Y146/BYP3 INT_R_X47Y146/BYP_ALT1 INT_R_X47Y146/BYP_ALT3 INT_R_X47Y146/ER1END2 INT_R_X47Y146/FAN_ALT5 INT_R_X47Y146/FAN_BOUNCE5 INT_R_X47Y151/BYP1 INT_R_X47Y151/BYP3 INT_R_X47Y151/BYP_ALT1 INT_R_X47Y151/BYP_ALT3 INT_R_X47Y151/EL1END3 INT_R_X47Y151/ER1END0 VBRK_X113Y152/VBRK_EL1BEG0 VBRK_X113Y152/VBRK_EL1BEG1 VBRK_X113Y154/VBRK_EL1BEG2 VBRK_X113Y154/VBRK_WR1END0 VBRK_X113Y157/VBRK_EL1BEG1 VBRK_X113Y157/VBRK_EL1BEG3 VBRK_X113Y157/VBRK_NW2A2 VBRK_X113Y158/VBRK_EL1BEG2 VBRK_X113Y158/VBRK_NE2A0 VBRK_X99Y151/VBRK_WL1END3 VBRK_X99Y153/VBRK_EE2BEG2 VBRK_X99Y155/VBRK_WL1END0 VBRK_X99Y157/VBRK_NE2A2 
pips: CLBLL_L_X40Y142/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X40Y146/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y146/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y148/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y148/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y148/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y148/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y149/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y149/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y150/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y150/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y143/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y143/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y143/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y143/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y144/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y144/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y144/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y144/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y145/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y145/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y145/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y145/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y146/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y146/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y147/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y147/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y147/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y147/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X42Y148/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y148/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y149/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X42Y149/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X42Y149/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X42Y149/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y145/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y145/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y146/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y146/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y147/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y147/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y148/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y148/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y148/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y148/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X45Y150/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y150/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y151/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X45Y151/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X45Y151/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X45Y151/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLM_L_X46Y146/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y146/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y146/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y146/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y147/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y147/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y147/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y147/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y148/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y148/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y149/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y149/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y149/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y149/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y150/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y150/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X46Y151/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X46Y151/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X46Y152/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X46Y152/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y146/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y146/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y146/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y146/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y149/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y149/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y145/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y145/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y147/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y147/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y147/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y147/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y148/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y148/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y148/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y148/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X41Y149/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X41Y149/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X41Y149/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X41Y149/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y144/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y144/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y145/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y145/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y145/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y145/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y146/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y146/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y146/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y146/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y147/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y147/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y147/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y147/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X43Y148/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X43Y148/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X43Y149/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X43Y149/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y146/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y146/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X47Y151/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X47Y151/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X40Y142/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X40Y146/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y146/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y146/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y146/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X40Y146/INT_L.SS2END0->>BYP_ALT0 INT_L_X40Y146/INT_L.SS2END0->>BYP_ALT1 INT_L_X40Y146/INT_L.SS2END0->>SE2BEG0 INT_L_X40Y146/INT_L.SS2END0->>WL1BEG_N3 INT_L_X40Y148/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y148/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y148/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y148/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y148/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y148/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y148/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X40Y148/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X40Y148/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X40Y148/INT_L.GFAN0->>BYP_ALT0 INT_L_X40Y148/INT_L.SR1BEG_S0->>BYP_ALT1 INT_L_X40Y148/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X40Y148/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X40Y148/INT_L.WL1END3->>SR1BEG_S0 INT_L_X40Y149/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y149/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X40Y149/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y149/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y149/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X40Y149/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X40Y149/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X40Y149/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X40Y149/INT_L.WR1END2->>WL1BEG0 INT_L_X40Y150/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y150/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y150/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X40Y150/INT_L.NE2END2->>BYP_ALT2 INT_L_X42Y143/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y143/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y143/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y143/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y143/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y143/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y143/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X42Y143/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X42Y143/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X42Y143/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y143/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X42Y143/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X42Y143/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X42Y143/INT_L.FAN_BOUNCE5->>FAN_ALT2 INT_L_X42Y143/INT_L.NE2END2->>BYP_ALT2 INT_L_X42Y143/INT_L.NE2END2->>FAN_ALT5 INT_L_X42Y143/INT_L.NE2END2->>NR1BEG2 INT_L_X42Y144/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y144/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y144/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y144/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y144/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X42Y144/INT_L.BYP_BOUNCE_N3_6->>BYP_ALT1 INT_L_X42Y144/INT_L.EL1END3->>EL1BEG2 INT_L_X42Y144/INT_L.NR1END2->>BYP_ALT2 INT_L_X42Y144/INT_L.NR1END2->>BYP_ALT3 INT_L_X42Y144/INT_L.NR1END2->>NL1BEG1 INT_L_X42Y144/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y145/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y145/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y145/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y145/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X42Y145/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y145/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X42Y145/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X42Y145/INT_L.NL1END1->>BYP_ALT1 INT_L_X42Y145/INT_L.NL1END1->>EL1BEG0 INT_L_X42Y145/INT_L.NL1END1->>FAN_ALT2 INT_L_X42Y145/INT_L.NR1END2->>BYP_ALT2 INT_L_X42Y145/INT_L.NR1END2->>BYP_ALT3 INT_L_X42Y145/INT_L.NR1END2->>EL1BEG1 INT_L_X42Y145/INT_L.NR1END2->>NR1BEG2 INT_L_X42Y146/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y146/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y146/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X42Y146/INT_L.NR1END2->>BYP_ALT2 INT_L_X42Y146/INT_L.NR1END2->>EL1BEG1 INT_L_X42Y146/INT_L.NR1END2->>NL1BEG1 INT_L_X42Y147/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y147/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y147/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y147/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X42Y147/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y147/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y147/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X42Y147/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X42Y147/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X42Y147/INT_L.GFAN0->>BYP_ALT0 INT_L_X42Y147/INT_L.NL1END1->>BYP_ALT1 INT_L_X42Y147/INT_L.NL1END1->>NL1BEG0 INT_L_X42Y147/INT_L.NL1END1->>NR1BEG1 INT_L_X42Y148/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y148/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y148/INT_L.GFAN1->>BYP_ALT2 INT_L_X42Y148/INT_L.NL1END0->>BYP_ALT0 INT_L_X42Y148/INT_L.NL1END0->>NR1BEG0 INT_L_X42Y148/INT_L.NL1END0->>WR1BEG1 INT_L_X42Y148/INT_L.NR1END1->>EL1BEG0 INT_L_X42Y148/INT_L.NR1END1->>GFAN1 INT_L_X42Y149/INT_L.BYP_ALT0->>BYP_L0 INT_L_X42Y149/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X42Y149/INT_L.BYP_ALT1->>BYP_L1 INT_L_X42Y149/INT_L.BYP_ALT2->>BYP_L2 INT_L_X42Y149/INT_L.BYP_ALT3->>BYP_L3 INT_L_X42Y149/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X42Y149/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X42Y149/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X42Y149/INT_L.NR1END0->>BYP_ALT0 INT_L_X42Y149/INT_L.NR1END0->>BYP_ALT1 INT_L_X42Y149/INT_L.NR1END0->>NL1BEG_N3 INT_L_X42Y149/INT_L.NR1END0->>WR1BEG1 INT_L_X44Y145/INT_L.ER1END1->>ER1BEG2 INT_L_X44Y145/INT_L.ER1END1->>NE2BEG1 INT_L_X44Y147/INT_L.EL1END3->>EL1BEG2 INT_L_X46Y146/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y146/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y146/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y146/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X46Y146/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y146/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y146/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X46Y146/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X46Y146/INT_L.EL1END0->>BYP_ALT0 INT_L_X46Y146/INT_L.EL1END0->>NR1BEG0 INT_L_X46Y146/INT_L.EL1END1->>BYP_ALT1 INT_L_X46Y146/INT_L.EL1END1->>ER1BEG2 INT_L_X46Y147/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y147/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X46Y147/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y147/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y147/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y147/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X46Y147/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X46Y147/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X46Y147/INT_L.NR1END0->>BYP_ALT0 INT_L_X46Y147/INT_L.NR1END0->>BYP_ALT1 INT_L_X46Y147/INT_L.NR1END0->>NL1BEG_N3 INT_L_X46Y148/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y148/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y148/INT_L.EL1END2->>BYP_ALT2 INT_L_X46Y148/INT_L.EL1END2->>FAN_ALT7 INT_L_X46Y148/INT_L.EL1END2->>NR1BEG2 INT_L_X46Y148/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y148/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X46Y149/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X46Y149/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y149/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y149/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y149/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y149/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X46Y149/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X46Y149/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X46Y149/INT_L.NR1END2->>BYP_ALT2 INT_L_X46Y149/INT_L.NR1END2->>BYP_ALT3 INT_L_X46Y149/INT_L.NR1END2->>FAN_ALT7 INT_L_X46Y149/INT_L.NR1END2->>NW2BEG2 INT_L_X46Y150/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y150/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y150/INT_L.EL1END1->>BYP_ALT1 INT_L_X46Y150/INT_L.EL1END3->>BYP_ALT3 INT_L_X46Y150/INT_L.EL1END3->>ER1BEG_S0 INT_L_X46Y151/INT_L.BYP_ALT0->>BYP_L0 INT_L_X46Y151/INT_L.BYP_ALT2->>BYP_L2 INT_L_X46Y151/INT_L.EL1END2->>BYP_ALT2 INT_L_X46Y151/INT_L.NE2END0->>BYP_ALT0 INT_L_X46Y151/INT_L.NE2END0->>NR1BEG0 INT_L_X46Y152/INT_L.BYP_ALT1->>BYP_L1 INT_L_X46Y152/INT_L.BYP_ALT3->>BYP_L3 INT_L_X46Y152/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X46Y152/INT_L.NR1END0->>BYP_ALT1 INT_L_X46Y152/INT_L.NR1END0->>EL1BEG_N3 INT_L_X46Y152/INT_L.NR1END0->>NL1BEG_N3 INT_R_X39Y146/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y146/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y146/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y146/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y146/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X39Y146/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X39Y146/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X39Y146/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X39Y146/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X39Y146/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X39Y146/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X39Y146/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X39Y146/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X39Y146/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X39Y146/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X39Y146/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X39Y147/INT_R.NL1END2->>EE2BEG2 INT_R_X39Y147/INT_R.NL1END2->>NN2BEG2 INT_R_X39Y149/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y149/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y149/INT_R.NN2END2->>BYP_ALT2 INT_R_X39Y149/INT_R.NN2END2->>NE2BEG2 INT_R_X39Y149/INT_R.WL1END0->>BYP_ALT0 INT_R_X41Y142/INT_R.EL1END2->>NE2BEG2 INT_R_X41Y145/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y145/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y145/INT_R.SE2END0->>BYP_ALT0 INT_R_X41Y145/INT_R.SE2END0->>EL1BEG_N3 INT_R_X41Y145/INT_R.SS2END2->>BYP_ALT2 INT_R_X41Y147/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y147/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y147/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y147/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y147/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X41Y147/INT_R.EE2END2->>BYP_ALT2 INT_R_X41Y147/INT_R.EE2END2->>BYP_ALT3 INT_R_X41Y147/INT_R.EE2END2->>SS2BEG2 INT_R_X41Y147/INT_R.SE2END0->>BYP_ALT0 INT_R_X41Y147/INT_R.SE2END0->>BYP_ALT1 INT_R_X41Y148/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y148/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y148/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y148/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y148/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y148/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X41Y148/INT_R.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_R_X41Y148/INT_R.SR1END1->>BYP_ALT2 INT_R_X41Y148/INT_R.WR1END1->>BYP_ALT1 INT_R_X41Y149/INT_R.BYP_ALT0->>BYP0 INT_R_X41Y149/INT_R.BYP_ALT1->>BYP1 INT_R_X41Y149/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X41Y149/INT_R.BYP_ALT2->>BYP2 INT_R_X41Y149/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X41Y149/INT_R.BYP_ALT3->>BYP3 INT_R_X41Y149/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X41Y149/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X41Y149/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X41Y149/INT_R.GFAN0->>BYP_ALT0 INT_R_X41Y149/INT_R.WR1END1->>BYP_ALT1 INT_R_X41Y149/INT_R.WR1END1->>SR1BEG1 INT_R_X41Y149/INT_R.WR1END1->>WL1BEG_N3 INT_R_X41Y149/INT_R.WR1END1->>WR1BEG2 INT_R_X43Y144/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y144/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y144/INT_R.EL1END2->>BYP_ALT2 INT_R_X43Y144/INT_R.SL1END0->>BYP_ALT0 INT_R_X43Y145/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y145/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y145/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y145/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y145/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y145/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y145/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X43Y145/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X43Y145/INT_R.EL1END0->>BYP_ALT0 INT_R_X43Y145/INT_R.EL1END0->>EE2BEG0 INT_R_X43Y145/INT_R.EL1END0->>ER1BEG1 INT_R_X43Y145/INT_R.EL1END0->>SL1BEG0 INT_R_X43Y145/INT_R.EL1END1->>BYP_ALT1 INT_R_X43Y146/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y146/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y146/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y146/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y146/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y146/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y146/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X43Y146/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X43Y146/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X43Y146/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X43Y146/INT_R.EL1END1->>BYP_ALT1 INT_R_X43Y146/INT_R.GFAN0->>BYP_ALT0 INT_R_X43Y147/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y147/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X43Y147/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y147/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X43Y147/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y147/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X43Y147/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y147/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X43Y147/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X43Y147/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X43Y147/INT_R.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_R_X43Y148/INT_R.BYP_ALT0->>BYP0 INT_R_X43Y148/INT_R.BYP_ALT2->>BYP2 INT_R_X43Y148/INT_R.EL1END0->>BYP_ALT0 INT_R_X43Y148/INT_R.EL1END0->>EE2BEG0 INT_R_X43Y148/INT_R.EL1END0->>EL1BEG_N3 INT_R_X43Y148/INT_R.EL1END0->>NR1BEG0 INT_R_X43Y148/INT_R.SL1END2->>BYP_ALT2 INT_R_X43Y149/INT_R.BYP_ALT1->>BYP1 INT_R_X43Y149/INT_R.BYP_ALT3->>BYP3 INT_R_X43Y149/INT_R.EL1END2->>SL1BEG2 INT_R_X43Y149/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X43Y149/INT_R.NR1END0->>BYP_ALT1 INT_R_X43Y149/INT_R.NR1END0->>NL1BEG_N3 INT_R_X45Y145/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y145/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y145/INT_R.EE2END0->>BYP_ALT0 INT_R_X45Y145/INT_R.ER1END2->>BYP_ALT2 INT_R_X45Y145/INT_R.ER1END2->>NR1BEG2 INT_R_X45Y146/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y146/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y146/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X45Y146/INT_R.NE2END1->>BYP_ALT1 INT_R_X45Y146/INT_R.NE2END1->>EL1BEG0 INT_R_X45Y146/INT_R.NR1END2->>BYP_ALT3 INT_R_X45Y146/INT_R.NR1END2->>EL1BEG1 INT_R_X45Y147/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y147/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y147/INT_R.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_R_X45Y147/INT_R.EL1END2->>BYP_ALT2 INT_R_X45Y148/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y148/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y148/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y148/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y148/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y148/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X45Y148/INT_R.EE2END0->>BYP_ALT1 INT_R_X45Y148/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X45Y148/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X45Y148/INT_R.WR1END0->>BYP_ALT0 INT_R_X45Y148/INT_R.WR1END0->>NL1BEG_N3 INT_R_X45Y148/INT_R.WR1END0->>NN2BEG0 INT_R_X45Y150/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y150/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y150/INT_R.NN2END0->>BYP_ALT0 INT_R_X45Y150/INT_R.NN2END0->>NE2BEG0 INT_R_X45Y150/INT_R.NN2END0->>NR1BEG0 INT_R_X45Y150/INT_R.NW2END2->>BYP_ALT2 INT_R_X45Y150/INT_R.NW2END2->>EL1BEG1 INT_R_X45Y151/INT_R.BYP_ALT0->>BYP0 INT_R_X45Y151/INT_R.BYP_ALT1->>BYP1 INT_R_X45Y151/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X45Y151/INT_R.BYP_ALT2->>BYP2 INT_R_X45Y151/INT_R.BYP_ALT3->>BYP3 INT_R_X45Y151/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X45Y151/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X45Y151/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X45Y151/INT_R.NR1END0->>BYP_ALT0 INT_R_X45Y151/INT_R.NR1END0->>BYP_ALT1 INT_R_X45Y151/INT_R.NR1END0->>EL1BEG_N3 INT_R_X45Y151/INT_R.NR1END0->>NL1BEG_N3 INT_R_X47Y146/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y146/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y146/INT_R.ER1END2->>BYP_ALT3 INT_R_X47Y146/INT_R.ER1END2->>FAN_ALT5 INT_R_X47Y146/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X47Y146/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X47Y151/INT_R.BYP_ALT1->>BYP1 INT_R_X47Y151/INT_R.BYP_ALT3->>BYP3 INT_R_X47Y151/INT_R.EL1END3->>BYP_ALT3 INT_R_X47Y151/INT_R.ER1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r_reg[haddr][7]_rep__0_n_0 - 
wires: BRAM_INT_INTERFACE_L_X38Y142/INT_INTERFACE_ER1BEG3 BRAM_INT_INTERFACE_L_X38Y144/INT_INTERFACE_WL1END0 BRAM_INT_INTERFACE_L_X38Y145/INT_INTERFACE_WW2END0 BRAM_INT_INTERFACE_L_X38Y152/INT_INTERFACE_ER1BEG2 BRAM_L_X38Y140/BRAM_ER1BEG3_2 BRAM_L_X38Y140/BRAM_WL1END0_4 BRAM_L_X38Y145/BRAM_WW2END0_0 BRAM_L_X38Y150/BRAM_ER1BEG2_2 BRKH_INT_X34Y149/BRKH_INT_FAN_BOUNCE_S3_6 BRKH_INT_X35Y149/BRKH_INT_NW2BEG2 BRKH_INT_X36Y149/BRKH_INT_NN2A2 BRKH_INT_X37Y149/BRKH_INT_BYP_BOUNCE2 CLBLL_L_X40Y142/CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y142/CLBLL_L_CMUX CLBLL_L_X40Y143/CLBLL_BYP1 CLBLL_L_X40Y143/CLBLL_BYP3 CLBLL_L_X40Y143/CLBLL_LL_AX CLBLL_L_X40Y143/CLBLL_LL_CX CLBLL_L_X40Y144/CLBLL_BYP1 CLBLL_L_X40Y144/CLBLL_BYP3 CLBLL_L_X40Y144/CLBLL_LL_AX CLBLL_L_X40Y144/CLBLL_LL_CX CLBLL_L_X40Y144/CLBLL_WR1END0 CLBLL_L_X40Y144/CLBLL_WR1END1 CLBLL_L_X40Y145/CLBLL_BYP0 CLBLL_L_X40Y145/CLBLL_BYP2 CLBLL_L_X40Y145/CLBLL_L_AX CLBLL_L_X40Y145/CLBLL_L_CX CLBLL_L_X40Y145/CLBLL_WR1END1 CLBLL_L_X40Y147/CLBLL_BYP0 CLBLL_L_X40Y147/CLBLL_BYP1 CLBLL_L_X40Y147/CLBLL_BYP2 CLBLL_L_X40Y147/CLBLL_BYP3 CLBLL_L_X40Y147/CLBLL_EL1BEG0 CLBLL_L_X40Y147/CLBLL_LL_AX CLBLL_L_X40Y147/CLBLL_LL_CX CLBLL_L_X40Y147/CLBLL_L_AX CLBLL_L_X40Y147/CLBLL_L_CX CLBLL_L_X40Y150/CLBLL_BYP1 CLBLL_L_X40Y150/CLBLL_BYP3 CLBLL_L_X40Y150/CLBLL_LL_AX CLBLL_L_X40Y150/CLBLL_LL_CX CLBLL_L_X40Y152/CLBLL_BYP1 CLBLL_L_X40Y152/CLBLL_BYP3 CLBLL_L_X40Y152/CLBLL_ER1BEG2 CLBLL_L_X40Y152/CLBLL_LL_AX CLBLL_L_X40Y152/CLBLL_LL_CX CLBLM_L_X34Y145/CLBLM_BYP0 CLBLM_L_X34Y145/CLBLM_BYP2 CLBLM_L_X34Y145/CLBLM_L_AX CLBLM_L_X34Y145/CLBLM_L_CX CLBLM_L_X34Y146/CLBLM_BYP1 CLBLM_L_X34Y146/CLBLM_BYP3 CLBLM_L_X34Y146/CLBLM_M_AX CLBLM_L_X34Y146/CLBLM_M_CX CLBLM_L_X34Y147/CLBLM_BYP0 CLBLM_L_X34Y147/CLBLM_BYP1 CLBLM_L_X34Y147/CLBLM_BYP2 CLBLM_L_X34Y147/CLBLM_BYP3 CLBLM_L_X34Y147/CLBLM_L_AX CLBLM_L_X34Y147/CLBLM_L_CX CLBLM_L_X34Y147/CLBLM_M_AX CLBLM_L_X34Y147/CLBLM_M_CX CLBLM_L_X34Y148/CLBLM_BYP0 CLBLM_L_X34Y148/CLBLM_BYP1 CLBLM_L_X34Y148/CLBLM_BYP2 CLBLM_L_X34Y148/CLBLM_BYP3 CLBLM_L_X34Y148/CLBLM_L_AX CLBLM_L_X34Y148/CLBLM_L_CX CLBLM_L_X34Y148/CLBLM_M_AX CLBLM_L_X34Y148/CLBLM_M_CX CLBLM_L_X34Y149/CLBLM_BYP1 CLBLM_L_X34Y149/CLBLM_BYP3 CLBLM_L_X34Y149/CLBLM_M_AX CLBLM_L_X34Y149/CLBLM_M_CX CLBLM_L_X34Y150/CLBLM_BYP0 CLBLM_L_X34Y150/CLBLM_BYP1 CLBLM_L_X34Y150/CLBLM_BYP2 CLBLM_L_X34Y150/CLBLM_BYP3 CLBLM_L_X34Y150/CLBLM_L_AX CLBLM_L_X34Y150/CLBLM_L_CX CLBLM_L_X34Y150/CLBLM_M_AX CLBLM_L_X34Y150/CLBLM_M_CX CLBLM_L_X36Y142/CLBLM_BYP0 CLBLM_L_X36Y142/CLBLM_BYP2 CLBLM_L_X36Y142/CLBLM_L_AX CLBLM_L_X36Y142/CLBLM_L_CX CLBLM_L_X36Y145/CLBLM_BYP1 CLBLM_L_X36Y145/CLBLM_BYP3 CLBLM_L_X36Y145/CLBLM_M_AX CLBLM_L_X36Y145/CLBLM_M_CX CLBLM_L_X36Y146/CLBLM_BYP0 CLBLM_L_X36Y146/CLBLM_BYP2 CLBLM_L_X36Y146/CLBLM_L_AX CLBLM_L_X36Y146/CLBLM_L_CX CLBLM_L_X36Y147/CLBLM_BYP0 CLBLM_L_X36Y147/CLBLM_BYP2 CLBLM_L_X36Y147/CLBLM_L_AX CLBLM_L_X36Y147/CLBLM_L_CX CLBLM_L_X36Y148/CLBLM_BYP0 CLBLM_L_X36Y148/CLBLM_BYP2 CLBLM_L_X36Y148/CLBLM_L_AX CLBLM_L_X36Y148/CLBLM_L_CX CLBLM_L_X36Y149/CLBLM_BYP1 CLBLM_L_X36Y149/CLBLM_BYP3 CLBLM_L_X36Y149/CLBLM_M_AX CLBLM_L_X36Y149/CLBLM_M_CX CLBLM_L_X36Y149/CLBLM_WR1END2 CLBLM_L_X36Y150/CLBLM_BYP0 CLBLM_L_X36Y150/CLBLM_BYP2 CLBLM_L_X36Y150/CLBLM_L_AX CLBLM_L_X36Y150/CLBLM_L_CX CLBLM_L_X36Y151/CLBLM_BYP0 CLBLM_L_X36Y151/CLBLM_BYP1 CLBLM_L_X36Y151/CLBLM_BYP2 CLBLM_L_X36Y151/CLBLM_BYP3 CLBLM_L_X36Y151/CLBLM_L_AX CLBLM_L_X36Y151/CLBLM_L_CX CLBLM_L_X36Y151/CLBLM_M_AX CLBLM_L_X36Y151/CLBLM_M_CX CLBLM_L_X36Y152/CLBLM_BYP0 CLBLM_L_X36Y152/CLBLM_BYP2 CLBLM_L_X36Y152/CLBLM_L_AX CLBLM_L_X36Y152/CLBLM_L_CX CLBLM_L_X36Y153/CLBLM_BYP1 CLBLM_L_X36Y153/CLBLM_BYP3 CLBLM_L_X36Y153/CLBLM_M_AX CLBLM_L_X36Y153/CLBLM_M_CX CLBLM_R_X37Y142/CLBLM_BYP0 CLBLM_R_X37Y142/CLBLM_BYP1 CLBLM_R_X37Y142/CLBLM_BYP2 CLBLM_R_X37Y142/CLBLM_BYP3 CLBLM_R_X37Y142/CLBLM_ER1BEG3 CLBLM_R_X37Y142/CLBLM_L_AX CLBLM_R_X37Y142/CLBLM_L_CX CLBLM_R_X37Y142/CLBLM_M_AX CLBLM_R_X37Y142/CLBLM_M_CX CLBLM_R_X37Y144/CLBLM_BYP0 CLBLM_R_X37Y144/CLBLM_BYP1 CLBLM_R_X37Y144/CLBLM_BYP2 CLBLM_R_X37Y144/CLBLM_BYP3 CLBLM_R_X37Y144/CLBLM_L_AX CLBLM_R_X37Y144/CLBLM_L_CX CLBLM_R_X37Y144/CLBLM_M_AX CLBLM_R_X37Y144/CLBLM_M_CX CLBLM_R_X37Y144/CLBLM_WL1END0 CLBLM_R_X37Y145/CLBLM_BYP0 CLBLM_R_X37Y145/CLBLM_BYP1 CLBLM_R_X37Y145/CLBLM_BYP2 CLBLM_R_X37Y145/CLBLM_BYP3 CLBLM_R_X37Y145/CLBLM_L_AX CLBLM_R_X37Y145/CLBLM_L_CX CLBLM_R_X37Y145/CLBLM_M_AX CLBLM_R_X37Y145/CLBLM_M_CX CLBLM_R_X37Y145/CLBLM_WW2END0 CLBLM_R_X37Y147/CLBLM_BYP0 CLBLM_R_X37Y147/CLBLM_BYP1 CLBLM_R_X37Y147/CLBLM_BYP2 CLBLM_R_X37Y147/CLBLM_BYP3 CLBLM_R_X37Y147/CLBLM_L_AX CLBLM_R_X37Y147/CLBLM_L_CX CLBLM_R_X37Y147/CLBLM_M_AX CLBLM_R_X37Y147/CLBLM_M_CX CLBLM_R_X37Y149/CLBLM_BYP0 CLBLM_R_X37Y149/CLBLM_BYP1 CLBLM_R_X37Y149/CLBLM_BYP2 CLBLM_R_X37Y149/CLBLM_BYP3 CLBLM_R_X37Y149/CLBLM_L_AX CLBLM_R_X37Y149/CLBLM_L_CX CLBLM_R_X37Y149/CLBLM_M_AX CLBLM_R_X37Y149/CLBLM_M_CX CLBLM_R_X37Y150/CLBLM_BYP0 CLBLM_R_X37Y150/CLBLM_BYP1 CLBLM_R_X37Y150/CLBLM_BYP2 CLBLM_R_X37Y150/CLBLM_BYP3 CLBLM_R_X37Y150/CLBLM_L_AX CLBLM_R_X37Y150/CLBLM_L_CX CLBLM_R_X37Y150/CLBLM_M_AX CLBLM_R_X37Y150/CLBLM_M_CX CLBLM_R_X37Y151/CLBLM_BYP1 CLBLM_R_X37Y151/CLBLM_BYP3 CLBLM_R_X37Y151/CLBLM_M_AX CLBLM_R_X37Y151/CLBLM_M_CX CLBLM_R_X37Y152/CLBLM_BYP0 CLBLM_R_X37Y152/CLBLM_BYP1 CLBLM_R_X37Y152/CLBLM_BYP2 CLBLM_R_X37Y152/CLBLM_BYP3 CLBLM_R_X37Y152/CLBLM_ER1BEG2 CLBLM_R_X37Y152/CLBLM_L_AX CLBLM_R_X37Y152/CLBLM_L_CX CLBLM_R_X37Y152/CLBLM_M_AX CLBLM_R_X37Y152/CLBLM_M_CX CLBLM_R_X39Y142/CLBLM_BYP0 CLBLM_R_X39Y142/CLBLM_BYP2 CLBLM_R_X39Y142/CLBLM_L_AX CLBLM_R_X39Y142/CLBLM_L_CX CLBLM_R_X39Y144/CLBLM_BYP0 CLBLM_R_X39Y144/CLBLM_BYP1 CLBLM_R_X39Y144/CLBLM_BYP2 CLBLM_R_X39Y144/CLBLM_BYP3 CLBLM_R_X39Y144/CLBLM_L_AX CLBLM_R_X39Y144/CLBLM_L_CX CLBLM_R_X39Y144/CLBLM_M_AX CLBLM_R_X39Y144/CLBLM_M_CX CLBLM_R_X39Y144/CLBLM_WR1END0 CLBLM_R_X39Y144/CLBLM_WR1END1 CLBLM_R_X39Y145/CLBLM_BYP0 CLBLM_R_X39Y145/CLBLM_BYP1 CLBLM_R_X39Y145/CLBLM_BYP2 CLBLM_R_X39Y145/CLBLM_BYP3 CLBLM_R_X39Y145/CLBLM_L_AX CLBLM_R_X39Y145/CLBLM_L_CX CLBLM_R_X39Y145/CLBLM_M_AX CLBLM_R_X39Y145/CLBLM_M_CX CLBLM_R_X39Y145/CLBLM_WR1END1 CLBLM_R_X39Y147/CLBLM_BYP0 CLBLM_R_X39Y147/CLBLM_BYP1 CLBLM_R_X39Y147/CLBLM_BYP2 CLBLM_R_X39Y147/CLBLM_BYP3 CLBLM_R_X39Y147/CLBLM_EL1BEG0 CLBLM_R_X39Y147/CLBLM_L_AX CLBLM_R_X39Y147/CLBLM_L_CX CLBLM_R_X39Y147/CLBLM_M_AX CLBLM_R_X39Y147/CLBLM_M_CX CLBLM_R_X39Y148/CLBLM_BYP1 CLBLM_R_X39Y148/CLBLM_BYP3 CLBLM_R_X39Y148/CLBLM_M_AX CLBLM_R_X39Y148/CLBLM_M_CX CLBLM_R_X39Y149/CLBLM_BYP1 CLBLM_R_X39Y149/CLBLM_BYP3 CLBLM_R_X39Y149/CLBLM_M_AX CLBLM_R_X39Y149/CLBLM_M_CX CLBLM_R_X39Y150/CLBLM_BYP0 CLBLM_R_X39Y150/CLBLM_BYP2 CLBLM_R_X39Y150/CLBLM_L_AX CLBLM_R_X39Y150/CLBLM_L_CX CLBLM_R_X39Y151/CLBLM_BYP0 CLBLM_R_X39Y151/CLBLM_BYP1 CLBLM_R_X39Y151/CLBLM_BYP2 CLBLM_R_X39Y151/CLBLM_BYP3 CLBLM_R_X39Y151/CLBLM_L_AX CLBLM_R_X39Y151/CLBLM_L_CX CLBLM_R_X39Y151/CLBLM_M_AX CLBLM_R_X39Y151/CLBLM_M_CX CLBLM_R_X39Y152/CLBLM_BYP1 CLBLM_R_X39Y152/CLBLM_BYP3 CLBLM_R_X39Y152/CLBLM_ER1BEG2 CLBLM_R_X39Y152/CLBLM_M_AX CLBLM_R_X39Y152/CLBLM_M_CX CLBLM_R_X39Y153/CLBLM_BYP0 CLBLM_R_X39Y153/CLBLM_BYP2 CLBLM_R_X39Y153/CLBLM_L_AX CLBLM_R_X39Y153/CLBLM_L_CX DSP_R_X35Y145/DSP_WR1END2_4 INT_INTERFACE_R_X35Y149/INT_INTERFACE_WR1END2 INT_L_X34Y145/BYP_ALT0 INT_L_X34Y145/BYP_ALT2 INT_L_X34Y145/BYP_L0 INT_L_X34Y145/BYP_L2 INT_L_X34Y145/FAN_ALT7 INT_L_X34Y145/FAN_BOUNCE7 INT_L_X34Y145/SL1END2 INT_L_X34Y146/BYP_ALT1 INT_L_X34Y146/BYP_ALT3 INT_L_X34Y146/BYP_L1 INT_L_X34Y146/BYP_L3 INT_L_X34Y146/FAN_ALT5 INT_L_X34Y146/FAN_BOUNCE5 INT_L_X34Y146/FAN_BOUNCE_S3_2 INT_L_X34Y146/FAN_BOUNCE_S3_6 INT_L_X34Y146/SL1BEG2 INT_L_X34Y146/SL1END2 INT_L_X34Y147/BYP_ALT0 INT_L_X34Y147/BYP_ALT1 INT_L_X34Y147/BYP_ALT2 INT_L_X34Y147/BYP_ALT3 INT_L_X34Y147/BYP_L0 INT_L_X34Y147/BYP_L1 INT_L_X34Y147/BYP_L2 INT_L_X34Y147/BYP_L3 INT_L_X34Y147/FAN_ALT1 INT_L_X34Y147/FAN_ALT2 INT_L_X34Y147/FAN_ALT6 INT_L_X34Y147/FAN_BOUNCE1 INT_L_X34Y147/FAN_BOUNCE2 INT_L_X34Y147/FAN_BOUNCE6 INT_L_X34Y147/FAN_BOUNCE_S3_2 INT_L_X34Y147/FAN_BOUNCE_S3_6 INT_L_X34Y147/SL1BEG2 INT_L_X34Y147/SR1END2 INT_L_X34Y148/BYP_ALT0 INT_L_X34Y148/BYP_ALT1 INT_L_X34Y148/BYP_ALT2 INT_L_X34Y148/BYP_ALT3 INT_L_X34Y148/BYP_BOUNCE2 INT_L_X34Y148/BYP_L0 INT_L_X34Y148/BYP_L1 INT_L_X34Y148/BYP_L2 INT_L_X34Y148/BYP_L3 INT_L_X34Y148/FAN_ALT2 INT_L_X34Y148/FAN_ALT6 INT_L_X34Y148/FAN_BOUNCE2 INT_L_X34Y148/FAN_BOUNCE6 INT_L_X34Y148/SR1BEG2 INT_L_X34Y148/SR1END1 INT_L_X34Y149/BYP_ALT1 INT_L_X34Y149/BYP_ALT3 INT_L_X34Y149/BYP_BOUNCE_N3_2 INT_L_X34Y149/BYP_L1 INT_L_X34Y149/BYP_L3 INT_L_X34Y149/FAN_BOUNCE_S3_6 INT_L_X34Y149/SR1BEG1 INT_L_X34Y149/WL1END0 INT_L_X34Y149/WR1END3 INT_L_X34Y150/BYP_ALT0 INT_L_X34Y150/BYP_ALT1 INT_L_X34Y150/BYP_ALT2 INT_L_X34Y150/BYP_ALT3 INT_L_X34Y150/BYP_BOUNCE1 INT_L_X34Y150/BYP_BOUNCE2 INT_L_X34Y150/BYP_L0 INT_L_X34Y150/BYP_L1 INT_L_X34Y150/BYP_L2 INT_L_X34Y150/BYP_L3 INT_L_X34Y150/FAN_ALT6 INT_L_X34Y150/FAN_BOUNCE6 INT_L_X34Y150/GFAN0 INT_L_X34Y150/NW2END2 INT_L_X34Y151/BYP_BOUNCE_N3_2 INT_L_X36Y142/BYP_ALT0 INT_L_X36Y142/BYP_ALT1 INT_L_X36Y142/BYP_ALT2 INT_L_X36Y142/BYP_BOUNCE1 INT_L_X36Y142/BYP_L0 INT_L_X36Y142/BYP_L2 INT_L_X36Y142/WL1END0 INT_L_X36Y144/WL1END3 INT_L_X36Y145/BYP_ALT1 INT_L_X36Y145/BYP_ALT3 INT_L_X36Y145/BYP_BOUNCE3 INT_L_X36Y145/BYP_L1 INT_L_X36Y145/BYP_L3 INT_L_X36Y145/FAN_ALT5 INT_L_X36Y145/FAN_BOUNCE5 INT_L_X36Y145/NL1BEG2 INT_L_X36Y145/NL1BEG_N3 INT_L_X36Y145/WL1END_N1_3 INT_L_X36Y146/BYP_ALT0 INT_L_X36Y146/BYP_ALT2 INT_L_X36Y146/BYP_BOUNCE_N3_3 INT_L_X36Y146/BYP_L0 INT_L_X36Y146/BYP_L2 INT_L_X36Y146/NE2BEG2 INT_L_X36Y146/NL1END2 INT_L_X36Y146/NN2BEG2 INT_L_X36Y146/NR1BEG2 INT_L_X36Y147/BYP_ALT0 INT_L_X36Y147/BYP_ALT2 INT_L_X36Y147/BYP_L0 INT_L_X36Y147/BYP_L2 INT_L_X36Y147/EL1BEG1 INT_L_X36Y147/FAN_ALT7 INT_L_X36Y147/FAN_BOUNCE7 INT_L_X36Y147/NE2A2 INT_L_X36Y147/NN2A2 INT_L_X36Y147/NR1END2 INT_L_X36Y148/BYP_ALT0 INT_L_X36Y148/BYP_ALT2 INT_L_X36Y148/BYP_L0 INT_L_X36Y148/BYP_L2 INT_L_X36Y148/FAN_ALT7 INT_L_X36Y148/FAN_BOUNCE7 INT_L_X36Y148/NL1BEG1 INT_L_X36Y148/NN2BEG2 INT_L_X36Y148/NN2END2 INT_L_X36Y148/NR1BEG2 INT_L_X36Y149/BYP_ALT1 INT_L_X36Y149/BYP_ALT3 INT_L_X36Y149/BYP_L1 INT_L_X36Y149/BYP_L3 INT_L_X36Y149/EL1BEG1 INT_L_X36Y149/NL1END1 INT_L_X36Y149/NN2A2 INT_L_X36Y149/NR1END2 INT_L_X36Y149/WR1BEG2 INT_L_X36Y150/BYP_ALT0 INT_L_X36Y150/BYP_ALT2 INT_L_X36Y150/BYP_L0 INT_L_X36Y150/BYP_L2 INT_L_X36Y150/EL1BEG1 INT_L_X36Y150/FAN_ALT7 INT_L_X36Y150/FAN_BOUNCE7 INT_L_X36Y150/FAN_BOUNCE_S3_2 INT_L_X36Y150/NL1BEG1 INT_L_X36Y150/NN2END2 INT_L_X36Y150/NR1BEG2 INT_L_X36Y151/BYP_ALT0 INT_L_X36Y151/BYP_ALT1 INT_L_X36Y151/BYP_ALT2 INT_L_X36Y151/BYP_ALT3 INT_L_X36Y151/BYP_BOUNCE3 INT_L_X36Y151/BYP_L0 INT_L_X36Y151/BYP_L1 INT_L_X36Y151/BYP_L2 INT_L_X36Y151/BYP_L3 INT_L_X36Y151/EL1BEG1 INT_L_X36Y151/FAN_ALT2 INT_L_X36Y151/FAN_BOUNCE2 INT_L_X36Y151/NL1END1 INT_L_X36Y151/NR1BEG2 INT_L_X36Y151/NR1END2 INT_L_X36Y152/BYP_ALT0 INT_L_X36Y152/BYP_ALT2 INT_L_X36Y152/BYP_BOUNCE_N3_3 INT_L_X36Y152/BYP_L0 INT_L_X36Y152/BYP_L2 INT_L_X36Y152/EL1BEG1 INT_L_X36Y152/NR1BEG2 INT_L_X36Y152/NR1END2 INT_L_X36Y153/BYP_ALT1 INT_L_X36Y153/BYP_ALT3 INT_L_X36Y153/BYP_L1 INT_L_X36Y153/BYP_L3 INT_L_X36Y153/FAN_ALT5 INT_L_X36Y153/FAN_BOUNCE5 INT_L_X36Y153/NR1END2 INT_L_X38Y142/EL1BEG2 INT_L_X38Y142/ER1END3 INT_L_X38Y143/ER1END_N3_3 INT_L_X38Y144/WL1BEG0 INT_L_X38Y144/WR1END2 INT_L_X38Y145/WW2A0 INT_L_X38Y151/SE2A2 INT_L_X38Y152/EL1BEG1 INT_L_X38Y152/ER1END2 INT_L_X38Y152/NE2BEG2 INT_L_X38Y152/SE2BEG2 INT_L_X38Y153/NE2A2 INT_L_X40Y142/LOGIC_OUTS_L18 INT_L_X40Y142/NR1BEG0 INT_L_X40Y143/BYP_ALT1 INT_L_X40Y143/BYP_ALT3 INT_L_X40Y143/BYP_L1 INT_L_X40Y143/BYP_L3 INT_L_X40Y143/NL1BEG_N3 INT_L_X40Y143/NR1BEG0 INT_L_X40Y143/NR1END0 INT_L_X40Y143/WR1BEG_S0 INT_L_X40Y144/BYP_ALT1 INT_L_X40Y144/BYP_ALT3 INT_L_X40Y144/BYP_L1 INT_L_X40Y144/BYP_L3 INT_L_X40Y144/NL1BEG2 INT_L_X40Y144/NL1BEG_N3 INT_L_X40Y144/NR1BEG0 INT_L_X40Y144/NR1END0 INT_L_X40Y144/WR1BEG0 INT_L_X40Y144/WR1BEG1 INT_L_X40Y145/BYP_ALT0 INT_L_X40Y145/BYP_ALT2 INT_L_X40Y145/BYP_L0 INT_L_X40Y145/BYP_L2 INT_L_X40Y145/NL1END2 INT_L_X40Y145/NR1END0 INT_L_X40Y145/WR1BEG1 INT_L_X40Y146/EL1END_S3_0 INT_L_X40Y147/BYP_ALT0 INT_L_X40Y147/BYP_ALT1 INT_L_X40Y147/BYP_ALT2 INT_L_X40Y147/BYP_ALT3 INT_L_X40Y147/BYP_BOUNCE0 INT_L_X40Y147/BYP_BOUNCE1 INT_L_X40Y147/BYP_BOUNCE2 INT_L_X40Y147/BYP_L0 INT_L_X40Y147/BYP_L1 INT_L_X40Y147/BYP_L2 INT_L_X40Y147/BYP_L3 INT_L_X40Y147/EL1END0 INT_L_X40Y148/BYP_BOUNCE_N3_2 INT_L_X40Y150/BYP_ALT1 INT_L_X40Y150/BYP_ALT3 INT_L_X40Y150/BYP_L1 INT_L_X40Y150/BYP_L3 INT_L_X40Y150/FAN_ALT5 INT_L_X40Y150/FAN_BOUNCE5 INT_L_X40Y150/SS2END2 INT_L_X40Y151/SS2A2 INT_L_X40Y152/BYP_ALT1 INT_L_X40Y152/BYP_ALT3 INT_L_X40Y152/BYP_L1 INT_L_X40Y152/BYP_L3 INT_L_X40Y152/ER1END2 INT_L_X40Y152/FAN_ALT5 INT_L_X40Y152/FAN_BOUNCE5 INT_L_X40Y152/SS2BEG2 INT_R_X35Y149/NW2BEG2 INT_R_X35Y149/WL1BEG0 INT_R_X35Y149/WR1BEG3 INT_R_X35Y149/WR1END2 INT_R_X35Y150/NW2A2 INT_R_X37Y141/FAN_BOUNCE_S3_2 INT_R_X37Y141/FAN_BOUNCE_S3_6 INT_R_X37Y142/BYP0 INT_R_X37Y142/BYP1 INT_R_X37Y142/BYP2 INT_R_X37Y142/BYP3 INT_R_X37Y142/BYP_ALT0 INT_R_X37Y142/BYP_ALT1 INT_R_X37Y142/BYP_ALT2 INT_R_X37Y142/BYP_ALT3 INT_R_X37Y142/ER1BEG3 INT_R_X37Y142/FAN_ALT1 INT_R_X37Y142/FAN_ALT2 INT_R_X37Y142/FAN_ALT6 INT_R_X37Y142/FAN_BOUNCE1 INT_R_X37Y142/FAN_BOUNCE2 INT_R_X37Y142/FAN_BOUNCE6 INT_R_X37Y142/SL1END1 INT_R_X37Y142/SR1END2 INT_R_X37Y142/WL1BEG0 INT_R_X37Y143/SL1BEG1 INT_R_X37Y143/SL1END1 INT_R_X37Y143/SR1BEG2 INT_R_X37Y144/BYP0 INT_R_X37Y144/BYP1 INT_R_X37Y144/BYP2 INT_R_X37Y144/BYP3 INT_R_X37Y144/BYP_ALT0 INT_R_X37Y144/BYP_ALT1 INT_R_X37Y144/BYP_ALT2 INT_R_X37Y144/BYP_ALT3 INT_R_X37Y144/BYP_BOUNCE0 INT_R_X37Y144/BYP_BOUNCE2 INT_R_X37Y144/SL1BEG1 INT_R_X37Y144/SR1END1 INT_R_X37Y144/WL1BEG3 INT_R_X37Y144/WL1END0 INT_R_X37Y145/BYP0 INT_R_X37Y145/BYP1 INT_R_X37Y145/BYP2 INT_R_X37Y145/BYP3 INT_R_X37Y145/BYP_ALT0 INT_R_X37Y145/BYP_ALT1 INT_R_X37Y145/BYP_ALT2 INT_R_X37Y145/BYP_ALT3 INT_R_X37Y145/BYP_BOUNCE1 INT_R_X37Y145/BYP_BOUNCE_N3_2 INT_R_X37Y145/GFAN0 INT_R_X37Y145/GFAN1 INT_R_X37Y145/SR1BEG1 INT_R_X37Y145/WL1BEG_N3 INT_R_X37Y145/WW2END0 INT_R_X37Y147/BYP0 INT_R_X37Y147/BYP1 INT_R_X37Y147/BYP2 INT_R_X37Y147/BYP3 INT_R_X37Y147/BYP_ALT0 INT_R_X37Y147/BYP_ALT1 INT_R_X37Y147/BYP_ALT2 INT_R_X37Y147/BYP_ALT3 INT_R_X37Y147/BYP_BOUNCE2 INT_R_X37Y147/EL1END1 INT_R_X37Y147/FAN_ALT7 INT_R_X37Y147/FAN_BOUNCE7 INT_R_X37Y147/NE2END2 INT_R_X37Y148/BYP_BOUNCE_N3_2 INT_R_X37Y149/BYP0 INT_R_X37Y149/BYP1 INT_R_X37Y149/BYP2 INT_R_X37Y149/BYP3 INT_R_X37Y149/BYP_ALT0 INT_R_X37Y149/BYP_ALT1 INT_R_X37Y149/BYP_ALT2 INT_R_X37Y149/BYP_ALT3 INT_R_X37Y149/BYP_BOUNCE1 INT_R_X37Y149/BYP_BOUNCE2 INT_R_X37Y149/EL1END1 INT_R_X37Y149/GFAN0 INT_R_X37Y150/BYP0 INT_R_X37Y150/BYP1 INT_R_X37Y150/BYP2 INT_R_X37Y150/BYP3 INT_R_X37Y150/BYP_ALT0 INT_R_X37Y150/BYP_ALT1 INT_R_X37Y150/BYP_ALT2 INT_R_X37Y150/BYP_ALT3 INT_R_X37Y150/BYP_BOUNCE1 INT_R_X37Y150/BYP_BOUNCE2 INT_R_X37Y150/BYP_BOUNCE_N3_2 INT_R_X37Y150/EL1END1 INT_R_X37Y150/GFAN0 INT_R_X37Y150/NR1BEG1 INT_R_X37Y151/BYP1 INT_R_X37Y151/BYP3 INT_R_X37Y151/BYP_ALT1 INT_R_X37Y151/BYP_ALT3 INT_R_X37Y151/BYP_BOUNCE_N3_2 INT_R_X37Y151/EL1END1 INT_R_X37Y151/GFAN1 INT_R_X37Y151/NR1END1 INT_R_X37Y152/BYP0 INT_R_X37Y152/BYP1 INT_R_X37Y152/BYP2 INT_R_X37Y152/BYP3 INT_R_X37Y152/BYP_ALT0 INT_R_X37Y152/BYP_ALT1 INT_R_X37Y152/BYP_ALT2 INT_R_X37Y152/BYP_ALT3 INT_R_X37Y152/BYP_BOUNCE1 INT_R_X37Y152/BYP_BOUNCE2 INT_R_X37Y152/EL1END1 INT_R_X37Y152/ER1BEG2 INT_R_X37Y152/GFAN0 INT_R_X37Y153/BYP_BOUNCE_N3_2 INT_R_X39Y142/BYP0 INT_R_X39Y142/BYP2 INT_R_X39Y142/BYP_ALT0 INT_R_X39Y142/BYP_ALT2 INT_R_X39Y142/EL1END2 INT_R_X39Y142/FAN_ALT7 INT_R_X39Y142/FAN_BOUNCE7 INT_R_X39Y143/WR1END_S1_0 INT_R_X39Y144/BYP0 INT_R_X39Y144/BYP1 INT_R_X39Y144/BYP2 INT_R_X39Y144/BYP3 INT_R_X39Y144/BYP_ALT0 INT_R_X39Y144/BYP_ALT1 INT_R_X39Y144/BYP_ALT2 INT_R_X39Y144/BYP_ALT3 INT_R_X39Y144/BYP_BOUNCE1 INT_R_X39Y144/BYP_BOUNCE3 INT_R_X39Y144/NL1BEG2 INT_R_X39Y144/NL1BEG_N3 INT_R_X39Y144/WR1BEG2 INT_R_X39Y144/WR1END0 INT_R_X39Y144/WR1END1 INT_R_X39Y145/BYP0 INT_R_X39Y145/BYP1 INT_R_X39Y145/BYP2 INT_R_X39Y145/BYP3 INT_R_X39Y145/BYP_ALT0 INT_R_X39Y145/BYP_ALT1 INT_R_X39Y145/BYP_ALT2 INT_R_X39Y145/BYP_ALT3 INT_R_X39Y145/BYP_BOUNCE2 INT_R_X39Y145/BYP_BOUNCE_N3_3 INT_R_X39Y145/NL1END2 INT_R_X39Y145/NN2BEG1 INT_R_X39Y145/WR1END1 INT_R_X39Y145/WW2BEG0 INT_R_X39Y146/BYP_BOUNCE_N3_2 INT_R_X39Y146/NN2A1 INT_R_X39Y147/BYP0 INT_R_X39Y147/BYP1 INT_R_X39Y147/BYP2 INT_R_X39Y147/BYP3 INT_R_X39Y147/BYP_ALT0 INT_R_X39Y147/BYP_ALT1 INT_R_X39Y147/BYP_ALT2 INT_R_X39Y147/BYP_ALT3 INT_R_X39Y147/BYP_BOUNCE1 INT_R_X39Y147/BYP_BOUNCE2 INT_R_X39Y147/EL1BEG0 INT_R_X39Y147/GFAN0 INT_R_X39Y147/NL1BEG0 INT_R_X39Y147/NL1END_S3_0 INT_R_X39Y147/NN2END1 INT_R_X39Y148/BYP1 INT_R_X39Y148/BYP3 INT_R_X39Y148/BYP_ALT0 INT_R_X39Y148/BYP_ALT1 INT_R_X39Y148/BYP_ALT3 INT_R_X39Y148/BYP_BOUNCE0 INT_R_X39Y148/BYP_BOUNCE_N3_2 INT_R_X39Y148/NL1BEG_N3 INT_R_X39Y148/NL1END0 INT_R_X39Y148/NR1BEG0 INT_R_X39Y149/BYP1 INT_R_X39Y149/BYP3 INT_R_X39Y149/BYP_ALT1 INT_R_X39Y149/BYP_ALT3 INT_R_X39Y149/NL1BEG_N3 INT_R_X39Y149/NR1END0 INT_R_X39Y150/BYP0 INT_R_X39Y150/BYP2 INT_R_X39Y150/BYP_ALT0 INT_R_X39Y150/BYP_ALT2 INT_R_X39Y150/BYP_ALT3 INT_R_X39Y150/BYP_ALT6 INT_R_X39Y150/BYP_BOUNCE3 INT_R_X39Y150/BYP_BOUNCE6 INT_R_X39Y150/FAN_ALT7 INT_R_X39Y150/FAN_BOUNCE7 INT_R_X39Y150/SL1END2 INT_R_X39Y151/BYP0 INT_R_X39Y151/BYP1 INT_R_X39Y151/BYP2 INT_R_X39Y151/BYP3 INT_R_X39Y151/BYP_ALT0 INT_R_X39Y151/BYP_ALT1 INT_R_X39Y151/BYP_ALT2 INT_R_X39Y151/BYP_ALT3 INT_R_X39Y151/BYP_BOUNCE_N3_3 INT_R_X39Y151/BYP_BOUNCE_N3_6 INT_R_X39Y151/SE2END2 INT_R_X39Y151/SL1BEG2 INT_R_X39Y152/BYP1 INT_R_X39Y152/BYP3 INT_R_X39Y152/BYP_ALT1 INT_R_X39Y152/BYP_ALT3 INT_R_X39Y152/BYP_BOUNCE1 INT_R_X39Y152/EL1END1 INT_R_X39Y152/ER1BEG2 INT_R_X39Y152/GFAN1 INT_R_X39Y153/BYP0 INT_R_X39Y153/BYP2 INT_R_X39Y153/BYP_ALT0 INT_R_X39Y153/BYP_ALT2 INT_R_X39Y153/FAN_ALT7 INT_R_X39Y153/FAN_BOUNCE7 INT_R_X39Y153/NE2END2 VBRK_X89Y155/VBRK_WR1END2 VBRK_X99Y150/VBRK_WR1END0 VBRK_X99Y150/VBRK_WR1END1 VBRK_X99Y151/VBRK_WR1END1 VBRK_X99Y153/VBRK_EL1BEG0 VBRK_X99Y159/VBRK_ER1BEG2 
pips: CLBLL_L_X40Y142/CLBLL_L.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_L_X40Y143/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y143/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y144/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y144/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y145/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y145/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y147/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X40Y147/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y147/CLBLL_L.CLBLL_BYP2->CLBLL_L_CX CLBLL_L_X40Y147/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y150/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y150/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X40Y152/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X40Y152/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLM_L_X34Y145/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y145/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y146/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y146/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X34Y147/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y147/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y147/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y147/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X34Y148/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y148/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y148/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y148/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X34Y149/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y149/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X34Y150/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X34Y150/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X34Y150/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X34Y150/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y142/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y142/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y145/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y145/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y146/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y146/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y147/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y147/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y148/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y148/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y149/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y149/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y150/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y150/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y151/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y151/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y151/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y151/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X36Y152/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X36Y152/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X36Y153/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X36Y153/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y142/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y142/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y142/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y142/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y144/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y144/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y144/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y144/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y145/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y145/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y145/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y145/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y147/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y147/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y147/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y147/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y149/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y149/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y149/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y149/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y150/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y150/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y150/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y150/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y151/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y151/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X37Y152/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X37Y152/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X37Y152/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X37Y152/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y142/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y142/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y144/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y144/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y144/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y144/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y145/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y145/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y145/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y145/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y147/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y147/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y147/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y147/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y148/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y148/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y149/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y149/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y150/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y150/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y151/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y151/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y151/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X39Y151/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y152/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X39Y152/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X39Y153/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X39Y153/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X34Y145/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y145/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y145/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X34Y145/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X34Y145/INT_L.SL1END2->>BYP_ALT2 INT_L_X34Y145/INT_L.SL1END2->>FAN_ALT7 INT_L_X34Y146/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y146/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y146/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X34Y146/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X34Y146/INT_L.SL1END2->>BYP_ALT3 INT_L_X34Y146/INT_L.SL1END2->>FAN_ALT5 INT_L_X34Y146/INT_L.SL1END2->>SL1BEG2 INT_L_X34Y147/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y147/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y147/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y147/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y147/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X34Y147/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y147/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X34Y147/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X34Y147/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X34Y147/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X34Y147/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X34Y147/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X34Y147/INT_L.SR1END2->>BYP_ALT3 INT_L_X34Y147/INT_L.SR1END2->>FAN_ALT1 INT_L_X34Y147/INT_L.SR1END2->>SL1BEG2 INT_L_X34Y148/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y148/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y148/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X34Y148/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y148/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y148/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X34Y148/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X34Y148/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X34Y148/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X34Y148/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X34Y148/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X34Y148/INT_L.SR1END1->>BYP_ALT2 INT_L_X34Y148/INT_L.SR1END1->>FAN_ALT6 INT_L_X34Y148/INT_L.SR1END1->>SR1BEG2 INT_L_X34Y149/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y149/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y149/INT_L.WL1END0->>BYP_ALT1 INT_L_X34Y149/INT_L.WL1END0->>SR1BEG1 INT_L_X34Y149/INT_L.WR1END3->>BYP_ALT3 INT_L_X34Y150/INT_L.BYP_ALT0->>BYP_L0 INT_L_X34Y150/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X34Y150/INT_L.BYP_ALT1->>BYP_L1 INT_L_X34Y150/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X34Y150/INT_L.BYP_ALT2->>BYP_L2 INT_L_X34Y150/INT_L.BYP_ALT3->>BYP_L3 INT_L_X34Y150/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X34Y150/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X34Y150/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X34Y150/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X34Y150/INT_L.GFAN0->>BYP_ALT0 INT_L_X34Y150/INT_L.NW2END2->>BYP_ALT2 INT_L_X34Y150/INT_L.NW2END2->>FAN_ALT6 INT_L_X36Y142/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y142/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X36Y142/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y142/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X36Y142/INT_L.WL1END0->>BYP_ALT0 INT_L_X36Y142/INT_L.WL1END0->>BYP_ALT1 INT_L_X36Y145/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y145/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y145/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y145/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y145/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X36Y145/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X36Y145/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X36Y145/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X36Y145/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X36Y146/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y146/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y146/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X36Y146/INT_L.NL1END2->>BYP_ALT2 INT_L_X36Y146/INT_L.NL1END2->>NE2BEG2 INT_L_X36Y146/INT_L.NL1END2->>NN2BEG2 INT_L_X36Y146/INT_L.NL1END2->>NR1BEG2 INT_L_X36Y147/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y147/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y147/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y147/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X36Y147/INT_L.NR1END2->>BYP_ALT2 INT_L_X36Y147/INT_L.NR1END2->>EL1BEG1 INT_L_X36Y147/INT_L.NR1END2->>FAN_ALT7 INT_L_X36Y148/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y148/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y148/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y148/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X36Y148/INT_L.NN2END2->>BYP_ALT2 INT_L_X36Y148/INT_L.NN2END2->>FAN_ALT7 INT_L_X36Y148/INT_L.NN2END2->>NL1BEG1 INT_L_X36Y148/INT_L.NN2END2->>NN2BEG2 INT_L_X36Y148/INT_L.NN2END2->>NR1BEG2 INT_L_X36Y149/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y149/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y149/INT_L.NL1END1->>BYP_ALT1 INT_L_X36Y149/INT_L.NL1END1->>WR1BEG2 INT_L_X36Y149/INT_L.NR1END2->>BYP_ALT3 INT_L_X36Y149/INT_L.NR1END2->>EL1BEG1 INT_L_X36Y150/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y150/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y150/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X36Y150/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X36Y150/INT_L.NN2END2->>BYP_ALT2 INT_L_X36Y150/INT_L.NN2END2->>EL1BEG1 INT_L_X36Y150/INT_L.NN2END2->>FAN_ALT7 INT_L_X36Y150/INT_L.NN2END2->>NL1BEG1 INT_L_X36Y150/INT_L.NN2END2->>NR1BEG2 INT_L_X36Y151/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y151/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y151/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y151/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X36Y151/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y151/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X36Y151/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X36Y151/INT_L.NL1END1->>BYP_ALT1 INT_L_X36Y151/INT_L.NL1END1->>FAN_ALT2 INT_L_X36Y151/INT_L.NR1END2->>BYP_ALT2 INT_L_X36Y151/INT_L.NR1END2->>BYP_ALT3 INT_L_X36Y151/INT_L.NR1END2->>EL1BEG1 INT_L_X36Y151/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y152/INT_L.BYP_ALT0->>BYP_L0 INT_L_X36Y152/INT_L.BYP_ALT2->>BYP_L2 INT_L_X36Y152/INT_L.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_L_X36Y152/INT_L.NR1END2->>BYP_ALT2 INT_L_X36Y152/INT_L.NR1END2->>EL1BEG1 INT_L_X36Y152/INT_L.NR1END2->>NR1BEG2 INT_L_X36Y153/INT_L.BYP_ALT1->>BYP_L1 INT_L_X36Y153/INT_L.BYP_ALT3->>BYP_L3 INT_L_X36Y153/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X36Y153/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X36Y153/INT_L.NR1END2->>BYP_ALT3 INT_L_X36Y153/INT_L.NR1END2->>FAN_ALT5 INT_L_X38Y142/INT_L.ER1END3->>EL1BEG2 INT_L_X38Y144/INT_L.WR1END2->>WL1BEG0 INT_L_X38Y152/INT_L.ER1END2->>EL1BEG1 INT_L_X38Y152/INT_L.ER1END2->>NE2BEG2 INT_L_X38Y152/INT_L.ER1END2->>SE2BEG2 INT_L_X40Y142/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X40Y143/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y143/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y143/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X40Y143/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X40Y143/INT_L.NR1END0->>BYP_ALT1 INT_L_X40Y143/INT_L.NR1END0->>NL1BEG_N3 INT_L_X40Y143/INT_L.NR1END0->>NR1BEG0 INT_L_X40Y144/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y144/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y144/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X40Y144/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X40Y144/INT_L.NR1END0->>BYP_ALT1 INT_L_X40Y144/INT_L.NR1END0->>NL1BEG_N3 INT_L_X40Y144/INT_L.NR1END0->>NR1BEG0 INT_L_X40Y144/INT_L.NR1END0->>WR1BEG1 INT_L_X40Y145/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y145/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y145/INT_L.NL1END2->>BYP_ALT2 INT_L_X40Y145/INT_L.NR1END0->>BYP_ALT0 INT_L_X40Y145/INT_L.NR1END0->>WR1BEG1 INT_L_X40Y147/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X40Y147/INT_L.BYP_ALT0->>BYP_L0 INT_L_X40Y147/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X40Y147/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y147/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X40Y147/INT_L.BYP_ALT2->>BYP_L2 INT_L_X40Y147/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y147/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X40Y147/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X40Y147/INT_L.BYP_BOUNCE2->>BYP_ALT3 INT_L_X40Y147/INT_L.EL1END0->>BYP_ALT0 INT_L_X40Y150/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y150/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y150/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y150/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X40Y150/INT_L.SS2END2->>BYP_ALT3 INT_L_X40Y150/INT_L.SS2END2->>FAN_ALT5 INT_L_X40Y152/INT_L.BYP_ALT1->>BYP_L1 INT_L_X40Y152/INT_L.BYP_ALT3->>BYP_L3 INT_L_X40Y152/INT_L.ER1END2->>BYP_ALT3 INT_L_X40Y152/INT_L.ER1END2->>FAN_ALT5 INT_L_X40Y152/INT_L.ER1END2->>SS2BEG2 INT_L_X40Y152/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X40Y152/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_R_X35Y149/INT_R.WR1END2->>NW2BEG2 INT_R_X35Y149/INT_R.WR1END2->>WL1BEG0 INT_R_X35Y149/INT_R.WR1END2->>WR1BEG3 INT_R_X37Y142/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y142/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y142/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y142/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y142/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X37Y142/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X37Y142/INT_R.FAN_ALT6->>FAN_BOUNCE6 INT_R_X37Y142/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X37Y142/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X37Y142/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X37Y142/INT_R.FAN_BOUNCE6->>BYP_ALT1 INT_R_X37Y142/INT_R.FAN_BOUNCE6->>FAN_ALT2 INT_R_X37Y142/INT_R.SL1END1->>WL1BEG0 INT_R_X37Y142/INT_R.SR1END2->>BYP_ALT3 INT_R_X37Y142/INT_R.SR1END2->>ER1BEG3 INT_R_X37Y142/INT_R.SR1END2->>FAN_ALT1 INT_R_X37Y143/INT_R.SL1END1->>SL1BEG1 INT_R_X37Y143/INT_R.SL1END1->>SR1BEG2 INT_R_X37Y144/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y144/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X37Y144/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y144/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y144/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X37Y144/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y144/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X37Y144/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X37Y144/INT_R.SR1END1->>BYP_ALT2 INT_R_X37Y144/INT_R.SR1END1->>SL1BEG1 INT_R_X37Y144/INT_R.WL1END0->>BYP_ALT0 INT_R_X37Y145/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y145/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y145/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X37Y145/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y145/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y145/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X37Y145/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X37Y145/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X37Y145/INT_R.GFAN0->>BYP_ALT0 INT_R_X37Y145/INT_R.GFAN1->>BYP_ALT3 INT_R_X37Y145/INT_R.WW2END0->>BYP_ALT1 INT_R_X37Y145/INT_R.WW2END0->>SR1BEG1 INT_R_X37Y145/INT_R.WW2END0->>WL1BEG_N3 INT_R_X37Y147/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y147/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y147/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y147/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X37Y147/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y147/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X37Y147/INT_R.EL1END1->>BYP_ALT1 INT_R_X37Y147/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X37Y147/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X37Y147/INT_R.NE2END2->>BYP_ALT2 INT_R_X37Y147/INT_R.NE2END2->>FAN_ALT7 INT_R_X37Y149/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y149/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y149/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X37Y149/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y149/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X37Y149/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y149/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X37Y149/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X37Y149/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X37Y149/INT_R.EL1END1->>BYP_ALT1 INT_R_X37Y149/INT_R.GFAN0->>BYP_ALT0 INT_R_X37Y150/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y150/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y150/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X37Y150/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y150/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X37Y150/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y150/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X37Y150/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X37Y150/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X37Y150/INT_R.EL1END1->>BYP_ALT1 INT_R_X37Y150/INT_R.EL1END1->>NR1BEG1 INT_R_X37Y150/INT_R.GFAN0->>BYP_ALT0 INT_R_X37Y151/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y151/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y151/INT_R.EL1END1->>BYP_ALT1 INT_R_X37Y151/INT_R.GFAN1->>BYP_ALT3 INT_R_X37Y151/INT_R.NR1END1->>GFAN1 INT_R_X37Y152/INT_R.BYP_ALT0->>BYP0 INT_R_X37Y152/INT_R.BYP_ALT1->>BYP1 INT_R_X37Y152/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X37Y152/INT_R.BYP_ALT2->>BYP2 INT_R_X37Y152/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X37Y152/INT_R.BYP_ALT3->>BYP3 INT_R_X37Y152/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X37Y152/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X37Y152/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X37Y152/INT_R.EL1END1->>BYP_ALT1 INT_R_X37Y152/INT_R.EL1END1->>ER1BEG2 INT_R_X37Y152/INT_R.GFAN0->>BYP_ALT0 INT_R_X39Y142/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y142/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y142/INT_R.EL1END2->>BYP_ALT2 INT_R_X39Y142/INT_R.EL1END2->>FAN_ALT7 INT_R_X39Y142/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y142/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X39Y144/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y144/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y144/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y144/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y144/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y144/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X39Y144/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X39Y144/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X39Y144/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X39Y144/INT_R.WR1END0->>BYP_ALT0 INT_R_X39Y144/INT_R.WR1END0->>NL1BEG_N3 INT_R_X39Y144/INT_R.WR1END1->>BYP_ALT1 INT_R_X39Y144/INT_R.WR1END1->>WR1BEG2 INT_R_X39Y145/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y145/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y145/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y145/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y145/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y145/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X39Y145/INT_R.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_R_X39Y145/INT_R.NL1END2->>BYP_ALT2 INT_R_X39Y145/INT_R.WR1END1->>BYP_ALT1 INT_R_X39Y145/INT_R.WR1END1->>NN2BEG1 INT_R_X39Y145/INT_R.WR1END1->>WW2BEG0 INT_R_X39Y147/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y147/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y147/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y147/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y147/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X39Y147/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y147/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X39Y147/INT_R.BYP_BOUNCE1->>GFAN0 INT_R_X39Y147/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X39Y147/INT_R.GFAN0->>BYP_ALT0 INT_R_X39Y147/INT_R.NN2END1->>BYP_ALT1 INT_R_X39Y147/INT_R.NN2END1->>EL1BEG0 INT_R_X39Y147/INT_R.NN2END1->>NL1BEG0 INT_R_X39Y148/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X39Y148/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y148/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y148/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X39Y148/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X39Y148/INT_R.NL1END0->>BYP_ALT0 INT_R_X39Y148/INT_R.NL1END0->>NL1BEG_N3 INT_R_X39Y148/INT_R.NL1END0->>NR1BEG0 INT_R_X39Y149/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y149/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y149/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X39Y149/INT_R.NR1END0->>BYP_ALT1 INT_R_X39Y149/INT_R.NR1END0->>NL1BEG_N3 INT_R_X39Y150/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y150/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y150/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X39Y150/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X39Y150/INT_R.BYP_BOUNCE3->>BYP_ALT6 INT_R_X39Y150/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y150/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X39Y150/INT_R.SL1END2->>BYP_ALT2 INT_R_X39Y150/INT_R.SL1END2->>BYP_ALT3 INT_R_X39Y150/INT_R.SL1END2->>FAN_ALT7 INT_R_X39Y151/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y151/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y151/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y151/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y151/INT_R.BYP_BOUNCE_N3_3->>BYP_ALT0 INT_R_X39Y151/INT_R.BYP_BOUNCE_N3_6->>BYP_ALT1 INT_R_X39Y151/INT_R.SE2END2->>BYP_ALT2 INT_R_X39Y151/INT_R.SE2END2->>BYP_ALT3 INT_R_X39Y151/INT_R.SE2END2->>SL1BEG2 INT_R_X39Y152/INT_R.BYP_ALT1->>BYP1 INT_R_X39Y152/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X39Y152/INT_R.BYP_ALT3->>BYP3 INT_R_X39Y152/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X39Y152/INT_R.EL1END1->>BYP_ALT1 INT_R_X39Y152/INT_R.EL1END1->>ER1BEG2 INT_R_X39Y152/INT_R.GFAN1->>BYP_ALT3 INT_R_X39Y153/INT_R.BYP_ALT0->>BYP0 INT_R_X39Y153/INT_R.BYP_ALT2->>BYP2 INT_R_X39Y153/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X39Y153/INT_R.FAN_BOUNCE7->>BYP_ALT0 INT_R_X39Y153/INT_R.NE2END2->>BYP_ALT2 INT_R_X39Y153/INT_R.NE2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 113, 

syncrregs.r_reg[hrdatam][0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatam][9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][0]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][10]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][11]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][12]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][13]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][14]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][15]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][16]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][17]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][18]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][19]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][1]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][20]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][21]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][22]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][23]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][24]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][25]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][26]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][27]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][28]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][29]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][2]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][30]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_14_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_15_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_16_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][31]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][3]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][4]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][5]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][6]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][7]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][8]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_10_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_11_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_12_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_13_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_7_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_8_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

syncrregs.r_reg[hrdatas][9]_i_9_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X56Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*(~A6)*(~A1)) , 
NAME: SLICE_X56Y142/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A5*A4)+(A3*A1*A5*(~A4)*A6*A2)+(A3*A1*A5*(~A4)*(~A6))+(A3*A1*(~A5)*A6*A2)+(A3*A1*(~A5)*(~A6))+(A3*(~A1))+((~A3)*A1*A5*A4*A6*(~A2))+((~A3)*(~A1)) , 
NAME: SLICE_X58Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*A1*(~A5))+((~A4)*A6*(~A1))+((~A4)*(~A6)*A1*(~A5))+((~A4)*(~A6)*(~A1)*A2*(~A5))+((~A4)*(~A6)*(~A1)*(~A2)*A3)+((~A4)*(~A6)*(~A1)*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X57Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A1)+((~A6)*A2*(~A1)*A4)+((~A6)*A2*(~A1)*(~A4)*A3*(~A5))+((~A6)*A2*(~A1)*(~A4)*(~A3))+((~A6)*(~A2)) , 
NAME: SLICE_X60Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A6)+(A5*(~A1)*A2*A6)+(A5*(~A1)*(~A2)*A4*A6)+(A5*(~A1)*(~A2)*(~A4)*A3*A6)+((~A5)*A6) , 
NAME: SLICE_X56Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4)+((~A1)*(~A4)*A3*A2*A5)+((~A1)*(~A4)*A3*A2*(~A5)*(~A6))+((~A1)*(~A4)*A3*(~A2))+((~A1)*(~A4)*(~A3)*A5)+((~A1)*(~A4)*(~A3)*(~A5)*(~A6)) , 
NAME: SLICE_X56Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y143/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A4)+((~A3)*(~A4)*(~A2)) , 
NAME: SLICE_X56Y143/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X56Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A5)*(~A6))+(A1*(~A2)*A4*(~A5)*(~A6))+((~A1)*A2*(~A5)*(~A6))+((~A1)*(~A2)*A3*A4*(~A5)*(~A6))+((~A1)*(~A2)*(~A3)*(~A5)*(~A6)) , 
NAME: SLICE_X56Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*(~A3)*(~A6))+(A1*(~A5)*A4*(~A3)*(~A6))+((~A1)*A5*(~A3)*(~A6))+((~A1)*(~A5)*A4*(~A3)*(~A6))+((~A1)*(~A5)*(~A4)*(~A2)*(~A3)*(~A6)) , 
NAME: SLICE_X56Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4)*(~A5)*(~A3))) , 
NAME: SLICE_X57Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A5)*A6*(~A3)*(~A1))+((~A4)*A2*A5*(~A6)*(~A3)*(~A1))+((~A4)*A2*(~A5)*(~A3)*(~A1))+((~A4)*(~A2)) , 
NAME: SLICE_X60Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*A4*(~A3)*(~A5)*(~A6)) , 
NAME: SLICE_X56Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A6*A2)+(A1*A5*A6*(~A2)*A3*A4)+(A1*A5*A6*(~A2)*(~A3))+(A1*A5*(~A6)*A3*A4)+(A1*A5*(~A6)*(~A3))+(A1*(~A5))+((~A1)*A5*A6*A2*A3*(~A4))+((~A1)*(~A5)) , 
NAME: SLICE_X59Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y141/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3)*A4*(~A5))+(A1*(~A3)*(~A4)) , 
NAME: SLICE_X57Y141/B5LUT, 
TYPE: LUT5, 

SLICE_X57Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A4)*(~A5))) , 
NAME: SLICE_X57Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X55Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y142/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*(~A3)*(~A5))+(A1*(~A4)) , 
NAME: SLICE_X57Y142/A5LUT, 
TYPE: LUT5, 

SLICE_X57Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*(~A1))+(A3*A2*(~A6))+(A3*(~A2)*A6*(~A1))+(A3*(~A2)*(~A6)*A4*(~A1))+(A3*(~A2)*(~A6)*(~A4)*A5)+(A3*(~A2)*(~A6)*(~A4)*(~A5)*(~A1))+((~A3)) , 
NAME: SLICE_X57Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A5)+((~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X55Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A6))+(A4*(~A1)) , 
NAME: SLICE_X56Y141/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A5*(~A4))+(A2*A3*(~A5))+(A2*(~A3))) , 
NAME: SLICE_X57Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A4)+(A1*(~A3)*A5*A4)+(A1*(~A3)*A5*(~A4)*(~A6))+(A1*(~A3)*(~A5)*A4)+((~A1)*A2*A3*A5)+((~A1)*A2*A3*(~A5)*A4)+((~A1)*A2*A3*(~A5)*(~A4)*(~A6))+((~A1)*A2*(~A3)*A5*A4)+((~A1)*A2*(~A3)*A5*(~A4)*(~A6))+((~A1)*A2*(~A3)*(~A5)*A4)+((~A1)*(~A2)*A3*A5)+((~A1)*(~A2)*A3*(~A5)*A4)+((~A1)*(~A2)*A3*(~A5)*(~A4)*(~A6))+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X56Y141/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A4)+((~A3)*(~A4)*(~A5))) , 
NAME: SLICE_X56Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A2)+(A1*A4*A5*(~A2)*A3*A6)+(A1*A4*A5*(~A2)*(~A3))+(A1*A4*(~A5)*A3*A6)+(A1*A4*(~A5)*(~A3))+(A1*(~A4))+((~A1)*A4*A5*A2*A3*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A4*A3*A1*A2)+((~A5)*A4*A3*(~A1)*A2*(~A6))+((~A5)*A4*(~A3)*A1*A2)+((~A5)*A4*(~A3)*A1*(~A2)*(~A6))+((~A5)*A4*(~A3)*(~A1)*(~A6)) , 
NAME: SLICE_X56Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y141/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*A4)+(A1*(~A5)*A4*(~A2))+((~A1)*A3*A5*A4)+((~A1)*A3*A5*(~A4)*(~A2))+((~A1)*A3*(~A5)*A4*(~A2))+((~A1)*(~A3)*A5*A4)+((~A1)*(~A3)*A5*(~A4)*(~A2))+((~A1)*(~A3)*(~A5)*(~A2)) , 
NAME: SLICE_X57Y141/A5LUT, 
TYPE: LUT5, 

SLICE_X60Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4*A5*(~A6))+(A3*A2*(~A4)*(~A6))+(A3*(~A2)*A1*A4*A5*(~A6))+(A3*(~A2)*A1*(~A4)*(~A6))+(A3*(~A2)*(~A1)*A5*(~A6))+((~A3)) , 
NAME: SLICE_X60Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y141/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*A1)+((~A5)*(~A1)*A2)+((~A5)*(~A1)*(~A2)*A4)+((~A5)*(~A1)*(~A2)*(~A4)*A3) , 
NAME: SLICE_X55Y141/A5LUT, 
TYPE: LUT5, 

SLICE_X59Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*A2*A3*A4*A5*(~A6))+((~A1)*(~A2)*(~A6)) , 
NAME: SLICE_X60Y141/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4*A6)+((~A1)*A4*(~A6)*A2)+((~A1)*A4*(~A6)*(~A2)*A3*(~A5))+((~A1)*A4*(~A6)*(~A2)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X58Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A5)*(~A3))+((~A6)*A1*A4*A2*(~A3))+((~A6)*A1*A4*(~A2)*(~A5)*(~A3))+((~A6)*A1*(~A4)*(~A3))+((~A6)*(~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X56Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4*A1)+((~A6)*A4*(~A1)*A3*A2)+((~A6)*A4*(~A1)*(~A3))+((~A6)*(~A4)) , 
NAME: SLICE_X59Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X58Y139/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4)) , 
NAME: SLICE_X58Y139/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X56Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*A1*(~A5)*(~A6)) , 
NAME: SLICE_X56Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3*A5)+((~A4)*A3*(~A5)*A6)+((~A4)*A3*(~A5)*(~A6)*A2*(~A1))+((~A4)*A3*(~A5)*(~A6)*(~A2))+((~A4)*(~A3)) , 
NAME: SLICE_X60Y141/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A6*(~A1)) , 
NAME: SLICE_X56Y142/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A1*(~A5)) , 
NAME: SLICE_X57Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A3)) , 
NAME: SLICE_X56Y140/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A4)*A3) , 
NAME: SLICE_X61Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A6*A1) , 
NAME: SLICE_X61Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*A6) , 
NAME: SLICE_X57Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2) , 
NAME: SLICE_X58Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A5)+(A2*(~A3)*A1*A4)+(A2*(~A3)*A1*(~A4)*A5)+(A2*(~A3)*(~A1)*A4*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*(~A3)*A1*A4)+((~A2)*(~A3)*A1*(~A4)*A5)+((~A2)*(~A3)*(~A1)*A4*(~A5)) , 
NAME: SLICE_X65Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4)+(A3*A5*(~A4)*A6)+(A3*(~A5)*A1*A4)+(A3*(~A5)*A1*(~A4)*A6)+(A3*(~A5)*(~A1)*A4*(~A6))+((~A3)*A5*A4*(~A6))+((~A3)*(~A5)*A1*A4)+((~A3)*(~A5)*A1*(~A4)*A6)+((~A3)*(~A5)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X70Y142/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A6)+(A5*(~A1)*A3*A2)+(A5*(~A1)*A3*(~A2)*A6)+(A5*(~A1)*(~A3)*A2*(~A6))+((~A5)*A1*A2*(~A6))+((~A5)*(~A1)*A3*A2)+((~A5)*(~A1)*A3*(~A2)*A6)+((~A5)*(~A1)*(~A3)*A2*(~A6)) , 
NAME: SLICE_X70Y142/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A5)+(A4*(~A6)*A3*A2)+(A4*(~A6)*A3*(~A2)*A5)+(A4*(~A6)*(~A3)*A2*(~A5))+((~A4)*A6*A2*(~A5))+((~A4)*(~A6)*A3*A2)+((~A4)*(~A6)*A3*(~A2)*A5)+((~A4)*(~A6)*(~A3)*A2*(~A5)) , 
NAME: SLICE_X72Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A2)+(A1*A6*(~A2)*A3)+(A1*(~A6)*A4*A2)+(A1*(~A6)*A4*(~A2)*A3)+(A1*(~A6)*(~A4)*A2*(~A3))+((~A1)*A6*A2*(~A3))+((~A1)*(~A6)*A4*A2)+((~A1)*(~A6)*A4*(~A2)*A3)+((~A1)*(~A6)*(~A4)*A2*(~A3)) , 
NAME: SLICE_X69Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*A5*(~A4)*A3)+(A6*(~A5)*A2*A4)+(A6*(~A5)*A2*(~A4)*A3)+(A6*(~A5)*(~A2)*A4*(~A3))+((~A6)*A5*A4*(~A3))+((~A6)*(~A5)*A2*A4)+((~A6)*(~A5)*A2*(~A4)*A3)+((~A6)*(~A5)*(~A2)*A4*(~A3)) , 
NAME: SLICE_X72Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A1)+(A3*(~A2)*A5*A4)+(A3*(~A2)*A5*(~A4)*A1)+(A3*(~A2)*(~A5)*A4*(~A1))+((~A3)*A2*A4*(~A1))+((~A3)*(~A2)*A5*A4)+((~A3)*(~A2)*A5*(~A4)*A1)+((~A3)*(~A2)*(~A5)*A4*(~A1)) , 
NAME: SLICE_X73Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A1)+(A5*(~A6)*A3*A2)+(A5*(~A6)*A3*(~A2)*A1)+(A5*(~A6)*(~A3)*A2*(~A1))+((~A5)*A6*A2*(~A1))+((~A5)*(~A6)*A3*A2)+((~A5)*(~A6)*A3*(~A2)*A1)+((~A5)*(~A6)*(~A3)*A2*(~A1)) , 
NAME: SLICE_X68Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4)+(A2*A3*(~A4)*A5)+(A2*(~A3)*A1*A4)+(A2*(~A3)*A1*(~A4)*A5)+(A2*(~A3)*(~A1)*A4*(~A5))+((~A2)*A3*A4*(~A5))+((~A2)*(~A3)*A1*A4)+((~A2)*(~A3)*A1*(~A4)*A5)+((~A2)*(~A3)*(~A1)*A4*(~A5)) , 
NAME: SLICE_X72Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A5)+(A3*(~A1)*A6*A4)+(A3*(~A1)*A6*(~A4)*A5)+(A3*(~A1)*(~A6)*A4*(~A5))+((~A3)*A1*A4*(~A5))+((~A3)*(~A1)*A6*A4)+((~A3)*(~A1)*A6*(~A4)*A5)+((~A3)*(~A1)*(~A6)*A4*(~A5)) , 
NAME: SLICE_X60Y143/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A4)+(A1*A2*(~A4)*A5)+(A1*(~A2)*A3*A4)+(A1*(~A2)*A3*(~A4)*A5)+(A1*(~A2)*(~A3)*A4*(~A5))+((~A1)*A2*A4*(~A5))+((~A1)*(~A2)*A3*A4)+((~A1)*(~A2)*A3*(~A4)*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)) , 
NAME: SLICE_X58Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y144/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y144/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*A4)+(A6*(~A3)*A5*A2)+(A6*(~A3)*A5*(~A2)*A4)+(A6*(~A3)*(~A5)*A2*(~A4))+((~A6)*A3*A2*(~A4))+((~A6)*(~A3)*A5*A2)+((~A6)*(~A3)*A5*(~A2)*A4)+((~A6)*(~A3)*(~A5)*A2*(~A4)) , 
NAME: SLICE_X73Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A2)+(A5*A6*(~A2)*A1)+(A5*(~A6)*A3*A2)+(A5*(~A6)*A3*(~A2)*A1)+(A5*(~A6)*(~A3)*A2*(~A1))+((~A5)*A6*A2*(~A1))+((~A5)*(~A6)*A3*A2)+((~A5)*(~A6)*A3*(~A2)*A1)+((~A5)*(~A6)*(~A3)*A2*(~A1)) , 
NAME: SLICE_X66Y143/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A1)+(A5*(~A4)*A3*A2)+(A5*(~A4)*A3*(~A2)*A1)+(A5*(~A4)*(~A3)*A2*(~A1))+((~A5)*A4*A2*(~A1))+((~A5)*(~A4)*A3*A2)+((~A5)*(~A4)*A3*(~A2)*A1)+((~A5)*(~A4)*(~A3)*A2*(~A1)) , 
NAME: SLICE_X62Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A3)+(A5*(~A1)*A4*A2)+(A5*(~A1)*A4*(~A2)*A3)+(A5*(~A1)*(~A4)*A2*(~A3))+((~A5)*A1*A2*(~A3))+((~A5)*(~A1)*A4*A2)+((~A5)*(~A1)*A4*(~A2)*A3)+((~A5)*(~A1)*(~A4)*A2*(~A3)) , 
NAME: SLICE_X58Y144/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2)+(A6*A4*(~A2)*A3)+(A6*(~A4)*A5*A2)+(A6*(~A4)*A5*(~A2)*A3)+(A6*(~A4)*(~A5)*A2*(~A3))+((~A6)*A4*A2*(~A3))+((~A6)*(~A4)*A5*A2)+((~A6)*(~A4)*A5*(~A2)*A3)+((~A6)*(~A4)*(~A5)*A2*(~A3)) , 
NAME: SLICE_X61Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4)+(A5*A1*(~A4)*A2)+(A5*(~A1)*A3*A4)+(A5*(~A1)*A3*(~A4)*A2)+(A5*(~A1)*(~A3)*A4*(~A2))+((~A5)*A1*A4*(~A2))+((~A5)*(~A1)*A3*A4)+((~A5)*(~A1)*A3*(~A4)*A2)+((~A5)*(~A1)*(~A3)*A4*(~A2)) , 
NAME: SLICE_X58Y144/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A5)+(A2*(~A6)*A1*A4)+(A2*(~A6)*A1*(~A4)*A5)+(A2*(~A6)*(~A1)*A4*(~A5))+((~A2)*A6*A4*(~A5))+((~A2)*(~A6)*A1*A4)+((~A2)*(~A6)*A1*(~A4)*A5)+((~A2)*(~A6)*(~A1)*A4*(~A5)) , 
NAME: SLICE_X65Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A4)+(A3*A2*(~A4)*A6)+(A3*(~A2)*A1*A4)+(A3*(~A2)*A1*(~A4)*A6)+(A3*(~A2)*(~A1)*A4*(~A6))+((~A3)*A2*A4*(~A6))+((~A3)*(~A2)*A1*A4)+((~A3)*(~A2)*A1*(~A4)*A6)+((~A3)*(~A2)*(~A1)*A4*(~A6)) , 
NAME: SLICE_X67Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A1)+(A6*(~A4)*A2*A5)+(A6*(~A4)*A2*(~A5)*A1)+(A6*(~A4)*(~A2)*A5*(~A1))+((~A6)*A4*A5*(~A1))+((~A6)*(~A4)*A2*A5)+((~A6)*(~A4)*A2*(~A5)*A1)+((~A6)*(~A4)*(~A2)*A5*(~A1)) , 
NAME: SLICE_X62Y142/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A3)+(A5*(~A2)*A6*A4)+(A5*(~A2)*A6*(~A4)*A3)+(A5*(~A2)*(~A6)*A4*(~A3))+((~A5)*A2*A4*(~A3))+((~A5)*(~A2)*A6*A4)+((~A5)*(~A2)*A6*(~A4)*A3)+((~A5)*(~A2)*(~A6)*A4*(~A3)) , 
NAME: SLICE_X59Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*A5)+(A3*(~A1)*A4*A2)+(A3*(~A1)*A4*(~A2)*A5)+(A3*(~A1)*(~A4)*A2*(~A5))+((~A3)*A1*A2*(~A5))+((~A3)*(~A1)*A4*A2)+((~A3)*(~A1)*A4*(~A2)*A5)+((~A3)*(~A1)*(~A4)*A2*(~A5)) , 
NAME: SLICE_X60Y143/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A2)+(A1*(~A6)*A4*A3)+(A1*(~A6)*A4*(~A3)*A2)+(A1*(~A6)*(~A4)*A3*(~A2))+((~A1)*A6*A3*(~A2))+((~A1)*(~A6)*A4*A3)+((~A1)*(~A6)*A4*(~A3)*A2)+((~A1)*(~A6)*(~A4)*A3*(~A2)) , 
NAME: SLICE_X65Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4)+(A3*A6*(~A4)*A1)+(A3*(~A6)*A2*A4)+(A3*(~A6)*A2*(~A4)*A1)+(A3*(~A6)*(~A2)*A4*(~A1))+((~A3)*A6*A4*(~A1))+((~A3)*(~A6)*A2*A4)+((~A3)*(~A6)*A2*(~A4)*A1)+((~A3)*(~A6)*(~A2)*A4*(~A1)) , 
NAME: SLICE_X66Y145/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y145/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y145/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A1)+(A2*(~A6)*A4*A3)+(A2*(~A6)*A4*(~A3)*A1)+(A2*(~A6)*(~A4)*A3*(~A1))+((~A2)*A6*A3*(~A1))+((~A2)*(~A6)*A4*A3)+((~A2)*(~A6)*A4*(~A3)*A1)+((~A2)*(~A6)*(~A4)*A3*(~A1)) , 
NAME: SLICE_X63Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A4)+(A2*A5*(~A4)*A3)+(A2*(~A5)*A1*A4)+(A2*(~A5)*A1*(~A4)*A3)+(A2*(~A5)*(~A1)*A4*(~A3))+((~A2)*A5*A4*(~A3))+((~A2)*(~A5)*A1*A4)+((~A2)*(~A5)*A1*(~A4)*A3)+((~A2)*(~A5)*(~A1)*A4*(~A3)) , 
NAME: SLICE_X71Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A6)+(A5*(~A3)*A4*A1)+(A5*(~A3)*A4*(~A1)*A6)+(A5*(~A3)*(~A4)*A1*(~A6))+((~A5)*A3*A1*(~A6))+((~A5)*(~A3)*A4*A1)+((~A5)*(~A3)*A4*(~A1)*A6)+((~A5)*(~A3)*(~A4)*A1*(~A6)) , 
NAME: SLICE_X70Y144/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y144/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y144/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A2)+(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A2)+(A1*(~A5)*(~A3)*A4*(~A2))+((~A1)*A5*A4*(~A2))+((~A1)*(~A5)*A3*A4)+((~A1)*(~A5)*A3*(~A4)*A2)+((~A1)*(~A5)*(~A3)*A4*(~A2)) , 
NAME: SLICE_X72Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A2)+(A5*A3*(~A2)*A4)+(A5*(~A3)*A1*A2)+(A5*(~A3)*A1*(~A2)*A4)+(A5*(~A3)*(~A1)*A2*(~A4))+((~A5)*A3*A2*(~A4))+((~A5)*(~A3)*A1*A2)+((~A5)*(~A3)*A1*(~A2)*A4)+((~A5)*(~A3)*(~A1)*A2*(~A4)) , 
NAME: SLICE_X73Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A1)+(A4*(~A6)*A5*A3)+(A4*(~A6)*A5*(~A3)*A1)+(A4*(~A6)*(~A5)*A3*(~A1))+((~A4)*A6*A3*(~A1))+((~A4)*(~A6)*A5*A3)+((~A4)*(~A6)*A5*(~A3)*A1)+((~A4)*(~A6)*(~A5)*A3*(~A1)) , 
NAME: SLICE_X68Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A4)+(A2*(~A6)*A1*A5)+(A2*(~A6)*A1*(~A5)*A4)+(A2*(~A6)*(~A1)*A5*(~A4))+((~A2)*A6*A5*(~A4))+((~A2)*(~A6)*A1*A5)+((~A2)*(~A6)*A1*(~A5)*A4)+((~A2)*(~A6)*(~A1)*A5*(~A4)) , 
NAME: SLICE_X66Y143/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y142/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y142/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A4)+(A5*A6*(~A4)*A3)+(A5*(~A6)*A2*A4)+(A5*(~A6)*A2*(~A4)*A3)+(A5*(~A6)*(~A2)*A4*(~A3))+((~A5)*A6*A4*(~A3))+((~A5)*(~A6)*A2*A4)+((~A5)*(~A6)*A2*(~A4)*A3)+((~A5)*(~A6)*(~A2)*A4*(~A3)) , 
NAME: SLICE_X68Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A1))+((~A4)*A5*(~A1)) , 
NAME: SLICE_X63Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A3*(~A5)) , 
NAME: SLICE_X58Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y138/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y138/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X65Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y138/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y138/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y138/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y138/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y141/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y141/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A4)+((~A1)*(~A3)*(~A4)*A5)+((~A1)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A5)+((~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X56Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y131/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X60Y128/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A4)+((~A2)*(~A1)*(~A4)*A5)+((~A2)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y128/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y128/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y128/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A4)+((~A2)*(~A1)*(~A4)*A5)+((~A2)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X54Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y131/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A4)+((~A2)*(~A1)*(~A4)*A5)+((~A2)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X52Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X52Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A4)+((~A2)*(~A1)*(~A4)*A5)+((~A2)*(~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X54Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A3)+((~A1)*(~A3)*A4)+((~A1)*(~A3)*(~A4)*A5)+((~A1)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X55Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X60Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X53Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X53Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X54Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5)+((~A1)*(~A2)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X55Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X55Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A3)+((~A1)*(~A2)*(~A3)*A4)+((~A1)*(~A2)*(~A3)*(~A4)*A5)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A3*A4*(~A1))+(A2*A6*(~A5)*A3*(~A4))+(A2*A6*(~A5)*(~A3))+(A2*(~A6))+((~A2)) , 
NAME: SLICE_X70Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X71Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*A5)) , 
NAME: SLICE_X66Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A3)*A1)+(A5*(~A2)*A4*A6*A3)+(A5*(~A2)*A4*A6*(~A3)*(~A1))+((~A5)*(~A2)*A4*A6*A3)+((~A5)*(~A2)*A4*A6*(~A3)*(~A1)) , 
NAME: SLICE_X70Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A5*(~A3)*A1)+(A4*(~A2)*A5*A6*A3)+(A4*(~A2)*A5*A6*(~A3)*(~A1))+((~A4)*(~A2)*A5*A6*A3)+((~A4)*(~A2)*A5*A6*(~A3)*(~A1)) , 
NAME: SLICE_X71Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A1)*A4)+(A5*(~A2)*A3*A6*A1)+(A5*(~A2)*A3*A6*(~A1)*(~A4))+((~A5)*(~A2)*A3*A6*A1)+((~A5)*(~A2)*A3*A6*(~A1)*(~A4)) , 
NAME: SLICE_X68Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X78Y141/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X76Y133/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X70Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X70Y136/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X71Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X71Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X71Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X72Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X72Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X72Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X70Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X70Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A3))+((~A1)) , 
NAME: SLICE_X69Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X69Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*A4*A3)+(A5*A2*A1*A4*(~A3)*(~A6))+(A5*A2*A1*(~A4))+(A5*A2*(~A1)*A4*A3)+(A5*A2*(~A1)*A4*(~A3)*(~A6))+(A5*A2*(~A1)*(~A4)*(~A6))+(A5*(~A2)*(~A6))+((~A5)) , 
NAME: SLICE_X67Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X69Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X69Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X69Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X71Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X76Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X76Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X66Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X71Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X66Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X66Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X66Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X71Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X71Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X69Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X71Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X72Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X72Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X72Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X72Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X72Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X72Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X70Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A3)*A4)+(A5*(~A2)*A1*A6*A3)+(A5*(~A2)*A1*A6*(~A3)*(~A4))+((~A5)*(~A2)*A1*A6*A3)+((~A5)*(~A2)*A1*A6*(~A3)*(~A4)) , 
NAME: SLICE_X73Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X70Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X70Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X70Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X69Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X68Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X66Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X66Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X66Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X66Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1*(~A4)*A3)+(A6*(~A2)*A1*A5*A4)+(A6*(~A2)*A1*A5*(~A4)*(~A3))+((~A6)*(~A2)*A1*A5*A4)+((~A6)*(~A2)*A1*A5*(~A4)*(~A3)) , 
NAME: SLICE_X74Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y134/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1) , 
NAME: SLICE_X66Y134/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X74Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A2*A6*(~A1))+(A5*A4*(~A3)*A2*(~A6))+(A5*A4*(~A3)*(~A2))+(A5*(~A4))+((~A5)) , 
NAME: SLICE_X70Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))+((~A4))) , 
NAME: SLICE_X70Y135/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*(~A3)*A5)+(A4*(~A2)*A1*A6*A3)+(A4*(~A2)*A1*A6*(~A3)*(~A5))+((~A4)*(~A2)*A1*A6*A3)+((~A4)*(~A2)*A1*A6*(~A3)*(~A5)) , 
NAME: SLICE_X71Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A3)*A1)+(A5*(~A2)*A4*A6*A3)+(A5*(~A2)*A4*A6*(~A3)*(~A1))+((~A5)*(~A2)*A4*A6*A3)+((~A5)*(~A2)*A4*A6*(~A3)*(~A1)) , 
NAME: SLICE_X74Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X79Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)) , 
NAME: SLICE_X79Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X75Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X60Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A2))+((~A1))) , 
NAME: SLICE_X60Y135/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X71Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X71Y140/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y140/CARRY4, 
TYPE: CARRY4, 

SLICE_X72Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)) , 
NAME: SLICE_X72Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X72Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X78Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y138/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y138/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X74Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A4*A5)+(A1*A6*A3*A4*(~A5)*(~A2))+(A1*A6*A3*(~A4)*(~A2))+(A1*A6*(~A3)*A5)+(A1*A6*(~A3)*(~A5)*(~A2))+(A1*(~A6)*A3*A4*A5)+(A1*(~A6)*A3*A4*(~A5)*(~A2))+(A1*(~A6)*A3*(~A4)*(~A2))+(A1*(~A6)*(~A3)*(~A2))+((~A1)) , 
NAME: SLICE_X66Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X74Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X79Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X79Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X76Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y130/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X74Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))+((~A4))) , 
NAME: SLICE_X69Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X74Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X75Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X75Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X58Y135/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X58Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X58Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X71Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X58Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X60Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X61Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X64Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X71Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X72Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X72Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X72Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X72Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X72Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X72Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*(~A3)*A1)+(A6*(~A2)*A4*A5*A3)+(A6*(~A2)*A4*A5*(~A3)*(~A1))+((~A6)*(~A2)*A4*A5*A3)+((~A6)*(~A2)*A4*A5*(~A3)*(~A1)) , 
NAME: SLICE_X75Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*A1*A5)+(A2*(~A3)*(~A1)*A5)+((~A2)*A5)) , 
NAME: SLICE_X73Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*(~A5)*A3)+(A4*(~A2)*A1*A6*A5)+(A4*(~A2)*A1*A6*(~A5)*(~A3))+((~A4)*(~A2)*A1*A6*A5)+((~A4)*(~A2)*A1*A6*(~A5)*(~A3)) , 
NAME: SLICE_X74Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*(~A1)*A3)+(A4*(~A2)*A6*A5*A1)+(A4*(~A2)*A6*A5*(~A1)*(~A3))+((~A4)*(~A2)*A6*A5*A1)+((~A4)*(~A2)*A6*A5*(~A1)*(~A3)) , 
NAME: SLICE_X64Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A6)+(A1*(~A4)*(~A6)*A2)+(A1*(~A4)*(~A6)*(~A2)*A3)+(A1*(~A4)*(~A6)*(~A2)*(~A3)*A5)+((~A1)*A6)+((~A1)*(~A6)*A2)+((~A1)*(~A6)*(~A2)*A3)+((~A1)*(~A6)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X70Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A1)*A4)+(A5*(~A2)*A3*A6*A1)+(A5*(~A2)*A3*A6*(~A1)*(~A4))+((~A5)*(~A2)*A3*A6*A1)+((~A5)*(~A2)*A3*A6*(~A1)*(~A4)) , 
NAME: SLICE_X72Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*A4*A3*A6) , 
NAME: SLICE_X68Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4*(~A3)*A1)+(A6*(~A2)*A4*A5*A3)+(A6*(~A2)*A4*A5*(~A3)*(~A1))+((~A6)*(~A2)*A4*A5*A3)+((~A6)*(~A2)*A4*A5*(~A3)*(~A1)) , 
NAME: SLICE_X70Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*(~A3)*A1)+(A4*(~A2)*A6*A5*A3)+(A4*(~A2)*A6*A5*(~A3)*(~A1))+((~A4)*(~A2)*A6*A5*A3)+((~A4)*(~A2)*A6*A5*(~A3)*(~A1)) , 
NAME: SLICE_X72Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A1)+(A2*A5*(~A3)*A1*A6*A4)+(A2*(~A5)*(~A3)*A1*A6*A4)+((~A2)*(~A3)*A1*A6*A4) , 
NAME: SLICE_X65Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A6)+(A4*A5*(~A3)*A6*A2*A1)+(A4*(~A5)*(~A3)*A6*A2*A1)+((~A4)*(~A3)*A6*A2*A1) , 
NAME: SLICE_X65Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*(~A3)*A5)+(A4*(~A2)*A1*A6*A3)+(A4*(~A2)*A1*A6*(~A3)*(~A5))+((~A4)*(~A2)*A1*A6*A3)+((~A4)*(~A2)*A1*A6*(~A3)*(~A5)) , 
NAME: SLICE_X64Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X67Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)) , 
NAME: SLICE_X71Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X78Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X77Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X77Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X70Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X70Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A3))+((~A5)) , 
NAME: SLICE_X70Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y129/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y129/CARRY4, 
TYPE: CARRY4, 

SLICE_X67Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X67Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X71Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)) , 
NAME: SLICE_X71Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X72Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X60Y135/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A4))+((~A5)) , 
NAME: SLICE_X60Y135/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X67Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X67Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X67Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y136/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y136/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2*A3)+((~A6)*A2*(~A3)*A4*A5)+((~A6)*A2*(~A3)*A4*(~A5)*A1)+((~A6)*A2*(~A3)*(~A4)*A1)+((~A6)*(~A2)*A4*A5)+((~A6)*(~A2)*A4*(~A5)*A1)+((~A6)*(~A2)*(~A4)*A1) , 
NAME: SLICE_X66Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X70Y132/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X70Y132/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X70Y132/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X70Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X70Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X71Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y129/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)) , 
NAME: SLICE_X69Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X67Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X67Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X72Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X72Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X67Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X64Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X64Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X64Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X60Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X60Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X78Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X78Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X67Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y132/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y132/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2*A6*A4*(~A5))+(A1*A3*A2*A6*(~A4))+(A1*A3*A2*(~A6))+(A1*A3*(~A2))+(A1*(~A3))+((~A1)) , 
NAME: SLICE_X71Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X67Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A3*A4)+((~A2)*A3*(~A4)*A1*A6)+((~A2)*(~A3)*A1*A6) , 
NAME: SLICE_X65Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A6)+(A1*(~A3)*(~A6)*A4*A5)+(A1*(~A3)*(~A6)*A4*(~A5)*(~A2))+(A1*(~A3)*(~A6)*(~A4)*(~A2))+((~A1)*A6)+((~A1)*(~A6)*A4*A5)+((~A1)*(~A6)*A4*(~A5)*(~A2))+((~A1)*(~A6)*(~A4)*(~A2)) , 
NAME: SLICE_X64Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)) , 
NAME: SLICE_X59Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y131/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X71Y131/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2)+(A4*A5*(~A3)*A2*A6*A1)+(A4*(~A5)*(~A3)*A2*A6*A1)+((~A4)*(~A3)*A2*A6*A1) , 
NAME: SLICE_X64Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A1)+(A4*A5*(~A3)*A1*A2*A6)+(A4*(~A5)*(~A3)*A1*A2*A6)+((~A4)*(~A3)*A1*A2*A6) , 
NAME: SLICE_X65Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A6)+(A4*A5*(~A3)*A6*A2*A1)+(A4*(~A5)*(~A3)*A6*A2*A1)+((~A4)*(~A3)*A6*A2*A1) , 
NAME: SLICE_X64Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X61Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X61Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X61Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X61Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A3*A5)+(A4*A1*(~A3)*A5*A6*A2)+(A4*(~A1)*(~A3)*A5*A6*A2)+((~A4)*(~A3)*A5*A6*A2) , 
NAME: SLICE_X65Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X58Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X58Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X66Y130/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X66Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X66Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X66Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X64Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A2)+(A5*A1*(~A3)*A2*A6*A4)+(A5*(~A1)*(~A3)*A2*A6*A4)+((~A5)*(~A3)*A2*A6*A4) , 
NAME: SLICE_X65Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X59Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X58Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X71Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X60Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X60Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A4)+(A2*A5*(~A3)*A4*A6*A1)+(A2*(~A5)*(~A3)*A4*A6*A1)+((~A2)*(~A3)*A4*A6*A1) , 
NAME: SLICE_X64Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y131/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y131/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y131/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+(A1*(~A3)*A2*A4)+(A1*(~A3)*A2*(~A4)*A5*A6)+(A1*(~A3)*(~A2)*A5*A6)+((~A1)*A2*A4)+((~A1)*A2*(~A4)*A5*A6)+((~A1)*(~A2)*A5*A6) , 
NAME: SLICE_X64Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y131/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X71Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3*A4)+(A2*A5*(~A3)*A4*A6*A1)+(A2*(~A5)*(~A3)*A4*A6*A1)+((~A2)*(~A3)*A4*A6*A1) , 
NAME: SLICE_X64Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X61Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X58Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X66Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y138/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y138/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X60Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A3)+(A2*(~A6)*(~A3)*A4)+((~A2)*A1*(~A6)*(~A3)*A4)+((~A2)*(~A1)*A6)+((~A2)*(~A1)*(~A6)*A3)+((~A2)*(~A1)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X64Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*(~A4))+(A6*A2*(~A3)*(~A1)*A5*(~A4))+(A6*(~A2)*(~A1)*A5*(~A4))+((~A6)*(~A4)) , 
NAME: SLICE_X66Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A4)*A5*(~A6))+(A1*A2*(~A4)*(~A5))+(A1*(~A2)*A3*(~A4)*A5*(~A6))+(A1*(~A2)*A3*(~A4)*(~A5))+(A1*(~A2)*(~A3)*A5*(~A6))+(A1*(~A2)*(~A3)*(~A5))+((~A1)*A2*A3*A5*(~A6))+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*(~A4)*A5*(~A6))+((~A1)*A2*(~A3)*(~A4)*(~A5))+((~A1)*(~A2)*A5*(~A6))+((~A1)*(~A2)*(~A5)) , 
NAME: SLICE_X66Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X64Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X68Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X65Y135/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5)+((~A5)*(~A3)) , 
NAME: SLICE_X65Y135/A5LUT, 
TYPE: LUT5, 

SLICE_X60Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X60Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X64Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)) , 
NAME: SLICE_X64Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X68Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A4*A2*(~A6))+(A5*A1*A3*A4*(~A2))+(A5*A1*A3*(~A4))+(A5*A1*(~A3))+(A5*(~A1))+((~A5)) , 
NAME: SLICE_X62Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X65Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X65Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X61Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X66Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*A5)+(A4*A2*A3*A1*(~A5)*A6)+(A4*A2*A3*(~A1)*A6)+(A4*(~A2)*A3*A1*A5*(~A6))+((~A4)*A3*A1*A5*(~A6)) , 
NAME: SLICE_X66Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X67Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X59Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X59Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X64Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X64Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X64Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*(~A1))+(A4*A5*(~A3)*A1*A6*(~A2))+(A4*A5*(~A3)*A1*(~A6))+(A4*A5*(~A3)*(~A1))+(A4*(~A5)*A3)+(A4*(~A5)*(~A3)*A1*A6*(~A2))+(A4*(~A5)*(~A3)*A1*(~A6))+(A4*(~A5)*(~A3)*(~A1))+((~A4)*A3)+((~A4)*(~A3)*A1*A6*(~A2))+((~A4)*(~A3)*A1*(~A6))+((~A4)*(~A3)*(~A1)) , 
NAME: SLICE_X66Y135/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X68Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X60Y136/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X60Y136/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X60Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X60Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X64Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X64Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*(~A6)) , 
NAME: SLICE_X64Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X68Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X68Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X61Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X61Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X61Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A1)+(A3*(~A4)*(~A5)*A1)+((~A3)*A1) , 
NAME: SLICE_X61Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A2*A1)+((~A4)*A2*A1) , 
NAME: SLICE_X65Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X62Y132/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X62Y132/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X62Y132/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A5) , 
NAME: SLICE_X62Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X59Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X59Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A6*A3)+((~A1)*A6*A3) , 
NAME: SLICE_X65Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X64Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A1*A3*A5)+(A4*A2*A1*A3*(~A5)*A6)+(A4*A2*A1*(~A3)*A6)+(A4*(~A2)*A1*A3*A5*(~A6))+((~A4)*A1*A3*A5*(~A6)) , 
NAME: SLICE_X65Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X60Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X60Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y137/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y137/CARRY4, 
TYPE: CARRY4, 

SLICE_X61Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y133/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A5))) , 
NAME: SLICE_X65Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X64Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X64Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X64Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y135/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*(~A3)) , 
NAME: SLICE_X69Y135/C5LUT, 
TYPE: LUT5, 

SLICE_X66Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A3*A2)+(A4*A5*A3*(~A2)*A1*A6)+(A4*A5*(~A3)*A1*A6)+(A4*(~A5))+((~A4)) , 
NAME: SLICE_X66Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y131/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X67Y131/CARRY4, 
TYPE: CARRY4, 

SLICE_X60Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X60Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X62Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X62Y136/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X67Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X75Y139/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X75Y139/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2))+((~A4)) , 
NAME: SLICE_X78Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y136/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y136/CARRY4, 
TYPE: CARRY4, 

SLICE_X63Y134/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y134/CARRY4, 
TYPE: CARRY4, 

SLICE_X61Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X61Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y129/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X65Y129/CARRY4, 
TYPE: CARRY4, 

SLICE_X70Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X70Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X60Y133/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A5) , 
NAME: SLICE_X60Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X60Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X60Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X63Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X62Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X62Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X65Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X60Y132/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X60Y132/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X60Y132/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X60Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X62Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X62Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X67Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X67Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*A5)+(A3*A1*A2*A4*(~A5)*A6)+(A3*A1*A2*(~A4)*A6)+(A3*(~A1)*A2*A4*A5*(~A6))+((~A3)*A2*A4*A5*(~A6)) , 
NAME: SLICE_X64Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X79Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X79Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X77Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X77Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*A5*A4)+(A2*A3*A1*A5*(~A4)*A6)+(A2*A3*A1*(~A5)*A6)+(A2*(~A3)*A1*A5*A4*(~A6))+((~A2)*A1*A5*A4*(~A6)) , 
NAME: SLICE_X65Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X63Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X63Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X61Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X61Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X65Y129/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X65Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X65Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X65Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A1)*A4)+(A5*(~A2)*A3*A6*A1)+(A5*(~A2)*A3*A6*(~A1)*(~A4))+((~A5)*(~A2)*A3*A6*A1)+((~A5)*(~A2)*A3*A6*(~A1)*(~A4)) , 
NAME: SLICE_X75Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X60Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1*(~A3)*A4)+(A5*(~A2)*A1*A6*A3)+(A5*(~A2)*A1*A6*(~A3)*(~A4))+((~A5)*(~A2)*A1*A6*A3)+((~A5)*(~A2)*A1*A6*(~A3)*(~A4)) , 
NAME: SLICE_X65Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X61Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X70Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y129/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y138/D6LUT, 
TYPE: LUT6, 

SLICE_X60Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X60Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y136/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y136/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y134/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y134/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A2))+((~A6)) , 
NAME: SLICE_X63Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X66Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X65Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A4)) , 
NAME: SLICE_X69Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X66Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A5)+(A2*A4*(~A5)*A3*A6)+(A2*(~A4))+((~A2)) , 
NAME: SLICE_X66Y132/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)) , 
NAME: SLICE_X62Y131/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X62Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X69Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X73Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X77Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X73Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X78Y132/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X74Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X73Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X73Y129/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y132/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4))+((~A2)) , 
NAME: SLICE_X71Y132/C5LUT, 
TYPE: LUT5, 

SLICE_X76Y129/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y129/CARRY4, 
TYPE: CARRY4, 

SLICE_X63Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X62Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X62Y131/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X62Y130/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X62Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A5) , 
NAME: SLICE_X62Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y132/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A4))+((~A2)) , 
NAME: SLICE_X71Y132/D5LUT, 
TYPE: LUT5, 

SLICE_X62Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X62Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X69Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X73Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X73Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X77Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X77Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6) , 
NAME: SLICE_X67Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X77Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X73Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X73Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X78Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y132/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y130/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y130/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y130/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A5*A3)+(A4*A1*A2*A5*(~A3)*A6)+(A4*A1*A2*(~A5)*A6)+(A4*(~A1)*A2*A5*A3*(~A6))+((~A4)*A2*A5*A3*(~A6)) , 
NAME: SLICE_X65Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y130/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y132/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A5) , 
NAME: SLICE_X74Y132/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y132/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X74Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X73Y128/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X74Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y129/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X76Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A3)*A1)+(A5*(~A2)*A4*A6*A3)+(A5*(~A2)*A4*A6*(~A3)*(~A1))+((~A5)*(~A2)*A4*A6*A3)+((~A5)*(~A2)*A4*A6*(~A3)*(~A1)) , 
NAME: SLICE_X73Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X64Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X62Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y133/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X64Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A3)*A1)+(A5*(~A2)*A4*A6*A3)+(A5*(~A2)*A4*A6*(~A3)*(~A1))+((~A5)*(~A2)*A4*A6*A3)+((~A5)*(~A2)*A4*A6*(~A3)*(~A1)) , 
NAME: SLICE_X73Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y134/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y134/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y132/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y132/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y132/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A3)*A1)+(A5*(~A2)*A4*A6*A3)+(A5*(~A2)*A4*A6*(~A3)*(~A1))+((~A5)*(~A2)*A4*A6*A3)+((~A5)*(~A2)*A4*A6*(~A3)*(~A1)) , 
NAME: SLICE_X74Y129/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X72Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X74Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y129/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y129/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y128/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y128/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X77Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y134/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*(~A2)) , 
NAME: SLICE_X69Y134/B5LUT, 
TYPE: LUT5, 

SLICE_X69Y134/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A2*A6)+(A3*(~A4))+((~A3)) , 
NAME: SLICE_X69Y134/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X75Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X58Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X58Y133/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X58Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X58Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X58Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X60Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X59Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X68Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A6)+(A3*(~A4)*(~A2)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6) , 
NAME: SLICE_X69Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X68Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X75Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X75Y133/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X75Y133/A6LUT, 
TYPE: LUT6, 

SLICE_X79Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X79Y129/A6LUT, 
TYPE: LUT6, 

SLICE_X80Y129/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X80Y129/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2*A5)+(A3*(~A4)*(~A2)*A5)+((~A3)*A5) , 
NAME: SLICE_X75Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X75Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4*A2*A5)+(A3*A1*A4*A2*(~A5)*A6)+(A3*A1*A4*(~A2)*A6)+(A3*(~A1)*A4*A2*A5*(~A6))+((~A3)*A4*A2*A5*(~A6)) , 
NAME: SLICE_X65Y133/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y130/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X75Y130/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X59Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y130/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y130/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y130/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y130/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y130/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y130/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X76Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A1)*A4)+(A5*(~A2)*A3*A6*A1)+(A5*(~A2)*A3*A6*(~A1)*(~A4))+((~A5)*(~A2)*A3*A6*A1)+((~A5)*(~A2)*A3*A6*(~A1)*(~A4)) , 
NAME: SLICE_X75Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X74Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y129/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y129/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y129/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y129/D6LUT, 
TYPE: LUT6, 

SLICE_X58Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X58Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X60Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)) , 
NAME: SLICE_X60Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y130/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X68Y130/CARRY4, 
TYPE: CARRY4, 

SLICE_X75Y133/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X75Y133/CARRY4, 
TYPE: CARRY4, 

SLICE_X79Y129/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)) , 
NAME: SLICE_X79Y129/B6LUT, 
TYPE: LUT6, 

SLICE_X70Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)) , 
NAME: SLICE_X70Y133/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A1)+(A4*A3*(~A1)*A2*A6)+(A4*(~A3))+((~A4)) , 
NAME: SLICE_X70Y134/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X56Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X56Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1*A6)+(A3*(~A4)*(~A1)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X69Y132/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X62Y135/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X63Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A3*A4*A5)+(A2*A1*A3*A4*(~A5)*A6)+(A2*A1*A3*(~A4)*A6)+(A2*(~A1)*A3*A4*A5*(~A6))+((~A2)*A3*A4*A5*(~A6)) , 
NAME: SLICE_X64Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y132/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y132/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X69Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y132/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y132/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X68Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X63Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X56Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X56Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y132/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X69Y132/CARRY4, 
TYPE: CARRY4, 

SLICE_X63Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X63Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*A5)+(A3*(~A4)*(~A6)*A5)+((~A3)*A5) , 
NAME: SLICE_X63Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y135/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X69Y135/D5LUT, 
TYPE: LUT5, 

SLICE_X69Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A1*A6)+(A3*(~A4))+((~A3)) , 
NAME: SLICE_X69Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A5*A4)+(A3*A1*A2*A5*(~A4)*A6)+(A3*A1*A2*(~A5)*A6)+(A3*(~A1)*A2*A5*A4*(~A6))+((~A3)*A2*A5*A4*(~A6)) , 
NAME: SLICE_X65Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y135/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X70Y135/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X70Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4)+(A5*A2*(~A4)*A3*A6)+(A5*(~A2))+((~A5)) , 
NAME: SLICE_X70Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y132/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A3*A1*A5)+(A4*A2*A3*A1*(~A5)*A6)+(A4*A2*A3*(~A1)*A6)+(A4*(~A2)*A3*A1*A5*(~A6))+((~A4)*A3*A1*A5*(~A6)) , 
NAME: SLICE_X65Y132/D6LUT, 
TYPE: LUT6, 

SLICE_X70Y134/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X70Y134/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X71Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A4*A5*(~A3))+(A2*(~A6)*A4*(~A5))+(A2*(~A6)*(~A4))+((~A2)*A4*A5*(~A3))+((~A2)*A4*(~A5))+((~A2)*(~A4)) , 
NAME: SLICE_X71Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X76Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y133/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y133/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X78Y133/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*(~A6)) , 
NAME: SLICE_X78Y133/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y131/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y131/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y131/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X74Y131/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y135/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y135/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y135/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X71Y133/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X75Y135/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y131/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A6*A4*A5*A3)+(A1*A2*A6*A4*(~A5)*(~A3))+(A1*A2*A6*(~A4))+(A1*(~A2)*(~A6)*A4*A5*A3)+(A1*(~A2)*(~A6)*A4*(~A5)*(~A3))+(A1*(~A2)*(~A6)*(~A4))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y131/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y131/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y131/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y131/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y131/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y131/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3*A4*A5*A6)+(A1*A2*A3*A4*(~A5)*(~A6))+(A1*A2*A3*(~A4))+(A1*(~A2)*(~A3)*A4*A5*A6)+(A1*(~A2)*(~A3)*A4*(~A5)*(~A6))+(A1*(~A2)*(~A3)*(~A4))+((~A1)*A4*A5*A6)+((~A1)*A4*(~A5)*(~A6))+((~A1)*(~A4)) , 
NAME: SLICE_X73Y131/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y133/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A1)*A3)+(A5*(~A2)*A4*A6*A1)+(A5*(~A2)*A4*A6*(~A1)*(~A3))+((~A5)*(~A2)*A4*A6*A1)+((~A5)*(~A2)*A4*A6*(~A1)*(~A3)) , 
NAME: SLICE_X74Y133/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y135/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X76Y135/CARRY4, 
TYPE: CARRY4, 

SLICE_X78Y133/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A6))+((~A1)) , 
NAME: SLICE_X78Y133/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y131/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X74Y131/CARRY4, 
TYPE: CARRY4, 

SLICE_X76Y135/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y135/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y135/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y135/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*A6)+(A3*(~A4)*(~A5)*A6)+((~A3)*A6) , 
NAME: SLICE_X76Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y140/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y140/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y140/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X57Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X54Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X55Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y139/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y139/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y136/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X57Y136/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X54Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y139/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X54Y139/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X55Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X54Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y137/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y137/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X54Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y136/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y136/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y138/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y138/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y136/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X54Y136/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y136/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y136/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y138/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X55Y138/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y138/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y138/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y138/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y138/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y136/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X54Y136/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y136/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y136/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y136/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X55Y136/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y136/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X55Y136/B6LUT, 
TYPE: LUT6, 

SLICE_X55Y136/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X55Y136/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y140/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X54Y140/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y140/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y137/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y137/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y135/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X54Y135/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y135/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y135/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y135/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y135/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y136/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X55Y136/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X54Y138/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X54Y138/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y137/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X57Y137/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y137/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y137/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y137/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y137/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y138/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y138/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y138/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y138/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y138/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X55Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X55Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X54Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X54Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y139/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X54Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X55Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X55Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X55Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X55Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X55Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X55Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X54Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X54Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X54Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X54Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y139/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X57Y139/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y139/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y139/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X57Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y136/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X57Y136/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y136/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y136/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y136/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y136/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y137/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y137/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y137/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y137/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y137/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y137/C6LUT, 
TYPE: LUT6, 

SLICE_X56Y132/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6) , 
NAME: SLICE_X56Y132/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y138/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A2)*(~A5)*(~A6)) , 
NAME: SLICE_X67Y138/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y139/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6) , 
NAME: SLICE_X58Y139/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2)+(A3*(~A2)*A5*A4)+(A3*(~A2)*A5*(~A4)*A1*(~A6))+(A3*(~A2)*A5*(~A4)*(~A1))+(A3*(~A2)*(~A5))+((~A3)*A2*A5*(~A4)*A1*A6) , 
NAME: SLICE_X58Y141/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X58Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4*A6)+(A2*(~A3)*A4*(~A6)*A1*(~A5))+(A2*(~A3)*A4*(~A6)*(~A1))+(A2*(~A3)*(~A4))+((~A2)*A3*A4*(~A6)*A1*A5) , 
NAME: SLICE_X59Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y140/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5) , 
NAME: SLICE_X58Y140/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X58Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A3*A2)+(A1*(~A5)*A3*(~A2)*A6*(~A4))+(A1*(~A5)*A3*(~A2)*(~A6))+(A1*(~A5)*(~A3))+((~A1)*A5*A3*(~A2)*A6*A4) , 
NAME: SLICE_X58Y140/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5*(~A6))+((~A3)*A2*A5*(~A6))+((~A3)*(~A2)*A4*A5*(~A6)) , 
NAME: SLICE_X58Y139/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A3*A6*(~A1))+((~A4)*(~A5)*A2*A3*A6*(~A1)) , 
NAME: SLICE_X58Y141/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*(~A6)*A2*A5)+(A4*(~A6)*(~A2)*A3*A1)+(A4*(~A6)*(~A2)*(~A3)*A5)+((~A4)*A6*(~A5))+((~A4)*(~A6)*A2*(~A5))+((~A4)*(~A6)*(~A2)*A3*(~A1))+((~A4)*(~A6)*(~A2)*(~A3)*(~A5)) , 
NAME: SLICE_X59Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*(~A6)*A4*A1)+(A3*(~A6)*(~A4)*A2*A5)+(A3*(~A6)*(~A4)*(~A2)*A1)+((~A3)*A6*(~A1))+((~A3)*(~A6)*A4*(~A1))+((~A3)*(~A6)*(~A4)*A2*(~A5))+((~A3)*(~A6)*(~A4)*(~A2)*(~A1)) , 
NAME: SLICE_X59Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A6))+((~A5)) , 
NAME: SLICE_X59Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X58Y139/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A1))+(A4*(~A2)*(~A1)*A3)+((~A4)*(~A2)*(~A1)*A3)) , 
NAME: SLICE_X58Y139/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y146/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y144/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y144/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y143/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y143/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X66Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y144/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y144/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5)+((~A1)*(~A5)*A6)+((~A1)*(~A5)*(~A6)*A2)+((~A1)*(~A5)*(~A6)*(~A2)*A3)+((~A1)*(~A5)*(~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X73Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y143/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y143/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y143/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y143/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A1*A3)+(A4*A6*(~A5)*A1*(~A3)*A2)+(A4*A6*(~A5)*(~A1)*(~A3)*A2)+(A4*(~A6)*A5*A3)+(A4*(~A6)*(~A5)*A1*A3)+(A4*(~A6)*(~A5)*A1*(~A3)*A2)+(A4*(~A6)*(~A5)*(~A1)*(~A3)*A2)+((~A4)*A6*A5*(~A3))+((~A4)*A6*(~A5)*A1*A3)+((~A4)*A6*(~A5)*A1*(~A3)*A2)+((~A4)*A6*(~A5)*(~A1)*(~A3)*A2)+((~A4)*(~A6)*(~A5)*A1*A3)+((~A4)*(~A6)*(~A5)*A1*(~A3)*A2)+((~A4)*(~A6)*(~A5)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X65Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y149/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y149/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y150/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6)+(A2*A4*(~A6)*A1*A5)+(A2*A4*(~A6)*A1*(~A5)*A3)+(A2*A4*(~A6)*(~A1)*(~A5)*A3)+(A2*(~A4)*A6*A5)+(A2*(~A4)*(~A6)*A1*A5)+(A2*(~A4)*(~A6)*A1*(~A5)*A3)+(A2*(~A4)*(~A6)*(~A1)*(~A5)*A3)+((~A2)*A4*A6*(~A5))+((~A2)*A4*(~A6)*A1*A5)+((~A2)*A4*(~A6)*A1*(~A5)*A3)+((~A2)*A4*(~A6)*(~A1)*(~A5)*A3)+((~A2)*(~A4)*(~A6)*A1*A5)+((~A2)*(~A4)*(~A6)*A1*(~A5)*A3)+((~A2)*(~A4)*(~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X74Y151/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y151/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y151/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y151/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y151/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y150/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y150/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y150/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y150/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y152/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y152/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y152/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y152/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y152/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y149/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A6)+(A2*A1*(~A6)*A3*A5)+(A2*A1*(~A6)*A3*(~A5)*A4)+(A2*A1*(~A6)*(~A3)*(~A5)*A4)+(A2*(~A1)*A6*A5)+(A2*(~A1)*(~A6)*A3*A5)+(A2*(~A1)*(~A6)*A3*(~A5)*A4)+(A2*(~A1)*(~A6)*(~A3)*(~A5)*A4)+((~A2)*A1*A6*(~A5))+((~A2)*A1*(~A6)*A3*A5)+((~A2)*A1*(~A6)*A3*(~A5)*A4)+((~A2)*A1*(~A6)*(~A3)*(~A5)*A4)+((~A2)*(~A1)*(~A6)*A3*A5)+((~A2)*(~A1)*(~A6)*A3*(~A5)*A4)+((~A2)*(~A1)*(~A6)*(~A3)*(~A5)*A4) , 
NAME: SLICE_X70Y148/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y149/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X69Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y149/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y147/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2) , 
NAME: SLICE_X75Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y140/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y140/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y140/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2*A4*A6*A5)+(A3*A1*A2*(~A4)*A5)+(A3*A1*(~A2)*A4*A6*A5)+(A3*(~A1)*A5)+((~A3)*A1*A2*A4*A6*A5)+((~A3)*A1*A2*(~A4)*A5)+((~A3)*A1*(~A2)*A4*A6*A5) , 
NAME: SLICE_X77Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y141/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y141/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y141/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y141/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y141/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5*A4*A1*A2) , 
NAME: SLICE_X74Y140/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y141/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4)+(A6*A5*(~A4)*A3*A2)+(A6*A5*(~A4)*A3*(~A2)*A1)+(A6*A5*(~A4)*(~A3)*(~A2)*A1)+(A6*(~A5)*A4*A2)+(A6*(~A5)*(~A4)*A3*A2)+(A6*(~A5)*(~A4)*A3*(~A2)*A1)+(A6*(~A5)*(~A4)*(~A3)*(~A2)*A1)+((~A6)*A5*A4*(~A2))+((~A6)*A5*(~A4)*A3*A2)+((~A6)*A5*(~A4)*A3*(~A2)*A1)+((~A6)*A5*(~A4)*(~A3)*(~A2)*A1)+((~A6)*(~A5)*(~A4)*A3*A2)+((~A6)*(~A5)*(~A4)*A3*(~A2)*A1)+((~A6)*(~A5)*(~A4)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X77Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A2)+(A3*A6*(~A2)*A5*A4)+(A3*A6*(~A2)*A5*(~A4)*A1)+(A3*A6*(~A2)*(~A5)*(~A4)*A1)+(A3*(~A6)*A2*A4)+(A3*(~A6)*(~A2)*A5*A4)+(A3*(~A6)*(~A2)*A5*(~A4)*A1)+(A3*(~A6)*(~A2)*(~A5)*(~A4)*A1)+((~A3)*A6*A2*(~A4))+((~A3)*A6*(~A2)*A5*A4)+((~A3)*A6*(~A2)*A5*(~A4)*A1)+((~A3)*A6*(~A2)*(~A5)*(~A4)*A1)+((~A3)*(~A6)*(~A2)*A5*A4)+((~A3)*(~A6)*(~A2)*A5*(~A4)*A1)+((~A3)*(~A6)*(~A2)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X68Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y146/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A4)+(A1*A3*(~A4)*A2*A5)+(A1*A3*(~A4)*A2*(~A5)*A6)+(A1*A3*(~A4)*(~A2)*(~A5)*A6)+(A1*(~A3)*A4*A5)+(A1*(~A3)*(~A4)*A2*A5)+(A1*(~A3)*(~A4)*A2*(~A5)*A6)+(A1*(~A3)*(~A4)*(~A2)*(~A5)*A6)+((~A1)*A3*A4*(~A5))+((~A1)*A3*(~A4)*A2*A5)+((~A1)*A3*(~A4)*A2*(~A5)*A6)+((~A1)*A3*(~A4)*(~A2)*(~A5)*A6)+((~A1)*(~A3)*(~A4)*A2*A5)+((~A1)*(~A3)*(~A4)*A2*(~A5)*A6)+((~A1)*(~A3)*(~A4)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X74Y151/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y151/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y151/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y151/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y151/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y151/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y151/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y151/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y151/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y150/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y151/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y151/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y151/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y151/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A3*A4)+(A1*A2*(~A5)*A3*(~A4)*A6)+(A1*A2*(~A5)*(~A3)*(~A4)*A6)+(A1*(~A2)*A5*A4)+(A1*(~A2)*(~A5)*A3*A4)+(A1*(~A2)*(~A5)*A3*(~A4)*A6)+(A1*(~A2)*(~A5)*(~A3)*(~A4)*A6)+((~A1)*A2*A5*(~A4))+((~A1)*A2*(~A5)*A3*A4)+((~A1)*A2*(~A5)*A3*(~A4)*A6)+((~A1)*A2*(~A5)*(~A3)*(~A4)*A6)+((~A1)*(~A2)*(~A5)*A3*A4)+((~A1)*(~A2)*(~A5)*A3*(~A4)*A6)+((~A1)*(~A2)*(~A5)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X74Y148/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y149/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y147/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X72Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*A5*A2)+(A3*A1*(~A4)*A5*(~A2)*A6)+(A3*A1*(~A4)*(~A5)*(~A2)*A6)+(A3*(~A1)*A4*A2)+(A3*(~A1)*(~A4)*A5*A2)+(A3*(~A1)*(~A4)*A5*(~A2)*A6)+(A3*(~A1)*(~A4)*(~A5)*(~A2)*A6)+((~A3)*A1*A4*(~A2))+((~A3)*A1*(~A4)*A5*A2)+((~A3)*A1*(~A4)*A5*(~A2)*A6)+((~A3)*A1*(~A4)*(~A5)*(~A2)*A6)+((~A3)*(~A1)*(~A4)*A5*A2)+((~A3)*(~A1)*(~A4)*A5*(~A2)*A6)+((~A3)*(~A1)*(~A4)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X72Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X73Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A3*A6)+(A1*A4*(~A5)*A3*(~A6)*A2)+(A1*A4*(~A5)*(~A3)*(~A6)*A2)+(A1*(~A4)*A5*A6)+(A1*(~A4)*(~A5)*A3*A6)+(A1*(~A4)*(~A5)*A3*(~A6)*A2)+(A1*(~A4)*(~A5)*(~A3)*(~A6)*A2)+((~A1)*A4*A5*(~A6))+((~A1)*A4*(~A5)*A3*A6)+((~A1)*A4*(~A5)*A3*(~A6)*A2)+((~A1)*A4*(~A5)*(~A3)*(~A6)*A2)+((~A1)*(~A4)*(~A5)*A3*A6)+((~A1)*(~A4)*(~A5)*A3*(~A6)*A2)+((~A1)*(~A4)*(~A5)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X73Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y146/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X76Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y146/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X73Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A6)+(A5*A2*(~A6)*A1*A3)+(A5*A2*(~A6)*A1*(~A3)*A4)+(A5*A2*(~A6)*(~A1)*(~A3)*A4)+(A5*(~A2)*A6*A3)+(A5*(~A2)*(~A6)*A1*A3)+(A5*(~A2)*(~A6)*A1*(~A3)*A4)+(A5*(~A2)*(~A6)*(~A1)*(~A3)*A4)+((~A5)*A2*A6*(~A3))+((~A5)*A2*(~A6)*A1*A3)+((~A5)*A2*(~A6)*A1*(~A3)*A4)+((~A5)*A2*(~A6)*(~A1)*(~A3)*A4)+((~A5)*(~A2)*(~A6)*A1*A3)+((~A5)*(~A2)*(~A6)*A1*(~A3)*A4)+((~A5)*(~A2)*(~A6)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X58Y152/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y152/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y152/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y152/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y152/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y152/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y152/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y152/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y152/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y152/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y152/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y153/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y153/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y153/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y153/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y153/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y153/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y153/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y153/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y151/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y151/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y151/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y151/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A6)+(A4*A3*(~A6)*A1*A5)+(A4*A3*(~A6)*A1*(~A5)*A2)+(A4*A3*(~A6)*(~A1)*(~A5)*A2)+(A4*(~A3)*A6*A5)+(A4*(~A3)*(~A6)*A1*A5)+(A4*(~A3)*(~A6)*A1*(~A5)*A2)+(A4*(~A3)*(~A6)*(~A1)*(~A5)*A2)+((~A4)*A3*A6*(~A5))+((~A4)*A3*(~A6)*A1*A5)+((~A4)*A3*(~A6)*A1*(~A5)*A2)+((~A4)*A3*(~A6)*(~A1)*(~A5)*A2)+((~A4)*(~A3)*(~A6)*A1*A5)+((~A4)*(~A3)*(~A6)*A1*(~A5)*A2)+((~A4)*(~A3)*(~A6)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X57Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y149/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y150/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y150/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y150/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y150/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y148/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y148/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y148/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y148/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A4*A1*A3*A2)+(A6*A5*A4*(~A1)*A2)+(A6*A5*(~A4)*A1*A3*A2)+(A6*(~A5)*A2)+((~A6)*A5*A4*A1*A3*A2)+((~A6)*A5*A4*(~A1)*A2)+((~A6)*A5*(~A4)*A1*A3*A2) , 
NAME: SLICE_X74Y142/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y144/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A2*A6)+(A5*A3*(~A1)*A2*(~A6)*A4)+(A5*A3*(~A1)*(~A2)*(~A6)*A4)+(A5*(~A3)*A1*A6)+(A5*(~A3)*(~A1)*A2*A6)+(A5*(~A3)*(~A1)*A2*(~A6)*A4)+(A5*(~A3)*(~A1)*(~A2)*(~A6)*A4)+((~A5)*A3*A1*(~A6))+((~A5)*A3*(~A1)*A2*A6)+((~A5)*A3*(~A1)*A2*(~A6)*A4)+((~A5)*A3*(~A1)*(~A2)*(~A6)*A4)+((~A5)*(~A3)*(~A1)*A2*A6)+((~A5)*(~A3)*(~A1)*A2*(~A6)*A4)+((~A5)*(~A3)*(~A1)*(~A2)*(~A6)*A4) , 
NAME: SLICE_X76Y144/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X76Y144/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y143/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y143/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y143/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X74Y143/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A5)+(A6*A2*(~A5)*A1*A3)+(A6*A2*(~A5)*A1*(~A3)*A4)+(A6*A2*(~A5)*(~A1)*(~A3)*A4)+(A6*(~A2)*A5*A3)+(A6*(~A2)*(~A5)*A1*A3)+(A6*(~A2)*(~A5)*A1*(~A3)*A4)+(A6*(~A2)*(~A5)*(~A1)*(~A3)*A4)+((~A6)*A2*A5*(~A3))+((~A6)*A2*(~A5)*A1*A3)+((~A6)*A2*(~A5)*A1*(~A3)*A4)+((~A6)*A2*(~A5)*(~A1)*(~A3)*A4)+((~A6)*(~A2)*(~A5)*A1*A3)+((~A6)*(~A2)*(~A5)*A1*(~A3)*A4)+((~A6)*(~A2)*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X63Y152/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y152/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y152/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y152/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y152/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y152/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y151/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y151/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y151/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y151/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y153/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y153/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y153/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y153/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y153/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y153/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y153/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y153/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y152/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y152/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y152/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y152/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y152/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A6*A1)+(A3*A4*(~A5)*A6*(~A1)*A2)+(A3*A4*(~A5)*(~A6)*(~A1)*A2)+(A3*(~A4)*A5*A1)+(A3*(~A4)*(~A5)*A6*A1)+(A3*(~A4)*(~A5)*A6*(~A1)*A2)+(A3*(~A4)*(~A5)*(~A6)*(~A1)*A2)+((~A3)*A4*A5*(~A1))+((~A3)*A4*(~A5)*A6*A1)+((~A3)*A4*(~A5)*A6*(~A1)*A2)+((~A3)*A4*(~A5)*(~A6)*(~A1)*A2)+((~A3)*(~A4)*(~A5)*A6*A1)+((~A3)*(~A4)*(~A5)*A6*(~A1)*A2)+((~A3)*(~A4)*(~A5)*(~A6)*(~A1)*A2) , 
NAME: SLICE_X59Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y149/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y149/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y149/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A2*A4)+(A3*A5*(~A6)*A2*(~A4)*A1)+(A3*A5*(~A6)*(~A2)*(~A4)*A1)+(A3*(~A5)*A6*A4)+(A3*(~A5)*(~A6)*A2*A4)+(A3*(~A5)*(~A6)*A2*(~A4)*A1)+(A3*(~A5)*(~A6)*(~A2)*(~A4)*A1)+((~A3)*A5*A6*(~A4))+((~A3)*A5*(~A6)*A2*A4)+((~A3)*A5*(~A6)*A2*(~A4)*A1)+((~A3)*A5*(~A6)*(~A2)*(~A4)*A1)+((~A3)*(~A5)*(~A6)*A2*A4)+((~A3)*(~A5)*(~A6)*A2*(~A4)*A1)+((~A3)*(~A5)*(~A6)*(~A2)*(~A4)*A1) , 
NAME: SLICE_X58Y150/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y150/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y150/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y150/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y150/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y150/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y150/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y151/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y151/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y151/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y151/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A2*A6)+(A5*A4*(~A3)*A2*(~A6)*A1)+(A5*A4*(~A3)*(~A2)*(~A6)*A1)+(A5*(~A4)*A3*A6)+(A5*(~A4)*(~A3)*A2*A6)+(A5*(~A4)*(~A3)*A2*(~A6)*A1)+(A5*(~A4)*(~A3)*(~A2)*(~A6)*A1)+((~A5)*A4*A3*(~A6))+((~A5)*A4*(~A3)*A2*A6)+((~A5)*A4*(~A3)*A2*(~A6)*A1)+((~A5)*A4*(~A3)*(~A2)*(~A6)*A1)+((~A5)*(~A4)*(~A3)*A2*A6)+((~A5)*(~A4)*(~A3)*A2*(~A6)*A1)+((~A5)*(~A4)*(~A3)*(~A2)*(~A6)*A1) , 
NAME: SLICE_X61Y151/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y151/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y151/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y151/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y151/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y151/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y151/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y151/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y151/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y151/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y151/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y151/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y151/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y150/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X61Y152/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y152/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y152/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y152/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y152/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y152/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y152/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y152/A6LUT, 
TYPE: LUT6, 

SLICE_X57Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6)+(A4*A2*(~A6)*A3*A5)+(A4*A2*(~A6)*A3*(~A5)*A1)+(A4*A2*(~A6)*(~A3)*(~A5)*A1)+(A4*(~A2)*A6*A5)+(A4*(~A2)*(~A6)*A3*A5)+(A4*(~A2)*(~A6)*A3*(~A5)*A1)+(A4*(~A2)*(~A6)*(~A3)*(~A5)*A1)+((~A4)*A2*A6*(~A5))+((~A4)*A2*(~A6)*A3*A5)+((~A4)*A2*(~A6)*A3*(~A5)*A1)+((~A4)*A2*(~A6)*(~A3)*(~A5)*A1)+((~A4)*(~A2)*(~A6)*A3*A5)+((~A4)*(~A2)*(~A6)*A3*(~A5)*A1)+((~A4)*(~A2)*(~A6)*(~A3)*(~A5)*A1) , 
NAME: SLICE_X57Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y146/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X56Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X57Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X56Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y147/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X56Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X56Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X57Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X57Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X57Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X57Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X57Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A2)+(A3*A4*(~A2)*A5*A6)+(A3*A4*(~A2)*A5*(~A6)*A1)+(A3*A4*(~A2)*(~A5)*(~A6)*A1)+(A3*(~A4)*A2*A6)+(A3*(~A4)*(~A2)*A5*A6)+(A3*(~A4)*(~A2)*A5*(~A6)*A1)+(A3*(~A4)*(~A2)*(~A5)*(~A6)*A1)+((~A3)*A4*A2*(~A6))+((~A3)*A4*(~A2)*A5*A6)+((~A3)*A4*(~A2)*A5*(~A6)*A1)+((~A3)*A4*(~A2)*(~A5)*(~A6)*A1)+((~A3)*(~A4)*(~A2)*A5*A6)+((~A3)*(~A4)*(~A2)*A5*(~A6)*A1)+((~A3)*(~A4)*(~A2)*(~A5)*(~A6)*A1) , 
NAME: SLICE_X64Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y145/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y145/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y145/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y145/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X64Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A4)+(A6*A2*(~A4)*A1*A3)+(A6*A2*(~A4)*A1*(~A3)*A5)+(A6*A2*(~A4)*(~A1)*(~A3)*A5)+(A6*(~A2)*A4*A3)+(A6*(~A2)*(~A4)*A1*A3)+(A6*(~A2)*(~A4)*A1*(~A3)*A5)+(A6*(~A2)*(~A4)*(~A1)*(~A3)*A5)+((~A6)*A2*A4*(~A3))+((~A6)*A2*(~A4)*A1*A3)+((~A6)*A2*(~A4)*A1*(~A3)*A5)+((~A6)*A2*(~A4)*(~A1)*(~A3)*A5)+((~A6)*(~A2)*(~A4)*A1*A3)+((~A6)*(~A2)*(~A4)*A1*(~A3)*A5)+((~A6)*(~A2)*(~A4)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X63Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y150/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y150/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y150/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y150/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y150/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y150/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y150/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y150/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y150/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y149/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y149/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y149/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y149/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y148/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y148/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y148/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y148/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*A5*(~A2)*A6*A4)+(A3*A5*(~A2)*A6*(~A4)*A1)+(A3*A5*(~A2)*(~A6)*(~A4)*A1)+(A3*(~A5)*A2*A4)+(A3*(~A5)*(~A2)*A6*A4)+(A3*(~A5)*(~A2)*A6*(~A4)*A1)+(A3*(~A5)*(~A2)*(~A6)*(~A4)*A1)+((~A3)*A5*A2*(~A4))+((~A3)*A5*(~A2)*A6*A4)+((~A3)*A5*(~A2)*A6*(~A4)*A1)+((~A3)*A5*(~A2)*(~A6)*(~A4)*A1)+((~A3)*(~A5)*(~A2)*A6*A4)+((~A3)*(~A5)*(~A2)*A6*(~A4)*A1)+((~A3)*(~A5)*(~A2)*(~A6)*(~A4)*A1) , 
NAME: SLICE_X58Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y144/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y144/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y144/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y144/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y142/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y142/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1)+(A2*A3*(~A1)*A5*A4)+(A2*A3*(~A1)*A5*(~A4)*A6)+(A2*A3*(~A1)*(~A5)*(~A4)*A6)+(A2*(~A3)*A1*A4)+(A2*(~A3)*(~A1)*A5*A4)+(A2*(~A3)*(~A1)*A5*(~A4)*A6)+(A2*(~A3)*(~A1)*(~A5)*(~A4)*A6)+((~A2)*A3*A1*(~A4))+((~A2)*A3*(~A1)*A5*A4)+((~A2)*A3*(~A1)*A5*(~A4)*A6)+((~A2)*A3*(~A1)*(~A5)*(~A4)*A6)+((~A2)*(~A3)*(~A1)*A5*A4)+((~A2)*(~A3)*(~A1)*A5*(~A4)*A6)+((~A2)*(~A3)*(~A1)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X60Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y147/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X59Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X59Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X59Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X59Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X59Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X59Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X59Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A4)+(A5*A3*(~A4)*A1*A2)+(A5*A3*(~A4)*A1*(~A2)*A6)+(A5*A3*(~A4)*(~A1)*(~A2)*A6)+(A5*(~A3)*A4*A2)+(A5*(~A3)*(~A4)*A1*A2)+(A5*(~A3)*(~A4)*A1*(~A2)*A6)+(A5*(~A3)*(~A4)*(~A1)*(~A2)*A6)+((~A5)*A3*A4*(~A2))+((~A5)*A3*(~A4)*A1*A2)+((~A5)*A3*(~A4)*A1*(~A2)*A6)+((~A5)*A3*(~A4)*(~A1)*(~A2)*A6)+((~A5)*(~A3)*(~A4)*A1*A2)+((~A5)*(~A3)*(~A4)*A1*(~A2)*A6)+((~A5)*(~A3)*(~A4)*(~A1)*(~A2)*A6) , 
NAME: SLICE_X59Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X58Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y145/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X58Y145/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y145/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X58Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X58Y145/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X61Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X61Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X61Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X61Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X61Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X61Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X60Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y145/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X60Y145/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y145/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X60Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X60Y145/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4)+(A6*A1*(~A4)*A3*A5)+(A6*A1*(~A4)*A3*(~A5)*A2)+(A6*A1*(~A4)*(~A3)*(~A5)*A2)+(A6*(~A1)*A4*A5)+(A6*(~A1)*(~A4)*A3*A5)+(A6*(~A1)*(~A4)*A3*(~A5)*A2)+(A6*(~A1)*(~A4)*(~A3)*(~A5)*A2)+((~A6)*A1*A4*(~A5))+((~A6)*A1*(~A4)*A3*A5)+((~A6)*A1*(~A4)*A3*(~A5)*A2)+((~A6)*A1*(~A4)*(~A3)*(~A5)*A2)+((~A6)*(~A1)*(~A4)*A3*A5)+((~A6)*(~A1)*(~A4)*A3*(~A5)*A2)+((~A6)*(~A1)*(~A4)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X65Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y149/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X66Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y148/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X66Y148/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y148/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y148/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X67Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y149/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A1)+(A5*A6*(~A1)*A3*A2)+(A5*A6*(~A1)*A3*(~A2)*A4)+(A5*A6*(~A1)*(~A3)*(~A2)*A4)+(A5*(~A6)*A1*A2)+(A5*(~A6)*(~A1)*A3*A2)+(A5*(~A6)*(~A1)*A3*(~A2)*A4)+(A5*(~A6)*(~A1)*(~A3)*(~A2)*A4)+((~A5)*A6*A1*(~A2))+((~A5)*A6*(~A1)*A3*A2)+((~A5)*A6*(~A1)*A3*(~A2)*A4)+((~A5)*A6*(~A1)*(~A3)*(~A2)*A4)+((~A5)*(~A6)*(~A1)*A3*A2)+((~A5)*(~A6)*(~A1)*A3*(~A2)*A4)+((~A5)*(~A6)*(~A1)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X64Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X65Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X65Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y147/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1*A5*A4)+(A3*A2*A1*A5*(~A4)*(~A6))+(A3*A2*A1*(~A5)*(~A6))+(A3*A2*(~A1)*A5*(~A4)*(~A6))+(A3*A2*(~A1)*(~A5)*(~A6))+(A3*(~A2)*(~A6))+((~A3)*(~A6)) , 
NAME: SLICE_X73Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X64Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X64Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5)+(A4*A1*(~A5)*A3*A2)+(A4*A1*(~A5)*A3*(~A2)*A6)+(A4*A1*(~A5)*(~A3)*(~A2)*A6)+(A4*(~A1)*A5*A2)+(A4*(~A1)*(~A5)*A3*A2)+(A4*(~A1)*(~A5)*A3*(~A2)*A6)+(A4*(~A1)*(~A5)*(~A3)*(~A2)*A6)+((~A4)*A1*A5*(~A2))+((~A4)*A1*(~A5)*A3*A2)+((~A4)*A1*(~A5)*A3*(~A2)*A6)+((~A4)*A1*(~A5)*(~A3)*(~A2)*A6)+((~A4)*(~A1)*(~A5)*A3*A2)+((~A4)*(~A1)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A1)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X63Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X64Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X64Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y144/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y144/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y144/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y144/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X63Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*A1*(~A4)*(~A2))+(A3*(~A1)*(~A2))+((~A3)*(~A2)) , 
NAME: SLICE_X73Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X74Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)*(~A6)*(~A3)*A4)+((~A1)*(~A6)*(~A3)*(~A4)*(~A5)*(~A2)) , 
NAME: SLICE_X74Y140/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X68Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6)+(A3*A4*(~A6)*A1*A2)+(A3*A4*(~A6)*A1*(~A2)*A5)+(A3*A4*(~A6)*(~A1)*(~A2)*A5)+(A3*(~A4)*A6*A2)+(A3*(~A4)*(~A6)*A1*A2)+(A3*(~A4)*(~A6)*A1*(~A2)*A5)+(A3*(~A4)*(~A6)*(~A1)*(~A2)*A5)+((~A3)*A4*A6*(~A2))+((~A3)*A4*(~A6)*A1*A2)+((~A3)*A4*(~A6)*A1*(~A2)*A5)+((~A3)*A4*(~A6)*(~A1)*(~A2)*A5)+((~A3)*(~A4)*(~A6)*A1*A2)+((~A3)*(~A4)*(~A6)*A1*(~A2)*A5)+((~A3)*(~A4)*(~A6)*(~A1)*(~A2)*A5) , 
NAME: SLICE_X68Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2)+(A5*A1*(~A2)*A3*A6)+(A5*A1*(~A2)*A3*(~A6)*A4)+(A5*A1*(~A2)*(~A3)*(~A6)*A4)+(A5*(~A1)*A2*A6)+(A5*(~A1)*(~A2)*A3*A6)+(A5*(~A1)*(~A2)*A3*(~A6)*A4)+(A5*(~A1)*(~A2)*(~A3)*(~A6)*A4)+((~A5)*A1*A2*(~A6))+((~A5)*A1*(~A2)*A3*A6)+((~A5)*A1*(~A2)*A3*(~A6)*A4)+((~A5)*A1*(~A2)*(~A3)*(~A6)*A4)+((~A5)*(~A1)*(~A2)*A3*A6)+((~A5)*(~A1)*(~A2)*A3*(~A6)*A4)+((~A5)*(~A1)*(~A2)*(~A3)*(~A6)*A4) , 
NAME: SLICE_X70Y144/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X71Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X71Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X71Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X71Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X71Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X71Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X71Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X71Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X71Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X71Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X70Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y145/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y145/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X70Y145/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X70Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X70Y145/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2*A6*A1*A3)+(A5*A4*A2*(~A6)*A3)+(A5*A4*(~A2)*A6*A1*A3)+(A5*(~A4)*A3)+((~A5)*A4*A2*A6*A1*A3)+((~A5)*A4*A2*(~A6)*A3)+((~A5)*A4*(~A2)*A6*A1*A3) , 
NAME: SLICE_X77Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X76Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y143/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X76Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X76Y143/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X77Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X77Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X77Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A4*A6)+(A5*A3*(~A1)*A4*(~A6)*A2)+(A5*A3*(~A1)*(~A4)*(~A6)*A2)+(A5*(~A3)*A1*A6)+(A5*(~A3)*(~A1)*A4*A6)+(A5*(~A3)*(~A1)*A4*(~A6)*A2)+(A5*(~A3)*(~A1)*(~A4)*(~A6)*A2)+((~A5)*A3*A1*(~A6))+((~A5)*A3*(~A1)*A4*A6)+((~A5)*A3*(~A1)*A4*(~A6)*A2)+((~A5)*A3*(~A1)*(~A4)*(~A6)*A2)+((~A5)*(~A3)*(~A1)*A4*A6)+((~A5)*(~A3)*(~A1)*A4*(~A6)*A2)+((~A5)*(~A3)*(~A1)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X77Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X77Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X77Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X77Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X77Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y142/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y142/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y142/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y142/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y142/A6LUT, 
TYPE: LUT6, 

SLICE_X75Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3*A4*A2*A6)+(A5*A1*A3*(~A4)*A6)+(A5*A1*(~A3)*A4*A2*A6)+(A5*(~A1)*A6)+((~A5)*A1*A3*A4*A2*A6)+((~A5)*A1*A3*(~A4)*A6)+((~A5)*A1*(~A3)*A4*A2*A6) , 
NAME: SLICE_X75Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X74Y142/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y142/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X74Y142/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X74Y142/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X75Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X73Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X73Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X73Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X74Y142/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A1)+(A4*A6*(~A1)*A3*A2)+(A4*A6*(~A1)*A3*(~A2)*A5)+(A4*A6*(~A1)*(~A3)*(~A2)*A5)+(A4*(~A6)*A1*A2)+(A4*(~A6)*(~A1)*A3*A2)+(A4*(~A6)*(~A1)*A3*(~A2)*A5)+(A4*(~A6)*(~A1)*(~A3)*(~A2)*A5)+((~A4)*A6*A1*(~A2))+((~A4)*A6*(~A1)*A3*A2)+((~A4)*A6*(~A1)*A3*(~A2)*A5)+((~A4)*A6*(~A1)*(~A3)*(~A2)*A5)+((~A4)*(~A6)*(~A1)*A3*A2)+((~A4)*(~A6)*(~A1)*A3*(~A2)*A5)+((~A4)*(~A6)*(~A1)*(~A3)*(~A2)*A5) , 
NAME: SLICE_X74Y142/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X73Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X73Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y141/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y141/D6LUT, 
TYPE: LUT6, 

SLICE_X75Y141/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X75Y141/C6LUT, 
TYPE: LUT6, 

SLICE_X75Y141/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y141/B6LUT, 
TYPE: LUT6, 

SLICE_X75Y141/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X75Y141/A6LUT, 
TYPE: LUT6, 

SLICE_X72Y140/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y140/D6LUT, 
TYPE: LUT6, 

SLICE_X72Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X72Y140/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X72Y140/B6LUT, 
TYPE: LUT6, 

SLICE_X72Y140/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X72Y140/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A1)+(A6*A2*(~A1)*A3*A4)+(A6*A2*(~A1)*A3*(~A4)*A5)+(A6*A2*(~A1)*(~A3)*(~A4)*A5)+(A6*(~A2)*A1*A4)+(A6*(~A2)*(~A1)*A3*A4)+(A6*(~A2)*(~A1)*A3*(~A4)*A5)+(A6*(~A2)*(~A1)*(~A3)*(~A4)*A5)+((~A6)*A2*A1*(~A4))+((~A6)*A2*(~A1)*A3*A4)+((~A6)*A2*(~A1)*A3*(~A4)*A5)+((~A6)*A2*(~A1)*(~A3)*(~A4)*A5)+((~A6)*(~A2)*(~A1)*A3*A4)+((~A6)*(~A2)*(~A1)*A3*(~A4)*A5)+((~A6)*(~A2)*(~A1)*(~A3)*(~A4)*A5) , 
NAME: SLICE_X68Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y147/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y147/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y147/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y147/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y148/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y148/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y148/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X67Y148/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y148/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y148/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y148/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y148/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y149/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y149/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y149/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X68Y149/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y149/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y149/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y149/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y149/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X64Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X66Y147/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y147/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y147/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y147/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y147/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y147/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X66Y147/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X66Y147/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X65Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X65Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X65Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X65Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X62Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y146/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X62Y146/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y146/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X62Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X62Y146/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y146/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y146/D6LUT, 
TYPE: LUT6, 

SLICE_X63Y146/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X63Y146/C6LUT, 
TYPE: LUT6, 

SLICE_X63Y146/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y146/B6LUT, 
TYPE: LUT6, 

SLICE_X63Y146/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X63Y146/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A2)+(A5*A4*(~A2)*A3*A1)+(A5*A4*(~A2)*A3*(~A1)*A6)+(A5*A4*(~A2)*(~A3)*(~A1)*A6)+(A5*(~A4)*A2*A1)+(A5*(~A4)*(~A2)*A3*A1)+(A5*(~A4)*(~A2)*A3*(~A1)*A6)+(A5*(~A4)*(~A2)*(~A3)*(~A1)*A6)+((~A5)*A4*A2*(~A1))+((~A5)*A4*(~A2)*A3*A1)+((~A5)*A4*(~A2)*A3*(~A1)*A6)+((~A5)*A4*(~A2)*(~A3)*(~A1)*A6)+((~A5)*(~A4)*(~A2)*A3*A1)+((~A5)*(~A4)*(~A2)*A3*(~A1)*A6)+((~A5)*(~A4)*(~A2)*(~A3)*(~A1)*A6) , 
NAME: SLICE_X67Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y143/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y143/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y143/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y143/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y143/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y143/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y143/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y143/A6LUT, 
TYPE: LUT6, 

SLICE_X68Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X68Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X68Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X68Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4*A5)+(A1*A2*(~A3)*A4*(~A5)*A6)+(A1*A2*(~A3)*(~A4)*(~A5)*A6)+(A1*(~A2)*A3*A5)+(A1*(~A2)*(~A3)*A4*A5)+(A1*(~A2)*(~A3)*A4*(~A5)*A6)+(A1*(~A2)*(~A3)*(~A4)*(~A5)*A6)+((~A1)*A2*A3*(~A5))+((~A1)*A2*(~A3)*A4*A5)+((~A1)*A2*(~A3)*A4*(~A5)*A6)+((~A1)*A2*(~A3)*(~A4)*(~A5)*A6)+((~A1)*(~A2)*(~A3)*A4*A5)+((~A1)*(~A2)*(~A3)*A4*(~A5)*A6)+((~A1)*(~A2)*(~A3)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X68Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X67Y145/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y145/D6LUT, 
TYPE: LUT6, 

SLICE_X67Y145/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y145/C6LUT, 
TYPE: LUT6, 

SLICE_X67Y145/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y145/B6LUT, 
TYPE: LUT6, 

SLICE_X67Y145/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X67Y145/A6LUT, 
TYPE: LUT6, 

SLICE_X69Y144/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y144/D6LUT, 
TYPE: LUT6, 

SLICE_X69Y144/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y144/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y144/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y144/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y144/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5)+(A1*A2*(~A5)*A4*A3)+(A1*A2*(~A5)*A4*(~A3)*A6)+(A1*A2*(~A5)*(~A4)*(~A3)*A6)+(A1*(~A2)*A5*A3)+(A1*(~A2)*(~A5)*A4*A3)+(A1*(~A2)*(~A5)*A4*(~A3)*A6)+(A1*(~A2)*(~A5)*(~A4)*(~A3)*A6)+((~A1)*A2*A5*(~A3))+((~A1)*A2*(~A5)*A4*A3)+((~A1)*A2*(~A5)*A4*(~A3)*A6)+((~A1)*A2*(~A5)*(~A4)*(~A3)*A6)+((~A1)*(~A2)*(~A5)*A4*A3)+((~A1)*(~A2)*(~A5)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A5)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X69Y144/A6LUT, 
TYPE: LUT6, 

SLICE_X64Y140/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A2)*A1)+((~A4)*A3*(~A2)*A1) , 
NAME: SLICE_X64Y140/C6LUT, 
TYPE: LUT6, 

SLICE_X69Y134/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A3)+((~A1)*(~A3)*A5)+((~A1)*(~A3)*(~A5)*A4)) , 
NAME: SLICE_X69Y134/B6LUT, 
TYPE: LUT6, 

SLICE_X69Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A4)+((~A1)*(~A4)*A5)+((~A1)*(~A4)*(~A5)*A6) , 
NAME: SLICE_X69Y134/C6LUT, 
TYPE: LUT6, 

SLICE_X70Y134/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2)+((~A2)*A3)+((~A2)*(~A3)*A4)+((~A2)*(~A3)*(~A4)*A5)) , 
NAME: SLICE_X70Y134/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X63Y139/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X63Y139/C6LUT, 
TYPE: LUT6, 

SLICE_X65Y141/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y141/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y138/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y138/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y138/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y138/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y143/BFF - 
CLASS: bel, 
NAME: SLICE_X71Y143/BFF, 
TYPE: REG_INIT, 

SLICE_X72Y145/BFF - 
CLASS: bel, 
NAME: SLICE_X72Y145/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y145/BFF - 
CLASS: bel, 
NAME: SLICE_X66Y145/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y145/DFF - 
CLASS: bel, 
NAME: SLICE_X71Y145/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y145/DFF - 
CLASS: bel, 
NAME: SLICE_X63Y145/DFF, 
TYPE: REG_INIT, 

SLICE_X64Y142/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y142/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y143/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y143/BFF, 
TYPE: REG_INIT, 

SLICE_X66Y145/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y145/CFF, 
TYPE: REG_INIT, 

SLICE_X73Y145/DFF - 
CLASS: bel, 
NAME: SLICE_X73Y145/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y145/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y145/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y142/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y142/BFF, 
TYPE: REG_INIT, 

SLICE_X65Y142/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y142/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y142/DFF - 
CLASS: bel, 
NAME: SLICE_X65Y142/DFF, 
TYPE: REG_INIT, 

SLICE_X65Y142/C5FF - 
CLASS: bel, 
NAME: SLICE_X65Y142/C5FF, 
TYPE: FF_INIT, 

SLICE_X73Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X73Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X58Y139/BFF, 
TYPE: REG_INIT, 

SLICE_X58Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X58Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y140/C5FF - 
CLASS: bel, 
NAME: SLICE_X58Y140/C5FF, 
TYPE: FF_INIT, 

SLICE_X59Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X59Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X59Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y139/CFF - 
CLASS: bel, 
NAME: SLICE_X58Y139/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y139/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y139/AFF, 
TYPE: REG_INIT, 

SLICE_X64Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y141/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y141/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X71Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y142/CFF - 
CLASS: bel, 
NAME: SLICE_X69Y142/CFF, 
TYPE: REG_INIT, 

SLICE_X69Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X69Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y142/CFF - 
CLASS: bel, 
NAME: SLICE_X71Y142/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X71Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y144/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y144/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y146/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y146/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y144/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y144/AFF, 
TYPE: REG_INIT, 

SLICE_X72Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X59Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y146/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y146/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X73Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y144/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y144/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y146/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y146/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X59Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X65Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y144/AFF - 
CLASS: bel, 
NAME: SLICE_X66Y144/AFF, 
TYPE: REG_INIT, 

SLICE_X66Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X62Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X58Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X58Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X61Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X65Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X65Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X65Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y144/CFF - 
CLASS: bel, 
NAME: SLICE_X66Y144/CFF, 
TYPE: REG_INIT, 

SLICE_X66Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X62Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X62Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X70Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X72Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X72Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y140/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y140/AFF, 
TYPE: REG_INIT, 

SLICE_X70Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y146/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y146/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y143/AFF - 
CLASS: bel, 
NAME: SLICE_X67Y143/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y141/CFF - 
CLASS: bel, 
NAME: SLICE_X68Y141/CFF, 
TYPE: REG_INIT, 

SLICE_X68Y141/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y141/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y149/BFF - 
CLASS: bel, 
NAME: SLICE_X65Y149/BFF, 
TYPE: REG_INIT, 

SLICE_X64Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X65Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X64Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X66Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X64Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X65Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y151/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y151/AFF, 
TYPE: REG_INIT, 

SLICE_X74Y152/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y152/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y152/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y152/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X74Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y152/F8MUX - 
CLASS: bel, 
NAME: SLICE_X74Y152/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X74Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y148/AFF - 
CLASS: bel, 
NAME: SLICE_X70Y148/AFF, 
TYPE: REG_INIT, 

SLICE_X69Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X71Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X70Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X69Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X70Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X71Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y141/AFF - 
CLASS: bel, 
NAME: SLICE_X77Y141/AFF, 
TYPE: REG_INIT, 

SLICE_X77Y140/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X77Y140/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y141/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y141/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y141/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y141/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y141/F8MUX - 
CLASS: bel, 
NAME: SLICE_X76Y141/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y141/F8MUX - 
CLASS: bel, 
NAME: SLICE_X74Y141/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y140/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y140/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y146/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y146/AFF, 
TYPE: REG_INIT, 

SLICE_X71Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X71Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X69Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X70Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X71Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X69Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y151/BFF - 
CLASS: bel, 
NAME: SLICE_X74Y151/BFF, 
TYPE: REG_INIT, 

SLICE_X73Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X76Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X73Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X73Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X72Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y148/AFF - 
CLASS: bel, 
NAME: SLICE_X74Y148/AFF, 
TYPE: REG_INIT, 

SLICE_X73Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X73Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X74Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y147/AFF - 
CLASS: bel, 
NAME: SLICE_X72Y147/AFF, 
TYPE: REG_INIT, 

SLICE_X75Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X73Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X72Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X72Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y146/CFF - 
CLASS: bel, 
NAME: SLICE_X73Y146/CFF, 
TYPE: REG_INIT, 

SLICE_X76Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X73Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X74Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X76Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X73Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y152/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y152/AFF, 
TYPE: REG_INIT, 

SLICE_X58Y153/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y153/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y153/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y153/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y152/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y152/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y152/F8MUX - 
CLASS: bel, 
NAME: SLICE_X59Y152/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y153/F8MUX - 
CLASS: bel, 
NAME: SLICE_X58Y153/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X58Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y152/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y152/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y152/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y152/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y152/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y152/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y152/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y152/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y149/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y149/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X56Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X57Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X56Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X56Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X57Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X57Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y142/CFF - 
CLASS: bel, 
NAME: SLICE_X74Y142/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X74Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y143/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y143/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y143/F8MUX - 
CLASS: bel, 
NAME: SLICE_X74Y143/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X76Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y152/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y152/AFF, 
TYPE: REG_INIT, 

SLICE_X63Y153/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y153/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y153/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y153/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y152/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y152/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y152/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y152/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y152/F8MUX - 
CLASS: bel, 
NAME: SLICE_X64Y152/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y153/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y153/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y152/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y152/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y152/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y152/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y152/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y152/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y149/AFF - 
CLASS: bel, 
NAME: SLICE_X59Y149/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X58Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X61Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X59Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y150/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y150/AFF, 
TYPE: REG_INIT, 

SLICE_X57Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X57Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X57Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X59Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X57Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X59Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y151/AFF - 
CLASS: bel, 
NAME: SLICE_X61Y151/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y152/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y152/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y152/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y152/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y151/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y151/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X61Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y152/F8MUX - 
CLASS: bel, 
NAME: SLICE_X61Y152/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y151/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y151/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y151/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y151/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y146/AFF - 
CLASS: bel, 
NAME: SLICE_X57Y146/AFF, 
TYPE: REG_INIT, 

SLICE_X56Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X57Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X57Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X56Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X57Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X56Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X57Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X56Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X56Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X56Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X57Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X57Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X57Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y145/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y145/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X65Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X64Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X65Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y148/AFF - 
CLASS: bel, 
NAME: SLICE_X63Y148/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X64Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y150/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y150/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y150/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y150/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y150/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y150/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y142/AFF - 
CLASS: bel, 
NAME: SLICE_X58Y142/AFF, 
TYPE: REG_INIT, 

SLICE_X61Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y142/F8MUX - 
CLASS: bel, 
NAME: SLICE_X59Y142/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y142/F8MUX - 
CLASS: bel, 
NAME: SLICE_X61Y142/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y142/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y142/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y146/CFF - 
CLASS: bel, 
NAME: SLICE_X60Y146/CFF, 
TYPE: REG_INIT, 

SLICE_X60Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X61Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X59Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X59Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X59Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X59Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X59Y145/CFF - 
CLASS: bel, 
NAME: SLICE_X59Y145/CFF, 
TYPE: REG_INIT, 

SLICE_X61Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X60Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X60Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X61Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X58Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X61Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X60Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X60Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X61Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X61Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X61Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X58Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X58Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X58Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y149/AFF - 
CLASS: bel, 
NAME: SLICE_X65Y149/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X65Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X66Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X67Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X65Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y146/AFF - 
CLASS: bel, 
NAME: SLICE_X64Y146/AFF, 
TYPE: REG_INIT, 

SLICE_X62Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X64Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X65Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X65Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X63Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X64Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X64Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y143/F8MUX - 
CLASS: bel, 
NAME: SLICE_X64Y143/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y142/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y142/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X64Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y146/BFF - 
CLASS: bel, 
NAME: SLICE_X68Y146/BFF, 
TYPE: REG_INIT, 

SLICE_X71Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X71Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X69Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X68Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X71Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X67Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y144/CFF - 
CLASS: bel, 
NAME: SLICE_X70Y144/CFF, 
TYPE: REG_INIT, 

SLICE_X71Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X71Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X70Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X70Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X71Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y143/F8MUX - 
CLASS: bel, 
NAME: SLICE_X69Y143/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X71Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X70Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X70Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X71Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X71Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X71Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y143/CFF - 
CLASS: bel, 
NAME: SLICE_X77Y143/CFF, 
TYPE: REG_INIT, 

SLICE_X77Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y142/F8MUX - 
CLASS: bel, 
NAME: SLICE_X77Y142/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y142/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y142/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X76Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X76Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X77Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X77Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X77Y142/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X77Y142/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X75Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X75Y141/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y141/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y140/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X72Y140/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X72Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y141/F8MUX - 
CLASS: bel, 
NAME: SLICE_X75Y141/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X72Y140/F8MUX - 
CLASS: bel, 
NAME: SLICE_X72Y140/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X74Y142/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X74Y142/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y140/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X75Y140/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y141/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y141/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X73Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X73Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X75Y141/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X75Y141/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y148/AFF - 
CLASS: bel, 
NAME: SLICE_X68Y148/AFF, 
TYPE: REG_INIT, 

SLICE_X67Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y149/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y149/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y149/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y149/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X68Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X69Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y148/F8MUX - 
CLASS: bel, 
NAME: SLICE_X67Y148/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y149/F8MUX - 
CLASS: bel, 
NAME: SLICE_X68Y149/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y148/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y148/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y148/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y148/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y146/BFF - 
CLASS: bel, 
NAME: SLICE_X64Y146/BFF, 
TYPE: REG_INIT, 

SLICE_X62Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X62Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X62Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X63Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X63Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y147/F8MUX - 
CLASS: bel, 
NAME: SLICE_X66Y147/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X65Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X62Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X62Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X63Y146/F8MUX - 
CLASS: bel, 
NAME: SLICE_X63Y146/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y147/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X66Y147/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X66Y147/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X66Y147/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y146/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X65Y146/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X65Y146/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X65Y146/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y144/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y144/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y145/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X67Y145/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y145/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X67Y145/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X69Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X69Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y143/F8MUX - 
CLASS: bel, 
NAME: SLICE_X68Y143/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X68Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X67Y145/F8MUX - 
CLASS: bel, 
NAME: SLICE_X67Y145/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X69Y144/F8MUX - 
CLASS: bel, 
NAME: SLICE_X69Y144/F8MUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y143/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y143/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y143/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y143/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y144/F7BMUX - 
CLASS: bel, 
NAME: SLICE_X68Y144/F7BMUX, 
TYPE: SELMUX2_1, 

SLICE_X68Y144/F7AMUX - 
CLASS: bel, 
NAME: SLICE_X68Y144/F7AMUX, 
TYPE: SELMUX2_1, 

SLICE_X64Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X64Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y140/BFF - 
CLASS: bel, 
NAME: SLICE_X67Y140/BFF, 
TYPE: REG_INIT, 

SLICE_X67Y140/CFF - 
CLASS: bel, 
NAME: SLICE_X67Y140/CFF, 
TYPE: REG_INIT, 

SLICE_X67Y140/DFF - 
CLASS: bel, 
NAME: SLICE_X67Y140/DFF, 
TYPE: REG_INIT, 

SLICE_X63Y139/BFF - 
CLASS: bel, 
NAME: SLICE_X63Y139/BFF, 
TYPE: REG_INIT, 

