verilog work "full_adder.v"
verilog work "ripple_carry12.v"
