-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "10/19/2018 20:34:51"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE2 IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(0 DOWNTO 0);
	SW : IN std_logic_vector(17 DOWNTO 0);
	LEDR : OUT std_logic_vector(15 DOWNTO 0)
	);
END DE2;

-- Design Ports Information
-- SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF DE2 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(0 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \readdata~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \LEDR~7clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\ : std_logic;
SIGNAL \U0|Add0~0_combout\ : std_logic;
SIGNAL \U0|Add0~1\ : std_logic;
SIGNAL \U0|Add0~2_combout\ : std_logic;
SIGNAL \U0|Add0~3\ : std_logic;
SIGNAL \U0|Add0~4_combout\ : std_logic;
SIGNAL \U0|Add0~5\ : std_logic;
SIGNAL \U0|Add0~6_combout\ : std_logic;
SIGNAL \U0|Add0~7\ : std_logic;
SIGNAL \U0|Add0~8_combout\ : std_logic;
SIGNAL \U0|Add0~9\ : std_logic;
SIGNAL \U0|Add0~10_combout\ : std_logic;
SIGNAL \U0|Add0~11\ : std_logic;
SIGNAL \U0|Add0~12_combout\ : std_logic;
SIGNAL \U0|Add0~13\ : std_logic;
SIGNAL \U0|Add0~14_combout\ : std_logic;
SIGNAL \U0|Add0~15\ : std_logic;
SIGNAL \U0|Add0~16_combout\ : std_logic;
SIGNAL \U0|Add0~17\ : std_logic;
SIGNAL \U0|Add0~18_combout\ : std_logic;
SIGNAL \U0|Add0~19\ : std_logic;
SIGNAL \U0|Add0~20_combout\ : std_logic;
SIGNAL \U0|Add0~21\ : std_logic;
SIGNAL \U0|Add0~22_combout\ : std_logic;
SIGNAL \U0|Add0~23\ : std_logic;
SIGNAL \U0|Add0~24_combout\ : std_logic;
SIGNAL \U0|Add0~25\ : std_logic;
SIGNAL \U0|Add0~26_combout\ : std_logic;
SIGNAL \U0|Add0~27\ : std_logic;
SIGNAL \U0|Add0~28_combout\ : std_logic;
SIGNAL \U0|Add0~29\ : std_logic;
SIGNAL \U0|Add0~30_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[12]~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[13]~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\ : std_logic;
SIGNAL \LEDR~1_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[7]~16_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[8]~22_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[2]~26_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\ : std_logic;
SIGNAL \readdata~0_combout\ : std_logic;
SIGNAL \U0|address_range~4_combout\ : std_logic;
SIGNAL \U0|address_range~5_combout\ : std_logic;
SIGNAL \U0|address_range~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\ : std_logic;
SIGNAL \U0|address_range~7_combout\ : std_logic;
SIGNAL \U0|address_range~8_combout\ : std_logic;
SIGNAL \U0|address_range[15]~12_combout\ : std_logic;
SIGNAL \U0|LessThan4~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\ : std_logic;
SIGNAL \U0|cpu_reset_n~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~5_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal22~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10_combout\ : std_logic;
SIGNAL \CLOCK_50~combout\ : std_logic;
SIGNAL \CLOCK_50~clkctrl_outclk\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ : std_logic;
SIGNAL \U0|address_range~3_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal4~9_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\ : std_logic;
SIGNAL \U0|address_range[12]~13_combout\ : std_logic;
SIGNAL \U0|address_range[14]~11_combout\ : std_logic;
SIGNAL \U0|cpu_readdata~36_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr18~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal15~7_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr9~3_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal26~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr7~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal7~3_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~10_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.DECODE~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideNor3~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Selector1~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.TO_R~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.DROP~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.DROP~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr2~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.DUP~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.DUP~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr3~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr3~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr12~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~23\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[14]~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[14]~13_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~27\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~29\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr11~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr11~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr11~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[10]~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[10]~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]~feeder_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr7~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~3\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~7\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~11\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~15\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~19\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[9]~20_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[9]~21_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[8]~23_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[7]~17_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[12]~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[13]~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[11]~10_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[11]~11_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[6]~18_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[6]~19_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal23~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal23~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal29~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[15]~14_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[15]~15_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~3_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~4_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr4~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[3]~24_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[3]~25_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr15~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr15~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[0]~30_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[0]~31_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr17~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ : std_logic;
SIGNAL \LEDR~2_combout\ : std_logic;
SIGNAL \LEDR~0_combout\ : std_logic;
SIGNAL \LEDR~3_combout\ : std_logic;
SIGNAL \LEDR~5_combout\ : std_logic;
SIGNAL \LEDR~4_combout\ : std_logic;
SIGNAL \readdata~1_combout\ : std_logic;
SIGNAL \readdata~1clkctrl_outclk\ : std_logic;
SIGNAL \U0|cpu_readdata[5]~32_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[5]~33_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RET~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[2]~27_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal2~4_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ : std_logic;
SIGNAL \U0|address_range~9_combout\ : std_logic;
SIGNAL \U0|address_range[13]~10_combout\ : std_logic;
SIGNAL \U0|LessThan4~1_combout\ : std_logic;
SIGNAL \U0|LessThan4~2_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[4]~34_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[4]~35_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\ : std_logic;
SIGNAL \U0|cpu_reset_n~3_combout\ : std_logic;
SIGNAL \U0|cpu_reset_n~1_combout\ : std_logic;
SIGNAL \U0|cpu_reset_n~2_combout\ : std_logic;
SIGNAL \U0|cpu_reset_n~4_combout\ : std_logic;
SIGNAL \U0|cpu_reset_n~5_combout\ : std_logic;
SIGNAL \U0|cpu_reset_n~6_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.LIT~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.FETCH~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideNor0~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~6_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~5_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~9_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~10_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~2_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~3_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~1_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~4_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.RESET~8_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\ : std_logic;
SIGNAL \U0|LessThan9~4_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[1]~28_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout\ : std_logic;
SIGNAL \U0|cpu_readdata[1]~29_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\ : std_logic;
SIGNAL \U0|CPU|CONTROL_BLOCK|WideOr6~combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\ : std_logic;
SIGNAL \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\ : std_logic;
SIGNAL \LEDR~6_combout\ : std_logic;
SIGNAL \LEDR~7_combout\ : std_logic;
SIGNAL \LEDR~7clkctrl_outclk\ : std_logic;
SIGNAL \LEDR[0]$latch~combout\ : std_logic;
SIGNAL \LEDR[1]$latch~combout\ : std_logic;
SIGNAL \LEDR[2]$latch~combout\ : std_logic;
SIGNAL \LEDR[3]$latch~combout\ : std_logic;
SIGNAL \LEDR[4]$latch~combout\ : std_logic;
SIGNAL \LEDR[5]$latch~combout\ : std_logic;
SIGNAL \LEDR[6]$latch~combout\ : std_logic;
SIGNAL \LEDR[7]$latch~combout\ : std_logic;
SIGNAL \LEDR[8]$latch~combout\ : std_logic;
SIGNAL \LEDR[9]$latch~combout\ : std_logic;
SIGNAL \LEDR[10]$latch~combout\ : std_logic;
SIGNAL \LEDR[11]$latch~combout\ : std_logic;
SIGNAL \LEDR[12]$latch~combout\ : std_logic;
SIGNAL \LEDR[13]$latch~combout\ : std_logic;
SIGNAL \LEDR[14]$latch~combout\ : std_logic;
SIGNAL \LEDR[15]$latch~combout\ : std_logic;
SIGNAL \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SW~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \KEY~combout\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL readdata : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|last_address\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|ALU|op_or\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \ALT_INV_KEY~combout\ : std_logic_vector(0 DOWNTO 0);

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\);

\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\ & \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\ & \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\ & \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\ & \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\);

\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(12) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(13) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(10) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(11) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(14) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(15) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(7) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(6) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(9) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(8) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(3) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(2) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(1) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\);

\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\ & \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\ & \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\ & \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\ & \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\ & \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\);

\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15) <= \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(0) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(5) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & 
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\
& \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(4) <= \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\readdata~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \readdata~1_combout\);

\LEDR~7clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \LEDR~7_combout\);

\CLOCK_50~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CLOCK_50~combout\);
\ALT_INV_KEY~combout\(0) <= NOT \KEY~combout\(0);

-- Location: M4K_X13_Y9
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y13
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y8
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y24
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y5
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y26
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y30
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LCFF_X24_Y20_N21
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11));

-- Location: M4K_X52_Y15
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y14
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y16
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y12
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y17
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y19
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y26
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y11
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y32
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y18
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y6
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y10
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y31
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y5
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y19
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y19
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y4
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010243C5120C0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y21
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y21
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: LCFF_X24_Y20_N1
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1));

-- Location: M4K_X52_Y20
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y15
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y33
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y28
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y2
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y21_N20
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) $ (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ 
-- & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\);

-- Location: LCFF_X23_Y21_N21
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3));

-- Location: LCCOMB_X24_Y21_N10
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\) # (GND)))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\);

-- Location: LCCOMB_X24_Y21_N26
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\);

-- Location: LCCOMB_X23_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\ = \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\ = CARRY(\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\);

-- Location: LCCOMB_X23_Y17_N2
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\) # (GND)))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~1\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\);

-- Location: LCCOMB_X23_Y17_N20
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) $ (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2)) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\))) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\);

-- Location: LCCOMB_X23_Y17_N6
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\) # (GND)))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\);

-- Location: LCCOMB_X23_Y17_N8
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ $ (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~7\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\);

-- Location: LCFF_X22_Y17_N11
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5));

-- Location: LCCOMB_X23_Y17_N10
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\) # (GND)))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\);

-- Location: LCCOMB_X23_Y17_N12
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ $ (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\);

-- Location: LCCOMB_X23_Y17_N14
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\ = \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\ $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\);

-- Location: LCCOMB_X21_Y18_N0
\U0|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ & ((GND) # (!\U0|last_address\(0)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ & (\U0|last_address\(0) $ (GND)))
-- \U0|Add0~1\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\) # (!\U0|last_address\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\,
	datab => \U0|last_address\(0),
	datad => VCC,
	combout => \U0|Add0~0_combout\,
	cout => \U0|Add0~1\);

-- Location: LCCOMB_X21_Y18_N2
\U0|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & ((\U0|last_address\(1) & (!\U0|Add0~1\)) # (!\U0|last_address\(1) & (\U0|Add0~1\ & VCC)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & ((\U0|last_address\(1) & 
-- ((\U0|Add0~1\) # (GND))) # (!\U0|last_address\(1) & (!\U0|Add0~1\))))
-- \U0|Add0~3\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & (\U0|last_address\(1) & !\U0|Add0~1\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ & ((\U0|last_address\(1)) # (!\U0|Add0~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\,
	datab => \U0|last_address\(1),
	datad => VCC,
	cin => \U0|Add0~1\,
	combout => \U0|Add0~2_combout\,
	cout => \U0|Add0~3\);

-- Location: LCCOMB_X21_Y18_N4
\U0|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~4_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ $ (\U0|last_address\(2) $ (\U0|Add0~3\)))) # (GND)
-- \U0|Add0~5\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & ((!\U0|Add0~3\) # (!\U0|last_address\(2)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & (!\U0|last_address\(2) & !\U0|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\,
	datab => \U0|last_address\(2),
	datad => VCC,
	cin => \U0|Add0~3\,
	combout => \U0|Add0~4_combout\,
	cout => \U0|Add0~5\);

-- Location: LCCOMB_X21_Y18_N6
\U0|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~6_combout\ = (\U0|last_address\(3) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & (!\U0|Add0~5\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & ((\U0|Add0~5\) # (GND))))) # (!\U0|last_address\(3) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & (\U0|Add0~5\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & (!\U0|Add0~5\))))
-- \U0|Add0~7\ = CARRY((\U0|last_address\(3) & ((!\U0|Add0~5\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\))) # (!\U0|last_address\(3) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ & !\U0|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|last_address\(3),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\,
	datad => VCC,
	cin => \U0|Add0~5\,
	combout => \U0|Add0~6_combout\,
	cout => \U0|Add0~7\);

-- Location: LCCOMB_X21_Y18_N8
\U0|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~8_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ $ (\U0|last_address\(4) $ (\U0|Add0~7\)))) # (GND)
-- \U0|Add0~9\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & ((!\U0|Add0~7\) # (!\U0|last_address\(4)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ & (!\U0|last_address\(4) & !\U0|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\,
	datab => \U0|last_address\(4),
	datad => VCC,
	cin => \U0|Add0~7\,
	combout => \U0|Add0~8_combout\,
	cout => \U0|Add0~9\);

-- Location: LCCOMB_X21_Y18_N10
\U0|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~10_combout\ = (\U0|last_address\(5) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & (!\U0|Add0~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & ((\U0|Add0~9\) # (GND))))) # (!\U0|last_address\(5) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & (\U0|Add0~9\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & (!\U0|Add0~9\))))
-- \U0|Add0~11\ = CARRY((\U0|last_address\(5) & ((!\U0|Add0~9\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\))) # (!\U0|last_address\(5) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & !\U0|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|last_address\(5),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\,
	datad => VCC,
	cin => \U0|Add0~9\,
	combout => \U0|Add0~10_combout\,
	cout => \U0|Add0~11\);

-- Location: LCCOMB_X21_Y18_N12
\U0|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~12_combout\ = ((\U0|last_address\(6) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ $ (\U0|Add0~11\)))) # (GND)
-- \U0|Add0~13\ = CARRY((\U0|last_address\(6) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & !\U0|Add0~11\)) # (!\U0|last_address\(6) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\) # (!\U0|Add0~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|last_address\(6),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\,
	datad => VCC,
	cin => \U0|Add0~11\,
	combout => \U0|Add0~12_combout\,
	cout => \U0|Add0~13\);

-- Location: LCCOMB_X21_Y18_N14
\U0|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~14_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & ((\U0|last_address\(7) & (!\U0|Add0~13\)) # (!\U0|last_address\(7) & (\U0|Add0~13\ & VCC)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & ((\U0|last_address\(7) & 
-- ((\U0|Add0~13\) # (GND))) # (!\U0|last_address\(7) & (!\U0|Add0~13\))))
-- \U0|Add0~15\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & (\U0|last_address\(7) & !\U0|Add0~13\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ & ((\U0|last_address\(7)) # (!\U0|Add0~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\,
	datab => \U0|last_address\(7),
	datad => VCC,
	cin => \U0|Add0~13\,
	combout => \U0|Add0~14_combout\,
	cout => \U0|Add0~15\);

-- Location: LCCOMB_X21_Y18_N16
\U0|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~16_combout\ = ((\U0|last_address\(8) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ $ (\U0|Add0~15\)))) # (GND)
-- \U0|Add0~17\ = CARRY((\U0|last_address\(8) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & !\U0|Add0~15\)) # (!\U0|last_address\(8) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\) # (!\U0|Add0~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|last_address\(8),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\,
	datad => VCC,
	cin => \U0|Add0~15\,
	combout => \U0|Add0~16_combout\,
	cout => \U0|Add0~17\);

-- Location: LCCOMB_X21_Y18_N18
\U0|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~18_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & ((\U0|last_address\(9) & (!\U0|Add0~17\)) # (!\U0|last_address\(9) & (\U0|Add0~17\ & VCC)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & ((\U0|last_address\(9) & 
-- ((\U0|Add0~17\) # (GND))) # (!\U0|last_address\(9) & (!\U0|Add0~17\))))
-- \U0|Add0~19\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & (\U0|last_address\(9) & !\U0|Add0~17\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & ((\U0|last_address\(9)) # (!\U0|Add0~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\,
	datab => \U0|last_address\(9),
	datad => VCC,
	cin => \U0|Add0~17\,
	combout => \U0|Add0~18_combout\,
	cout => \U0|Add0~19\);

-- Location: LCCOMB_X21_Y18_N20
\U0|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~20_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ $ (\U0|last_address\(10) $ (\U0|Add0~19\)))) # (GND)
-- \U0|Add0~21\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & ((!\U0|Add0~19\) # (!\U0|last_address\(10)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & (!\U0|last_address\(10) & !\U0|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\,
	datab => \U0|last_address\(10),
	datad => VCC,
	cin => \U0|Add0~19\,
	combout => \U0|Add0~20_combout\,
	cout => \U0|Add0~21\);

-- Location: LCCOMB_X21_Y18_N22
\U0|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~22_combout\ = (\U0|last_address\(11) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & (!\U0|Add0~21\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & ((\U0|Add0~21\) # (GND))))) # (!\U0|last_address\(11) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & (\U0|Add0~21\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & (!\U0|Add0~21\))))
-- \U0|Add0~23\ = CARRY((\U0|last_address\(11) & ((!\U0|Add0~21\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\))) # (!\U0|last_address\(11) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ & !\U0|Add0~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|last_address\(11),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\,
	datad => VCC,
	cin => \U0|Add0~21\,
	combout => \U0|Add0~22_combout\,
	cout => \U0|Add0~23\);

-- Location: LCCOMB_X21_Y18_N24
\U0|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~24_combout\ = ((\U0|last_address\(12) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ $ (\U0|Add0~23\)))) # (GND)
-- \U0|Add0~25\ = CARRY((\U0|last_address\(12) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ & !\U0|Add0~23\)) # (!\U0|last_address\(12) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\) # (!\U0|Add0~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|last_address\(12),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	datad => VCC,
	cin => \U0|Add0~23\,
	combout => \U0|Add0~24_combout\,
	cout => \U0|Add0~25\);

-- Location: LCCOMB_X21_Y18_N26
\U0|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~26_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\ & ((\U0|last_address\(13) & (!\U0|Add0~25\)) # (!\U0|last_address\(13) & (\U0|Add0~25\ & VCC)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\ & ((\U0|last_address\(13) & 
-- ((\U0|Add0~25\) # (GND))) # (!\U0|last_address\(13) & (!\U0|Add0~25\))))
-- \U0|Add0~27\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\ & (\U0|last_address\(13) & !\U0|Add0~25\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\ & ((\U0|last_address\(13)) # (!\U0|Add0~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\,
	datab => \U0|last_address\(13),
	datad => VCC,
	cin => \U0|Add0~25\,
	combout => \U0|Add0~26_combout\,
	cout => \U0|Add0~27\);

-- Location: LCCOMB_X21_Y18_N28
\U0|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~28_combout\ = ((\U0|last_address\(14) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\ $ (\U0|Add0~27\)))) # (GND)
-- \U0|Add0~29\ = CARRY((\U0|last_address\(14) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\ & !\U0|Add0~27\)) # (!\U0|last_address\(14) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\) # (!\U0|Add0~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|last_address\(14),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\,
	datad => VCC,
	cin => \U0|Add0~27\,
	combout => \U0|Add0~28_combout\,
	cout => \U0|Add0~29\);

-- Location: LCCOMB_X21_Y18_N30
\U0|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|Add0~30_combout\ = \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\ $ (\U0|Add0~29\ $ (!\U0|last_address\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\,
	datad => \U0|last_address\(15),
	cin => \U0|Add0~29\,
	combout => \U0|Add0~30_combout\);

-- Location: LCCOMB_X28_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\) # (GND))))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\);

-- Location: LCCOMB_X28_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\ & VCC)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\) # (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\);

-- Location: LCCOMB_X28_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\ = \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\ $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~31\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\);

-- Location: LCCOMB_X28_Y17_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\)))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~7\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~7\);

-- Location: LCCOMB_X28_Y17_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~7\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~7\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~7\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\);

-- Location: LCCOMB_X28_Y17_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) $ (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~15\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~15\))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~15\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\);

-- Location: LCCOMB_X28_Y17_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~27\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~29\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~27\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~27\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~29\);

-- Location: LCCOMB_X24_Y20_N0
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ $ (VCC))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\,
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~15_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\);

-- Location: LCCOMB_X24_Y20_N20
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\ = (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ & ((((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~35_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\);

-- Location: LCCOMB_X23_Y21_N20
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\ & VCC)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\);

-- Location: LCCOMB_X22_Y17_N10
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\ & VCC)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\))))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\);

-- Location: LCCOMB_X12_Y8_N24
\U0|cpu_readdata[12]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[12]~4_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(12))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(12)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => readdata(12),
	datac => \U0|LessThan4~2_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(12),
	combout => \U0|cpu_readdata[12]~4_combout\);

-- Location: LCCOMB_X28_Y20_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y20_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12)) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\ 
-- & (\U0|cpu_readdata[12]~5_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~0_combout\,
	datab => \U0|cpu_readdata[12]~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\);

-- Location: LCCOMB_X14_Y5_N24
\U0|cpu_readdata[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[13]~6_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(13))))) # (!\U0|cpu_readdata~36_combout\ & (((readdata(13))) # (!\U0|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => \U0|LessThan4~2_combout\,
	datac => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datad => readdata(13),
	combout => \U0|cpu_readdata[13]~6_combout\);

-- Location: LCCOMB_X24_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|cpu_readdata[13]~7_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (((!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \U0|cpu_readdata[13]~7_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\);

-- Location: LCCOMB_X28_Y20_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y20_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\ & 
-- (\U0|cpu_readdata[10]~9_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[10]~9_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\);

-- Location: LCCOMB_X29_Y16_N10
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a14~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a46~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout\);

-- Location: LCFF_X31_Y18_N13
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14));

-- Location: LCCOMB_X27_Y16_N16
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a15~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a31~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout\);

-- Location: LCCOMB_X25_Y18_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|cpu_readdata[15]~15_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15) & !\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[15]~15_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\);

-- Location: LCCOMB_X25_Y18_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\ 
-- & (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\);

-- Location: LCCOMB_X22_Y18_N20
\LEDR~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))) # 
-- (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	combout => \LEDR~1_combout\);

-- Location: LCCOMB_X14_Y26_N8
\U0|cpu_readdata[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[7]~16_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(7))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(7)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => readdata(7),
	datab => \U0|cpu_readdata~36_combout\,
	datac => \U0|LessThan4~2_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(7),
	combout => \U0|cpu_readdata[7]~16_combout\);

-- Location: LCCOMB_X23_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (\U0|cpu_readdata[7]~17_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[7]~17_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\);

-- Location: LCCOMB_X23_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\ 
-- & (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\);

-- Location: LCCOMB_X24_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (\U0|cpu_readdata[9]~21_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[9]~21_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\);

-- Location: LCCOMB_X32_Y19_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9)))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\);

-- Location: LCCOMB_X14_Y31_N16
\U0|cpu_readdata[8]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[8]~22_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(8))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(8)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => readdata(8),
	datab => \U0|cpu_readdata~36_combout\,
	datac => \U0|LessThan4~2_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(8),
	combout => \U0|cpu_readdata[8]~22_combout\);

-- Location: LCCOMB_X23_Y20_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|cpu_readdata[3]~25_combout\) # (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3) & ((!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3),
	datab => \U0|cpu_readdata[3]~25_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\);

-- Location: LCCOMB_X29_Y19_N22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\) # 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a34~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a2~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout\);

-- Location: LCCOMB_X14_Y4_N0
\U0|cpu_readdata[2]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[2]~26_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(2))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(2)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => readdata(2),
	datab => \U0|cpu_readdata~36_combout\,
	datac => \U0|LessThan4~2_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(2),
	combout => \U0|cpu_readdata[2]~26_combout\);

-- Location: LCCOMB_X23_Y20_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|cpu_readdata[1]~29_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1) & !\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[1]~29_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\);

-- Location: LCCOMB_X27_Y17_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\);

-- Location: LCCOMB_X25_Y20_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|cpu_readdata[5]~33_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (((!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[5]~33_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\);

-- Location: LCCOMB_X28_Y20_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\);

-- Location: LCCOMB_X23_Y19_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)) # (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4) & ((!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4),
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\);

-- Location: LCCOMB_X23_Y19_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4)) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\ & (\U0|cpu_readdata[4]~35_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[4]~35_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\);

-- Location: LCCOMB_X25_Y15_N6
\U0|CPU|CONTROL_BLOCK|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\) # 
-- (\U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\);

-- Location: LCCOMB_X23_Y21_N8
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\);

-- Location: LCCOMB_X25_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\);

-- Location: LCCOMB_X25_Y17_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\);

-- Location: LCCOMB_X25_Y17_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\);

-- Location: LCCOMB_X25_Y21_N10
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~10_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~10_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\);

-- Location: LCCOMB_X25_Y17_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\);

-- Location: LCCOMB_X25_Y17_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\);

-- Location: LCCOMB_X22_Y19_N28
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\);

-- Location: LCCOMB_X22_Y19_N24
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\);

-- Location: LCCOMB_X24_Y19_N30
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & !\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\);

-- Location: LCCOMB_X22_Y19_N6
\readdata~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \readdata~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & (\U0|address_range~3_combout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datab => \U0|address_range~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\,
	combout => \readdata~0_combout\);

-- Location: LCFF_X21_Y18_N3
\U0|last_address[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(1));

-- Location: LCFF_X21_Y18_N1
\U0|last_address[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(0));

-- Location: LCFF_X21_Y18_N5
\U0|last_address[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(2));

-- Location: LCFF_X21_Y18_N7
\U0|last_address[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(3));

-- Location: LCCOMB_X20_Y18_N24
\U0|address_range~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range~4_combout\ = (\U0|Add0~2_combout\) # ((\U0|Add0~4_combout\) # ((\U0|Add0~6_combout\) # (!\U0|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|Add0~2_combout\,
	datab => \U0|Add0~4_combout\,
	datac => \U0|Add0~0_combout\,
	datad => \U0|Add0~6_combout\,
	combout => \U0|address_range~4_combout\);

-- Location: LCFF_X21_Y18_N9
\U0|last_address[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(4));

-- Location: LCFF_X21_Y18_N11
\U0|last_address[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(5));

-- Location: LCFF_X21_Y18_N13
\U0|last_address[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(6));

-- Location: LCFF_X21_Y18_N15
\U0|last_address[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(7));

-- Location: LCCOMB_X20_Y18_N2
\U0|address_range~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range~5_combout\ = (\U0|Add0~10_combout\) # ((\U0|Add0~8_combout\) # ((\U0|Add0~12_combout\) # (\U0|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|Add0~10_combout\,
	datab => \U0|Add0~8_combout\,
	datac => \U0|Add0~12_combout\,
	datad => \U0|Add0~14_combout\,
	combout => \U0|address_range~5_combout\);

-- Location: LCFF_X21_Y18_N17
\U0|last_address[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(8));

-- Location: LCFF_X21_Y18_N19
\U0|last_address[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(9));

-- Location: LCFF_X22_Y18_N7
\U0|last_address[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(11));

-- Location: LCCOMB_X20_Y18_N12
\U0|address_range~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range~6_combout\ = (\U0|Add0~22_combout\) # ((\U0|Add0~18_combout\) # ((\U0|Add0~16_combout\) # (\U0|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|Add0~22_combout\,
	datab => \U0|Add0~18_combout\,
	datac => \U0|Add0~16_combout\,
	datad => \U0|Add0~20_combout\,
	combout => \U0|address_range~6_combout\);

-- Location: LCCOMB_X25_Y18_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\);

-- Location: LCFF_X22_Y18_N31
\U0|last_address[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(15));

-- Location: LCCOMB_X20_Y18_N6
\U0|address_range~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range~7_combout\ = (\U0|Add0~28_combout\) # ((\U0|Add0~30_combout\) # ((\U0|Add0~26_combout\) # (\U0|Add0~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|Add0~28_combout\,
	datab => \U0|Add0~30_combout\,
	datac => \U0|Add0~26_combout\,
	datad => \U0|Add0~24_combout\,
	combout => \U0|address_range~7_combout\);

-- Location: LCCOMB_X20_Y18_N0
\U0|address_range~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range~8_combout\ = (\U0|address_range~7_combout\) # ((\U0|address_range~5_combout\) # ((\U0|address_range~4_combout\) # (\U0|address_range~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range~7_combout\,
	datab => \U0|address_range~5_combout\,
	datac => \U0|address_range~4_combout\,
	datad => \U0|address_range~6_combout\,
	combout => \U0|address_range~8_combout\);

-- Location: LCCOMB_X22_Y18_N30
\U0|address_range[15]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range[15]~12_combout\ = (\U0|address_range~9_combout\ & ((\U0|last_address\(15)))) # (!\U0|address_range~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range~9_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4_combout\,
	datac => \U0|last_address\(15),
	combout => \U0|address_range[15]~12_combout\);

-- Location: LCCOMB_X22_Y18_N6
\U0|LessThan4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|LessThan4~0_combout\ = (\U0|address_range~9_combout\ & (((\U0|last_address\(11))))) # (!\U0|address_range~9_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range~9_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\,
	datac => \U0|last_address\(11),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\,
	combout => \U0|LessThan4~0_combout\);

-- Location: LCFF_X22_Y16_N11
\U0|CPU|CONTROL_BLOCK|curr_state.PICK_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\);

-- Location: LCCOMB_X23_Y21_N12
\U0|cpu_reset_n~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_reset_n~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	combout => \U0|cpu_reset_n~0_combout\);

-- Location: LCCOMB_X29_Y16_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\);

-- Location: LCCOMB_X27_Y20_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\);

-- Location: LCCOMB_X25_Y14_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\);

-- Location: LCCOMB_X28_Y19_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13_combout\);

-- Location: LCCOMB_X27_Y14_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1_combout\);

-- Location: LCCOMB_X27_Y15_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\);

-- Location: LCCOMB_X27_Y16_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\);

-- Location: LCCOMB_X25_Y16_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\);

-- Location: LCCOMB_X27_Y17_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\);

-- Location: LCCOMB_X28_Y16_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4_combout\);

-- Location: LCCOMB_X29_Y17_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\);

-- Location: LCCOMB_X29_Y17_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\);

-- Location: LCCOMB_X30_Y16_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\);

-- Location: LCCOMB_X30_Y16_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\);

-- Location: LCCOMB_X28_Y18_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ & (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~16_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\);

-- Location: LCCOMB_X32_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\);

-- Location: LCCOMB_X32_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\);

-- Location: LCCOMB_X30_Y17_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\);

-- Location: LCCOMB_X29_Y17_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\);

-- Location: LCCOMB_X30_Y17_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\);

-- Location: LCCOMB_X30_Y17_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~15_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\);

-- Location: LCCOMB_X31_Y18_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~28_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\);

-- Location: LCCOMB_X31_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\);

-- Location: LCCOMB_X30_Y16_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\);

-- Location: LCCOMB_X30_Y16_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\);

-- Location: LCCOMB_X31_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\ & \U0|CPU|CONTROL_BLOCK|WideOr6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~7_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8_combout\);

-- Location: LCCOMB_X30_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8_combout\) # (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~8_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\);

-- Location: LCCOMB_X24_Y16_N22
\U0|CPU|CONTROL_BLOCK|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~1_combout\ = (!\U0|cpu_readdata[11]~11_combout\ & (\U0|cpu_readdata[15]~15_combout\ & !\U0|cpu_readdata[13]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|cpu_readdata[11]~11_combout\,
	datac => \U0|cpu_readdata[15]~15_combout\,
	datad => \U0|cpu_readdata[13]~7_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y16_N10
\U0|CPU|CONTROL_BLOCK|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~2_combout\ = (!\U0|cpu_readdata[14]~13_combout\ & (!\U0|cpu_readdata[12]~5_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[14]~13_combout\,
	datac => \U0|cpu_readdata[12]~5_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~1_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~2_combout\);

-- Location: LCCOMB_X24_Y16_N0
\U0|CPU|CONTROL_BLOCK|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~5_combout\ = (\U0|cpu_readdata[10]~9_combout\) # ((\U0|cpu_readdata[8]~23_combout\) # ((\U0|cpu_readdata[9]~21_combout\) # (\U0|cpu_readdata[7]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[10]~9_combout\,
	datab => \U0|cpu_readdata[8]~23_combout\,
	datac => \U0|cpu_readdata[9]~21_combout\,
	datad => \U0|cpu_readdata[7]~17_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~5_combout\);

-- Location: LCCOMB_X24_Y16_N8
\U0|CPU|CONTROL_BLOCK|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~6_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (((\U0|CPU|CONTROL_BLOCK|Equal0~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7)) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7),
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8),
	datac => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~5_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~6_combout\);

-- Location: LCCOMB_X28_Y20_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\) # (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12) & (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y20_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\ 
-- & (\U0|cpu_readdata[12]~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[12]~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12),
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\);

-- Location: LCCOMB_X23_Y19_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\U0|cpu_readdata[11]~11_combout\))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|cpu_readdata[11]~11_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\);

-- Location: LCCOMB_X23_Y19_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11)) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\ 
-- & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11) & (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux4~1_combout\);

-- Location: LCCOMB_X28_Y20_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\);

-- Location: LCCOMB_X28_Y20_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\ & 
-- ((\U0|cpu_readdata[10]~9_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~0_combout\,
	datad => \U0|cpu_readdata[10]~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\);

-- Location: LCCOMB_X25_Y19_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- (\U0|cpu_readdata[9]~21_combout\)) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|cpu_readdata[9]~21_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\);

-- Location: LCCOMB_X25_Y19_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\);

-- Location: LCCOMB_X23_Y18_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\U0|cpu_readdata[7]~17_combout\))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|cpu_readdata[7]~17_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y21_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\U0|cpu_readdata[5]~33_combout\))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|cpu_readdata[5]~33_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\);

-- Location: LCCOMB_X23_Y20_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\U0|cpu_readdata[1]~29_combout\))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datad => \U0|cpu_readdata[1]~29_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\);

-- Location: LCCOMB_X23_Y20_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\);

-- Location: LCCOMB_X23_Y20_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux14~2_combout\);

-- Location: LCCOMB_X25_Y20_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- (\U0|cpu_readdata[13]~7_combout\)) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|cpu_readdata[13]~7_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\);

-- Location: LCCOMB_X25_Y20_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13)))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13),
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\);

-- Location: LCCOMB_X25_Y20_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\);

-- Location: LCCOMB_X25_Y20_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\ 
-- & (\U0|cpu_readdata[14]~13_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[14]~13_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14),
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\);

-- Location: LCCOMB_X23_Y15_N30
\U0|CPU|CONTROL_BLOCK|next_state.RESET~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~0_combout\);

-- Location: LCCOMB_X22_Y16_N10
\U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\ = (!\U0|cpu_reset_n~6_combout\ & \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|cpu_reset_n~6_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.PICK_1~0_combout\);

-- Location: LCCOMB_X32_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~9_combout\);

-- Location: LCCOMB_X31_Y18_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\ & (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~10_combout\);

-- Location: LCCOMB_X23_Y15_N6
\U0|CPU|CONTROL_BLOCK|Equal22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal22~2_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[4]~35_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	datab => \U0|cpu_readdata[4]~35_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal22~2_combout\);

-- Location: LCCOMB_X30_Y16_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ $ (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001001111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11_combout\);

-- Location: LCCOMB_X30_Y16_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~11_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux2~12_combout\);

-- Location: LCCOMB_X27_Y18_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & !\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ $ 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8_combout\);

-- Location: LCCOMB_X32_Y18_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ $ (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9)) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8_combout\);

-- Location: LCCOMB_X32_Y18_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~9_combout\);

-- Location: LCCOMB_X30_Y16_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ $ (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8_combout\);

-- Location: LCCOMB_X30_Y16_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~9_combout\);

-- Location: LCCOMB_X29_Y17_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)) # (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9_combout\);

-- Location: LCCOMB_X29_Y17_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~10_combout\);

-- Location: LCCOMB_X12_Y8_N2
\readdata[12]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(12) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(12)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => readdata(12),
	datac => \SW~combout\(12),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(12));

-- Location: LCCOMB_X14_Y5_N28
\readdata[13]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(13) = (\readdata~1_combout\ & (\SW~combout\(13))) # (!\readdata~1_combout\ & ((readdata(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(13),
	datac => readdata(13),
	datad => \readdata~1_combout\,
	combout => readdata(13));

-- Location: LCCOMB_X14_Y28_N18
\readdata[10]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(10) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(10)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => readdata(10),
	datac => \SW~combout\(10),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(10));

-- Location: LCCOMB_X29_Y34_N0
\readdata[7]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(7) = (GLOBAL(\readdata~1clkctrl_outclk\) & (\SW~combout\(7))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & ((readdata(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(7),
	datac => \readdata~1clkctrl_outclk\,
	datad => readdata(7),
	combout => readdata(7));

-- Location: LCCOMB_X22_Y34_N0
\readdata[9]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(9) = (GLOBAL(\readdata~1clkctrl_outclk\) & (\SW~combout\(9))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & ((readdata(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(9),
	datac => \readdata~1clkctrl_outclk\,
	datad => readdata(9),
	combout => readdata(9));

-- Location: LCCOMB_X19_Y28_N0
\readdata[8]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(8) = (GLOBAL(\readdata~1clkctrl_outclk\) & (\SW~combout\(8))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & ((readdata(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(8),
	datac => \readdata~1clkctrl_outclk\,
	datad => readdata(8),
	combout => readdata(8));

-- Location: LCCOMB_X64_Y19_N0
\readdata[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(2) = (GLOBAL(\readdata~1clkctrl_outclk\) & (\SW~combout\(2))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & ((readdata(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(2),
	datac => \readdata~1clkctrl_outclk\,
	datad => readdata(2),
	combout => readdata(2));

-- Location: LCCOMB_X61_Y23_N0
\readdata[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(0) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(0)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => readdata(0),
	datac => \SW~combout\(0),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(0));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(12),
	combout => \SW~combout\(12));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(13),
	combout => \SW~combout\(13));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(10),
	combout => \SW~combout\(10));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(14),
	combout => \SW~combout\(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(15),
	combout => \SW~combout\(15));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(7),
	combout => \SW~combout\(7));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(9),
	combout => \SW~combout\(9));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(8),
	combout => \SW~combout\(8));

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(2),
	combout => \SW~combout\(2));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(0),
	combout => \SW~combout\(0));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\CLOCK_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_CLOCK_50,
	combout => \CLOCK_50~combout\);

-- Location: CLKCTRL_G2
\CLOCK_50~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~clkctrl_outclk\);

-- Location: LCCOMB_X22_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ = \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\ = CARRY(\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\);

-- Location: LCCOMB_X22_Y16_N4
\U0|address_range~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range~3_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ & \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \U0|address_range~3_combout\);

-- Location: LCCOMB_X22_Y16_N30
\U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & !\U0|cpu_reset_n~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \U0|cpu_reset_n~6_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\);

-- Location: LCFF_X22_Y16_N31
\U0|CPU|CONTROL_BLOCK|curr_state.STORE_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.STORE_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\);

-- Location: LCCOMB_X22_Y16_N0
\U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\ & !\U0|cpu_reset_n~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	datac => \U0|cpu_reset_n~6_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\);

-- Location: LCFF_X22_Y16_N1
\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.LOAD_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\);

-- Location: LCCOMB_X22_Y16_N18
\U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ & !\U0|cpu_reset_n~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datac => \U0|cpu_reset_n~6_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\);

-- Location: LCFF_X22_Y16_N19
\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.SWAP_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\);

-- Location: LCCOMB_X22_Y16_N28
\U0|CPU|CONTROL_BLOCK|WideNor7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_1~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(5),
	combout => \SW~combout\(5));

-- Location: LCCOMB_X24_Y15_N10
\U0|CPU|CONTROL_BLOCK|Equal4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal4~9_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((!\U0|cpu_readdata[1]~29_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datac => \U0|cpu_readdata[1]~29_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal4~9_combout\);

-- Location: LCCOMB_X24_Y18_N18
\U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal4~9_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal4~9_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\);

-- Location: LCFF_X24_Y18_N19
\U0|CPU|CONTROL_BLOCK|curr_state.BRANCH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.BRANCH~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\);

-- Location: LCCOMB_X23_Y16_N8
\U0|CPU|CONTROL_BLOCK|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\);

-- Location: LCCOMB_X24_Y18_N28
\U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal0~9_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\);

-- Location: LCFF_X24_Y18_N29
\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.LOAD_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\);

-- Location: LCCOMB_X22_Y16_N16
\U0|CPU|CONTROL_BLOCK|WideNor0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\) # (((\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\)) # (!\U0|address_range~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datab => \U0|address_range~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\KEY[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_KEY(0),
	combout => \KEY~combout\(0));

-- Location: LCFF_X21_Y18_N25
\U0|last_address[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(12));

-- Location: LCCOMB_X22_Y18_N18
\U0|address_range[12]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range[12]~13_combout\ = (\U0|address_range~9_combout\ & ((\U0|last_address\(12)))) # (!\U0|address_range~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	datac => \U0|address_range~9_combout\,
	datad => \U0|last_address\(12),
	combout => \U0|address_range[12]~13_combout\);

-- Location: LCFF_X22_Y18_N5
\U0|last_address[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(14));

-- Location: LCCOMB_X22_Y18_N4
\U0|address_range[14]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range[14]~11_combout\ = (\U0|address_range~9_combout\ & ((\U0|last_address\(14)))) # (!\U0|address_range~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range~9_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\,
	datac => \U0|last_address\(14),
	combout => \U0|address_range[14]~11_combout\);

-- Location: LCCOMB_X22_Y18_N8
\U0|cpu_readdata~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata~36_combout\ = (\U0|address_range[15]~12_combout\ & (!\U0|address_range[12]~13_combout\ & (!\U0|address_range[14]~11_combout\ & !\U0|address_range[13]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range[15]~12_combout\,
	datab => \U0|address_range[12]~13_combout\,
	datac => \U0|address_range[14]~11_combout\,
	datad => \U0|address_range[13]~10_combout\,
	combout => \U0|cpu_readdata~36_combout\);

-- Location: LCCOMB_X24_Y18_N16
\U0|CPU|CONTROL_BLOCK|WideOr18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr18~combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\);

-- Location: LCFF_X29_Y16_N7
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[0]~31_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0));

-- Location: LCFF_X29_Y19_N7
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[2]~27_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2));

-- Location: LCCOMB_X24_Y15_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[2]~27_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	datad => \U0|cpu_readdata[2]~27_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\);

-- Location: LCCOMB_X24_Y15_N0
\U0|CPU|CONTROL_BLOCK|Equal3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[1]~29_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datac => \U0|cpu_readdata[1]~29_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\);

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(3),
	combout => \SW~combout\(3));

-- Location: LCCOMB_X25_Y7_N0
\readdata[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(3) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(3)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => readdata(3),
	datac => \SW~combout\(3),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(3));

-- Location: LCCOMB_X25_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux15~0_combout\);

-- Location: LCCOMB_X23_Y17_N16
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ $ (VCC))) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & 
-- (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\);

-- Location: LCCOMB_X9_Y8_N16
\readdata[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(15) = (GLOBAL(\readdata~1clkctrl_outclk\) & (\SW~combout\(15))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & ((readdata(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(15),
	datac => readdata(15),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(15));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(17),
	combout => \SW~combout\(17));

-- Location: LCCOMB_X23_Y18_N20
\U0|CPU|CONTROL_BLOCK|Selector2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\) # (!\SW~combout\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datac => \SW~combout\(17),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\);

-- Location: LCCOMB_X23_Y17_N18
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\ & VCC)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\)))) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\) # (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~1\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~3\);

-- Location: LCCOMB_X24_Y17_N20
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~1_combout\);

-- Location: LCCOMB_X22_Y17_N2
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\) # (GND))))) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\))))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\);

-- Location: LCCOMB_X22_Y17_N20
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\ = \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ $ (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\);

-- Location: LCFF_X22_Y17_N3
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1));

-- Location: LCCOMB_X22_Y17_N4
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[1]~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\);

-- Location: LCFF_X22_Y17_N5
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2));

-- Location: LCCOMB_X23_Y17_N4
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ $ (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[9]~3\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~5\);

-- Location: LCCOMB_X24_Y17_N22
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~4_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[10]~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~2_combout\);

-- Location: LCCOMB_X22_Y17_N6
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\ & VCC)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\))))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\)) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[2]~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\);

-- Location: LCFF_X22_Y17_N7
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~14_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3));

-- Location: LCCOMB_X23_Y17_N22
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\)) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~5\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\);

-- Location: LCCOMB_X24_Y17_N24
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[11]~6_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~3_combout\);

-- Location: LCCOMB_X23_Y17_N24
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) $ (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & ((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~7\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\);

-- Location: LCCOMB_X24_Y17_N26
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[12]~8_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~8_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~4_combout\);

-- Location: LCCOMB_X23_Y17_N26
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\ & VCC)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\)))) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & ((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\) # (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\);

-- Location: LCCOMB_X24_Y17_N28
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[13]~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~10_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~5_combout\);

-- Location: LCCOMB_X23_Y17_N28
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) $ (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & ((\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\);

-- Location: LCCOMB_X24_Y17_N14
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[14]~12_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~12_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~6_combout\);

-- Location: LCCOMB_X22_Y17_N8
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[3]~15\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~17\);

-- Location: LCFF_X22_Y17_N9
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4));

-- Location: LCCOMB_X22_Y17_N12
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6) & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[5]~19\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\);

-- Location: LCFF_X22_Y17_N13
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6));

-- Location: LCCOMB_X22_Y17_N14
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ = \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7) $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\ $ 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[6]~21\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\);

-- Location: LCFF_X22_Y17_N15
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7));

-- Location: LCCOMB_X23_Y17_N30
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\ = \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\ $ (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	cin => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\);

-- Location: LCCOMB_X24_Y17_N8
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[15]~14_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~14_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~7_combout\);

-- Location: LCCOMB_X23_Y15_N14
\U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ & \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\);

-- Location: LCFF_X23_Y15_N15
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_GREATER~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\);

-- Location: LCCOMB_X23_Y15_N20
\U0|CPU|CONTROL_BLOCK|Equal15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal15~7_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((!\U0|cpu_readdata[4]~35_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	datab => \U0|cpu_readdata[4]~35_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal15~7_combout\);

-- Location: LCCOMB_X24_Y15_N4
\U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal15~7_combout\ & 
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal15~7_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\);

-- Location: LCFF_X24_Y15_N5
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_INC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\);

-- Location: LCCOMB_X25_Y15_N30
\U0|CPU|CONTROL_BLOCK|Equal15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((!\U0|cpu_readdata[2]~27_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	datab => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \U0|cpu_readdata[2]~27_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\);

-- Location: LCCOMB_X24_Y15_N16
\U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\);

-- Location: LCFF_X24_Y15_N17
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_ADD~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\);

-- Location: LCCOMB_X25_Y15_N14
\U0|CPU|CONTROL_BLOCK|WideOr9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr9~3_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\ & 
-- !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ADD~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr9~3_combout\);

-- Location: LCCOMB_X23_Y15_N8
\U0|CPU|CONTROL_BLOCK|Equal4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[3]~25_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	datac => \U0|cpu_readdata[3]~25_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\);

-- Location: LCCOMB_X23_Y15_N28
\U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\);

-- Location: LCFF_X23_Y15_N29
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_EQUAL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\);

-- Location: LCCOMB_X25_Y15_N24
\U0|CPU|CONTROL_BLOCK|WideOr9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~3_combout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~3_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\);

-- Location: LCCOMB_X23_Y16_N6
\U0|CPU|CONTROL_BLOCK|Equal20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal23~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal23~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\);

-- Location: LCCOMB_X23_Y15_N26
\U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal20~0_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\);

-- Location: LCFF_X23_Y15_N27
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SUB~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\);

-- Location: LCCOMB_X22_Y16_N22
\U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\);

-- Location: LCFF_X22_Y16_N23
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_LESS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\);

-- Location: LCCOMB_X25_Y15_N22
\U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal7~2_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\);

-- Location: LCFF_X25_Y15_N23
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_NOT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\);

-- Location: LCCOMB_X25_Y15_N10
\U0|CPU|CONTROL_BLOCK|WideOr9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\);

-- Location: LCCOMB_X28_Y15_N24
\U0|CPU|CONTROL_BLOCK|WideOr9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\ & \U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\);

-- Location: LCCOMB_X24_Y16_N16
\U0|CPU|CONTROL_BLOCK|Equal27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\);

-- Location: LCCOMB_X24_Y15_N6
\U0|CPU|CONTROL_BLOCK|Equal26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal26~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal27~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal26~0_combout\);

-- Location: LCCOMB_X24_Y15_N24
\U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~2_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\ & (!\U0|cpu_reset_n~6_combout\ & (\U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\ & \U0|CPU|CONTROL_BLOCK|Equal26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	datab => \U0|cpu_reset_n~6_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal26~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~2_combout\);

-- Location: LCFF_X24_Y15_N25
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAR~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\);

-- Location: LCCOMB_X25_Y15_N26
\U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal4~9_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal15~6_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal4~9_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal15~6_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\);

-- Location: LCFF_X25_Y15_N27
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SAL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\);

-- Location: LCCOMB_X25_Y15_N12
\U0|CPU|CONTROL_BLOCK|WideOr7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr7~1_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr7~1_combout\);

-- Location: LCCOMB_X23_Y15_N10
\U0|CPU|CONTROL_BLOCK|Equal7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal7~3_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal7~2_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((!\U0|cpu_readdata[3]~25_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	datac => \U0|cpu_readdata[3]~25_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal7~3_combout\);

-- Location: LCCOMB_X22_Y16_N12
\U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal7~3_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal7~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\);

-- Location: LCFF_X22_Y16_N13
\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.PICK_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\);

-- Location: LCCOMB_X23_Y16_N22
\U0|CPU|CONTROL_BLOCK|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~10_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal0~9_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~10_combout\);

-- Location: LCCOMB_X23_Y16_N12
\U0|CPU|CONTROL_BLOCK|next_state.DECODE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\ = (!\U0|cpu_reset_n~6_combout\ & (((!\U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~10_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	datac => \U0|cpu_reset_n~6_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~10_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\);

-- Location: LCFF_X23_Y16_N13
\U0|CPU|CONTROL_BLOCK|curr_state.DECODE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.DECODE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.DECODE~regout\);

-- Location: LCCOMB_X25_Y16_N16
\U0|CPU|CONTROL_BLOCK|WideNor3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideNor3~1_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.DECODE~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.DECODE~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideNor3~1_combout\);

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(6),
	combout => \SW~combout\(6));

-- Location: LCCOMB_X24_Y28_N0
\readdata[6]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(6) = (GLOBAL(\readdata~1clkctrl_outclk\) & (\SW~combout\(6))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & ((readdata(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW~combout\(6),
	datac => \readdata~1clkctrl_outclk\,
	datad => readdata(6),
	combout => readdata(6));

-- Location: LCCOMB_X25_Y16_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\) # 
-- (\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15_combout\);

-- Location: LCCOMB_X25_Y16_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8_combout\);

-- Location: LCCOMB_X25_Y16_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15_combout\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~15_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(11),
	combout => \SW~combout\(11));

-- Location: LCCOMB_X14_Y28_N12
\readdata[11]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(11) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(11)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => readdata(11),
	datac => \SW~combout\(11),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(11));

-- Location: LCCOMB_X23_Y19_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\U0|cpu_readdata[3]~25_combout\))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|cpu_readdata[3]~25_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\);

-- Location: LCCOMB_X23_Y19_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\);

-- Location: LCCOMB_X24_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~2_combout\);

-- Location: LCCOMB_X24_Y20_N2
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\) # (GND))))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ = CARRY(((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[1]~16\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\);

-- Location: LCCOMB_X24_Y20_N4
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\ = (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ & ((((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux12~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~18\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\);

-- Location: LCCOMB_X22_Y16_N2
\U0|CPU|CONTROL_BLOCK|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Selector1~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_0~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|Selector1~0_combout\);

-- Location: LCCOMB_X24_Y18_N30
\U0|CPU|CONTROL_BLOCK|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\ = (((\U0|CPU|CONTROL_BLOCK|Selector1~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|Selector1~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\);

-- Location: LCFF_X24_Y20_N5
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~19_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3));

-- Location: LCCOMB_X25_Y19_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(3),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux12~0_combout\);

-- Location: LCCOMB_X23_Y19_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\);

-- Location: LCCOMB_X23_Y19_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\ 
-- & ((\U0|cpu_readdata[4]~35_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4),
	datac => \U0|cpu_readdata[4]~35_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\);

-- Location: LCCOMB_X24_Y20_N6
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\) # (GND))))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ = CARRY(((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux11~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[3]~20\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\);

-- Location: LCFF_X24_Y20_N7
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~21_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4));

-- Location: LCCOMB_X23_Y19_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(4),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux11~0_combout\);

-- Location: LCFF_X28_Y20_N1
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[5]~33_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5));

-- Location: LCCOMB_X27_Y21_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5)) # ((!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5) & \U0|CPU|CONTROL_BLOCK|WideOr15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5),
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\);

-- Location: LCCOMB_X24_Y20_N8
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\ = (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ & ((((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux10~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[4]~22\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\);

-- Location: LCFF_X24_Y20_N9
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~23_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5));

-- Location: LCFF_X27_Y20_N17
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[13]~7_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13));

-- Location: LCCOMB_X23_Y15_N16
\U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal7~2_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\);

-- Location: LCFF_X23_Y15_N17
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_OR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\);

-- Location: LCCOMB_X25_Y15_N4
\U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal2~4_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal2~4_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\);

-- Location: LCFF_X25_Y15_N5
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_AND~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\);

-- Location: LCCOMB_X22_Y15_N0
\U0|CPU|CONTROL_BLOCK|WideOr8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SUB~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_EQUAL~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\);

-- Location: LCCOMB_X30_Y16_N8
\U0|CPU|CONTROL_BLOCK|WideOr8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ = ((\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\);

-- Location: LCCOMB_X25_Y18_N20
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\);

-- Location: LCCOMB_X24_Y15_N26
\U0|CPU|CONTROL_BLOCK|next_state.TO_R~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal7~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal2~4_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\);

-- Location: LCFF_X24_Y15_N27
\U0|CPU|CONTROL_BLOCK|curr_state.TO_R\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.TO_R~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.TO_R~regout\);

-- Location: LCCOMB_X23_Y15_N0
\U0|CPU|CONTROL_BLOCK|next_state.DROP~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.DROP~0_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.DROP~0_combout\);

-- Location: LCFF_X23_Y15_N1
\U0|CPU|CONTROL_BLOCK|curr_state.DROP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.DROP~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.DROP~regout\);

-- Location: LCCOMB_X23_Y15_N12
\U0|CPU|CONTROL_BLOCK|WideOr2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr2~1_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.TO_R~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.DROP~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.TO_R~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.DROP~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr2~1_combout\);

-- Location: LCCOMB_X22_Y16_N14
\U0|CPU|CONTROL_BLOCK|WideOr2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\ = ((\U0|CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr2~1_combout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\))) # (!\U0|address_range~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range~3_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_1~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr2~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\);

-- Location: LCCOMB_X23_Y21_N2
\U0|CPU|CONTROL_BLOCK|WideOr2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\);

-- Location: LCCOMB_X24_Y21_N0
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\ = \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\ = CARRY(\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\);

-- Location: LCCOMB_X25_Y15_N16
\U0|CPU|CONTROL_BLOCK|next_state.DUP~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.DUP~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.DUP~0_combout\);

-- Location: LCFF_X25_Y15_N17
\U0|CPU|CONTROL_BLOCK|curr_state.DUP\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.DUP~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.DUP~regout\);

-- Location: LCCOMB_X25_Y16_N0
\U0|CPU|CONTROL_BLOCK|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr3~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\) # (((\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\)) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr3~0_combout\);

-- Location: LCCOMB_X25_Y17_N26
\U0|CPU|CONTROL_BLOCK|WideOr3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr3~combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.DUP~regout\) # (\U0|CPU|CONTROL_BLOCK|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.DUP~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr3~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\);

-- Location: LCCOMB_X24_Y21_N16
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & (\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ $ (VCC))) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & 
-- (\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & \U0|CPU|CONTROL_BLOCK|WideOr3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\);

-- Location: LCCOMB_X25_Y21_N8
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\);

-- Location: LCCOMB_X25_Y21_N12
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ $ (VCC))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux7~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~0_combout\,
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~0_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\);

-- Location: LCCOMB_X23_Y21_N14
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\ = \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) $ (VCC)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\ = CARRY(\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\);

-- Location: LCCOMB_X23_Y21_N10
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\);

-- Location: LCCOMB_X23_Y21_N4
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\ = \U0|CPU|CONTROL_BLOCK|WideOr3~combout\ $ (((\U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr2~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr2~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\);

-- Location: LCFF_X23_Y21_N15
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0));

-- Location: LCCOMB_X23_Y21_N16
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\ & VCC)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[0]~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\);

-- Location: LCFF_X23_Y21_N17
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~10_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1));

-- Location: LCCOMB_X24_Y21_N18
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~1\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~3\);

-- Location: LCCOMB_X24_Y21_N2
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\) # (GND)))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(1),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[8]~1\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\);

-- Location: LCCOMB_X25_Y21_N2
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\);

-- Location: LCCOMB_X25_Y21_N14
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux6~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[0]~1\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~2_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\);

-- Location: LCCOMB_X23_Y21_N18
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & 
-- !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[1]~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~13\);

-- Location: LCFF_X23_Y21_N19
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[2]~12_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2));

-- Location: LCCOMB_X24_Y21_N4
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ $ (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[9]~3\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\);

-- Location: LCCOMB_X25_Y21_N4
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~4_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\);

-- Location: LCCOMB_X25_Y21_N16
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux5~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[1]~3\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~4_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\);

-- Location: LCCOMB_X24_Y21_N6
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\) # (GND)))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[10]~5\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\);

-- Location: LCCOMB_X24_Y21_N22
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\ & VCC)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\)))) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3) & ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\) # (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~5\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\);

-- Location: LCCOMB_X25_Y21_N30
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\);

-- Location: LCCOMB_X25_Y21_N18
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux4~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~3_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[2]~5\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~6_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\);

-- Location: LCCOMB_X23_Y21_N22
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) $ (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ $ 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[3]~15\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\);

-- Location: LCFF_X23_Y21_N23
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~16_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4));

-- Location: LCCOMB_X24_Y21_N24
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) $ (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ 
-- & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~7\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~9\);

-- Location: LCCOMB_X24_Y21_N8
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ $ (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(4),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[11]~7\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~9\);

-- Location: LCCOMB_X25_Y21_N0
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~8_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[12]~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\);

-- Location: LCCOMB_X25_Y21_N20
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux3~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~4_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[3]~7\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\);

-- Location: LCCOMB_X25_Y17_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\ & \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\);

-- Location: LCCOMB_X25_Y21_N22
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\)))) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux2~0_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[4]~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\);

-- Location: LCCOMB_X23_Y21_N24
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\ & VCC)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\))))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & ((\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[4]~17\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\);

-- Location: LCCOMB_X23_Y21_N26
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) $ (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ $ 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & ((!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~19\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\);

-- Location: LCFF_X23_Y21_N27
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~20_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6));

-- Location: LCFF_X23_Y21_N25
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[5]~18_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5));

-- Location: LCCOMB_X24_Y21_N28
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) $ (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\ = CARRY((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6)) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\))) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\);

-- Location: LCCOMB_X24_Y21_N12
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\ = (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ $ (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6) & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[13]~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\);

-- Location: LCCOMB_X25_Y21_N28
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~12_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~12_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\);

-- Location: LCCOMB_X25_Y21_N24
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\ & !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux1~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~6_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[5]~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\);

-- Location: LCCOMB_X23_Y21_N28
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\ = \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7) $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\ $ 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[6]~21\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\);

-- Location: LCFF_X23_Y21_N29
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state[7]~22_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|reset_sig~combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7));

-- Location: LCCOMB_X24_Y21_N30
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\ = \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7) $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\ $ (\U0|CPU|CONTROL_BLOCK|WideOr3~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\);

-- Location: LCCOMB_X24_Y21_N14
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\ = \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[14]~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\);

-- Location: LCCOMB_X25_Y21_N6
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add0~14_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|address_mux_in[15]~14_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\);

-- Location: LCCOMB_X25_Y21_N26
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\ = \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\ $ (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_OFFSET|Mux0~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|Add1~7_combout\,
	cin => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[6]~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|final_address_sig[7]~14_combout\);

-- Location: LCCOMB_X27_Y17_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux14~0_combout\);

-- Location: LCCOMB_X25_Y19_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux13~0_combout\);

-- Location: LCCOMB_X27_Y20_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux12~0_combout\);

-- Location: LCCOMB_X25_Y16_N6
\U0|CPU|CONTROL_BLOCK|WideNor3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.DUP~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.DUP~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\);

-- Location: LCCOMB_X25_Y16_N14
\U0|CPU|CONTROL_BLOCK|WideOr12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr12~combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\) # ((\U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\) # (\U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\);

-- Location: LCCOMB_X27_Y19_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\);

-- Location: LCCOMB_X23_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\);

-- Location: LCCOMB_X24_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2_combout\);

-- Location: LCFF_X25_Y20_N21
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[8]~23_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8));

-- Location: LCCOMB_X24_Y20_N10
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\) # (GND))))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ = CARRY(((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[5]~24\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\);

-- Location: LCCOMB_X24_Y20_N12
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\ = (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ & ((((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~26\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\);

-- Location: LCCOMB_X24_Y20_N14
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\) # (GND))))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ = CARRY(((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~28\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\);

-- Location: LCFF_X24_Y20_N15
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~29_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8));

-- Location: LCCOMB_X25_Y20_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\);

-- Location: LCCOMB_X25_Y20_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\ & 
-- (\U0|cpu_readdata[8]~23_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[8]~23_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\);

-- Location: LCCOMB_X24_Y19_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux9~0_combout\);

-- Location: LCCOMB_X27_Y20_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux8~0_combout\);

-- Location: LCCOMB_X25_Y20_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux7~0_combout\);

-- Location: LCCOMB_X28_Y17_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\)))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~23\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~23\);

-- Location: LCCOMB_X28_Y17_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~23\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~23\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~23\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\);

-- Location: LCCOMB_X30_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\) # (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~24_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\);

-- Location: LCCOMB_X30_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\);

-- Location: LCCOMB_X30_Y18_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~3_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\);

-- Location: LCCOMB_X30_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~7_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8_combout\);

-- Location: LCFF_X30_Y18_N19
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12));

-- Location: LCCOMB_X24_Y20_N16
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\ = (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ & ((((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux6~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[8]~30\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\);

-- Location: LCCOMB_X24_Y20_N18
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ & (((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ & 
-- ((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\ = CARRY(((!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\ & \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux5~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~32\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~34\);

-- Location: LCCOMB_X24_Y20_N22
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ & (((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ & 
-- ((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ = CARRY(((!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\ & \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux3~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[11]~36\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\);

-- Location: LCFF_X24_Y20_N23
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~37_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12));

-- Location: LCCOMB_X28_Y20_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(12),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux3~0_combout\);

-- Location: LCCOMB_X24_Y20_N24
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\ = (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ & ((((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\ = CARRY((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000001011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux2~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[12]~38\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\);

-- Location: LCFF_X24_Y20_N25
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~39_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13));

-- Location: LCCOMB_X24_Y18_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(13),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux2~0_combout\);

-- Location: LCCOMB_X25_Y20_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux1~0_combout\);

-- Location: M4K_X26_Y18
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~0_combout\,
	clk0 => \CLOCK_50~combout\,
	portadatain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y17_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- ((\U0|cpu_readdata[15]~15_combout\))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|cpu_readdata[15]~15_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\);

-- Location: LCCOMB_X24_Y17_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15)))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15),
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\);

-- Location: LCCOMB_X23_Y20_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\);

-- Location: LCCOMB_X24_Y20_N26
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ & (((!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ & 
-- ((\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\) # (GND))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\))))
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42\ = CARRY(((!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\ & \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)) # (!\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux1~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[13]~40\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42\);

-- Location: LCCOMB_X24_Y20_N28
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43_combout\ = \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42\ $ (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux0~2_combout\,
	cin => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~42\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43_combout\);

-- Location: LCFF_X24_Y20_N29
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[15]~43_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15));

-- Location: LCCOMB_X3_Y8_N0
\readdata[14]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(14) = (GLOBAL(\readdata~1clkctrl_outclk\) & (\SW~combout\(14))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & ((readdata(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW~combout\(14),
	datac => \readdata~1clkctrl_outclk\,
	datad => readdata(14),
	combout => readdata(14));

-- Location: LCCOMB_X25_Y19_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\);

-- Location: LCCOMB_X22_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\);

-- Location: LCCOMB_X24_Y20_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|cpu_readdata[11]~11_combout\) # (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11) & ((!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11),
	datab => \U0|cpu_readdata[11]~11_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\);

-- Location: LCCOMB_X23_Y19_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11)) # ((!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\ 
-- & (((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\);

-- Location: LCCOMB_X23_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2_combout\);

-- Location: M4K_X13_Y6
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y6_N0
\U0|cpu_readdata[14]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[14]~12_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(14))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(14)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => readdata(14),
	datac => \U0|LessThan4~2_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(14),
	combout => \U0|cpu_readdata[14]~12_combout\);

-- Location: LCCOMB_X27_Y19_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y19_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux4~0_combout\);

-- Location: LCCOMB_X27_Y20_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux3~0_combout\);

-- Location: LCCOMB_X27_Y20_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux2~0_combout\);

-- Location: LCCOMB_X25_Y20_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux1~0_combout\);

-- Location: LCCOMB_X25_Y17_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux0~0_combout\);

-- Location: M4K_X26_Y20
\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 16,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 8,
	port_b_data_width => 16,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|wren_sig~combout\,
	clk0 => \CLOCK_50~clkctrl_outclk\,
	portadatain => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y9
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y12
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y16_N2
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout\ & 
-- (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62~portadataout\)) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~8_combout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a62~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a30~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout\);

-- Location: LCCOMB_X29_Y16_N8
\U0|cpu_readdata[14]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[14]~13_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[14]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[14]~12_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[14]~9_combout\,
	combout => \U0|cpu_readdata[14]~13_combout\);

-- Location: LCCOMB_X29_Y16_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\) # ((\U0|cpu_readdata[14]~13_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ 
-- & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|cpu_readdata[14]~13_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\);

-- Location: LCCOMB_X29_Y16_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14)))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\);

-- Location: LCCOMB_X28_Y17_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\)))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~27\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~25\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~27\);

-- Location: LCCOMB_X28_Y17_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\ = \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) $ (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~29\ $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~29\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\);

-- Location: LCCOMB_X29_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~30_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\);

-- Location: LCCOMB_X24_Y15_N18
\U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal20~0_combout\ & 
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\);

-- Location: LCFF_X24_Y15_N19
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_DEC~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\);

-- Location: LCCOMB_X25_Y15_N0
\U0|CPU|CONTROL_BLOCK|WideOr11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr11~1_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_DEC~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr11~1_combout\);

-- Location: LCCOMB_X22_Y16_N26
\U0|CPU|CONTROL_BLOCK|WideOr11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr11~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.LOAD_1~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr11~0_combout\);

-- Location: LCCOMB_X25_Y16_N4
\U0|CPU|CONTROL_BLOCK|WideOr11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr11~combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\) # (((\U0|CPU|CONTROL_BLOCK|WideOr11~0_combout\) # (\U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr11~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\);

-- Location: LCCOMB_X28_Y19_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\);

-- Location: M4K_X13_Y27
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y27_N8
\U0|cpu_readdata[10]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[10]~8_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(10))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(10)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => readdata(10),
	datab => \U0|LessThan4~2_combout\,
	datac => \U0|cpu_readdata~36_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \U0|cpu_readdata[10]~8_combout\);

-- Location: LCCOMB_X27_Y16_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\);

-- Location: LCFF_X27_Y16_N1
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: M4K_X26_Y29
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y18_N30
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\) # 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & 
-- ((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a10~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a42~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4_combout\);

-- Location: M4K_X13_Y22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y18_N16
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58~portadataout\) 
-- # ((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4_combout\ & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a58~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~4_combout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a26~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5_combout\);

-- Location: LCCOMB_X27_Y18_N8
\U0|cpu_readdata[10]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[10]~9_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[10]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[10]~8_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[10]~5_combout\,
	combout => \U0|cpu_readdata[10]~9_combout\);

-- Location: LCCOMB_X27_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\) # ((\U0|cpu_readdata[10]~9_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ 
-- & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|cpu_readdata[10]~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\);

-- Location: LCCOMB_X28_Y18_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\);

-- Location: LCCOMB_X28_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\) # (GND))))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~17\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\);

-- Location: LCCOMB_X28_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~19\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~21\);

-- Location: LCCOMB_X28_Y18_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~23\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\);

-- Location: LCCOMB_X28_Y18_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\) # (GND))))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~25\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\);

-- Location: LCCOMB_X28_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~27\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~29\);

-- Location: LCCOMB_X29_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\);

-- Location: LCCOMB_X30_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~7_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\);

-- Location: LCCOMB_X27_Y18_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\);

-- Location: LCCOMB_X29_Y16_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & 
-- ((\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\);

-- Location: LCCOMB_X29_Y16_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\);

-- Location: LCCOMB_X29_Y16_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\ & ((\U0|cpu_readdata[0]~31_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~0_combout\,
	datad => \U0|cpu_readdata[0]~31_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\);

-- Location: LCCOMB_X28_Y16_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y17_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\);

-- Location: LCCOMB_X27_Y17_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|cpu_readdata[1]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~1_combout\,
	datad => \U0|cpu_readdata[1]~29_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\);

-- Location: LCCOMB_X29_Y19_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|cpu_readdata[2]~27_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|cpu_readdata[2]~27_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\);

-- Location: LCCOMB_X29_Y19_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2)))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\);

-- Location: LCCOMB_X28_Y16_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\);

-- Location: LCCOMB_X28_Y16_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & 
-- !\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\);

-- Location: LCCOMB_X28_Y16_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\);

-- Location: LCCOMB_X28_Y16_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\) # (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal1~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\);

-- Location: LCCOMB_X30_Y16_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|op_or[15]\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|op_or\(15) = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15)) # (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|op_or\(15));

-- Location: LCCOMB_X30_Y16_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|op_or\(15)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|op_or\(15),
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\);

-- Location: LCCOMB_X30_Y16_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15) & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~10_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\);

-- Location: LCCOMB_X30_Y16_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~11_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\);

-- Location: LCCOMB_X30_Y16_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NOT~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\);

-- Location: LCCOMB_X30_Y16_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~13_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~20_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\);

-- Location: LCCOMB_X30_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~8_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~14_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\);

-- Location: LCFF_X30_Y18_N5
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15));

-- Location: LCCOMB_X25_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(15),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]~feeder_combout\ = \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]~feeder_combout\);

-- Location: LCFF_X32_Y18_N5
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9));

-- Location: LCCOMB_X25_Y19_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y14_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\) # ((\U0|cpu_readdata[8]~23_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ 
-- & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|cpu_readdata[8]~23_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y14_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\);

-- Location: LCCOMB_X29_Y19_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\);

-- Location: LCCOMB_X27_Y15_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|cpu_readdata[6]~19_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datad => \U0|cpu_readdata[6]~19_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\);

-- Location: LCCOMB_X27_Y15_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6)))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\);

-- Location: LCCOMB_X30_Y17_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) $ (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & !\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8_combout\);

-- Location: LCCOMB_X30_Y17_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~8_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9_combout\);

-- Location: LCCOMB_X30_Y17_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\);

-- Location: LCCOMB_X29_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\);

-- Location: LCCOMB_X25_Y15_N2
\U0|CPU|CONTROL_BLOCK|WideOr7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr7~combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\) # ((!\U0|CPU|CONTROL_BLOCK|WideOr7~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_LESS~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_GREATER~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr7~1_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\);

-- Location: LCCOMB_X27_Y20_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\);

-- Location: LCCOMB_X27_Y21_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y21_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\ & ((\U0|cpu_readdata[5]~33_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~0_combout\,
	datad => \U0|cpu_readdata[5]~33_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\);

-- Location: LCCOMB_X30_Y17_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ $ (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6)) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8_combout\);

-- Location: LCCOMB_X30_Y17_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~8_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9_combout\);

-- Location: LCCOMB_X30_Y17_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\);

-- Location: LCCOMB_X30_Y17_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux1~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\);

-- Location: LCCOMB_X28_Y19_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ $ (VCC))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\) # (GND)))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\);

-- Location: LCCOMB_X28_Y19_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\) # (GND))))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~1\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\);

-- Location: LCCOMB_X28_Y19_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~3\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\);

-- Location: LCCOMB_X28_Y19_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\ & VCC)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\) # (GND))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~5\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\);

-- Location: LCCOMB_X28_Y19_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~7\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\);

-- Location: LCCOMB_X28_Y19_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\) # (GND))))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\);

-- Location: LCCOMB_X28_Y19_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) $ (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\);

-- Location: LCCOMB_X28_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ $ (VCC))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\ & VCC))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0) & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => VCC,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\);

-- Location: LCCOMB_X28_Y17_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\)))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~3\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~1\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~3\);

-- Location: LCCOMB_X28_Y17_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~3\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~3\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~3\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~5\);

-- Location: LCCOMB_X28_Y17_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~11\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\ & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~9\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~11\);

-- Location: LCCOMB_X28_Y17_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) $ (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ $ (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~11\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~11\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6) & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~11\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\);

-- Location: LCCOMB_X28_Y19_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~12_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\);

-- Location: LCCOMB_X28_Y19_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\);

-- Location: LCCOMB_X29_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\);

-- Location: LCCOMB_X30_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\);

-- Location: LCFF_X30_Y18_N23
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6));

-- Location: LCCOMB_X28_Y19_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\) # (GND))))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\ & VCC)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~15\);

-- Location: LCCOMB_X28_Y17_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~15\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7) & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~13\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~15\);

-- Location: LCCOMB_X29_Y18_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~14_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\);

-- Location: LCCOMB_X29_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\);

-- Location: LCCOMB_X29_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~3_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\);

-- Location: LCCOMB_X29_Y18_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\);

-- Location: LCFF_X29_Y18_N11
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7));

-- Location: LCCOMB_X28_Y17_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\ = (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\ & VCC)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\)))) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\) # (GND)))))
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~19\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\)) # (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9) & 
-- ((!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~17\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~19\);

-- Location: LCCOMB_X28_Y17_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\ = ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ $ (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) $ (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~19\)))) # (GND)
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\ = CARRY((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~19\))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10) & !\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datad => VCC,
	cin => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~19\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\,
	cout => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~21\);

-- Location: LCCOMB_X29_Y17_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~22_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\);

-- Location: LCCOMB_X29_Y17_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\);

-- Location: LCCOMB_X30_Y18_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~3_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\);

-- Location: LCCOMB_X28_Y15_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\);

-- Location: LCCOMB_X29_Y17_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11)) # (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\);

-- Location: LCCOMB_X29_Y17_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\);

-- Location: LCCOMB_X29_Y17_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\);

-- Location: LCCOMB_X29_Y17_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\);

-- Location: LCCOMB_X30_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\);

-- Location: LCFF_X30_Y18_N3
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11));

-- Location: LCCOMB_X23_Y19_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(11),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(11),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux4~0_combout\);

-- Location: LCCOMB_X25_Y19_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\);

-- Location: M4K_X13_Y34
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y34_N16
\U0|cpu_readdata[9]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[9]~20_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(9))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(9)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => readdata(9),
	datab => \U0|LessThan4~2_combout\,
	datac => \U0|cpu_readdata~36_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(9),
	combout => \U0|cpu_readdata[9]~20_combout\);

-- Location: M4K_X52_Y22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y21
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LCCOMB_X32_Y18_N28
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a9~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a25~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16_combout\);

-- Location: LCCOMB_X32_Y18_N26
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57~portadataout\))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a41~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a57~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~16_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17_combout\);

-- Location: LCCOMB_X32_Y18_N20
\U0|cpu_readdata[9]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[9]~21_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[9]~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[9]~20_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[9]~17_combout\,
	combout => \U0|cpu_readdata[9]~21_combout\);

-- Location: LCCOMB_X30_Y20_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9)) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (((!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & 
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12_combout\);

-- Location: LCCOMB_X32_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12_combout\ & ((\U0|cpu_readdata[9]~21_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~13_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|cpu_readdata[9]~21_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~12_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\);

-- Location: LCCOMB_X27_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ = ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\);

-- Location: LCCOMB_X27_Y18_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~8_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9_combout\);

-- Location: LCCOMB_X27_Y18_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\);

-- Location: LCCOMB_X27_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\);

-- Location: LCCOMB_X27_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~20_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\);

-- Location: LCCOMB_X27_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\);

-- Location: LCCOMB_X27_Y18_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\);

-- Location: LCCOMB_X27_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\);

-- Location: LCFF_X27_Y18_N25
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10));

-- Location: LCFF_X24_Y20_N19
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[10]~33_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10));

-- Location: LCCOMB_X28_Y20_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(10),
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(10),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux5~0_combout\);

-- Location: LCCOMB_X24_Y18_N10
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\);

-- Location: M4K_X13_Y10
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y18_N0
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\);

-- Location: M4K_X26_Y10
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y14_N8
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\) # 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & 
-- !\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a40~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a8~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18_combout\);

-- Location: LCCOMB_X27_Y14_N12
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56~portadataout\) 
-- # ((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18_combout\ & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a56~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a24~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~18_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19_combout\);

-- Location: LCCOMB_X27_Y14_N24
\U0|cpu_readdata[8]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[8]~23_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[8]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[8]~22_combout\,
	datac => \U0|LessThan9~4_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[8]~19_combout\,
	combout => \U0|cpu_readdata[8]~23_combout\);

-- Location: LCCOMB_X25_Y20_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(8),
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\);

-- Location: LCCOMB_X25_Y20_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\ & 
-- ((\U0|cpu_readdata[8]~23_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8),
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|cpu_readdata[8]~23_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux7~1_combout\);

-- Location: LCFF_X24_Y20_N17
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[9]~31_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9));

-- Location: LCCOMB_X25_Y19_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(9),
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(9),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux6~0_combout\);

-- Location: LCCOMB_X27_Y20_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7))))) 
-- # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\);

-- Location: LCCOMB_X27_Y17_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\);

-- Location: LCCOMB_X27_Y17_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\ & (\U0|cpu_readdata[7]~17_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~0_combout\,
	datac => \U0|cpu_readdata[7]~17_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\);

-- Location: LCCOMB_X28_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\) # ((!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\ & 
-- (((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\);

-- Location: LCCOMB_X31_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~3_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\);

-- Location: LCCOMB_X27_Y14_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ $ (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8)) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8_combout\);

-- Location: LCCOMB_X27_Y14_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9_combout\);

-- Location: LCCOMB_X27_Y14_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\ & (((!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\);

-- Location: LCCOMB_X27_Y14_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~12_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux8~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\);

-- Location: LCCOMB_X31_Y18_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\);

-- Location: LCFF_X31_Y18_N21
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8));

-- Location: LCCOMB_X25_Y20_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(8),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(8),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux7~0_combout\);

-- Location: LCCOMB_X27_Y20_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y19_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|cpu_readdata[4]~35_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|cpu_readdata[4]~35_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\);

-- Location: LCCOMB_X27_Y19_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4)))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\);

-- Location: LCCOMB_X31_Y18_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\ & 
-- (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\);

-- Location: LCCOMB_X31_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~3_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\);

-- Location: LCCOMB_X29_Y19_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ = ((!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\);

-- Location: LCCOMB_X30_Y17_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8_combout\);

-- Location: LCCOMB_X30_Y17_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~8_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9_combout\);

-- Location: LCCOMB_X30_Y17_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\);

-- Location: LCCOMB_X30_Y17_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\);

-- Location: LCCOMB_X31_Y18_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\);

-- Location: LCFF_X31_Y18_N29
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4));

-- Location: LCCOMB_X27_Y19_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(4),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux11~0_combout\);

-- Location: M4K_X52_Y25
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y3
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y17_N24
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\) # 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & 
-- !\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a23~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a7~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\);

-- Location: LCCOMB_X27_Y17_N12
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55~portadataout\) 
-- # ((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\ & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a55~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a39~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~12_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\);

-- Location: LCCOMB_X27_Y17_N4
\U0|cpu_readdata[7]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[7]~17_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[7]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[7]~16_combout\,
	datab => \U0|LessThan9~4_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[7]~13_combout\,
	combout => \U0|cpu_readdata[7]~17_combout\);

-- Location: LCFF_X23_Y17_N21
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[7]~17_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7));

-- Location: LCCOMB_X23_Y18_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7)) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7) & (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(7),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux8~1_combout\);

-- Location: LCFF_X24_Y20_N13
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[7]~27_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7));

-- Location: LCCOMB_X23_Y18_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(7),
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(7),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux8~0_combout\);

-- Location: LCCOMB_X23_Y18_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6),
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\);

-- Location: LCCOMB_X23_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6)) # ((!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\ & (((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & \U0|cpu_readdata[6]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datad => \U0|cpu_readdata[6]~19_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux9~1_combout\);

-- Location: LCFF_X24_Y20_N11
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[6]~25_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6));

-- Location: LCCOMB_X23_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux9~0_combout\);

-- Location: LCCOMB_X28_Y19_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(12),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\);

-- Location: M4K_X13_Y12
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y16
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X28_Y16_N6
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\)) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a44~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a12~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0_combout\);

-- Location: LCCOMB_X28_Y16_N28
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a28~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a60~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~0_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1_combout\);

-- Location: LCCOMB_X28_Y16_N14
\U0|cpu_readdata[12]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[12]~5_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[12]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[12]~4_combout\,
	datab => \U0|LessThan9~4_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[12]~1_combout\,
	combout => \U0|cpu_readdata[12]~5_combout\);

-- Location: LCCOMB_X28_Y16_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|cpu_readdata[12]~5_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ 
-- & (((!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|cpu_readdata[12]~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\);

-- Location: LCCOMB_X28_Y16_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux3~2_combout\);

-- Location: LCCOMB_X28_Y18_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[11]~22_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[12]~24_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[14]~28_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\);

-- Location: LCCOMB_X28_Y18_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[7]~14_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[10]~20_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[8]~16_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\);

-- Location: LCCOMB_X28_Y19_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[4]~8_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[6]~12_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\);

-- Location: LCCOMB_X28_Y19_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\);

-- Location: LCCOMB_X28_Y18_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[15]~30_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\);

-- Location: LCCOMB_X28_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\);

-- Location: LCCOMB_X29_Y17_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~26_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\);

-- Location: LCCOMB_X29_Y17_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[13]~26_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\);

-- Location: LCCOMB_X30_Y18_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~3_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\);

-- Location: LCCOMB_X30_Y18_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~6_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\);

-- Location: LCFF_X30_Y18_N27
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13));

-- Location: LCCOMB_X25_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13)) # ((!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\ 
-- & (((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13) & \U0|CPU|CONTROL_BLOCK|WideOr18~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13),
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(13),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\);

-- Location: LCCOMB_X24_Y18_N24
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\);

-- Location: M4K_X52_Y24
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y24
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y20_N6
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\)) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a29~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a13~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout\);

-- Location: LCCOMB_X27_Y20_N2
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61~portadataout\))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a45~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a61~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~2_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout\);

-- Location: LCCOMB_X27_Y20_N24
\U0|cpu_readdata[13]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[13]~7_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[13]~6_combout\,
	datac => \U0|LessThan9~4_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[13]~3_combout\,
	combout => \U0|cpu_readdata[13]~7_combout\);

-- Location: LCCOMB_X27_Y20_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\);

-- Location: LCCOMB_X27_Y20_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\ & ((\U0|cpu_readdata[13]~7_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|cpu_readdata[13]~7_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\);

-- Location: LCCOMB_X28_Y20_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5)) # (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8_combout\);

-- Location: LCCOMB_X29_Y20_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9_combout\);

-- Location: LCCOMB_X29_Y20_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\);

-- Location: LCCOMB_X29_Y20_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux2~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux9~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\);

-- Location: LCCOMB_X29_Y20_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux10~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~10_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\);

-- Location: LCCOMB_X29_Y20_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[5]~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\);

-- Location: LCCOMB_X29_Y20_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~3_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\);

-- Location: LCCOMB_X29_Y20_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\);

-- Location: LCCOMB_X29_Y20_N30
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder_combout\ = \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder_combout\);

-- Location: LCFF_X29_Y20_N31
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5));

-- Location: LCCOMB_X25_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(5),
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(5),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y20_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\);

-- Location: LCCOMB_X27_Y16_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\ & ((\U0|cpu_readdata[3]~25_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~0_combout\,
	datad => \U0|cpu_readdata[3]~25_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\);

-- Location: LCCOMB_X29_Y19_N2
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2)) # (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8_combout\);

-- Location: LCCOMB_X29_Y19_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9_combout\);

-- Location: LCCOMB_X29_Y19_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\);

-- Location: LCCOMB_X29_Y19_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux5~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\);

-- Location: LCCOMB_X29_Y19_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\);

-- Location: LCCOMB_X29_Y19_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[2]~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\);

-- Location: LCCOMB_X29_Y19_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\);

-- Location: LCCOMB_X29_Y19_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\);

-- Location: LCFF_X29_Y19_N1
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux14~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2));

-- Location: LCCOMB_X25_Y19_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2),
	datad => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux13~0_combout\);

-- Location: LCCOMB_X23_Y19_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2_combout\);

-- Location: M4K_X13_Y32
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000820",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y32_N24
\U0|cpu_readdata[11]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[11]~10_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(11))))) # (!\U0|cpu_readdata~36_combout\ & (((readdata(11))) # (!\U0|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|LessThan4~2_combout\,
	datab => \U0|cpu_readdata~36_combout\,
	datac => readdata(11),
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(11),
	combout => \U0|cpu_readdata[11]~10_combout\);

-- Location: M4K_X13_Y20
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y16
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y14
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N20
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a11~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a27~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\);

-- Location: M4K_X52_Y17
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y16_N30
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59~portadataout\))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a43~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~6_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a59~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\);

-- Location: LCCOMB_X24_Y16_N4
\U0|cpu_readdata[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[11]~11_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[11]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[11]~10_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[11]~7_combout\,
	combout => \U0|cpu_readdata[11]~11_combout\);

-- Location: LCCOMB_X25_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11)) # 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (((!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & 
-- \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\);

-- Location: LCCOMB_X24_Y16_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\ & ((\U0|cpu_readdata[11]~11_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datac => \U0|cpu_readdata[11]~11_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\);

-- Location: LCCOMB_X28_Y15_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr9~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\);

-- Location: LCCOMB_X27_Y16_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) & (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux12~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11_combout\);

-- Location: LCCOMB_X27_Y16_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~11_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12_combout\);

-- Location: LCCOMB_X27_Y16_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~12_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8_combout\);

-- Location: LCCOMB_X27_Y16_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux11~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux4~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9_combout\);

-- Location: LCCOMB_X31_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\ & 
-- (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[3]~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\);

-- Location: LCCOMB_X31_Y18_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\);

-- Location: LCCOMB_X31_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10_combout\);

-- Location: LCFF_X31_Y18_N7
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3));

-- Location: LCCOMB_X27_Y19_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(3),
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\);

-- Location: LCCOMB_X25_Y19_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\);

-- Location: M4K_X13_Y28
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000428010000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y28_N16
\U0|cpu_readdata[6]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[6]~18_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(6))))) # (!\U0|cpu_readdata~36_combout\ & (((readdata(6))) # (!\U0|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => \U0|LessThan4~2_combout\,
	datac => readdata(6),
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(6),
	combout => \U0|cpu_readdata[6]~18_combout\);

-- Location: M4K_X26_Y7
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y15
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y15_N18
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\) # 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & 
-- ((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a6~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a38~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\);

-- Location: M4K_X52_Y11
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y15_N22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54~portadataout\) 
-- # ((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\ & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a54~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~14_combout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a22~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\);

-- Location: LCCOMB_X27_Y15_N26
\U0|cpu_readdata[6]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[6]~19_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[6]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|LessThan9~4_combout\,
	datab => \U0|cpu_readdata[6]~18_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[6]~15_combout\,
	combout => \U0|cpu_readdata[6]~19_combout\);

-- Location: LCCOMB_X27_Y15_N4
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\ = \U0|cpu_readdata[6]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0|cpu_readdata[6]~19_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\);

-- Location: LCFF_X27_Y15_N5
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[6]~feeder_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6));

-- Location: LCCOMB_X27_Y15_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[6]~19_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6),
	datad => \U0|cpu_readdata[6]~19_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\);

-- Location: LCCOMB_X24_Y16_N6
\U0|CPU|CONTROL_BLOCK|Equal23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal23~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal0~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal23~0_combout\);

-- Location: LCCOMB_X23_Y16_N20
\U0|CPU|CONTROL_BLOCK|Equal23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal23~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal3~4_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal23~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal23~1_combout\);

-- Location: LCCOMB_X23_Y16_N26
\U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~2_combout\ = (!\U0|cpu_reset_n~6_combout\ & (!\U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal23~1_combout\ & \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_reset_n~6_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal23~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~2_combout\);

-- Location: LCFF_X23_Y16_N27
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_NEG~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\);

-- Location: LCCOMB_X23_Y15_N22
\U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal22~2_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & 
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal22~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\);

-- Location: LCFF_X23_Y15_N23
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_ZER~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\);

-- Location: LCCOMB_X23_Y16_N14
\U0|CPU|CONTROL_BLOCK|Equal29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal29~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal27~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal29~0_combout\);

-- Location: LCCOMB_X23_Y16_N18
\U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal29~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal29~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\);

-- Location: LCFF_X23_Y16_N19
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\);

-- Location: LCCOMB_X23_Y16_N2
\U0|CPU|CONTROL_BLOCK|WideOr7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_NEG~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_ZER~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\);

-- Location: LCCOMB_X25_Y16_N18
\U0|CPU|CONTROL_BLOCK|WideNor3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\ = (((\U0|CPU|CONTROL_BLOCK|WideNor3~1_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~1_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideNor0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor0~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr7~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideNor3~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr7~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\);

-- Location: LCCOMB_X25_Y16_N20
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9_combout\ = ((!\U0|CPU|CONTROL_BLOCK|WideOr11~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr11~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_INC~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr11~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9_combout\);

-- Location: LCCOMB_X25_Y16_N22
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor3~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideNor3~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~8_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\);

-- Location: LCCOMB_X25_Y16_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr11~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15)) # (!\U0|CPU|CONTROL_BLOCK|WideOr12~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(15),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr12~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr11~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\);

-- Location: LCCOMB_X25_Y16_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & ((\U0|cpu_readdata[15]~15_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~11_combout\,
	datad => \U0|cpu_readdata[15]~15_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\);

-- Location: LCCOMB_X25_Y16_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15))))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~10_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\);

-- Location: LCCOMB_X28_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[16]~32_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~4_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\);

-- Location: LCCOMB_X29_Y18_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4_combout\ & 
-- (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~4_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux0~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|comp_greater~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\);

-- Location: LCCOMB_X29_Y17_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2_combout\);

-- Location: LCCOMB_X29_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[1]~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3_combout\);

-- Location: LCCOMB_X29_Y18_N28
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~3_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\);

-- Location: LCCOMB_X29_Y18_N20
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) & (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1) $ 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111101001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\);

-- Location: LCCOMB_X29_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~8_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|A_positive~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\);

-- Location: LCCOMB_X29_Y18_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\ & (((!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~6_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~7_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~9_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\);

-- Location: LCCOMB_X29_Y18_N26
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\)) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\))))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux13~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\);

-- Location: LCCOMB_X29_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~6_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\);

-- Location: LCFF_X29_Y18_N17
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux15~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1));

-- Location: LCCOMB_X27_Y19_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(1),
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(1),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_RS_IN|Mux14~0_combout\);

-- Location: LCCOMB_X25_Y19_N10
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\);

-- Location: LCCOMB_X25_Y19_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\ 
-- & ((\U0|cpu_readdata[2]~27_combout\))))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2),
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|cpu_readdata[2]~27_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux13~1_combout\);

-- Location: LCFF_X24_Y20_N3
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[2]~17_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2));

-- Location: LCCOMB_X25_Y19_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(2),
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(2),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\);

-- Location: LCCOMB_X25_Y19_N2
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\ 
-- & (\U0|cpu_readdata[2]~27_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[2]~27_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\);

-- Location: LCCOMB_X25_Y19_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\);

-- Location: M4K_X13_Y7
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFF7EFBFFFF",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y7_N0
\U0|cpu_readdata[15]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[15]~14_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(15))))) # (!\U0|cpu_readdata~36_combout\ & (((readdata(15))) # (!\U0|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|LessThan4~2_combout\,
	datab => readdata(15),
	datac => \U0|cpu_readdata~36_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(15),
	combout => \U0|cpu_readdata[15]~14_combout\);

-- Location: M4K_X13_Y14
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y8
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N20
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout\ & 
-- (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63~portadataout\) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~10_combout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a47~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a63~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\);

-- Location: LCCOMB_X24_Y16_N14
\U0|cpu_readdata[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[15]~15_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[15]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[15]~14_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[15]~11_combout\,
	combout => \U0|cpu_readdata[15]~15_combout\);

-- Location: LCFF_X24_Y16_N19
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[15]~15_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15));

-- Location: LCCOMB_X24_Y16_N2
\U0|CPU|CONTROL_BLOCK|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~3_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal0~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal0~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(15),
	datac => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~3_combout\);

-- Location: LCFF_X28_Y20_N11
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[12]~5_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12));

-- Location: LCCOMB_X25_Y20_N10
\U0|CPU|CONTROL_BLOCK|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~4_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\) # ((!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14) & (!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13) & !\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14),
	datab => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(13),
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(12),
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~4_combout\);

-- Location: LCFF_X27_Y18_N11
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[10]~9_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10));

-- Location: LCFF_X24_Y16_N29
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[11]~11_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11));

-- Location: LCFF_X32_Y19_N21
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[9]~21_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9));

-- Location: LCCOMB_X24_Y16_N28
\U0|CPU|CONTROL_BLOCK|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\) # ((!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10) & (!\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11) & !\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(10),
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(11),
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(9),
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~0_combout\);

-- Location: LCCOMB_X24_Y16_N12
\U0|CPU|CONTROL_BLOCK|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\ = (!\U0|CPU|CONTROL_BLOCK|Equal0~6_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal0~3_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal0~4_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal0~6_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal0~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal0~4_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\);

-- Location: LCCOMB_X24_Y15_N2
\U0|CPU|CONTROL_BLOCK|Equal7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal0~7_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\);

-- Location: LCCOMB_X25_Y15_N18
\U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal3~4_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\);

-- Location: LCFF_X25_Y15_N19
\U0|CPU|CONTROL_BLOCK|curr_state.R_FROM\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.R_FROM~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\);

-- Location: LCCOMB_X25_Y17_N8
\U0|CPU|CONTROL_BLOCK|WideOr4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr4~combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.R_FROM~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\);

-- Location: LCCOMB_X24_Y17_N2
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr4~combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|address_mux_in[8]~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add0~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|Add1~0_combout\);

-- Location: LCCOMB_X27_Y17_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\);

-- Location: M4K_X13_Y30
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000024242A692083",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y30_N16
\U0|cpu_readdata[3]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[3]~24_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(3))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(3)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => readdata(3),
	datac => \U0|LessThan4~2_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(3),
	combout => \U0|cpu_readdata[3]~24_combout\);

-- Location: M4K_X26_Y4
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y11
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y9
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y16_N26
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\) # 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & 
-- !\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a19~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a3~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20_combout\);

-- Location: LCCOMB_X27_Y16_N22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51~portadataout\)) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a51~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a35~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~20_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21_combout\);

-- Location: LCCOMB_X27_Y16_N10
\U0|cpu_readdata[3]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[3]~25_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[3]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[3]~24_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[3]~21_combout\,
	combout => \U0|cpu_readdata[3]~25_combout\);

-- Location: LCCOMB_X27_Y16_N24
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\ = \U0|cpu_readdata[3]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U0|cpu_readdata[3]~25_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\);

-- Location: LCFF_X27_Y16_N25
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[3]~feeder_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3));

-- Location: LCCOMB_X27_Y16_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[3]~25_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(3),
	datad => \U0|cpu_readdata[3]~25_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\);

-- Location: LCCOMB_X23_Y15_N2
\U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal7~2_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal3~4_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\);

-- Location: LCFF_X23_Y15_N3
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_XOR~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\);

-- Location: LCCOMB_X25_Y15_N28
\U0|CPU|CONTROL_BLOCK|WideOr9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBR~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_XOR~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_AND~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAR~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\);

-- Location: LCCOMB_X32_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux6~14_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~18_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\);

-- Location: LCCOMB_X32_Y18_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[9]~18_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\);

-- Location: LCCOMB_X32_Y18_N22
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\);

-- Location: LCCOMB_X32_Y18_N30
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\ & ((!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~6_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~4_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\);

-- Location: LCCOMB_X31_Y18_N18
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\) # (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux8~7_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux7~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux6~7_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux13~10_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\) # (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux4~8_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux3~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~21_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux5~7_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\);

-- Location: LCCOMB_X30_Y18_N10
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\) # (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux9~7_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux11~7_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux12~7_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux10~7_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y18_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\ = (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\) # (\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~3_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\);

-- Location: LCCOMB_X30_Y18_N8
\U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal0~9_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal3~4_combout\ & !\U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\);

-- Location: LCFF_X30_Y18_N9
\U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.IF_FALSE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\);

-- Location: LCCOMB_X24_Y19_N24
\U0|CPU|CONTROL_BLOCK|WideOr15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr15~0_combout\ = ((!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr15~0_combout\);

-- Location: LCCOMB_X23_Y19_N6
\U0|CPU|CONTROL_BLOCK|WideOr15\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr15~combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\) # (\U0|CPU|CONTROL_BLOCK|WideOr15~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr15~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\);

-- Location: LCCOMB_X25_Y18_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & (((\U0|cpu_readdata[0]~31_combout\) # (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|Selector2~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0) & ((!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	datab => \U0|CPU|CONTROL_BLOCK|Selector2~0_combout\,
	datac => \U0|cpu_readdata[0]~31_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0)))))) # (!\U0|CPU|CONTROL_BLOCK|WideOr15~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr15~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~0_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\);

-- Location: LCCOMB_X24_Y18_N12
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45_combout\ = (\U0|CPU|CONTROL_BLOCK|Selector1~1_combout\ & (\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\))) # 
-- (!\U0|CPU|CONTROL_BLOCK|Selector1~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_PC_D|Mux15~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	datad => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45_combout\);

-- Location: LCFF_X24_Y18_N13
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[0]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0));

-- Location: LCCOMB_X25_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0)) # ((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (((!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(0),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\);

-- Location: LCCOMB_X25_Y18_N30
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0)) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\ & (\U0|cpu_readdata[0]~31_combout\ & (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[0]~31_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\);

-- Location: LCCOMB_X25_Y18_N8
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\);

-- Location: M4K_X13_Y29
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000023F57FFBF7DD",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y29_N0
\U0|cpu_readdata[0]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[0]~30_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(0))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(0)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => readdata(0),
	datab => \U0|LessThan4~2_combout\,
	datac => \U0|cpu_readdata~36_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(0),
	combout => \U0|cpu_readdata[0]~30_combout\);

-- Location: M4K_X26_Y13
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y16_N16
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a0~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a32~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout\);

-- Location: M4K_X52_Y13
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y16_N12
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48~portadataout\))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a16~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~26_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a48~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout\);

-- Location: LCCOMB_X29_Y16_N18
\U0|cpu_readdata[0]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[0]~31_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[0]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[0]~30_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[0]~27_combout\,
	combout => \U0|cpu_readdata[0]~31_combout\);

-- Location: LCCOMB_X29_Y16_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[0]~31_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(0),
	datac => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \U0|cpu_readdata[0]~31_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\);

-- Location: LCCOMB_X24_Y18_N20
\U0|CPU|CONTROL_BLOCK|next_state.CALL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.CALL~0_combout\ = (!\U0|cpu_reset_n~6_combout\ & (!\U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\ & (\U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_reset_n~6_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.CALL~0_combout\);

-- Location: LCFF_X24_Y18_N21
\U0|CPU|CONTROL_BLOCK|curr_state.CALL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.CALL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\);

-- Location: LCCOMB_X24_Y18_N6
\U0|CPU|CONTROL_BLOCK|WideOr17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr17~combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\) # (\U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\);

-- Location: LCCOMB_X23_Y18_N14
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6)) # (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6) & ((!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(6),
	datab => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(6),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\);

-- Location: LCCOMB_X23_Y18_N26
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\ & 
-- (\U0|cpu_readdata[6]~19_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[6]~19_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(6),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\);

-- Location: LCCOMB_X23_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\);

-- Location: LCCOMB_X23_Y18_N0
\LEDR~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~2_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7)))) # 
-- (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	combout => \LEDR~2_combout\);

-- Location: LCCOMB_X23_Y19_N12
\LEDR~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11)))) # 
-- (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	combout => \LEDR~0_combout\);

-- Location: LCCOMB_X23_Y19_N18
\LEDR~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~3_combout\ = (\LEDR~1_combout\ & (\LEDR~2_combout\ & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\ & \LEDR~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~1_combout\,
	datab => \LEDR~2_combout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	datad => \LEDR~0_combout\,
	combout => \LEDR~3_combout\);

-- Location: LCCOMB_X22_Y19_N16
\LEDR~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~5_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2_combout\,
	combout => \LEDR~5_combout\);

-- Location: LCCOMB_X25_Y19_N26
\LEDR~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~4_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2_combout\,
	combout => \LEDR~4_combout\);

-- Location: LCCOMB_X22_Y19_N14
\readdata~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \readdata~1_combout\ = (\readdata~0_combout\ & (\LEDR~3_combout\ & (\LEDR~5_combout\ & \LEDR~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \readdata~0_combout\,
	datab => \LEDR~3_combout\,
	datac => \LEDR~5_combout\,
	datad => \LEDR~4_combout\,
	combout => \readdata~1_combout\);

-- Location: CLKCTRL_G3
\readdata~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \readdata~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \readdata~1clkctrl_outclk\);

-- Location: LCCOMB_X50_Y21_N0
\readdata[5]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(5) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(5)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => readdata(5),
	datac => \SW~combout\(5),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(5));

-- Location: M4K_X52_Y26
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001114080002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X51_Y26_N16
\U0|cpu_readdata[5]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[5]~32_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(5))))) # (!\U0|cpu_readdata~36_combout\ & (((readdata(5))) # (!\U0|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => \U0|LessThan4~2_combout\,
	datac => readdata(5),
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(5),
	combout => \U0|cpu_readdata[5]~32_combout\);

-- Location: M4K_X13_Y23
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y25
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y21_N12
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\)) # 
-- (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a21~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a5~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28_combout\);

-- Location: LCCOMB_X27_Y21_N22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a37~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a53~portadataout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~28_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29_combout\);

-- Location: LCCOMB_X27_Y21_N26
\U0|cpu_readdata[5]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[5]~33_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[5]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|cpu_readdata[5]~32_combout\,
	datac => \U0|LessThan9~4_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[5]~29_combout\,
	combout => \U0|cpu_readdata[5]~33_combout\);

-- Location: LCCOMB_X27_Y21_N6
\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[5]~33_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(5),
	datac => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datad => \U0|cpu_readdata[5]~33_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\);

-- Location: LCCOMB_X24_Y16_N24
\U0|CPU|CONTROL_BLOCK|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\);

-- Location: LCCOMB_X24_Y19_N20
\U0|CPU|CONTROL_BLOCK|next_state.RET~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RET~0_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RET~0_combout\);

-- Location: LCFF_X24_Y19_N21
\U0|CPU|CONTROL_BLOCK|curr_state.RET\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.RET~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\);

-- Location: LCCOMB_X25_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\);

-- Location: LCFF_X27_Y17_N1
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: M4K_X52_Y23
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode450w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M4K_X52_Y27
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X29_Y19_N18
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout\ & 
-- (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50~portadataout\)) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~22_combout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a50~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a18~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23_combout\);

-- Location: LCCOMB_X29_Y19_N14
\U0|cpu_readdata[2]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[2]~27_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[2]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[2]~26_combout\,
	datab => \U0|LessThan9~4_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[2]~23_combout\,
	combout => \U0|cpu_readdata[2]~27_combout\);

-- Location: LCCOMB_X25_Y15_N20
\U0|CPU|CONTROL_BLOCK|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal2~4_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[2]~27_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(2),
	datab => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \U0|cpu_readdata[2]~27_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal2~4_combout\);

-- Location: LCCOMB_X23_Y18_N22
\U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal2~4_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal2~4_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\);

-- Location: LCFF_X23_Y18_N23
\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.STORE_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\);

-- Location: LCCOMB_X22_Y16_N8
\U0|address_range~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range~9_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\) # ((\U0|address_range~8_combout\ & (\U0|address_range~3_combout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range~8_combout\,
	datab => \U0|address_range~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.PICK_0~regout\,
	combout => \U0|address_range~9_combout\);

-- Location: LCFF_X21_Y18_N27
\U0|last_address[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(13));

-- Location: LCCOMB_X22_Y18_N14
\U0|address_range[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|address_range[13]~10_combout\ = (\U0|address_range~9_combout\ & ((\U0|last_address\(13)))) # (!\U0|address_range~9_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3_combout\,
	datac => \U0|address_range~9_combout\,
	datad => \U0|last_address\(13),
	combout => \U0|address_range[13]~10_combout\);

-- Location: LCFF_X22_Y18_N29
\U0|last_address[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2_combout\,
	aclr => \ALT_INV_KEY~combout\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|last_address\(10));

-- Location: LCCOMB_X22_Y18_N28
\U0|LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|LessThan4~1_combout\ = (\U0|LessThan4~0_combout\) # ((\U0|address_range[12]~13_combout\) # ((\U0|address_range~9_combout\ & \U0|last_address\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|LessThan4~0_combout\,
	datab => \U0|address_range~9_combout\,
	datac => \U0|last_address\(10),
	datad => \U0|address_range[12]~13_combout\,
	combout => \U0|LessThan4~1_combout\);

-- Location: LCCOMB_X22_Y18_N26
\U0|LessThan4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|LessThan4~2_combout\ = (\U0|address_range[15]~12_combout\ & ((\U0|address_range[14]~11_combout\) # ((\U0|address_range[13]~10_combout\ & \U0|LessThan4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range[15]~12_combout\,
	datab => \U0|address_range[13]~10_combout\,
	datac => \U0|address_range[14]~11_combout\,
	datad => \U0|LessThan4~1_combout\,
	combout => \U0|LessThan4~2_combout\);

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(4),
	combout => \SW~combout\(4));

-- Location: LCCOMB_X32_Y31_N0
\readdata[4]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(4) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(4)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => readdata(4),
	datac => \SW~combout\(4),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(4));

-- Location: M4K_X26_Y34
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080A40A20C10",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y34_N16
\U0|cpu_readdata[4]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[4]~34_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(4))))) # (!\U0|cpu_readdata~36_combout\ & (((readdata(4))) # (!\U0|LessThan4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => \U0|LessThan4~2_combout\,
	datac => readdata(4),
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(4),
	combout => \U0|cpu_readdata[4]~34_combout\);

-- Location: M4K_X26_Y23
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M4K_X26_Y31
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N26
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a4~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a36~portadataout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\);

-- Location: M4K_X26_Y27
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode434w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~1_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y19_N18
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52~portadataout\) 
-- # ((!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\ & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & 
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a52~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~30_combout\,
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a20~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\);

-- Location: LCCOMB_X27_Y19_N20
\U0|cpu_readdata[4]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[4]~35_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[4]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|LessThan9~4_combout\,
	datab => \U0|cpu_readdata[4]~34_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[4]~31_combout\,
	combout => \U0|cpu_readdata[4]~35_combout\);

-- Location: LCFF_X23_Y19_N1
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[4]~35_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4));

-- Location: LCCOMB_X23_Y15_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[4]~35_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(4),
	datad => \U0|cpu_readdata[4]~35_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\);

-- Location: LCCOMB_X24_Y15_N8
\U0|CPU|CONTROL_BLOCK|Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\);

-- Location: LCCOMB_X22_Y16_N20
\U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\);

-- Location: LCFF_X22_Y16_N21
\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.SWAP_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\);

-- Location: LCCOMB_X22_Y17_N16
\U0|CPU|CONTROL_BLOCK|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.TO_R~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\) # ((\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.TO_R~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_0~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\);

-- Location: LCCOMB_X22_Y17_N18
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & \U0|CPU|CONTROL_BLOCK|WideOr4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\);

-- Location: LCFF_X22_Y17_N1
\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state[0]~8_combout\,
	aclr => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|wren_sig~1_combout\,
	ena => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|update_tosp~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0));

-- Location: LCCOMB_X22_Y17_N26
\U0|cpu_reset_n~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_reset_n~3_combout\ = (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & (\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & !\U0|CPU|CONTROL_BLOCK|WideOr4~combout\)) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0) & (!\U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\ & \U0|CPU|CONTROL_BLOCK|WideOr4~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(0),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr5~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr4~combout\,
	combout => \U0|cpu_reset_n~3_combout\);

-- Location: LCCOMB_X23_Y21_N30
\U0|cpu_reset_n~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_reset_n~1_combout\ = (\U0|cpu_reset_n~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7) & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5) & 
-- !\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_reset_n~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(7),
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(5),
	datad => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(6),
	combout => \U0|cpu_reset_n~1_combout\);

-- Location: LCCOMB_X23_Y21_N0
\U0|cpu_reset_n~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_reset_n~2_combout\ = (\U0|cpu_reset_n~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & !\U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\)) # 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr3~combout\ & (!\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0) & \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr3~combout\,
	datab => \U0|cpu_reset_n~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|TOS_POINTER_REG|curr_state\(0),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr2~3_combout\,
	combout => \U0|cpu_reset_n~2_combout\);

-- Location: LCCOMB_X22_Y17_N28
\U0|cpu_reset_n~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_reset_n~4_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4) & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2) & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(3),
	datab => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(4),
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(2),
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(1),
	combout => \U0|cpu_reset_n~4_combout\);

-- Location: LCCOMB_X22_Y17_N22
\U0|cpu_reset_n~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_reset_n~5_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5) & (\U0|cpu_reset_n~4_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7) & 
-- !\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(5),
	datab => \U0|cpu_reset_n~4_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(7),
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|TOS_POINTER_REG|curr_state\(6),
	combout => \U0|cpu_reset_n~5_combout\);

-- Location: LCCOMB_X22_Y17_N24
\U0|cpu_reset_n~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_reset_n~6_combout\ = ((\U0|cpu_reset_n~2_combout\) # ((\U0|cpu_reset_n~3_combout\ & \U0|cpu_reset_n~5_combout\))) # (!\KEY~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY~combout\(0),
	datab => \U0|cpu_reset_n~3_combout\,
	datac => \U0|cpu_reset_n~2_combout\,
	datad => \U0|cpu_reset_n~5_combout\,
	combout => \U0|cpu_reset_n~6_combout\);

-- Location: LCCOMB_X22_Y18_N22
\U0|CPU|CONTROL_BLOCK|next_state.CALL~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\ & (!\U0|cpu_reset_n~6_combout\ & !\U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datab => \U0|cpu_reset_n~6_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\);

-- Location: LCCOMB_X22_Y16_N6
\U0|CPU|CONTROL_BLOCK|next_state.LIT~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.LIT~0_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal7~3_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal7~3_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.LIT~0_combout\);

-- Location: LCFF_X22_Y16_N7
\U0|CPU|CONTROL_BLOCK|curr_state.LIT\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.LIT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\);

-- Location: LCCOMB_X30_Y18_N12
\U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal0~9_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal3~4_combout\ & \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal3~4_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal2~4_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\);

-- Location: LCFF_X30_Y18_N13
\U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.IF_TRUE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\);

-- Location: LCCOMB_X25_Y17_N10
\U0|CPU|CONTROL_BLOCK|next_state.FETCH~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\ & !\U0|cpu_reset_n~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\,
	datad => \U0|cpu_reset_n~6_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\);

-- Location: LCFF_X25_Y16_N11
\U0|CPU|CONTROL_BLOCK|curr_state.FETCH\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	sdata => \U0|CPU|CONTROL_BLOCK|next_state.FETCH~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.FETCH~regout\);

-- Location: LCCOMB_X25_Y16_N10
\U0|CPU|CONTROL_BLOCK|WideNor0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideNor0~1_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.FETCH~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.CALL~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.BRANCH~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.FETCH~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideNor0~1_combout\);

-- Location: LCCOMB_X25_Y15_N8
\U0|CPU|CONTROL_BLOCK|WideNor0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\ & \U0|CPU|CONTROL_BLOCK|WideNor0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.IF_FALSE~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.LIT~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.IF_TRUE~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideNor0~1_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\);

-- Location: LCCOMB_X22_Y16_N24
\U0|CPU|CONTROL_BLOCK|next_state.RESET~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~6_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\) # (((\U0|cpu_reset_n~6_combout\) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor0~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideNor0~2_combout\,
	datac => \U0|cpu_reset_n~6_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux15~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~6_combout\);

-- Location: LCCOMB_X24_Y15_N20
\U0|CPU|CONTROL_BLOCK|next_state.RESET~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~5_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|Equal27~0_combout\) # (\U0|CPU|CONTROL_BLOCK|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~5_combout\);

-- Location: LCCOMB_X24_Y15_N12
\U0|CPU|CONTROL_BLOCK|next_state.RESET~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~9_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal4~9_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|Equal0~8_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\ & 
-- (\U0|CPU|CONTROL_BLOCK|Equal27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal4~9_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~9_combout\);

-- Location: LCCOMB_X24_Y15_N22
\U0|CPU|CONTROL_BLOCK|next_state.RESET~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~10_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal26~0_combout\) # ((\U0|CPU|CONTROL_BLOCK|next_state.RESET~5_combout\) # ((!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\ & 
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal26~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.RESET~5_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|next_state.RESET~9_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~10_combout\);

-- Location: LCCOMB_X23_Y16_N24
\U0|CPU|CONTROL_BLOCK|next_state.RESET~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~2_combout\ = (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal5~0_combout\ & ((\U0|CPU|CONTROL_BLOCK|Equal27~0_combout\) # (\U0|CPU|CONTROL_BLOCK|Equal0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal27~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal5~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~8_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~2_combout\);

-- Location: LCCOMB_X23_Y16_N28
\U0|CPU|CONTROL_BLOCK|next_state.RESET~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~3_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.RESET~2_combout\) # ((\U0|CPU|CONTROL_BLOCK|Equal20~0_combout\ & ((!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\) # 
-- (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux12~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux13~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.RESET~2_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal20~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~3_combout\);

-- Location: LCCOMB_X23_Y16_N4
\U0|CPU|CONTROL_BLOCK|next_state.RESET~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~1_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal0~9_combout\) # ((\U0|CPU|CONTROL_BLOCK|Equal29~0_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|Equal29~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal0~9_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~1_combout\);

-- Location: LCCOMB_X23_Y16_N10
\U0|CPU|CONTROL_BLOCK|next_state.RESET~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~4_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.RESET~0_combout\) # ((\U0|CPU|CONTROL_BLOCK|next_state.RESET~3_combout\) # ((\U0|CPU|CONTROL_BLOCK|next_state.RESET~1_combout\) # 
-- (\U0|CPU|CONTROL_BLOCK|Equal7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|next_state.RESET~0_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.RESET~3_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.RESET~1_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal7~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~4_combout\);

-- Location: LCCOMB_X23_Y16_N0
\U0|CPU|CONTROL_BLOCK|next_state.RESET~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal23~1_combout\) # ((\U0|CPU|CONTROL_BLOCK|next_state.RESET~6_combout\) # ((\U0|CPU|CONTROL_BLOCK|next_state.RESET~10_combout\) # 
-- (\U0|CPU|CONTROL_BLOCK|next_state.RESET~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal23~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.RESET~6_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.RESET~10_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|next_state.RESET~4_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\);

-- Location: LCCOMB_X23_Y16_N30
\U0|CPU|CONTROL_BLOCK|next_state.RESET~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.RESET~8_combout\ = (\U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\ & (!\U0|cpu_reset_n~6_combout\)) # (!\U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\ & (((\U0|CPU|CONTROL_BLOCK|Equal29~0_combout\ & 
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_reset_n~6_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|next_state.RESET~7_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|Equal29~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.RESET~8_combout\);

-- Location: LCFF_X23_Y16_N31
\U0|CPU|CONTROL_BLOCK|curr_state.RESET\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.RESET~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.RESET~regout\);

-- Location: LCFF_X24_Y20_N27
\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state[14]~41_combout\,
	ena => \U0|CPU|CONTROL_BLOCK|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14));

-- Location: LCCOMB_X25_Y20_N18
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14)) # ((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr18~combout\ & 
-- (((\U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14) & !\U0|CPU|CONTROL_BLOCK|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(14),
	datab => \U0|CPU|OPERATIVE_BLOCK|PC_REG|curr_state\(14),
	datac => \U0|CPU|CONTROL_BLOCK|WideOr18~combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\);

-- Location: LCFF_X29_Y16_N1
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[14]~13_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14));

-- Location: LCCOMB_X25_Y20_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\ & (((\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14)) # (!\U0|CPU|CONTROL_BLOCK|WideOr17~combout\)))) # (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\ 
-- & (\U0|cpu_readdata[14]~13_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata[14]~13_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(14),
	datad => \U0|CPU|CONTROL_BLOCK|WideOr17~combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\);

-- Location: LCCOMB_X22_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14)))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\);

-- Location: LCCOMB_X22_Y18_N10
\U0|LessThan9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|LessThan9~4_combout\ = (!\U0|address_range[15]~12_combout\ & ((\U0|address_range~9_combout\ & ((!\U0|last_address\(14)))) # (!\U0|address_range~9_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|address_range[15]~12_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3_combout\,
	datac => \U0|last_address\(14),
	datad => \U0|address_range~9_combout\,
	combout => \U0|LessThan9~4_combout\);

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(1),
	combout => \SW~combout\(1));

-- Location: LCCOMB_X60_Y21_N0
\readdata[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- readdata(1) = (GLOBAL(\readdata~1clkctrl_outclk\) & ((\SW~combout\(1)))) # (!GLOBAL(\readdata~1clkctrl_outclk\) & (readdata(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => readdata(1),
	datac => \SW~combout\(1),
	datad => \readdata~1clkctrl_outclk\,
	combout => readdata(1));

-- Location: M4K_X13_Y25
\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000405B07C1002",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./memory/prog.mif",
	init_file_layout => "port_a",
	logical_ram_name => "S4PU_Daughterboard:U0|prog_rom:PROGRAM_MEMORY|altsyncram:altsyncram_component|altsyncram_ph81:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \CLOCK_50~combout\,
	portaaddr => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X14_Y25_N16
\U0|cpu_readdata[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[1]~28_combout\ = (\U0|cpu_readdata~36_combout\ & (((\U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(1))))) # (!\U0|cpu_readdata~36_combout\ & ((readdata(1)) # ((!\U0|LessThan4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|cpu_readdata~36_combout\,
	datab => readdata(1),
	datac => \U0|LessThan4~2_combout\,
	datad => \U0|PROGRAM_MEMORY|altsyncram_component|auto_generated|q_a\(1),
	combout => \U0|cpu_readdata[1]~28_combout\);

-- Location: M4K_X13_Y17
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode442w[2]~0_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|deep_decode|w_anode434w[2]~2_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M4K_X13_Y18
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 16,
	port_a_write_enable_clear => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~1_combout\,
	clk0 => \CLOCK_50~combout\,
	ena0 => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|decode3|w_anode421w[2]~0_combout\,
	portadatain => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LCCOMB_X27_Y17_N2
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\) # 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & 
-- !\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a17~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(0),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a1~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout\);

-- Location: LCCOMB_X27_Y17_N22
\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout\ = (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout\ & 
-- (\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49~portadataout\)) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout\ & 
-- ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\))))) # (!\U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1) & (((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a49~portadataout\,
	datab => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|address_reg_a\(1),
	datac => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|ram_block1a33~portadataout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout\,
	combout => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout\);

-- Location: LCCOMB_X27_Y17_N18
\U0|cpu_readdata[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|cpu_readdata[1]~29_combout\ = (\U0|LessThan9~4_combout\ & ((\U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout\))) # (!\U0|LessThan9~4_combout\ & (\U0|cpu_readdata[1]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|LessThan9~4_combout\,
	datac => \U0|cpu_readdata[1]~28_combout\,
	datad => \U0|MAIN_MEMORY|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout\,
	combout => \U0|cpu_readdata[1]~29_combout\);

-- Location: LCFF_X27_Y17_N21
\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	sdata => \U0|cpu_readdata[1]~29_combout\,
	sload => VCC,
	ena => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1));

-- Location: LCCOMB_X24_Y15_N28
\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & ((\U0|cpu_readdata[1]~29_combout\))) # (!\U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\ & (\U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideNor7~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|CIR_REG|curr_state\(1),
	datad => \U0|cpu_readdata[1]~29_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\);

-- Location: LCCOMB_X23_Y15_N4
\U0|CPU|CONTROL_BLOCK|Equal21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ = (\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\ & \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux10~0_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux9~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|Equal0~7_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\);

-- Location: LCCOMB_X24_Y15_N14
\U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal4~8_combout\ & (\U0|CPU|CONTROL_BLOCK|Equal21~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|Equal4~8_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|Equal21~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux11~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\);

-- Location: LCFF_X24_Y15_N15
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_POS~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\);

-- Location: LCCOMB_X23_Y16_N16
\U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\ = (\U0|CPU|CONTROL_BLOCK|Equal29~0_combout\ & (\U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\ & !\U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|Equal29~0_combout\,
	datac => \U0|CPU|CONTROL_BLOCK|next_state.CALL~1_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_INST|Mux14~0_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\);

-- Location: LCFF_X23_Y16_N17
\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~clkctrl_outclk\,
	datain => \U0|CPU|CONTROL_BLOCK|next_state.ALU_SBL~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\);

-- Location: LCCOMB_X23_Y15_N24
\U0|CPU|CONTROL_BLOCK|WideOr9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\ = (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\ & (!\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\ & !\U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_OR~regout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_POS~regout\,
	datac => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SBL~regout\,
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.ALU_SAL~regout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\);

-- Location: LCCOMB_X29_Y19_N6
\U0|CPU|CONTROL_BLOCK|WideOr6\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|CONTROL_BLOCK|WideOr6~combout\ = (!\U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~0_combout\,
	datad => \U0|CPU|CONTROL_BLOCK|WideOr9~2_combout\,
	combout => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\);

-- Location: LCCOMB_X30_Y19_N16
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|sub[0]~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux15~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\);

-- Location: LCCOMB_X31_Y18_N4
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~17_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Add0~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Equal0~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\);

-- Location: LCCOMB_X31_Y18_N8
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr6~combout\) # ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr7~combout\ & 
-- (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr7~combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~18_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~5_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\);

-- Location: LCCOMB_X31_Y17_N0
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\ & ((\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & (\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\)) # (!\U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|CONTROL_BLOCK|WideOr9~5_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr8~1_combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux7~2_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|MUX_ALU_A|Mux14~2_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\);

-- Location: LCCOMB_X31_Y18_N24
\U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\ = (\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ & ((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\))) # (!\U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\ & 
-- (\U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\)))) # (!\U0|CPU|CONTROL_BLOCK|WideOr6~combout\ & (((\U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~16_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|WideOr6~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~0_combout\,
	datad => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux1~19_combout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\);

-- Location: LCFF_X31_Y18_N25
\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \CLOCK_50~combout\,
	datain => \U0|CPU|OPERATIVE_BLOCK|ALU|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0));

-- Location: LCCOMB_X25_Y18_N0
\U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & (\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0))) # (!\U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\ & 
-- ((\U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	datac => \U0|CPU|OPERATIVE_BLOCK|TOS_REG|curr_state\(0),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.SWAP_1~regout\,
	combout => \U0|CPU|OPERATIVE_BLOCK|MUX_DS_IN|Mux15~0_combout\);

-- Location: LCCOMB_X23_Y19_N30
\LEDR~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~6_combout\ = (\U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\ & ((\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & ((!\U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4)))) # 
-- (!\U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\ & (!\U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1_combout\,
	datab => \U0|CPU|CONTROL_BLOCK|curr_state.STORE_0~regout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|RETURN_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datad => \U0|CPU|CONTROL_BLOCK|curr_state.RET~regout\,
	combout => \LEDR~6_combout\);

-- Location: LCCOMB_X22_Y19_N20
\LEDR~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR~7_combout\ = (\LEDR~5_combout\ & (\LEDR~6_combout\ & (\LEDR~4_combout\ & \LEDR~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LEDR~5_combout\,
	datab => \LEDR~6_combout\,
	datac => \LEDR~4_combout\,
	datad => \LEDR~3_combout\,
	combout => \LEDR~7_combout\);

-- Location: CLKCTRL_G0
\LEDR~7clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \LEDR~7clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \LEDR~7clkctrl_outclk\);

-- Location: LCCOMB_X58_Y7_N0
\LEDR[0]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[0]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0)))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & (\LEDR[0]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR[0]$latch~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(0),
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[0]$latch~combout\);

-- Location: LCCOMB_X29_Y16_N24
\LEDR[1]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[1]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[1]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(1),
	datac => \LEDR[1]$latch~combout\,
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[1]$latch~combout\);

-- Location: LCCOMB_X62_Y13_N0
\LEDR[2]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[2]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[2]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(2),
	datac => \LEDR~7clkctrl_outclk\,
	datad => \LEDR[2]$latch~combout\,
	combout => \LEDR[2]$latch~combout\);

-- Location: LCCOMB_X35_Y4_N0
\LEDR[3]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[3]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[3]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(3),
	datac => \LEDR~7clkctrl_outclk\,
	datad => \LEDR[3]$latch~combout\,
	combout => \LEDR[3]$latch~combout\);

-- Location: LCCOMB_X61_Y3_N0
\LEDR[4]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[4]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[4]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(4),
	datac => \LEDR~7clkctrl_outclk\,
	datad => \LEDR[4]$latch~combout\,
	combout => \LEDR[4]$latch~combout\);

-- Location: LCCOMB_X27_Y20_N4
\LEDR[5]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[5]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[5]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(5),
	datac => \LEDR[5]$latch~combout\,
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[5]$latch~combout\);

-- Location: LCCOMB_X53_Y3_N0
\LEDR[6]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[6]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[6]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(6),
	datac => \LEDR~7clkctrl_outclk\,
	datad => \LEDR[6]$latch~combout\,
	combout => \LEDR[6]$latch~combout\);

-- Location: LCCOMB_X60_Y3_N16
\LEDR[7]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[7]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[7]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(7),
	datac => \LEDR[7]$latch~combout\,
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[7]$latch~combout\);

-- Location: LCCOMB_X37_Y4_N0
\LEDR[8]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[8]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[8]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(8),
	datac => \LEDR~7clkctrl_outclk\,
	datad => \LEDR[8]$latch~combout\,
	combout => \LEDR[8]$latch~combout\);

-- Location: LCCOMB_X32_Y16_N0
\LEDR[9]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[9]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[9]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(9),
	datac => \LEDR~7clkctrl_outclk\,
	datad => \LEDR[9]$latch~combout\,
	combout => \LEDR[9]$latch~combout\);

-- Location: LCCOMB_X33_Y18_N0
\LEDR[10]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[10]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[10]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(10),
	datac => \LEDR~7clkctrl_outclk\,
	datad => \LEDR[10]$latch~combout\,
	combout => \LEDR[10]$latch~combout\);

-- Location: LCCOMB_X29_Y16_N20
\LEDR[11]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[11]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[11]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(11),
	datac => \LEDR[11]$latch~combout\,
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[11]$latch~combout\);

-- Location: LCCOMB_X31_Y16_N0
\LEDR[12]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[12]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12)))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & (\LEDR[12]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR[12]$latch~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(12),
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[12]$latch~combout\);

-- Location: LCCOMB_X27_Y20_N20
\LEDR[13]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[13]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[13]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(13),
	datac => \LEDR[13]$latch~combout\,
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[13]$latch~combout\);

-- Location: LCCOMB_X29_Y16_N4
\LEDR[14]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[14]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & (\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & ((\LEDR[14]$latch~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(14),
	datac => \LEDR[14]$latch~combout\,
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[14]$latch~combout\);

-- Location: LCCOMB_X30_Y8_N0
\LEDR[15]$latch\ : cycloneii_lcell_comb
-- Equation(s):
-- \LEDR[15]$latch~combout\ = (GLOBAL(\LEDR~7clkctrl_outclk\) & ((\U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15)))) # (!GLOBAL(\LEDR~7clkctrl_outclk\) & (\LEDR[15]$latch~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LEDR[15]$latch~combout\,
	datac => \U0|CPU|OPERATIVE_BLOCK|DATA_STACK|MEMORY|altsyncram_component|auto_generated|q_a\(15),
	datad => \LEDR~7clkctrl_outclk\,
	combout => \LEDR[15]$latch~combout\);

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\SW[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_SW(16));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[0]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[1]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[2]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[3]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[4]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[5]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[6]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[7]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[8]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[9]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[10]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[11]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[12]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[13]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[14]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\LEDR[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \LEDR[15]$latch~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_LEDR(15));
END structure;


