(edif ROM_cos2400
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 12 5 17 32 26)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure ROM_cos2400.ngc ROM_cos2400.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB18E1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKARDCLK
              (direction INPUT)
            )
            (port CLKBWRCLK
              (direction INPUT)
            )
            (port ENARDEN
              (direction INPUT)
            )
            (port ENBWREN
              (direction INPUT)
            )
            (port REGCEAREGCE
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTRAMARSTRAM
              (direction INPUT)
            )
            (port RSTRAMB
              (direction INPUT)
            )
            (port RSTREGARSTREG
              (direction INPUT)
            )
            (port RSTREGB
              (direction INPUT)
            )
            (port (array (rename ADDRARDADDR "ADDRARDADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRBWRADDR "ADDRBWRADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEA "WEA<1:0>") 2)
              (direction INPUT))
            (port (array (rename WEBWE "WEBWE<3:0>") 4)
              (direction INPUT))
          )
      )
    )
    (cell RAMB36E1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CASCADEINA
              (direction INPUT)
            )
            (port CASCADEINB
              (direction INPUT)
            )
            (port CASCADEOUTA
              (direction OUTPUT)
            )
            (port CASCADEOUTB
              (direction OUTPUT)
            )
            (port CLKARDCLK
              (direction INPUT)
            )
            (port CLKBWRCLK
              (direction INPUT)
            )
            (port DBITERR
              (direction OUTPUT)
            )
            (port ENARDEN
              (direction INPUT)
            )
            (port ENBWREN
              (direction INPUT)
            )
            (port INJECTDBITERR
              (direction INPUT)
            )
            (port INJECTSBITERR
              (direction INPUT)
            )
            (port REGCEAREGCE
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTRAMARSTRAM
              (direction INPUT)
            )
            (port RSTRAMB
              (direction INPUT)
            )
            (port RSTREGARSTREG
              (direction INPUT)
            )
            (port RSTREGB
              (direction INPUT)
            )
            (port SBITERR
              (direction OUTPUT)
            )
            (port (array (rename ADDRARDADDR "ADDRARDADDR<15:0>") 16)
              (direction INPUT))
            (port (array (rename ADDRBWRADDR "ADDRBWRADDR<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<31:0>") 32)
              (direction INPUT))
            (port (array (rename DIPADIP "DIPADIP<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOBDO "DOBDO<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename ECCPARITY "ECCPARITY<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename RDADDRECC "RDADDRECC<8:0>") 9)
              (direction OUTPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEBWE "WEBWE<7:0>") 8)
              (direction INPUT))
          )
      )
    )
  )

  (library ROM_cos2400_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell ROM_cos2400
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<11:0>") 12)
              (direction INPUT))
            (port (array (rename douta "douta<9:0>") 10)
              (direction OUTPUT))
            (designator "6vlx240tff1156-1")
            (property TYPE (string "ROM_cos2400") (owner "Xilinx"))
            (property BUS_INFO (string "12:INPUT:addra<11:0>") (owner "Xilinx"))
            (property BUS_INFO (string "10:OUTPUT:douta<9:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "ROM_cos2400,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "ROM_cos2400,blk_mem_gen_v7_3,{c_addra_width=12,c_addrb_width=12,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=E_/6-RSR-1G/1-ISEProjects/7-PSR/PSR_DDC_150_V1.3.1/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=virtex6,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=1,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=ROM_cos2400.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=2400,c_read_depth_b=2400,c_read_width_a=10,c_read_width_b=10,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=2400,c_write_depth_b=2400,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=10,c_write_width_b=10,c_xdevicefamily=virtex6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "ROM_cos2400_ROM_cos2400") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 1) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "8889999AAAAAABBBBBBCCCCCCCDDDDDDDDEEEEEEEEEEEEEFFFFFFFFFFFFFFFFF") (owner "Xilinx"))
              (property INIT_01 (string "3344556667788899AAABBBCCDDDEEEFFF0001111222333444455556666777788") (owner "Xilinx"))
              (property INIT_02 (string "012234455677899AABBCDDEEFF011223344566778899AABBCCDDEEEFF0011223") (owner "Xilinx"))
              (property INIT_03 (string "12345567899ABCDDEF0112344567789AABCDDEFF01223445667899ABBCDDEEF0") (owner "Xilinx"))
              (property INIT_04 (string "789ABCDEF01234566789ABCDEF01234556789ABCDEEF01234556789ABBCDEF00") (owner "Xilinx"))
              (property INIT_05 (string "345679ABCDEF013456789ABCDF0123456789ABCDEF123456789ABCDEF0123456") (owner "Xilinx"))
              (property INIT_06 (string "78ABCDF01245678ABCDE012346789ACDEF01345679ABCDEF12345689ABCDE012") (owner "Xilinx"))
              (property INIT_07 (string "679ABCEF02346789BCDF01245689ABDEF02346789BCDE01235678ABCDF012456") (owner "Xilinx"))
              (property INIT_08 (string "1345789BCDF01345789BCDF01345789BCDF01345789ACDE01245689ACDEF1235") (owner "Xilinx"))
              (property INIT_09 (string "CDF01345789BCDF01345789BCDF01345789BCDF01345789BCDF01345789BCDF0") (owner "Xilinx"))
              (property INIT_0A (string "89ACDE01245679ABDEF1234678ABCEF02346789BCDF01345789BCDF01345789B") (owner "Xilinx"))
              (property INIT_0B (string "89ABCEF01345689ABCEF01345689ABDEF02345789ACDE01235678ABCEF013457") (owner "Xilinx"))
              (property INIT_0C (string "DF012345679ABCDEF02345678ABCDEF02345679ABCDF012346789ACDEF023456") (owner "Xilinx"))
              (property INIT_0D (string "BCDEF0123456789ABCDEF0123456789ABCDEF123456789ABCDEF013456789ABC") (owner "Xilinx"))
              (property INIT_0E (string "34567789ABBCDEF001234556789ABBCDEF01223456789ABBCDEF0123456789AA") (owner "Xilinx"))
              (property INIT_0F (string "77899ABBCCDEEF001223345567789AABCCDEEF01123345667899ABCCDEFF0123") (owner "Xilinx"))
              (property INIT_10 (string "788899AAABBCCDDDEEFF001122233445566778899AABCCDDEEFF011223345566") (owner "Xilinx"))
              (property INIT_11 (string "556666667777888889999AAAABBBBCCCCDDDEEEFFFF000111222333445556667") (owner "Xilinx"))
              (property INIT_12 (string "1111111111111111111111111111111122222222222223333333344444445555") (owner "Xilinx"))
              (property INIT_13 (string "CCBBBBAAAA999988888777766666655555544444443333333322222222222221") (owner "Xilinx"))
              (property INIT_14 (string "44332221100FFEEDDDCCBBAAA998887766655544333222111000FFFFEEEDDDCC") (owner "Xilinx"))
              (property INIT_15 (string "AA987765543322100FEEDCCBBA99877665543322110FFEEDDCCBAA9988776655") (owner "Xilinx"))
              (property INIT_16 (string "CBBA987655432100FEDCBBA987765433210FFEDCCBA99876654332110FEEDCCB") (owner "Xilinx"))
              (property INIT_17 (string "9876543210FEDCBA9876543210FEDCBAA9876543210FEDCBBA98765432210FED") (owner "Xilinx"))
              (property INIT_18 (string "FEDCBA87654320FEDCBA976543210FDCBA987654310FEDCBA987654321FEDCBA") (owner "Xilinx"))
              (property INIT_19 (string "DBA98654310FECBA98654310FECBA98654320FEDCA987643210FDCBA97654321") (owner "Xilinx"))
              (property INIT_1A (string "FECBA8764321FEDBA97654210EDCA98754310FECBA87653210EDCA98754320FE") (owner "Xilinx"))
              (property INIT_1B (string "4310FDCB98754310FDCB98754310FDCB98754310FDCB98754310FDCB98764320") (owner "Xilinx"))
              (property INIT_1C (string "98754310FDCB98754310FDCB98754310FDCB98754310FDCB98754310FDCB9875") (owner "Xilinx"))
              (property INIT_1D (string "DBA98654210FDCB98764320FECBA9765321FEDCA98654210EDCA98754310FDCB") (owner "Xilinx"))
              (property INIT_1E (string "CA987643210EDCBA87654210FDCBA87654210FDCBA87653210EDCB98764320FE") (owner "Xilinx"))
              (property INIT_1F (string "43210FDCBA987654310FEDCBA976543210EDCBA986543210EDCBA97654310FED") (owner "Xilinx"))
              (property INIT_20 (string "43210FEDCBA98766543210FEDCBA9876543210FEDCBA987654321FEDCBA98765") (owner "Xilinx"))
              (property INIT_21 (string "9877654432110FEDDCBA9987655432100FEDCBBA98765543210FEEDCBA987655") (owner "Xilinx"))
              (property INIT_22 (string "22110FFEEDDCBBAA9987765544322100FEEDDCBBA99876654432210FFEDDCBAA") (owner "Xilinx"))
              (property INIT_23 (string "FEEEDDDCCBBBAAA99888776665544333221100FFEEEDDCCBBAA9988776654433") (owner "Xilinx"))
              (property INIT_24 (string "DDDDDCCCCCCCBBBBBBAAAAAA99998888877776666555544443332221111000FF") (owner "Xilinx"))
              (property INIT_25 (string "00000000000000000000000000000000FFFFFFFFFFFFFFFFEEEEEEEEEEEEEDDD") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 4) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 4) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "VIRTEX6") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 4) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 4) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram")
              (viewRef view_1 (cellRef RAMB36E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRARDADDRL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRARDADDRU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRBWRADDRL<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "15:INPUT:ADDRBWRADDRU<14:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRARDADDR<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:ADDRBWRADDR<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "13:OUTPUT:RDADDRECC<12:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:ECCPARITY<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPADIP<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPBDIP<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPADOP<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPBDOP<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWEU<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWEL<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOBDO<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOADO<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIBDI<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIADI<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAL<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEAU<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 1) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_ECC_READ (string "FALSE") (owner "Xilinx"))
              (property EN_ECC_WRITE (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_08 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_09 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F") (owner "Xilinx"))
              (property INIT_01 (string "1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F") (owner "Xilinx"))
              (property INIT_02 (string "1E1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F") (owner "Xilinx"))
              (property INIT_03 (string "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E") (owner "Xilinx"))
              (property INIT_04 (string "1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E") (owner "Xilinx"))
              (property INIT_05 (string "1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1D1D1D1D1D1D") (owner "Xilinx"))
              (property INIT_06 (string "1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1C") (owner "Xilinx"))
              (property INIT_07 (string "1919191919191919191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A") (owner "Xilinx"))
              (property INIT_08 (string "1717171717171717171717171818181818181818181818181818181818181919") (owner "Xilinx"))
              (property INIT_09 (string "1515151515151515151616161616161616161616161616161616171717171717") (owner "Xilinx"))
              (property INIT_0A (string "1313131313131313131314141414141414141414141414141415151515151515") (owner "Xilinx"))
              (property INIT_0B (string "1111111111111111111111111212121212121212121212121212131313131313") (owner "Xilinx"))
              (property INIT_0C (string "0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F10101010101010101010101010111111") (owner "Xilinx"))
              (property INIT_0D (string "0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E") (owner "Xilinx"))
              (property INIT_0E (string "090A0A0A0A0A0A0A0A0A0A0A0A0B0B0B0B0B0B0B0B0B0B0B0B0B0C0C0C0C0C0C") (owner "Xilinx"))
              (property INIT_0F (string "0707070707070707080808080808080808080808090909090909090909090909") (owner "Xilinx"))
              (property INIT_10 (string "0404040505050505050505050505050606060606060606060606060607070707") (owner "Xilinx"))
              (property INIT_11 (string "0202020202020202020202030303030303030303030303040404040404040404") (owner "Xilinx"))
              (property INIT_12 (string "3F3F3F3F3F3F3F00000000000000000000000001010101010101010101010102") (owner "Xilinx"))
              (property INIT_13 (string "3C3C3C3D3D3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F") (owner "Xilinx"))
              (property INIT_14 (string "3A3A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C") (owner "Xilinx"))
              (property INIT_15 (string "373737373737383838383838383838383838383939393939393939393939393A") (owner "Xilinx"))
              (property INIT_16 (string "3435353535353535353535353536363636363636363636363636373737373737") (owner "Xilinx"))
              (property INIT_17 (string "3232323232323233333333333333333333333333343434343434343434343434") (owner "Xilinx"))
              (property INIT_18 (string "3030303030303030303030303131313131313131313131313131323232323232") (owner "Xilinx"))
              (property INIT_19 (string "2D2D2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2F2F2F2F2F2F2F2F2F2F2F2F2F2F30") (owner "Xilinx"))
              (property INIT_1A (string "2B2B2B2B2B2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2D2D2D2D") (owner "Xilinx"))
              (property INIT_1B (string "29292929292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2B2B2B2B2B2B2B2B2B2B2B") (owner "Xilinx"))
              (property INIT_1C (string "2727282828282828282828282828282828282828292929292929292929292929") (owner "Xilinx"))
              (property INIT_1D (string "2626262626262626262626262626262727272727272727272727272727272727") (owner "Xilinx"))
              (property INIT_1E (string "2424242424242525252525252525252525252525252525252525252526262626") (owner "Xilinx"))
              (property INIT_1F (string "2323232323232323232323232323242424242424242424242424242424242424") (owner "Xilinx"))
              (property INIT_20 (string "2222222222222222222222222222222222222222232323232323232323232323") (owner "Xilinx"))
              (property INIT_21 (string "2121212121212121212121212121212121212121222222222222222222222222") (owner "Xilinx"))
              (property INIT_22 (string "2020202020202020202020212121212121212121212121212121212121212121") (owner "Xilinx"))
              (property INIT_23 (string "2020202020202020202020202020202020202020202020202020202020202020") (owner "Xilinx"))
              (property INIT_24 (string "2020202020202020202020202020202020202020202020202020202020202020") (owner "Xilinx"))
              (property INIT_25 (string "2020202020202020202020202020202020202020202020202020202020202020") (owner "Xilinx"))
              (property INIT_26 (string "2020202020202020202020202020202020202020202020202020202020202020") (owner "Xilinx"))
              (property INIT_27 (string "2020202020202020202020202020202020202020202020202020202020202020") (owner "Xilinx"))
              (property INIT_28 (string "2121212121212121212121212121212121212121202020202020202020202020") (owner "Xilinx"))
              (property INIT_29 (string "2222222222222222222222212121212121212121212121212121212121212121") (owner "Xilinx"))
              (property INIT_2A (string "2323232323232323232323222222222222222222222222222222222222222222") (owner "Xilinx"))
              (property INIT_2B (string "2424242424242424242424242424242424232323232323232323232323232323") (owner "Xilinx"))
              (property INIT_2C (string "2626262525252525252525252525252525252525252525252524242424242424") (owner "Xilinx"))
              (property INIT_2D (string "2727272727272727272727272727272726262626262626262626262626262626") (owner "Xilinx"))
              (property INIT_2E (string "2929292929292929292929282828282828282828282828282828282828272727") (owner "Xilinx"))
              (property INIT_2F (string "2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A292929292929") (owner "Xilinx"))
              (property INIT_30 (string "2D2D2D2D2D2D2D2D2D2D2D2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2B2B2B2B2B2B") (owner "Xilinx"))
              (property INIT_31 (string "2F2F2F2F2F2F2F2F2F2F2F2F2F2F2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2D2D2D") (owner "Xilinx"))
              (property INIT_32 (string "3232323232313131313131313131313131313130303030303030303030303030") (owner "Xilinx"))
              (property INIT_33 (string "3434343434343434343434333333333333333333333333333232323232323232") (owner "Xilinx"))
              (property INIT_34 (string "3737373737363636363636363636363636363535353535353535353535353434") (owner "Xilinx"))
              (property INIT_35 (string "3939393939393939393939393838383838383838383838383837373737373737") (owner "Xilinx"))
              (property INIT_36 (string "3C3C3C3C3C3C3C3C3B3B3B3B3B3B3B3B3B3B3B3B3A3A3A3A3A3A3A3A3A3A3A3A") (owner "Xilinx"))
              (property INIT_37 (string "3F3F3F3F3E3E3E3E3E3E3E3E3E3E3E3E3D3D3D3D3D3D3D3D3D3D3D3D3C3C3C3C") (owner "Xilinx"))
              (property INIT_38 (string "0101010101010101010101010000000000000000000000003F3F3F3F3F3F3F3F") (owner "Xilinx"))
              (property INIT_39 (string "0404040404040404030303030303030303030303020202020202020202020202") (owner "Xilinx"))
              (property INIT_3A (string "0707070606060606060606060606060605050505050505050505050504040404") (owner "Xilinx"))
              (property INIT_3B (string "0909090909090909090909080808080808080808080808070707070707070707") (owner "Xilinx"))
              (property INIT_3C (string "0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A0A0A0A0A0A0A0A0A0909") (owner "Xilinx"))
              (property INIT_3D (string "0E0E0E0E0E0E0E0E0E0E0E0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C") (owner "Xilinx"))
              (property INIT_3E (string "111110101010101010101010101010100F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E") (owner "Xilinx"))
              (property INIT_3F (string "1313131313121212121212121212121212121211111111111111111111111111") (owner "Xilinx"))
              (property INIT_40 (string "1515151515151414141414141414141414141414141313131313131313131313") (owner "Xilinx"))
              (property INIT_41 (string "1717171717161616161616161616161616161616161615151515151515151515") (owner "Xilinx"))
              (property INIT_42 (string "1918181818181818181818181818181818181817171717171717171717171717") (owner "Xilinx"))
              (property INIT_43 (string "1A1A1A1A1A1A1A1A1A1A1A1A1A19191919191919191919191919191919191919") (owner "Xilinx"))
              (property INIT_44 (string "1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A") (owner "Xilinx"))
              (property INIT_45 (string "1D1D1D1D1D1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C") (owner "Xilinx"))
              (property INIT_46 (string "1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D") (owner "Xilinx"))
              (property INIT_47 (string "1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E") (owner "Xilinx"))
              (property INIT_48 (string "1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1E1E") (owner "Xilinx"))
              (property INIT_49 (string "1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F") (owner "Xilinx"))
              (property INIT_4A (string "1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F") (owner "Xilinx"))
              (property INIT_4B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_4F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_50 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_51 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_52 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_53 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_54 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_55 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_56 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_57 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_58 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_59 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_5F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_60 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_61 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_62 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_63 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_64 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_65 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_66 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_67 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_68 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_69 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_6F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_70 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_71 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_72 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_73 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_74 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_75 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_76 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_77 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_78 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_79 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_7F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_A (string "NONE") (owner "Xilinx"))
              (property RAM_EXTENSION_B (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "VIRTEX6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRARDADDR 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRARDADDR 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member ADDRBWRADDR 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIADI 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 16) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 17) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 18) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 19) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 20) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 21) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 22) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 23) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 24) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 25) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIBDI 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPADIP 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPADIP 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPBDIP 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member DIPBDIP 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef (member WEBWE 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef CASCADEINA
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef CASCADEINB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef INJECTDBITERR
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef INJECTSBITERR
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 9))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 8))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOADO 31) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOADO 30) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOADO 29) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOADO 28) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOADO 27) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOADO 26) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 2))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 1))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 0))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM36_ram))
              )
            )
          )
      )
    )
  )

  (design ROM_cos2400
    (cellRef ROM_cos2400
      (libraryRef ROM_cos2400_lib)
    )
    (property PART (string "6vlx240tff1156-1") (owner "Xilinx"))
  )
)

