

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>scopeio_capture &mdash; hdl4fpga  documentation</title>
  

  
  
  
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  

  

  
        <link rel="index" title="Index"
              href="genindex.html"/>
        <link rel="search" title="Search" href="search.html"/>
    <link rel="top" title="hdl4fpga  documentation" href="index.html"/> 

  
  <script src="_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="index.html" class="icon icon-home"> hdl4fpga
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="scopeio.html">entity scopeio</a></li>
<li class="toctree-l1"><a class="reference internal" href="slides.html">Slides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">hdl4fpga</a>
        
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="index.html">Docs</a> &raquo;</li>
        
      <li>scopeio_capture</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="scopeio-capture">
<h1>scopeio_capture<a class="headerlink" href="#scopeio-capture" title="Permalink to this headline">Â¶</a></h1>
<div class="highlight-vhdl notranslate" id="scopeiocapture-label"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">--                                                                            --</span>
<span class="c1">-- Author(s):                                                                 --</span>
<span class="c1">--   Miguel Angel Sagreras                                                    --</span>
<span class="c1">--                                                                            --</span>
<span class="c1">-- Copyright (C) 2015                                                         --</span>
<span class="c1">--    Miguel Angel Sagreras                                                   --</span>
<span class="c1">--                                                                            --</span>
<span class="c1">-- This source file may be used and distributed without restriction provided  --</span>
<span class="c1">-- that this copyright statement is not removed from the file and that any    --</span>
<span class="c1">-- derivative work contains  the original copyright notice and the associated --</span>
<span class="c1">-- disclaimer.                                                                --</span>
<span class="c1">--                                                                            --</span>
<span class="c1">-- This source file is free software; you can redistribute it and/or modify   --</span>
<span class="c1">-- it under the terms of the GNU General Public License as published by the   --</span>
<span class="c1">-- Free Software Foundation, either version 3 of the License, or (at your     --</span>
<span class="c1">-- option) any later version.                                                 --</span>
<span class="c1">--                                                                            --</span>
<span class="c1">-- This source is distributed in the hope that it will be useful, but WITHOUT --</span>
<span class="c1">-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or      --</span>
<span class="c1">-- FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for   --</span>
<span class="c1">-- more details at http://www.gnu.org/licenses/.                              --</span>
<span class="c1">--                                                                            --</span>

<span class="k">library</span> <span class="nn">ieee</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.std_logic_1164.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">ieee.numeric_std.</span><span class="k">all</span><span class="p">;</span>

<span class="k">library</span> <span class="nn">hdl4fpga</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">hdl4fpga.std.</span><span class="k">all</span><span class="p">;</span>
<span class="k">use</span> <span class="nn">hdl4fpga.scopeiopkg.</span><span class="k">all</span><span class="p">;</span>

<span class="k">entity</span> <span class="nc">scopeio_capture</span> <span class="k">is</span>
    <span class="k">port</span> <span class="p">(</span>
        <span class="n">input_clk</span>      <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
        <span class="n">capture_shot</span>   <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
        <span class="n">capture_end</span>    <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">;</span>

        <span class="n">input_dv</span>       <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span> <span class="o">:=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
        <span class="n">input_data</span>     <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">;</span>
        <span class="n">input_delay</span>    <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">;</span>

        <span class="n">capture_clk</span>    <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic</span><span class="p">;</span>
        <span class="n">capture_addr</span>   <span class="o">:</span> <span class="k">in</span>  <span class="kt">std_logic_vector</span><span class="p">;</span>
        <span class="n">capture_data</span>   <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic_vector</span><span class="p">;</span>
        <span class="n">capture_dv</span>     <span class="o">:</span> <span class="k">out</span> <span class="kt">std_logic</span><span class="p">);</span>
<span class="k">end</span><span class="p">;</span>

<span class="k">architecture</span> <span class="nc">beh</span> <span class="k">of</span> <span class="nc">scopeio_capture</span> <span class="k">is</span>

    <span class="k">constant</span> <span class="n">bram_latency</span> <span class="o">:</span> <span class="kt">natural</span> <span class="o">:=</span> <span class="mi">2</span><span class="p">;</span>

    <span class="k">constant</span> <span class="n">capture_size</span> <span class="o">:</span> <span class="kt">natural</span> <span class="o">:=</span> <span class="mi">2</span><span class="o">**</span><span class="n">capture_addr</span><span class="na">&#39;length</span><span class="p">;</span>
    <span class="k">constant</span> <span class="n">delay_size</span>   <span class="o">:</span> <span class="kt">natural</span> <span class="o">:=</span> <span class="mi">2</span><span class="o">**</span><span class="n">input_delay</span><span class="na">&#39;length</span><span class="p">;</span>

    <span class="k">signal</span> <span class="n">index</span>   <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="na">&#39;length</span><span class="o">-</span><span class="mi">1</span>  <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="k">signal</span> <span class="n">bound</span>   <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="na">&#39;length</span><span class="o">-</span><span class="mi">1</span>  <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="k">signal</span> <span class="n">base</span>    <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="n">capture_addr</span><span class="na">&#39;length</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="k">signal</span> <span class="n">rd_addr</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="n">capture_addr</span><span class="na">&#39;length</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">);</span>
    <span class="k">signal</span> <span class="n">wr_addr</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="n">capture_addr</span><span class="na">&#39;length</span><span class="o">-</span><span class="mi">1</span> <span class="k">downto</span> <span class="mi">0</span><span class="p">)</span> <span class="o">:=</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;0&#39;</span><span class="p">);</span> <span class="c1">-- Debug purpose</span>
    <span class="k">signal</span> <span class="n">wr_ena</span>  <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="k">signal</span> <span class="n">no_data</span> <span class="o">:</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">input_data</span><span class="na">&#39;range</span><span class="p">);</span>

    <span class="k">signal</span> <span class="n">running</span> <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
    <span class="k">signal</span> <span class="n">delay</span>   <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="na">&#39;range</span><span class="p">);</span>
    <span class="k">signal</span> <span class="n">valid</span>   <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>


<span class="k">begin</span>
 
    <span class="n">capture_addr_p</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="n">input_clk</span><span class="p">)</span>
        <span class="k">variable</span> <span class="n">full</span> <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
        <span class="k">variable</span> <span class="n">pre</span>  <span class="o">:</span> <span class="kt">std_logic</span><span class="p">;</span>
        <span class="k">variable</span> <span class="n">cntr</span> <span class="o">:</span> <span class="kt">signed</span><span class="p">(</span><span class="mi">0</span> <span class="k">to</span> <span class="n">input_delay</span><span class="na">&#39;length</span><span class="p">)</span> <span class="o">:=</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;1&#39;</span><span class="p">);</span> <span class="c1">-- Debug purpose</span>
    <span class="k">begin</span>
        <span class="k">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">input_clk</span><span class="p">)</span> <span class="k">then</span>
            <span class="k">if</span> <span class="n">input_dv</span><span class="o">=</span><span class="sc">&#39;1&#39;</span> <span class="k">then</span>
                <span class="k">if</span> <span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="k">then</span>
                    <span class="c1">-- Pre-trigger</span>
                    <span class="k">if</span> <span class="n">capture_shot</span><span class="o">=</span><span class="sc">&#39;1&#39;</span> <span class="k">then</span>
                        <span class="k">if</span> <span class="n">full</span><span class="o">=</span><span class="sc">&#39;0&#39;</span> <span class="k">then</span>
                            <span class="n">pre</span>  <span class="o">:=</span> <span class="sc">&#39;0&#39;</span><span class="p">;</span>
                            <span class="n">cntr</span> <span class="o">:=</span> <span class="n">to_signed</span><span class="p">(</span><span class="o">-</span><span class="n">capture_size</span><span class="p">,</span> <span class="n">cntr</span><span class="na">&#39;length</span><span class="p">);</span>
                            <span class="n">base</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="k">others</span> <span class="o">=&gt;</span> <span class="sc">&#39;-&#39;</span><span class="p">);</span>
                        <span class="k">else</span>
                            <span class="n">pre</span>  <span class="o">:=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
                            <span class="n">cntr</span> <span class="o">:=</span> <span class="n">resize</span><span class="p">(</span><span class="o">-</span><span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="p">)</span><span class="o">-</span><span class="n">capture_size</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="n">cntr</span><span class="na">&#39;length</span><span class="p">);</span>
                            <span class="n">base</span> <span class="o">&lt;=</span> <span class="n">wr_addr</span><span class="p">;</span>
                        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
                        <span class="n">delay</span>   <span class="o">&lt;=</span> <span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="p">);</span>
                        <span class="n">bound</span>   <span class="o">&lt;=</span> <span class="kt">signed</span><span class="p">(</span><span class="n">resize</span><span class="p">(</span><span class="n">cntr</span><span class="p">,</span> <span class="n">bound</span><span class="na">&#39;length</span><span class="p">));</span>
                        <span class="n">running</span> <span class="o">&lt;=</span> <span class="n">cntr</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
                    <span class="k">elsif</span> <span class="n">full</span><span class="o">=</span><span class="sc">&#39;0&#39;</span> <span class="k">then</span>
                        <span class="n">cntr</span>    <span class="o">:=</span> <span class="n">cntr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
                        <span class="n">full</span>    <span class="o">:=</span> <span class="n">setif</span><span class="p">(</span><span class="n">cntr</span><span class="o">+</span><span class="n">delay</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>
                        <span class="n">bound</span>   <span class="o">&lt;=</span> <span class="n">to_signed</span><span class="p">(</span><span class="o">-</span><span class="n">capture_size</span><span class="p">,</span> <span class="n">bound</span><span class="na">&#39;length</span><span class="p">);</span>
                        <span class="n">running</span> <span class="o">&lt;=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
                    <span class="k">elsif</span> <span class="n">pre</span><span class="o">=</span><span class="sc">&#39;0&#39;</span> <span class="k">then</span>
                        <span class="n">cntr</span>    <span class="o">:=</span> <span class="n">cntr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
                        <span class="n">full</span>    <span class="o">:=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
                        <span class="n">bound</span>   <span class="o">&lt;=</span> <span class="n">to_signed</span><span class="p">(</span><span class="o">-</span><span class="n">capture_size</span><span class="p">,</span> <span class="n">bound</span><span class="na">&#39;length</span><span class="p">);</span>
                        <span class="n">running</span> <span class="o">&lt;=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
                    <span class="k">elsif</span> <span class="n">cntr</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">=</span><span class="sc">&#39;1&#39;</span> <span class="k">then</span>
                        <span class="n">cntr</span>    <span class="o">:=</span> <span class="n">cntr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
                        <span class="n">full</span>    <span class="o">:=</span> <span class="sc">&#39;1&#39;</span><span class="p">;</span>
                        <span class="n">bound</span>   <span class="o">&lt;=</span> <span class="kt">signed</span><span class="p">(</span><span class="n">resize</span><span class="p">(</span><span class="n">cntr</span><span class="p">,</span> <span class="n">bound</span><span class="na">&#39;length</span><span class="p">));</span>
                        <span class="n">running</span> <span class="o">&lt;=</span> <span class="n">cntr</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
                    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
                <span class="k">else</span>
                    <span class="c1">-- Delayed trigger</span>
                    <span class="k">if</span> <span class="n">capture_shot</span><span class="o">=</span><span class="sc">&#39;1&#39;</span> <span class="k">then</span>
                        <span class="n">cntr</span>  <span class="o">:=</span> <span class="n">resize</span><span class="p">(</span><span class="o">-</span><span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="p">)</span><span class="o">-</span><span class="n">capture_size</span><span class="o">+</span><span class="mi">1</span><span class="p">,</span> <span class="n">cntr</span><span class="na">&#39;length</span><span class="p">);</span>
                        <span class="n">base</span>  <span class="o">&lt;=</span> <span class="n">wr_addr</span><span class="p">;</span>
                        <span class="n">delay</span> <span class="o">&lt;=</span> <span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="p">);</span>
                    <span class="k">elsif</span> <span class="n">cntr</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="o">=</span><span class="sc">&#39;1&#39;</span> <span class="k">then</span>
                        <span class="n">cntr</span> <span class="o">:=</span> <span class="n">cntr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
                    <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
                    <span class="n">bound</span>   <span class="o">&lt;=</span> <span class="kt">signed</span><span class="p">(</span><span class="n">resize</span><span class="p">(</span><span class="n">cntr</span><span class="p">,</span> <span class="n">bound</span><span class="na">&#39;length</span><span class="p">));</span>
                    <span class="n">running</span> <span class="o">&lt;=</span> <span class="n">cntr</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
                <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
            <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
    <span class="k">end</span> <span class="k">process</span><span class="p">;</span>

    <span class="n">index</span> <span class="o">&lt;=</span> <span class="kt">signed</span><span class="p">(</span><span class="n">input_delay</span><span class="p">)</span><span class="o">+</span><span class="kt">signed</span><span class="p">(</span><span class="n">resize</span><span class="p">(</span><span class="kt">unsigned</span><span class="p">(</span><span class="n">capture_addr</span><span class="p">),</span> <span class="n">input_delay</span><span class="na">&#39;length</span><span class="p">));</span>

    <span class="n">capture_valid_p</span> <span class="o">:</span> <span class="n">valid</span> <span class="o">&lt;=</span>
        <span class="n">setif</span><span class="p">(</span><span class="n">index</span> <span class="o">&gt;</span> <span class="o">-</span><span class="n">capture_size</span> <span class="k">and</span> <span class="n">delay</span> <span class="o">&lt;=</span> <span class="n">index</span> <span class="k">and</span> <span class="o">-</span><span class="n">capture_size</span> <span class="o">&lt;</span> <span class="n">delay</span><span class="o">-</span><span class="n">index</span><span class="p">)</span> <span class="k">when</span> <span class="k">not</span> <span class="n">running</span><span class="o">=</span><span class="sc">&#39;1&#39;</span> <span class="k">else</span>
        <span class="n">setif</span><span class="p">(</span><span class="n">index</span> <span class="o">&gt;</span> <span class="o">-</span><span class="n">capture_size</span> <span class="k">and</span> <span class="n">delay</span> <span class="o">&lt;=</span> <span class="n">index</span> <span class="k">and</span> <span class="o">-</span><span class="n">capture_size</span> <span class="o">&lt;</span> <span class="n">delay</span><span class="o">-</span><span class="n">index</span><span class="o">+</span><span class="n">bound</span><span class="p">);</span>

    <span class="n">valid_e</span> <span class="o">:</span> <span class="k">entity</span> <span class="nc">hdl4fpga</span><span class="p">.</span><span class="n">align</span>
    <span class="k">generic</span> <span class="k">map</span> <span class="p">(</span>
        <span class="n">n</span> <span class="o">=&gt;</span> <span class="mi">1</span><span class="p">,</span>
        <span class="n">d</span> <span class="o">=&gt;</span> <span class="p">(</span><span class="mi">0</span> <span class="k">to</span> <span class="mi">0</span> <span class="o">=&gt;</span> <span class="n">bram_latency</span><span class="p">))</span>
    <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
        <span class="n">clk</span>   <span class="o">=&gt;</span> <span class="n">capture_clk</span><span class="p">,</span>
        <span class="n">di</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">=&gt;</span> <span class="sc">&#39;1&#39;</span><span class="p">,</span> <span class="c1">--valid,</span>
        <span class="n">do</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">=&gt;</span> <span class="n">capture_dv</span><span class="p">);</span>

    <span class="n">capture_end</span> <span class="o">&lt;=</span> <span class="k">not</span> <span class="n">running</span><span class="p">;</span>

    <span class="n">storage_b</span> <span class="o">:</span> <span class="k">block</span>
    <span class="k">begin</span>

        <span class="n">rd_addr</span> <span class="o">&lt;=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">index</span><span class="p">(</span><span class="n">rd_addr</span><span class="na">&#39;range</span><span class="p">);</span>
        <span class="n">wr_addr_p</span> <span class="o">:</span> <span class="k">process</span> <span class="p">(</span><span class="n">input_clk</span><span class="p">)</span>
        <span class="k">begin</span>
            <span class="k">if</span> <span class="n">rising_edge</span><span class="p">(</span><span class="n">input_clk</span><span class="p">)</span> <span class="k">then</span>
                <span class="k">if</span> <span class="n">input_dv</span><span class="o">=</span><span class="sc">&#39;1&#39;</span> <span class="k">then</span>
                    <span class="n">wr_addr</span> <span class="o">&lt;=</span> <span class="n">wr_addr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
                <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
            <span class="k">end</span> <span class="k">if</span><span class="p">;</span>
        <span class="k">end</span> <span class="k">process</span><span class="p">;</span>
        <span class="n">wr_ena</span>  <span class="o">&lt;=</span> <span class="p">(</span><span class="n">running</span> <span class="k">or</span> <span class="n">capture_shot</span><span class="p">)</span> <span class="k">and</span> <span class="n">input_dv</span><span class="p">;</span>

        <span class="n">mem_e</span> <span class="o">:</span> <span class="k">entity</span> <span class="nc">hdl4fpga</span><span class="p">.</span><span class="n">bram</span><span class="p">(</span><span class="n">inference</span><span class="p">)</span>
        <span class="k">port</span> <span class="k">map</span> <span class="p">(</span>
            <span class="n">clka</span>  <span class="o">=&gt;</span> <span class="n">input_clk</span><span class="p">,</span>
            <span class="n">addra</span> <span class="o">=&gt;</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">wr_addr</span><span class="p">),</span>
            <span class="n">wea</span>   <span class="o">=&gt;</span> <span class="n">wr_ena</span><span class="p">,</span>
            <span class="n">dia</span>   <span class="o">=&gt;</span> <span class="n">input_data</span><span class="p">,</span>
            <span class="n">doa</span>   <span class="o">=&gt;</span> <span class="n">no_data</span><span class="p">,</span>

            <span class="n">clkb</span>  <span class="o">=&gt;</span> <span class="n">capture_clk</span><span class="p">,</span>
            <span class="n">addrb</span> <span class="o">=&gt;</span> <span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">rd_addr</span><span class="p">),</span>
            <span class="n">dib</span>   <span class="o">=&gt;</span> <span class="n">no_data</span><span class="p">,</span>
            <span class="n">dob</span>   <span class="o">=&gt;</span> <span class="n">capture_data</span><span class="p">);</span>

    <span class="k">end</span> <span class="k">block</span><span class="p">;</span>

<span class="c1">--  For debugging</span>
<span class="c1">--  debug_b : block</span>
<span class="c1">--      signal di : std_logic_vector(capture_data&#39;range);</span>
<span class="c1">--  begin</span>
<span class="c1">--      di &lt;= (0 to 3-1 =&gt; &#39;1&#39;) &amp; (3 to capture_data&#39;length-1 =&gt; not valid);</span>
<span class="c1">--      xxx_e : entity hdl4fpga.align</span>
<span class="c1">--      generic map (</span>
<span class="c1">--          n =&gt; capture_data&#39;length,</span>
<span class="c1">--          d =&gt; (0 to capture_data&#39;length-1 =&gt; bram_latency))</span>
<span class="c1">--      port map (</span>
<span class="c1">--          clk =&gt; capture_clk,</span>
<span class="c1">--          di  =&gt; di,</span>
<span class="c1">--          do  =&gt; capture_data);</span>
<span class="c1">--  end block;</span>

<span class="k">end</span><span class="p">;</span>
</pre></div>
</td></tr></table></div>
</div>


           </div>
           <div class="articleComments">
            
           </div>
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018.

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'./',
            VERSION:'',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="_static/jquery.js"></script>
      <script type="text/javascript" src="_static/underscore.js"></script>
      <script type="text/javascript" src="_static/doctools.js"></script>

  

  
  
    <script type="text/javascript" src="_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
      });
  </script>
   

</body>
</html>