$date
	Sun Mar 26 18:30:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sumador4_tb $end
$var wire 1 ! RCO $end
$var wire 4 " Q [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % CLK $end
$var reg 1 & ENB $end
$var reg 2 ' MODO [1:0] $end
$var reg 1 ( RCI $end
$scope module dut $end
$var wire 4 ) A [3:0] $end
$var wire 4 * B [3:0] $end
$var wire 1 % CLK $end
$var wire 1 & ENB $end
$var wire 2 + MODO [1:0] $end
$var wire 1 ( RCI $end
$var wire 4 , negB [3:0] $end
$var reg 4 - Q [3:0] $end
$var reg 1 ! RCO $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 -
b1101 ,
b1 +
b11 *
b100 )
0(
b1 '
1&
0%
b11 $
b100 #
b0 "
x!
$end
#5
0!
b111 "
b111 -
1%
#10
b1110 ,
0%
b10 $
b10 *
b111 #
b111 )
#15
b1001 "
b1001 -
1%
#20
b1111 ,
0%
b1 $
b1 *
b1111 #
b1111 )
#25
1!
b0 "
b0 -
1%
#30
b0 ,
0%
b0 $
b0 *
b0 #
b0 )
#35
0!
1%
#40
0%
