--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml php11.twx php11.ncd -o php11.twr php11.pcf -ucf
Nexys3_Master.ucf

Design file:              php11.ncd
Physical constraint file: php11.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1952 paths analyzed, 208 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.611ns.
--------------------------------------------------------------------------------

Paths for end point countA_8 (SLICE_X15Y33.B1), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_22 (FF)
  Destination:          countA_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_22 to countA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   countA<24>
                                                       countA_22
    SLICE_X13Y36.D2      net (fanout=2)        0.600   countA<22>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.B1      net (fanout=13)       0.862   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_8_rstpot
                                                       countA_8
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (1.231ns logic, 2.332ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_21 (FF)
  Destination:          countA_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_21 to countA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.DQ      Tcko                  0.391   countA<21>
                                                       countA_21
    SLICE_X13Y36.D3      net (fanout=2)        0.508   countA<21>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.B1      net (fanout=13)       0.862   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_8_rstpot
                                                       countA_8
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (1.231ns logic, 2.240ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_24 (FF)
  Destination:          countA_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_24 to countA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.391   countA<24>
                                                       countA_24
    SLICE_X13Y36.D1      net (fanout=2)        0.472   countA<24>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.B1      net (fanout=13)       0.862   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_8_rstpot
                                                       countA_8
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (1.231ns logic, 2.204ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point countA_10 (SLICE_X15Y33.D3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_22 (FF)
  Destination:          countA_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_22 to countA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   countA<24>
                                                       countA_22
    SLICE_X13Y36.D2      net (fanout=2)        0.600   countA<22>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.D3      net (fanout=13)       0.758   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_10_rstpot
                                                       countA_10
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.231ns logic, 2.228ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_21 (FF)
  Destination:          countA_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_21 to countA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.DQ      Tcko                  0.391   countA<21>
                                                       countA_21
    SLICE_X13Y36.D3      net (fanout=2)        0.508   countA<21>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.D3      net (fanout=13)       0.758   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_10_rstpot
                                                       countA_10
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.231ns logic, 2.136ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_24 (FF)
  Destination:          countA_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.331ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_24 to countA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.391   countA<24>
                                                       countA_24
    SLICE_X13Y36.D1      net (fanout=2)        0.472   countA<24>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.D3      net (fanout=13)       0.758   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_10_rstpot
                                                       countA_10
    -------------------------------------------------  ---------------------------
    Total                                      3.331ns (1.231ns logic, 2.100ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point countA_9 (SLICE_X15Y33.C3), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_22 (FF)
  Destination:          countA_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_22 to countA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.AQ      Tcko                  0.391   countA<24>
                                                       countA_22
    SLICE_X13Y36.D2      net (fanout=2)        0.600   countA<22>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.C3      net (fanout=13)       0.732   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_9_rstpot
                                                       countA_9
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (1.231ns logic, 2.202ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_21 (FF)
  Destination:          countA_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.155 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_21 to countA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.DQ      Tcko                  0.391   countA<21>
                                                       countA_21
    SLICE_X13Y36.D3      net (fanout=2)        0.508   countA<21>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.C3      net (fanout=13)       0.732   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_9_rstpot
                                                       countA_9
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.231ns logic, 2.110ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               countA_24 (FF)
  Destination:          countA_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.305ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.251 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: countA_24 to countA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.391   countA<24>
                                                       countA_24
    SLICE_X13Y36.D1      net (fanout=2)        0.472   countA<24>
    SLICE_X13Y36.D       Tilo                  0.259   countA<24>
                                                       GND_5_o_GND_5_o_equal_1_o<24>2
    SLICE_X13Y31.B2      net (fanout=3)        0.870   GND_5_o_GND_5_o_equal_1_o<24>1
    SLICE_X13Y31.B       Tilo                  0.259   countA<2>
                                                       GND_5_o_GND_5_o_equal_1_o<24>5
    SLICE_X15Y33.C3      net (fanout=13)       0.732   GND_5_o_GND_5_o_equal_1_o
    SLICE_X15Y33.CLK     Tas                   0.322   countA<10>
                                                       countA_9_rstpot
                                                       countA_9
    -------------------------------------------------  ---------------------------
    Total                                      3.305ns (1.231ns logic, 2.074ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk4Hz (SLICE_X12Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk4Hz (FF)
  Destination:          clk4Hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk4Hz to clk4Hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.BQ      Tcko                  0.200   clk4Hz
                                                       clk4Hz
    SLICE_X12Y33.B5      net (fanout=4)        0.074   clk4Hz
    SLICE_X12Y33.CLK     Tah         (-Th)    -0.190   clk4Hz
                                                       clk4Hz_rstpot
                                                       clk4Hz
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.390ns logic, 0.074ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Paths for end point countB_24 (SLICE_X23Y27.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               countB_24 (FF)
  Destination:          countB_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: countB_24 to countB_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y27.BQ      Tcko                  0.198   countB<24>
                                                       countB_24
    SLICE_X23Y27.B5      net (fanout=27)       0.113   countB<24>
    SLICE_X23Y27.CLK     Tah         (-Th)    -0.215   countB<24>
                                                       countB_24_rstpot
                                                       countB_24
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point clk1kHz (SLICE_X20Y24.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.687ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk1kHz (FF)
  Destination:          clk1kHz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk1kHz to clk1kHz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y24.BQ      Tcko                  0.200   clk1kHz
                                                       clk1kHz
    SLICE_X20Y24.B3      net (fanout=7)        0.297   clk1kHz
    SLICE_X20Y24.CLK     Tah         (-Th)    -0.190   clk1kHz
                                                       clk1kHz_rstpot
                                                       clk1kHz
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.390ns logic, 0.297ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk4Hz/CLK
  Logical resource: clk4Hz/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: countA<13>/CLK
  Logical resource: countA_11/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.611|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1952 paths, 0 nets, and 376 connections

Design statistics:
   Minimum period:   3.611ns{1}   (Maximum frequency: 276.932MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  5 19:06:24 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



