system.membus.reqLayer0.occupancy
system.membus.respLayer0.occupancy
system.membus.pkt_size::total
system.membus.trans_dist::ReadSharedReq
system.membus.trans_dist::ReadResp
system.membus.trans_dist::ReadExReq
system.membus.trans_dist::ReadExResp       
system.cpu.icache.overall_accesses::total
system.cpu.icache.ReadReq_hits::total
system.cpu.icache.ReadReq_misses::total
system.cpu.icache.overall_miss_rate::total
system.cpu.icache.writebacks::total
system.cpu.icache.ReadReq_avg_miss_latency::total
system.cpu.dcache.overall_hits::total
system.cpu.dcache.ReadReq_hits::total
system.cpu.dcache.ReadReq_misses::total
system.cpu.dcache.ReadReq_miss_rate::total
system.cpu.dcache.writebacks::total
system.cpu.dcache.ReadReq_avg_miss_latency::total
system.cpu.dcache.WriteReq_hits::total
system.cpu.dcache.WriteReq_misses::total
system.cpu.dcache.WriteReq_miss_rate::total
system.l2.overall_miss_latency::.cpu.inst   
system.l2.overall_miss_latency::.cpu.data         
system.l2.overall_miss_latency::total
system.cpu.numCycles
system.l2.overall_misses::total
system.l2.overall_hits::total
system.l2.overall_miss_rate::total
system.cpu.icache.overall_accesses::total
system.cpu.dcache.overall_accesses::total 
system.l2.overall_accesses::total
system.l2.overall_miss_latency::total
system.membus.reqLayer0.occupancy
system.membus.respLayer0.occupancy
system.cpu.numCycles
system.l2.overall_hits::total 
system.l2.overall_misses::total
system.membus.power_state.pwrStateResidencyTicks
sim_seconds (DDR vs PIM)