0.7
2020.2
May 22 2024
18:54:44
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/includes/riscv_definitions.sv,1750039052,systemVerilog,/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/controller.sv,,,riscv_definitions,,,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/includes/riscv_pkg.sv,1750032916,systemVerilog,,,,riscv_pkg,,,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/interfaces/mem_interface.sv,1750039129,systemVerilog,,,/opt/xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_mem_interface_sv;mem_interface,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/interfaces/riscv_wrapper.sv,1750039139,systemVerilog,,,/opt/xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_riscv_wrapper_sv;riscv_wrapper,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/RISCV.sv,1750033679,systemVerilog,,,,$unit_RISCV_sv;RISCV,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/alu.sv,1750035015,systemVerilog,,,,$unit_alu_sv;alu,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/branch_unit.sv,1750025365,systemVerilog,,,,$unit_branch_unit_sv;branch_unit,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/controller.sv,1750036719,systemVerilog,,,,$unit_controller_sv;controller,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/execution.sv,1750035600,systemVerilog,,,,$unit_execution_sv;execution,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/hazard_control.sv,1750035015,systemVerilog,,,,$unit_hazard_control_sv;hazard_control,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/instruction_decode.sv,1750036672,systemVerilog,,,,$unit_instruction_decode_sv;instruction_decode,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/instruction_fetch.sv,1749813739,systemVerilog,,,,$unit_instruction_fetch_sv;instruction_fetch,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/memory_access.sv,1750035015,systemVerilog,,,,$unit_memory_access_sv;memory_access,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/mux2to1.sv,1750025344,systemVerilog,,,,mux2to1,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/register_file.sv,1750025383,systemVerilog,,,,$unit_register_file_sv;register_file,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/sign_extend.sv,1750025383,systemVerilog,,,,$unit_sign_extend_sv;sign_extend,,uvm,,,,,,
/home/paulocezar/Documentos/UVM/riscv_uvm_mem/rtl/write_back.sv,1750034919,systemVerilog,,,,$unit_write_back_sv;WriteBack,,uvm,,,,,,
/opt/xilinx/Vivado/2024.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1716425796,verilog,,,,,,,,,,,,
