version 3
D:/IT_X_20/SIPO/SIPO.vhd
SIPO
VHDL
VHDL
SIPO_RES.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
40000000
40000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
din
clk
qout
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
qout_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
din
qout
SIGNAL_ORDER_END
-X-X-X-

