$comment
	File created using the following command:
		vcd file multicycle.msim.vcd -direction
$end
$date
	Sun Apr 28 20:21:51 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module shifter_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 7 " B [6:0] $end
$var reg 3 # shift [2:0] $end
$var wire 1 $ out [7] $end
$var wire 1 % out [6] $end
$var wire 1 & out [5] $end
$var wire 1 ' out [4] $end
$var wire 1 ( out [3] $end
$var wire 1 ) out [2] $end
$var wire 1 * out [1] $end
$var wire 1 + out [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 out[0]~output_o $end
$var wire 1 3 out[1]~output_o $end
$var wire 1 4 out[2]~output_o $end
$var wire 1 5 out[3]~output_o $end
$var wire 1 6 out[4]~output_o $end
$var wire 1 7 out[5]~output_o $end
$var wire 1 8 out[6]~output_o $end
$var wire 1 9 out[7]~output_o $end
$var wire 1 : A[7]~input_o $end
$var wire 1 ; shift[0]~input_o $end
$var wire 1 < A[1]~input_o $end
$var wire 1 = shift[1]~input_o $end
$var wire 1 > A[0]~input_o $end
$var wire 1 ? Mux0~0_combout $end
$var wire 1 @ B[2]~input_o $end
$var wire 1 A B[3]~input_o $end
$var wire 1 B B[4]~input_o $end
$var wire 1 C B[5]~input_o $end
$var wire 1 D B[6]~input_o $end
$var wire 1 E ShiftLeft0~0_combout $end
$var wire 1 F ShiftLeft0~1_combout $end
$var wire 1 G B[1]~input_o $end
$var wire 1 H B[0]~input_o $end
$var wire 1 I ShiftLeft0~2_combout $end
$var wire 1 J Mux0~1_combout $end
$var wire 1 K A[6]~input_o $end
$var wire 1 L ShiftRight0~0_combout $end
$var wire 1 M A[5]~input_o $end
$var wire 1 N A[4]~input_o $end
$var wire 1 O ShiftRight0~1_combout $end
$var wire 1 P ShiftRight1~0_combout $end
$var wire 1 Q A[2]~input_o $end
$var wire 1 R ShiftRight1~1_combout $end
$var wire 1 S A[3]~input_o $end
$var wire 1 T ShiftRight1~2_combout $end
$var wire 1 U ShiftRight1~3_combout $end
$var wire 1 V Mux5~2_combout $end
$var wire 1 W Mux0~2_combout $end
$var wire 1 X shift[2]~input_o $end
$var wire 1 Y Mux0~3_combout $end
$var wire 1 Z Mux8~0_combout $end
$var wire 1 [ out[0]$latch~combout $end
$var wire 1 \ Mux1~0_combout $end
$var wire 1 ] ShiftLeft0~3_combout $end
$var wire 1 ^ ShiftLeft0~4_combout $end
$var wire 1 _ Mux1~1_combout $end
$var wire 1 ` Mux1~2_combout $end
$var wire 1 a Mux1~3_combout $end
$var wire 1 b out~0_combout $end
$var wire 1 c out~1_combout $end
$var wire 1 d out~2_combout $end
$var wire 1 e Mux1~4_combout $end
$var wire 1 f Mux1~5_combout $end
$var wire 1 g Mux1~6_combout $end
$var wire 1 h out[1]$latch~combout $end
$var wire 1 i ShiftLeft0~5_combout $end
$var wire 1 j ShiftLeft0~6_combout $end
$var wire 1 k Mux2~0_combout $end
$var wire 1 l Mux2~1_combout $end
$var wire 1 m Mux2~2_combout $end
$var wire 1 n Mux2~3_combout $end
$var wire 1 o Mux2~4_combout $end
$var wire 1 p Mux2~5_combout $end
$var wire 1 q Mux2~6_combout $end
$var wire 1 r ShiftLeft0~7_combout $end
$var wire 1 s Mux2~7_combout $end
$var wire 1 t Mux2~8_combout $end
$var wire 1 u Mux2~9_combout $end
$var wire 1 v Mux2~10_combout $end
$var wire 1 w out[2]$latch~combout $end
$var wire 1 x ShiftLeft0~8_combout $end
$var wire 1 y Mux3~2_combout $end
$var wire 1 z Mux3~3_combout $end
$var wire 1 { Mux3~4_combout $end
$var wire 1 | Mux3~5_combout $end
$var wire 1 } Mux3~6_combout $end
$var wire 1 ~ Mux3~7_combout $end
$var wire 1 !! Mux3~8_combout $end
$var wire 1 "! Mux3~10_combout $end
$var wire 1 #! Mux3~9_combout $end
$var wire 1 $! out[3]$latch~combout $end
$var wire 1 %! Mux4~0_combout $end
$var wire 1 &! ShiftLeft0~9_combout $end
$var wire 1 '! ShiftLeft0~10_combout $end
$var wire 1 (! ShiftLeft0~11_combout $end
$var wire 1 )! ShiftLeft0~12_combout $end
$var wire 1 *! Mux4~1_combout $end
$var wire 1 +! Mux4~2_combout $end
$var wire 1 ,! Mux4~3_combout $end
$var wire 1 -! out[4]$latch~combout $end
$var wire 1 .! Mux5~3_combout $end
$var wire 1 /! ShiftLeft0~13_combout $end
$var wire 1 0! ShiftLeft0~14_combout $end
$var wire 1 1! ShiftLeft0~15_combout $end
$var wire 1 2! ShiftLeft0~16_combout $end
$var wire 1 3! Mux5~4_combout $end
$var wire 1 4! Mux5~7_combout $end
$var wire 1 5! Mux5~5_combout $end
$var wire 1 6! Mux5~6_combout $end
$var wire 1 7! out[5]$latch~combout $end
$var wire 1 8! Mux6~2_combout $end
$var wire 1 9! ShiftLeft0~17_combout $end
$var wire 1 :! ShiftLeft0~18_combout $end
$var wire 1 ;! ShiftLeft0~19_combout $end
$var wire 1 <! Mux6~3_combout $end
$var wire 1 =! ShiftRight1~4_combout $end
$var wire 1 >! ShiftLeft0~20_combout $end
$var wire 1 ?! Mux6~5_combout $end
$var wire 1 @! Mux6~4_combout $end
$var wire 1 A! out[6]$latch~combout $end
$var wire 1 B! ShiftLeft0~21_combout $end
$var wire 1 C! ShiftLeft0~22_combout $end
$var wire 1 D! ShiftLeft0~23_combout $end
$var wire 1 E! ShiftLeft0~24_combout $end
$var wire 1 F! Mux7~3_combout $end
$var wire 1 G! Mux7~0_combout $end
$var wire 1 H! Mux7~1_combout $end
$var wire 1 I! Mux7~2_combout $end
$var wire 1 J! Mux7~4_combout $end
$var wire 1 K! out[7]$latch~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010111 !
b0 "
b10 #
1+
1*
0)
1(
0'
1&
0%
1$
0,
1-
x.
1/
10
11
12
13
04
15
06
17
08
19
0:
0;
1<
1=
1>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
1I
1J
1K
0L
0M
1N
1O
0P
1Q
1R
0S
0T
1U
0V
1W
0X
1Y
0Z
1[
0\
1]
1^
1_
0`
0a
0b
0c
1d
1e
1f
1g
1h
1i
1j
0k
1l
0m
1n
0o
1p
1q
0r
1s
0t
1u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
1#!
1$!
0%!
0&!
0'!
1(!
1)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
13!
04!
05!
16!
17!
08!
09!
1:!
1;!
0<!
1=!
1>!
1?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
0H!
0I!
1J!
1K!
$end
#1000000
