LISTING FOR LOGIC DESCRIPTION FILE: AsyncFSM-cupl.pld                Page 1

PLD: Universal Compiler for Programmable Logic
Version 4.0 Serial# MW-67999999
Copyright (c) 2002, Altium Limited
Created Wed Feb 28 20:53:14 2007

  1:Name      AsyncFSM-cupl;
  2:Partno    lock;
  3:Date      28th February 2007;
  4:Revision  002;
  5:Designer  Sam Black, Sam Burras, Ben Francis;
  6:Company   University of Birmingham;
  7:Assembly  1;
  8:Location  Earth;
  9:Device    P18CV8;
 10:Format    JEDEC;
 11:
 12:/**********************************************************************/
 13:/* This design uses a PEEL18CV8 in order to implement a 8 bit lock    */
 14:/*                                                                    */
 15:/* Device pin Layout         ___________                              */
 16:/*                   unused |1   \/   20| Vcc (power supply)          */
 17:/*                       k0 |2        19| unused                      */
 18:/*                       k1 |3        18| QA.INT                          */
 19:/*                       k2 |4        17| QB.INT                          */
 20:/*                       k3 |5        16| QC.INT                          */
 21:/*                       k4 |6        15| unused                      */
 22:/*                       k5 |7        14| Z                           */
 23:/*                       k6 |8        13| unused                      */
 24:/*                       k7 |9        12| Reset                       */
 25:/*                      GND |10       11| Door reset                  */
 26:/*                          |___________|                             */
 27:/*                                                                    */
 28:/**********************************************************************/
 29:
 30:
 31:/* Pin Assignments */
 32:/* Inputs */
 33:Pin 2 = k0;
 34:Pin 3 = k1;
 35:Pin 4 = k2;
 36:Pin 5 = k3;
 37:Pin 6 = k4;
 38:Pin 7 = k5;
 39:Pin 8 = k6;
 40:Pin 9 = k7;
 41:Pin 11 = DR;
 42:Pin 12 = reset;
 43:
 44:/* Ouputs */
 45:Pin 14 = Z;
 46:Pin 16 = QC.INT;
 47:Pin 17 = QB.INT;
 48:Pin 18 = QA.INT;
 49:
 50:/* Boolean algebra */
 51:
 52:QA.INT = QB.INT & !reset & !QC.INT & QA.INT & k0 & k1 & k2 & k3 & k4 & k6 & k7
 53:       # QB.INT & !reset & !QC.INT & QA.INT & !k0

LISTING FOR LOGIC DESCRIPTION FILE: AsyncFSM-cupl.pld                Page 2

PLD: Universal Compiler for Programmable Logic
Version 4.0 Serial# MW-67999999
Copyright (c) 2002, Altium Limited
Created Wed Feb 28 20:53:14 2007

 54:       # QB.INT & !reset & !QC.INT & QA.INT & !k1
 55:       # QB.INT & !reset & !QC.INT & QA.INT & !k2
 56:       # QB.INT & !reset & !QC.INT & QA.INT & !k3
 57:       # QB.INT & !reset & !QC.INT & QA.INT & !k4
 58:       # QB.INT & !reset & !QC.INT & QA.INT & !k5
 59:       # QB.INT & !reset & !QC.INT & QA.INT & !k6
 60:       # QB.INT & !reset & !QC.INT & QA.INT & !k7
 61:       # QB.INT & !reset & !QC.INT & !QA.INT & k0 & k1 & k2 & k3 & k4 & k6 & !k7
 62:       # QB.INT & !reset & QC.INT & QA.INT;
 63:
 64:QB.INT = !QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k7 & !reset
 65:       # QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k3 & k7 & !reset
 66:       # !QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k3 & !k5 & k7 & !reset
 67:       # QA.INT & QB.INT & !QC.INT & k0 & k1 & k2 & k4 & k6 & k3 & k5 & !k7 & !reset
 68:       # !QA.INT & QC.INT & k0 & k2 & k4 & k5 & k6 & k7 & !reset & !QB.INT & !k1 & k3
 69:       # !QA.INT & QC.INT & k0 & k2 & k4 & k5 & k6 & k7 & !reset & QB.INT & k1
 70:       # !QA.INT & QC.INT & k0 & k2 & k4 & k5 & k6 & k7 & !reset & QB.INT & !k1 & k3
 71:       # QC.INT & QB.INT & QA.INT & k2 & !DR;
 72:
 73:QC.INT = QA.INT & !reset & !k0
 74:       # QA.INT & !reset & !k0
 75:       # QA.INT & !reset & !k1
 76:       # QA.INT & !reset & !k2
 77:       # QA.INT & !reset & !k3
 78:       # QA.INT & !reset & !k4
 79:       # QA.INT & !reset & !k5
 80:       # QA.INT & !reset & !k6
 81:       # QA.INT & !reset & !k7
 82:       # k0 & k2 & k3 & k4 & k5 & k6 & !reset & !QA.INT & k7
 83:       # k0 & k2 & k3 & k4 & k5 & k6 & !reset & !QC.INT & QB.INT & QA.INT & k1 & !k7
 84:       # !QB.INT & QA.INT & QC.INT
 85:       # !QB.INT & !QA.INT & !QC.INT
 86:       # QC.INT & QB.INT & QA.INT & !reset
 87:       # reset;
 88:
 89:/* Output algebra */
 90:Z = QC.INT & QB.INT & QA.INT;
 91:
 92:



