-------------------------------------------------------------------------------
--
-- Title      : Design Flow Manager settings and simulation libraries
-- Active-HDL : StudentEdition 
-- Workspace  : FirstExample
-- Design     : MyDesign
-- Author     : p3
-- Company    : p3-Soft
-- Date       : 2015-03-08 10:44:23
--
-------------------------------------------------------------------------------
1. Design Flow Manager Settings
-----------------------------
Language           | VHDL
Flow Type          | HDL
C Synthesis        | <none>  
HDL Synthesis      | <none>  
Physical Synthesis | <none>  
Implementation     | <none>  
Family Name        | <none>
-----------------------------

2. Working Library: MyDesign
Active-HDL 9.3.2745.4995  2015-03-08 10:41:19

Elaboration top modules:
Architecture                  ProjectTest(project_tb)


----------------------------------------------------------------------------------------------
Entity      | Architecture | Library  | Info | Compiler Version         | Compilation Options
----------------------------------------------------------------------------------------------
project_tb  | ProjectTest  | mydesign |      | 9.3.2745.4995  (Windows) | -O3
Project     | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
B1          | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
B2          | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
B3          | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
sottrattore | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
absBlock    | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
minMax      | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
divideBy2   | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
Adder       | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
divideBy16  | behav        | mydesign |      | 9.3.2745.4995  (Windows) | -O3
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
VHDL Package               | Library  | Info | Compiler Version         | Compilation Options
----------------------------------------------------------------------------------------------
standard                   | std      |      |                          | 
TEXTIO                     | std      |      | 9.3.2745.4995  (Windows) |  -2008
std_logic_1164             | ieee     |      | 9.3.2745.4995  (Windows) |  -2008
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                    | Comment
----------------------------------------------------------------------------------------------
ieee                       | Standard IEEE packages library
mydesign                   | None
std                        | Standard VHDL library
----------------------------------------------------------------------------------------------


