;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4.4.2018. 09:10:05
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2003  	537133052
0x0004	0x36210000  	13857
0x0008	0x36050000  	13829
0x000C	0x36050000  	13829
0x0010	0x36050000  	13829
0x0014	0x36050000  	13829
0x0018	0x36050000  	13829
0x001C	0x36050000  	13829
0x0020	0x36050000  	13829
0x0024	0x36050000  	13829
0x0028	0x36050000  	13829
0x002C	0x36050000  	13829
0x0030	0x36050000  	13829
0x0034	0x36050000  	13829
0x0038	0x36050000  	13829
0x003C	0x36050000  	13829
0x0040	0x36050000  	13829
0x0044	0x36050000  	13829
0x0048	0x36050000  	13829
0x004C	0x36050000  	13829
0x0050	0x36050000  	13829
0x0054	0x36050000  	13829
0x0058	0x36050000  	13829
0x005C	0x36050000  	13829
0x0060	0x36050000  	13829
0x0064	0x36050000  	13829
0x0068	0x36050000  	13829
0x006C	0x36050000  	13829
0x0070	0x36050000  	13829
0x0074	0x36050000  	13829
0x0078	0x36050000  	13829
0x007C	0x36050000  	13829
0x0080	0x36050000  	13829
0x0084	0x36050000  	13829
0x0088	0x36050000  	13829
0x008C	0x36050000  	13829
0x0090	0x36050000  	13829
0x0094	0x36050000  	13829
0x0098	0x36050000  	13829
0x009C	0x36050000  	13829
0x00A0	0x36050000  	13829
0x00A4	0x36050000  	13829
0x00A8	0x36050000  	13829
0x00AC	0x36050000  	13829
0x00B0	0x36050000  	13829
0x00B4	0x36050000  	13829
0x00B8	0x36050000  	13829
0x00BC	0x36050000  	13829
0x00C0	0x36050000  	13829
0x00C4	0x36050000  	13829
0x00C8	0x36050000  	13829
0x00CC	0x36050000  	13829
0x00D0	0x36050000  	13829
0x00D4	0x36050000  	13829
0x00D8	0x36050000  	13829
0x00DC	0x36050000  	13829
0x00E0	0x36050000  	13829
0x00E4	0x36050000  	13829
0x00E8	0x36050000  	13829
0x00EC	0x36050000  	13829
0x00F0	0x36050000  	13829
0x00F4	0x36050000  	13829
0x00F8	0x36050000  	13829
0x00FC	0x36050000  	13829
0x0100	0x36050000  	13829
0x0104	0x36050000  	13829
0x0108	0x36050000  	13829
0x010C	0x36050000  	13829
0x0110	0x36050000  	13829
0x0114	0x36050000  	13829
0x0118	0x36050000  	13829
0x011C	0x36050000  	13829
0x0120	0x36050000  	13829
0x0124	0x36050000  	13829
0x0128	0x36050000  	13829
0x012C	0x36050000  	13829
0x0130	0x36050000  	13829
0x0134	0x36050000  	13829
0x0138	0x36050000  	13829
0x013C	0x36050000  	13829
0x0140	0x36050000  	13829
0x0144	0x36050000  	13829
0x0148	0x36050000  	13829
0x014C	0x36050000  	13829
0x0150	0x36050000  	13829
0x0154	0x36050000  	13829
0x0158	0x36050000  	13829
0x015C	0x36050000  	13829
0x0160	0x36050000  	13829
0x0164	0x36050000  	13829
0x0168	0x36050000  	13829
0x016C	0x36050000  	13829
0x0170	0x36050000  	13829
0x0174	0x36050000  	13829
0x0178	0x36050000  	13829
0x017C	0x36050000  	13829
0x0180	0x36050000  	13829
0x0184	0x36050000  	13829
0x0188	0x36050000  	13829
0x018C	0x36050000  	13829
0x0190	0x36050000  	13829
0x0194	0x36050000  	13829
0x0198	0x36050000  	13829
0x019C	0x36050000  	13829
0x01A0	0x36050000  	13829
0x01A4	0x36050000  	13829
0x01A8	0x36050000  	13829
0x01AC	0x36050000  	13829
0x01B0	0x36050000  	13829
0x01B4	0x36050000  	13829
0x01B8	0x36050000  	13829
0x01BC	0x36050000  	13829
0x01C0	0x36050000  	13829
0x01C4	0x36050000  	13829
0x01C8	0x36050000  	13829
0x01CC	0x36050000  	13829
0x01D0	0x36050000  	13829
0x01D4	0x36050000  	13829
0x01D8	0x36050000  	13829
0x01DC	0x36050000  	13829
0x01E0	0x36050000  	13829
0x01E4	0x36050000  	13829
0x01E8	0x36050000  	13829
0x01EC	0x36050000  	13829
0x01F0	0x36050000  	13829
0x01F4	0x36050000  	13829
0x01F8	0x36050000  	13829
0x01FC	0x36050000  	13829
0x0200	0x36050000  	13829
0x0204	0x36050000  	13829
; end of ____SysVT
_main:
;Click_MP3_TIVA.c, 116 :: 		void main()
0x3620	0xF000F810  BL	13892
0x3624	0xF7FFFFD8  BL	13784
0x3628	0xF000FC0A  BL	15936
0x362C	0xF7FFFFEE  BL	13836
0x3630	0xF000FBC6  BL	15808
;Click_MP3_TIVA.c, 118 :: 		systemInit();
0x3634	0xF7FFFEC4  BL	_systemInit+0
;Click_MP3_TIVA.c, 119 :: 		applicationInit();
0x3638	0xF7FFFEF4  BL	_applicationInit+0
;Click_MP3_TIVA.c, 121 :: 		while (1)
L_main24:
;Click_MP3_TIVA.c, 123 :: 		applicationTask();
0x363C	0xF7FFFF4E  BL	_applicationTask+0
;Click_MP3_TIVA.c, 124 :: 		}
0x3640	0xE7FC    B	L_main24
;Click_MP3_TIVA.c, 125 :: 		}
L_end_main:
L__main_end_loop:
0x3642	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_TIVA.c, 19 :: 		
0x33A8	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 21 :: 		
L_loopDW:
;__Lib_System_TIVA.c, 22 :: 		
0x33AA	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_TIVA.c, 23 :: 		
0x33AE	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_TIVA.c, 24 :: 		
0x33B2	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 25 :: 		
0x33B6	0xD1F8    BNE	L_loopDW
;__Lib_System_TIVA.c, 27 :: 		
L_end___CC2DW:
0x33B8	0xB001    ADD	SP, SP, #4
0x33BA	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_TIVA.c, 62 :: 		
0x34A0	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 64 :: 		
0x34A2	0xF04F0900  MOV	R9, #0
;__Lib_System_TIVA.c, 65 :: 		
0x34A6	0xF04F0C00  MOV	R12, #0
;__Lib_System_TIVA.c, 66 :: 		
0x34AA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_TIVA.c, 67 :: 		
0x34AE	0xDC04    BGT	L_loopFZs
;__Lib_System_TIVA.c, 68 :: 		
0x34B0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_TIVA.c, 69 :: 		
0x34B4	0xDB01    BLT	L_loopFZs
;__Lib_System_TIVA.c, 70 :: 		
0x34B6	0x46D4    MOV	R12, R10
;__Lib_System_TIVA.c, 71 :: 		
0x34B8	0x46EA    MOV	R10, SP
;__Lib_System_TIVA.c, 72 :: 		
L_loopFZs:
;__Lib_System_TIVA.c, 73 :: 		
0x34BA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_TIVA.c, 74 :: 		
0x34BE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_TIVA.c, 75 :: 		
0x34C2	0xD1FA    BNE	L_loopFZs
;__Lib_System_TIVA.c, 76 :: 		
0x34C4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_TIVA.c, 77 :: 		
0x34C8	0xDD05    BLE	L_norep
;__Lib_System_TIVA.c, 78 :: 		
0x34CA	0x46E2    MOV	R10, R12
;__Lib_System_TIVA.c, 79 :: 		
0x34CC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_TIVA.c, 80 :: 		
0x34D0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_TIVA.c, 81 :: 		
0x34D4	0xE7F1    B	L_loopFZs
;__Lib_System_TIVA.c, 82 :: 		
L_norep:
;__Lib_System_TIVA.c, 85 :: 		
L_end___FillZeros:
0x34D6	0xB001    ADD	SP, SP, #4
0x34D8	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_MP3_TIVA.c, 56 :: 		void systemInit()
0x33C0	0xB081    SUB	SP, SP, #4
0x33C2	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_TIVA.c, 58 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x33C6	0x2201    MOVS	R2, #1
0x33C8	0x2100    MOVS	R1, #0
0x33CA	0x2000    MOVS	R0, #0
0x33CC	0xF7FFFEA2  BL	_mikrobus_gpioInit+0
;Click_MP3_TIVA.c, 59 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x33D0	0x2200    MOVS	R2, #0
0x33D2	0x2101    MOVS	R1, #1
0x33D4	0x2000    MOVS	R0, #0
0x33D6	0xF7FFFE9D  BL	_mikrobus_gpioInit+0
;Click_MP3_TIVA.c, 60 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x33DA	0x2200    MOVS	R2, #0
0x33DC	0x2102    MOVS	R1, #2
0x33DE	0x2000    MOVS	R0, #0
0x33E0	0xF7FFFE98  BL	_mikrobus_gpioInit+0
;Click_MP3_TIVA.c, 61 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_OUTPUT );
0x33E4	0x2200    MOVS	R2, #0
0x33E6	0x2107    MOVS	R1, #7
0x33E8	0x2000    MOVS	R0, #0
0x33EA	0xF7FFFE93  BL	_mikrobus_gpioInit+0
;Click_MP3_TIVA.c, 63 :: 		mikrobus_spiInit( _MIKROBUS1, &_MP3_SPI_CFG[0] );
0x33EE	0x480C    LDR	R0, [PC, #48]
0x33F0	0x4601    MOV	R1, R0
0x33F2	0x2000    MOVS	R0, #0
0x33F4	0xF7FFFD58  BL	_mikrobus_spiInit+0
;Click_MP3_TIVA.c, 64 :: 		mikrobus_logInit( _LOG_USBUART_A, 9600 );
0x33F8	0xF2425180  MOVW	R1, #9600
0x33FC	0x2020    MOVS	R0, #32
0x33FE	0xF7FFFF71  BL	_mikrobus_logInit+0
;Click_MP3_TIVA.c, 65 :: 		Delay_ms( 100 );
0x3402	0xF64007FE  MOVW	R7, #2302
0x3406	0xF2C0073D  MOVT	R7, #61
L_systemInit0:
0x340A	0x1E7F    SUBS	R7, R7, #1
0x340C	0xD1FD    BNE	L_systemInit0
0x340E	0xBF00    NOP
0x3410	0xBF00    NOP
0x3412	0xBF00    NOP
0x3414	0xBF00    NOP
0x3416	0xBF00    NOP
;Click_MP3_TIVA.c, 66 :: 		}
L_end_systemInit:
0x3418	0xF8DDE000  LDR	LR, [SP, #0]
0x341C	0xB001    ADD	SP, SP, #4
0x341E	0x4770    BX	LR
0x3420	0x3DA00000  	__MP3_SPI_CFG+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_TM4C129XNCZAD.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x3114	0xB081    SUB	SP, SP, #4
0x3116	0xF8CDE000  STR	LR, [SP, #0]
0x311A	0xFA5FFA81  UXTB	R10, R1
0x311E	0xFA5FFB82  UXTB	R11, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 40 (R10)
; direction start address is: 44 (R11)
;easymx_v7_TM4C129XNCZAD.c, 164 :: 		switch( bus )
0x3122	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x3124	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x3128	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x312C	0xF7FFFC22  BL	easymx_v7_TM4C129XNCZAD__gpioInit_1+0
0x3130	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
0x3132	0xFA5FF18B  UXTB	R1, R11
; direction end address is: 44 (R11)
0x3136	0xFA5FF08A  UXTB	R0, R10
; pin end address is: 40 (R10)
0x313A	0xF7FFFCE3  BL	easymx_v7_TM4C129XNCZAD__gpioInit_2+0
0x313E	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x3140	0x2001    MOVS	R0, #1
0x3142	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_TM4C129XNCZAD.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 44 (R11)
; pin start address is: 40 (R10)
; bus start address is: 0 (R0)
0x3144	0x2800    CMP	R0, #0
0x3146	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x3148	0x2801    CMP	R0, #1
0x314A	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 40 (R10)
; direction end address is: 44 (R11)
0x314C	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_TM4C129XNCZAD.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x314E	0xF8DDE000  LDR	LR, [SP, #0]
0x3152	0xB001    ADD	SP, SP, #4
0x3154	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_TM4C129XNCZAD__gpioInit_1:
;__em_c129_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2974	0xB081    SUB	SP, SP, #4
0x2976	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 83 :: 		switch( pin )
0x297A	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_10
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_12:
0x297C	0x2901    CMP	R1, #1
0x297E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_13
; dir end address is: 4 (R1)
0x2980	0x2110    MOVS	R1, #16
0x2982	0x485A    LDR	R0, [PC, #360]
0x2984	0xF7FFF926  BL	_GPIO_Digital_Input+0
0x2988	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_14
L_easymx_v7_TM4C129XNCZAD__gpioInit_13:
0x298A	0x2110    MOVS	R1, #16
0x298C	0x4857    LDR	R0, [PC, #348]
0x298E	0xF7FFF9EF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_14:
0x2992	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_15:
; dir start address is: 4 (R1)
0x2994	0x2901    CMP	R1, #1
0x2996	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_16
; dir end address is: 4 (R1)
0x2998	0x2101    MOVS	R1, #1
0x299A	0x4854    LDR	R0, [PC, #336]
0x299C	0xF7FFF91A  BL	_GPIO_Digital_Input+0
0x29A0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_17
L_easymx_v7_TM4C129XNCZAD__gpioInit_16:
0x29A2	0x2101    MOVS	R1, #1
0x29A4	0x4851    LDR	R0, [PC, #324]
0x29A6	0xF7FFF9E3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_17:
0x29AA	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_18:
; dir start address is: 4 (R1)
0x29AC	0x2901    CMP	R1, #1
0x29AE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_19
; dir end address is: 4 (R1)
0x29B0	0x2101    MOVS	R1, #1
0x29B2	0x484F    LDR	R0, [PC, #316]
0x29B4	0xF7FFF90E  BL	_GPIO_Digital_Input+0
0x29B8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_110
L_easymx_v7_TM4C129XNCZAD__gpioInit_19:
0x29BA	0x2101    MOVS	R1, #1
0x29BC	0x484C    LDR	R0, [PC, #304]
0x29BE	0xF7FFF9D7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_110:
0x29C2	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_111:
; dir start address is: 4 (R1)
0x29C4	0x2901    CMP	R1, #1
0x29C6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_112
; dir end address is: 4 (R1)
0x29C8	0x2104    MOVS	R1, #4
0x29CA	0x484A    LDR	R0, [PC, #296]
0x29CC	0xF7FFF902  BL	_GPIO_Digital_Input+0
0x29D0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_113
L_easymx_v7_TM4C129XNCZAD__gpioInit_112:
0x29D2	0x2104    MOVS	R1, #4
0x29D4	0x4847    LDR	R0, [PC, #284]
0x29D6	0xF7FFF9CB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_113:
0x29DA	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_114:
; dir start address is: 4 (R1)
0x29DC	0x2901    CMP	R1, #1
0x29DE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_115
; dir end address is: 4 (R1)
0x29E0	0x2110    MOVS	R1, #16
0x29E2	0x4844    LDR	R0, [PC, #272]
0x29E4	0xF7FFF8F6  BL	_GPIO_Digital_Input+0
0x29E8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_116
L_easymx_v7_TM4C129XNCZAD__gpioInit_115:
0x29EA	0x2110    MOVS	R1, #16
0x29EC	0x4841    LDR	R0, [PC, #260]
0x29EE	0xF7FFF9BF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_116:
0x29F2	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_117:
; dir start address is: 4 (R1)
0x29F4	0x2901    CMP	R1, #1
0x29F6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_118
; dir end address is: 4 (R1)
0x29F8	0x2120    MOVS	R1, #32
0x29FA	0x483E    LDR	R0, [PC, #248]
0x29FC	0xF7FFF8EA  BL	_GPIO_Digital_Input+0
0x2A00	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_119
L_easymx_v7_TM4C129XNCZAD__gpioInit_118:
0x2A02	0x2120    MOVS	R1, #32
0x2A04	0x483B    LDR	R0, [PC, #236]
0x2A06	0xF7FFF9B3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_119:
0x2A0A	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_0); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_120:
; dir start address is: 4 (R1)
0x2A0C	0x2901    CMP	R1, #1
0x2A0E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_121
; dir end address is: 4 (R1)
0x2A10	0x2101    MOVS	R1, #1
0x2A12	0x4839    LDR	R0, [PC, #228]
0x2A14	0xF7FFF8DE  BL	_GPIO_Digital_Input+0
0x2A18	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_122
L_easymx_v7_TM4C129XNCZAD__gpioInit_121:
0x2A1A	0x2101    MOVS	R1, #1
0x2A1C	0x4836    LDR	R0, [PC, #216]
0x2A1E	0xF7FFF9A7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_122:
0x2A22	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTF_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_123:
; dir start address is: 4 (R1)
0x2A24	0x2901    CMP	R1, #1
0x2A26	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_124
; dir end address is: 4 (R1)
0x2A28	0x2110    MOVS	R1, #16
0x2A2A	0x4834    LDR	R0, [PC, #208]
0x2A2C	0xF7FFF8D2  BL	_GPIO_Digital_Input+0
0x2A30	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_125
L_easymx_v7_TM4C129XNCZAD__gpioInit_124:
0x2A32	0x2110    MOVS	R1, #16
0x2A34	0x4831    LDR	R0, [PC, #196]
0x2A36	0xF7FFF99B  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_125:
0x2A3A	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_126:
; dir start address is: 4 (R1)
0x2A3C	0x2901    CMP	R1, #1
0x2A3E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_127
; dir end address is: 4 (R1)
0x2A40	0x2140    MOVS	R1, #64
0x2A42	0x482F    LDR	R0, [PC, #188]
0x2A44	0xF7FFF8C6  BL	_GPIO_Digital_Input+0
0x2A48	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_128
L_easymx_v7_TM4C129XNCZAD__gpioInit_127:
0x2A4A	0x2140    MOVS	R1, #64
0x2A4C	0x482C    LDR	R0, [PC, #176]
0x2A4E	0xF7FFF98F  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_128:
0x2A52	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_7); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_129:
; dir start address is: 4 (R1)
0x2A54	0x2901    CMP	R1, #1
0x2A56	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_130
; dir end address is: 4 (R1)
0x2A58	0x2180    MOVS	R1, #128
0x2A5A	0x4829    LDR	R0, [PC, #164]
0x2A5C	0xF7FFF8BA  BL	_GPIO_Digital_Input+0
0x2A60	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_131
L_easymx_v7_TM4C129XNCZAD__gpioInit_130:
0x2A62	0x2180    MOVS	R1, #128
0x2A64	0x4826    LDR	R0, [PC, #152]
0x2A66	0xF7FFF983  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_131:
0x2A6A	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_132:
; dir start address is: 4 (R1)
0x2A6C	0x2901    CMP	R1, #1
0x2A6E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_133
; dir end address is: 4 (R1)
0x2A70	0x2104    MOVS	R1, #4
0x2A72	0x481F    LDR	R0, [PC, #124]
0x2A74	0xF7FFF8AE  BL	_GPIO_Digital_Input+0
0x2A78	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_134
L_easymx_v7_TM4C129XNCZAD__gpioInit_133:
0x2A7A	0x2104    MOVS	R1, #4
0x2A7C	0x481C    LDR	R0, [PC, #112]
0x2A7E	0xF7FFF977  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_134:
0x2A82	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_135:
; dir start address is: 4 (R1)
0x2A84	0x2901    CMP	R1, #1
0x2A86	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_136
; dir end address is: 4 (R1)
0x2A88	0x2108    MOVS	R1, #8
0x2A8A	0x4819    LDR	R0, [PC, #100]
0x2A8C	0xF7FFF8A2  BL	_GPIO_Digital_Input+0
0x2A90	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_137
L_easymx_v7_TM4C129XNCZAD__gpioInit_136:
0x2A92	0x2108    MOVS	R1, #8
0x2A94	0x4816    LDR	R0, [PC, #88]
0x2A96	0xF7FFF96B  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_137:
0x2A9A	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_11
;__em_c129_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_138:
0x2A9C	0x2001    MOVS	R0, #1
0x2A9E	0xE020    B	L_end__gpioInit_1
;__em_c129_gpio.c, 98 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2AA0	0x2800    CMP	R0, #0
0x2AA2	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_12
0x2AA6	0x2801    CMP	R0, #1
0x2AA8	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_15
0x2AAC	0x2802    CMP	R0, #2
0x2AAE	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_18
0x2AB2	0x2803    CMP	R0, #3
0x2AB4	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_111
0x2AB8	0x2804    CMP	R0, #4
0x2ABA	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_114
0x2ABE	0x2805    CMP	R0, #5
0x2AC0	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_117
0x2AC4	0x2806    CMP	R0, #6
0x2AC6	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_120
0x2ACA	0x2807    CMP	R0, #7
0x2ACC	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_123
0x2ACE	0x2808    CMP	R0, #8
0x2AD0	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_126
0x2AD2	0x2809    CMP	R0, #9
0x2AD4	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_129
0x2AD6	0x280A    CMP	R0, #10
0x2AD8	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_132
0x2ADA	0x280B    CMP	R0, #11
0x2ADC	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2ADE	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_138
L_easymx_v7_TM4C129XNCZAD__gpioInit_11:
;__em_c129_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x2AE0	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x2AE2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AE6	0xB001    ADD	SP, SP, #4
0x2AE8	0x4770    BX	LR
0x2AEA	0xBF00    NOP
0x2AEC	0xC0004005  	GPIO_PORTE_AHB+0
0x2AF0	0x90004005  	GPIO_PORTB_AHB+0
0x2AF4	0x80004005  	GPIO_PORTA_AHB+0
0x2AF8	0xB0004005  	GPIO_PORTD_AHB+0
0x2AFC	0xD0004005  	GPIO_PORTF_AHB+0
0x2B00	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_6.c, 529 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1BD4	0xB081    SUB	SP, SP, #4
0x1BD6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 530 :: 		
0x1BDA	0x2400    MOVS	R4, #0
0x1BDC	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x1BE0	0xB21B    SXTH	R3, R3
0x1BE2	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x1BE6	0xB212    SXTH	R2, R2
0x1BE8	0x431A    ORRS	R2, R3
0x1BEA	0xB293    UXTH	R3, R2
0x1BEC	0x2200    MOVS	R2, __GPIO_DIR_INPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1BEE	0xB410    PUSH	(R4)
0x1BF0	0xF7FEFEF4  BL	_GPIO_Config+0
0x1BF4	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 531 :: 		
L_end_GPIO_Digital_Input:
0x1BF6	0xF8DDE000  LDR	LR, [SP, #0]
0x1BFA	0xB001    ADD	SP, SP, #4
0x1BFC	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_6.c, 344 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x09DC	0xB082    SUB	SP, SP, #8
0x09DE	0xF8CDE000  STR	LR, [SP, #0]
0x09E2	0xFA5FF881  UXTB	R8, R1
0x09E6	0xB2D5    UXTB	R5, R2
0x09E8	0xB29F    UXTH	R7, R3
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 32 (R8)
; dir start address is: 20 (R5)
; config start address is: 28 (R7)
; pin_code start address is: 12 (R3)
0x09EA	0xF89D3008  LDRB	R3, [SP, #8]
;__Lib_GPIO_6.c, 349 :: 		
0x09EE	0x4CF5    LDR	R4, [PC, #980]
0x09F0	0xEA000404  AND	R4, R0, R4, LSL #0
; port end address is: 0 (R0)
; port start address is: 36 (R9)
0x09F4	0x46A1    MOV	R9, R4
;__Lib_GPIO_6.c, 351 :: 		
0x09F6	0x4620    MOV	R0, R4
0x09F8	0xF7FFFC16  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_6.c, 353 :: 		
0x09FC	0x4CF2    LDR	R4, [PC, #968]
0x09FE	0x42A5    CMP	R5, R4
0x0A00	0xD108    BNE	L_GPIO_Config46
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 354 :: 		
0x0A02	0xF5096680  ADD	R6, R9, #1024
0x0A06	0xEA6F0508  MVN	R5, R8, LSL #0
0x0A0A	0xB2ED    UXTB	R5, R5
0x0A0C	0x6834    LDR	R4, [R6, #0]
0x0A0E	0x402C    ANDS	R4, R5
0x0A10	0x6034    STR	R4, [R6, #0]
0x0A12	0xE008    B	L_GPIO_Config47
L_GPIO_Config46:
;__Lib_GPIO_6.c, 355 :: 		
; dir start address is: 20 (R5)
0x0A14	0x4CED    LDR	R4, [PC, #948]
0x0A16	0x42A5    CMP	R5, R4
0x0A18	0xD105    BNE	L_GPIO_Config48
; dir end address is: 20 (R5)
;__Lib_GPIO_6.c, 356 :: 		
0x0A1A	0xF5096580  ADD	R5, R9, #1024
0x0A1E	0x682C    LDR	R4, [R5, #0]
0x0A20	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0A24	0x602C    STR	R4, [R5, #0]
L_GPIO_Config48:
L_GPIO_Config47:
;__Lib_GPIO_6.c, 358 :: 		
0x0A26	0xF2400401  MOVW	R4, __GPIO_CFG_PULL_UP
0x0A2A	0xEA070404  AND	R4, R7, R4, LSL #0
0x0A2E	0xB2A4    UXTH	R4, R4
0x0A30	0xB134    CBZ	R4, L_GPIO_Config49
;__Lib_GPIO_6.c, 359 :: 		
0x0A32	0xF50965A2  ADD	R5, R9, #1296
0x0A36	0x682C    LDR	R4, [R5, #0]
0x0A38	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0A3C	0x602C    STR	R4, [R5, #0]
0x0A3E	0xE007    B	L_GPIO_Config50
L_GPIO_Config49:
;__Lib_GPIO_6.c, 361 :: 		
0x0A40	0xF50966A2  ADD	R6, R9, #1296
0x0A44	0xEA6F0508  MVN	R5, R8, LSL #0
0x0A48	0xB2ED    UXTB	R5, R5
0x0A4A	0x6834    LDR	R4, [R6, #0]
0x0A4C	0x402C    ANDS	R4, R5
0x0A4E	0x6034    STR	R4, [R6, #0]
L_GPIO_Config50:
;__Lib_GPIO_6.c, 363 :: 		
0x0A50	0xF2400402  MOVW	R4, __GPIO_CFG_PULL_DOWN
0x0A54	0xEA070404  AND	R4, R7, R4, LSL #0
0x0A58	0xB2A4    UXTH	R4, R4
0x0A5A	0xB134    CBZ	R4, L_GPIO_Config51
;__Lib_GPIO_6.c, 364 :: 		
0x0A5C	0xF2095514  ADDW	R5, R9, #1300
0x0A60	0x682C    LDR	R4, [R5, #0]
0x0A62	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0A66	0x602C    STR	R4, [R5, #0]
0x0A68	0xE007    B	L_GPIO_Config52
L_GPIO_Config51:
;__Lib_GPIO_6.c, 366 :: 		
0x0A6A	0xF2095614  ADDW	R6, R9, #1300
0x0A6E	0xEA6F0508  MVN	R5, R8, LSL #0
0x0A72	0xB2ED    UXTB	R5, R5
0x0A74	0x6834    LDR	R4, [R6, #0]
0x0A76	0x402C    ANDS	R4, R5
0x0A78	0x6034    STR	R4, [R6, #0]
L_GPIO_Config52:
;__Lib_GPIO_6.c, 369 :: 		
0x0A7A	0xF2400408  MOVW	R4, __GPIO_CFG_OPEN_DRAIN
0x0A7E	0xEA070404  AND	R4, R7, R4, LSL #0
0x0A82	0xB2A4    UXTH	R4, R4
0x0A84	0xB134    CBZ	R4, L_GPIO_Config53
;__Lib_GPIO_6.c, 370 :: 		
0x0A86	0xF209550C  ADDW	R5, R9, #1292
0x0A8A	0x682C    LDR	R4, [R5, #0]
0x0A8C	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0A90	0x602C    STR	R4, [R5, #0]
0x0A92	0xE007    B	L_GPIO_Config54
L_GPIO_Config53:
;__Lib_GPIO_6.c, 372 :: 		
0x0A94	0xF209560C  ADDW	R6, R9, #1292
0x0A98	0xEA6F0508  MVN	R5, R8, LSL #0
0x0A9C	0xB2ED    UXTB	R5, R5
0x0A9E	0x6834    LDR	R4, [R6, #0]
0x0AA0	0x402C    ANDS	R4, R5
0x0AA2	0x6034    STR	R4, [R6, #0]
L_GPIO_Config54:
;__Lib_GPIO_6.c, 375 :: 		
0x0AA4	0xF2400410  MOVW	R4, __GPIO_CFG_DRIVE_2mA
0x0AA8	0xEA070404  AND	R4, R7, R4, LSL #0
0x0AAC	0xB2A4    UXTH	R4, R4
0x0AAE	0xB134    CBZ	R4, L_GPIO_Config55
;__Lib_GPIO_6.c, 376 :: 		
0x0AB0	0xF50965A0  ADD	R5, R9, #1280
0x0AB4	0x682C    LDR	R4, [R5, #0]
0x0AB6	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0ABA	0x602C    STR	R4, [R5, #0]
0x0ABC	0xE007    B	L_GPIO_Config56
L_GPIO_Config55:
;__Lib_GPIO_6.c, 378 :: 		
0x0ABE	0xF50966A0  ADD	R6, R9, #1280
0x0AC2	0xEA6F0508  MVN	R5, R8, LSL #0
0x0AC6	0xB2ED    UXTB	R5, R5
0x0AC8	0x6834    LDR	R4, [R6, #0]
0x0ACA	0x402C    ANDS	R4, R5
0x0ACC	0x6034    STR	R4, [R6, #0]
L_GPIO_Config56:
;__Lib_GPIO_6.c, 381 :: 		
0x0ACE	0xF2400420  MOVW	R4, __GPIO_CFG_DRIVE_4mA
0x0AD2	0xEA070404  AND	R4, R7, R4, LSL #0
0x0AD6	0xB2A4    UXTH	R4, R4
0x0AD8	0xB134    CBZ	R4, L_GPIO_Config57
;__Lib_GPIO_6.c, 382 :: 		
0x0ADA	0xF2095504  ADDW	R5, R9, #1284
0x0ADE	0x682C    LDR	R4, [R5, #0]
0x0AE0	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0AE4	0x602C    STR	R4, [R5, #0]
0x0AE6	0xE007    B	L_GPIO_Config58
L_GPIO_Config57:
;__Lib_GPIO_6.c, 384 :: 		
0x0AE8	0xF2095604  ADDW	R6, R9, #1284
0x0AEC	0xEA6F0508  MVN	R5, R8, LSL #0
0x0AF0	0xB2ED    UXTB	R5, R5
0x0AF2	0x6834    LDR	R4, [R6, #0]
0x0AF4	0x402C    ANDS	R4, R5
0x0AF6	0x6034    STR	R4, [R6, #0]
L_GPIO_Config58:
;__Lib_GPIO_6.c, 387 :: 		
0x0AF8	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0AFC	0xEA070404  AND	R4, R7, R4, LSL #0
0x0B00	0xB2A4    UXTH	R4, R4
0x0B02	0xB134    CBZ	R4, L_GPIO_Config59
;__Lib_GPIO_6.c, 388 :: 		
0x0B04	0xF50965A1  ADD	R5, R9, #1288
0x0B08	0x682C    LDR	R4, [R5, #0]
0x0B0A	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0B0E	0x602C    STR	R4, [R5, #0]
0x0B10	0xE007    B	L_GPIO_Config60
L_GPIO_Config59:
;__Lib_GPIO_6.c, 390 :: 		
0x0B12	0xF50966A1  ADD	R6, R9, #1288
0x0B16	0xEA6F0508  MVN	R5, R8, LSL #0
0x0B1A	0xB2ED    UXTB	R5, R5
0x0B1C	0x6834    LDR	R4, [R6, #0]
0x0B1E	0x402C    ANDS	R4, R5
0x0B20	0x6034    STR	R4, [R6, #0]
L_GPIO_Config60:
;__Lib_GPIO_6.c, 392 :: 		
0x0B22	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x0B26	0xEA070404  AND	R4, R7, R4, LSL #0
0x0B2A	0xB2A4    UXTH	R4, R4
0x0B2C	0x2C01    CMP	R4, #1
0x0B2E	0xD013    BEQ	L__GPIO_Config116
0x0B30	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x0B34	0xEA070404  AND	R4, R7, R4, LSL #0
0x0B38	0xB2A4    UXTH	R4, R4
0x0B3A	0x2C01    CMP	R4, #1
0x0B3C	0xD00C    BEQ	L__GPIO_Config115
0x0B3E	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x0B42	0xEA070404  AND	R4, R7, R4, LSL #0
0x0B46	0xB2A4    UXTH	R4, R4
0x0B48	0x2C01    CMP	R4, #1
0x0B4A	0xD005    BEQ	L__GPIO_Config114
0x0B4C	0xB2DE    UXTB	R6, R3
0x0B4E	0x464B    MOV	R3, R9
0x0B50	0xB2B8    UXTH	R0, R7
0x0B52	0xFA5FF588  UXTB	R5, R8
0x0B56	0xE03C    B	L_GPIO_Config63
L__GPIO_Config116:
L__GPIO_Config115:
L__GPIO_Config114:
;__Lib_GPIO_6.c, 394 :: 		
; tmp_code start address is: 0 (R0)
0x0B58	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 395 :: 		
; i start address is: 24 (R6)
0x0B5A	0x2600    MOVS	R6, #0
; pin_mask end address is: 32 (R8)
; config end address is: 28 (R7)
; port end address is: 36 (R9)
; tmp_code end address is: 0 (R0)
; i end address is: 24 (R6)
; pin_code end address is: 12 (R3)
0x0B5C	0xB2DA    UXTB	R2, R3
0x0B5E	0xB2BB    UXTH	R3, R7
0x0B60	0x4607    MOV	R7, R0
0x0B62	0xFA5FF088  UXTB	R0, R8
0x0B66	0x4649    MOV	R1, R9
L_GPIO_Config64:
; i start address is: 24 (R6)
; tmp_code start address is: 28 (R7)
; port start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0B68	0x2E08    CMP	R6, #8
0x0B6A	0xD213    BCS	L_GPIO_Config65
;__Lib_GPIO_6.c, 397 :: 		
0x0B6C	0xFA20F406  LSR	R4, R0, R6
0x0B70	0xB2E4    UXTB	R4, R4
0x0B72	0xF0040401  AND	R4, R4, #1
0x0B76	0xB2E4    UXTB	R4, R4
0x0B78	0xB14C    CBZ	R4, L__GPIO_Config117
;__Lib_GPIO_6.c, 399 :: 		
0x0B7A	0x0075    LSLS	R5, R6, #1
0x0B7C	0xB22D    SXTH	R5, R5
0x0B7E	0x2403    MOVS	R4, #3
0x0B80	0xB224    SXTH	R4, R4
0x0B82	0x40AC    LSLS	R4, R5
0x0B84	0xB224    SXTH	R4, R4
0x0B86	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0B8A	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 400 :: 		
0x0B8C	0xE7FF    B	L_GPIO_Config67
L__GPIO_Config117:
;__Lib_GPIO_6.c, 397 :: 		
;__Lib_GPIO_6.c, 400 :: 		
L_GPIO_Config67:
;__Lib_GPIO_6.c, 395 :: 		
; tmp_code start address is: 28 (R7)
0x0B8E	0x1C76    ADDS	R6, R6, #1
0x0B90	0xB2F6    UXTB	R6, R6
;__Lib_GPIO_6.c, 401 :: 		
; i end address is: 24 (R6)
0x0B92	0xE7E9    B	L_GPIO_Config64
L_GPIO_Config65:
;__Lib_GPIO_6.c, 402 :: 		
0x0B94	0xF60176C4  ADDW	R6, R1, #4036
0x0B98	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x0B9A	0x6834    LDR	R4, [R6, #0]
0x0B9C	0x402C    ANDS	R4, R5
0x0B9E	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 403 :: 		
0x0BA0	0xF201563C  ADDW	R6, R1, #1340
0x0BA4	0x43C5    MVN	R5, R0
0x0BA6	0xB2ED    UXTB	R5, R5
0x0BA8	0x6834    LDR	R4, [R6, #0]
0x0BAA	0x402C    ANDS	R4, R5
0x0BAC	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 404 :: 		
0x0BAE	0xF50166A1  ADD	R6, R1, #1288
0x0BB2	0x43C5    MVN	R5, R0
0x0BB4	0xB2ED    UXTB	R5, R5
0x0BB6	0x6834    LDR	R4, [R6, #0]
0x0BB8	0x402C    ANDS	R4, R5
0x0BBA	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 405 :: 		
0x0BBC	0xF2015604  ADDW	R6, R1, #1284
0x0BC0	0x43C5    MVN	R5, R0
0x0BC2	0xB2ED    UXTB	R5, R5
0x0BC4	0x6834    LDR	R4, [R6, #0]
0x0BC6	0x402C    ANDS	R4, R5
0x0BC8	0x6034    STR	R4, [R6, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; port end address is: 4 (R1)
; pin_code end address is: 8 (R2)
0x0BCA	0xB2C5    UXTB	R5, R0
0x0BCC	0xB298    UXTH	R0, R3
0x0BCE	0x460B    MOV	R3, R1
0x0BD0	0xB2D6    UXTB	R6, R2
;__Lib_GPIO_6.c, 406 :: 		
L_GPIO_Config63:
;__Lib_GPIO_6.c, 408 :: 		
; pin_mask start address is: 20 (R5)
; config start address is: 0 (R0)
; pin_code start address is: 24 (R6)
; port start address is: 12 (R3)
; tmp_code start address is: 4 (R1)
0x0BD2	0x2100    MOVS	R1, #0
;__Lib_GPIO_6.c, 410 :: 		
0x0BD4	0xF2410400  MOVW	R4, __GPIO_CFG_DRIVE_6mA
0x0BD8	0xEA000404  AND	R4, R0, R4, LSL #0
0x0BDC	0xB2A4    UXTH	R4, R4
0x0BDE	0xB33C    CBZ	R4, L__GPIO_Config119
;__Lib_GPIO_6.c, 412 :: 		
; i start address is: 8 (R2)
0x0BE0	0x2200    MOVS	R2, #0
; pin_mask end address is: 20 (R5)
; tmp_code end address is: 4 (R1)
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; config end address is: 0 (R0)
0x0BE2	0x460F    MOV	R7, R1
0x0BE4	0xB2E9    UXTB	R1, R5
L_GPIO_Config69:
; i start address is: 8 (R2)
; tmp_code start address is: 28 (R7)
; port start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0BE6	0x2A08    CMP	R2, #8
0x0BE8	0xD213    BCS	L_GPIO_Config70
;__Lib_GPIO_6.c, 414 :: 		
0x0BEA	0xFA21F402  LSR	R4, R1, R2
0x0BEE	0xB2E4    UXTB	R4, R4
0x0BF0	0xF0040401  AND	R4, R4, #1
0x0BF4	0xB2E4    UXTB	R4, R4
0x0BF6	0xB14C    CBZ	R4, L__GPIO_Config118
;__Lib_GPIO_6.c, 416 :: 		
0x0BF8	0x0055    LSLS	R5, R2, #1
0x0BFA	0xB22D    SXTH	R5, R5
0x0BFC	0x2401    MOVS	R4, #1
0x0BFE	0xB224    SXTH	R4, R4
0x0C00	0x40AC    LSLS	R4, R5
0x0C02	0xB224    SXTH	R4, R4
0x0C04	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0C08	0x462F    MOV	R7, R5
;__Lib_GPIO_6.c, 417 :: 		
0x0C0A	0xE7FF    B	L_GPIO_Config72
L__GPIO_Config118:
;__Lib_GPIO_6.c, 414 :: 		
;__Lib_GPIO_6.c, 417 :: 		
L_GPIO_Config72:
;__Lib_GPIO_6.c, 412 :: 		
; tmp_code start address is: 28 (R7)
0x0C0C	0x1C52    ADDS	R2, R2, #1
0x0C0E	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 418 :: 		
; i end address is: 8 (R2)
0x0C10	0xE7E9    B	L_GPIO_Config69
L_GPIO_Config70:
;__Lib_GPIO_6.c, 420 :: 		
0x0C12	0xF60375C4  ADDW	R5, R3, #4036
0x0C16	0x682C    LDR	R4, [R5, #0]
0x0C18	0x433C    ORRS	R4, R7
0x0C1A	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 421 :: 		
0x0C1C	0xF50365A1  ADD	R5, R3, #1288
0x0C20	0x682C    LDR	R4, [R5, #0]
0x0C22	0x430C    ORRS	R4, R1
0x0C24	0x602C    STR	R4, [R5, #0]
; port end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x0C26	0x463D    MOV	R5, R7
0x0C28	0x461F    MOV	R7, R3
0x0C2A	0xB283    UXTH	R3, R0
0x0C2C	0xB2C8    UXTB	R0, R1
;__Lib_GPIO_6.c, 422 :: 		
0x0C2E	0xE003    B	L_GPIO_Config68
L__GPIO_Config119:
;__Lib_GPIO_6.c, 410 :: 		
0x0C30	0x461F    MOV	R7, R3
0x0C32	0xB283    UXTH	R3, R0
0x0C34	0xB2E8    UXTB	R0, R5
0x0C36	0x460D    MOV	R5, R1
;__Lib_GPIO_6.c, 422 :: 		
L_GPIO_Config68:
;__Lib_GPIO_6.c, 425 :: 		
; tmp_code start address is: 20 (R5)
; port start address is: 28 (R7)
; pin_code start address is: 24 (R6)
; config start address is: 12 (R3)
; pin_mask start address is: 0 (R0)
0x0C38	0xF2420400  MOVW	R4, __GPIO_CFG_DRIVE_10mA
0x0C3C	0xEA030404  AND	R4, R3, R4, LSL #0
0x0C40	0xB2A4    UXTH	R4, R4
0x0C42	0xB36C    CBZ	R4, L__GPIO_Config121
;__Lib_GPIO_6.c, 427 :: 		
; i start address is: 8 (R2)
0x0C44	0x2200    MOVS	R2, #0
; port end address is: 28 (R7)
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; i end address is: 8 (R2)
; tmp_code end address is: 20 (R5)
0x0C46	0x46A8    MOV	R8, R5
0x0C48	0x4639    MOV	R1, R7
L_GPIO_Config74:
; i start address is: 8 (R2)
; pin_mask start address is: 0 (R0)
; config start address is: 12 (R3)
; pin_code start address is: 24 (R6)
; port start address is: 4 (R1)
; tmp_code start address is: 32 (R8)
0x0C4A	0x2A08    CMP	R2, #8
0x0C4C	0xD213    BCS	L_GPIO_Config75
;__Lib_GPIO_6.c, 429 :: 		
0x0C4E	0xFA20F402  LSR	R4, R0, R2
0x0C52	0xB2E4    UXTB	R4, R4
0x0C54	0xF0040401  AND	R4, R4, #1
0x0C58	0xB2E4    UXTB	R4, R4
0x0C5A	0xB14C    CBZ	R4, L__GPIO_Config120
;__Lib_GPIO_6.c, 431 :: 		
0x0C5C	0x0055    LSLS	R5, R2, #1
0x0C5E	0xB22D    SXTH	R5, R5
0x0C60	0x2403    MOVS	R4, #3
0x0C62	0xB224    SXTH	R4, R4
0x0C64	0x40AC    LSLS	R4, R5
0x0C66	0xB224    SXTH	R4, R4
0x0C68	0xEA480504  ORR	R5, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0C6C	0x46A8    MOV	R8, R5
;__Lib_GPIO_6.c, 432 :: 		
0x0C6E	0xE7FF    B	L_GPIO_Config77
L__GPIO_Config120:
;__Lib_GPIO_6.c, 429 :: 		
;__Lib_GPIO_6.c, 432 :: 		
L_GPIO_Config77:
;__Lib_GPIO_6.c, 427 :: 		
; tmp_code start address is: 32 (R8)
0x0C70	0x1C52    ADDS	R2, R2, #1
0x0C72	0xB2D2    UXTB	R2, R2
;__Lib_GPIO_6.c, 433 :: 		
; i end address is: 8 (R2)
0x0C74	0xE7E9    B	L_GPIO_Config74
L_GPIO_Config75:
;__Lib_GPIO_6.c, 437 :: 		
0x0C76	0xF60175C4  ADDW	R5, R1, #4036
0x0C7A	0x682C    LDR	R4, [R5, #0]
0x0C7C	0xEA440408  ORR	R4, R4, R8, LSL #0
0x0C80	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 438 :: 		
0x0C82	0xF201553C  ADDW	R5, R1, #1340
0x0C86	0x682C    LDR	R4, [R5, #0]
0x0C88	0x4304    ORRS	R4, R0
0x0C8A	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 439 :: 		
0x0C8C	0xF50165A1  ADD	R5, R1, #1288
0x0C90	0x682C    LDR	R4, [R5, #0]
0x0C92	0x4304    ORRS	R4, R0
0x0C94	0x602C    STR	R4, [R5, #0]
; pin_mask end address is: 0 (R0)
; config end address is: 12 (R3)
; pin_code end address is: 24 (R6)
; port end address is: 4 (R1)
; tmp_code end address is: 32 (R8)
0x0C96	0xB2F7    UXTB	R7, R6
0x0C98	0x460E    MOV	R6, R1
0x0C9A	0xB2C2    UXTB	R2, R0
0x0C9C	0xB298    UXTH	R0, R3
;__Lib_GPIO_6.c, 440 :: 		
0x0C9E	0xE005    B	L_GPIO_Config73
L__GPIO_Config121:
;__Lib_GPIO_6.c, 425 :: 		
0x0CA0	0x9701    STR	R7, [SP, #4]
0x0CA2	0xB2C2    UXTB	R2, R0
0x0CA4	0xB298    UXTH	R0, R3
0x0CA6	0xB2F7    UXTB	R7, R6
0x0CA8	0x46A8    MOV	R8, R5
0x0CAA	0x9E01    LDR	R6, [SP, #4]
;__Lib_GPIO_6.c, 440 :: 		
L_GPIO_Config73:
;__Lib_GPIO_6.c, 443 :: 		
; pin_mask start address is: 8 (R2)
; config start address is: 0 (R0)
; pin_code start address is: 28 (R7)
; port start address is: 24 (R6)
; tmp_code start address is: 32 (R8)
0x0CAC	0xF2440400  MOVW	R4, __GPIO_CFG_DRIVE_12mA
0x0CB0	0xEA000404  AND	R4, R0, R4, LSL #0
0x0CB4	0xB2A4    UXTH	R4, R4
0x0CB6	0xB384    CBZ	R4, L__GPIO_Config123
;__Lib_GPIO_6.c, 445 :: 		
; i start address is: 12 (R3)
0x0CB8	0x2300    MOVS	R3, #0
; pin_mask end address is: 8 (R2)
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; tmp_code end address is: 32 (R8)
; config end address is: 0 (R0)
; i end address is: 12 (R3)
0x0CBA	0xB2D1    UXTB	R1, R2
L_GPIO_Config79:
; i start address is: 12 (R3)
; tmp_code start address is: 32 (R8)
; port start address is: 24 (R6)
; pin_code start address is: 28 (R7)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0CBC	0x2B08    CMP	R3, #8
0x0CBE	0xD214    BCS	L_GPIO_Config80
;__Lib_GPIO_6.c, 447 :: 		
0x0CC0	0xFA21F403  LSR	R4, R1, R3
0x0CC4	0xB2E4    UXTB	R4, R4
0x0CC6	0xF0040401  AND	R4, R4, #1
0x0CCA	0xB2E4    UXTB	R4, R4
0x0CCC	0xB154    CBZ	R4, L__GPIO_Config122
;__Lib_GPIO_6.c, 449 :: 		
0x0CCE	0x005D    LSLS	R5, R3, #1
0x0CD0	0xB22D    SXTH	R5, R5
0x0CD2	0x2403    MOVS	R4, #3
0x0CD4	0xB224    SXTH	R4, R4
0x0CD6	0x40AC    LSLS	R4, R5
0x0CD8	0xB224    SXTH	R4, R4
0x0CDA	0xEA480404  ORR	R4, R8, R4, LSL #0
; tmp_code end address is: 32 (R8)
; tmp_code start address is: 8 (R2)
0x0CDE	0x4622    MOV	R2, R4
; tmp_code end address is: 8 (R2)
0x0CE0	0x4690    MOV	R8, R2
;__Lib_GPIO_6.c, 450 :: 		
0x0CE2	0xE7FF    B	L_GPIO_Config82
L__GPIO_Config122:
;__Lib_GPIO_6.c, 447 :: 		
;__Lib_GPIO_6.c, 450 :: 		
L_GPIO_Config82:
;__Lib_GPIO_6.c, 445 :: 		
; tmp_code start address is: 32 (R8)
0x0CE4	0x1C5B    ADDS	R3, R3, #1
0x0CE6	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 451 :: 		
; i end address is: 12 (R3)
0x0CE8	0xE7E8    B	L_GPIO_Config79
L_GPIO_Config80:
;__Lib_GPIO_6.c, 454 :: 		
0x0CEA	0xF60675C4  ADDW	R5, R6, #4036
0x0CEE	0x682C    LDR	R4, [R5, #0]
0x0CF0	0xEA440408  ORR	R4, R4, R8, LSL #0
; tmp_code end address is: 32 (R8)
0x0CF4	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 455 :: 		
0x0CF6	0xF206553C  ADDW	R5, R6, #1340
0x0CFA	0x682C    LDR	R4, [R5, #0]
0x0CFC	0x430C    ORRS	R4, R1
0x0CFE	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 456 :: 		
0x0D00	0xF50665A1  ADD	R5, R6, #1288
0x0D04	0x682C    LDR	R4, [R5, #0]
0x0D06	0x430C    ORRS	R4, R1
0x0D08	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 457 :: 		
0x0D0A	0xF2065504  ADDW	R5, R6, #1284
0x0D0E	0x682C    LDR	R4, [R5, #0]
0x0D10	0x430C    ORRS	R4, R1
0x0D12	0x602C    STR	R4, [R5, #0]
; port end address is: 24 (R6)
; pin_code end address is: 28 (R7)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
0x0D14	0xB2FB    UXTB	R3, R7
0x0D16	0x4632    MOV	R2, R6
;__Lib_GPIO_6.c, 458 :: 		
0x0D18	0xE002    B	L_GPIO_Config78
L__GPIO_Config123:
;__Lib_GPIO_6.c, 443 :: 		
0x0D1A	0xB2D1    UXTB	R1, R2
0x0D1C	0x4632    MOV	R2, R6
0x0D1E	0xB2FB    UXTB	R3, R7
;__Lib_GPIO_6.c, 458 :: 		
L_GPIO_Config78:
;__Lib_GPIO_6.c, 460 :: 		
; port start address is: 8 (R2)
; pin_code start address is: 12 (R3)
; config start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
0x0D20	0xF2400480  MOVW	R4, __GPIO_CFG_SLEW_RATE
0x0D24	0xEA000404  AND	R4, R0, R4, LSL #0
0x0D28	0xB2A4    UXTH	R4, R4
0x0D2A	0xB174    CBZ	R4, L_GPIO_Config83
;__Lib_GPIO_6.c, 461 :: 		
0x0D2C	0xF2400440  MOVW	R4, __GPIO_CFG_DRIVE_8mA
0x0D30	0xEA000404  AND	R4, R0, R4, LSL #0
0x0D34	0xB2A4    UXTH	R4, R4
0x0D36	0xB12C    CBZ	R4, L_GPIO_Config84
;__Lib_GPIO_6.c, 462 :: 		
0x0D38	0xF50265A3  ADD	R5, R2, #1304
0x0D3C	0x682C    LDR	R4, [R5, #0]
0x0D3E	0x430C    ORRS	R4, R1
0x0D40	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 463 :: 		
0x0D42	0xE001    B	L_GPIO_Config85
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
L_GPIO_Config84:
;__Lib_GPIO_6.c, 465 :: 		
0x0D44	0x2001    MOVS	R0, #1
0x0D46	0xE0FA    B	L_end_GPIO_Config
L_GPIO_Config85:
;__Lib_GPIO_6.c, 466 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x0D48	0xE006    B	L_GPIO_Config86
L_GPIO_Config83:
;__Lib_GPIO_6.c, 468 :: 		
0x0D4A	0xF50266A3  ADD	R6, R2, #1304
0x0D4E	0x43CD    MVN	R5, R1
0x0D50	0xB2ED    UXTB	R5, R5
0x0D52	0x6834    LDR	R4, [R6, #0]
0x0D54	0x402C    ANDS	R4, R5
0x0D56	0x6034    STR	R4, [R6, #0]
L_GPIO_Config86:
;__Lib_GPIO_6.c, 470 :: 		
0x0D58	0xF2401400  MOVW	R4, __GPIO_CFG_DIGITAL_ENABLE
0x0D5C	0xEA000404  AND	R4, R0, R4, LSL #0
0x0D60	0xB2A4    UXTH	R4, R4
0x0D62	0xB12C    CBZ	R4, L_GPIO_Config87
;__Lib_GPIO_6.c, 471 :: 		
0x0D64	0xF202551C  ADDW	R5, R2, #1308
0x0D68	0x682C    LDR	R4, [R5, #0]
0x0D6A	0x430C    ORRS	R4, R1
0x0D6C	0x602C    STR	R4, [R5, #0]
0x0D6E	0xE006    B	L_GPIO_Config88
L_GPIO_Config87:
;__Lib_GPIO_6.c, 473 :: 		
0x0D70	0xF202561C  ADDW	R6, R2, #1308
0x0D74	0x43CD    MVN	R5, R1
0x0D76	0xB2ED    UXTB	R5, R5
0x0D78	0x6834    LDR	R4, [R6, #0]
0x0D7A	0x402C    ANDS	R4, R5
0x0D7C	0x6034    STR	R4, [R6, #0]
L_GPIO_Config88:
;__Lib_GPIO_6.c, 476 :: 		
0x0D7E	0xF2402400  MOVW	R4, __GPIO_CFG_ISOLATION_DISABLE
0x0D82	0xEA000404  AND	R4, R0, R4, LSL #0
0x0D86	0xB2A4    UXTH	R4, R4
0x0D88	0x2C00    CMP	R4, #0
0x0D8A	0xD03A    BEQ	L_GPIO_Config89
;__Lib_GPIO_6.c, 477 :: 		
0x0D8C	0x4C10    LDR	R4, [PC, #64]
0x0D8E	0x42A2    CMP	R2, R4
0x0D90	0xF2400500  MOVW	R5, #0
0x0D94	0xD000    BEQ	L__GPIO_Config131
0x0D96	0x2501    MOVS	R5, #1
L__GPIO_Config131:
0x0D98	0x4C0E    LDR	R4, [PC, #56]
0x0D9A	0x42A2    CMP	R2, R4
0x0D9C	0xF2400400  MOVW	R4, #0
0x0DA0	0xD000    BEQ	L__GPIO_Config132
0x0DA2	0x2401    MOVS	R4, #1
L__GPIO_Config132:
0x0DA4	0x4025    ANDS	R5, R4
0x0DA6	0x4C0C    LDR	R4, [PC, #48]
0x0DA8	0x42A2    CMP	R2, R4
0x0DAA	0xF2400400  MOVW	R4, #0
0x0DAE	0xD000    BEQ	L__GPIO_Config133
0x0DB0	0x2401    MOVS	R4, #1
L__GPIO_Config133:
0x0DB2	0x4025    ANDS	R5, R4
;__Lib_GPIO_6.c, 478 :: 		
0x0DB4	0x4C09    LDR	R4, [PC, #36]
0x0DB6	0x42A2    CMP	R2, R4
0x0DB8	0xF2400400  MOVW	R4, #0
0x0DBC	0xD000    BEQ	L__GPIO_Config134
0x0DBE	0x2401    MOVS	R4, #1
L__GPIO_Config134:
0x0DC0	0x4025    ANDS	R5, R4
0x0DC2	0xE00D    B	#26
0x0DC4	0xF000FFFF  	#-4096
0x0DC8	0x00000000  	__GPIO_DIR_INPUT
0x0DCC	0x00010000  	__GPIO_DIR_OUTPUT
0x0DD0	0xC0004005  	#1074118656
0x0DD4	0xB0004005  	#1074114560
0x0DD8	0x90004005  	#1074106368
0x0DDC	0x10004006  	#1074139136
0x0DE0	0x4C59    LDR	R4, [PC, #356]
0x0DE2	0x42A2    CMP	R2, R4
0x0DE4	0xF2400400  MOVW	R4, #0
0x0DE8	0xD000    BEQ	L__GPIO_Config135
0x0DEA	0x2401    MOVS	R4, #1
L__GPIO_Config135:
0x0DEC	0xEA050404  AND	R4, R5, R4, LSL #0
0x0DF0	0xB10C    CBZ	R4, L_GPIO_Config90
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; config end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 479 :: 		
0x0DF2	0x2001    MOVS	R0, #1
0x0DF4	0xE0A3    B	L_end_GPIO_Config
L_GPIO_Config90:
;__Lib_GPIO_6.c, 481 :: 		
; pin_mask start address is: 4 (R1)
; config start address is: 0 (R0)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x0DF6	0xF50265A5  ADD	R5, R2, #1320
0x0DFA	0x682C    LDR	R4, [R5, #0]
0x0DFC	0x430C    ORRS	R4, R1
0x0DFE	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 483 :: 		
0x0E00	0xE02A    B	L_GPIO_Config92
L_GPIO_Config89:
;__Lib_GPIO_6.c, 485 :: 		
0x0E02	0x4C52    LDR	R4, [PC, #328]
0x0E04	0x42A2    CMP	R2, R4
0x0E06	0xF2400500  MOVW	R5, #0
0x0E0A	0xD100    BNE	L__GPIO_Config136
0x0E0C	0x2501    MOVS	R5, #1
L__GPIO_Config136:
0x0E0E	0x4C50    LDR	R4, [PC, #320]
0x0E10	0x42A2    CMP	R2, R4
0x0E12	0xF2400400  MOVW	R4, #0
0x0E16	0xD100    BNE	L__GPIO_Config137
0x0E18	0x2401    MOVS	R4, #1
L__GPIO_Config137:
0x0E1A	0x4325    ORRS	R5, R4
0x0E1C	0x4C4D    LDR	R4, [PC, #308]
0x0E1E	0x42A2    CMP	R2, R4
0x0E20	0xF2400400  MOVW	R4, #0
0x0E24	0xD100    BNE	L__GPIO_Config138
0x0E26	0x2401    MOVS	R4, #1
L__GPIO_Config138:
0x0E28	0x4325    ORRS	R5, R4
;__Lib_GPIO_6.c, 486 :: 		
0x0E2A	0x4C4B    LDR	R4, [PC, #300]
0x0E2C	0x42A2    CMP	R2, R4
0x0E2E	0xF2400400  MOVW	R4, #0
0x0E32	0xD100    BNE	L__GPIO_Config139
0x0E34	0x2401    MOVS	R4, #1
L__GPIO_Config139:
0x0E36	0x4325    ORRS	R5, R4
0x0E38	0x4C43    LDR	R4, [PC, #268]
0x0E3A	0x42A2    CMP	R2, R4
0x0E3C	0xF2400400  MOVW	R4, #0
0x0E40	0xD100    BNE	L__GPIO_Config140
0x0E42	0x2401    MOVS	R4, #1
L__GPIO_Config140:
0x0E44	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0E48	0xB134    CBZ	R4, L_GPIO_Config93
;__Lib_GPIO_6.c, 487 :: 		
0x0E4A	0xF50266A5  ADD	R6, R2, #1320
0x0E4E	0x43CD    MVN	R5, R1
0x0E50	0xB2ED    UXTB	R5, R5
0x0E52	0x6834    LDR	R4, [R6, #0]
0x0E54	0x402C    ANDS	R4, R5
0x0E56	0x6034    STR	R4, [R6, #0]
L_GPIO_Config93:
;__Lib_GPIO_6.c, 488 :: 		
L_GPIO_Config92:
;__Lib_GPIO_6.c, 490 :: 		
0x0E58	0xF6400400  MOVW	R4, __GPIO_CFG_ADC_SRC_TRIGGER
0x0E5C	0xEA000404  AND	R4, R0, R4, LSL #0
0x0E60	0xB2A4    UXTH	R4, R4
0x0E62	0xB12C    CBZ	R4, L_GPIO_Config94
;__Lib_GPIO_6.c, 491 :: 		
0x0E64	0xF50265A6  ADD	R5, R2, #1328
0x0E68	0x682C    LDR	R4, [R5, #0]
0x0E6A	0x430C    ORRS	R4, R1
0x0E6C	0x602C    STR	R4, [R5, #0]
0x0E6E	0xE006    B	L_GPIO_Config95
L_GPIO_Config94:
;__Lib_GPIO_6.c, 493 :: 		
0x0E70	0xF50266A6  ADD	R6, R2, #1328
0x0E74	0x43CD    MVN	R5, R1
0x0E76	0xB2ED    UXTB	R5, R5
0x0E78	0x6834    LDR	R4, [R6, #0]
0x0E7A	0x402C    ANDS	R4, R5
0x0E7C	0x6034    STR	R4, [R6, #0]
L_GPIO_Config95:
;__Lib_GPIO_6.c, 495 :: 		
0x0E7E	0xF2404400  MOVW	R4, __GPIO_CFG_ALT_FUNCTION
0x0E82	0xEA000404  AND	R4, R0, R4, LSL #0
0x0E86	0xB2A4    UXTH	R4, R4
; config end address is: 0 (R0)
0x0E88	0xB12C    CBZ	R4, L_GPIO_Config96
;__Lib_GPIO_6.c, 496 :: 		
0x0E8A	0xF5026584  ADD	R5, R2, #1056
0x0E8E	0x682C    LDR	R4, [R5, #0]
0x0E90	0x430C    ORRS	R4, R1
0x0E92	0x602C    STR	R4, [R5, #0]
0x0E94	0xE006    B	L_GPIO_Config97
L_GPIO_Config96:
;__Lib_GPIO_6.c, 498 :: 		
0x0E96	0xF5026684  ADD	R6, R2, #1056
0x0E9A	0x43CD    MVN	R5, R1
0x0E9C	0xB2ED    UXTB	R5, R5
0x0E9E	0x6834    LDR	R4, [R6, #0]
0x0EA0	0x402C    ANDS	R4, R5
0x0EA2	0x6034    STR	R4, [R6, #0]
L_GPIO_Config97:
;__Lib_GPIO_6.c, 501 :: 		
0x0EA4	0xB90B    CBNZ	R3, L_GPIO_Config98
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 502 :: 		
0x0EA6	0x2000    MOVS	R0, #0
0x0EA8	0xE049    B	L_end_GPIO_Config
L_GPIO_Config98:
;__Lib_GPIO_6.c, 503 :: 		
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x0EAA	0x2B0F    CMP	R3, #15
0x0EAC	0xD901    BLS	L_GPIO_Config99
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; pin_mask end address is: 4 (R1)
;__Lib_GPIO_6.c, 504 :: 		
0x0EAE	0x2001    MOVS	R0, #1
0x0EB0	0xE045    B	L_end_GPIO_Config
L_GPIO_Config99:
;__Lib_GPIO_6.c, 506 :: 		
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 12 (R3)
; port start address is: 8 (R2)
0x0EB2	0x2700    MOVS	R7, #0
;__Lib_GPIO_6.c, 507 :: 		
; i start address is: 0 (R0)
0x0EB4	0x2000    MOVS	R0, #0
; port end address is: 8 (R2)
; pin_code end address is: 12 (R3)
; i end address is: 0 (R0)
; pin_mask end address is: 4 (R1)
; tmp_code end address is: 28 (R7)
0x0EB6	0xF88D3004  STRB	R3, [SP, #4]
0x0EBA	0xB2C3    UXTB	R3, R0
0x0EBC	0x4610    MOV	R0, R2
0x0EBE	0xF89D2004  LDRB	R2, [SP, #4]
L_GPIO_Config100:
; i start address is: 12 (R3)
; tmp_code start address is: 28 (R7)
; pin_mask start address is: 4 (R1)
; pin_code start address is: 8 (R2)
; port start address is: 0 (R0)
0x0EC2	0x2B08    CMP	R3, #8
0x0EC4	0xD212    BCS	L_GPIO_Config101
;__Lib_GPIO_6.c, 508 :: 		
0x0EC6	0xFA21F403  LSR	R4, R1, R3
0x0ECA	0xB2E4    UXTB	R4, R4
0x0ECC	0xF0040401  AND	R4, R4, #1
0x0ED0	0xB2E4    UXTB	R4, R4
0x0ED2	0xB144    CBZ	R4, L__GPIO_Config124
;__Lib_GPIO_6.c, 509 :: 		
0x0ED4	0x009D    LSLS	R5, R3, #2
0x0ED6	0xB22D    SXTH	R5, R5
0x0ED8	0xF04F040F  MOV	R4, #15
0x0EDC	0x40AC    LSLS	R4, R5
0x0EDE	0xEA470504  ORR	R5, R7, R4, LSL #0
; tmp_code end address is: 28 (R7)
; tmp_code start address is: 20 (R5)
; tmp_code end address is: 20 (R5)
0x0EE2	0x462F    MOV	R7, R5
0x0EE4	0xE7FF    B	L_GPIO_Config103
L__GPIO_Config124:
;__Lib_GPIO_6.c, 508 :: 		
;__Lib_GPIO_6.c, 509 :: 		
L_GPIO_Config103:
;__Lib_GPIO_6.c, 507 :: 		
; tmp_code start address is: 28 (R7)
0x0EE6	0x1C5B    ADDS	R3, R3, #1
0x0EE8	0xB2DB    UXTB	R3, R3
;__Lib_GPIO_6.c, 510 :: 		
; i end address is: 12 (R3)
0x0EEA	0xE7EA    B	L_GPIO_Config100
L_GPIO_Config101:
;__Lib_GPIO_6.c, 511 :: 		
0x0EEC	0xF200562C  ADDW	R6, R0, #1324
0x0EF0	0x43FD    MVN	R5, R7
; tmp_code end address is: 28 (R7)
0x0EF2	0x6834    LDR	R4, [R6, #0]
0x0EF4	0x402C    ANDS	R4, R5
0x0EF6	0x6034    STR	R4, [R6, #0]
;__Lib_GPIO_6.c, 512 :: 		
; tmp_code start address is: 24 (R6)
0x0EF8	0x2600    MOVS	R6, #0
;__Lib_GPIO_6.c, 513 :: 		
; i start address is: 12 (R3)
0x0EFA	0x2300    MOVS	R3, #0
; pin_mask end address is: 4 (R1)
; i end address is: 12 (R3)
; port end address is: 0 (R0)
; tmp_code end address is: 24 (R6)
0x0EFC	0xF88D3004  STRB	R3, [SP, #4]
0x0F00	0xB2CB    UXTB	R3, R1
0x0F02	0xF89D1004  LDRB	R1, [SP, #4]
L_GPIO_Config104:
; i start address is: 4 (R1)
; pin_mask start address is: 12 (R3)
; tmp_code start address is: 24 (R6)
; port start address is: 0 (R0)
; pin_code start address is: 8 (R2)
; pin_code end address is: 8 (R2)
; pin_mask start address is: 12 (R3)
; pin_mask end address is: 12 (R3)
0x0F06	0x2908    CMP	R1, #8
0x0F08	0xD213    BCS	L_GPIO_Config105
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
;__Lib_GPIO_6.c, 514 :: 		
; pin_mask start address is: 12 (R3)
; pin_code start address is: 8 (R2)
0x0F0A	0xFA23F401  LSR	R4, R3, R1
0x0F0E	0xB2E4    UXTB	R4, R4
0x0F10	0xF0040401  AND	R4, R4, #1
0x0F14	0xB2E4    UXTB	R4, R4
0x0F16	0xB14C    CBZ	R4, L__GPIO_Config125
;__Lib_GPIO_6.c, 515 :: 		
0x0F18	0xB2D5    UXTB	R5, R2
0x0F1A	0x008C    LSLS	R4, R1, #2
0x0F1C	0xB224    SXTH	R4, R4
0x0F1E	0xFA05F404  LSL	R4, R5, R4
0x0F22	0xEA460404  ORR	R4, R6, R4, LSL #0
; tmp_code end address is: 24 (R6)
; tmp_code start address is: 20 (R5)
0x0F26	0x4625    MOV	R5, R4
; tmp_code end address is: 20 (R5)
0x0F28	0x462E    MOV	R6, R5
0x0F2A	0xE7FF    B	L_GPIO_Config107
L__GPIO_Config125:
;__Lib_GPIO_6.c, 514 :: 		
;__Lib_GPIO_6.c, 515 :: 		
L_GPIO_Config107:
;__Lib_GPIO_6.c, 513 :: 		
; tmp_code start address is: 24 (R6)
0x0F2C	0x1C49    ADDS	R1, R1, #1
0x0F2E	0xB2C9    UXTB	R1, R1
;__Lib_GPIO_6.c, 516 :: 		
; pin_code end address is: 8 (R2)
; pin_mask end address is: 12 (R3)
; i end address is: 4 (R1)
0x0F30	0xE7E9    B	L_GPIO_Config104
L_GPIO_Config105:
;__Lib_GPIO_6.c, 517 :: 		
0x0F32	0xF200552C  ADDW	R5, R0, #1324
; port end address is: 0 (R0)
0x0F36	0x682C    LDR	R4, [R5, #0]
0x0F38	0x4334    ORRS	R4, R6
; tmp_code end address is: 24 (R6)
0x0F3A	0x602C    STR	R4, [R5, #0]
;__Lib_GPIO_6.c, 519 :: 		
0x0F3C	0x2000    MOVS	R0, #0
;__Lib_GPIO_6.c, 520 :: 		
L_end_GPIO_Config:
0x0F3E	0xF8DDE000  LDR	LR, [SP, #0]
0x0F42	0xB002    ADD	SP, SP, #8
0x0F44	0x4770    BX	LR
0x0F46	0xBF00    NOP
0x0F48	0x50004006  	#1074155520
0x0F4C	0xC0004005  	#1074118656
0x0F50	0xB0004005  	#1074114560
0x0F54	0x90004005  	#1074106368
0x0F58	0x10004006  	#1074139136
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_6.c, 5 :: 		
; port start address is: 0 (R0)
0x0228	0xB081    SUB	SP, SP, #4
; port end address is: 0 (R0)
; port start address is: 0 (R0)
;__Lib_GPIO_6.c, 8 :: 		
0x022A	0x4966    LDR	R1, [PC, #408]
0x022C	0xEA000101  AND	R1, R0, R1, LSL #0
; port end address is: 0 (R0)
; _port start address is: 0 (R0)
0x0230	0x4608    MOV	R0, R1
;__Lib_GPIO_6.c, 9 :: 		
0x0232	0xE07D    B	L_GPIO_Clk_Enable0
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 12 :: 		
L_GPIO_Clk_Enable2:
;__Lib_GPIO_6.c, 13 :: 		
0x0234	0x4964    LDR	R1, [PC, #400]
0x0236	0x6809    LDR	R1, [R1, #0]
0x0238	0xF0410201  ORR	R2, R1, #1
0x023C	0x4962    LDR	R1, [PC, #392]
0x023E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 14 :: 		
0x0240	0xE0BE    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 18 :: 		
L_GPIO_Clk_Enable3:
;__Lib_GPIO_6.c, 19 :: 		
0x0242	0x4961    LDR	R1, [PC, #388]
0x0244	0x6809    LDR	R1, [R1, #0]
0x0246	0xF0410202  ORR	R2, R1, #2
0x024A	0x495F    LDR	R1, [PC, #380]
0x024C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 20 :: 		
0x024E	0xE0B7    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 24 :: 		
L_GPIO_Clk_Enable4:
;__Lib_GPIO_6.c, 25 :: 		
0x0250	0x495D    LDR	R1, [PC, #372]
0x0252	0x6809    LDR	R1, [R1, #0]
0x0254	0xF0410204  ORR	R2, R1, #4
0x0258	0x495B    LDR	R1, [PC, #364]
0x025A	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 26 :: 		
0x025C	0xE0B0    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 30 :: 		
L_GPIO_Clk_Enable5:
;__Lib_GPIO_6.c, 31 :: 		
0x025E	0x495A    LDR	R1, [PC, #360]
0x0260	0x6809    LDR	R1, [R1, #0]
0x0262	0xF0410208  ORR	R2, R1, #8
0x0266	0x4958    LDR	R1, [PC, #352]
0x0268	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 32 :: 		
0x026A	0xE0A9    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 36 :: 		
L_GPIO_Clk_Enable6:
;__Lib_GPIO_6.c, 37 :: 		
0x026C	0x4956    LDR	R1, [PC, #344]
0x026E	0x6809    LDR	R1, [R1, #0]
0x0270	0xF0410210  ORR	R2, R1, #16
0x0274	0x4954    LDR	R1, [PC, #336]
0x0276	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 38 :: 		
0x0278	0xE0A2    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 42 :: 		
L_GPIO_Clk_Enable7:
;__Lib_GPIO_6.c, 43 :: 		
0x027A	0x4953    LDR	R1, [PC, #332]
0x027C	0x6809    LDR	R1, [R1, #0]
0x027E	0xF0410220  ORR	R2, R1, #32
0x0282	0x4951    LDR	R1, [PC, #324]
0x0284	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 44 :: 		
0x0286	0xE09B    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 48 :: 		
L_GPIO_Clk_Enable8:
;__Lib_GPIO_6.c, 49 :: 		
0x0288	0x494F    LDR	R1, [PC, #316]
0x028A	0x6809    LDR	R1, [R1, #0]
0x028C	0xF0410240  ORR	R2, R1, #64
0x0290	0x494D    LDR	R1, [PC, #308]
0x0292	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 50 :: 		
0x0294	0xE094    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 54 :: 		
L_GPIO_Clk_Enable9:
;__Lib_GPIO_6.c, 55 :: 		
0x0296	0x494C    LDR	R1, [PC, #304]
0x0298	0x6809    LDR	R1, [R1, #0]
0x029A	0xF0410280  ORR	R2, R1, #128
0x029E	0x494A    LDR	R1, [PC, #296]
0x02A0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 56 :: 		
0x02A2	0xE08D    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 60 :: 		
L_GPIO_Clk_Enable10:
;__Lib_GPIO_6.c, 61 :: 		
0x02A4	0x4948    LDR	R1, [PC, #288]
0x02A6	0x6809    LDR	R1, [R1, #0]
0x02A8	0xF4417280  ORR	R2, R1, #256
0x02AC	0x4946    LDR	R1, [PC, #280]
0x02AE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 62 :: 		
0x02B0	0xE086    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 66 :: 		
L_GPIO_Clk_Enable11:
;__Lib_GPIO_6.c, 67 :: 		
0x02B2	0x4945    LDR	R1, [PC, #276]
0x02B4	0x6809    LDR	R1, [R1, #0]
0x02B6	0xF4417200  ORR	R2, R1, #512
0x02BA	0x4943    LDR	R1, [PC, #268]
0x02BC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 68 :: 		
0x02BE	0xE07F    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 72 :: 		
L_GPIO_Clk_Enable12:
;__Lib_GPIO_6.c, 73 :: 		
0x02C0	0x4941    LDR	R1, [PC, #260]
0x02C2	0x6809    LDR	R1, [R1, #0]
0x02C4	0xF4416280  ORR	R2, R1, #1024
0x02C8	0x493F    LDR	R1, [PC, #252]
0x02CA	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 74 :: 		
0x02CC	0xE078    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 78 :: 		
L_GPIO_Clk_Enable13:
;__Lib_GPIO_6.c, 79 :: 		
0x02CE	0x493E    LDR	R1, [PC, #248]
0x02D0	0x6809    LDR	R1, [R1, #0]
0x02D2	0xF4416200  ORR	R2, R1, #2048
0x02D6	0x493C    LDR	R1, [PC, #240]
0x02D8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 80 :: 		
0x02DA	0xE071    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 84 :: 		
L_GPIO_Clk_Enable14:
;__Lib_GPIO_6.c, 85 :: 		
0x02DC	0x493A    LDR	R1, [PC, #232]
0x02DE	0x6809    LDR	R1, [R1, #0]
0x02E0	0xF4415280  ORR	R2, R1, #4096
0x02E4	0x4938    LDR	R1, [PC, #224]
0x02E6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 86 :: 		
0x02E8	0xE06A    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 90 :: 		
L_GPIO_Clk_Enable15:
;__Lib_GPIO_6.c, 91 :: 		
0x02EA	0x4937    LDR	R1, [PC, #220]
0x02EC	0x6809    LDR	R1, [R1, #0]
0x02EE	0xF4415200  ORR	R2, R1, #8192
0x02F2	0x4935    LDR	R1, [PC, #212]
0x02F4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 92 :: 		
0x02F6	0xE063    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 96 :: 		
L_GPIO_Clk_Enable16:
;__Lib_GPIO_6.c, 97 :: 		
0x02F8	0x4933    LDR	R1, [PC, #204]
0x02FA	0x6809    LDR	R1, [R1, #0]
0x02FC	0xF4414280  ORR	R2, R1, #16384
0x0300	0x4931    LDR	R1, [PC, #196]
0x0302	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 98 :: 		
0x0304	0xE05C    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 102 :: 		
L_GPIO_Clk_Enable17:
;__Lib_GPIO_6.c, 103 :: 		
0x0306	0x4930    LDR	R1, [PC, #192]
0x0308	0x6809    LDR	R1, [R1, #0]
0x030A	0xF4414200  ORR	R2, R1, #32768
0x030E	0x492E    LDR	R1, [PC, #184]
0x0310	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 104 :: 		
0x0312	0xE055    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 108 :: 		
L_GPIO_Clk_Enable18:
;__Lib_GPIO_6.c, 109 :: 		
0x0314	0x492C    LDR	R1, [PC, #176]
0x0316	0x6809    LDR	R1, [R1, #0]
0x0318	0xF4413280  ORR	R2, R1, #65536
0x031C	0x492A    LDR	R1, [PC, #168]
0x031E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 110 :: 		
0x0320	0xE04E    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 114 :: 		
L_GPIO_Clk_Enable19:
;__Lib_GPIO_6.c, 115 :: 		
0x0322	0x4929    LDR	R1, [PC, #164]
0x0324	0x6809    LDR	R1, [R1, #0]
0x0326	0xF4413200  ORR	R2, R1, #131072
0x032A	0x4927    LDR	R1, [PC, #156]
0x032C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_6.c, 116 :: 		
0x032E	0xE047    B	L_end_GPIO_Clk_Enable
;__Lib_GPIO_6.c, 119 :: 		
L_GPIO_Clk_Enable0:
; _port start address is: 0 (R0)
0x0330	0x4926    LDR	R1, [PC, #152]
0x0332	0x4288    CMP	R0, R1
0x0334	0xF43FAF7E  BEQ	L_GPIO_Clk_Enable2
0x0338	0x4925    LDR	R1, [PC, #148]
0x033A	0x4288    CMP	R0, R1
0x033C	0xF43FAF81  BEQ	L_GPIO_Clk_Enable3
0x0340	0x4924    LDR	R1, [PC, #144]
0x0342	0x4288    CMP	R0, R1
0x0344	0xF43FAF84  BEQ	L_GPIO_Clk_Enable4
0x0348	0x4923    LDR	R1, [PC, #140]
0x034A	0x4288    CMP	R0, R1
0x034C	0xF43FAF87  BEQ	L_GPIO_Clk_Enable5
0x0350	0x4922    LDR	R1, [PC, #136]
0x0352	0x4288    CMP	R0, R1
0x0354	0xF43FAF8A  BEQ	L_GPIO_Clk_Enable6
0x0358	0x4921    LDR	R1, [PC, #132]
0x035A	0x4288    CMP	R0, R1
0x035C	0xF43FAF8D  BEQ	L_GPIO_Clk_Enable7
0x0360	0x4920    LDR	R1, [PC, #128]
0x0362	0x4288    CMP	R0, R1
0x0364	0xF43FAF90  BEQ	L_GPIO_Clk_Enable8
0x0368	0x491F    LDR	R1, [PC, #124]
0x036A	0x4288    CMP	R0, R1
0x036C	0xF43FAF93  BEQ	L_GPIO_Clk_Enable9
0x0370	0x491E    LDR	R1, [PC, #120]
0x0372	0x4288    CMP	R0, R1
0x0374	0xF43FAF96  BEQ	L_GPIO_Clk_Enable10
0x0378	0x491D    LDR	R1, [PC, #116]
0x037A	0x4288    CMP	R0, R1
0x037C	0xF43FAF99  BEQ	L_GPIO_Clk_Enable11
0x0380	0x491C    LDR	R1, [PC, #112]
0x0382	0x4288    CMP	R0, R1
0x0384	0xF43FAF9C  BEQ	L_GPIO_Clk_Enable12
0x0388	0x491B    LDR	R1, [PC, #108]
0x038A	0x4288    CMP	R0, R1
0x038C	0xF43FAF9F  BEQ	L_GPIO_Clk_Enable13
0x0390	0x491A    LDR	R1, [PC, #104]
0x0392	0x4288    CMP	R0, R1
0x0394	0xF43FAFA2  BEQ	L_GPIO_Clk_Enable14
0x0398	0x4919    LDR	R1, [PC, #100]
0x039A	0x4288    CMP	R0, R1
0x039C	0xF43FAFA5  BEQ	L_GPIO_Clk_Enable15
0x03A0	0x4918    LDR	R1, [PC, #96]
0x03A2	0x4288    CMP	R0, R1
0x03A4	0xF43FAFA8  BEQ	L_GPIO_Clk_Enable16
0x03A8	0x4917    LDR	R1, [PC, #92]
0x03AA	0x4288    CMP	R0, R1
0x03AC	0xF43FAFAB  BEQ	L_GPIO_Clk_Enable17
0x03B0	0x4916    LDR	R1, [PC, #88]
0x03B2	0x4288    CMP	R0, R1
0x03B4	0xF43FAFAE  BEQ	L_GPIO_Clk_Enable18
0x03B8	0x4915    LDR	R1, [PC, #84]
0x03BA	0x4288    CMP	R0, R1
0x03BC	0xF43FAFB1  BEQ	L_GPIO_Clk_Enable19
; _port end address is: 0 (R0)
;__Lib_GPIO_6.c, 120 :: 		
L_end_GPIO_Clk_Enable:
0x03C0	0xB001    ADD	SP, SP, #4
0x03C2	0x4770    BX	LR
0x03C4	0xF000FFFF  	#-4096
0x03C8	0xE608400F  	SYSCTL_RCGCGPIO+0
0x03CC	0x80004005  	#1074102272
0x03D0	0x90004005  	#1074106368
0x03D4	0xA0004005  	#1074110464
0x03D8	0xB0004005  	#1074114560
0x03DC	0xC0004005  	#1074118656
0x03E0	0xD0004005  	#1074122752
0x03E4	0xE0004005  	#1074126848
0x03E8	0xF0004005  	#1074130944
0x03EC	0x00004006  	#1074135040
0x03F0	0x10004006  	#1074139136
0x03F4	0x20004006  	#1074143232
0x03F8	0x30004006  	#1074147328
0x03FC	0x40004006  	#1074151424
0x0400	0x50004006  	#1074155520
0x0404	0x60004006  	#1074159616
0x0408	0x70004006  	#1074163712
0x040C	0x80004006  	#1074167808
0x0410	0x90004006  	#1074171904
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_6.c, 534 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1D70	0xB081    SUB	SP, SP, #4
0x1D72	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_6.c, 535 :: 		
0x1D76	0x2400    MOVS	R4, #0
0x1D78	0xF2400340  MOVW	R3, __GPIO_CFG_DRIVE_8mA
0x1D7C	0xB21B    SXTH	R3, R3
0x1D7E	0xF2401200  MOVW	R2, __GPIO_CFG_DIGITAL_ENABLE
0x1D82	0xB212    SXTH	R2, R2
0x1D84	0x431A    ORRS	R2, R3
0x1D86	0xB293    UXTH	R3, R2
0x1D88	0x2201    MOVS	R2, __GPIO_DIR_OUTPUT
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1D8A	0xB410    PUSH	(R4)
0x1D8C	0xF7FEFE26  BL	_GPIO_Config+0
0x1D90	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 536 :: 		
L_end_GPIO_Digital_Output:
0x1D92	0xF8DDE000  LDR	LR, [SP, #0]
0x1D96	0xB001    ADD	SP, SP, #4
0x1D98	0x4770    BX	LR
; end of _GPIO_Digital_Output
easymx_v7_TM4C129XNCZAD__gpioInit_2:
;__em_c129_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2B04	0xB081    SUB	SP, SP, #4
0x2B06	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_c129_gpio.c, 104 :: 		switch( pin )
0x2B0A	0xE091    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_239
; pin end address is: 0 (R0)
;__em_c129_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_241:
0x2B0C	0x2901    CMP	R1, #1
0x2B0E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_242
; dir end address is: 4 (R1)
0x2B10	0x2120    MOVS	R1, #32
0x2B12	0x485A    LDR	R0, [PC, #360]
0x2B14	0xF7FFF85E  BL	_GPIO_Digital_Input+0
0x2B18	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_243
L_easymx_v7_TM4C129XNCZAD__gpioInit_242:
0x2B1A	0x2120    MOVS	R1, #32
0x2B1C	0x4857    LDR	R0, [PC, #348]
0x2B1E	0xF7FFF927  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_243:
0x2B22	0xE0A5    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTE_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_244:
; dir start address is: 4 (R1)
0x2B24	0x2901    CMP	R1, #1
0x2B26	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_245
; dir end address is: 4 (R1)
0x2B28	0x2102    MOVS	R1, #2
0x2B2A	0x4854    LDR	R0, [PC, #336]
0x2B2C	0xF7FFF852  BL	_GPIO_Digital_Input+0
0x2B30	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_246
L_easymx_v7_TM4C129XNCZAD__gpioInit_245:
0x2B32	0x2102    MOVS	R1, #2
0x2B34	0x4851    LDR	R0, [PC, #324]
0x2B36	0xF7FFF91B  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_246:
0x2B3A	0xE099    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_247:
; dir start address is: 4 (R1)
0x2B3C	0x2901    CMP	R1, #1
0x2B3E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_248
; dir end address is: 4 (R1)
0x2B40	0x2120    MOVS	R1, #32
0x2B42	0x484F    LDR	R0, [PC, #316]
0x2B44	0xF7FFF846  BL	_GPIO_Digital_Input+0
0x2B48	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_249
L_easymx_v7_TM4C129XNCZAD__gpioInit_248:
0x2B4A	0x2120    MOVS	R1, #32
0x2B4C	0x484C    LDR	R0, [PC, #304]
0x2B4E	0xF7FFF90F  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_249:
0x2B52	0xE08D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_250:
; dir start address is: 4 (R1)
0x2B54	0x2901    CMP	R1, #1
0x2B56	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_251
; dir end address is: 4 (R1)
0x2B58	0x2104    MOVS	R1, #4
0x2B5A	0x484A    LDR	R0, [PC, #296]
0x2B5C	0xF7FFF83A  BL	_GPIO_Digital_Input+0
0x2B60	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_252
L_easymx_v7_TM4C129XNCZAD__gpioInit_251:
0x2B62	0x2104    MOVS	R1, #4
0x2B64	0x4847    LDR	R0, [PC, #284]
0x2B66	0xF7FFF903  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_252:
0x2B6A	0xE081    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_253:
; dir start address is: 4 (R1)
0x2B6C	0x2901    CMP	R1, #1
0x2B6E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_254
; dir end address is: 4 (R1)
0x2B70	0x2110    MOVS	R1, #16
0x2B72	0x4844    LDR	R0, [PC, #272]
0x2B74	0xF7FFF82E  BL	_GPIO_Digital_Input+0
0x2B78	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_255
L_easymx_v7_TM4C129XNCZAD__gpioInit_254:
0x2B7A	0x2110    MOVS	R1, #16
0x2B7C	0x4841    LDR	R0, [PC, #260]
0x2B7E	0xF7FFF8F7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_255:
0x2B82	0xE075    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTA_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_256:
; dir start address is: 4 (R1)
0x2B84	0x2901    CMP	R1, #1
0x2B86	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_257
; dir end address is: 4 (R1)
0x2B88	0x2120    MOVS	R1, #32
0x2B8A	0x483E    LDR	R0, [PC, #248]
0x2B8C	0xF7FFF822  BL	_GPIO_Digital_Input+0
0x2B90	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_258
L_easymx_v7_TM4C129XNCZAD__gpioInit_257:
0x2B92	0x2120    MOVS	R1, #32
0x2B94	0x483B    LDR	R0, [PC, #236]
0x2B96	0xF7FFF8EB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_258:
0x2B9A	0xE069    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_1); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_259:
; dir start address is: 4 (R1)
0x2B9C	0x2901    CMP	R1, #1
0x2B9E	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_260
; dir end address is: 4 (R1)
0x2BA0	0x2102    MOVS	R1, #2
0x2BA2	0x4839    LDR	R0, [PC, #228]
0x2BA4	0xF7FFF816  BL	_GPIO_Digital_Input+0
0x2BA8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_261
L_easymx_v7_TM4C129XNCZAD__gpioInit_260:
0x2BAA	0x2102    MOVS	R1, #2
0x2BAC	0x4836    LDR	R0, [PC, #216]
0x2BAE	0xF7FFF8DF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_261:
0x2BB2	0xE05D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); else GPIO_Digital_Output(&GPIO_PORTD_AHB, _GPIO_PINMASK_6); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_262:
; dir start address is: 4 (R1)
0x2BB4	0x2901    CMP	R1, #1
0x2BB6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_263
; dir end address is: 4 (R1)
0x2BB8	0x2140    MOVS	R1, #64
0x2BBA	0x4833    LDR	R0, [PC, #204]
0x2BBC	0xF7FFF80A  BL	_GPIO_Digital_Input+0
0x2BC0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_264
L_easymx_v7_TM4C129XNCZAD__gpioInit_263:
0x2BC2	0x2140    MOVS	R1, #64
0x2BC4	0x4830    LDR	R0, [PC, #192]
0x2BC6	0xF7FFF8D3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_264:
0x2BCA	0xE051    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_4); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_265:
; dir start address is: 4 (R1)
0x2BCC	0x2901    CMP	R1, #1
0x2BCE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_266
; dir end address is: 4 (R1)
0x2BD0	0x2110    MOVS	R1, #16
0x2BD2	0x482E    LDR	R0, [PC, #184]
0x2BD4	0xF7FEFFFE  BL	_GPIO_Digital_Input+0
0x2BD8	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_267
L_easymx_v7_TM4C129XNCZAD__gpioInit_266:
0x2BDA	0x2110    MOVS	R1, #16
0x2BDC	0x482B    LDR	R0, [PC, #172]
0x2BDE	0xF7FFF8C7  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_267:
0x2BE2	0xE045    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); else GPIO_Digital_Output(&GPIO_PORTC_AHB, _GPIO_PINMASK_5); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_268:
; dir start address is: 4 (R1)
0x2BE4	0x2901    CMP	R1, #1
0x2BE6	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_269
; dir end address is: 4 (R1)
0x2BE8	0x2120    MOVS	R1, #32
0x2BEA	0x4828    LDR	R0, [PC, #160]
0x2BEC	0xF7FEFFF2  BL	_GPIO_Digital_Input+0
0x2BF0	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_270
L_easymx_v7_TM4C129XNCZAD__gpioInit_269:
0x2BF2	0x2120    MOVS	R1, #32
0x2BF4	0x4825    LDR	R0, [PC, #148]
0x2BF6	0xF7FFF8BB  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_270:
0x2BFA	0xE039    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_2); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_271:
; dir start address is: 4 (R1)
0x2BFC	0x2901    CMP	R1, #1
0x2BFE	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_272
; dir end address is: 4 (R1)
0x2C00	0x2104    MOVS	R1, #4
0x2C02	0x481F    LDR	R0, [PC, #124]
0x2C04	0xF7FEFFE6  BL	_GPIO_Digital_Input+0
0x2C08	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_273
L_easymx_v7_TM4C129XNCZAD__gpioInit_272:
0x2C0A	0x2104    MOVS	R1, #4
0x2C0C	0x481C    LDR	R0, [PC, #112]
0x2C0E	0xF7FFF8AF  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_273:
0x2C12	0xE02D    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); else GPIO_Digital_Output(&GPIO_PORTB_AHB, _GPIO_PINMASK_3); break;
L_easymx_v7_TM4C129XNCZAD__gpioInit_274:
; dir start address is: 4 (R1)
0x2C14	0x2901    CMP	R1, #1
0x2C16	0xD104    BNE	L_easymx_v7_TM4C129XNCZAD__gpioInit_275
; dir end address is: 4 (R1)
0x2C18	0x2108    MOVS	R1, #8
0x2C1A	0x4819    LDR	R0, [PC, #100]
0x2C1C	0xF7FEFFDA  BL	_GPIO_Digital_Input+0
0x2C20	0xE003    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_276
L_easymx_v7_TM4C129XNCZAD__gpioInit_275:
0x2C22	0x2108    MOVS	R1, #8
0x2C24	0x4816    LDR	R0, [PC, #88]
0x2C26	0xF7FFF8A3  BL	_GPIO_Digital_Output+0
L_easymx_v7_TM4C129XNCZAD__gpioInit_276:
0x2C2A	0xE021    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_240
;__em_c129_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_TM4C129XNCZAD__gpioInit_277:
0x2C2C	0x2001    MOVS	R0, #1
0x2C2E	0xE020    B	L_end__gpioInit_2
;__em_c129_gpio.c, 119 :: 		}
L_easymx_v7_TM4C129XNCZAD__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x2C30	0x2800    CMP	R0, #0
0x2C32	0xF43FAF6B  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_241
0x2C36	0x2801    CMP	R0, #1
0x2C38	0xF43FAF74  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_244
0x2C3C	0x2802    CMP	R0, #2
0x2C3E	0xF43FAF7D  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_247
0x2C42	0x2803    CMP	R0, #3
0x2C44	0xF43FAF86  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_250
0x2C48	0x2804    CMP	R0, #4
0x2C4A	0xF43FAF8F  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_253
0x2C4E	0x2805    CMP	R0, #5
0x2C50	0xF43FAF98  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_256
0x2C54	0x2806    CMP	R0, #6
0x2C56	0xF43FAFA1  BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_259
0x2C5A	0x2807    CMP	R0, #7
0x2C5C	0xD0AA    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_262
0x2C5E	0x2808    CMP	R0, #8
0x2C60	0xD0B4    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_265
0x2C62	0x2809    CMP	R0, #9
0x2C64	0xD0BE    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_268
0x2C66	0x280A    CMP	R0, #10
0x2C68	0xD0C8    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_271
0x2C6A	0x280B    CMP	R0, #11
0x2C6C	0xD0D2    BEQ	L_easymx_v7_TM4C129XNCZAD__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x2C6E	0xE7DD    B	L_easymx_v7_TM4C129XNCZAD__gpioInit_277
L_easymx_v7_TM4C129XNCZAD__gpioInit_240:
;__em_c129_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x2C70	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x2C72	0xF8DDE000  LDR	LR, [SP, #0]
0x2C76	0xB001    ADD	SP, SP, #4
0x2C78	0x4770    BX	LR
0x2C7A	0xBF00    NOP
0x2C7C	0xC0004005  	GPIO_PORTE_AHB+0
0x2C80	0x90004005  	GPIO_PORTB_AHB+0
0x2C84	0x80004005  	GPIO_PORTA_AHB+0
0x2C88	0xB0004005  	GPIO_PORTD_AHB+0
0x2C8C	0xA0004005  	GPIO_PORTC_AHB+0
; end of easymx_v7_TM4C129XNCZAD__gpioInit_2
_mikrobus_spiInit:
;easymx_v7_TM4C129XNCZAD.c, 192 :: 		T_mikrobus_ret mikrobus_spiInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2EA8	0xB081    SUB	SP, SP, #4
0x2EAA	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 194 :: 		switch( bus )
0x2EAE	0xE009    B	L_mikrobus_spiInit83
; bus end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 197 :: 		case _MIKROBUS1 : return _spiInit_1( cfg );
L_mikrobus_spiInit85:
0x2EB0	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2EB2	0xF7FFFEED  BL	easymx_v7_TM4C129XNCZAD__spiInit_1+0
0x2EB6	0xE00A    B	L_end_mikrobus_spiInit
;easymx_v7_TM4C129XNCZAD.c, 200 :: 		case _MIKROBUS2 : return _spiInit_2( cfg );
L_mikrobus_spiInit86:
; cfg start address is: 4 (R1)
0x2EB8	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x2EBA	0xF7FFFD21  BL	easymx_v7_TM4C129XNCZAD__spiInit_2+0
0x2EBE	0xE006    B	L_end_mikrobus_spiInit
;easymx_v7_TM4C129XNCZAD.c, 214 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_spiInit87:
0x2EC0	0x2001    MOVS	R0, #1
0x2EC2	0xE004    B	L_end_mikrobus_spiInit
;easymx_v7_TM4C129XNCZAD.c, 215 :: 		}
L_mikrobus_spiInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x2EC4	0x2800    CMP	R0, #0
0x2EC6	0xD0F3    BEQ	L_mikrobus_spiInit85
0x2EC8	0x2801    CMP	R0, #1
0x2ECA	0xD0F5    BEQ	L_mikrobus_spiInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x2ECC	0xE7F8    B	L_mikrobus_spiInit87
;easymx_v7_TM4C129XNCZAD.c, 217 :: 		}
L_end_mikrobus_spiInit:
0x2ECE	0xF8DDE000  LDR	LR, [SP, #0]
0x2ED2	0xB001    ADD	SP, SP, #4
0x2ED4	0x4770    BX	LR
; end of _mikrobus_spiInit
easymx_v7_TM4C129XNCZAD__spiInit_1:
;__em_c129_spi.c, 27 :: 		static T_mikrobus_ret _spiInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x2C90	0xB081    SUB	SP, SP, #4
0x2C92	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_spi.c, 29 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned)cfg[1], (unsigned)cfg[2] , &_GPIO_MODULE_SPI0_A245_AHB );
0x2C96	0xF2000108  ADDW	R1, R0, #8
0x2C9A	0x680B    LDR	R3, [R1, #0]
0x2C9C	0x1D01    ADDS	R1, R0, #4
0x2C9E	0x680A    LDR	R2, [R1, #0]
0x2CA0	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2CA2	0x4608    MOV	R0, R1
0x2CA4	0xB291    UXTH	R1, R2
0x2CA6	0xB29A    UXTH	R2, R3
0x2CA8	0x4B03    LDR	R3, [PC, #12]
0x2CAA	0xF7FEFFA9  BL	_SPI0_Init_Advanced+0
;__em_c129_spi.c, 30 :: 		return _MIKROBUS_OK;
0x2CAE	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_spi.c, 31 :: 		}
L_end__spiInit_1:
0x2CB0	0xF8DDE000  LDR	LR, [SP, #0]
0x2CB4	0xB001    ADD	SP, SP, #4
0x2CB6	0x4770    BX	LR
0x2CB8	0x3C640000  	__GPIO_MODULE_SPI0_A245_AHB+0
; end of easymx_v7_TM4C129XNCZAD__spiInit_1
_SPI0_Init_Advanced:
;__Lib_SPI_03.c, 59 :: 		
; module start address is: 12 (R3)
; master_slave_mode start address is: 4 (R1)
0x1C00	0xB08A    SUB	SP, SP, #40
0x1C02	0xF8CDE000  STR	LR, [SP, #0]
0x1C06	0x9008    STR	R0, [SP, #32]
0x1C08	0x4618    MOV	R0, R3
0x1C0A	0xF8AD2024  STRH	R2, [SP, #36]
; module end address is: 12 (R3)
; master_slave_mode end address is: 4 (R1)
; master_slave_mode start address is: 4 (R1)
; module start address is: 0 (R0)
;__Lib_SPI_03.c, 62 :: 		
0x1C0E	0xF10D0B14  ADD	R11, SP, #20
0x1C12	0xF10B0A0B  ADD	R10, R11, #11
0x1C16	0xF8DFC12C  LDR	R12, [PC, #300]
0x1C1A	0xF001FBC5  BL	___CC2DW+0
;__Lib_SPI_03.c, 64 :: 		
;__Lib_SPI_03.c, 67 :: 		
0x1C1E	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 0 (R0)
0x1C22	0xF7FFFA83  BL	_GPIO_Alternate_Function_Enable+0
0x1C26	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_SPI_03.c, 69 :: 		
0x1C2A	0x2501    MOVS	R5, #1
0x1C2C	0xB26D    SXTB	R5, R5
0x1C2E	0x4C46    LDR	R4, [PC, #280]
0x1C30	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 70 :: 		
0x1C32	0x4C46    LDR	R4, [PC, #280]
; l start address is: 0 (R0)
0x1C34	0x6820    LDR	R0, [R4, #0]
; l end address is: 0 (R0)
;__Lib_SPI_03.c, 71 :: 		
0x1C36	0x2500    MOVS	R5, #0
0x1C38	0xB26D    SXTB	R5, R5
0x1C3A	0x4C45    LDR	R4, [PC, #276]
0x1C3C	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 73 :: 		
0x1C3E	0x4C45    LDR	R4, [PC, #276]
0x1C40	0x6021    STR	R1, [R4, #0]
;__Lib_SPI_03.c, 74 :: 		
0x1C42	0xF8BD5024  LDRH	R5, [SP, #36]
0x1C46	0x4C44    LDR	R4, [PC, #272]
0x1C48	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 76 :: 		
0x1C4A	0x4D44    LDR	R5, [PC, #272]
0x1C4C	0x4C44    LDR	R4, [PC, #272]
0x1C4E	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 77 :: 		
0x1C50	0x4D44    LDR	R5, [PC, #272]
0x1C52	0x4C45    LDR	R4, [PC, #276]
0x1C54	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 79 :: 		
0x1C56	0xF7FFFAB3  BL	_Get_Fosc_kHz+0
;__Lib_SPI_03.c, 80 :: 		
0x1C5A	0xF24034E8  MOVW	R4, #1000
0x1C5E	0xFB00F504  MUL	R5, R0, R4
0x1C62	0x9C08    LDR	R4, [SP, #32]
0x1C64	0xFBB5F4F4  UDIV	R4, R5, R4
0x1C68	0x9402    STR	R4, [SP, #8]
;__Lib_SPI_03.c, 82 :: 		
0x1C6A	0xB929    CBNZ	R1, L_SPI0_Init_Advanced2
; master_slave_mode end address is: 4 (R1)
;__Lib_SPI_03.c, 83 :: 		
0x1C6C	0x9C02    LDR	R4, [SP, #8]
0x1C6E	0x2C02    CMP	R4, #2
0x1C70	0xDA01    BGE	L_SPI0_Init_Advanced3
;__Lib_SPI_03.c, 84 :: 		
0x1C72	0x2402    MOVS	R4, #2
0x1C74	0x9402    STR	R4, [SP, #8]
L_SPI0_Init_Advanced3:
;__Lib_SPI_03.c, 85 :: 		
0x1C76	0xE004    B	L_SPI0_Init_Advanced4
L_SPI0_Init_Advanced2:
;__Lib_SPI_03.c, 87 :: 		
0x1C78	0x9C02    LDR	R4, [SP, #8]
0x1C7A	0x2C0C    CMP	R4, #12
0x1C7C	0xDA01    BGE	L_SPI0_Init_Advanced5
;__Lib_SPI_03.c, 88 :: 		
0x1C7E	0x240C    MOVS	R4, #12
0x1C80	0x9402    STR	R4, [SP, #8]
L_SPI0_Init_Advanced5:
;__Lib_SPI_03.c, 89 :: 		
L_SPI0_Init_Advanced4:
;__Lib_SPI_03.c, 92 :: 		
0x1C82	0x2402    MOVS	R4, #2
0x1C84	0xB224    SXTH	R4, R4
0x1C86	0xF8AD4010  STRH	R4, [SP, #16]
L_SPI0_Init_Advanced6:
0x1C8A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1C8E	0xF1B40FFF  CMP	R4, #255
0x1C92	0xDA41    BGE	L_SPI0_Init_Advanced7
;__Lib_SPI_03.c, 93 :: 		
; j start address is: 8 (R2)
0x1C94	0x2200    MOVS	R2, #0
0x1C96	0xB212    SXTH	R2, R2
; j end address is: 8 (R2)
0x1C98	0xB210    SXTH	R0, R2
L_SPI0_Init_Advanced9:
; j start address is: 0 (R0)
0x1C9A	0xF5B07F80  CMP	R0, #256
0x1C9E	0xDA30    BGE	L_SPI0_Init_Advanced10
;__Lib_SPI_03.c, 94 :: 		
0x1CA0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x1CA4	0x1C44    ADDS	R4, R0, #1
0x1CA6	0xB224    SXTH	R4, R4
0x1CA8	0x4365    MULS	R5, R4, R5
0x1CAA	0x9C02    LDR	R4, [SP, #8]
0x1CAC	0x1B64    SUB	R4, R4, R5
0x1CAE	0x9403    STR	R4, [SP, #12]
;__Lib_SPI_03.c, 96 :: 		
0x1CB0	0x2C00    CMP	R4, #0
0x1CB2	0xDA04    BGE	L_SPI0_Init_Advanced12
;__Lib_SPI_03.c, 97 :: 		
0x1CB4	0x9D03    LDR	R5, [SP, #12]
0x1CB6	0xF04F34FF  MOV	R4, #-1
0x1CBA	0x436C    MULS	R4, R5, R4
0x1CBC	0x9403    STR	R4, [SP, #12]
L_SPI0_Init_Advanced12:
;__Lib_SPI_03.c, 99 :: 		
0x1CBE	0xB910    CBNZ	R0, L_SPI0_Init_Advanced13
;__Lib_SPI_03.c, 100 :: 		
0x1CC0	0x9C03    LDR	R4, [SP, #12]
0x1CC2	0x9406    STR	R4, [SP, #24]
0x1CC4	0xE004    B	L_SPI0_Init_Advanced14
L_SPI0_Init_Advanced13:
;__Lib_SPI_03.c, 101 :: 		
0x1CC6	0x9D03    LDR	R5, [SP, #12]
0x1CC8	0x9C06    LDR	R4, [SP, #24]
0x1CCA	0x42AC    CMP	R4, R5
0x1CCC	0xDA00    BGE	L_SPI0_Init_Advanced15
; j end address is: 0 (R0)
;__Lib_SPI_03.c, 102 :: 		
0x1CCE	0xE018    B	L_SPI0_Init_Advanced10
L_SPI0_Init_Advanced15:
; j start address is: 0 (R0)
L_SPI0_Init_Advanced14:
;__Lib_SPI_03.c, 104 :: 		
0x1CD0	0x9D03    LDR	R5, [SP, #12]
0x1CD2	0x9C05    LDR	R4, [SP, #20]
0x1CD4	0x42AC    CMP	R4, R5
0x1CD6	0xDC02    BGT	L__SPI0_Init_Advanced86
0x1CD8	0x9C03    LDR	R4, [SP, #12]
0x1CDA	0xB104    CBZ	R4, L__SPI0_Init_Advanced85
0x1CDC	0xE007    B	L_SPI0_Init_Advanced18
L__SPI0_Init_Advanced86:
L__SPI0_Init_Advanced85:
;__Lib_SPI_03.c, 105 :: 		
0x1CDE	0x9C03    LDR	R4, [SP, #12]
0x1CE0	0x9405    STR	R4, [SP, #20]
;__Lib_SPI_03.c, 106 :: 		
0x1CE2	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1CE6	0xF88D401C  STRB	R4, [SP, #28]
;__Lib_SPI_03.c, 107 :: 		
0x1CEA	0xF88D001D  STRB	R0, [SP, #29]
;__Lib_SPI_03.c, 108 :: 		
L_SPI0_Init_Advanced18:
;__Lib_SPI_03.c, 110 :: 		
0x1CEE	0x9C05    LDR	R4, [SP, #20]
0x1CF0	0xB91C    CBNZ	R4, L_SPI0_Init_Advanced19
; j end address is: 0 (R0)
;__Lib_SPI_03.c, 111 :: 		
0x1CF2	0x2401    MOVS	R4, #1
0x1CF4	0xF88D401E  STRB	R4, [SP, #30]
;__Lib_SPI_03.c, 112 :: 		
0x1CF8	0xE003    B	L_SPI0_Init_Advanced10
;__Lib_SPI_03.c, 113 :: 		
L_SPI0_Init_Advanced19:
;__Lib_SPI_03.c, 93 :: 		
; j start address is: 0 (R0)
0x1CFA	0x1C44    ADDS	R4, R0, #1
; j end address is: 0 (R0)
; j start address is: 8 (R2)
0x1CFC	0xB222    SXTH	R2, R4
;__Lib_SPI_03.c, 115 :: 		
0x1CFE	0xB210    SXTH	R0, R2
; j end address is: 8 (R2)
0x1D00	0xE7CB    B	L_SPI0_Init_Advanced9
L_SPI0_Init_Advanced10:
;__Lib_SPI_03.c, 116 :: 		
0x1D02	0xF89D401E  LDRB	R4, [SP, #30]
0x1D06	0x2C01    CMP	R4, #1
0x1D08	0xD100    BNE	L_SPI0_Init_Advanced20
;__Lib_SPI_03.c, 117 :: 		
0x1D0A	0xE005    B	L_SPI0_Init_Advanced7
L_SPI0_Init_Advanced20:
;__Lib_SPI_03.c, 92 :: 		
0x1D0C	0xF9BD4010  LDRSH	R4, [SP, #16]
0x1D10	0x1CA4    ADDS	R4, R4, #2
0x1D12	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_SPI_03.c, 118 :: 		
0x1D16	0xE7B8    B	L_SPI0_Init_Advanced6
L_SPI0_Init_Advanced7:
;__Lib_SPI_03.c, 120 :: 		
0x1D18	0xF89D501C  LDRB	R5, [SP, #28]
0x1D1C	0x4C13    LDR	R4, [PC, #76]
0x1D1E	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 121 :: 		
0x1D20	0xF89D401D  LDRB	R4, [SP, #29]
0x1D24	0x0225    LSLS	R5, R4, #8
0x1D26	0xB22D    SXTH	R5, R5
0x1D28	0x4C0B    LDR	R4, [PC, #44]
0x1D2A	0x6824    LDR	R4, [R4, #0]
0x1D2C	0xEA440505  ORR	R5, R4, R5, LSL #0
0x1D30	0x4C09    LDR	R4, [PC, #36]
0x1D32	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 123 :: 		
0x1D34	0x2501    MOVS	R5, #1
0x1D36	0xB26D    SXTB	R5, R5
0x1D38	0x4C05    LDR	R4, [PC, #20]
0x1D3A	0x6025    STR	R5, [R4, #0]
;__Lib_SPI_03.c, 125 :: 		
L_end_SPI0_Init_Advanced:
0x1D3C	0xF8DDE000  LDR	LR, [SP, #0]
0x1D40	0xB00A    ADD	SP, SP, #40
0x1D42	0x4770    BX	LR
0x1D44	0x3DAC0000  	?ICSSPI0_Init_Advanced_difference_L0+0
0x1D48	0xC38043FC  	SYSCTL_RCGCSSI+0
0x1D4C	0xE61C400F  	SYSCTL_RCGCSSI+0
0x1D50	0x00844210  	SSI_CR1_SSE_bit+0
0x1D54	0x80044000  	SSI0_CR1+0
0x1D58	0x80004000  	SSI0_CR0+0
0x1D5C	0x051D0000  	_SPI0_Read+0
0x1D60	0x04682000  	_SPI_Rd_Ptr+0
0x1D64	0x14110000  	_SPI0_Write+0
0x1D68	0x07302000  	_SPI_Wr_Ptr+0
0x1D6C	0x80104000  	SSI0_CPSR+0
; end of _SPI0_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_6.c, 543 :: 		
; module start address is: 0 (R0)
0x112C	0xB081    SUB	SP, SP, #4
0x112E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_6.c, 547 :: 		
; cnt start address is: 44 (R11)
0x1132	0xF2400B00  MOVW	R11, #0
; module end address is: 0 (R0)
; cnt end address is: 44 (R11)
0x1136	0x4682    MOV	R10, R0
L_GPIO_Alternate_Function_Enable108:
; cnt start address is: 44 (R11)
; module start address is: 40 (R10)
0x1138	0xF10A01D8  ADD	R1, R10, #216
0x113C	0x7809    LDRB	R1, [R1, #0]
0x113E	0x458B    CMP	R11, R1
0x1140	0xD239    BCS	L_GPIO_Alternate_Function_Enable109
;__Lib_GPIO_6.c, 548 :: 		
0x1142	0x210C    MOVS	R1, #12
0x1144	0xFB0BF101  MUL	R1, R11, R1
0x1148	0xEB0A0101  ADD	R1, R10, R1, LSL #0
; tmpPinDsc start address is: 48 (R12)
0x114C	0x468C    MOV	R12, R1
;__Lib_GPIO_6.c, 550 :: 		
0x114E	0xF10C0108  ADD	R1, R12, #8
0x1152	0x7809    LDRB	R1, [R1, #0]
0x1154	0xB9A9    CBNZ	R1, L_GPIO_Alternate_Function_Enable111
;__Lib_GPIO_6.c, 551 :: 		
0x1156	0xF10C0108  ADD	R1, R12, #8
0x115A	0x7809    LDRB	R1, [R1, #0]
0x115C	0xB2CC    UXTB	R4, R1
0x115E	0xF10C0106  ADD	R1, R12, #6
0x1162	0x8809    LDRH	R1, [R1, #0]
0x1164	0xB28B    UXTH	R3, R1
0x1166	0xF10C0104  ADD	R1, R12, #4
0x116A	0x7809    LDRB	R1, [R1, #0]
0x116C	0xB2CA    UXTB	R2, R1
0x116E	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x1172	0x4608    MOV	R0, R1
0x1174	0xB2D1    UXTB	R1, R2
0x1176	0x2200    MOVS	R2, __GPIO_DIR_INPUT
0x1178	0xB410    PUSH	(R4)
0x117A	0xF7FFFC2F  BL	_GPIO_Config+0
0x117E	0xB001    ADD	SP, SP, #4
0x1180	0xE014    B	L_GPIO_Alternate_Function_Enable112
L_GPIO_Alternate_Function_Enable111:
;__Lib_GPIO_6.c, 553 :: 		
; tmpPinDsc start address is: 48 (R12)
0x1182	0xF10C0108  ADD	R1, R12, #8
0x1186	0x7809    LDRB	R1, [R1, #0]
0x1188	0xB2CC    UXTB	R4, R1
0x118A	0xF10C0106  ADD	R1, R12, #6
0x118E	0x8809    LDRH	R1, [R1, #0]
0x1190	0xB28B    UXTH	R3, R1
0x1192	0xF10C0104  ADD	R1, R12, #4
0x1196	0x7809    LDRB	R1, [R1, #0]
0x1198	0xB2CA    UXTB	R2, R1
0x119A	0xF8DC1000  LDR	R1, [R12, #0]
; tmpPinDsc end address is: 48 (R12)
0x119E	0x4608    MOV	R0, R1
0x11A0	0xB2D1    UXTB	R1, R2
0x11A2	0x220F    MOVS	R2, __GPIO_DIR_NO_CHANGE
0x11A4	0xB410    PUSH	(R4)
0x11A6	0xF7FFFC19  BL	_GPIO_Config+0
0x11AA	0xB001    ADD	SP, SP, #4
L_GPIO_Alternate_Function_Enable112:
;__Lib_GPIO_6.c, 547 :: 		
0x11AC	0xF10B0B01  ADD	R11, R11, #1
0x11B0	0xFA5FFB8B  UXTB	R11, R11
;__Lib_GPIO_6.c, 554 :: 		
; module end address is: 40 (R10)
; cnt end address is: 44 (R11)
0x11B4	0xE7C0    B	L_GPIO_Alternate_Function_Enable108
L_GPIO_Alternate_Function_Enable109:
;__Lib_GPIO_6.c, 555 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x11B6	0xF8DDE000  LDR	LR, [SP, #0]
0x11BA	0xB001    ADD	SP, SP, #4
0x11BC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x11C0	0x4801    LDR	R0, [PC, #4]
0x11C2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x11C4	0x4770    BX	LR
0x11C6	0xBF00    NOP
0x11C8	0x04642000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
easymx_v7_TM4C129XNCZAD__spiInit_2:
;__em_c129_spi.c, 33 :: 		static T_mikrobus_ret _spiInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x2900	0xB081    SUB	SP, SP, #4
0x2902	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_c129_spi.c, 35 :: 		SPI0_Init_Advanced( (unsigned long)cfg[0], (unsigned)cfg[1], (unsigned)cfg[2] , &_GPIO_MODULE_SPI0_A245_AHB );
0x2906	0xF2000108  ADDW	R1, R0, #8
0x290A	0x680B    LDR	R3, [R1, #0]
0x290C	0x1D01    ADDS	R1, R0, #4
0x290E	0x680A    LDR	R2, [R1, #0]
0x2910	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x2912	0x4608    MOV	R0, R1
0x2914	0xB291    UXTH	R1, R2
0x2916	0xB29A    UXTH	R2, R3
0x2918	0x4B03    LDR	R3, [PC, #12]
0x291A	0xF7FFF971  BL	_SPI0_Init_Advanced+0
;__em_c129_spi.c, 36 :: 		return _MIKROBUS_OK;
0x291E	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_c129_spi.c, 37 :: 		}
L_end__spiInit_2:
0x2920	0xF8DDE000  LDR	LR, [SP, #0]
0x2924	0xB001    ADD	SP, SP, #4
0x2926	0x4770    BX	LR
0x2928	0x3C640000  	__GPIO_MODULE_SPI0_A245_AHB+0
; end of easymx_v7_TM4C129XNCZAD__spiInit_2
_mikrobus_logInit:
;easymx_v7_TM4C129XNCZAD.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x32E4	0xB081    SUB	SP, SP, #4
0x32E6	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 285 :: 		switch( port )
0x32EA	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_TM4C129XNCZAD.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x32EC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x32EE	0xF7FFFB1D  BL	easymx_v7_TM4C129XNCZAD__log_init1+0
0x32F2	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x32F4	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x32F6	0xF7FFFB2B  BL	easymx_v7_TM4C129XNCZAD__log_init2+0
0x32FA	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x32FC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x32FE	0xF7FFFCDD  BL	easymx_v7_TM4C129XNCZAD__log_initUartA+0
0x3302	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x3304	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x3306	0xF7FFFCFD  BL	easymx_v7_TM4C129XNCZAD__log_initUartB+0
0x330A	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x330C	0x2001    MOVS	R0, #1
0x330E	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_TM4C129XNCZAD.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x3310	0x2800    CMP	R0, #0
0x3312	0xD0EB    BEQ	L_mikrobus_logInit90
0x3314	0x2801    CMP	R0, #1
0x3316	0xD0ED    BEQ	L_mikrobus_logInit91
0x3318	0x2820    CMP	R0, #32
0x331A	0xD0EF    BEQ	L_mikrobus_logInit92
0x331C	0x2830    CMP	R0, #48
0x331E	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x3320	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_TM4C129XNCZAD.c, 317 :: 		}
L_end_mikrobus_logInit:
0x3322	0xF8DDE000  LDR	LR, [SP, #0]
0x3326	0xB001    ADD	SP, SP, #4
0x3328	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_TM4C129XNCZAD__log_init1:
;__em_c129_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x292C	0xB081    SUB	SP, SP, #4
0x292E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 25 :: 		UART5_Init( baud );
; baud end address is: 0 (R0)
0x2932	0xF7FEFE9F  BL	_UART5_Init+0
;__em_c129_log.c, 26 :: 		logger = UART5_Write;
0x2936	0x4A04    LDR	R2, [PC, #16]
0x2938	0x4904    LDR	R1, [PC, #16]
0x293A	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 27 :: 		return 0;
0x293C	0x2000    MOVS	R0, #0
;__em_c129_log.c, 28 :: 		}
L_end__log_init1:
0x293E	0xF8DDE000  LDR	LR, [SP, #0]
0x2942	0xB001    ADD	SP, SP, #4
0x2944	0x4770    BX	LR
0x2946	0xBF00    NOP
0x2948	0x12910000  	_UART5_Write+0
0x294C	0x04602000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init1
_UART5_Init:
;__Lib_UART_07.c, 1146 :: 		
; baud_rate start address is: 0 (R0)
0x1674	0xB082    SUB	SP, SP, #8
0x1676	0xF8CDE000  STR	LR, [SP, #0]
0x167A	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1149 :: 		
0x167C	0x4A21    LDR	R2, [PC, #132]
0x167E	0x4922    LDR	R1, [PC, #136]
0x1680	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1150 :: 		
0x1682	0x4A22    LDR	R2, [PC, #136]
0x1684	0x4922    LDR	R1, [PC, #136]
0x1686	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1151 :: 		
0x1688	0x4A22    LDR	R2, [PC, #136]
0x168A	0x4923    LDR	R1, [PC, #140]
0x168C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1152 :: 		
0x168E	0x4A23    LDR	R2, [PC, #140]
0x1690	0x4923    LDR	R1, [PC, #140]
0x1692	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1155 :: 		
0x1694	0x9301    STR	R3, [SP, #4]
0x1696	0x4823    LDR	R0, [PC, #140]
0x1698	0xF7FFFD48  BL	_GPIO_Alternate_Function_Enable+0
0x169C	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1157 :: 		
0x169E	0x2201    MOVS	R2, #1
0x16A0	0xB252    SXTB	R2, R2
0x16A2	0x4921    LDR	R1, [PC, #132]
0x16A4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1158 :: 		
0x16A6	0xBF00    NOP
;__Lib_UART_07.c, 1159 :: 		
0x16A8	0xBF00    NOP
;__Lib_UART_07.c, 1160 :: 		
0x16AA	0xBF00    NOP
;__Lib_UART_07.c, 1168 :: 		
0x16AC	0xF7FEFF86  BL	__Lib_UART_07_UART5_Disable+0
;__Lib_UART_07.c, 1170 :: 		
0x16B0	0xF7FFFD86  BL	_Get_Fosc_kHz+0
0x16B4	0xF24031E8  MOVW	R1, #1000
0x16B8	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x16BC	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1174 :: 		
0x16BE	0x0119    LSLS	R1, R3, #4
0x16C0	0x4291    CMP	R1, R2
0x16C2	0xD905    BLS	L_UART5_Init105
;__Lib_UART_07.c, 1177 :: 		
0x16C4	0x2201    MOVS	R2, #1
0x16C6	0xB252    SXTB	R2, R2
0x16C8	0x4918    LDR	R1, [PC, #96]
0x16CA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1181 :: 		
0x16CC	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1182 :: 		
; baud_rate end address is: 8 (R2)
0x16CE	0xE004    B	L_UART5_Init106
L_UART5_Init105:
;__Lib_UART_07.c, 1185 :: 		
; baud_rate start address is: 12 (R3)
0x16D0	0x2200    MOVS	R2, #0
0x16D2	0xB252    SXTB	R2, R2
0x16D4	0x4915    LDR	R1, [PC, #84]
0x16D6	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x16D8	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1186 :: 		
L_UART5_Init106:
;__Lib_UART_07.c, 1189 :: 		
; baud_rate start address is: 8 (R2)
0x16DA	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x16DC	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x16E0	0x1C49    ADDS	R1, R1, #1
0x16E2	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1192 :: 		
0x16E4	0x099A    LSRS	R2, R3, #6
0x16E6	0x4912    LDR	R1, [PC, #72]
0x16E8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1193 :: 		
0x16EA	0xF003023F  AND	R2, R3, #63
0x16EE	0x4911    LDR	R1, [PC, #68]
0x16F0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1197 :: 		
0x16F2	0x2260    MOVS	R2, #96
0x16F4	0x4910    LDR	R1, [PC, #64]
0x16F6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1203 :: 		
0x16F8	0xF7FEFF72  BL	__Lib_UART_07_UART5_Enable+0
;__Lib_UART_07.c, 1204 :: 		
L_end_UART5_Init:
0x16FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1700	0xB002    ADD	SP, SP, #8
0x1702	0x4770    BX	LR
0x1704	0x12910000  	_UART5_Write+0
0x1708	0x07342000  	_UART_Wr_Ptr+0
0x170C	0xFFFFFFFF  	_UART5_Read+0
0x1710	0x07382000  	_UART_Rd_Ptr+0
0x1714	0xFFFFFFFF  	_UART5_Data_Ready+0
0x1718	0x073C2000  	_UART_Rdy_Ptr+0
0x171C	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x1720	0x07402000  	_UART_Tx_Idle_Ptr+0
0x1724	0x3AAC0000  	__GPIO_MODULE_UART5_H67_AHB+0
0x1728	0xC31443FC  	SYSCTL_RCGCUART+0
0x172C	0x06144222  	UART5_CTL+0
0x1730	0x10244001  	UART5_IBRD+0
0x1734	0x10284001  	UART5_FBRD+0
0x1738	0x102C4001  	UART5_LCRH+0
; end of _UART5_Init
__Lib_UART_07_UART5_Disable:
;__Lib_UART_07.c, 1123 :: 		
0x05BC	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1131 :: 		
0x05BE	0x2100    MOVS	R1, #0
0x05C0	0xB249    SXTB	R1, R1
0x05C2	0x4804    LDR	R0, [PC, #16]
0x05C4	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1132 :: 		
0x05C6	0x4804    LDR	R0, [PC, #16]
0x05C8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1133 :: 		
0x05CA	0x4804    LDR	R0, [PC, #16]
0x05CC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1134 :: 		
L_end_UART5_Disable:
0x05CE	0xB001    ADD	SP, SP, #4
0x05D0	0x4770    BX	LR
0x05D2	0xBF00    NOP
0x05D4	0x06004222  	UART5_CTL+0
0x05D8	0x06204222  	UART5_CTL+0
0x05DC	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Disable
__Lib_UART_07_UART5_Enable:
;__Lib_UART_07.c, 1136 :: 		
0x05E0	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1141 :: 		
0x05E2	0x2101    MOVS	R1, #1
0x05E4	0xB249    SXTB	R1, R1
0x05E6	0x4804    LDR	R0, [PC, #16]
0x05E8	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1142 :: 		
0x05EA	0x4804    LDR	R0, [PC, #16]
0x05EC	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1143 :: 		
0x05EE	0x4804    LDR	R0, [PC, #16]
0x05F0	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1144 :: 		
L_end_UART5_Enable:
0x05F2	0xB001    ADD	SP, SP, #4
0x05F4	0x4770    BX	LR
0x05F6	0xBF00    NOP
0x05F8	0x06004222  	UART5_CTL+0
0x05FC	0x06204222  	UART5_CTL+0
0x0600	0x06244222  	UART5_CTL+0
; end of __Lib_UART_07_UART5_Enable
easymx_v7_TM4C129XNCZAD__log_init2:
;__em_c129_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x2950	0xB081    SUB	SP, SP, #4
0x2952	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 32 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x2956	0xF7FEFE29  BL	_UART7_Init+0
;__em_c129_log.c, 33 :: 		logger = UART7_Write;
0x295A	0x4A04    LDR	R2, [PC, #16]
0x295C	0x4904    LDR	R1, [PC, #16]
0x295E	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 34 :: 		return 0;
0x2960	0x2000    MOVS	R0, #0
;__em_c129_log.c, 35 :: 		}
L_end__log_init2:
0x2962	0xF8DDE000  LDR	LR, [SP, #0]
0x2966	0xB001    ADD	SP, SP, #4
0x2968	0x4770    BX	LR
0x296A	0xBF00    NOP
0x296C	0x12AD0000  	_UART7_Write+0
0x2970	0x04602000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_init2
_UART7_Init:
;__Lib_UART_07.c, 1556 :: 		
; baud_rate start address is: 0 (R0)
0x15AC	0xB082    SUB	SP, SP, #8
0x15AE	0xF8CDE000  STR	LR, [SP, #0]
0x15B2	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 1559 :: 		
0x15B4	0x4A21    LDR	R2, [PC, #132]
0x15B6	0x4922    LDR	R1, [PC, #136]
0x15B8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1560 :: 		
0x15BA	0x4A22    LDR	R2, [PC, #136]
0x15BC	0x4922    LDR	R1, [PC, #136]
0x15BE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1561 :: 		
0x15C0	0x4A22    LDR	R2, [PC, #136]
0x15C2	0x4923    LDR	R1, [PC, #140]
0x15C4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1562 :: 		
0x15C6	0x4A23    LDR	R2, [PC, #140]
0x15C8	0x4923    LDR	R1, [PC, #140]
0x15CA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1565 :: 		
0x15CC	0x9301    STR	R3, [SP, #4]
0x15CE	0x4823    LDR	R0, [PC, #140]
0x15D0	0xF7FFFDAC  BL	_GPIO_Alternate_Function_Enable+0
0x15D4	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 1567 :: 		
0x15D6	0x2201    MOVS	R2, #1
0x15D8	0xB252    SXTB	R2, R2
0x15DA	0x4921    LDR	R1, [PC, #132]
0x15DC	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1568 :: 		
0x15DE	0xBF00    NOP
;__Lib_UART_07.c, 1569 :: 		
0x15E0	0xBF00    NOP
;__Lib_UART_07.c, 1570 :: 		
0x15E2	0xBF00    NOP
;__Lib_UART_07.c, 1578 :: 		
0x15E4	0xF7FEFFBA  BL	__Lib_UART_07_UART7_Disable+0
;__Lib_UART_07.c, 1580 :: 		
0x15E8	0xF7FFFDEA  BL	_Get_Fosc_kHz+0
0x15EC	0xF24031E8  MOVW	R1, #1000
0x15F0	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x15F4	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 1584 :: 		
0x15F6	0x0119    LSLS	R1, R3, #4
0x15F8	0x4291    CMP	R1, R2
0x15FA	0xD905    BLS	L_UART7_Init141
;__Lib_UART_07.c, 1587 :: 		
0x15FC	0x2201    MOVS	R2, #1
0x15FE	0xB252    SXTB	R2, R2
0x1600	0x4918    LDR	R1, [PC, #96]
0x1602	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1591 :: 		
0x1604	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 1592 :: 		
; baud_rate end address is: 8 (R2)
0x1606	0xE004    B	L_UART7_Init142
L_UART7_Init141:
;__Lib_UART_07.c, 1595 :: 		
; baud_rate start address is: 12 (R3)
0x1608	0x2200    MOVS	R2, #0
0x160A	0xB252    SXTB	R2, R2
0x160C	0x4915    LDR	R1, [PC, #84]
0x160E	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x1610	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 1596 :: 		
L_UART7_Init142:
;__Lib_UART_07.c, 1599 :: 		
; baud_rate start address is: 8 (R2)
0x1612	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x1614	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x1618	0x1C49    ADDS	R1, R1, #1
0x161A	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 1602 :: 		
0x161C	0x099A    LSRS	R2, R3, #6
0x161E	0x4912    LDR	R1, [PC, #72]
0x1620	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1603 :: 		
0x1622	0xF003023F  AND	R2, R3, #63
0x1626	0x4911    LDR	R1, [PC, #68]
0x1628	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1607 :: 		
0x162A	0x2260    MOVS	R2, #96
0x162C	0x4910    LDR	R1, [PC, #64]
0x162E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 1613 :: 		
0x1630	0xF7FFF878  BL	__Lib_UART_07_UART7_Enable+0
;__Lib_UART_07.c, 1614 :: 		
L_end_UART7_Init:
0x1634	0xF8DDE000  LDR	LR, [SP, #0]
0x1638	0xB002    ADD	SP, SP, #8
0x163A	0x4770    BX	LR
0x163C	0x12AD0000  	_UART7_Write+0
0x1640	0x07342000  	_UART_Wr_Ptr+0
0x1644	0xFFFFFFFF  	_UART7_Read+0
0x1648	0x07382000  	_UART_Rd_Ptr+0
0x164C	0xFFFFFFFF  	_UART7_Data_Ready+0
0x1650	0x073C2000  	_UART_Rdy_Ptr+0
0x1654	0xFFFFFFFF  	_UART7_Tx_Idle+0
0x1658	0x07402000  	_UART_Tx_Idle_Ptr+0
0x165C	0x39D00000  	__GPIO_MODULE_UART7_C45_AHB+0
0x1660	0xC31C43FC  	SYSCTL_RCGCUART+0
0x1664	0x06144226  	UART7_CTL+0
0x1668	0x30244001  	UART7_IBRD+0
0x166C	0x30284001  	UART7_FBRD+0
0x1670	0x302C4001  	UART7_LCRH+0
; end of _UART7_Init
__Lib_UART_07_UART7_Disable:
;__Lib_UART_07.c, 1533 :: 		
0x055C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1541 :: 		
0x055E	0x2100    MOVS	R1, #0
0x0560	0xB249    SXTB	R1, R1
0x0562	0x4804    LDR	R0, [PC, #16]
0x0564	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1542 :: 		
0x0566	0x4804    LDR	R0, [PC, #16]
0x0568	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1543 :: 		
0x056A	0x4804    LDR	R0, [PC, #16]
0x056C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1544 :: 		
L_end_UART7_Disable:
0x056E	0xB001    ADD	SP, SP, #4
0x0570	0x4770    BX	LR
0x0572	0xBF00    NOP
0x0574	0x06004226  	UART7_CTL+0
0x0578	0x06204226  	UART7_CTL+0
0x057C	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Disable
__Lib_UART_07_UART7_Enable:
;__Lib_UART_07.c, 1546 :: 		
0x0724	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 1551 :: 		
0x0726	0x2101    MOVS	R1, #1
0x0728	0xB249    SXTB	R1, R1
0x072A	0x4804    LDR	R0, [PC, #16]
0x072C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1552 :: 		
0x072E	0x4804    LDR	R0, [PC, #16]
0x0730	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1553 :: 		
0x0732	0x4804    LDR	R0, [PC, #16]
0x0734	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 1554 :: 		
L_end_UART7_Enable:
0x0736	0xB001    ADD	SP, SP, #4
0x0738	0x4770    BX	LR
0x073A	0xBF00    NOP
0x073C	0x06004226  	UART7_CTL+0
0x0740	0x06204226  	UART7_CTL+0
0x0744	0x06244226  	UART7_CTL+0
; end of __Lib_UART_07_UART7_Enable
easymx_v7_TM4C129XNCZAD__log_initUartA:
;__em_c129_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x2CBC	0xB081    SUB	SP, SP, #4
0x2CBE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 39 :: 		UART2_Init( baud );
; baud end address is: 0 (R0)
0x2CC2	0xF7FEFD3B  BL	_UART2_Init+0
;__em_c129_log.c, 40 :: 		logger = UART2_Write;
0x2CC6	0x4A04    LDR	R2, [PC, #16]
0x2CC8	0x4904    LDR	R1, [PC, #16]
0x2CCA	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 41 :: 		return 0;
0x2CCC	0x2000    MOVS	R0, #0
;__em_c129_log.c, 42 :: 		}
L_end__log_initUartA:
0x2CCE	0xF8DDE000  LDR	LR, [SP, #0]
0x2CD2	0xB001    ADD	SP, SP, #4
0x2CD4	0x4770    BX	LR
0x2CD6	0xBF00    NOP
0x2CD8	0x14710000  	_UART2_Write+0
0x2CDC	0x04602000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartA
_UART2_Init:
;__Lib_UART_07.c, 531 :: 		
; baud_rate start address is: 0 (R0)
0x173C	0xB082    SUB	SP, SP, #8
0x173E	0xF8CDE000  STR	LR, [SP, #0]
0x1742	0x4603    MOV	R3, R0
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 12 (R3)
;__Lib_UART_07.c, 534 :: 		
0x1744	0x4A21    LDR	R2, [PC, #132]
0x1746	0x4922    LDR	R1, [PC, #136]
0x1748	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 535 :: 		
0x174A	0x4A22    LDR	R2, [PC, #136]
0x174C	0x4922    LDR	R1, [PC, #136]
0x174E	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 536 :: 		
0x1750	0x4A22    LDR	R2, [PC, #136]
0x1752	0x4923    LDR	R1, [PC, #140]
0x1754	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 537 :: 		
0x1756	0x4A23    LDR	R2, [PC, #140]
0x1758	0x4923    LDR	R1, [PC, #140]
0x175A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 540 :: 		
0x175C	0x9301    STR	R3, [SP, #4]
0x175E	0x4823    LDR	R0, [PC, #140]
0x1760	0xF7FFFCE4  BL	_GPIO_Alternate_Function_Enable+0
0x1764	0x9B01    LDR	R3, [SP, #4]
;__Lib_UART_07.c, 542 :: 		
0x1766	0x2201    MOVS	R2, #1
0x1768	0xB252    SXTB	R2, R2
0x176A	0x4921    LDR	R1, [PC, #132]
0x176C	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 543 :: 		
0x176E	0xBF00    NOP
;__Lib_UART_07.c, 544 :: 		
0x1770	0xBF00    NOP
;__Lib_UART_07.c, 545 :: 		
0x1772	0xBF00    NOP
;__Lib_UART_07.c, 553 :: 		
0x1774	0xF7FEFFE8  BL	__Lib_UART_07_UART2_Disable+0
;__Lib_UART_07.c, 555 :: 		
0x1778	0xF7FFFD22  BL	_Get_Fosc_kHz+0
0x177C	0xF24031E8  MOVW	R1, #1000
0x1780	0xFB00F201  MUL	R2, R0, R1
; UARTClk start address is: 0 (R0)
0x1784	0x4610    MOV	R0, R2
;__Lib_UART_07.c, 559 :: 		
0x1786	0x0119    LSLS	R1, R3, #4
0x1788	0x4291    CMP	R1, R2
0x178A	0xD905    BLS	L_UART2_Init51
;__Lib_UART_07.c, 562 :: 		
0x178C	0x2201    MOVS	R2, #1
0x178E	0xB252    SXTB	R2, R2
0x1790	0x4918    LDR	R1, [PC, #96]
0x1792	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 566 :: 		
0x1794	0x085A    LSRS	R2, R3, #1
; baud_rate end address is: 12 (R3)
; baud_rate start address is: 8 (R2)
;__Lib_UART_07.c, 567 :: 		
; baud_rate end address is: 8 (R2)
0x1796	0xE004    B	L_UART2_Init52
L_UART2_Init51:
;__Lib_UART_07.c, 570 :: 		
; baud_rate start address is: 12 (R3)
0x1798	0x2200    MOVS	R2, #0
0x179A	0xB252    SXTB	R2, R2
0x179C	0x4915    LDR	R1, [PC, #84]
0x179E	0x600A    STR	R2, [R1, #0]
; baud_rate end address is: 12 (R3)
0x17A0	0x461A    MOV	R2, R3
;__Lib_UART_07.c, 571 :: 		
L_UART2_Init52:
;__Lib_UART_07.c, 574 :: 		
; baud_rate start address is: 8 (R2)
0x17A2	0x00C1    LSLS	R1, R0, #3
; UARTClk end address is: 0 (R0)
0x17A4	0xFBB1F1F2  UDIV	R1, R1, R2
; baud_rate end address is: 8 (R2)
0x17A8	0x1C49    ADDS	R1, R1, #1
0x17AA	0x084B    LSRS	R3, R1, #1
;__Lib_UART_07.c, 577 :: 		
0x17AC	0x099A    LSRS	R2, R3, #6
0x17AE	0x4912    LDR	R1, [PC, #72]
0x17B0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 578 :: 		
0x17B2	0xF003023F  AND	R2, R3, #63
0x17B6	0x4911    LDR	R1, [PC, #68]
0x17B8	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 582 :: 		
0x17BA	0x2260    MOVS	R2, #96
0x17BC	0x4910    LDR	R1, [PC, #64]
0x17BE	0x600A    STR	R2, [R1, #0]
;__Lib_UART_07.c, 588 :: 		
0x17C0	0xF7FEFFD4  BL	__Lib_UART_07_UART2_Enable+0
;__Lib_UART_07.c, 589 :: 		
L_end_UART2_Init:
0x17C4	0xF8DDE000  LDR	LR, [SP, #0]
0x17C8	0xB002    ADD	SP, SP, #8
0x17CA	0x4770    BX	LR
0x17CC	0x14710000  	_UART2_Write+0
0x17D0	0x07342000  	_UART_Wr_Ptr+0
0x17D4	0xFFFFFFFF  	_UART2_Read+0
0x17D8	0x07382000  	_UART_Rd_Ptr+0
0x17DC	0xFFFFFFFF  	_UART2_Data_Ready+0
0x17E0	0x073C2000  	_UART_Rdy_Ptr+0
0x17E4	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x17E8	0x07402000  	_UART_Tx_Idle_Ptr+0
0x17EC	0x3B880000  	__GPIO_MODULE_UART2_D45_AHB+0
0x17F0	0xC30843FC  	SYSCTL_RCGCUART+0
0x17F4	0x0614421C  	UART2_CTL+0
0x17F8	0xE0244000  	UART2_IBRD+0
0x17FC	0xE0284000  	UART2_FBRD+0
0x1800	0xE02C4000  	UART2_LCRH+0
; end of _UART2_Init
__Lib_UART_07_UART2_Disable:
;__Lib_UART_07.c, 508 :: 		
0x0748	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 516 :: 		
0x074A	0x2100    MOVS	R1, #0
0x074C	0xB249    SXTB	R1, R1
0x074E	0x4804    LDR	R0, [PC, #16]
0x0750	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 517 :: 		
0x0752	0x4804    LDR	R0, [PC, #16]
0x0754	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 518 :: 		
0x0756	0x4804    LDR	R0, [PC, #16]
0x0758	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 519 :: 		
L_end_UART2_Disable:
0x075A	0xB001    ADD	SP, SP, #4
0x075C	0x4770    BX	LR
0x075E	0xBF00    NOP
0x0760	0x0600421C  	UART2_CTL+0
0x0764	0x0620421C  	UART2_CTL+0
0x0768	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Disable
__Lib_UART_07_UART2_Enable:
;__Lib_UART_07.c, 521 :: 		
0x076C	0xB081    SUB	SP, SP, #4
;__Lib_UART_07.c, 526 :: 		
0x076E	0x2101    MOVS	R1, #1
0x0770	0xB249    SXTB	R1, R1
0x0772	0x4804    LDR	R0, [PC, #16]
0x0774	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 527 :: 		
0x0776	0x4804    LDR	R0, [PC, #16]
0x0778	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 528 :: 		
0x077A	0x4804    LDR	R0, [PC, #16]
0x077C	0x6001    STR	R1, [R0, #0]
;__Lib_UART_07.c, 529 :: 		
L_end_UART2_Enable:
0x077E	0xB001    ADD	SP, SP, #4
0x0780	0x4770    BX	LR
0x0782	0xBF00    NOP
0x0784	0x0600421C  	UART2_CTL+0
0x0788	0x0620421C  	UART2_CTL+0
0x078C	0x0624421C  	UART2_CTL+0
; end of __Lib_UART_07_UART2_Enable
easymx_v7_TM4C129XNCZAD__log_initUartB:
;__em_c129_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x2D04	0xB081    SUB	SP, SP, #4
0x2D06	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_c129_log.c, 46 :: 		UART7_Init( baud );
; baud end address is: 0 (R0)
0x2D0A	0xF7FEFC4F  BL	_UART7_Init+0
;__em_c129_log.c, 47 :: 		logger = UART7_Write;
0x2D0E	0x4A04    LDR	R2, [PC, #16]
0x2D10	0x4904    LDR	R1, [PC, #16]
0x2D12	0x600A    STR	R2, [R1, #0]
;__em_c129_log.c, 48 :: 		return 0;
0x2D14	0x2000    MOVS	R0, #0
;__em_c129_log.c, 49 :: 		}
L_end__log_initUartB:
0x2D16	0xF8DDE000  LDR	LR, [SP, #0]
0x2D1A	0xB001    ADD	SP, SP, #4
0x2D1C	0x4770    BX	LR
0x2D1E	0xBF00    NOP
0x2D20	0x12AD0000  	_UART7_Write+0
0x2D24	0x04602000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_initUartB
_applicationInit:
;Click_MP3_TIVA.c, 68 :: 		void applicationInit()
0x3424	0xB081    SUB	SP, SP, #4
0x3426	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_TIVA.c, 70 :: 		mp3_spiDriverInit( (T_MP3_P)&_MIKROBUS1_GPIO, (T_MP3_P)&_MIKROBUS1_SPI );
0x342A	0x4918    LDR	R1, [PC, #96]
0x342C	0x4818    LDR	R0, [PC, #96]
0x342E	0xF7FFFF9B  BL	_mp3_spiDriverInit+0
;Click_MP3_TIVA.c, 71 :: 		mp3_init();
0x3432	0xF7FFFF3D  BL	_mp3_init+0
;Click_MP3_TIVA.c, 72 :: 		mp3_reset();
0x3436	0xF7FFFEB1  BL	_mp3_reset+0
;Click_MP3_TIVA.c, 75 :: 		mp3_cmdWrite(_MP3_MODE_ADDR, 0x0800);
0x343A	0xF6400100  MOVW	R1, #2048
0x343E	0x2000    MOVS	R0, __MP3_MODE_ADDR
0x3440	0xF7FFFF0C  BL	_mp3_cmdWrite+0
;Click_MP3_TIVA.c, 76 :: 		mp3_cmdWrite(_MP3_BASS_ADDR, 0x7A00);
0x3444	0xF6472100  MOVW	R1, #31232
0x3448	0x2002    MOVS	R0, __MP3_BASS_ADDR
0x344A	0xF7FFFF07  BL	_mp3_cmdWrite+0
;Click_MP3_TIVA.c, 77 :: 		mp3_cmdWrite(_MP3_CLOCKF_ADDR, 0x2000);
0x344E	0xF2420100  MOVW	R1, #8192
0x3452	0x2003    MOVS	R0, __MP3_CLOCKF_ADDR
0x3454	0xF7FFFF02  BL	_mp3_cmdWrite+0
;Click_MP3_TIVA.c, 80 :: 		mp3_setVolume( 0x2F, 0x2F );
0x3458	0x212F    MOVS	R1, #47
0x345A	0x202F    MOVS	R0, #47
0x345C	0xF7FFFD16  BL	_mp3_setVolume+0
;Click_MP3_TIVA.c, 82 :: 		mikrobus_logWrite(" --- Mmc (FAT) init start",_LOG_LINE);
0x3460	0x480C    LDR	R0, [PC, #48]
0x3462	0x2102    MOVS	R1, #2
0x3464	0xF7FFFE1E  BL	_mikrobus_logWrite+0
;Click_MP3_TIVA.c, 83 :: 		while ( Mmc_Fat_Init());
L_applicationInit2:
0x3468	0xF7FFFF60  BL	_Mmc_Fat_Init+0
0x346C	0xB100    CBZ	R0, L_applicationInit3
0x346E	0xE7FB    B	L_applicationInit2
L_applicationInit3:
;Click_MP3_TIVA.c, 84 :: 		while ( !Mmc_Fat_Assign(&mp3_filename[0], 0));
L_applicationInit4:
0x3470	0x2100    MOVS	R1, #0
0x3472	0x4809    LDR	R0, [PC, #36]
0x3474	0xF7FFFEAC  BL	_Mmc_Fat_Assign+0
0x3478	0xB900    CBNZ	R0, L_applicationInit5
0x347A	0xE7F9    B	L_applicationInit4
L_applicationInit5:
;Click_MP3_TIVA.c, 85 :: 		mikrobus_logWrite(" --- Mmc (FAT) init done",_LOG_LINE);
0x347C	0x4807    LDR	R0, [PC, #28]
0x347E	0x2102    MOVS	R1, #2
0x3480	0xF7FFFE10  BL	_mikrobus_logWrite+0
;Click_MP3_TIVA.c, 86 :: 		}
L_end_applicationInit:
0x3484	0xF8DDE000  LDR	LR, [SP, #0]
0x3488	0xB001    ADD	SP, SP, #4
0x348A	0x4770    BX	LR
0x348C	0x3DB80000  	__MIKROBUS1_SPI+0
0x3490	0x3D400000  	__MIKROBUS1_GPIO+0
0x3494	0x00002000  	?lstr1_Click_MP3_TIVA+0
0x3498	0x001A2000  	_mp3_filename+0
0x349C	0x021A2000  	?lstr2_Click_MP3_TIVA+0
; end of _applicationInit
_mp3_spiDriverInit:
;__mp3_driver.c, 59 :: 		void mp3_spiDriverInit(T_MP3_P gpioObj, T_MP3_P spiObj)
; spiObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x3368	0xB081    SUB	SP, SP, #4
0x336A	0xF8CDE000  STR	LR, [SP, #0]
0x336E	0x4603    MOV	R3, R0
; spiObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; spiObj start address is: 4 (R1)
;__mp3_driver.c, 61 :: 		hal_spiMap( (T_HAL_P)spiObj );
0x3370	0x4608    MOV	R0, R1
; spiObj end address is: 4 (R1)
0x3372	0xF7FFFD3F  BL	__mp3_driver_hal_spiMap+0
;__mp3_driver.c, 62 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x3376	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x3378	0xF7FFFD5A  BL	__mp3_driver_hal_gpioMap+0
;__mp3_driver.c, 64 :: 		hal_gpio_csSet(1);
0x337C	0x2001    MOVS	R0, #1
0x337E	0x4C03    LDR	R4, [PC, #12]
0x3380	0x6824    LDR	R4, [R4, #0]
0x3382	0x47A0    BLX	R4
;__mp3_driver.c, 65 :: 		}
L_end_mp3_spiDriverInit:
0x3384	0xF8DDE000  LDR	LR, [SP, #0]
0x3388	0xB001    ADD	SP, SP, #4
0x338A	0x4770    BX	LR
0x338C	0x07482000  	__mp3_driver_hal_gpio_csSet+0
; end of _mp3_spiDriverInit
easymx_v7_TM4C129XNCZAD__setAN_1:
;__em_c129_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2D28	0x4901    LDR	R1, [PC, #4]
0x2D2A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x2D2C	0x4770    BX	LR
0x2D2E	0xBF00    NOP
0x2D30	0x7F9042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_1
easymx_v7_TM4C129XNCZAD__setRST_1:
;__em_c129_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIO_PORTE_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2D34	0x4901    LDR	R1, [PC, #4]
0x2D36	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x2D38	0x4770    BX	LR
0x2D3A	0xBF00    NOP
0x2D3C	0x7F8042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_1
easymx_v7_TM4C129XNCZAD__setCS_1:
;__em_c129_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2CE0	0x4901    LDR	R1, [PC, #4]
0x2CE2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x2CE4	0x4770    BX	LR
0x2CE6	0xBF00    NOP
0x2CE8	0x7F8042B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_1
easymx_v7_TM4C129XNCZAD__setSCK_1:
;__em_c129_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2CEC	0x4901    LDR	R1, [PC, #4]
0x2CEE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x2CF0	0x4770    BX	LR
0x2CF2	0xBF00    NOP
0x2CF4	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_1
easymx_v7_TM4C129XNCZAD__setMISO_1:
;__em_c129_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2CF8	0x4901    LDR	R1, [PC, #4]
0x2CFA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x2CFC	0x4770    BX	LR
0x2CFE	0xBF00    NOP
0x2D00	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_1
easymx_v7_TM4C129XNCZAD__setMOSI_1:
;__em_c129_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28F4	0x4901    LDR	R1, [PC, #4]
0x28F6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x28F8	0x4770    BX	LR
0x28FA	0xBF00    NOP
0x28FC	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_1
easymx_v7_TM4C129XNCZAD__setPWM_1:
;__em_c129_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIO_PORTD_AHB_DATA.B0 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x287C	0x4901    LDR	R1, [PC, #4]
0x287E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x2880	0x4770    BX	LR
0x2882	0xBF00    NOP
0x2884	0x7F8042B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_1
easymx_v7_TM4C129XNCZAD__setINT_1:
;__em_c129_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIO_PORTF_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2888	0x4901    LDR	R1, [PC, #4]
0x288A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x288C	0x4770    BX	LR
0x288E	0xBF00    NOP
0x2890	0x7F9042BA  	GPIO_PORTF_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_1
easymx_v7_TM4C129XNCZAD__setRX_1:
;__em_c129_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2894	0x4901    LDR	R1, [PC, #4]
0x2896	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x2898	0x4770    BX	LR
0x289A	0xBF00    NOP
0x289C	0x7F9842B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_1
easymx_v7_TM4C129XNCZAD__setTX_1:
;__em_c129_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIO_PORTC_AHB_DATA.B7 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2858	0x4901    LDR	R1, [PC, #4]
0x285A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x285C	0x4770    BX	LR
0x285E	0xBF00    NOP
0x2860	0x7F9C42B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_1
easymx_v7_TM4C129XNCZAD__setSCL_1:
;__em_c129_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2864	0x4901    LDR	R1, [PC, #4]
0x2866	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x2868	0x4770    BX	LR
0x286A	0xBF00    NOP
0x286C	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_1
easymx_v7_TM4C129XNCZAD__setSDA_1:
;__em_c129_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2870	0x4901    LDR	R1, [PC, #4]
0x2872	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x2874	0x4770    BX	LR
0x2876	0xBF00    NOP
0x2878	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_1
easymx_v7_TM4C129XNCZAD__setAN_2:
;__em_c129_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIO_PORTE_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28A0	0x4901    LDR	R1, [PC, #4]
0x28A2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x28A4	0x4770    BX	LR
0x28A6	0xBF00    NOP
0x28A8	0x7F9442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setAN_2
easymx_v7_TM4C129XNCZAD__setRST_2:
;__em_c129_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIO_PORTE_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28D0	0x4901    LDR	R1, [PC, #4]
0x28D2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x28D4	0x4770    BX	LR
0x28D6	0xBF00    NOP
0x28D8	0x7F8442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRST_2
easymx_v7_TM4C129XNCZAD__setCS_2:
;__em_c129_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIO_PORTB_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28DC	0x4901    LDR	R1, [PC, #4]
0x28DE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x28E0	0x4770    BX	LR
0x28E2	0xBF00    NOP
0x28E4	0x7F9442B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setCS_2
easymx_v7_TM4C129XNCZAD__setSCK_2:
;__em_c129_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIO_PORTA_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28E8	0x4901    LDR	R1, [PC, #4]
0x28EA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x28EC	0x4770    BX	LR
0x28EE	0xBF00    NOP
0x28F0	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCK_2
easymx_v7_TM4C129XNCZAD__setMISO_2:
;__em_c129_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28AC	0x4901    LDR	R1, [PC, #4]
0x28AE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x28B0	0x4770    BX	LR
0x28B2	0xBF00    NOP
0x28B4	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMISO_2
easymx_v7_TM4C129XNCZAD__setMOSI_2:
;__em_c129_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIO_PORTA_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28B8	0x4901    LDR	R1, [PC, #4]
0x28BA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x28BC	0x4770    BX	LR
0x28BE	0xBF00    NOP
0x28C0	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setMOSI_2
easymx_v7_TM4C129XNCZAD__setPWM_2:
;__em_c129_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B1 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x28C4	0x4901    LDR	R1, [PC, #4]
0x28C6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x28C8	0x4770    BX	LR
0x28CA	0xBF00    NOP
0x28CC	0x7F8442B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setPWM_2
easymx_v7_TM4C129XNCZAD__setINT_2:
;__em_c129_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIO_PORTD_AHB_DATA.B6 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E74	0x4901    LDR	R1, [PC, #4]
0x2E76	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x2E78	0x4770    BX	LR
0x2E7A	0xBF00    NOP
0x2E7C	0x7F9842B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setINT_2
easymx_v7_TM4C129XNCZAD__setRX_2:
;__em_c129_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B4 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2DE8	0x4901    LDR	R1, [PC, #4]
0x2DEA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x2DEC	0x4770    BX	LR
0x2DEE	0xBF00    NOP
0x2DF0	0x7F9042B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setRX_2
easymx_v7_TM4C129XNCZAD__setTX_2:
;__em_c129_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIO_PORTC_AHB_DATA.B5 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E0C	0x4901    LDR	R1, [PC, #4]
0x2E0E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x2E10	0x4770    BX	LR
0x2E12	0xBF00    NOP
0x2E14	0x7F9442B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setTX_2
easymx_v7_TM4C129XNCZAD__setSCL_2:
;__em_c129_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B2 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E24	0x4901    LDR	R1, [PC, #4]
0x2E26	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x2E28	0x4770    BX	LR
0x2E2A	0xBF00    NOP
0x2E2C	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSCL_2
easymx_v7_TM4C129XNCZAD__setSDA_2:
;__em_c129_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIO_PORTB_AHB_DATA.B3 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x2E18	0x4901    LDR	R1, [PC, #4]
0x2E1A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x2E1C	0x4770    BX	LR
0x2E1E	0xBF00    NOP
0x2E20	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__setSDA_2
__mp3_driver_hal_spiMap:
;__hal_tiva.c, 35 :: 		static void hal_spiMap(T_HAL_P spiObj)
; spiObj start address is: 0 (R0)
; spiObj end address is: 0 (R0)
; spiObj start address is: 0 (R0)
;__hal_tiva.c, 39 :: 		fp_spiWrite = tmp->spiWrite;
0x2DF4	0x6802    LDR	R2, [R0, #0]
0x2DF6	0x4903    LDR	R1, [PC, #12]
0x2DF8	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 40 :: 		fp_spiRead  = tmp->spiRead;
0x2DFA	0x1D01    ADDS	R1, R0, #4
; spiObj end address is: 0 (R0)
0x2DFC	0x680A    LDR	R2, [R1, #0]
0x2DFE	0x4902    LDR	R1, [PC, #8]
0x2E00	0x600A    STR	R2, [R1, #0]
;__hal_tiva.c, 41 :: 		}
L_end_hal_spiMap:
0x2E02	0x4770    BX	LR
0x2E04	0x07542000  	__mp3_driver_fp_spiWrite+0
0x2E08	0x07582000  	__mp3_driver_fp_spiRead+0
; end of __mp3_driver_hal_spiMap
__mp3_driver_hal_gpioMap:
;__mp3_hal.c, 321 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__mp3_hal.c, 326 :: 		hal_gpio_anGet = tmp->gpioGet[ __AN_PIN_INPUT__ ];
0x2E30	0xF2000130  ADDW	R1, R0, #48
0x2E34	0x680A    LDR	R2, [R1, #0]
0x2E36	0x4908    LDR	R1, [PC, #32]
0x2E38	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 365 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x2E3A	0xF2000108  ADDW	R1, R0, #8
0x2E3E	0x680A    LDR	R2, [R1, #0]
0x2E40	0x4906    LDR	R1, [PC, #24]
0x2E42	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 368 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x2E44	0x1D01    ADDS	R1, R0, #4
0x2E46	0x680A    LDR	R2, [R1, #0]
0x2E48	0x4905    LDR	R1, [PC, #20]
0x2E4A	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 383 :: 		hal_gpio_intSet = tmp->gpioSet[ __INT_PIN_OUTPUT__ ];
0x2E4C	0xF200011C  ADDW	R1, R0, #28
; gpioObj end address is: 0 (R0)
0x2E50	0x680A    LDR	R2, [R1, #0]
0x2E52	0x4904    LDR	R1, [PC, #16]
0x2E54	0x600A    STR	R2, [R1, #0]
;__mp3_hal.c, 397 :: 		}
L_end_hal_gpioMap:
0x2E56	0x4770    BX	LR
0x2E58	0x07442000  	__mp3_driver_hal_gpio_anGet+0
0x2E5C	0x07482000  	__mp3_driver_hal_gpio_csSet+0
0x2E60	0x074C2000  	__mp3_driver_hal_gpio_rstSet+0
0x2E64	0x07502000  	__mp3_driver_hal_gpio_intSet+0
; end of __mp3_driver_hal_gpioMap
_mp3_init:
;__mp3_driver.c, 97 :: 		void mp3_init()
0x32B0	0xB081    SUB	SP, SP, #4
0x32B2	0xF8CDE000  STR	LR, [SP, #0]
;__mp3_driver.c, 99 :: 		hal_gpio_intSet( 1 );
0x32B6	0x2001    MOVS	R0, #1
0x32B8	0x4C07    LDR	R4, [PC, #28]
0x32BA	0x6824    LDR	R4, [R4, #0]
0x32BC	0x47A0    BLX	R4
;__mp3_driver.c, 100 :: 		hal_gpio_csSet( 1 );
0x32BE	0x2001    MOVS	R0, #1
0x32C0	0x4C06    LDR	R4, [PC, #24]
0x32C2	0x6824    LDR	R4, [R4, #0]
0x32C4	0x47A0    BLX	R4
;__mp3_driver.c, 101 :: 		hal_gpio_rstSet( 1 );
0x32C6	0x2001    MOVS	R0, #1
0x32C8	0x4C05    LDR	R4, [PC, #20]
0x32CA	0x6824    LDR	R4, [R4, #0]
0x32CC	0x47A0    BLX	R4
;__mp3_driver.c, 102 :: 		}
L_end_mp3_init:
0x32CE	0xF8DDE000  LDR	LR, [SP, #0]
0x32D2	0xB001    ADD	SP, SP, #4
0x32D4	0x4770    BX	LR
0x32D6	0xBF00    NOP
0x32D8	0x07502000  	__mp3_driver_hal_gpio_intSet+0
0x32DC	0x07482000  	__mp3_driver_hal_gpio_csSet+0
0x32E0	0x074C2000  	__mp3_driver_hal_gpio_rstSet+0
; end of _mp3_init
_mp3_reset:
;__mp3_driver.c, 104 :: 		void mp3_reset()
0x319C	0xB081    SUB	SP, SP, #4
0x319E	0xF8CDE000  STR	LR, [SP, #0]
;__mp3_driver.c, 106 :: 		hal_gpio_rstSet( 0 );
0x31A2	0x2000    MOVS	R0, #0
0x31A4	0x4C08    LDR	R4, [PC, #32]
0x31A6	0x6824    LDR	R4, [R4, #0]
0x31A8	0x47A0    BLX	R4
;__mp3_driver.c, 107 :: 		Delay_100ms();
0x31AA	0xF7FEFF8D  BL	_Delay_100ms+0
;__mp3_driver.c, 108 :: 		hal_gpio_rstSet( 1 );
0x31AE	0x2001    MOVS	R0, #1
0x31B0	0x4C05    LDR	R4, [PC, #20]
0x31B2	0x6824    LDR	R4, [R4, #0]
0x31B4	0x47A0    BLX	R4
;__mp3_driver.c, 110 :: 		while (!hal_gpio_anGet());
L_mp3_reset6:
0x31B6	0x4C05    LDR	R4, [PC, #20]
0x31B8	0x6824    LDR	R4, [R4, #0]
0x31BA	0x47A0    BLX	R4
0x31BC	0xB900    CBNZ	R0, L_mp3_reset7
0x31BE	0xE7FA    B	L_mp3_reset6
L_mp3_reset7:
;__mp3_driver.c, 111 :: 		}
L_end_mp3_reset:
0x31C0	0xF8DDE000  LDR	LR, [SP, #0]
0x31C4	0xB001    ADD	SP, SP, #4
0x31C6	0x4770    BX	LR
0x31C8	0x074C2000  	__mp3_driver_hal_gpio_rstSet+0
0x31CC	0x07442000  	__mp3_driver_hal_gpio_anGet+0
; end of _mp3_reset
easymx_v7_TM4C129XNCZAD__getAN_1:
;__em_c129_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIO_PORTE_AHB_DATA.B4;  }
0x2E68	0x4801    LDR	R0, [PC, #4]
0x2E6A	0x6800    LDR	R0, [R0, #0]
L_end__getAN_1:
0x2E6C	0x4770    BX	LR
0x2E6E	0xBF00    NOP
0x2E70	0x7F9042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getAN_1
easymx_v7_TM4C129XNCZAD__getRST_1:
;__em_c129_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIO_PORTE_AHB_DATA.B0;  }
0x2E80	0x4801    LDR	R0, [PC, #4]
0x2E82	0x6800    LDR	R0, [R0, #0]
L_end__getRST_1:
0x2E84	0x4770    BX	LR
0x2E86	0xBF00    NOP
0x2E88	0x7F8042B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getRST_1
easymx_v7_TM4C129XNCZAD__getCS_1:
;__em_c129_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIO_PORTB_AHB_DATA.B0;  }
0x2D70	0x4801    LDR	R0, [PC, #4]
0x2D72	0x6800    LDR	R0, [R0, #0]
L_end__getCS_1:
0x2D74	0x4770    BX	LR
0x2D76	0xBF00    NOP
0x2D78	0x7F8042B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getCS_1
easymx_v7_TM4C129XNCZAD__getSCK_1:
;__em_c129_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIO_PORTA_AHB_DATA.B2;  }
0x2D7C	0x4801    LDR	R0, [PC, #4]
0x2D7E	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_1:
0x2D80	0x4770    BX	LR
0x2D82	0xBF00    NOP
0x2D84	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getSCK_1
easymx_v7_TM4C129XNCZAD__getMISO_1:
;__em_c129_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIO_PORTA_AHB_DATA.B4;  }
0x2D88	0x4801    LDR	R0, [PC, #4]
0x2D8A	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_1:
0x2D8C	0x4770    BX	LR
0x2D8E	0xBF00    NOP
0x2D90	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getMISO_1
easymx_v7_TM4C129XNCZAD__getMOSI_1:
;__em_c129_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIO_PORTA_AHB_DATA.B5;  }
0x2D64	0x4801    LDR	R0, [PC, #4]
0x2D66	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_1:
0x2D68	0x4770    BX	LR
0x2D6A	0xBF00    NOP
0x2D6C	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getMOSI_1
easymx_v7_TM4C129XNCZAD__getPWM_1:
;__em_c129_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIO_PORTD_AHB_DATA.B0;  }
0x2D40	0x4801    LDR	R0, [PC, #4]
0x2D42	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_1:
0x2D44	0x4770    BX	LR
0x2D46	0xBF00    NOP
0x2D48	0x7F8042B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getPWM_1
easymx_v7_TM4C129XNCZAD__getINT_1:
;__em_c129_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIO_PORTF_AHB_DATA.B4;  }
0x2D4C	0x4801    LDR	R0, [PC, #4]
0x2D4E	0x6800    LDR	R0, [R0, #0]
L_end__getINT_1:
0x2D50	0x4770    BX	LR
0x2D52	0xBF00    NOP
0x2D54	0x7F9042BA  	GPIO_PORTF_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getINT_1
easymx_v7_TM4C129XNCZAD__getRX_1:
;__em_c129_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIO_PORTC_AHB_DATA.B6;  }
0x2D58	0x4801    LDR	R0, [PC, #4]
0x2D5A	0x6800    LDR	R0, [R0, #0]
L_end__getRX_1:
0x2D5C	0x4770    BX	LR
0x2D5E	0xBF00    NOP
0x2D60	0x7F9842B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getRX_1
easymx_v7_TM4C129XNCZAD__getTX_1:
;__em_c129_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIO_PORTC_AHB_DATA.B7;  }
0x2DC4	0x4801    LDR	R0, [PC, #4]
0x2DC6	0x6800    LDR	R0, [R0, #0]
L_end__getTX_1:
0x2DC8	0x4770    BX	LR
0x2DCA	0xBF00    NOP
0x2DCC	0x7F9C42B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getTX_1
easymx_v7_TM4C129XNCZAD__getSCL_1:
;__em_c129_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIO_PORTB_AHB_DATA.B2;  }
0x2DD0	0x4801    LDR	R0, [PC, #4]
0x2DD2	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_1:
0x2DD4	0x4770    BX	LR
0x2DD6	0xBF00    NOP
0x2DD8	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getSCL_1
easymx_v7_TM4C129XNCZAD__getSDA_1:
;__em_c129_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIO_PORTB_AHB_DATA.B3;  }
0x2DDC	0x4801    LDR	R0, [PC, #4]
0x2DDE	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_1:
0x2DE0	0x4770    BX	LR
0x2DE2	0xBF00    NOP
0x2DE4	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getSDA_1
easymx_v7_TM4C129XNCZAD__getAN_2:
;__em_c129_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIO_PORTE_AHB_DATA.B5;  }
0x2DB8	0x4801    LDR	R0, [PC, #4]
0x2DBA	0x6800    LDR	R0, [R0, #0]
L_end__getAN_2:
0x2DBC	0x4770    BX	LR
0x2DBE	0xBF00    NOP
0x2DC0	0x7F9442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getAN_2
easymx_v7_TM4C129XNCZAD__getRST_2:
;__em_c129_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIO_PORTE_AHB_DATA.B1;  }
0x2D94	0x4801    LDR	R0, [PC, #4]
0x2D96	0x6800    LDR	R0, [R0, #0]
L_end__getRST_2:
0x2D98	0x4770    BX	LR
0x2D9A	0xBF00    NOP
0x2D9C	0x7F8442B8  	GPIO_PORTE_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getRST_2
easymx_v7_TM4C129XNCZAD__getCS_2:
;__em_c129_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIO_PORTB_AHB_DATA.B5;  }
0x2DA0	0x4801    LDR	R0, [PC, #4]
0x2DA2	0x6800    LDR	R0, [R0, #0]
L_end__getCS_2:
0x2DA4	0x4770    BX	LR
0x2DA6	0xBF00    NOP
0x2DA8	0x7F9442B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getCS_2
easymx_v7_TM4C129XNCZAD__getSCK_2:
;__em_c129_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIO_PORTA_AHB_DATA.B2;  }
0x2DAC	0x4801    LDR	R0, [PC, #4]
0x2DAE	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_2:
0x2DB0	0x4770    BX	LR
0x2DB2	0xBF00    NOP
0x2DB4	0x7F8842B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getSCK_2
easymx_v7_TM4C129XNCZAD__getMISO_2:
;__em_c129_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIO_PORTA_AHB_DATA.B4;  }
0x284C	0x4801    LDR	R0, [PC, #4]
0x284E	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_2:
0x2850	0x4770    BX	LR
0x2852	0xBF00    NOP
0x2854	0x7F9042B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getMISO_2
easymx_v7_TM4C129XNCZAD__getMOSI_2:
;__em_c129_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIO_PORTA_AHB_DATA.B5;  }
0x20A0	0x4801    LDR	R0, [PC, #4]
0x20A2	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_2:
0x20A4	0x4770    BX	LR
0x20A6	0xBF00    NOP
0x20A8	0x7F9442B0  	GPIO_PORTA_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getMOSI_2
easymx_v7_TM4C129XNCZAD__getPWM_2:
;__em_c129_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIO_PORTD_AHB_DATA.B1;  }
0x2094	0x4801    LDR	R0, [PC, #4]
0x2096	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_2:
0x2098	0x4770    BX	LR
0x209A	0xBF00    NOP
0x209C	0x7F8442B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getPWM_2
easymx_v7_TM4C129XNCZAD__getINT_2:
;__em_c129_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIO_PORTD_AHB_DATA.B6;  }
0x20B8	0x4801    LDR	R0, [PC, #4]
0x20BA	0x6800    LDR	R0, [R0, #0]
L_end__getINT_2:
0x20BC	0x4770    BX	LR
0x20BE	0xBF00    NOP
0x20C0	0x7F9842B6  	GPIO_PORTD_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getINT_2
easymx_v7_TM4C129XNCZAD__getRX_2:
;__em_c129_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIO_PORTC_AHB_DATA.B4;  }
0x20AC	0x4801    LDR	R0, [PC, #4]
0x20AE	0x6800    LDR	R0, [R0, #0]
L_end__getRX_2:
0x20B0	0x4770    BX	LR
0x20B2	0xBF00    NOP
0x20B4	0x7F9042B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getRX_2
easymx_v7_TM4C129XNCZAD__getTX_2:
;__em_c129_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIO_PORTC_AHB_DATA.B5;  }
0x2088	0x4801    LDR	R0, [PC, #4]
0x208A	0x6800    LDR	R0, [R0, #0]
L_end__getTX_2:
0x208C	0x4770    BX	LR
0x208E	0xBF00    NOP
0x2090	0x7F9442B4  	GPIO_PORTC_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getTX_2
easymx_v7_TM4C129XNCZAD__getSCL_2:
;__em_c129_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIO_PORTB_AHB_DATA.B2;  }
0x207C	0x4801    LDR	R0, [PC, #4]
0x207E	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_2:
0x2080	0x4770    BX	LR
0x2082	0xBF00    NOP
0x2084	0x7F8842B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getSCL_2
easymx_v7_TM4C129XNCZAD__getSDA_2:
;__em_c129_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIO_PORTB_AHB_DATA.B3;  }
0x2070	0x4801    LDR	R0, [PC, #4]
0x2072	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_2:
0x2074	0x4770    BX	LR
0x2076	0xBF00    NOP
0x2078	0x7F8C42B2  	GPIO_PORTB_AHB_DATA+0
; end of easymx_v7_TM4C129XNCZAD__getSDA_2
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x20C8	0xF64007FE  MOVW	R7, #2302
0x20CC	0xF2C0073D  MOVT	R7, #61
L_Delay_100ms20:
0x20D0	0x1E7F    SUBS	R7, R7, #1
0x20D2	0xD1FD    BNE	L_Delay_100ms20
0x20D4	0xBF00    NOP
0x20D6	0xBF00    NOP
0x20D8	0xBF00    NOP
0x20DA	0xBF00    NOP
0x20DC	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x20DE	0x4770    BX	LR
; end of _Delay_100ms
_mp3_cmdWrite:
;__mp3_driver.c, 125 :: 		void mp3_cmdWrite( uint8_t address, uint16_t input )
; input start address is: 4 (R1)
; address start address is: 0 (R0)
0x325C	0xB082    SUB	SP, SP, #8
0x325E	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 4 (R1)
; address end address is: 0 (R0)
; address start address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_driver.c, 129 :: 		tmp[ 0 ] = _MP3_WRITE_CMD;
0x3262	0xAC01    ADD	R4, SP, #4
0x3264	0x2202    MOVS	R2, #2
0x3266	0x7022    STRB	R2, [R4, #0]
;__mp3_driver.c, 130 :: 		tmp[ 1 ] = address;
0x3268	0x1C62    ADDS	R2, R4, #1
0x326A	0x7010    STRB	R0, [R2, #0]
; address end address is: 0 (R0)
;__mp3_driver.c, 131 :: 		tmp[ 2 ] = input >> 8;
0x326C	0x1CA3    ADDS	R3, R4, #2
0x326E	0x0A0A    LSRS	R2, R1, #8
0x3270	0x701A    STRB	R2, [R3, #0]
;__mp3_driver.c, 132 :: 		tmp[ 3 ] = input & 0x00FF;
0x3272	0x1CE3    ADDS	R3, R4, #3
0x3274	0xF00102FF  AND	R2, R1, #255
; input end address is: 4 (R1)
0x3278	0x701A    STRB	R2, [R3, #0]
;__mp3_driver.c, 134 :: 		hal_gpio_csSet( 0 );
0x327A	0x2000    MOVS	R0, #0
0x327C	0x4C0A    LDR	R4, [PC, #40]
0x327E	0x6824    LDR	R4, [R4, #0]
0x3280	0x47A0    BLX	R4
;__mp3_driver.c, 135 :: 		hal_spiWrite( tmp, 4 );
0x3282	0xAA01    ADD	R2, SP, #4
0x3284	0x2104    MOVS	R1, #4
0x3286	0x4610    MOV	R0, R2
0x3288	0xF7FFF9BA  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 136 :: 		hal_gpio_csSet( 1 );
0x328C	0x2001    MOVS	R0, #1
0x328E	0x4C06    LDR	R4, [PC, #24]
0x3290	0x6824    LDR	R4, [R4, #0]
0x3292	0x47A0    BLX	R4
;__mp3_driver.c, 139 :: 		while (!hal_gpio_anGet());
L_mp3_cmdWrite10:
0x3294	0x4C05    LDR	R4, [PC, #20]
0x3296	0x6824    LDR	R4, [R4, #0]
0x3298	0x47A0    BLX	R4
0x329A	0xB900    CBNZ	R0, L_mp3_cmdWrite11
0x329C	0xE7FA    B	L_mp3_cmdWrite10
L_mp3_cmdWrite11:
;__mp3_driver.c, 140 :: 		}
L_end_mp3_cmdWrite:
0x329E	0xF8DDE000  LDR	LR, [SP, #0]
0x32A2	0xB002    ADD	SP, SP, #8
0x32A4	0x4770    BX	LR
0x32A6	0xBF00    NOP
0x32A8	0x07482000  	__mp3_driver_hal_gpio_csSet+0
0x32AC	0x07442000  	__mp3_driver_hal_gpio_anGet+0
; end of _mp3_cmdWrite
__mp3_driver_hal_spiWrite:
;__hal_tiva.c, 43 :: 		static void hal_spiWrite(uint8_t *pBuf, uint16_t nBytes)
; nBytes start address is: 4 (R1)
; pBuf start address is: 0 (R0)
0x2600	0xB083    SUB	SP, SP, #12
0x2602	0xF8CDE000  STR	LR, [SP, #0]
0x2606	0xB28A    UXTH	R2, R1
; nBytes end address is: 4 (R1)
; pBuf end address is: 0 (R0)
; pBuf start address is: 0 (R0)
; nBytes start address is: 8 (R2)
;__hal_tiva.c, 45 :: 		uint8_t *ptr = pBuf;
; ptr start address is: 4 (R1)
0x2608	0x4601    MOV	R1, R0
; pBuf end address is: 0 (R0)
; nBytes end address is: 8 (R2)
; ptr end address is: 4 (R1)
0x260A	0xB290    UXTH	R0, R2
;__hal_tiva.c, 46 :: 		while( nBytes-- )
L___mp3_driver_hal_spiWrite0:
; ptr start address is: 4 (R1)
; nBytes start address is: 0 (R0)
; nBytes start address is: 0 (R0)
0x260C	0xB283    UXTH	R3, R0
0x260E	0x1E42    SUBS	R2, R0, #1
0x2610	0xB290    UXTH	R0, R2
; nBytes end address is: 0 (R0)
0x2612	0xB16B    CBZ	R3, L___mp3_driver_hal_spiWrite1
; nBytes end address is: 0 (R0)
;__hal_tiva.c, 47 :: 		fp_spiWrite( *( ptr++ ) );
; nBytes start address is: 0 (R0)
0x2614	0x780A    LDRB	R2, [R1, #0]
0x2616	0xB2D4    UXTB	R4, R2
0x2618	0xF8AD0004  STRH	R0, [SP, #4]
0x261C	0x9102    STR	R1, [SP, #8]
0x261E	0xB2A0    UXTH	R0, R4
0x2620	0x4C05    LDR	R4, [PC, #20]
0x2622	0x6824    LDR	R4, [R4, #0]
0x2624	0x47A0    BLX	R4
0x2626	0x9902    LDR	R1, [SP, #8]
0x2628	0xF8BD0004  LDRH	R0, [SP, #4]
0x262C	0x1C49    ADDS	R1, R1, #1
; nBytes end address is: 0 (R0)
; ptr end address is: 4 (R1)
0x262E	0xE7ED    B	L___mp3_driver_hal_spiWrite0
L___mp3_driver_hal_spiWrite1:
;__hal_tiva.c, 48 :: 		}
L_end_hal_spiWrite:
0x2630	0xF8DDE000  LDR	LR, [SP, #0]
0x2634	0xB003    ADD	SP, SP, #12
0x2636	0x4770    BX	LR
0x2638	0x07542000  	__mp3_driver_fp_spiWrite+0
; end of __mp3_driver_hal_spiWrite
_SPI0_Write:
;__Lib_SPI_03.c, 53 :: 		
; data_out start address is: 0 (R0)
0x1410	0xB081    SUB	SP, SP, #4
0x1412	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 54 :: 		
; data_out end address is: 0 (R0)
0x1416	0xF7FFF881  BL	_SPI0_Read+0
;__Lib_SPI_03.c, 55 :: 		
L_end_SPI0_Write:
0x141A	0xF8DDE000  LDR	LR, [SP, #0]
0x141E	0xB001    ADD	SP, SP, #4
0x1420	0x4770    BX	LR
; end of _SPI0_Write
_SPI0_Read:
;__Lib_SPI_03.c, 45 :: 		
; buffer start address is: 0 (R0)
0x051C	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 46 :: 		
0x051E	0x4905    LDR	R1, [PC, #20]
0x0520	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 47 :: 		
L_SPI0_Read0:
0x0522	0x4905    LDR	R1, [PC, #20]
0x0524	0x6809    LDR	R1, [R1, #0]
0x0526	0xB901    CBNZ	R1, L_SPI0_Read1
0x0528	0xE7FB    B	L_SPI0_Read0
L_SPI0_Read1:
;__Lib_SPI_03.c, 48 :: 		
0x052A	0x4902    LDR	R1, [PC, #8]
0x052C	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 49 :: 		
L_end_SPI0_Read:
0x052E	0xB001    ADD	SP, SP, #4
0x0530	0x4770    BX	LR
0x0532	0xBF00    NOP
0x0534	0x80084000  	SSI0_DR+0
0x0538	0x01884210  	SSI0_SR+0
; end of _SPI0_Read
_SPI1_Write:
;__Lib_SPI_03.c, 147 :: 		
; data_out start address is: 0 (R0)
0x1440	0xB081    SUB	SP, SP, #4
0x1442	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 148 :: 		
; data_out end address is: 0 (R0)
0x1446	0xF7FFF9A3  BL	_SPI1_Read+0
;__Lib_SPI_03.c, 149 :: 		
L_end_SPI1_Write:
0x144A	0xF8DDE000  LDR	LR, [SP, #0]
0x144E	0xB001    ADD	SP, SP, #4
0x1450	0x4770    BX	LR
; end of _SPI1_Write
_SPI1_Read:
;__Lib_SPI_03.c, 139 :: 		
; buffer start address is: 0 (R0)
0x0790	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 140 :: 		
0x0792	0x4905    LDR	R1, [PC, #20]
0x0794	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 141 :: 		
L_SPI1_Read21:
0x0796	0x4905    LDR	R1, [PC, #20]
0x0798	0x6809    LDR	R1, [R1, #0]
0x079A	0xB901    CBNZ	R1, L_SPI1_Read22
0x079C	0xE7FB    B	L_SPI1_Read21
L_SPI1_Read22:
;__Lib_SPI_03.c, 142 :: 		
0x079E	0x4902    LDR	R1, [PC, #8]
0x07A0	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 143 :: 		
L_end_SPI1_Read:
0x07A2	0xB001    ADD	SP, SP, #4
0x07A4	0x4770    BX	LR
0x07A6	0xBF00    NOP
0x07A8	0x90084000  	SSI1_DR+0
0x07AC	0x01884212  	SSI1_SR+0
; end of _SPI1_Read
_SPI2_Write:
;__Lib_SPI_03.c, 241 :: 		
; data_out start address is: 0 (R0)
0x13E8	0xB081    SUB	SP, SP, #4
0x13EA	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 242 :: 		
; data_out end address is: 0 (R0)
0x13EE	0xF7FFFF31  BL	_SPI2_Read+0
;__Lib_SPI_03.c, 243 :: 		
L_end_SPI2_Write:
0x13F2	0xF8DDE000  LDR	LR, [SP, #0]
0x13F6	0xB001    ADD	SP, SP, #4
0x13F8	0x4770    BX	LR
; end of _SPI2_Write
_SPI2_Read:
;__Lib_SPI_03.c, 233 :: 		
; buffer start address is: 0 (R0)
0x1254	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 234 :: 		
0x1256	0x4905    LDR	R1, [PC, #20]
0x1258	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 235 :: 		
L_SPI2_Read42:
0x125A	0x4905    LDR	R1, [PC, #20]
0x125C	0x6809    LDR	R1, [R1, #0]
0x125E	0xB901    CBNZ	R1, L_SPI2_Read43
0x1260	0xE7FB    B	L_SPI2_Read42
L_SPI2_Read43:
;__Lib_SPI_03.c, 236 :: 		
0x1262	0x4902    LDR	R1, [PC, #8]
0x1264	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 237 :: 		
L_end_SPI2_Read:
0x1266	0xB001    ADD	SP, SP, #4
0x1268	0x4770    BX	LR
0x126A	0xBF00    NOP
0x126C	0xA0084000  	SSI2_DR+0
0x1270	0x01884214  	SSI2_SR+0
; end of _SPI2_Read
_SPI3_Write:
;__Lib_SPI_03.c, 335 :: 		
; data_out start address is: 0 (R0)
0x13FC	0xB081    SUB	SP, SP, #4
0x13FE	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_03.c, 336 :: 		
; data_out end address is: 0 (R0)
0x1402	0xF7FFF89B  BL	_SPI3_Read+0
;__Lib_SPI_03.c, 337 :: 		
L_end_SPI3_Write:
0x1406	0xF8DDE000  LDR	LR, [SP, #0]
0x140A	0xB001    ADD	SP, SP, #4
0x140C	0x4770    BX	LR
; end of _SPI3_Write
_SPI3_Read:
;__Lib_SPI_03.c, 327 :: 		
; buffer start address is: 0 (R0)
0x053C	0xB081    SUB	SP, SP, #4
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
;__Lib_SPI_03.c, 328 :: 		
0x053E	0x4905    LDR	R1, [PC, #20]
0x0540	0x6008    STR	R0, [R1, #0]
; buffer end address is: 0 (R0)
;__Lib_SPI_03.c, 329 :: 		
L_SPI3_Read63:
0x0542	0x4905    LDR	R1, [PC, #20]
0x0544	0x6809    LDR	R1, [R1, #0]
0x0546	0xB901    CBNZ	R1, L_SPI3_Read64
0x0548	0xE7FB    B	L_SPI3_Read63
L_SPI3_Read64:
;__Lib_SPI_03.c, 330 :: 		
0x054A	0x4902    LDR	R1, [PC, #8]
0x054C	0x6808    LDR	R0, [R1, #0]
;__Lib_SPI_03.c, 331 :: 		
L_end_SPI3_Read:
0x054E	0xB001    ADD	SP, SP, #4
0x0550	0x4770    BX	LR
0x0552	0xBF00    NOP
0x0554	0xB0084000  	SSI3_DR+0
0x0558	0x01884216  	SSI3_SR+0
; end of _SPI3_Read
_UART0_Write:
;__Lib_UART_07.c, 26 :: 		
; _data start address is: 0 (R0)
0x13CC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 28 :: 		
L_UART0_Write0:
; _data start address is: 0 (R0)
0x13CE	0x4904    LDR	R1, [PC, #16]
0x13D0	0x6809    LDR	R1, [R1, #0]
0x13D2	0xB101    CBZ	R1, L_UART0_Write1
0x13D4	0xE7FB    B	L_UART0_Write0
L_UART0_Write1:
;__Lib_UART_07.c, 31 :: 		
0x13D6	0x4903    LDR	R1, [PC, #12]
0x13D8	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 32 :: 		
L_end_UART0_Write:
0x13DA	0xB001    ADD	SP, SP, #4
0x13DC	0x4770    BX	LR
0x13DE	0xBF00    NOP
0x13E0	0x03144218  	UART0_FR+0
0x13E4	0xC0004000  	UART0_DR+0
; end of _UART0_Write
_UART1_Write:
;__Lib_UART_07.c, 222 :: 		
; _data start address is: 0 (R0)
0x1454	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 224 :: 		
L_UART1_Write18:
; _data start address is: 0 (R0)
0x1456	0x4904    LDR	R1, [PC, #16]
0x1458	0x6809    LDR	R1, [R1, #0]
0x145A	0xB101    CBZ	R1, L_UART1_Write19
0x145C	0xE7FB    B	L_UART1_Write18
L_UART1_Write19:
;__Lib_UART_07.c, 227 :: 		
0x145E	0x4903    LDR	R1, [PC, #12]
0x1460	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 228 :: 		
L_end_UART1_Write:
0x1462	0xB001    ADD	SP, SP, #4
0x1464	0x4770    BX	LR
0x1466	0xBF00    NOP
0x1468	0x0314421A  	UART1_FR+0
0x146C	0xD0004000  	UART1_DR+0
; end of _UART1_Write
_UART2_Write:
;__Lib_UART_07.c, 437 :: 		
; _data start address is: 0 (R0)
0x1470	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 439 :: 		
L_UART2_Write36:
; _data start address is: 0 (R0)
0x1472	0x4904    LDR	R1, [PC, #16]
0x1474	0x6809    LDR	R1, [R1, #0]
0x1476	0xB101    CBZ	R1, L_UART2_Write37
0x1478	0xE7FB    B	L_UART2_Write36
L_UART2_Write37:
;__Lib_UART_07.c, 442 :: 		
0x147A	0x4903    LDR	R1, [PC, #12]
0x147C	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 443 :: 		
L_end_UART2_Write:
0x147E	0xB001    ADD	SP, SP, #4
0x1480	0x4770    BX	LR
0x1482	0xBF00    NOP
0x1484	0x0314421C  	UART2_FR+0
0x1488	0xE0004000  	UART2_DR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_07.c, 642 :: 		
; _data start address is: 0 (R0)
0x1424	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 644 :: 		
L_UART3_Write54:
; _data start address is: 0 (R0)
0x1426	0x4904    LDR	R1, [PC, #16]
0x1428	0x6809    LDR	R1, [R1, #0]
0x142A	0xB101    CBZ	R1, L_UART3_Write55
0x142C	0xE7FB    B	L_UART3_Write54
L_UART3_Write55:
;__Lib_UART_07.c, 647 :: 		
0x142E	0x4903    LDR	R1, [PC, #12]
0x1430	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 648 :: 		
L_end_UART3_Write:
0x1432	0xB001    ADD	SP, SP, #4
0x1434	0x4770    BX	LR
0x1436	0xBF00    NOP
0x1438	0x0314421E  	UART3_FR+0
0x143C	0xF0004000  	UART3_DR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_07.c, 847 :: 		
; _data start address is: 0 (R0)
0x13B0	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 849 :: 		
L_UART4_Write72:
; _data start address is: 0 (R0)
0x13B2	0x4904    LDR	R1, [PC, #16]
0x13B4	0x6809    LDR	R1, [R1, #0]
0x13B6	0xB101    CBZ	R1, L_UART4_Write73
0x13B8	0xE7FB    B	L_UART4_Write72
L_UART4_Write73:
;__Lib_UART_07.c, 852 :: 		
0x13BA	0x4903    LDR	R1, [PC, #12]
0x13BC	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 853 :: 		
L_end_UART4_Write:
0x13BE	0xB001    ADD	SP, SP, #4
0x13C0	0x4770    BX	LR
0x13C2	0xBF00    NOP
0x13C4	0x03144220  	UART4_FR+0
0x13C8	0x00004001  	UART4_DR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_07.c, 1052 :: 		
; _data start address is: 0 (R0)
0x1290	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1054 :: 		
L_UART5_Write90:
; _data start address is: 0 (R0)
0x1292	0x4904    LDR	R1, [PC, #16]
0x1294	0x6809    LDR	R1, [R1, #0]
0x1296	0xB101    CBZ	R1, L_UART5_Write91
0x1298	0xE7FB    B	L_UART5_Write90
L_UART5_Write91:
;__Lib_UART_07.c, 1057 :: 		
0x129A	0x4903    LDR	R1, [PC, #12]
0x129C	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1058 :: 		
L_end_UART5_Write:
0x129E	0xB001    ADD	SP, SP, #4
0x12A0	0x4770    BX	LR
0x12A2	0xBF00    NOP
0x12A4	0x03144222  	UART5_FR+0
0x12A8	0x10004001  	UART5_DR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_07.c, 1257 :: 		
; _data start address is: 0 (R0)
0x1274	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1259 :: 		
L_UART6_Write108:
; _data start address is: 0 (R0)
0x1276	0x4904    LDR	R1, [PC, #16]
0x1278	0x6809    LDR	R1, [R1, #0]
0x127A	0xB101    CBZ	R1, L_UART6_Write109
0x127C	0xE7FB    B	L_UART6_Write108
L_UART6_Write109:
;__Lib_UART_07.c, 1262 :: 		
0x127E	0x4903    LDR	R1, [PC, #12]
0x1280	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1263 :: 		
L_end_UART6_Write:
0x1282	0xB001    ADD	SP, SP, #4
0x1284	0x4770    BX	LR
0x1286	0xBF00    NOP
0x1288	0x03144224  	UART6_FR+0
0x128C	0x20004001  	UART6_DR+0
; end of _UART6_Write
_UART7_Write:
;__Lib_UART_07.c, 1462 :: 		
; _data start address is: 0 (R0)
0x12AC	0xB081    SUB	SP, SP, #4
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1464 :: 		
L_UART7_Write126:
; _data start address is: 0 (R0)
0x12AE	0x4904    LDR	R1, [PC, #16]
0x12B0	0x6809    LDR	R1, [R1, #0]
0x12B2	0xB101    CBZ	R1, L_UART7_Write127
0x12B4	0xE7FB    B	L_UART7_Write126
L_UART7_Write127:
;__Lib_UART_07.c, 1467 :: 		
0x12B6	0x4903    LDR	R1, [PC, #12]
0x12B8	0x6008    STR	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_UART_07.c, 1468 :: 		
L_end_UART7_Write:
0x12BA	0xB001    ADD	SP, SP, #4
0x12BC	0x4770    BX	LR
0x12BE	0xBF00    NOP
0x12C0	0x03144226  	UART7_FR+0
0x12C4	0x30004001  	UART7_DR+0
; end of _UART7_Write
_mp3_setVolume:
;Click_MP3_TIVA.c, 49 :: 		void mp3_setVolume(uint8_t volumeLeft, uint8_t volumeRight)
; volumeRight start address is: 4 (R1)
; volumeLeft start address is: 0 (R0)
0x2E8C	0xB081    SUB	SP, SP, #4
0x2E8E	0xF8CDE000  STR	LR, [SP, #0]
; volumeRight end address is: 4 (R1)
; volumeLeft end address is: 0 (R0)
; volumeLeft start address is: 0 (R0)
; volumeRight start address is: 4 (R1)
;Click_MP3_TIVA.c, 52 :: 		volume = ( volumeLeft << 8 ) + volumeRight;
0x2E92	0x0202    LSLS	R2, R0, #8
0x2E94	0xB292    UXTH	R2, R2
; volumeLeft end address is: 0 (R0)
0x2E96	0x1852    ADDS	R2, R2, R1
; volumeRight end address is: 4 (R1)
;Click_MP3_TIVA.c, 53 :: 		mp3_cmdWrite(_MP3_VOL_ADDR, volume);
0x2E98	0xB291    UXTH	R1, R2
0x2E9A	0x200B    MOVS	R0, __MP3_VOL_ADDR
0x2E9C	0xF000F9DE  BL	_mp3_cmdWrite+0
;Click_MP3_TIVA.c, 54 :: 		}
L_end_mp3_setVolume:
0x2EA0	0xF8DDE000  LDR	LR, [SP, #0]
0x2EA4	0xB001    ADD	SP, SP, #4
0x2EA6	0x4770    BX	LR
; end of _mp3_setVolume
_mikrobus_logWrite:
;easymx_v7_TM4C129XNCZAD.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x30A4	0xB083    SUB	SP, SP, #12
0x30A6	0xF8CDE000  STR	LR, [SP, #0]
0x30AA	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x30AC	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_TM4C129XNCZAD.c, 322 :: 		uint8_t row = 13;
0x30AE	0x220D    MOVS	R2, #13
0x30B0	0xF88D2008  STRB	R2, [SP, #8]
0x30B4	0x220A    MOVS	R2, #10
0x30B6	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_TM4C129XNCZAD.c, 323 :: 		uint8_t line = 10;
;easymx_v7_TM4C129XNCZAD.c, 324 :: 		switch( format )
0x30BA	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_TM4C129XNCZAD.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_TM4C129XNCZAD.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x30BC	0xF7FFF894  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 328 :: 		break;
0x30C0	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_TM4C129XNCZAD.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x30C2	0x7802    LDRB	R2, [R0, #0]
0x30C4	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_TM4C129XNCZAD.c, 332 :: 		_log_write( ptr );
0x30C6	0x9001    STR	R0, [SP, #4]
0x30C8	0xF7FFF88E  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x30CC	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 333 :: 		ptr++;
0x30CE	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x30D0	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_TM4C129XNCZAD.c, 335 :: 		break;
0x30D2	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_TM4C129XNCZAD.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x30D4	0x7802    LDRB	R2, [R0, #0]
0x30D6	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_TM4C129XNCZAD.c, 339 :: 		_log_write( ptr );
0x30D8	0x9001    STR	R0, [SP, #4]
0x30DA	0xF7FFF885  BL	easymx_v7_TM4C129XNCZAD__log_write+0
0x30DE	0x9801    LDR	R0, [SP, #4]
;easymx_v7_TM4C129XNCZAD.c, 340 :: 		ptr++;
0x30E0	0x1C40    ADDS	R0, R0, #1
;easymx_v7_TM4C129XNCZAD.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x30E2	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_TM4C129XNCZAD.c, 342 :: 		_log_write( &row );
0x30E4	0xAA02    ADD	R2, SP, #8
0x30E6	0x4610    MOV	R0, R2
0x30E8	0xF7FFF87E  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 343 :: 		_log_write( &line );
0x30EC	0xF10D0209  ADD	R2, SP, #9
0x30F0	0x4610    MOV	R0, R2
0x30F2	0xF7FFF879  BL	easymx_v7_TM4C129XNCZAD__log_write+0
;easymx_v7_TM4C129XNCZAD.c, 344 :: 		break;
0x30F6	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_TM4C129XNCZAD.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_TM4C129XNCZAD.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x30F8	0x2006    MOVS	R0, #6
0x30FA	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_TM4C129XNCZAD.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x30FC	0x2900    CMP	R1, #0
0x30FE	0xD0DD    BEQ	L_mikrobus_logWrite97
0x3100	0x2901    CMP	R1, #1
0x3102	0xD0DE    BEQ	L_mikrobus_logWrite98
0x3104	0x2902    CMP	R1, #2
0x3106	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x3108	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_TM4C129XNCZAD.c, 348 :: 		return 0;
0x310A	0x2000    MOVS	R0, #0
;easymx_v7_TM4C129XNCZAD.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x310C	0xF8DDE000  LDR	LR, [SP, #0]
0x3110	0xB003    ADD	SP, SP, #12
0x3112	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_TM4C129XNCZAD__log_write:
;__em_c129_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x21E8	0xB081    SUB	SP, SP, #4
0x21EA	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_c129_log.c, 19 :: 		logger( *data_ );
0x21EE	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x21F0	0xB2CC    UXTB	R4, R1
0x21F2	0xB2A0    UXTH	R0, R4
0x21F4	0x4C03    LDR	R4, [PC, #12]
0x21F6	0x6824    LDR	R4, [R4, #0]
0x21F8	0x47A0    BLX	R4
;__em_c129_log.c, 20 :: 		return 0;
0x21FA	0x2000    MOVS	R0, #0
;__em_c129_log.c, 21 :: 		}
L_end__log_write:
0x21FC	0xF8DDE000  LDR	LR, [SP, #0]
0x2200	0xB001    ADD	SP, SP, #4
0x2202	0x4770    BX	LR
0x2204	0x04602000  	_logger+0
; end of easymx_v7_TM4C129XNCZAD__log_write
_Mmc_Fat_Init:
;__Lib_MmcFat16.c, 2134 :: 		
0x332C	0xB082    SUB	SP, SP, #8
0x332E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2136 :: 		
; rslt start address is: 8 (R2)
0x3332	0x2200    MOVS	R2, #0
; rslt end address is: 8 (R2)
;__Lib_MmcFat16.c, 2139 :: 		
L_Mmc_Fat_Init326:
;__Lib_MmcFat16.c, 2141 :: 		
; rslt start address is: 8 (R2)
0x3334	0xF88D2004  STRB	R2, [SP, #4]
0x3338	0xF7FEFED2  BL	_Mmc_Init+0
0x333C	0xF89D2004  LDRB	R2, [SP, #4]
;__Lib_MmcFat16.c, 2142 :: 		
0x3340	0x1C51    ADDS	R1, R2, #1
; rslt end address is: 8 (R2)
; rslt start address is: 4 (R1)
;__Lib_MmcFat16.c, 2144 :: 		
0x3342	0xB2C0    UXTB	R0, R0
0x3344	0xB118    CBZ	R0, L__Mmc_Fat_Init461
0x3346	0x2932    CMP	R1, #50
0x3348	0xD201    BCS	L__Mmc_Fat_Init460
0x334A	0xB2CA    UXTB	R2, R1
0x334C	0xE7F2    B	L_Mmc_Fat_Init326
L__Mmc_Fat_Init461:
L__Mmc_Fat_Init460:
;__Lib_MmcFat16.c, 2146 :: 		
0x334E	0x2932    CMP	R1, #50
0x3350	0xD301    BCC	L_Mmc_Fat_Init331
; rslt end address is: 4 (R1)
;__Lib_MmcFat16.c, 2147 :: 		
0x3352	0x20FF    MOVS	R0, #255
0x3354	0xE003    B	L_end_Mmc_Fat_Init
L_Mmc_Fat_Init331:
;__Lib_MmcFat16.c, 2148 :: 		
0x3356	0xF7FFF971  BL	_Mmc_Init_Vars+0
;__Lib_MmcFat16.c, 2151 :: 		
0x335A	0xF7FFF881  BL	__Lib_MmcFat16_Mmc_Fat_Get_Info+0
;__Lib_MmcFat16.c, 2152 :: 		
;__Lib_MmcFat16.c, 2153 :: 		
L_end_Mmc_Fat_Init:
0x335E	0xF8DDE000  LDR	LR, [SP, #0]
0x3362	0xB002    ADD	SP, SP, #8
0x3364	0x4770    BX	LR
; end of _Mmc_Fat_Init
_Mmc_Init:
;__Lib_Mmc.c, 164 :: 		
0x20E0	0xB083    SUB	SP, SP, #12
0x20E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 168 :: 		
0x20E6	0x2105    MOVS	R1, #5
0x20E8	0x483D    LDR	R0, [PC, #244]
0x20EA	0x7001    STRB	R1, [R0, #0]
;__Lib_Mmc.c, 171 :: 		
0x20EC	0xF2484000  MOVW	R0, #lo_addr(Mmc_Chip_Select_Direction+0)
;__Lib_Mmc.c, 172 :: 		
0x20F0	0xF2C40005  MOVT	R0, #hi_addr(Mmc_Chip_Select_Direction+0)
;__Lib_Mmc.c, 173 :: 		
0x20F4	0xF04F0101  MOV	R1, #1
;__Lib_Mmc.c, 174 :: 		
0x20F8	0xEA4F01C1  LSL	R1, R1, BitPos(Mmc_Chip_Select_Direction+0)
;__Lib_Mmc.c, 176 :: 		
0x20FC	0xF2401340  MOVW	R3, #320
0x2100	0x2201    MOVS	R2, #1
0x2102	0xB2C9    UXTB	R1, R1
0x2104	0xF7FFF934  BL	___mE_Lib_GPIO+0
;__Lib_Mmc.c, 178 :: 		
0x2108	0xF7FFF93E  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 181 :: 		
; cnt start address is: 4 (R1)
0x210C	0x2100    MOVS	R1, #0
; cnt end address is: 4 (R1)
L_Mmc_Init19:
; cnt start address is: 4 (R1)
0x210E	0x290A    CMP	R1, #10
0x2110	0xD20A    BCS	L_Mmc_Init20
;__Lib_Mmc.c, 182 :: 		
0x2112	0xF8AD1004  STRH	R1, [SP, #4]
0x2116	0x20FF    MOVS	R0, #255
0x2118	0x4C32    LDR	R4, [PC, #200]
0x211A	0x6824    LDR	R4, [R4, #0]
0x211C	0x47A0    BLX	R4
0x211E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_Mmc.c, 181 :: 		
0x2122	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 0 (R0)
;__Lib_Mmc.c, 182 :: 		
0x2124	0xB281    UXTH	R1, R0
; cnt end address is: 0 (R0)
0x2126	0xE7F2    B	L_Mmc_Init19
L_Mmc_Init20:
;__Lib_Mmc.c, 186 :: 		
0x2128	0xF7FFF8CE  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 188 :: 		
0x212C	0x2295    MOVS	R2, #149
0x212E	0x2100    MOVS	R1, #0
0x2130	0x2000    MOVS	R0, #0
0x2132	0xF7FFF8D3  BL	__Lib_Mmc_Mmc_Send_Command+0
0x2136	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 189 :: 		
0x213A	0xF7FFF925  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 192 :: 		
0x213E	0xF8BD0008  LDRH	R0, [SP, #8]
0x2142	0x2801    CMP	R0, #1
0x2144	0xD001    BEQ	L_Mmc_Init22
;__Lib_Mmc.c, 193 :: 		
0x2146	0x2001    MOVS	R0, #1
0x2148	0xE046    B	L_end_Mmc_Init
L_Mmc_Init22:
;__Lib_Mmc.c, 195 :: 		
0x214A	0xF7FFF8BD  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 196 :: 		
0x214E	0x2287    MOVS	R2, #135
0x2150	0xF24011AA  MOVW	R1, #426
0x2154	0x2008    MOVS	R0, #8
0x2156	0xF7FFF8C1  BL	__Lib_Mmc_Mmc_Send_Command+0
0x215A	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 198 :: 		
0x215E	0x20FF    MOVS	R0, #255
0x2160	0x4C20    LDR	R4, [PC, #128]
0x2162	0x6824    LDR	R4, [R4, #0]
0x2164	0x47A0    BLX	R4
;__Lib_Mmc.c, 199 :: 		
0x2166	0x20FF    MOVS	R0, #255
0x2168	0x4C1E    LDR	R4, [PC, #120]
0x216A	0x6824    LDR	R4, [R4, #0]
0x216C	0x47A0    BLX	R4
;__Lib_Mmc.c, 200 :: 		
0x216E	0x20FF    MOVS	R0, #255
0x2170	0x4C1C    LDR	R4, [PC, #112]
0x2172	0x6824    LDR	R4, [R4, #0]
0x2174	0x47A0    BLX	R4
;__Lib_Mmc.c, 201 :: 		
0x2176	0x20FF    MOVS	R0, #255
0x2178	0x4C1A    LDR	R4, [PC, #104]
0x217A	0x6824    LDR	R4, [R4, #0]
0x217C	0x47A0    BLX	R4
;__Lib_Mmc.c, 202 :: 		
0x217E	0xF7FFF903  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 205 :: 		
0x2182	0xF8BD0008  LDRH	R0, [SP, #8]
0x2186	0x2801    CMP	R0, #1
0x2188	0xD007    BEQ	L_Mmc_Init23
;__Lib_Mmc.c, 207 :: 		
0x218A	0x2001    MOVS	R0, #1
0x218C	0xF7FFF97E  BL	__Lib_Mmc_Mmc_UnIdle+0
0x2190	0xB110    CBZ	R0, L_Mmc_Init24
;__Lib_Mmc.c, 208 :: 		
0x2192	0x2000    MOVS	R0, #0
0x2194	0xF7FFF97A  BL	__Lib_Mmc_Mmc_UnIdle+0
L_Mmc_Init24:
;__Lib_Mmc.c, 209 :: 		
0x2198	0xE002    B	L_Mmc_Init25
L_Mmc_Init23:
;__Lib_Mmc.c, 212 :: 		
0x219A	0x2002    MOVS	R0, #2
0x219C	0xF7FFF976  BL	__Lib_Mmc_Mmc_UnIdle+0
;__Lib_Mmc.c, 213 :: 		
L_Mmc_Init25:
;__Lib_Mmc.c, 216 :: 		
0x21A0	0x480F    LDR	R0, [PC, #60]
0x21A2	0x7800    LDRB	R0, [R0, #0]
0x21A4	0x2805    CMP	R0, #5
0x21A6	0xD101    BNE	L_Mmc_Init26
;__Lib_Mmc.c, 217 :: 		
0x21A8	0x2002    MOVS	R0, #2
0x21AA	0xE015    B	L_end_Mmc_Init
L_Mmc_Init26:
;__Lib_Mmc.c, 219 :: 		
0x21AC	0x480C    LDR	R0, [PC, #48]
0x21AE	0x7800    LDRB	R0, [R0, #0]
0x21B0	0x2804    CMP	R0, #4
0x21B2	0xD010    BEQ	L_Mmc_Init27
;__Lib_Mmc.c, 221 :: 		
0x21B4	0xF7FFF888  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 223 :: 		
0x21B8	0x22FF    MOVS	R2, #255
0x21BA	0xF2402100  MOVW	R1, #512
0x21BE	0x2010    MOVS	R0, #16
0x21C0	0xF7FFF88C  BL	__Lib_Mmc_Mmc_Send_Command+0
0x21C4	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 224 :: 		
0x21C8	0xF7FFF8DE  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 226 :: 		
0x21CC	0xF8BD0008  LDRH	R0, [SP, #8]
0x21D0	0xB108    CBZ	R0, L_Mmc_Init28
;__Lib_Mmc.c, 227 :: 		
0x21D2	0x2003    MOVS	R0, #3
0x21D4	0xE000    B	L_end_Mmc_Init
L_Mmc_Init28:
;__Lib_Mmc.c, 228 :: 		
L_Mmc_Init27:
;__Lib_Mmc.c, 230 :: 		
0x21D6	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 231 :: 		
L_end_Mmc_Init:
0x21D8	0xF8DDE000  LDR	LR, [SP, #0]
0x21DC	0xB003    ADD	SP, SP, #12
0x21DE	0x4770    BX	LR
0x21E0	0x02542000  	__Lib_Mmc_cardType+0
0x21E4	0x04682000  	_SPI_Rd_Ptr+0
; end of _Mmc_Init
___mE_Lib_GPIO:
;__Lib_GPIO_6.c, 524 :: 		
; config start address is: 12 (R3)
; dir start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1370	0xB081    SUB	SP, SP, #4
0x1372	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
; dir start address is: 8 (R2)
; config start address is: 12 (R3)
;__Lib_GPIO_6.c, 525 :: 		
0x1376	0x2400    MOVS	R4, #0
; config end address is: 12 (R3)
; dir end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1378	0xB410    PUSH	(R4)
0x137A	0xF7FFFB2F  BL	_GPIO_Config+0
0x137E	0xB001    ADD	SP, SP, #4
;__Lib_GPIO_6.c, 526 :: 		
L_end___mE_Lib_GPIO:
0x1380	0xF8DDE000  LDR	LR, [SP, #0]
0x1384	0xB001    ADD	SP, SP, #4
0x1386	0x4770    BX	LR
; end of ___mE_Lib_GPIO
__Lib_Mmc_Mmc_DeSelect:
;__Lib_Mmc.c, 67 :: 		
0x1388	0xB081    SUB	SP, SP, #4
0x138A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 69 :: 		
0x138E	0x2101    MOVS	R1, #1
0x1390	0xB249    SXTB	R1, R1
0x1392	0x4805    LDR	R0, [PC, #20]
0x1394	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc.c, 73 :: 		
0x1396	0x20FF    MOVS	R0, #255
0x1398	0x4C04    LDR	R4, [PC, #16]
0x139A	0x6824    LDR	R4, [R4, #0]
0x139C	0x47A0    BLX	R4
;__Lib_Mmc.c, 74 :: 		
L_end_Mmc_DeSelect:
0x139E	0xF8DDE000  LDR	LR, [SP, #0]
0x13A2	0xB001    ADD	SP, SP, #4
0x13A4	0x4770    BX	LR
0x13A6	0xBF00    NOP
0x13A8	0x7F8C42B0  	Mmc_Chip_Select+0
0x13AC	0x04682000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_DeSelect
__Lib_Mmc_Mmc_Select:
;__Lib_Mmc.c, 53 :: 		
0x12C8	0xB081    SUB	SP, SP, #4
;__Lib_Mmc.c, 55 :: 		
0x12CA	0x2100    MOVS	R1, #0
0x12CC	0xB249    SXTB	R1, R1
0x12CE	0x4802    LDR	R0, [PC, #8]
0x12D0	0x6001    STR	R1, [R0, #0]
;__Lib_Mmc.c, 65 :: 		
L_end_Mmc_Select:
0x12D2	0xB001    ADD	SP, SP, #4
0x12D4	0x4770    BX	LR
0x12D6	0xBF00    NOP
0x12D8	0x7F8C42B0  	Mmc_Chip_Select+0
; end of __Lib_Mmc_Mmc_Select
__Lib_Mmc_Mmc_Send_Command:
;__Lib_Mmc.c, 77 :: 		
; partial_cmm start address is: 0 (R0)
0x12DC	0xB084    SUB	SP, SP, #16
0x12DE	0xF8CDE000  STR	LR, [SP, #0]
0x12E2	0x9102    STR	R1, [SP, #8]
0x12E4	0xF88D200C  STRB	R2, [SP, #12]
; partial_cmm end address is: 0 (R0)
; partial_cmm start address is: 0 (R0)
;__Lib_Mmc.c, 81 :: 		
0x12E8	0xF2000440  ADDW	R4, R0, #64
; partial_cmm end address is: 0 (R0)
0x12EC	0xB2A0    UXTH	R0, R4
0x12EE	0x4C1F    LDR	R4, [PC, #124]
0x12F0	0x6824    LDR	R4, [R4, #0]
0x12F2	0x47A0    BLX	R4
;__Lib_Mmc.c, 82 :: 		
0x12F4	0xAB02    ADD	R3, SP, #8
0x12F6	0x1CDB    ADDS	R3, R3, #3
0x12F8	0x781B    LDRB	R3, [R3, #0]
0x12FA	0xB2DC    UXTB	R4, R3
0x12FC	0xB2A0    UXTH	R0, R4
0x12FE	0x4C1B    LDR	R4, [PC, #108]
0x1300	0x6824    LDR	R4, [R4, #0]
0x1302	0x47A0    BLX	R4
;__Lib_Mmc.c, 83 :: 		
0x1304	0xAB02    ADD	R3, SP, #8
0x1306	0x1C9B    ADDS	R3, R3, #2
0x1308	0x781B    LDRB	R3, [R3, #0]
0x130A	0xB2DC    UXTB	R4, R3
0x130C	0xB2A0    UXTH	R0, R4
0x130E	0x4C17    LDR	R4, [PC, #92]
0x1310	0x6824    LDR	R4, [R4, #0]
0x1312	0x47A0    BLX	R4
;__Lib_Mmc.c, 84 :: 		
0x1314	0xAB02    ADD	R3, SP, #8
0x1316	0x1C5B    ADDS	R3, R3, #1
0x1318	0x781B    LDRB	R3, [R3, #0]
0x131A	0xB2DC    UXTB	R4, R3
0x131C	0xB2A0    UXTH	R0, R4
0x131E	0x4C13    LDR	R4, [PC, #76]
0x1320	0x6824    LDR	R4, [R4, #0]
0x1322	0x47A0    BLX	R4
;__Lib_Mmc.c, 85 :: 		
0x1324	0xAB02    ADD	R3, SP, #8
0x1326	0x781B    LDRB	R3, [R3, #0]
0x1328	0xB2DC    UXTB	R4, R3
0x132A	0xB2A0    UXTH	R0, R4
0x132C	0x4C0F    LDR	R4, [PC, #60]
0x132E	0x6824    LDR	R4, [R4, #0]
0x1330	0x47A0    BLX	R4
;__Lib_Mmc.c, 86 :: 		
0x1332	0xF89D000C  LDRB	R0, [SP, #12]
0x1336	0x4C0D    LDR	R4, [PC, #52]
0x1338	0x6824    LDR	R4, [R4, #0]
0x133A	0x47A0    BLX	R4
;__Lib_Mmc.c, 89 :: 		
; timeout start address is: 4 (R1)
; timeout start address is: 4 (R1)
0x133C	0x2100    MOVS	R1, #0
; timeout end address is: 4 (R1)
;__Lib_Mmc.c, 90 :: 		
L___Lib_Mmc_Mmc_Send_Command0:
;__Lib_Mmc.c, 91 :: 		
; timeout start address is: 4 (R1)
0x133E	0xF8AD1004  STRH	R1, [SP, #4]
0x1342	0x20FF    MOVS	R0, #255
0x1344	0x4C09    LDR	R4, [PC, #36]
0x1346	0x6824    LDR	R4, [R4, #0]
0x1348	0x47A0    BLX	R4
0x134A	0xF8BD1004  LDRH	R1, [SP, #4]
; response start address is: 8 (R2)
0x134E	0xB282    UXTH	R2, R0
;__Lib_Mmc.c, 92 :: 		
0x1350	0x1C4B    ADDS	R3, R1, #1
0x1352	0xB299    UXTH	R1, R3
; timeout end address is: 4 (R1)
;__Lib_Mmc.c, 93 :: 		
0x1354	0xF0000380  AND	R3, R0, #128
0x1358	0xB29B    UXTH	R3, R3
0x135A	0xB113    CBZ	R3, L___Lib_Mmc_Mmc_Send_Command77
; timeout end address is: 4 (R1)
; timeout start address is: 4 (R1)
0x135C	0x2964    CMP	R1, #100
0x135E	0xD200    BCS	L___Lib_Mmc_Mmc_Send_Command76
; timeout end address is: 4 (R1)
0x1360	0xE7ED    B	L___Lib_Mmc_Mmc_Send_Command0
L___Lib_Mmc_Mmc_Send_Command77:
L___Lib_Mmc_Mmc_Send_Command76:
;__Lib_Mmc.c, 95 :: 		
0x1362	0xB290    UXTH	R0, R2
; response end address is: 8 (R2)
;__Lib_Mmc.c, 96 :: 		
L_end_Mmc_Send_Command:
0x1364	0xF8DDE000  LDR	LR, [SP, #0]
0x1368	0xB004    ADD	SP, SP, #16
0x136A	0x4770    BX	LR
0x136C	0x04682000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_Send_Command
__Lib_Mmc_Mmc_UnIdle:
;__Lib_Mmc.c, 98 :: 		
0x148C	0xB084    SUB	SP, SP, #16
0x148E	0xF8CDE000  STR	LR, [SP, #0]
0x1492	0xF88D000C  STRB	R0, [SP, #12]
;__Lib_Mmc.c, 102 :: 		
0x1496	0x2100    MOVS	R1, #0
0x1498	0xF8AD1004  STRH	R1, [SP, #4]
L___Lib_Mmc_Mmc_UnIdle5:
0x149C	0xF8BD2004  LDRH	R2, [SP, #4]
0x14A0	0xF2427110  MOVW	R1, #10000
0x14A4	0x428A    CMP	R2, R1
0x14A6	0xF0808077  BCS	L___Lib_Mmc_Mmc_UnIdle6
;__Lib_Mmc.c, 103 :: 		
0x14AA	0xF89D100C  LDRB	R1, [SP, #12]
0x14AE	0xB999    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle8
;__Lib_Mmc.c, 104 :: 		
0x14B0	0xF7FFFF0A  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 106 :: 		
0x14B4	0x22FF    MOVS	R2, #255
0x14B6	0x2100    MOVS	R1, #0
0x14B8	0x2001    MOVS	R0, #1
0x14BA	0xF7FFFF0F  BL	__Lib_Mmc_Mmc_Send_Command+0
0x14BE	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 107 :: 		
0x14C2	0xF7FFFF61  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 108 :: 		
0x14C6	0xF8BD1006  LDRH	R1, [SP, #6]
0x14CA	0xB921    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle9
;__Lib_Mmc.c, 110 :: 		
0x14CC	0x2200    MOVS	R2, #0
0x14CE	0x4935    LDR	R1, [PC, #212]
0x14D0	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc.c, 111 :: 		
0x14D2	0x2000    MOVS	R0, #0
0x14D4	0xE061    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 112 :: 		
L___Lib_Mmc_Mmc_UnIdle9:
;__Lib_Mmc.c, 113 :: 		
0x14D6	0xE059    B	L___Lib_Mmc_Mmc_UnIdle10
L___Lib_Mmc_Mmc_UnIdle8:
;__Lib_Mmc.c, 115 :: 		
0x14D8	0xF7FFFEF6  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 118 :: 		
0x14DC	0x22FF    MOVS	R2, #255
0x14DE	0x2100    MOVS	R1, #0
0x14E0	0x2037    MOVS	R0, #55
0x14E2	0xF7FFFEFB  BL	__Lib_Mmc_Mmc_Send_Command+0
0x14E6	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 119 :: 		
0x14EA	0xF7FFFF4D  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 120 :: 		
0x14EE	0xF8BD1006  LDRH	R1, [SP, #6]
0x14F2	0x2901    CMP	R1, #1
0x14F4	0xD149    BNE	L___Lib_Mmc_Mmc_UnIdle11
;__Lib_Mmc.c, 122 :: 		
0x14F6	0xF7FFFEE7  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 124 :: 		
0x14FA	0x22FF    MOVS	R2, #255
0x14FC	0xF04F4180  MOV	R1, #1073741824
0x1500	0x2029    MOVS	R0, #41
0x1502	0xF7FFFEEB  BL	__Lib_Mmc_Mmc_Send_Command+0
0x1506	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 125 :: 		
0x150A	0xF7FFFF3D  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 126 :: 		
0x150E	0xF8BD1006  LDRH	R1, [SP, #6]
0x1512	0x2900    CMP	R1, #0
0x1514	0xD138    BNE	L___Lib_Mmc_Mmc_UnIdle12
;__Lib_Mmc.c, 127 :: 		
0x1516	0xF89D100C  LDRB	R1, [SP, #12]
0x151A	0x2902    CMP	R1, #2
0x151C	0xD12F    BNE	L___Lib_Mmc_Mmc_UnIdle13
;__Lib_Mmc.c, 128 :: 		
0x151E	0xF7FFFED3  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 129 :: 		
0x1522	0x22FF    MOVS	R2, #255
0x1524	0x2100    MOVS	R1, #0
0x1526	0x203A    MOVS	R0, #58
0x1528	0xF7FFFED8  BL	__Lib_Mmc_Mmc_Send_Command+0
0x152C	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_Mmc.c, 130 :: 		
0x1530	0x20FF    MOVS	R0, #255
0x1532	0x4C1D    LDR	R4, [PC, #116]
0x1534	0x6824    LDR	R4, [R4, #0]
0x1536	0x47A0    BLX	R4
0x1538	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_Mmc.c, 131 :: 		
0x153C	0x20FF    MOVS	R0, #255
0x153E	0x4C1A    LDR	R4, [PC, #104]
0x1540	0x6824    LDR	R4, [R4, #0]
0x1542	0x47A0    BLX	R4
;__Lib_Mmc.c, 132 :: 		
0x1544	0x20FF    MOVS	R0, #255
0x1546	0x4C18    LDR	R4, [PC, #96]
0x1548	0x6824    LDR	R4, [R4, #0]
0x154A	0x47A0    BLX	R4
;__Lib_Mmc.c, 133 :: 		
0x154C	0x20FF    MOVS	R0, #255
0x154E	0x4C16    LDR	R4, [PC, #88]
0x1550	0x6824    LDR	R4, [R4, #0]
0x1552	0x47A0    BLX	R4
;__Lib_Mmc.c, 134 :: 		
0x1554	0xF7FFFF18  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 135 :: 		
0x1558	0xF8BD1006  LDRH	R1, [SP, #6]
0x155C	0xB971    CBNZ	R1, L___Lib_Mmc_Mmc_UnIdle14
;__Lib_Mmc.c, 136 :: 		
0x155E	0xF8BD1008  LDRH	R1, [SP, #8]
0x1562	0xF0010140  AND	R1, R1, #64
0x1566	0xB289    UXTH	R1, R1
0x1568	0xB119    CBZ	R1, L___Lib_Mmc_Mmc_UnIdle15
;__Lib_Mmc.c, 138 :: 		
0x156A	0x2204    MOVS	R2, #4
0x156C	0x490D    LDR	R1, [PC, #52]
0x156E	0x700A    STRB	R2, [R1, #0]
0x1570	0xE002    B	L___Lib_Mmc_Mmc_UnIdle16
L___Lib_Mmc_Mmc_UnIdle15:
;__Lib_Mmc.c, 141 :: 		
0x1572	0x2203    MOVS	R2, #3
0x1574	0x490B    LDR	R1, [PC, #44]
0x1576	0x700A    STRB	R2, [R1, #0]
L___Lib_Mmc_Mmc_UnIdle16:
;__Lib_Mmc.c, 142 :: 		
0x1578	0x2000    MOVS	R0, #0
0x157A	0xE00E    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 143 :: 		
L___Lib_Mmc_Mmc_UnIdle14:
;__Lib_Mmc.c, 144 :: 		
0x157C	0xE004    B	L___Lib_Mmc_Mmc_UnIdle17
L___Lib_Mmc_Mmc_UnIdle13:
;__Lib_Mmc.c, 146 :: 		
0x157E	0x2201    MOVS	R2, #1
0x1580	0x4908    LDR	R1, [PC, #32]
0x1582	0x700A    STRB	R2, [R1, #0]
;__Lib_Mmc.c, 147 :: 		
0x1584	0x2000    MOVS	R0, #0
0x1586	0xE008    B	L_end_Mmc_UnIdle
;__Lib_Mmc.c, 148 :: 		
L___Lib_Mmc_Mmc_UnIdle17:
;__Lib_Mmc.c, 149 :: 		
L___Lib_Mmc_Mmc_UnIdle12:
;__Lib_Mmc.c, 150 :: 		
0x1588	0xE000    B	L___Lib_Mmc_Mmc_UnIdle18
L___Lib_Mmc_Mmc_UnIdle11:
;__Lib_Mmc.c, 153 :: 		
0x158A	0xE005    B	L___Lib_Mmc_Mmc_UnIdle6
;__Lib_Mmc.c, 154 :: 		
L___Lib_Mmc_Mmc_UnIdle18:
;__Lib_Mmc.c, 155 :: 		
L___Lib_Mmc_Mmc_UnIdle10:
;__Lib_Mmc.c, 102 :: 		
0x158C	0xF8BD1004  LDRH	R1, [SP, #4]
0x1590	0x1C49    ADDS	R1, R1, #1
0x1592	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_Mmc.c, 156 :: 		
0x1596	0xE781    B	L___Lib_Mmc_Mmc_UnIdle5
L___Lib_Mmc_Mmc_UnIdle6:
;__Lib_Mmc.c, 157 :: 		
0x1598	0x2001    MOVS	R0, #1
;__Lib_Mmc.c, 158 :: 		
L_end_Mmc_UnIdle:
0x159A	0xF8DDE000  LDR	LR, [SP, #0]
0x159E	0xB004    ADD	SP, SP, #16
0x15A0	0x4770    BX	LR
0x15A2	0xBF00    NOP
0x15A4	0x02542000  	__Lib_Mmc_cardType+0
0x15A8	0x04682000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_UnIdle
_Mmc_Init_Vars:
;__Lib_MmcFat16.c, 2093 :: 		
0x263C	0xB081    SUB	SP, SP, #4
0x263E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 2097 :: 		
0x2642	0x2101    MOVS	R1, #1
0x2644	0x482B    LDR	R0, [PC, #172]
0x2646	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2098 :: 		
0x2648	0xF2402200  MOVW	R2, #512
0x264C	0xB212    SXTH	R2, R2
0x264E	0x2100    MOVS	R1, #0
0x2650	0x4829    LDR	R0, [PC, #164]
0x2652	0xF7FFFC99  BL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
; i start address is: 24 (R6)
0x2656	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars320:
; i start address is: 24 (R6)
0x2658	0x2E02    CMP	R6, _MAX_FILES
0x265A	0xD20A    BCS	L_Mmc_Init_Vars321
;__Lib_MmcFat16.c, 2103 :: 		
0x265C	0x0171    LSLS	R1, R6, #5
0x265E	0x4827    LDR	R0, [PC, #156]
0x2660	0x1840    ADDS	R0, R0, R1
0x2662	0x2220    MOVS	R2, #32
0x2664	0xB212    SXTH	R2, R2
0x2666	0x2100    MOVS	R1, #0
0x2668	0xF7FFFC8E  BL	_memset+0
;__Lib_MmcFat16.c, 2101 :: 		
0x266C	0x1C76    ADDS	R6, R6, #1
0x266E	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2104 :: 		
; i end address is: 24 (R6)
0x2670	0xE7F2    B	L_Mmc_Init_Vars320
L_Mmc_Init_Vars321:
;__Lib_MmcFat16.c, 2105 :: 		
0x2672	0x2220    MOVS	R2, #32
0x2674	0xB212    SXTH	R2, R2
0x2676	0x2100    MOVS	R1, #0
0x2678	0x4821    LDR	R0, [PC, #132]
0x267A	0xF7FFFC85  BL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
; i start address is: 24 (R6)
0x267E	0x2600    MOVS	R6, #0
; i end address is: 24 (R6)
L_Mmc_Init_Vars323:
; i start address is: 24 (R6)
0x2680	0x2E04    CMP	R6, #4
0x2682	0xD20A    BCS	L_Mmc_Init_Vars324
;__Lib_MmcFat16.c, 2111 :: 		
0x2684	0x00F1    LSLS	R1, R6, #3
0x2686	0x481F    LDR	R0, [PC, #124]
0x2688	0x1840    ADDS	R0, R0, R1
0x268A	0x2208    MOVS	R2, #8
0x268C	0xB212    SXTH	R2, R2
0x268E	0x2100    MOVS	R1, #0
0x2690	0xF7FFFC7A  BL	_memset+0
;__Lib_MmcFat16.c, 2109 :: 		
0x2694	0x1C76    ADDS	R6, R6, #1
0x2696	0xB2F6    UXTB	R6, R6
;__Lib_MmcFat16.c, 2112 :: 		
; i end address is: 24 (R6)
0x2698	0xE7F2    B	L_Mmc_Init_Vars323
L_Mmc_Init_Vars324:
;__Lib_MmcFat16.c, 2115 :: 		
0x269A	0x2218    MOVS	R2, #24
0x269C	0xB212    SXTH	R2, R2
0x269E	0x2100    MOVS	R1, #0
0x26A0	0x4819    LDR	R0, [PC, #100]
0x26A2	0xF7FFFC71  BL	_memset+0
;__Lib_MmcFat16.c, 2118 :: 		
0x26A6	0x4913    LDR	R1, [PC, #76]
0x26A8	0x4818    LDR	R0, [PC, #96]
0x26AA	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2119 :: 		
0x26AC	0x2100    MOVS	R1, #0
0x26AE	0x4818    LDR	R0, [PC, #96]
0x26B0	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2120 :: 		
0x26B2	0x2100    MOVS	R1, #0
0x26B4	0x4817    LDR	R0, [PC, #92]
0x26B6	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2121 :: 		
0x26B8	0x2100    MOVS	R1, #0
0x26BA	0x4817    LDR	R0, [PC, #92]
0x26BC	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2122 :: 		
0x26BE	0x2100    MOVS	R1, #0
0x26C0	0x4816    LDR	R0, [PC, #88]
0x26C2	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2123 :: 		
0x26C4	0x2100    MOVS	R1, #0
0x26C6	0x4816    LDR	R0, [PC, #88]
0x26C8	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 2124 :: 		
0x26CA	0x21FF    MOVS	R1, #-1
0x26CC	0xB249    SXTB	R1, R1
0x26CE	0x4815    LDR	R0, [PC, #84]
0x26D0	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 2125 :: 		
0x26D2	0x220D    MOVS	R2, #13
0x26D4	0xB212    SXTH	R2, R2
0x26D6	0x2100    MOVS	R1, #0
0x26D8	0x4813    LDR	R0, [PC, #76]
0x26DA	0xF7FFFC55  BL	_memset+0
;__Lib_MmcFat16.c, 2128 :: 		
0x26DE	0x2100    MOVS	R1, #0
0x26E0	0x4812    LDR	R0, [PC, #72]
0x26E2	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2129 :: 		
0x26E4	0x2100    MOVS	R1, #0
0x26E6	0x4812    LDR	R0, [PC, #72]
0x26E8	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 2130 :: 		
L_end_Mmc_Init_Vars:
0x26EA	0xF8DDE000  LDR	LR, [SP, #0]
0x26EE	0xB001    ADD	SP, SP, #4
0x26F0	0x4770    BX	LR
0x26F2	0xBF00    NOP
0x26F4	0x06882000  	_f16_sector+512
0x26F8	0x04882000  	_f16_sector+0
0x26FC	0x06C42000  	_f16_fileDesc+0
0x2700	0x06A42000  	__Lib_MmcFat16_f16_cFD+0
0x2704	0x07042000  	__Lib_MmcFat16_f16_part+0
0x2708	0x04702000  	__Lib_MmcFat16_f16_boot+0
0x270C	0x06902000  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x2710	0x068E2000  	__Lib_MmcFat16_f16_activePart+0
0x2714	0x046C2000  	__Lib_MmcFat16_f16_currentDir+0
0x2718	0x068C2000  	___f16_errno+0
0x271C	0x06A22000  	__Lib_MmcFat16_f16_dirEntry+0
0x2720	0x07242000  	__Lib_MmcFat16_f16_openedDir+0
0x2724	0x068D2000  	__Lib_MmcFat16_f16_currentHandle+0
0x2728	0x06942000  	__Lib_MmcFat16_tmpBuf+0
0x272C	0x07282000  	__Lib_MmcFat16_f16_time+0
0x2730	0x072A2000  	__Lib_MmcFat16_f16_date+0
; end of _Mmc_Init_Vars
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x1F88	0xB081    SUB	SP, SP, #4
0x1F8A	0xB213    SXTH	R3, R2
0x1F8C	0x4602    MOV	R2, R0
0x1F8E	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x1F90	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x1F92	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x1F94	0xB22C    SXTH	R4, R5
0x1F96	0x1E6B    SUBS	R3, R5, #1
0x1F98	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x1F9A	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x1F9C	0x7008    STRB	R0, [R1, #0]
0x1F9E	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x1FA0	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x1FA2	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x1FA4	0xB001    ADD	SP, SP, #4
0x1FA6	0x4770    BX	LR
; end of _memset
__Lib_MmcFat16_Mmc_Fat_Get_Info:
;__Lib_MmcFat16.c, 305 :: 		
0x2460	0xB083    SUB	SP, SP, #12
0x2462	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 310 :: 		
;__Lib_MmcFat16.c, 312 :: 		
0x2466	0x2101    MOVS	R1, #1
0x2468	0x4859    LDR	R0, [PC, #356]
0x246A	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 313 :: 		
0x246C	0x4959    LDR	R1, [PC, #356]
0x246E	0x2000    MOVS	R0, #0
0x2470	0xF7FFFD42  BL	_Mmc_Read_Sector+0
0x2474	0xB120    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info46
;__Lib_MmcFat16.c, 315 :: 		
0x2476	0x2110    MOVS	R1, #16
0x2478	0x4857    LDR	R0, [PC, #348]
0x247A	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 316 :: 		
0x247C	0x20FF    MOVS	R0, #255
0x247E	0xE0A2    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 317 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info46:
;__Lib_MmcFat16.c, 319 :: 		
; ptr start address is: 4 (R1)
0x2480	0x4954    LDR	R1, [PC, #336]
;__Lib_MmcFat16.c, 321 :: 		
0x2482	0xF50170FF  ADD	R0, R1, #510
0x2486	0x7800    LDRB	R0, [R0, #0]
0x2488	0x2855    CMP	R0, #85
0x248A	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info47
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 322 :: 		
0x248C	0x2001    MOVS	R0, #1
0x248E	0xE09A    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info47:
;__Lib_MmcFat16.c, 323 :: 		
; ptr start address is: 4 (R1)
0x2490	0xF20110FF  ADDW	R0, R1, #511
0x2494	0x7800    LDRB	R0, [R0, #0]
0x2496	0x28AA    CMP	R0, #170
0x2498	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info48
; ptr end address is: 4 (R1)
;__Lib_MmcFat16.c, 324 :: 		
0x249A	0x2001    MOVS	R0, #1
0x249C	0xE093    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info48:
;__Lib_MmcFat16.c, 327 :: 		
; isBoot start address is: 8 (R2)
; ptr start address is: 4 (R1)
0x249E	0x2200    MOVS	R2, #0
;__Lib_MmcFat16.c, 328 :: 		
0x24A0	0x7808    LDRB	R0, [R1, #0]
0x24A2	0x28E9    CMP	R0, #233
0x24A4	0xD102    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info424
; isBoot end address is: 8 (R2)
;__Lib_MmcFat16.c, 329 :: 		
; isBoot start address is: 0 (R0)
0x24A6	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
0x24A8	0xB2C2    UXTB	R2, R0
0x24AA	0xE7FF    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info49
L___Lib_MmcFat16_Mmc_Fat_Get_Info424:
;__Lib_MmcFat16.c, 328 :: 		
;__Lib_MmcFat16.c, 329 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info49:
;__Lib_MmcFat16.c, 330 :: 		
; isBoot start address is: 8 (R2)
0x24AC	0x7808    LDRB	R0, [R1, #0]
0x24AE	0x28EB    CMP	R0, #235
0x24B0	0xD105    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info425
0x24B2	0x1C88    ADDS	R0, R1, #2
; ptr end address is: 4 (R1)
0x24B4	0x7800    LDRB	R0, [R0, #0]
0x24B6	0x2890    CMP	R0, #144
0x24B8	0xD103    BNE	L___Lib_MmcFat16_Mmc_Fat_Get_Info426
; isBoot end address is: 8 (R2)
L___Lib_MmcFat16_Mmc_Fat_Get_Info419:
;__Lib_MmcFat16.c, 331 :: 		
; isBoot start address is: 0 (R0)
0x24BA	0x2001    MOVS	R0, #1
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 330 :: 		
0x24BC	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info421
L___Lib_MmcFat16_Mmc_Fat_Get_Info425:
0x24BE	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info421:
; isBoot start address is: 0 (R0)
; isBoot end address is: 0 (R0)
0x24C0	0xE000    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info420
L___Lib_MmcFat16_Mmc_Fat_Get_Info426:
0x24C2	0xB2D0    UXTB	R0, R2
L___Lib_MmcFat16_Mmc_Fat_Get_Info420:
;__Lib_MmcFat16.c, 333 :: 		
; isBoot start address is: 0 (R0)
0x24C4	0x2800    CMP	R0, #0
0x24C6	0xD048    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info53
; isBoot end address is: 0 (R0)
;__Lib_MmcFat16.c, 335 :: 		
;__Lib_MmcFat16.c, 336 :: 		
; p start address is: 8 (R2)
0x24C8	0x4A44    LDR	R2, [PC, #272]
;__Lib_MmcFat16.c, 337 :: 		
0x24CA	0x2080    MOVS	R0, #128
0x24CC	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 338 :: 		
0x24CE	0x1D11    ADDS	R1, R2, #4
0x24D0	0x2000    MOVS	R0, #0
0x24D2	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 339 :: 		
0x24D4	0x9201    STR	R2, [SP, #4]
0x24D6	0xF7FFFC79  BL	__Lib_MmcFat16_getBoot+0
0x24DA	0x9A01    LDR	R2, [SP, #4]
0x24DC	0x2800    CMP	R0, #0
0x24DE	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info54
; p end address is: 8 (R2)
;__Lib_MmcFat16.c, 340 :: 		
0x24E0	0x2001    MOVS	R0, #1
0x24E2	0xE070    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info54:
;__Lib_MmcFat16.c, 354 :: 		
; p start address is: 8 (R2)
0x24E4	0x483E    LDR	R0, [PC, #248]
0x24E6	0x8800    LDRH	R0, [R0, #0]
0x24E8	0x2800    CMP	R0, #0
0x24EA	0xD030    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info55
;__Lib_MmcFat16.c, 356 :: 		
0x24EC	0x483D    LDR	R0, [PC, #244]
0x24EE	0x7801    LDRB	R1, [R0, #0]
0x24F0	0x483D    LDR	R0, [PC, #244]
0x24F2	0x7800    LDRB	R0, [R0, #0]
0x24F4	0x4308    ORRS	R0, R1
0x24F6	0xB2C0    UXTB	R0, R0
0x24F8	0xB148    CBZ	R0, L___Lib_MmcFat16_Mmc_Fat_Get_Info56
;__Lib_MmcFat16.c, 358 :: 		
0x24FA	0x483A    LDR	R0, [PC, #232]
; tmp start address is: 0 (R0)
0x24FC	0x7800    LDRB	R0, [R0, #0]
0x24FE	0x0203    LSLS	R3, R0, #8
; tmp end address is: 0 (R0)
;__Lib_MmcFat16.c, 359 :: 		
0x2500	0x4839    LDR	R0, [PC, #228]
0x2502	0x7800    LDRB	R0, [R0, #0]
0x2504	0x181B    ADDS	R3, R3, R0
; tmp start address is: 12 (R3)
;__Lib_MmcFat16.c, 361 :: 		
0x2506	0x1C51    ADDS	R1, R2, #1
0x2508	0x2004    MOVS	R0, #4
0x250A	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 362 :: 		
; tmp end address is: 12 (R3)
0x250C	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info57
L___Lib_MmcFat16_Mmc_Fat_Get_Info56:
;__Lib_MmcFat16.c, 365 :: 		
0x250E	0x4837    LDR	R0, [PC, #220]
; tmp start address is: 12 (R3)
0x2510	0x6803    LDR	R3, [R0, #0]
;__Lib_MmcFat16.c, 366 :: 		
0x2512	0x1C51    ADDS	R1, R2, #1
0x2514	0x2006    MOVS	R0, #6
0x2516	0x7008    STRB	R0, [R1, #0]
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 367 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info57:
;__Lib_MmcFat16.c, 369 :: 		
; tmp start address is: 12 (R3)
0x2518	0x4835    LDR	R0, [PC, #212]
0x251A	0x6800    LDR	R0, [R0, #0]
0x251C	0x1A19    SUB	R1, R3, R0
; tmp end address is: 12 (R3)
0x251E	0x4835    LDR	R0, [PC, #212]
0x2520	0x8800    LDRH	R0, [R0, #0]
0x2522	0xFBB1F1F0  UDIV	R1, R1, R0
; tmp start address is: 12 (R3)
0x2526	0x460B    MOV	R3, R1
;__Lib_MmcFat16.c, 377 :: 		
0x2528	0xF64070F5  MOVW	R0, #4085
0x252C	0x4281    CMP	R1, R0
0x252E	0xD204    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info58
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 379 :: 		
0x2530	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x2532	0x2001    MOVS	R0, #1
0x2534	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 380 :: 		
0x2536	0x2001    MOVS	R0, #1
0x2538	0xE045    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 381 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info58:
;__Lib_MmcFat16.c, 382 :: 		
; p start address is: 8 (R2)
; tmp start address is: 12 (R3)
0x253A	0xF64F70F5  MOVW	R0, #65525
0x253E	0x4283    CMP	R3, R0
0x2540	0xD904    BLS	L___Lib_MmcFat16_Mmc_Fat_Get_Info59
; tmp end address is: 12 (R3)
;__Lib_MmcFat16.c, 384 :: 		
0x2542	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x2544	0x200B    MOVS	R0, #11
0x2546	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 385 :: 		
0x2548	0x2001    MOVS	R0, #1
0x254A	0xE03C    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 386 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info59:
;__Lib_MmcFat16.c, 387 :: 		
0x254C	0xE004    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info60
L___Lib_MmcFat16_Mmc_Fat_Get_Info55:
;__Lib_MmcFat16.c, 390 :: 		
; p start address is: 8 (R2)
0x254E	0x1C51    ADDS	R1, R2, #1
; p end address is: 8 (R2)
0x2550	0x200B    MOVS	R0, #11
0x2552	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 391 :: 		
0x2554	0x2001    MOVS	R0, #1
0x2556	0xE036    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 392 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info60:
;__Lib_MmcFat16.c, 393 :: 		
0x2558	0xE034    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info61
L___Lib_MmcFat16_Mmc_Fat_Get_Info53:
;__Lib_MmcFat16.c, 396 :: 		
; ptr start address is: 16 (R4)
0x255A	0x4C27    LDR	R4, [PC, #156]
;__Lib_MmcFat16.c, 398 :: 		
; i start address is: 12 (R3)
0x255C	0x2300    MOVS	R3, #0
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
L___Lib_MmcFat16_Mmc_Fat_Get_Info62:
; i start address is: 12 (R3)
; ptr start address is: 16 (R4)
0x255E	0x2B04    CMP	R3, #4
0x2560	0xD216    BCS	L___Lib_MmcFat16_Mmc_Fat_Get_Info63
;__Lib_MmcFat16.c, 400 :: 		
0x2562	0x00D9    LSLS	R1, R3, #3
0x2564	0x481D    LDR	R0, [PC, #116]
0x2566	0x1841    ADDS	R1, R0, R1
; p start address is: 8 (R2)
0x2568	0x460A    MOV	R2, R1
;__Lib_MmcFat16.c, 401 :: 		
;__Lib_MmcFat16.c, 402 :: 		
0x256A	0x7820    LDRB	R0, [R4, #0]
0x256C	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 403 :: 		
0x256E	0x1D20    ADDS	R0, R4, #4
0x2570	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 404 :: 		
0x2572	0x1C51    ADDS	R1, R2, #1
0x2574	0x7800    LDRB	R0, [R0, #0]
0x2576	0x7008    STRB	R0, [R1, #0]
;__Lib_MmcFat16.c, 405 :: 		
0x2578	0x1D21    ADDS	R1, R4, #4
0x257A	0x460C    MOV	R4, R1
;__Lib_MmcFat16.c, 406 :: 		
0x257C	0x1D10    ADDS	R0, R2, #4
; p end address is: 8 (R2)
0x257E	0x9002    STR	R0, [SP, #8]
0x2580	0x4608    MOV	R0, R1
0x2582	0xF7FFFD63  BL	__Lib_MmcFat16_f16_toLong+0
0x2586	0x9902    LDR	R1, [SP, #8]
0x2588	0x6008    STR	R0, [R1, #0]
;__Lib_MmcFat16.c, 398 :: 		
0x258A	0x1C5B    ADDS	R3, R3, #1
0x258C	0xB29B    UXTH	R3, R3
;__Lib_MmcFat16.c, 408 :: 		
; ptr end address is: 16 (R4)
; i end address is: 12 (R3)
0x258E	0xE7E6    B	L___Lib_MmcFat16_Mmc_Fat_Get_Info62
L___Lib_MmcFat16_Mmc_Fat_Get_Info63:
;__Lib_MmcFat16.c, 411 :: 		
0x2590	0x481A    LDR	R0, [PC, #104]
0x2592	0x7800    LDRB	R0, [R0, #0]
0x2594	0x00C1    LSLS	R1, R0, #3
0x2596	0x4811    LDR	R0, [PC, #68]
0x2598	0x1840    ADDS	R0, R0, R1
0x259A	0x1C40    ADDS	R0, R0, #1
0x259C	0x7800    LDRB	R0, [R0, #0]
;__Lib_MmcFat16.c, 412 :: 		
0x259E	0x2804    CMP	R0, #4
0x25A0	0xD00A    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info423
0x25A2	0x4816    LDR	R0, [PC, #88]
0x25A4	0x7800    LDRB	R0, [R0, #0]
0x25A6	0x00C1    LSLS	R1, R0, #3
0x25A8	0x480C    LDR	R0, [PC, #48]
0x25AA	0x1840    ADDS	R0, R0, R1
0x25AC	0x1C40    ADDS	R0, R0, #1
0x25AE	0x7800    LDRB	R0, [R0, #0]
0x25B0	0x2806    CMP	R0, #6
0x25B2	0xD001    BEQ	L___Lib_MmcFat16_Mmc_Fat_Get_Info422
L___Lib_MmcFat16_Mmc_Fat_Get_Info418:
;__Lib_MmcFat16.c, 413 :: 		
0x25B4	0x2001    MOVS	R0, #1
0x25B6	0xE006    B	L_end_Mmc_Fat_Get_Info
;__Lib_MmcFat16.c, 412 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info423:
L___Lib_MmcFat16_Mmc_Fat_Get_Info422:
;__Lib_MmcFat16.c, 415 :: 		
0x25B8	0xF7FFFC08  BL	__Lib_MmcFat16_getBoot+0
0x25BC	0x2800    CMP	R0, #0
0x25BE	0xDA01    BGE	L___Lib_MmcFat16_Mmc_Fat_Get_Info68
;__Lib_MmcFat16.c, 416 :: 		
0x25C0	0x2001    MOVS	R0, #1
0x25C2	0xE000    B	L_end_Mmc_Fat_Get_Info
L___Lib_MmcFat16_Mmc_Fat_Get_Info68:
;__Lib_MmcFat16.c, 417 :: 		
L___Lib_MmcFat16_Mmc_Fat_Get_Info61:
;__Lib_MmcFat16.c, 418 :: 		
0x25C4	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 419 :: 		
L_end_Mmc_Fat_Get_Info:
0x25C6	0xF8DDE000  LDR	LR, [SP, #0]
0x25CA	0xB003    ADD	SP, SP, #12
0x25CC	0x4770    BX	LR
0x25CE	0xBF00    NOP
0x25D0	0x06882000  	_f16_sector+512
0x25D4	0x04882000  	_f16_sector+0
0x25D8	0x068C2000  	___f16_errno+0
0x25DC	0x07042000  	__Lib_MmcFat16_f16_part+0
0x25E0	0x047A2000  	__Lib_MmcFat16_f16_boot+10
0x25E4	0x049C2000  	_f16_sector+20
0x25E8	0x049B2000  	_f16_sector+19
0x25EC	0x04A82000  	_f16_sector+32
0x25F0	0x04842000  	__Lib_MmcFat16_f16_boot+20
0x25F4	0x04722000  	__Lib_MmcFat16_f16_boot+2
0x25F8	0x06462000  	_f16_sector+446
0x25FC	0x068E2000  	__Lib_MmcFat16_f16_activePart+0
; end of __Lib_MmcFat16_Mmc_Fat_Get_Info
_Mmc_Read_Sector:
;__Lib_Mmc.c, 237 :: 		
; sector start address is: 0 (R0)
0x1EF8	0xB085    SUB	SP, SP, #20
0x1EFA	0xF8CDE000  STR	LR, [SP, #0]
0x1EFE	0x4603    MOV	R3, R0
0x1F00	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc.c, 242 :: 		
0x1F02	0xF7FFF9E1  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 244 :: 		
0x1F06	0x4A1E    LDR	R2, [PC, #120]
0x1F08	0x7812    LDRB	R2, [R2, #0]
0x1F0A	0x2A04    CMP	R2, #4
0x1F0C	0xD101    BNE	L_Mmc_Read_Sector29
;__Lib_Mmc.c, 245 :: 		
; byte_start start address is: 0 (R0)
0x1F0E	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x1F10	0xE000    B	L_Mmc_Read_Sector30
L_Mmc_Read_Sector29:
;__Lib_Mmc.c, 247 :: 		
; sector start address is: 12 (R3)
0x1F12	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Read_Sector30:
;__Lib_Mmc.c, 250 :: 		
; byte_start start address is: 0 (R0)
0x1F14	0x22FF    MOVS	R2, #255
0x1F16	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x1F18	0x2011    MOVS	R0, #17
0x1F1A	0xF7FFF9DF  BL	__Lib_Mmc_Mmc_Send_Command+0
;__Lib_Mmc.c, 251 :: 		
0x1F1E	0xB118    CBZ	R0, L_Mmc_Read_Sector31
;__Lib_Mmc.c, 253 :: 		
0x1F20	0xF7FFFA32  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 254 :: 		
0x1F24	0x2001    MOVS	R0, #1
0x1F26	0xE027    B	L_end_Mmc_Read_Sector
;__Lib_Mmc.c, 255 :: 		
L_Mmc_Read_Sector31:
;__Lib_Mmc.c, 257 :: 		
L_Mmc_Read_Sector32:
0x1F28	0x20FF    MOVS	R0, #255
0x1F2A	0x4C16    LDR	R4, [PC, #88]
0x1F2C	0x6824    LDR	R4, [R4, #0]
0x1F2E	0x47A0    BLX	R4
0x1F30	0x28FE    CMP	R0, #254
0x1F32	0xD000    BEQ	L_Mmc_Read_Sector33
;__Lib_Mmc.c, 258 :: 		
0x1F34	0xE7F8    B	L_Mmc_Read_Sector32
L_Mmc_Read_Sector33:
;__Lib_Mmc.c, 261 :: 		
; i start address is: 12 (R3)
0x1F36	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x1F38	0xB299    UXTH	R1, R3
L_Mmc_Read_Sector34:
; i start address is: 4 (R1)
0x1F3A	0xF5B17F00  CMP	R1, #512
0x1F3E	0xD210    BCS	L_Mmc_Read_Sector35
;__Lib_Mmc.c, 263 :: 		
0x1F40	0x9A02    LDR	R2, [SP, #8]
0x1F42	0x1852    ADDS	R2, R2, R1
0x1F44	0x9204    STR	R2, [SP, #16]
0x1F46	0xF8AD1004  STRH	R1, [SP, #4]
0x1F4A	0x20FF    MOVS	R0, #255
0x1F4C	0x4C0D    LDR	R4, [PC, #52]
0x1F4E	0x6824    LDR	R4, [R4, #0]
0x1F50	0x47A0    BLX	R4
0x1F52	0xF8BD1004  LDRH	R1, [SP, #4]
0x1F56	0x9A04    LDR	R2, [SP, #16]
0x1F58	0x7010    STRB	R0, [R2, #0]
;__Lib_Mmc.c, 261 :: 		
0x1F5A	0x1C4A    ADDS	R2, R1, #1
; i end address is: 4 (R1)
; i start address is: 12 (R3)
0x1F5C	0xB293    UXTH	R3, R2
;__Lib_Mmc.c, 264 :: 		
0x1F5E	0xB299    UXTH	R1, R3
; i end address is: 12 (R3)
0x1F60	0xE7EB    B	L_Mmc_Read_Sector34
L_Mmc_Read_Sector35:
;__Lib_Mmc.c, 267 :: 		
0x1F62	0x20FF    MOVS	R0, #255
0x1F64	0x4C07    LDR	R4, [PC, #28]
0x1F66	0x6824    LDR	R4, [R4, #0]
0x1F68	0x47A0    BLX	R4
;__Lib_Mmc.c, 268 :: 		
0x1F6A	0x20FF    MOVS	R0, #255
0x1F6C	0x4C05    LDR	R4, [PC, #20]
0x1F6E	0x6824    LDR	R4, [R4, #0]
0x1F70	0x47A0    BLX	R4
;__Lib_Mmc.c, 270 :: 		
0x1F72	0xF7FFFA09  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 273 :: 		
0x1F76	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 274 :: 		
L_end_Mmc_Read_Sector:
0x1F78	0xF8DDE000  LDR	LR, [SP, #0]
0x1F7C	0xB005    ADD	SP, SP, #20
0x1F7E	0x4770    BX	LR
0x1F80	0x02542000  	__Lib_Mmc_cardType+0
0x1F84	0x04682000  	_SPI_Rd_Ptr+0
; end of _Mmc_Read_Sector
__Lib_MmcFat16_getBoot:
;__Lib_MmcFat16.c, 272 :: 		
0x1DCC	0xB081    SUB	SP, SP, #4
0x1DCE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 274 :: 		
0x1DD2	0x2101    MOVS	R1, #1
0x1DD4	0x4831    LDR	R0, [PC, #196]
0x1DD6	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 275 :: 		
0x1DD8	0x4831    LDR	R0, [PC, #196]
0x1DDA	0x7800    LDRB	R0, [R0, #0]
0x1DDC	0x00C1    LSLS	R1, R0, #3
0x1DDE	0x4831    LDR	R0, [PC, #196]
0x1DE0	0x1840    ADDS	R0, R0, R1
0x1DE2	0x1D00    ADDS	R0, R0, #4
0x1DE4	0x6800    LDR	R0, [R0, #0]
0x1DE6	0x4930    LDR	R1, [PC, #192]
0x1DE8	0xF000F886  BL	_Mmc_Read_Sector+0
0x1DEC	0xB128    CBZ	R0, L___Lib_MmcFat16_getBoot45
;__Lib_MmcFat16.c, 277 :: 		
0x1DEE	0x2110    MOVS	R1, #16
0x1DF0	0x482E    LDR	R0, [PC, #184]
0x1DF2	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 278 :: 		
0x1DF4	0x20FF    MOVS	R0, #-1
0x1DF6	0xB240    SXTB	R0, R0
0x1DF8	0xE04C    B	L_end_getBoot
;__Lib_MmcFat16.c, 279 :: 		
L___Lib_MmcFat16_getBoot45:
;__Lib_MmcFat16.c, 281 :: 		
0x1DFA	0x482D    LDR	R0, [PC, #180]
0x1DFC	0xF7FEFC20  BL	__Lib_MmcFat16_f16_toInt+0
0x1E00	0x492C    LDR	R1, [PC, #176]
0x1E02	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 282 :: 		
0x1E04	0x482C    LDR	R0, [PC, #176]
0x1E06	0x7801    LDRB	R1, [R0, #0]
0x1E08	0x482C    LDR	R0, [PC, #176]
0x1E0A	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 283 :: 		
0x1E0C	0x482C    LDR	R0, [PC, #176]
0x1E0E	0xF7FEFC17  BL	__Lib_MmcFat16_f16_toInt+0
0x1E12	0x492C    LDR	R1, [PC, #176]
0x1E14	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 284 :: 		
0x1E16	0x482C    LDR	R0, [PC, #176]
0x1E18	0x7801    LDRB	R1, [R0, #0]
0x1E1A	0x482C    LDR	R0, [PC, #176]
0x1E1C	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 285 :: 		
0x1E1E	0x482C    LDR	R0, [PC, #176]
0x1E20	0xF7FEFC0E  BL	__Lib_MmcFat16_f16_toInt+0
0x1E24	0x492B    LDR	R1, [PC, #172]
0x1E26	0x8008    STRH	R0, [R1, #0]
;__Lib_MmcFat16.c, 286 :: 		
0x1E28	0x482B    LDR	R0, [PC, #172]
0x1E2A	0xF7FEFC09  BL	__Lib_MmcFat16_f16_toInt+0
0x1E2E	0x4B2B    LDR	R3, [PC, #172]
0x1E30	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 287 :: 		
0x1E32	0x481B    LDR	R0, [PC, #108]
0x1E34	0x7800    LDRB	R0, [R0, #0]
0x1E36	0x00C1    LSLS	R1, R0, #3
0x1E38	0x481A    LDR	R0, [PC, #104]
0x1E3A	0x1840    ADDS	R0, R0, R1
0x1E3C	0x1D00    ADDS	R0, R0, #4
0x1E3E	0x6801    LDR	R1, [R0, #0]
0x1E40	0x4820    LDR	R0, [PC, #128]
0x1E42	0x8800    LDRH	R0, [R0, #0]
0x1E44	0x180A    ADDS	R2, R1, R0
0x1E46	0x4826    LDR	R0, [PC, #152]
0x1E48	0x6002    STR	R2, [R0, #0]
;__Lib_MmcFat16.c, 288 :: 		
0x1E4A	0x4618    MOV	R0, R3
0x1E4C	0x8801    LDRH	R1, [R0, #0]
0x1E4E	0x481F    LDR	R0, [PC, #124]
0x1E50	0x7800    LDRB	R0, [R0, #0]
0x1E52	0x4348    MULS	R0, R1, R0
0x1E54	0xB280    UXTH	R0, R0
0x1E56	0x1814    ADDS	R4, R2, R0
0x1E58	0x4B22    LDR	R3, [PC, #136]
0x1E5A	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 289 :: 		
0x1E5C	0x481D    LDR	R0, [PC, #116]
0x1E5E	0x8800    LDRH	R0, [R0, #0]
0x1E60	0x0141    LSLS	R1, R0, #5
0x1E62	0xB289    UXTH	R1, R1
0x1E64	0x4A13    LDR	R2, [PC, #76]
0x1E66	0x8810    LDRH	R0, [R2, #0]
0x1E68	0xFBB1F0F0  UDIV	R0, R1, R0
0x1E6C	0xB280    UXTH	R0, R0
0x1E6E	0x1821    ADDS	R1, R4, R0
0x1E70	0x481D    LDR	R0, [PC, #116]
0x1E72	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 291 :: 		
0x1E74	0x4610    MOV	R0, R2
0x1E76	0x8800    LDRH	R0, [R0, #0]
0x1E78	0x0841    LSRS	R1, R0, #1
0x1E7A	0x481C    LDR	R0, [PC, #112]
0x1E7C	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 292 :: 		
0x1E7E	0x4610    MOV	R0, R2
0x1E80	0x8800    LDRH	R0, [R0, #0]
0x1E82	0x0941    LSRS	R1, R0, #5
0x1E84	0x481A    LDR	R0, [PC, #104]
0x1E86	0x8001    STRH	R1, [R0, #0]
;__Lib_MmcFat16.c, 294 :: 		
0x1E88	0x4618    MOV	R0, R3
0x1E8A	0x6801    LDR	R1, [R0, #0]
0x1E8C	0x4819    LDR	R0, [PC, #100]
0x1E8E	0x6001    STR	R1, [R0, #0]
;__Lib_MmcFat16.c, 296 :: 		
0x1E90	0x2000    MOVS	R0, #0
0x1E92	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 297 :: 		
L_end_getBoot:
0x1E94	0xF8DDE000  LDR	LR, [SP, #0]
0x1E98	0xB001    ADD	SP, SP, #4
0x1E9A	0x4770    BX	LR
0x1E9C	0x06882000  	_f16_sector+512
0x1EA0	0x068E2000  	__Lib_MmcFat16_f16_activePart+0
0x1EA4	0x07042000  	__Lib_MmcFat16_f16_part+0
0x1EA8	0x04882000  	_f16_sector+0
0x1EAC	0x068C2000  	___f16_errno+0
0x1EB0	0x04932000  	_f16_sector+11
0x1EB4	0x04702000  	__Lib_MmcFat16_f16_boot+0
0x1EB8	0x04952000  	_f16_sector+13
0x1EBC	0x04722000  	__Lib_MmcFat16_f16_boot+2
0x1EC0	0x04962000  	_f16_sector+14
0x1EC4	0x04742000  	__Lib_MmcFat16_f16_boot+4
0x1EC8	0x04982000  	_f16_sector+16
0x1ECC	0x04762000  	__Lib_MmcFat16_f16_boot+6
0x1ED0	0x04992000  	_f16_sector+17
0x1ED4	0x04782000  	__Lib_MmcFat16_f16_boot+8
0x1ED8	0x049E2000  	_f16_sector+22
0x1EDC	0x047A2000  	__Lib_MmcFat16_f16_boot+10
0x1EE0	0x047C2000  	__Lib_MmcFat16_f16_boot+12
0x1EE4	0x04802000  	__Lib_MmcFat16_f16_boot+16
0x1EE8	0x04842000  	__Lib_MmcFat16_f16_boot+20
0x1EEC	0x072C2000  	__Lib_MmcFat16_f16_clustPerSect+0
0x1EF0	0x025A2000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x1EF4	0x046C2000  	__Lib_MmcFat16_f16_currentDir+0
; end of __Lib_MmcFat16_getBoot
__Lib_MmcFat16_f16_toInt:
;__Lib_MmcFat16.c, 72 :: 		
; s start address is: 0 (R0)
0x0640	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 76 :: 		
0x0642	0x1C41    ADDS	R1, R0, #1
0x0644	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x0646	0x020A    LSLS	R2, R1, #8
0x0648	0xB292    UXTH	R2, R2
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 77 :: 		
0x064A	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x064C	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 79 :: 		
0x064E	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 80 :: 		
L_end_f16_toInt:
0x0650	0xB001    ADD	SP, SP, #4
0x0652	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toInt
__Lib_MmcFat16_f16_toLong:
;__Lib_MmcFat16.c, 55 :: 		
; s start address is: 0 (R0)
0x204C	0xB081    SUB	SP, SP, #4
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 59 :: 		
0x204E	0x1CC1    ADDS	R1, R0, #3
0x2050	0x7809    LDRB	R1, [R1, #0]
; l start address is: 4 (R1)
0x2052	0x020A    LSLS	R2, R1, #8
; l end address is: 4 (R1)
;__Lib_MmcFat16.c, 60 :: 		
0x2054	0x1C81    ADDS	R1, R0, #2
0x2056	0x7809    LDRB	R1, [R1, #0]
0x2058	0x1851    ADDS	R1, R2, R1
0x205A	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 61 :: 		
0x205C	0x1C41    ADDS	R1, R0, #1
0x205E	0x7809    LDRB	R1, [R1, #0]
0x2060	0x1851    ADDS	R1, R2, R1
0x2062	0x020A    LSLS	R2, R1, #8
;__Lib_MmcFat16.c, 62 :: 		
0x2064	0x7801    LDRB	R1, [R0, #0]
; s end address is: 0 (R0)
0x2066	0x1851    ADDS	R1, R2, R1
;__Lib_MmcFat16.c, 64 :: 		
0x2068	0x4608    MOV	R0, R1
;__Lib_MmcFat16.c, 65 :: 		
L_end_f16_toLong:
0x206A	0xB001    ADD	SP, SP, #4
0x206C	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_toLong
_Mmc_Fat_Assign:
;__Lib_MmcFat16.c, 1871 :: 		
; attrib start address is: 4 (R1)
; name start address is: 0 (R0)
0x31D0	0xB084    SUB	SP, SP, #16
0x31D2	0xF8CDE000  STR	LR, [SP, #0]
0x31D6	0xB2CC    UXTB	R4, R1
0x31D8	0x4601    MOV	R1, R0
; attrib end address is: 4 (R1)
; name end address is: 0 (R0)
; name start address is: 4 (R1)
; attrib start address is: 16 (R4)
;__Lib_MmcFat16.c, 1876 :: 		
0x31DA	0x4A1D    LDR	R2, [PC, #116]
0x31DC	0xF9922000  LDRSB	R2, [R2, #0]
0x31E0	0xF88D200C  STRB	R2, [SP, #12]
;__Lib_MmcFat16.c, 1877 :: 		
0x31E4	0x4A1B    LDR	R2, [PC, #108]
0x31E6	0x7812    LDRB	R2, [R2, #0]
0x31E8	0xF88D200D  STRB	R2, [SP, #13]
;__Lib_MmcFat16.c, 1880 :: 		
0x31EC	0xF88D4004  STRB	R4, [SP, #4]
0x31F0	0x9102    STR	R1, [SP, #8]
0x31F2	0xB2E2    UXTB	R2, R4
0x31F4	0x4608    MOV	R0, R1
0x31F6	0x2107    MOVS	R1, #7
0x31F8	0xF7FFF806  BL	_Mmc_Fat_Open+0
0x31FC	0x9902    LDR	R1, [SP, #8]
0x31FE	0xF89D4004  LDRB	R4, [SP, #4]
; err start address is: 12 (R3)
0x3202	0xB243    SXTB	R3, R0
;__Lib_MmcFat16.c, 1881 :: 		
0x3204	0x2800    CMP	R0, #0
0x3206	0xDA1D    BGE	L_Mmc_Fat_Assign295
;__Lib_MmcFat16.c, 1883 :: 		
0x3208	0xF06F0201  MVN	R2, #1
0x320C	0x4293    CMP	R3, R2
0x320E	0xD117    BNE	L_Mmc_Fat_Assign296
; err end address is: 12 (R3)
;__Lib_MmcFat16.c, 1884 :: 		
0x3210	0xF89D300D  LDRB	R3, [SP, #13]
0x3214	0x4A0F    LDR	R2, [PC, #60]
0x3216	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 1886 :: 		
0x3218	0xF99D200C  LDRSB	R2, [SP, #12]
0x321C	0x0153    LSLS	R3, R2, #5
0x321E	0x4A0E    LDR	R2, [PC, #56]
0x3220	0x18D2    ADDS	R2, R2, R3
0x3222	0xF202031C  ADDW	R3, R2, #28
0x3226	0x2200    MOVS	R2, #0
0x3228	0x801A    STRH	R2, [R3, #0]
;__Lib_MmcFat16.c, 1887 :: 		
0x322A	0xB2E2    UXTB	R2, R4
; attrib end address is: 16 (R4)
0x322C	0x4608    MOV	R0, R1
0x322E	0x2107    MOVS	R1, #7
; name end address is: 4 (R1)
0x3230	0xF7FEFFEA  BL	_Mmc_Fat_Open+0
;__Lib_MmcFat16.c, 1888 :: 		
0x3234	0x2800    CMP	R0, #0
0x3236	0xDA01    BGE	L_Mmc_Fat_Assign297
;__Lib_MmcFat16.c, 1889 :: 		
0x3238	0x2000    MOVS	R0, #0
0x323A	0xE004    B	L_end_Mmc_Fat_Assign
L_Mmc_Fat_Assign297:
;__Lib_MmcFat16.c, 1891 :: 		
0x323C	0x2002    MOVS	R0, #2
0x323E	0xE002    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1892 :: 		
L_Mmc_Fat_Assign296:
;__Lib_MmcFat16.c, 1894 :: 		
0x3240	0x2000    MOVS	R0, #0
0x3242	0xE000    B	L_end_Mmc_Fat_Assign
;__Lib_MmcFat16.c, 1895 :: 		
L_Mmc_Fat_Assign295:
;__Lib_MmcFat16.c, 1897 :: 		
0x3244	0x2001    MOVS	R0, #1
;__Lib_MmcFat16.c, 1898 :: 		
L_end_Mmc_Fat_Assign:
0x3246	0xF8DDE000  LDR	LR, [SP, #0]
0x324A	0xB004    ADD	SP, SP, #16
0x324C	0x4770    BX	LR
0x324E	0xBF00    NOP
0x3250	0x068D2000  	__Lib_MmcFat16_f16_currentHandle+0
0x3254	0x068C2000  	___f16_errno+0
0x3258	0x06C42000  	_f16_fileDesc+0
; end of _Mmc_Fat_Assign
_Mmc_Fat_Open:
;__Lib_MmcFat16.c, 1194 :: 		
; name start address is: 0 (R0)
0x2208	0xB09B    SUB	SP, SP, #108
0x220A	0xF8CDE000  STR	LR, [SP, #0]
0x220E	0x4607    MOV	R7, R0
0x2210	0xF88D1064  STRB	R1, [SP, #100]
0x2214	0xF88D2068  STRB	R2, [SP, #104]
; name end address is: 0 (R0)
; name start address is: 28 (R7)
;__Lib_MmcFat16.c, 1201 :: 		
0x2218	0x4638    MOV	R0, R7
0x221A	0xF7FFFEC5  BL	__Lib_MmcFat16_checkFileName+0
0x221E	0xB128    CBZ	R0, L_Mmc_Fat_Open171
; name end address is: 28 (R7)
;__Lib_MmcFat16.c, 1203 :: 		
0x2220	0x2412    MOVS	R4, #18
0x2222	0x4B87    LDR	R3, [PC, #540]
0x2224	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1204 :: 		
0x2226	0x20FF    MOVS	R0, #-1
0x2228	0xB240    SXTB	R0, R0
0x222A	0xE104    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1205 :: 		
L_Mmc_Fat_Open171:
;__Lib_MmcFat16.c, 1207 :: 		
; name start address is: 28 (R7)
0x222C	0x4639    MOV	R1, R7
; name end address is: 28 (R7)
0x222E	0x4885    LDR	R0, [PC, #532]
0x2230	0xF7FFFDB4  BL	__Lib_MmcFat16_nameToUpper+0
;__Lib_MmcFat16.c, 1210 :: 		
0x2234	0x4B84    LDR	R3, [PC, #528]
0x2236	0x881B    LDRH	R3, [R3, #0]
0x2238	0xB1BB    CBZ	R3, L_Mmc_Fat_Open172
;__Lib_MmcFat16.c, 1212 :: 		
0x223A	0x4B84    LDR	R3, [PC, #528]
0x223C	0xF9933000  LDRSB	R3, [R3, #0]
0x2240	0x015C    LSLS	R4, R3, #5
0x2242	0x4B83    LDR	R3, [PC, #524]
0x2244	0x191B    ADDS	R3, R3, R4
0x2246	0xF04F0620  MOV	R6, #32
0x224A	0x461D    MOV	R5, R3
0x224C	0x4C81    LDR	R4, [PC, #516]
L_Mmc_Fat_Open173:
0x224E	0x7823    LDRB	R3, [R4, #0]
0x2250	0x702B    STRB	R3, [R5, #0]
0x2252	0x1E76    SUBS	R6, R6, #1
0x2254	0x1C64    ADDS	R4, R4, #1
0x2256	0x1C6D    ADDS	R5, R5, #1
0x2258	0x2E00    CMP	R6, #0
0x225A	0xD1F8    BNE	L_Mmc_Fat_Open173
;__Lib_MmcFat16.c, 1213 :: 		
0x225C	0x2400    MOVS	R4, #0
0x225E	0x4B7A    LDR	R3, [PC, #488]
0x2260	0x801C    STRH	R4, [R3, #0]
;__Lib_MmcFat16.c, 1214 :: 		
0x2262	0x24FF    MOVS	R4, #-1
0x2264	0xB264    SXTB	R4, R4
0x2266	0x4B79    LDR	R3, [PC, #484]
0x2268	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1215 :: 		
L_Mmc_Fat_Open172:
;__Lib_MmcFat16.c, 1218 :: 		
0x226A	0xAB14    ADD	R3, SP, #80
0x226C	0x220D    MOVS	R2, #13
0x226E	0xB212    SXTH	R2, R2
0x2270	0x4974    LDR	R1, [PC, #464]
0x2272	0x4618    MOV	R0, R3
0x2274	0xF7FFFAC6  BL	_memcpy+0
;__Lib_MmcFat16.c, 1221 :: 		
0x2278	0xAB09    ADD	R3, SP, #36
0x227A	0x4619    MOV	R1, R3
0x227C	0x4871    LDR	R0, [PC, #452]
0x227E	0xF7FFFAD3  BL	__Lib_MmcFat16_stat+0
0x2282	0x2800    CMP	R0, #0
0x2284	0xDA4C    BGE	L_Mmc_Fat_Open174
;__Lib_MmcFat16.c, 1223 :: 		
0x2286	0xF89D4068  LDRB	R4, [SP, #104]
0x228A	0xF3C413C0  UBFX	R3, R4, #7, #1
0x228E	0x2B00    CMP	R3, #0
0x2290	0xD040    BEQ	L_Mmc_Fat_Open175
;__Lib_MmcFat16.c, 1227 :: 		
0x2292	0xF2400300  MOVW	R3, #0
0x2296	0xF8AD305E  STRH	R3, [SP, #94]
;__Lib_MmcFat16.c, 1228 :: 		
0x229A	0xF04F0300  MOV	R3, #0
0x229E	0x9318    STR	R3, [SP, #96]
;__Lib_MmcFat16.c, 1231 :: 		
0x22A0	0xF89D3068  LDRB	R3, [SP, #104]
0x22A4	0xF0030358  AND	R3, R3, #88
0x22A8	0xB2DB    UXTB	R3, R3
0x22AA	0xB12B    CBZ	R3, L_Mmc_Fat_Open176
;__Lib_MmcFat16.c, 1233 :: 		
0x22AC	0x2408    MOVS	R4, #8
0x22AE	0x4B64    LDR	R3, [PC, #400]
0x22B0	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1234 :: 		
0x22B2	0x20FF    MOVS	R0, #-1
0x22B4	0xB240    SXTB	R0, R0
0x22B6	0xE0BE    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1235 :: 		
L_Mmc_Fat_Open176:
;__Lib_MmcFat16.c, 1237 :: 		
0x22B8	0xAB01    ADD	R3, SP, #4
0x22BA	0x2220    MOVS	R2, #32
0x22BC	0xB212    SXTH	R2, R2
0x22BE	0x2100    MOVS	R1, #0
0x22C0	0x4618    MOV	R0, R3
0x22C2	0xF7FFFE61  BL	_memset+0
;__Lib_MmcFat16.c, 1238 :: 		
0x22C6	0xF89D3068  LDRB	R3, [SP, #104]
0x22CA	0xF003037F  AND	R3, R3, #127
0x22CE	0xF88D300F  STRB	R3, [SP, #15]
;__Lib_MmcFat16.c, 1239 :: 		
0x22D2	0xAB01    ADD	R3, SP, #4
0x22D4	0x220B    MOVS	R2, #11
0x22D6	0xB212    SXTH	R2, R2
0x22D8	0x495A    LDR	R1, [PC, #360]
0x22DA	0x4618    MOV	R0, R3
0x22DC	0xF7FFFA92  BL	_memcpy+0
;__Lib_MmcFat16.c, 1240 :: 		
0x22E0	0xF10D055E  ADD	R5, SP, #94
0x22E4	0xAC18    ADD	R4, SP, #96
0x22E6	0xAB01    ADD	R3, SP, #4
0x22E8	0x462A    MOV	R2, R5
0x22EA	0x4621    MOV	R1, R4
0x22EC	0x4618    MOV	R0, R3
0x22EE	0xF7FFFB2F  BL	__Lib_MmcFat16_mkNod+0
0x22F2	0x2800    CMP	R0, #0
0x22F4	0xDA02    BGE	L_Mmc_Fat_Open177
;__Lib_MmcFat16.c, 1241 :: 		
0x22F6	0x20FF    MOVS	R0, #-1
0x22F8	0xB240    SXTB	R0, R0
0x22FA	0xE09C    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open177:
;__Lib_MmcFat16.c, 1242 :: 		
0x22FC	0xAC09    ADD	R4, SP, #36
0x22FE	0xAB14    ADD	R3, SP, #80
0x2300	0x4621    MOV	R1, R4
0x2302	0x4618    MOV	R0, R3
0x2304	0xF7FFFA90  BL	__Lib_MmcFat16_stat+0
0x2308	0x2800    CMP	R0, #0
0x230A	0xDA02    BGE	L_Mmc_Fat_Open178
;__Lib_MmcFat16.c, 1243 :: 		
0x230C	0x20FF    MOVS	R0, #-1
0x230E	0xB240    SXTB	R0, R0
0x2310	0xE091    B	L_end_Mmc_Fat_Open
L_Mmc_Fat_Open178:
;__Lib_MmcFat16.c, 1244 :: 		
0x2312	0xE005    B	L_Mmc_Fat_Open179
L_Mmc_Fat_Open175:
;__Lib_MmcFat16.c, 1247 :: 		
0x2314	0x240D    MOVS	R4, #13
0x2316	0x4B4A    LDR	R3, [PC, #296]
0x2318	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1248 :: 		
0x231A	0x20FF    MOVS	R0, #-1
0x231C	0xB240    SXTB	R0, R0
0x231E	0xE08A    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1249 :: 		
L_Mmc_Fat_Open179:
;__Lib_MmcFat16.c, 1250 :: 		
L_Mmc_Fat_Open174:
;__Lib_MmcFat16.c, 1253 :: 		
0x2320	0xF89D3031  LDRB	R3, [SP, #49]
0x2324	0xF0030358  AND	R3, R3, #88
0x2328	0xB2DB    UXTB	R3, R3
0x232A	0xB12B    CBZ	R3, L_Mmc_Fat_Open180
;__Lib_MmcFat16.c, 1255 :: 		
0x232C	0x2408    MOVS	R4, #8
0x232E	0x4B44    LDR	R3, [PC, #272]
0x2330	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1256 :: 		
0x2332	0x20FF    MOVS	R0, #-1
0x2334	0xB240    SXTB	R0, R0
0x2336	0xE07E    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1257 :: 		
L_Mmc_Fat_Open180:
;__Lib_MmcFat16.c, 1261 :: 		
; i start address is: 0 (R0)
0x2338	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_Mmc_Fat_Open181:
; i start address is: 0 (R0)
0x233A	0x2802    CMP	R0, _MAX_FILES
0x233C	0xD225    BCS	L_Mmc_Fat_Open182
;__Lib_MmcFat16.c, 1263 :: 		
0x233E	0x0144    LSLS	R4, R0, #5
0x2340	0x4B43    LDR	R3, [PC, #268]
0x2342	0x191B    ADDS	R3, R3, R4
; f start address is: 4 (R1)
0x2344	0x4619    MOV	R1, R3
;__Lib_MmcFat16.c, 1265 :: 		
0x2346	0x331C    ADDS	R3, #28
0x2348	0x881B    LDRH	R3, [R3, #0]
0x234A	0xB1D3    CBZ	R3, L__Mmc_Fat_Open445
0x234C	0x1D8B    ADDS	R3, R1, #6
0x234E	0x881C    LDRH	R4, [R3, #0]
0x2350	0xF8BD3044  LDRH	R3, [SP, #68]
0x2354	0x42A3    CMP	R3, R4
0x2356	0xD114    BNE	L__Mmc_Fat_Open444
L__Mmc_Fat_Open443:
;__Lib_MmcFat16.c, 1267 :: 		
0x2358	0xF201041C  ADDW	R4, R1, #28
0x235C	0xF89D3064  LDRB	R3, [SP, #100]
0x2360	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1270 :: 		
0x2362	0xF04F0620  MOV	R6, #32
0x2366	0x4D3B    LDR	R5, [PC, #236]
0x2368	0x460C    MOV	R4, R1
; f end address is: 4 (R1)
0x236A	0xE7FF    B	L_Mmc_Fat_Open187
L__Mmc_Fat_Open446:
L_Mmc_Fat_Open187:
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x236C	0x7823    LDRB	R3, [R4, #0]
0x236E	0x702B    STRB	R3, [R5, #0]
0x2370	0x1E76    SUBS	R6, R6, #1
0x2372	0x1C64    ADDS	R4, R4, #1
0x2374	0x1C6D    ADDS	R5, R5, #1
0x2376	0x2E00    CMP	R6, #0
0x2378	0xD1F8    BNE	L__Mmc_Fat_Open446
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1271 :: 		
; i start address is: 0 (R0)
0x237A	0x4B34    LDR	R3, [PC, #208]
0x237C	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1273 :: 		
0x237E	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x2380	0xE059    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1265 :: 		
L__Mmc_Fat_Open445:
; i start address is: 0 (R0)
L__Mmc_Fat_Open444:
;__Lib_MmcFat16.c, 1261 :: 		
0x2382	0x1C43    ADDS	R3, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x2384	0xB299    UXTH	R1, R3
;__Lib_MmcFat16.c, 1275 :: 		
0x2386	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x2388	0xE7D7    B	L_Mmc_Fat_Open181
L_Mmc_Fat_Open182:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 28 (R7)
0x238A	0x2700    MOVS	R7, #0
; i end address is: 28 (R7)
L_Mmc_Fat_Open188:
; i start address is: 28 (R7)
0x238C	0x2F02    CMP	R7, _MAX_FILES
0x238E	0xD24D    BCS	L_Mmc_Fat_Open189
;__Lib_MmcFat16.c, 1280 :: 		
0x2390	0x017C    LSLS	R4, R7, #5
0x2392	0x4B2F    LDR	R3, [PC, #188]
0x2394	0x191B    ADDS	R3, R3, R4
0x2396	0x331C    ADDS	R3, #28
0x2398	0x881B    LDRH	R3, [R3, #0]
0x239A	0x2B00    CMP	R3, #0
0x239C	0xD142    BNE	L_Mmc_Fat_Open191
;__Lib_MmcFat16.c, 1282 :: 		
0x239E	0x017C    LSLS	R4, R7, #5
0x23A0	0x4B2B    LDR	R3, [PC, #172]
0x23A2	0x191B    ADDS	R3, R3, R4
; f start address is: 32 (R8)
0x23A4	0x4698    MOV	R8, R3
;__Lib_MmcFat16.c, 1284 :: 		
0x23A6	0x2220    MOVS	R2, #32
0x23A8	0xB212    SXTH	R2, R2
0x23AA	0x2100    MOVS	R1, #0
0x23AC	0x4618    MOV	R0, R3
0x23AE	0xF7FFFDEB  BL	_memset+0
;__Lib_MmcFat16.c, 1286 :: 		
0x23B2	0xF1080506  ADD	R5, R8, #6
0x23B6	0xF108040C  ADD	R4, R8, #12
0x23BA	0xF8BD3044  LDRH	R3, [SP, #68]
0x23BE	0x8023    STRH	R3, [R4, #0]
0x23C0	0x8823    LDRH	R3, [R4, #0]
0x23C2	0x802B    STRH	R3, [R5, #0]
;__Lib_MmcFat16.c, 1287 :: 		
0x23C4	0xF108041C  ADD	R4, R8, #28
0x23C8	0xF89D3064  LDRB	R3, [SP, #100]
0x23CC	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1289 :: 		
0x23CE	0x9B12    LDR	R3, [SP, #72]
0x23D0	0xF8C83000  STR	R3, [R8, #0]
;__Lib_MmcFat16.c, 1290 :: 		
0x23D4	0xF1080404  ADD	R4, R8, #4
0x23D8	0xF8BD304C  LDRH	R3, [SP, #76]
0x23DC	0x015B    LSLS	R3, R3, #5
0x23DE	0x8023    STRH	R3, [R4, #0]
;__Lib_MmcFat16.c, 1292 :: 		
0x23E0	0xF1080418  ADD	R4, R8, #24
0x23E4	0x9B10    LDR	R3, [SP, #64]
0x23E6	0x6023    STR	R3, [R4, #0]
;__Lib_MmcFat16.c, 1294 :: 		
0x23E8	0xF1080510  ADD	R5, R8, #16
0x23EC	0xF108030C  ADD	R3, R8, #12
0x23F0	0x881B    LDRH	R3, [R3, #0]
0x23F2	0x1E9C    SUBS	R4, R3, #2
0x23F4	0x4B18    LDR	R3, [PC, #96]
0x23F6	0x881B    LDRH	R3, [R3, #0]
0x23F8	0x435C    MULS	R4, R3, R4
0x23FA	0x4B18    LDR	R3, [PC, #96]
0x23FC	0x681B    LDR	R3, [R3, #0]
0x23FE	0x191B    ADDS	R3, R3, R4
0x2400	0x602B    STR	R3, [R5, #0]
;__Lib_MmcFat16.c, 1296 :: 		
0x2402	0xF04F0620  MOV	R6, #32
0x2406	0x4D13    LDR	R5, [PC, #76]
0x2408	0x4644    MOV	R4, R8
; i end address is: 28 (R7)
; f end address is: 32 (R8)
0x240A	0xB2B8    UXTH	R0, R7
0x240C	0xE7FF    B	L_Mmc_Fat_Open192
L__Mmc_Fat_Open447:
L_Mmc_Fat_Open192:
; i start address is: 0 (R0)
; i start address is: 0 (R0)
; i end address is: 0 (R0)
0x240E	0x7823    LDRB	R3, [R4, #0]
0x2410	0x702B    STRB	R3, [R5, #0]
0x2412	0x1E76    SUBS	R6, R6, #1
0x2414	0x1C64    ADDS	R4, R4, #1
0x2416	0x1C6D    ADDS	R5, R5, #1
0x2418	0x2E00    CMP	R6, #0
0x241A	0xD1F8    BNE	L__Mmc_Fat_Open447
; i end address is: 0 (R0)
;__Lib_MmcFat16.c, 1297 :: 		
; i start address is: 0 (R0)
0x241C	0x4B0B    LDR	R3, [PC, #44]
0x241E	0x7018    STRB	R0, [R3, #0]
;__Lib_MmcFat16.c, 1299 :: 		
0x2420	0xB240    SXTB	R0, R0
; i end address is: 0 (R0)
0x2422	0xE008    B	L_end_Mmc_Fat_Open
;__Lib_MmcFat16.c, 1300 :: 		
L_Mmc_Fat_Open191:
;__Lib_MmcFat16.c, 1278 :: 		
; i start address is: 28 (R7)
0x2424	0x1C7B    ADDS	R3, R7, #1
; i end address is: 28 (R7)
; i start address is: 0 (R0)
0x2426	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 1301 :: 		
0x2428	0xB287    UXTH	R7, R0
; i end address is: 0 (R0)
0x242A	0xE7AF    B	L_Mmc_Fat_Open188
L_Mmc_Fat_Open189:
;__Lib_MmcFat16.c, 1306 :: 		
0x242C	0x2409    MOVS	R4, #9
0x242E	0x4B04    LDR	R3, [PC, #16]
0x2430	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 1307 :: 		
0x2432	0x20FE    MOVS	R0, #-2
0x2434	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 1308 :: 		
L_end_Mmc_Fat_Open:
0x2436	0xF8DDE000  LDR	LR, [SP, #0]
0x243A	0xB01B    ADD	SP, SP, #108
0x243C	0x4770    BX	LR
0x243E	0xBF00    NOP
0x2440	0x068C2000  	___f16_errno+0
0x2444	0x06942000  	__Lib_MmcFat16_tmpBuf+0
0x2448	0x06C02000  	__Lib_MmcFat16_f16_cFD+28
0x244C	0x068D2000  	__Lib_MmcFat16_f16_currentHandle+0
0x2450	0x06C42000  	_f16_fileDesc+0
0x2454	0x06A42000  	__Lib_MmcFat16_f16_cFD+0
0x2458	0x04722000  	__Lib_MmcFat16_f16_boot+2
0x245C	0x04842000  	__Lib_MmcFat16_f16_boot+20
; end of _Mmc_Fat_Open
__Lib_MmcFat16_checkFileName:
;__Lib_MmcFat16.c, 134 :: 		
; fname start address is: 0 (R0)
0x1FA8	0xB081    SUB	SP, SP, #4
0x1FAA	0xF8CDE000  STR	LR, [SP, #0]
0x1FAE	0x4604    MOV	R4, R0
; fname end address is: 0 (R0)
; fname start address is: 16 (R4)
;__Lib_MmcFat16.c, 140 :: 		
0x1FB0	0x4620    MOV	R0, R4
0x1FB2	0xF7FEFB37  BL	_strlen+0
; slen start address is: 8 (R2)
0x1FB6	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 141 :: 		
0x1FB8	0xB2C1    UXTB	R1, R0
0x1FBA	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName15
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 142 :: 		
0x1FBC	0x20FF    MOVS	R0, #-1
0x1FBE	0xB240    SXTB	R0, R0
0x1FC0	0xE040    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName15:
;__Lib_MmcFat16.c, 143 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x1FC2	0x2A0C    CMP	R2, #12
0x1FC4	0xD902    BLS	L___Lib_MmcFat16_checkFileName16
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 144 :: 		
0x1FC6	0x20FE    MOVS	R0, #-2
0x1FC8	0xB240    SXTB	R0, R0
0x1FCA	0xE03B    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName16:
;__Lib_MmcFat16.c, 145 :: 		
; slen start address is: 8 (R2)
; fname start address is: 16 (R4)
0x1FCC	0x7821    LDRB	R1, [R4, #0]
0x1FCE	0x292E    CMP	R1, #46
0x1FD0	0xD102    BNE	L___Lib_MmcFat16_checkFileName17
; fname end address is: 16 (R4)
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 146 :: 		
0x1FD2	0x20FD    MOVS	R0, #-3
0x1FD4	0xB240    SXTB	R0, R0
0x1FD6	0xE035    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName17:
;__Lib_MmcFat16.c, 149 :: 		
; slen start address is: 8 (R2)
; dot start address is: 24 (R6)
; fname start address is: 16 (R4)
0x1FD8	0x2600    MOVS	R6, #0
0x1FDA	0xB276    SXTB	R6, R6
;__Lib_MmcFat16.c, 150 :: 		
; pch start address is: 20 (R5)
0x1FDC	0x4625    MOV	R5, R4
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
0x1FDE	0xB2D3    UXTB	R3, R2
; fname end address is: 16 (R4)
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; i end address is: 12 (R3)
; slen end address is: 8 (R2)
0x1FE0	0xB2D0    UXTB	R0, R2
0x1FE2	0x4622    MOV	R2, R4
L___Lib_MmcFat16_checkFileName18:
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; pch start address is: 20 (R5)
; dot start address is: 24 (R6)
; slen start address is: 0 (R0)
; fname start address is: 8 (R2)
; fname end address is: 8 (R2)
0x1FE4	0x2B00    CMP	R3, #0
0x1FE6	0xD912    BLS	L___Lib_MmcFat16_checkFileName416
; fname end address is: 8 (R2)
;__Lib_MmcFat16.c, 156 :: 		
; fname start address is: 8 (R2)
0x1FE8	0x18D1    ADDS	R1, R2, R3
0x1FEA	0x7809    LDRB	R1, [R1, #0]
0x1FEC	0x292E    CMP	R1, #46
0x1FEE	0xD10B    BNE	L___Lib_MmcFat16_checkFileName21
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
;__Lib_MmcFat16.c, 158 :: 		
; dot start address is: 16 (R4)
0x1FF0	0x2401    MOVS	R4, #1
0x1FF2	0xB264    SXTB	R4, R4
;__Lib_MmcFat16.c, 159 :: 		
0x1FF4	0x2B08    CMP	R3, #8
0x1FF6	0xD902    BLS	L___Lib_MmcFat16_checkFileName22
; slen end address is: 0 (R0)
; fname end address is: 8 (R2)
; dot end address is: 16 (R4)
; i end address is: 12 (R3)
;__Lib_MmcFat16.c, 160 :: 		
0x1FF8	0x20FC    MOVS	R0, #-4
0x1FFA	0xB240    SXTB	R0, R0
0x1FFC	0xE022    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName22:
;__Lib_MmcFat16.c, 161 :: 		
; i start address is: 12 (R3)
; dot start address is: 16 (R4)
; fname start address is: 8 (R2)
; slen start address is: 0 (R0)
0x1FFE	0x1C59    ADDS	R1, R3, #1
0x2000	0xB209    SXTH	R1, R1
; i end address is: 12 (R3)
0x2002	0x1852    ADDS	R2, R2, R1
; fname end address is: 8 (R2)
; pch start address is: 8 (R2)
;__Lib_MmcFat16.c, 162 :: 		
0x2004	0xB263    SXTB	R3, R4
; dot end address is: 16 (R4)
; pch end address is: 8 (R2)
0x2006	0xE004    B	L___Lib_MmcFat16_checkFileName19
;__Lib_MmcFat16.c, 163 :: 		
L___Lib_MmcFat16_checkFileName21:
;__Lib_MmcFat16.c, 154 :: 		
; i start address is: 12 (R3)
; fname start address is: 8 (R2)
; dot start address is: 24 (R6)
; pch start address is: 20 (R5)
0x2008	0x1E5B    SUBS	R3, R3, #1
0x200A	0xB2DB    UXTB	R3, R3
;__Lib_MmcFat16.c, 164 :: 		
; pch end address is: 20 (R5)
; dot end address is: 24 (R6)
; fname end address is: 8 (R2)
; i end address is: 12 (R3)
0x200C	0xE7EA    B	L___Lib_MmcFat16_checkFileName18
L___Lib_MmcFat16_checkFileName416:
;__Lib_MmcFat16.c, 154 :: 		
0x200E	0x462A    MOV	R2, R5
0x2010	0xB273    SXTB	R3, R6
;__Lib_MmcFat16.c, 164 :: 		
L___Lib_MmcFat16_checkFileName19:
;__Lib_MmcFat16.c, 166 :: 		
; pch start address is: 8 (R2)
; dot start address is: 12 (R3)
0x2012	0x2B01    CMP	R3, #1
0x2014	0xD004    BEQ	L___Lib_MmcFat16_checkFileName415
0x2016	0x2808    CMP	R0, #8
0x2018	0xD902    BLS	L___Lib_MmcFat16_checkFileName414
; slen end address is: 0 (R0)
; pch end address is: 8 (R2)
; dot end address is: 12 (R3)
L___Lib_MmcFat16_checkFileName413:
;__Lib_MmcFat16.c, 167 :: 		
0x201A	0x20FB    MOVS	R0, #-5
0x201C	0xB240    SXTB	R0, R0
0x201E	0xE011    B	L_end_checkFileName
;__Lib_MmcFat16.c, 166 :: 		
L___Lib_MmcFat16_checkFileName415:
; dot start address is: 12 (R3)
; pch start address is: 8 (R2)
L___Lib_MmcFat16_checkFileName414:
;__Lib_MmcFat16.c, 170 :: 		
0x2020	0x2B01    CMP	R3, #1
0x2022	0xD10D    BNE	L___Lib_MmcFat16_checkFileName26
; dot end address is: 12 (R3)
;__Lib_MmcFat16.c, 172 :: 		
0x2024	0x4610    MOV	R0, R2
; pch end address is: 8 (R2)
0x2026	0xF7FEFAFD  BL	_strlen+0
; slen start address is: 8 (R2)
0x202A	0xB2C2    UXTB	R2, R0
;__Lib_MmcFat16.c, 173 :: 		
0x202C	0xB2C1    UXTB	R1, R0
0x202E	0xB911    CBNZ	R1, L___Lib_MmcFat16_checkFileName27
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 174 :: 		
0x2030	0x20F5    MOVS	R0, #-11
0x2032	0xB240    SXTB	R0, R0
0x2034	0xE006    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName27:
;__Lib_MmcFat16.c, 175 :: 		
; slen start address is: 8 (R2)
0x2036	0x2A03    CMP	R2, #3
0x2038	0xD902    BLS	L___Lib_MmcFat16_checkFileName28
; slen end address is: 8 (R2)
;__Lib_MmcFat16.c, 176 :: 		
0x203A	0x20F4    MOVS	R0, #-12
0x203C	0xB240    SXTB	R0, R0
0x203E	0xE001    B	L_end_checkFileName
L___Lib_MmcFat16_checkFileName28:
;__Lib_MmcFat16.c, 177 :: 		
L___Lib_MmcFat16_checkFileName26:
;__Lib_MmcFat16.c, 179 :: 		
0x2040	0x2000    MOVS	R0, #0
0x2042	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 180 :: 		
L_end_checkFileName:
0x2044	0xF8DDE000  LDR	LR, [SP, #0]
0x2048	0xB001    ADD	SP, SP, #4
0x204A	0x4770    BX	LR
; end of __Lib_MmcFat16_checkFileName
_strlen:
;__Lib_CString.c, 143 :: 		
; s start address is: 0 (R0)
0x0624	0xB081    SUB	SP, SP, #4
0x0626	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__Lib_CString.c, 146 :: 		
; cp start address is: 0 (R0)
0x0628	0x4608    MOV	R0, R1
; s end address is: 4 (R1)
; cp end address is: 0 (R0)
0x062A	0x460B    MOV	R3, R1
;__Lib_CString.c, 147 :: 		
L_strlen36:
; cp start address is: 0 (R0)
; s start address is: 12 (R3)
0x062C	0x4602    MOV	R2, R0
0x062E	0x1C40    ADDS	R0, R0, #1
0x0630	0x7811    LDRB	R1, [R2, #0]
0x0632	0xB101    CBZ	R1, L_strlen37
;__Lib_CString.c, 148 :: 		
0x0634	0xE7FA    B	L_strlen36
L_strlen37:
;__Lib_CString.c, 149 :: 		
0x0636	0x1AC1    SUB	R1, R0, R3
; s end address is: 12 (R3)
; cp end address is: 0 (R0)
0x0638	0x1E49    SUBS	R1, R1, #1
0x063A	0xB208    SXTH	R0, R1
;__Lib_CString.c, 150 :: 		
L_end_strlen:
0x063C	0xB001    ADD	SP, SP, #4
0x063E	0x4770    BX	LR
; end of _strlen
__Lib_MmcFat16_nameToUpper:
;__Lib_MmcFat16.c, 183 :: 		
; old start address is: 4 (R1)
; new start address is: 0 (R0)
0x1D9C	0xB082    SUB	SP, SP, #8
0x1D9E	0xF8CDE000  STR	LR, [SP, #0]
; old end address is: 4 (R1)
; new end address is: 0 (R0)
; new start address is: 0 (R0)
; old start address is: 4 (R1)
;__Lib_MmcFat16.c, 186 :: 		
; i start address is: 20 (R5)
0x1DA2	0x2500    MOVS	R5, #0
; new end address is: 0 (R0)
; old end address is: 4 (R1)
; i end address is: 20 (R5)
0x1DA4	0x4604    MOV	R4, R0
0x1DA6	0x460B    MOV	R3, R1
L___Lib_MmcFat16_nameToUpper29:
; i start address is: 20 (R5)
; new start address is: 16 (R4)
; old start address is: 12 (R3)
; old start address is: 12 (R3)
; old end address is: 12 (R3)
; new start address is: 16 (R4)
; new end address is: 16 (R4)
0x1DA8	0x2D0D    CMP	R5, #13
0x1DAA	0xD20B    BCS	L___Lib_MmcFat16_nameToUpper30
; old end address is: 12 (R3)
; new end address is: 16 (R4)
;__Lib_MmcFat16.c, 187 :: 		
; new start address is: 16 (R4)
; old start address is: 12 (R3)
0x1DAC	0x1962    ADDS	R2, R4, R5
0x1DAE	0x9201    STR	R2, [SP, #4]
0x1DB0	0x195A    ADDS	R2, R3, R5
0x1DB2	0x7812    LDRB	R2, [R2, #0]
0x1DB4	0xB2D0    UXTB	R0, R2
0x1DB6	0xF7FEFC25  BL	_toupper+0
0x1DBA	0x9A01    LDR	R2, [SP, #4]
0x1DBC	0x7010    STRB	R0, [R2, #0]
;__Lib_MmcFat16.c, 186 :: 		
0x1DBE	0x1C6D    ADDS	R5, R5, #1
0x1DC0	0xB2ED    UXTB	R5, R5
;__Lib_MmcFat16.c, 187 :: 		
; old end address is: 12 (R3)
; new end address is: 16 (R4)
; i end address is: 20 (R5)
0x1DC2	0xE7F1    B	L___Lib_MmcFat16_nameToUpper29
L___Lib_MmcFat16_nameToUpper30:
;__Lib_MmcFat16.c, 188 :: 		
L_end_nameToUpper:
0x1DC4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DC8	0xB002    ADD	SP, SP, #8
0x1DCA	0x4770    BX	LR
; end of __Lib_MmcFat16_nameToUpper
_toupper:
;__Lib_CType.c, 76 :: 		
; character start address is: 0 (R0)
0x0604	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x0606	0x287A    CMP	R0, #122
0x0608	0xD808    BHI	L__toupper47
0x060A	0x2861    CMP	R0, #97
0x060C	0xD307    BCC	L__toupper48
L__toupper44:
;__Lib_CType.c, 78 :: 		
0x060E	0xF64F71DF  MOVW	R1, #65503
0x0612	0xB209    SXTH	R1, R1
0x0614	0xEA000101  AND	R1, R0, R1, LSL #0
0x0618	0xB2C8    UXTB	R0, R1
; character end address is: 0 (R0)
;__Lib_CType.c, 77 :: 		
0x061A	0xE7FF    B	L__toupper46
L__toupper47:
L__toupper46:
; character start address is: 0 (R0)
; character end address is: 0 (R0)
0x061C	0xE7FF    B	L__toupper45
L__toupper48:
L__toupper45:
;__Lib_CType.c, 79 :: 		
; character start address is: 0 (R0)
; character end address is: 0 (R0)
;__Lib_CType.c, 80 :: 		
L_end_toupper:
0x061E	0xB001    ADD	SP, SP, #4
0x0620	0x4770    BX	LR
; end of _toupper
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x1804	0xB081    SUB	SP, SP, #4
0x1806	0x460B    MOV	R3, R1
0x1808	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x180A	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x180C	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x180E	0xB214    SXTH	R4, R2
0x1810	0x1E53    SUBS	R3, R2, #1
0x1812	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x1814	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x1816	0x7803    LDRB	R3, [R0, #0]
0x1818	0x702B    STRB	R3, [R5, #0]
0x181A	0x1C6D    ADDS	R5, R5, #1
0x181C	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x181E	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x1820	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x1822	0xB001    ADD	SP, SP, #4
0x1824	0x4770    BX	LR
; end of _memcpy
__Lib_MmcFat16_stat:
;__Lib_MmcFat16.c, 568 :: 		
0x1828	0xB086    SUB	SP, SP, #24
0x182A	0xF8CDE000  STR	LR, [SP, #0]
0x182E	0x9003    STR	R0, [SP, #12]
0x1830	0x9104    STR	R1, [SP, #16]
;__Lib_MmcFat16.c, 571 :: 		
;__Lib_MmcFat16.c, 575 :: 		
0x1832	0x9A03    LDR	R2, [SP, #12]
0x1834	0xB912    CBNZ	R2, L___Lib_MmcFat16_stat83
;__Lib_MmcFat16.c, 576 :: 		
0x1836	0x20FF    MOVS	R0, #-1
0x1838	0xB240    SXTB	R0, R0
0x183A	0xE072    B	L_end_stat
L___Lib_MmcFat16_stat83:
;__Lib_MmcFat16.c, 579 :: 		
0x183C	0x9803    LDR	R0, [SP, #12]
0x183E	0xF7FEFF09  BL	__Lib_MmcFat16_f16_normalize+0
;__Lib_MmcFat16.c, 582 :: 		
0x1842	0x4A3A    LDR	R2, [PC, #232]
0x1844	0x6813    LDR	R3, [R2, #0]
0x1846	0x4A3A    LDR	R2, [PC, #232]
0x1848	0x6812    LDR	R2, [R2, #0]
0x184A	0x429A    CMP	R2, R3
0x184C	0xD104    BNE	L___Lib_MmcFat16_stat84
;__Lib_MmcFat16.c, 583 :: 		
0x184E	0x4A39    LDR	R2, [PC, #228]
0x1850	0x8812    LDRH	R2, [R2, #0]
0x1852	0xF8AD2006  STRH	R2, [SP, #6]
0x1856	0xE006    B	L___Lib_MmcFat16_stat85
L___Lib_MmcFat16_stat84:
;__Lib_MmcFat16.c, 585 :: 		
0x1858	0x4A37    LDR	R2, [PC, #220]
0x185A	0x8813    LDRH	R3, [R2, #0]
0x185C	0x4A37    LDR	R2, [PC, #220]
0x185E	0x8812    LDRH	R2, [R2, #0]
0x1860	0x435A    MULS	R2, R3, R2
0x1862	0xF8AD2006  STRH	R2, [SP, #6]
L___Lib_MmcFat16_stat85:
;__Lib_MmcFat16.c, 588 :: 		
0x1866	0x4A32    LDR	R2, [PC, #200]
0x1868	0x6812    LDR	R2, [R2, #0]
0x186A	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 589 :: 		
0x186C	0x4A34    LDR	R2, [PC, #208]
0x186E	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 591 :: 		
0x1870	0x9805    LDR	R0, [SP, #20]
0x1872	0xF7FEFE85  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 592 :: 		
0x1876	0x2301    MOVS	R3, #1
0x1878	0x4A32    LDR	R2, [PC, #200]
0x187A	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 593 :: 		
0x187C	0x4830    LDR	R0, [PC, #192]
0x187E	0xF7FFFCA5  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 594 :: 		
0x1882	0x2200    MOVS	R2, #0
0x1884	0xF8AD2004  STRH	R2, [SP, #4]
L___Lib_MmcFat16_stat86:
0x1888	0xF8BD3006  LDRH	R3, [SP, #6]
0x188C	0xF8BD2004  LDRH	R2, [SP, #4]
0x1890	0x429A    CMP	R2, R3
0x1892	0xD23B    BCS	L___Lib_MmcFat16_stat87
;__Lib_MmcFat16.c, 597 :: 		
0x1894	0x220B    MOVS	R2, #11
0x1896	0xB212    SXTH	R2, R2
0x1898	0x9903    LDR	R1, [SP, #12]
0x189A	0x9802    LDR	R0, [SP, #8]
0x189C	0xF7FFFCC0  BL	_memcmp+0
0x18A0	0xB9F0    CBNZ	R0, L___Lib_MmcFat16_stat89
;__Lib_MmcFat16.c, 599 :: 		
0x18A2	0xF7FFF851  BL	_Mmc_Multi_Read_Stop+0
0x18A6	0xB128    CBZ	R0, L___Lib_MmcFat16_stat90
;__Lib_MmcFat16.c, 601 :: 		
0x18A8	0x2310    MOVS	R3, #16
0x18AA	0x4A27    LDR	R2, [PC, #156]
0x18AC	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 602 :: 		
0x18AE	0x20FF    MOVS	R0, #-1
0x18B0	0xB240    SXTB	R0, R0
0x18B2	0xE036    B	L_end_stat
;__Lib_MmcFat16.c, 603 :: 		
L___Lib_MmcFat16_stat90:
;__Lib_MmcFat16.c, 605 :: 		
0x18B4	0x9A04    LDR	R2, [SP, #16]
0x18B6	0xB182    CBZ	R2, L___Lib_MmcFat16_stat91
;__Lib_MmcFat16.c, 608 :: 		
0x18B8	0x9904    LDR	R1, [SP, #16]
0x18BA	0x9802    LDR	R0, [SP, #8]
0x18BC	0xF7FEFF78  BL	__Lib_MmcFat16_f16_DirentToDir+0
;__Lib_MmcFat16.c, 609 :: 		
0x18C0	0x9A04    LDR	R2, [SP, #16]
0x18C2	0xF2020324  ADDW	R3, R2, #36
0x18C6	0x9A05    LDR	R2, [SP, #20]
0x18C8	0x601A    STR	R2, [R3, #0]
;__Lib_MmcFat16.c, 610 :: 		
0x18CA	0x9A04    LDR	R2, [SP, #16]
0x18CC	0xF2020428  ADDW	R4, R2, #40
0x18D0	0x9B02    LDR	R3, [SP, #8]
0x18D2	0x4A1B    LDR	R2, [PC, #108]
0x18D4	0x1A9A    SUB	R2, R3, R2
0x18D6	0x0952    LSRS	R2, R2, #5
0x18D8	0x8022    STRH	R2, [R4, #0]
;__Lib_MmcFat16.c, 611 :: 		
L___Lib_MmcFat16_stat91:
;__Lib_MmcFat16.c, 612 :: 		
0x18DA	0x2000    MOVS	R0, #0
0x18DC	0xB240    SXTB	R0, R0
0x18DE	0xE020    B	L_end_stat
;__Lib_MmcFat16.c, 613 :: 		
L___Lib_MmcFat16_stat89:
;__Lib_MmcFat16.c, 614 :: 		
0x18E0	0x9A02    LDR	R2, [SP, #8]
0x18E2	0xF2020320  ADDW	R3, R2, #32
0x18E6	0x9302    STR	R3, [SP, #8]
;__Lib_MmcFat16.c, 615 :: 		
0x18E8	0x4A18    LDR	R2, [PC, #96]
0x18EA	0x6812    LDR	R2, [R2, #0]
0x18EC	0x4293    CMP	R3, R2
0x18EE	0xD107    BNE	L___Lib_MmcFat16_stat92
;__Lib_MmcFat16.c, 617 :: 		
0x18F0	0x9A05    LDR	R2, [SP, #20]
0x18F2	0x1C52    ADDS	R2, R2, #1
0x18F4	0x9205    STR	R2, [SP, #20]
;__Lib_MmcFat16.c, 618 :: 		
0x18F6	0x4A12    LDR	R2, [PC, #72]
0x18F8	0x9202    STR	R2, [SP, #8]
;__Lib_MmcFat16.c, 619 :: 		
0x18FA	0x4811    LDR	R0, [PC, #68]
0x18FC	0xF7FFFC66  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 620 :: 		
L___Lib_MmcFat16_stat92:
;__Lib_MmcFat16.c, 594 :: 		
0x1900	0xF8BD2004  LDRH	R2, [SP, #4]
0x1904	0x1C52    ADDS	R2, R2, #1
0x1906	0xF8AD2004  STRH	R2, [SP, #4]
;__Lib_MmcFat16.c, 621 :: 		
0x190A	0xE7BD    B	L___Lib_MmcFat16_stat86
L___Lib_MmcFat16_stat87:
;__Lib_MmcFat16.c, 623 :: 		
0x190C	0xF7FFF81C  BL	_Mmc_Multi_Read_Stop+0
0x1910	0xB128    CBZ	R0, L___Lib_MmcFat16_stat93
;__Lib_MmcFat16.c, 625 :: 		
0x1912	0x2310    MOVS	R3, #16
0x1914	0x4A0C    LDR	R2, [PC, #48]
0x1916	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 626 :: 		
0x1918	0x20FF    MOVS	R0, #-1
0x191A	0xB240    SXTB	R0, R0
0x191C	0xE001    B	L_end_stat
;__Lib_MmcFat16.c, 627 :: 		
L___Lib_MmcFat16_stat93:
;__Lib_MmcFat16.c, 630 :: 		
0x191E	0x20FF    MOVS	R0, #-1
0x1920	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 631 :: 		
L_end_stat:
0x1922	0xF8DDE000  LDR	LR, [SP, #0]
0x1926	0xB006    ADD	SP, SP, #24
0x1928	0x4770    BX	LR
0x192A	0xBF00    NOP
0x192C	0x04802000  	__Lib_MmcFat16_f16_boot+16
0x1930	0x046C2000  	__Lib_MmcFat16_f16_currentDir+0
0x1934	0x04782000  	__Lib_MmcFat16_f16_boot+8
0x1938	0x025A2000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x193C	0x04722000  	__Lib_MmcFat16_f16_boot+2
0x1940	0x04882000  	_f16_sector+0
0x1944	0x06882000  	_f16_sector+512
0x1948	0x068C2000  	___f16_errno+0
0x194C	0x06902000  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_stat
__Lib_MmcFat16_f16_normalize:
;__Lib_MmcFat16.c, 87 :: 		
; s start address is: 0 (R0)
0x0654	0xB087    SUB	SP, SP, #28
0x0656	0xF8CDE000  STR	LR, [SP, #0]
; s end address is: 0 (R0)
; s start address is: 0 (R0)
;__Lib_MmcFat16.c, 93 :: 		
0x065A	0xA904    ADD	R1, SP, #16
; ptr start address is: 20 (R5)
0x065C	0x460D    MOV	R5, R1
;__Lib_MmcFat16.c, 94 :: 		
; olds start address is: 16 (R4)
0x065E	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 95 :: 		
0x0660	0x9401    STR	R4, [SP, #4]
0x0662	0x9502    STR	R5, [SP, #8]
0x0664	0x9003    STR	R0, [SP, #12]
0x0666	0x220B    MOVS	R2, #11
0x0668	0xB212    SXTH	R2, R2
0x066A	0x4608    MOV	R0, R1
0x066C	0x2120    MOVS	R1, #32
0x066E	0xF001FC8B  BL	_memset+0
; olds end address is: 16 (R4)
; ptr end address is: 20 (R5)
; s end address is: 0 (R0)
0x0672	0x9803    LDR	R0, [SP, #12]
0x0674	0x9D02    LDR	R5, [SP, #8]
0x0676	0x9C01    LDR	R4, [SP, #4]
0x0678	0x4606    MOV	R6, R0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize0:
; olds start address is: 16 (R4)
; ptr start address is: 20 (R5)
; s start address is: 24 (R6)
0x067A	0x7831    LDRB	R1, [R6, #0]
0x067C	0xB131    CBZ	R1, L___Lib_MmcFat16_f16_normalize408
0x067E	0x7831    LDRB	R1, [R6, #0]
0x0680	0xB2C8    UXTB	R0, R1
0x0682	0xF7FFFEC7  BL	_isspace+0
0x0686	0xB108    CBZ	R0, L___Lib_MmcFat16_f16_normalize407
L___Lib_MmcFat16_f16_normalize406:
;__Lib_MmcFat16.c, 98 :: 		
0x0688	0x1C76    ADDS	R6, R6, #1
;__Lib_MmcFat16.c, 99 :: 		
0x068A	0xE7F6    B	L___Lib_MmcFat16_f16_normalize0
;__Lib_MmcFat16.c, 96 :: 		
L___Lib_MmcFat16_f16_normalize408:
L___Lib_MmcFat16_f16_normalize407:
;__Lib_MmcFat16.c, 100 :: 		
0x068C	0x4923    LDR	R1, [PC, #140]
0x068E	0x4630    MOV	R0, R6
0x0690	0xF7FFFECE  BL	_strcmp+0
0x0694	0xB938    CBNZ	R0, L___Lib_MmcFat16_f16_normalize4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 102 :: 		
0x0696	0xAA04    ADD	R2, SP, #16
0x0698	0x212E    MOVS	R1, #46
0x069A	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 103 :: 		
0x069C	0x1C52    ADDS	R2, R2, #1
0x069E	0x212E    MOVS	R1, #46
0x06A0	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 104 :: 		
0x06A2	0x4620    MOV	R0, R4
0x06A4	0xE030    B	L___Lib_MmcFat16_f16_normalize5
L___Lib_MmcFat16_f16_normalize4:
;__Lib_MmcFat16.c, 105 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x06A6	0x491E    LDR	R1, [PC, #120]
0x06A8	0x4630    MOV	R0, R6
0x06AA	0xF7FFFEC1  BL	_strcmp+0
0x06AE	0xB920    CBNZ	R0, L___Lib_MmcFat16_f16_normalize6
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
;__Lib_MmcFat16.c, 107 :: 		
0x06B0	0xAA04    ADD	R2, SP, #16
0x06B2	0x212E    MOVS	R1, #46
0x06B4	0x7011    STRB	R1, [R2, #0]
;__Lib_MmcFat16.c, 108 :: 		
0x06B6	0x4620    MOV	R0, R4
0x06B8	0xE026    B	L___Lib_MmcFat16_f16_normalize7
L___Lib_MmcFat16_f16_normalize6:
;__Lib_MmcFat16.c, 111 :: 		
; s start address is: 24 (R6)
; ptr start address is: 20 (R5)
0x06BA	0x4622    MOV	R2, R4
; ptr end address is: 20 (R5)
; s end address is: 24 (R6)
0x06BC	0x462C    MOV	R4, R5
0x06BE	0x4633    MOV	R3, R6
L___Lib_MmcFat16_f16_normalize8:
; olds end address is: 16 (R4)
; s start address is: 12 (R3)
; ptr start address is: 16 (R4)
; olds start address is: 8 (R2)
0x06C0	0x7819    LDRB	R1, [R3, #0]
0x06C2	0xB171    CBZ	R1, L___Lib_MmcFat16_f16_normalize411
0x06C4	0x7819    LDRB	R1, [R3, #0]
0x06C6	0xB2C8    UXTB	R0, R1
0x06C8	0xF7FFFEA4  BL	_isspace+0
0x06CC	0xB948    CBNZ	R0, L___Lib_MmcFat16_f16_normalize410
0x06CE	0x7819    LDRB	R1, [R3, #0]
0x06D0	0x292E    CMP	R1, #46
0x06D2	0xD006    BEQ	L___Lib_MmcFat16_f16_normalize409
L___Lib_MmcFat16_f16_normalize405:
;__Lib_MmcFat16.c, 113 :: 		
0x06D4	0x7819    LDRB	R1, [R3, #0]
0x06D6	0x7021    STRB	R1, [R4, #0]
0x06D8	0x1C61    ADDS	R1, R4, #1
; ptr end address is: 16 (R4)
; ptr start address is: 0 (R0)
0x06DA	0x4608    MOV	R0, R1
0x06DC	0x1C5B    ADDS	R3, R3, #1
;__Lib_MmcFat16.c, 114 :: 		
; ptr end address is: 0 (R0)
0x06DE	0x4604    MOV	R4, R0
0x06E0	0xE7EE    B	L___Lib_MmcFat16_f16_normalize8
;__Lib_MmcFat16.c, 111 :: 		
L___Lib_MmcFat16_f16_normalize411:
L___Lib_MmcFat16_f16_normalize410:
L___Lib_MmcFat16_f16_normalize409:
;__Lib_MmcFat16.c, 115 :: 		
0x06E2	0x7819    LDRB	R1, [R3, #0]
0x06E4	0x292E    CMP	R1, #46
0x06E6	0xD101    BNE	L___Lib_MmcFat16_f16_normalize412
;__Lib_MmcFat16.c, 117 :: 		
0x06E8	0x1C58    ADDS	R0, R3, #1
; s end address is: 12 (R3)
; s start address is: 0 (R0)
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 118 :: 		
0x06EA	0xE000    B	L___Lib_MmcFat16_f16_normalize12
L___Lib_MmcFat16_f16_normalize412:
;__Lib_MmcFat16.c, 115 :: 		
0x06EC	0x4618    MOV	R0, R3
;__Lib_MmcFat16.c, 118 :: 		
L___Lib_MmcFat16_f16_normalize12:
;__Lib_MmcFat16.c, 119 :: 		
; s start address is: 0 (R0)
0x06EE	0xAB04    ADD	R3, SP, #16
0x06F0	0x3308    ADDS	R3, #8
; ptr start address is: 12 (R3)
; olds end address is: 8 (R2)
; s end address is: 0 (R0)
; ptr end address is: 12 (R3)
0x06F2	0x9001    STR	R0, [SP, #4]
0x06F4	0x4610    MOV	R0, R2
0x06F6	0x9A01    LDR	R2, [SP, #4]
;__Lib_MmcFat16.c, 120 :: 		
L___Lib_MmcFat16_f16_normalize13:
; ptr start address is: 12 (R3)
; s start address is: 8 (R2)
; olds start address is: 0 (R0)
0x06F8	0x7811    LDRB	R1, [R2, #0]
0x06FA	0x2920    CMP	R1, #32
0x06FC	0xD904    BLS	L___Lib_MmcFat16_f16_normalize14
;__Lib_MmcFat16.c, 122 :: 		
0x06FE	0x7811    LDRB	R1, [R2, #0]
0x0700	0x7019    STRB	R1, [R3, #0]
0x0702	0x1C5B    ADDS	R3, R3, #1
0x0704	0x1C52    ADDS	R2, R2, #1
;__Lib_MmcFat16.c, 123 :: 		
; ptr end address is: 12 (R3)
; s end address is: 8 (R2)
0x0706	0xE7F7    B	L___Lib_MmcFat16_f16_normalize13
L___Lib_MmcFat16_f16_normalize14:
;__Lib_MmcFat16.c, 124 :: 		
L___Lib_MmcFat16_f16_normalize7:
; olds end address is: 0 (R0)
; olds start address is: 0 (R0)
; olds end address is: 0 (R0)
L___Lib_MmcFat16_f16_normalize5:
;__Lib_MmcFat16.c, 126 :: 		
; olds start address is: 0 (R0)
0x0708	0xA904    ADD	R1, SP, #16
0x070A	0x220B    MOVS	R2, #11
0x070C	0xB212    SXTH	R2, R2
; olds end address is: 0 (R0)
0x070E	0xF001F879  BL	_memcpy+0
;__Lib_MmcFat16.c, 127 :: 		
L_end_f16_normalize:
0x0712	0xF8DDE000  LDR	LR, [SP, #0]
0x0716	0xB007    ADD	SP, SP, #28
0x0718	0x4770    BX	LR
0x071A	0xBF00    NOP
0x071C	0x02552000  	?lstr1___Lib_MmcFat16+0
0x0720	0x02582000  	?lstr2___Lib_MmcFat16+0
; end of __Lib_MmcFat16_f16_normalize
_isspace:
;__Lib_CType.c, 35 :: 		
; character start address is: 0 (R0)
0x0414	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 36 :: 		
0x0416	0x2820    CMP	R0, #32
0x0418	0xD006    BEQ	L_isspace15
0x041A	0x280D    CMP	R0, #13
0x041C	0xD802    BHI	L__isspace38
0x041E	0x2809    CMP	R0, #9
0x0420	0xD300    BCC	L__isspace37
; character end address is: 0 (R0)
0x0422	0xE001    B	L_isspace15
L__isspace38:
L__isspace37:
0x0424	0x2100    MOVS	R1, #0
0x0426	0xE000    B	L_isspace14
L_isspace15:
0x0428	0x2101    MOVS	R1, #1
L_isspace14:
0x042A	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 37 :: 		
L_end_isspace:
0x042C	0xB001    ADD	SP, SP, #4
0x042E	0x4770    BX	LR
; end of _isspace
_strcmp:
;__Lib_CString.c, 122 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0430	0xB081    SUB	SP, SP, #4
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
0x0432	0x9100    STR	R1, [SP, #0]
; s1 end address is: 0 (R0)
; s2 end address is: 4 (R1)
0x0434	0x4601    MOV	R1, R0
0x0436	0x9800    LDR	R0, [SP, #0]
;__Lib_CString.c, 124 :: 		
L_strcmp30:
; s2 start address is: 0 (R0)
; s1 start address is: 4 (R1)
0x0438	0x780A    LDRB	R2, [R1, #0]
0x043A	0xB132    CBZ	R2, L__strcmp90
0x043C	0x780B    LDRB	R3, [R1, #0]
0x043E	0x7802    LDRB	R2, [R0, #0]
0x0440	0x4293    CMP	R3, R2
0x0442	0xD102    BNE	L__strcmp89
L__strcmp88:
;__Lib_CString.c, 125 :: 		
0x0444	0x1C49    ADDS	R1, R1, #1
0x0446	0x1C40    ADDS	R0, R0, #1
0x0448	0xE7F6    B	L_strcmp30
;__Lib_CString.c, 124 :: 		
L__strcmp90:
L__strcmp89:
;__Lib_CString.c, 127 :: 		
0x044A	0x780B    LDRB	R3, [R1, #0]
; s1 end address is: 4 (R1)
0x044C	0x7802    LDRB	R2, [R0, #0]
; s2 end address is: 0 (R0)
0x044E	0x1A9A    SUB	R2, R3, R2
0x0450	0xB210    SXTH	R0, R2
;__Lib_CString.c, 128 :: 		
L_end_strcmp:
0x0452	0xB001    ADD	SP, SP, #4
0x0454	0x4770    BX	LR
; end of _strcmp
_Mmc_Multi_Read_Start:
;__Lib_Mmc.c, 440 :: 		
; sector start address is: 0 (R0)
0x0580	0xB081    SUB	SP, SP, #4
0x0582	0xF8CDE000  STR	LR, [SP, #0]
0x0586	0x4602    MOV	R2, R0
; sector end address is: 0 (R0)
; sector start address is: 8 (R2)
;__Lib_Mmc.c, 444 :: 		
0x0588	0xF000FE9E  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 446 :: 		
0x058C	0x490A    LDR	R1, [PC, #40]
0x058E	0x7809    LDRB	R1, [R1, #0]
0x0590	0x2904    CMP	R1, #4
0x0592	0xD101    BNE	L_Mmc_Multi_Read_Start60
;__Lib_Mmc.c, 447 :: 		
; byte_start start address is: 0 (R0)
0x0594	0x4610    MOV	R0, R2
; sector end address is: 8 (R2)
; byte_start end address is: 0 (R0)
0x0596	0xE000    B	L_Mmc_Multi_Read_Start61
L_Mmc_Multi_Read_Start60:
;__Lib_Mmc.c, 449 :: 		
; sector start address is: 8 (R2)
0x0598	0x0250    LSLS	R0, R2, #9
; sector end address is: 8 (R2)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Multi_Read_Start61:
;__Lib_Mmc.c, 452 :: 		
; byte_start start address is: 0 (R0)
0x059A	0x22FF    MOVS	R2, #255
0x059C	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x059E	0x2012    MOVS	R0, #18
0x05A0	0xF000FE9C  BL	__Lib_Mmc_Mmc_Send_Command+0
;__Lib_Mmc.c, 453 :: 		
0x05A4	0xB118    CBZ	R0, L_Mmc_Multi_Read_Start62
;__Lib_Mmc.c, 455 :: 		
0x05A6	0xF000FEEF  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 456 :: 		
0x05AA	0x2001    MOVS	R0, #1
0x05AC	0xE000    B	L_end_Mmc_Multi_Read_Start
;__Lib_Mmc.c, 457 :: 		
L_Mmc_Multi_Read_Start62:
;__Lib_Mmc.c, 458 :: 		
0x05AE	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 459 :: 		
L_end_Mmc_Multi_Read_Start:
0x05B0	0xF8DDE000  LDR	LR, [SP, #0]
0x05B4	0xB001    ADD	SP, SP, #4
0x05B6	0x4770    BX	LR
0x05B8	0x02542000  	__Lib_Mmc_cardType+0
; end of _Mmc_Multi_Read_Start
_Mmc_Multi_Read_Sector:
;__Lib_Mmc.c, 460 :: 		
0x11CC	0xB085    SUB	SP, SP, #20
0x11CE	0xF8CDE000  STR	LR, [SP, #0]
0x11D2	0x9002    STR	R0, [SP, #8]
;__Lib_Mmc.c, 462 :: 		
0x11D4	0xF7FFF818  BL	__Lib_Mmc_Mmc_Wait_Data_Ready+0
;__Lib_Mmc.c, 464 :: 		
; i start address is: 12 (R3)
0x11D8	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
0x11DA	0xB29A    UXTH	R2, R3
L_Mmc_Multi_Read_Sector63:
; i start address is: 8 (R2)
0x11DC	0xF5B27F00  CMP	R2, #512
0x11E0	0xD210    BCS	L_Mmc_Multi_Read_Sector64
;__Lib_Mmc.c, 466 :: 		
0x11E2	0x9902    LDR	R1, [SP, #8]
0x11E4	0x1889    ADDS	R1, R1, R2
0x11E6	0x9104    STR	R1, [SP, #16]
0x11E8	0xF8AD2004  STRH	R2, [SP, #4]
0x11EC	0x20FF    MOVS	R0, #255
0x11EE	0x4C0B    LDR	R4, [PC, #44]
0x11F0	0x6824    LDR	R4, [R4, #0]
0x11F2	0x47A0    BLX	R4
0x11F4	0xF8BD2004  LDRH	R2, [SP, #4]
0x11F8	0x9904    LDR	R1, [SP, #16]
0x11FA	0x7008    STRB	R0, [R1, #0]
;__Lib_Mmc.c, 464 :: 		
0x11FC	0x1C51    ADDS	R1, R2, #1
; i end address is: 8 (R2)
; i start address is: 12 (R3)
0x11FE	0xB28B    UXTH	R3, R1
;__Lib_Mmc.c, 467 :: 		
0x1200	0xB29A    UXTH	R2, R3
; i end address is: 12 (R3)
0x1202	0xE7EB    B	L_Mmc_Multi_Read_Sector63
L_Mmc_Multi_Read_Sector64:
;__Lib_Mmc.c, 470 :: 		
0x1204	0x20FF    MOVS	R0, #255
0x1206	0x4C05    LDR	R4, [PC, #20]
0x1208	0x6824    LDR	R4, [R4, #0]
0x120A	0x47A0    BLX	R4
;__Lib_Mmc.c, 471 :: 		
0x120C	0x20FF    MOVS	R0, #255
0x120E	0x4C03    LDR	R4, [PC, #12]
0x1210	0x6824    LDR	R4, [R4, #0]
0x1212	0x47A0    BLX	R4
;__Lib_Mmc.c, 472 :: 		
L_end_Mmc_Multi_Read_Sector:
0x1214	0xF8DDE000  LDR	LR, [SP, #0]
0x1218	0xB005    ADD	SP, SP, #20
0x121A	0x4770    BX	LR
0x121C	0x04682000  	_SPI_Rd_Ptr+0
; end of _Mmc_Multi_Read_Sector
__Lib_Mmc_Mmc_Wait_Data_Ready:
;__Lib_Mmc.c, 435 :: 		
0x0208	0xB081    SUB	SP, SP, #4
0x020A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 436 :: 		
L___Lib_Mmc_Mmc_Wait_Data_Ready58:
0x020E	0x20FF    MOVS	R0, #255
0x0210	0x4C04    LDR	R4, [PC, #16]
0x0212	0x6824    LDR	R4, [R4, #0]
0x0214	0x47A0    BLX	R4
0x0216	0x28FE    CMP	R0, #254
0x0218	0xD000    BEQ	L___Lib_Mmc_Mmc_Wait_Data_Ready59
;__Lib_Mmc.c, 437 :: 		
0x021A	0xE7F8    B	L___Lib_Mmc_Mmc_Wait_Data_Ready58
L___Lib_Mmc_Mmc_Wait_Data_Ready59:
;__Lib_Mmc.c, 438 :: 		
L_end_Mmc_Wait_Data_Ready:
0x021C	0xF8DDE000  LDR	LR, [SP, #0]
0x0220	0xB001    ADD	SP, SP, #4
0x0222	0x4770    BX	LR
0x0224	0x04682000  	_SPI_Rd_Ptr+0
; end of __Lib_Mmc_Mmc_Wait_Data_Ready
_memcmp:
;__Lib_CString.c, 30 :: 		
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x1220	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x1222	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x1226	0x4602    MOV	R2, R0
0x1228	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x122C	0xB204    SXTH	R4, R0
0x122E	0x1E43    SUBS	R3, R0, #1
0x1230	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x1232	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		
; n start address is: 0 (R0)
0x1234	0x7814    LDRB	R4, [R2, #0]
0x1236	0x780B    LDRB	R3, [R1, #0]
0x1238	0x429C    CMP	R4, R3
0x123A	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		
0x123C	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x123E	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x1240	0x1AE3    SUB	R3, R4, R3
0x1242	0xB218    SXTH	R0, R3
0x1244	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x1246	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		
0x1248	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x124A	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		
0x124C	0x2000    MOVS	R0, #0
0x124E	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		
L_end_memcmp:
0x1250	0xB001    ADD	SP, SP, #4
0x1252	0x4770    BX	LR
; end of _memcmp
_Mmc_Multi_Read_Stop:
;__Lib_Mmc.c, 474 :: 		
0x0948	0xB082    SUB	SP, SP, #8
0x094A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_Mmc.c, 478 :: 		
0x094E	0xF240004C  MOVW	R0, #76
0x0952	0x4C21    LDR	R4, [PC, #132]
0x0954	0x6824    LDR	R4, [R4, #0]
0x0956	0x47A0    BLX	R4
;__Lib_Mmc.c, 479 :: 		
0x0958	0x2000    MOVS	R0, #0
0x095A	0x4C1F    LDR	R4, [PC, #124]
0x095C	0x6824    LDR	R4, [R4, #0]
0x095E	0x47A0    BLX	R4
;__Lib_Mmc.c, 480 :: 		
0x0960	0x2000    MOVS	R0, #0
0x0962	0x4C1D    LDR	R4, [PC, #116]
0x0964	0x6824    LDR	R4, [R4, #0]
0x0966	0x47A0    BLX	R4
;__Lib_Mmc.c, 481 :: 		
0x0968	0x2000    MOVS	R0, #0
0x096A	0x4C1B    LDR	R4, [PC, #108]
0x096C	0x6824    LDR	R4, [R4, #0]
0x096E	0x47A0    BLX	R4
;__Lib_Mmc.c, 482 :: 		
0x0970	0x2000    MOVS	R0, #0
0x0972	0x4C19    LDR	R4, [PC, #100]
0x0974	0x6824    LDR	R4, [R4, #0]
0x0976	0x47A0    BLX	R4
;__Lib_Mmc.c, 483 :: 		
0x0978	0x20FF    MOVS	R0, #255
0x097A	0x4C17    LDR	R4, [PC, #92]
0x097C	0x6824    LDR	R4, [R4, #0]
0x097E	0x47A0    BLX	R4
;__Lib_Mmc.c, 486 :: 		
; timeout start address is: 8 (R2)
; timeout start address is: 8 (R2)
0x0980	0x2200    MOVS	R2, #0
; timeout end address is: 8 (R2)
;__Lib_Mmc.c, 487 :: 		
L_Mmc_Multi_Read_Stop66:
;__Lib_Mmc.c, 488 :: 		
; timeout start address is: 8 (R2)
0x0982	0xF8AD2004  STRH	R2, [SP, #4]
0x0986	0x20FF    MOVS	R0, #255
0x0988	0x4C13    LDR	R4, [PC, #76]
0x098A	0x6824    LDR	R4, [R4, #0]
0x098C	0x47A0    BLX	R4
0x098E	0xF8BD2004  LDRH	R2, [SP, #4]
; response start address is: 12 (R3)
0x0992	0xB283    UXTH	R3, R0
;__Lib_Mmc.c, 489 :: 		
0x0994	0x1C51    ADDS	R1, R2, #1
0x0996	0xB28A    UXTH	R2, R1
; timeout end address is: 8 (R2)
;__Lib_Mmc.c, 490 :: 		
0x0998	0xF0000080  AND	R0, R0, #128
0x099C	0xB280    UXTH	R0, R0
0x099E	0xB110    CBZ	R0, L__Mmc_Multi_Read_Stop80
; timeout end address is: 8 (R2)
; timeout start address is: 8 (R2)
0x09A0	0x2A64    CMP	R2, #100
0x09A2	0xD200    BCS	L__Mmc_Multi_Read_Stop79
; timeout end address is: 8 (R2)
0x09A4	0xE7ED    B	L_Mmc_Multi_Read_Stop66
L__Mmc_Multi_Read_Stop80:
L__Mmc_Multi_Read_Stop79:
;__Lib_Mmc.c, 492 :: 		
0x09A6	0xF0030080  AND	R0, R3, #128
0x09AA	0xB280    UXTH	R0, R0
0x09AC	0xB138    CBZ	R0, L_Mmc_Multi_Read_Stop71
;__Lib_Mmc.c, 493 :: 		
0x09AE	0xF8AD3004  STRH	R3, [SP, #4]
0x09B2	0xF000FCE9  BL	__Lib_Mmc_Mmc_DeSelect+0
0x09B6	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_Mmc.c, 494 :: 		
0x09BA	0xB298    UXTH	R0, R3
; response end address is: 12 (R3)
0x09BC	0xE008    B	L_end_Mmc_Multi_Read_Stop
;__Lib_Mmc.c, 495 :: 		
L_Mmc_Multi_Read_Stop71:
;__Lib_Mmc.c, 498 :: 		
L_Mmc_Multi_Read_Stop72:
;__Lib_Mmc.c, 499 :: 		
0x09BE	0x20FF    MOVS	R0, #255
0x09C0	0x4C05    LDR	R4, [PC, #20]
0x09C2	0x6824    LDR	R4, [R4, #0]
0x09C4	0x47A0    BLX	R4
;__Lib_Mmc.c, 500 :: 		
0x09C6	0x2800    CMP	R0, #0
0x09C8	0xD0F9    BEQ	L_Mmc_Multi_Read_Stop72
;__Lib_Mmc.c, 502 :: 		
0x09CA	0xF000FCDD  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 503 :: 		
0x09CE	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 504 :: 		
L_end_Mmc_Multi_Read_Stop:
0x09D0	0xF8DDE000  LDR	LR, [SP, #0]
0x09D4	0xB002    ADD	SP, SP, #8
0x09D6	0x4770    BX	LR
0x09D8	0x04682000  	_SPI_Rd_Ptr+0
; end of _Mmc_Multi_Read_Stop
__Lib_MmcFat16_f16_DirentToDir:
;__Lib_MmcFat16.c, 210 :: 		
; d start address is: 4 (R1)
; f16d start address is: 0 (R0)
0x07B0	0xB082    SUB	SP, SP, #8
0x07B2	0xF8CDE000  STR	LR, [SP, #0]
0x07B6	0x4602    MOV	R2, R0
0x07B8	0x4608    MOV	R0, R1
; d end address is: 4 (R1)
; f16d end address is: 0 (R0)
; f16d start address is: 8 (R2)
; d start address is: 0 (R0)
;__Lib_MmcFat16.c, 216 :: 		
; p1 start address is: 20 (R5)
0x07BA	0x4615    MOV	R5, R2
;__Lib_MmcFat16.c, 217 :: 		
; p2 start address is: 16 (R4)
0x07BC	0x4604    MOV	R4, R0
;__Lib_MmcFat16.c, 218 :: 		
; i start address is: 4 (R1)
0x07BE	0x2100    MOVS	R1, #0
; f16d end address is: 8 (R2)
; d end address is: 0 (R0)
; p2 end address is: 16 (R4)
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x07C0	0x4613    MOV	R3, R2
L___Lib_MmcFat16_f16_DirentToDir36:
; i start address is: 4 (R1)
; p2 start address is: 16 (R4)
; p1 start address is: 20 (R5)
; d start address is: 0 (R0)
; f16d start address is: 12 (R3)
0x07C2	0x2908    CMP	R1, #8
0x07C4	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir37
;__Lib_MmcFat16.c, 220 :: 		
0x07C6	0x782A    LDRB	R2, [R5, #0]
0x07C8	0x2A20    CMP	R2, #32
0x07CA	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir39
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x07CC	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir37
L___Lib_MmcFat16_f16_DirentToDir39:
;__Lib_MmcFat16.c, 221 :: 		
; i start address is: 4 (R1)
; p1 start address is: 20 (R5)
0x07CE	0x782A    LDRB	R2, [R5, #0]
0x07D0	0x7022    STRB	R2, [R4, #0]
0x07D2	0x1C64    ADDS	R4, R4, #1
0x07D4	0x1C6D    ADDS	R5, R5, #1
;__Lib_MmcFat16.c, 218 :: 		
0x07D6	0x1C49    ADDS	R1, R1, #1
0x07D8	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 222 :: 		
; p1 end address is: 20 (R5)
; i end address is: 4 (R1)
0x07DA	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir36
L___Lib_MmcFat16_f16_DirentToDir37:
;__Lib_MmcFat16.c, 223 :: 		
0x07DC	0xF2030208  ADDW	R2, R3, #8
; p1 start address is: 4 (R1)
0x07E0	0x4611    MOV	R1, R2
;__Lib_MmcFat16.c, 224 :: 		
0x07E2	0x7812    LDRB	R2, [R2, #0]
0x07E4	0x2A20    CMP	R2, #32
0x07E6	0xD016    BEQ	L___Lib_MmcFat16_f16_DirentToDir417
;__Lib_MmcFat16.c, 226 :: 		
0x07E8	0x222E    MOVS	R2, #46
0x07EA	0x7022    STRB	R2, [R4, #0]
0x07EC	0x1C66    ADDS	R6, R4, #1
; p2 end address is: 16 (R4)
; p2 start address is: 24 (R6)
;__Lib_MmcFat16.c, 227 :: 		
; i start address is: 8 (R2)
0x07EE	0x2200    MOVS	R2, #0
; d end address is: 0 (R0)
; p1 end address is: 4 (R1)
; i end address is: 8 (R2)
; f16d end address is: 12 (R3)
; p2 end address is: 24 (R6)
0x07F0	0x4605    MOV	R5, R0
0x07F2	0x460C    MOV	R4, R1
0x07F4	0xB291    UXTH	R1, R2
L___Lib_MmcFat16_f16_DirentToDir41:
; i start address is: 4 (R1)
; p2 start address is: 24 (R6)
; p1 start address is: 16 (R4)
; f16d start address is: 12 (R3)
; d start address is: 20 (R5)
0x07F6	0x2903    CMP	R1, #3
0x07F8	0xD20A    BCS	L___Lib_MmcFat16_f16_DirentToDir42
;__Lib_MmcFat16.c, 229 :: 		
0x07FA	0x7822    LDRB	R2, [R4, #0]
0x07FC	0x2A20    CMP	R2, #32
0x07FE	0xD100    BNE	L___Lib_MmcFat16_f16_DirentToDir44
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x0800	0xE006    B	L___Lib_MmcFat16_f16_DirentToDir42
L___Lib_MmcFat16_f16_DirentToDir44:
;__Lib_MmcFat16.c, 230 :: 		
; i start address is: 4 (R1)
; p1 start address is: 16 (R4)
0x0802	0x7822    LDRB	R2, [R4, #0]
0x0804	0x7032    STRB	R2, [R6, #0]
0x0806	0x1C76    ADDS	R6, R6, #1
0x0808	0x1C64    ADDS	R4, R4, #1
;__Lib_MmcFat16.c, 227 :: 		
0x080A	0x1C49    ADDS	R1, R1, #1
0x080C	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 231 :: 		
; p1 end address is: 16 (R4)
; i end address is: 4 (R1)
0x080E	0xE7F2    B	L___Lib_MmcFat16_f16_DirentToDir41
L___Lib_MmcFat16_f16_DirentToDir42:
;__Lib_MmcFat16.c, 232 :: 		
0x0810	0x4630    MOV	R0, R6
; p2 end address is: 24 (R6)
; d end address is: 20 (R5)
0x0812	0x461E    MOV	R6, R3
0x0814	0xE002    B	L___Lib_MmcFat16_f16_DirentToDir40
; f16d end address is: 12 (R3)
L___Lib_MmcFat16_f16_DirentToDir417:
;__Lib_MmcFat16.c, 224 :: 		
0x0816	0x461E    MOV	R6, R3
0x0818	0x4605    MOV	R5, R0
0x081A	0x4620    MOV	R0, R4
;__Lib_MmcFat16.c, 232 :: 		
L___Lib_MmcFat16_f16_DirentToDir40:
;__Lib_MmcFat16.c, 233 :: 		
; f16d start address is: 24 (R6)
; d start address is: 20 (R5)
; p2 start address is: 0 (R0)
0x081C	0x2200    MOVS	R2, #0
0x081E	0x7002    STRB	R2, [R0, #0]
; p2 end address is: 0 (R0)
;__Lib_MmcFat16.c, 235 :: 		
0x0820	0xF205030D  ADDW	R3, R5, #13
0x0824	0xF206020B  ADDW	R2, R6, #11
0x0828	0x7812    LDRB	R2, [R2, #0]
0x082A	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 236 :: 		
0x082C	0xF205021C  ADDW	R2, R5, #28
0x0830	0x9201    STR	R2, [SP, #4]
0x0832	0xF206021C  ADDW	R2, R6, #28
0x0836	0x4610    MOV	R0, R2
0x0838	0xF001FC08  BL	__Lib_MmcFat16_f16_toLong+0
0x083C	0x9A01    LDR	R2, [SP, #4]
0x083E	0x6010    STR	R0, [R2, #0]
;__Lib_MmcFat16.c, 237 :: 		
0x0840	0xF2050220  ADDW	R2, R5, #32
0x0844	0x9201    STR	R2, [SP, #4]
0x0846	0xF206021A  ADDW	R2, R6, #26
0x084A	0x4610    MOV	R0, R2
0x084C	0xF7FFFEF8  BL	__Lib_MmcFat16_f16_toInt+0
0x0850	0x9A01    LDR	R2, [SP, #4]
0x0852	0x8010    STRH	R0, [R2, #0]
;__Lib_MmcFat16.c, 240 :: 		
0x0854	0xF206020E  ADDW	R2, R6, #14
0x0858	0x7813    LDRB	R3, [R2, #0]
0x085A	0x1C52    ADDS	R2, R2, #1
0x085C	0x7812    LDRB	R2, [R2, #0]
0x085E	0x0212    LSLS	R2, R2, #8
0x0860	0xB292    UXTH	R2, R2
0x0862	0x189C    ADDS	R4, R3, R2
0x0864	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x0866	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 241 :: 		
0x0868	0xF205020E  ADDW	R2, R5, #14
0x086C	0x1CD3    ADDS	R3, R2, #3
0x086E	0x0AE2    LSRS	R2, R4, #11
0x0870	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 242 :: 		
0x0872	0xF205020E  ADDW	R2, R5, #14
0x0876	0x1D13    ADDS	R3, R2, #4
0x0878	0x0942    LSRS	R2, R0, #5
0x087A	0xB292    UXTH	R2, R2
0x087C	0xF002023F  AND	R2, R2, #63
0x0880	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 243 :: 		
0x0882	0xF205020E  ADDW	R2, R5, #14
0x0886	0x1D53    ADDS	R3, R2, #5
0x0888	0xF000021F  AND	R2, R0, #31
0x088C	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x088E	0x0052    LSLS	R2, R2, #1
0x0890	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 246 :: 		
0x0892	0xF2060210  ADDW	R2, R6, #16
0x0896	0x7813    LDRB	R3, [R2, #0]
0x0898	0x1C52    ADDS	R2, R2, #1
0x089A	0x7812    LDRB	R2, [R2, #0]
0x089C	0x0212    LSLS	R2, R2, #8
0x089E	0xB292    UXTH	R2, R2
0x08A0	0x189C    ADDS	R4, R3, R2
0x08A2	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x08A4	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 247 :: 		
0x08A6	0xF205020E  ADDW	R2, R5, #14
0x08AA	0x1C93    ADDS	R3, R2, #2
0x08AC	0xF004021F  AND	R2, R4, #31
0x08B0	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 248 :: 		
0x08B2	0xF205020E  ADDW	R2, R5, #14
0x08B6	0x1C53    ADDS	R3, R2, #1
0x08B8	0x0942    LSRS	R2, R0, #5
0x08BA	0xB292    UXTH	R2, R2
0x08BC	0xF002020F  AND	R2, R2, #15
0x08C0	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 249 :: 		
0x08C2	0xF205030E  ADDW	R3, R5, #14
0x08C6	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x08C8	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 252 :: 		
0x08CA	0xF2060216  ADDW	R2, R6, #22
0x08CE	0x7813    LDRB	R3, [R2, #0]
0x08D0	0x1C52    ADDS	R2, R2, #1
0x08D2	0x7812    LDRB	R2, [R2, #0]
0x08D4	0x0212    LSLS	R2, R2, #8
0x08D6	0xB292    UXTH	R2, R2
0x08D8	0x189C    ADDS	R4, R3, R2
0x08DA	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x08DC	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 253 :: 		
0x08DE	0xF2050214  ADDW	R2, R5, #20
0x08E2	0x1CD3    ADDS	R3, R2, #3
0x08E4	0x0AE2    LSRS	R2, R4, #11
0x08E6	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 254 :: 		
0x08E8	0xF2050214  ADDW	R2, R5, #20
0x08EC	0x1D13    ADDS	R3, R2, #4
0x08EE	0x0942    LSRS	R2, R0, #5
0x08F0	0xB292    UXTH	R2, R2
0x08F2	0xF002023F  AND	R2, R2, #63
0x08F6	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 255 :: 		
0x08F8	0xF2050214  ADDW	R2, R5, #20
0x08FC	0x1D53    ADDS	R3, R2, #5
0x08FE	0xF000021F  AND	R2, R0, #31
0x0902	0xB292    UXTH	R2, R2
; i end address is: 0 (R0)
0x0904	0x0052    LSLS	R2, R2, #1
0x0906	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 258 :: 		
0x0908	0xF2060218  ADDW	R2, R6, #24
; f16d end address is: 24 (R6)
0x090C	0x7813    LDRB	R3, [R2, #0]
0x090E	0x1C52    ADDS	R2, R2, #1
0x0910	0x7812    LDRB	R2, [R2, #0]
0x0912	0x0212    LSLS	R2, R2, #8
0x0914	0xB292    UXTH	R2, R2
0x0916	0x189C    ADDS	R4, R3, R2
0x0918	0xB2A4    UXTH	R4, R4
; i start address is: 0 (R0)
0x091A	0xB2A0    UXTH	R0, R4
;__Lib_MmcFat16.c, 259 :: 		
0x091C	0xF2050214  ADDW	R2, R5, #20
0x0920	0x1C93    ADDS	R3, R2, #2
0x0922	0xF004021F  AND	R2, R4, #31
0x0926	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 260 :: 		
0x0928	0xF2050214  ADDW	R2, R5, #20
0x092C	0x1C53    ADDS	R3, R2, #1
0x092E	0x0942    LSRS	R2, R0, #5
0x0930	0xB292    UXTH	R2, R2
0x0932	0xF002020F  AND	R2, R2, #15
0x0936	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 261 :: 		
0x0938	0xF2050314  ADDW	R3, R5, #20
; d end address is: 20 (R5)
0x093C	0x0A42    LSRS	R2, R0, #9
; i end address is: 0 (R0)
0x093E	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 262 :: 		
L_end_f16_DirentToDir:
0x0940	0xF8DDE000  LDR	LR, [SP, #0]
0x0944	0xB002    ADD	SP, SP, #8
0x0946	0x4770    BX	LR
; end of __Lib_MmcFat16_f16_DirentToDir
__Lib_MmcFat16_mkNod:
;__Lib_MmcFat16.c, 795 :: 		
0x1950	0xB087    SUB	SP, SP, #28
0x1952	0xF8CDE000  STR	LR, [SP, #0]
0x1956	0x9004    STR	R0, [SP, #16]
0x1958	0x9105    STR	R1, [SP, #20]
0x195A	0x9206    STR	R2, [SP, #24]
;__Lib_MmcFat16.c, 804 :: 		
0x195C	0x9B04    LDR	R3, [SP, #16]
0x195E	0x331A    ADDS	R3, #26
0x1960	0x4618    MOV	R0, R3
0x1962	0xF7FEFE6D  BL	__Lib_MmcFat16_f16_toInt+0
0x1966	0x9B06    LDR	R3, [SP, #24]
0x1968	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 805 :: 		
0x196A	0x9B06    LDR	R3, [SP, #24]
0x196C	0x881B    LDRH	R3, [R3, #0]
0x196E	0xB9B3    CBNZ	R3, L___Lib_MmcFat16_mkNod118
;__Lib_MmcFat16.c, 807 :: 		
0x1970	0xF7FFFB6A  BL	__Lib_MmcFat16_getFatFreeCluster+0
0x1974	0x9B06    LDR	R3, [SP, #24]
0x1976	0x8018    STRH	R0, [R3, #0]
;__Lib_MmcFat16.c, 809 :: 		
0x1978	0x9B06    LDR	R3, [SP, #24]
0x197A	0x881C    LDRH	R4, [R3, #0]
0x197C	0xF64F73FF  MOVW	R3, #65535
0x1980	0x429C    CMP	R4, R3
0x1982	0xD105    BNE	L___Lib_MmcFat16_mkNod119
;__Lib_MmcFat16.c, 811 :: 		
0x1984	0x2404    MOVS	R4, #4
0x1986	0x4B67    LDR	R3, [PC, #412]
0x1988	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 812 :: 		
0x198A	0x20FF    MOVS	R0, #-1
0x198C	0xB240    SXTB	R0, R0
0x198E	0xE0C5    B	L_end_mkNod
;__Lib_MmcFat16.c, 813 :: 		
L___Lib_MmcFat16_mkNod119:
;__Lib_MmcFat16.c, 816 :: 		
0x1990	0x9B06    LDR	R3, [SP, #24]
0x1992	0x881B    LDRH	R3, [R3, #0]
0x1994	0xF64F71FF  MOVW	R1, #65535
0x1998	0xB298    UXTH	R0, R3
0x199A	0xF7FFFADF  BL	__Lib_MmcFat16_putFatEntry+0
;__Lib_MmcFat16.c, 817 :: 		
L___Lib_MmcFat16_mkNod118:
;__Lib_MmcFat16.c, 820 :: 		
0x199E	0x9B06    LDR	R3, [SP, #24]
0x19A0	0x881B    LDRH	R3, [R3, #0]
0x19A2	0x1E9C    SUBS	R4, R3, #2
0x19A4	0x4B60    LDR	R3, [PC, #384]
0x19A6	0x881B    LDRH	R3, [R3, #0]
0x19A8	0x435C    MULS	R4, R3, R4
0x19AA	0x4B60    LDR	R3, [PC, #384]
0x19AC	0x681B    LDR	R3, [R3, #0]
0x19AE	0x191C    ADDS	R4, R3, R4
0x19B0	0x9B05    LDR	R3, [SP, #20]
0x19B2	0x601C    STR	R4, [R3, #0]
;__Lib_MmcFat16.c, 823 :: 		
0x19B4	0x4B5E    LDR	R3, [PC, #376]
0x19B6	0x681C    LDR	R4, [R3, #0]
0x19B8	0x4B5E    LDR	R3, [PC, #376]
0x19BA	0x681B    LDR	R3, [R3, #0]
0x19BC	0x42A3    CMP	R3, R4
0x19BE	0xD104    BNE	L___Lib_MmcFat16_mkNod120
;__Lib_MmcFat16.c, 824 :: 		
0x19C0	0x4B5D    LDR	R3, [PC, #372]
0x19C2	0x881B    LDRH	R3, [R3, #0]
0x19C4	0xF8AD300A  STRH	R3, [SP, #10]
0x19C8	0xE006    B	L___Lib_MmcFat16_mkNod121
L___Lib_MmcFat16_mkNod120:
;__Lib_MmcFat16.c, 826 :: 		
0x19CA	0x4B5C    LDR	R3, [PC, #368]
0x19CC	0x881C    LDRH	R4, [R3, #0]
0x19CE	0x4B56    LDR	R3, [PC, #344]
0x19D0	0x881B    LDRH	R3, [R3, #0]
0x19D2	0x4363    MULS	R3, R4, R3
0x19D4	0xF8AD300A  STRH	R3, [SP, #10]
L___Lib_MmcFat16_mkNod121:
;__Lib_MmcFat16.c, 829 :: 		
0x19D8	0x4B56    LDR	R3, [PC, #344]
0x19DA	0x681B    LDR	R3, [R3, #0]
0x19DC	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 830 :: 		
; free start address is: 0 (R0)
0x19DE	0x4858    LDR	R0, [PC, #352]
;__Lib_MmcFat16.c, 832 :: 		
0x19E0	0x9001    STR	R0, [SP, #4]
0x19E2	0x9803    LDR	R0, [SP, #12]
0x19E4	0xF7FEFDCC  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 833 :: 		
0x19E8	0x2401    MOVS	R4, #1
0x19EA	0x4B56    LDR	R3, [PC, #344]
0x19EC	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 834 :: 		
0x19EE	0x4854    LDR	R0, [PC, #336]
0x19F0	0xF7FFFBEC  BL	_Mmc_Multi_Read_Sector+0
0x19F4	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 835 :: 		
0x19F6	0x2300    MOVS	R3, #0
0x19F8	0xF8AD3008  STRH	R3, [SP, #8]
; free end address is: 0 (R0)
0x19FC	0x4601    MOV	R1, R0
L___Lib_MmcFat16_mkNod122:
; free start address is: 4 (R1)
0x19FE	0xF8BD400A  LDRH	R4, [SP, #10]
0x1A02	0xF8BD3008  LDRH	R3, [SP, #8]
0x1A06	0x42A3    CMP	R3, R4
0x1A08	0xF080807A  BCS	L___Lib_MmcFat16_mkNod123
;__Lib_MmcFat16.c, 838 :: 		
0x1A0C	0x780B    LDRB	R3, [R1, #0]
0x1A0E	0x2BE5    CMP	R3, #229
0x1A10	0xD003    BEQ	L___Lib_MmcFat16_mkNod435
0x1A12	0x780B    LDRB	R3, [R1, #0]
0x1A14	0x2B20    CMP	R3, #32
0x1A16	0xD300    BCC	L___Lib_MmcFat16_mkNod434
0x1A18	0xE05A    B	L___Lib_MmcFat16_mkNod127
L___Lib_MmcFat16_mkNod435:
L___Lib_MmcFat16_mkNod434:
;__Lib_MmcFat16.c, 840 :: 		
0x1A1A	0x9101    STR	R1, [SP, #4]
0x1A1C	0xF7FEFF94  BL	_Mmc_Multi_Read_Stop+0
0x1A20	0x9901    LDR	R1, [SP, #4]
0x1A22	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod128
; free end address is: 4 (R1)
;__Lib_MmcFat16.c, 842 :: 		
0x1A24	0x2410    MOVS	R4, #16
0x1A26	0x4B3F    LDR	R3, [PC, #252]
0x1A28	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 843 :: 		
0x1A2A	0x20FF    MOVS	R0, #-1
0x1A2C	0xB240    SXTB	R0, R0
0x1A2E	0xE075    B	L_end_mkNod
;__Lib_MmcFat16.c, 844 :: 		
L___Lib_MmcFat16_mkNod128:
;__Lib_MmcFat16.c, 847 :: 		
; free start address is: 4 (R1)
0x1A30	0x9101    STR	R1, [SP, #4]
0x1A32	0x2220    MOVS	R2, #32
0x1A34	0xB212    SXTH	R2, R2
0x1A36	0x4608    MOV	R0, R1
0x1A38	0x9904    LDR	R1, [SP, #16]
0x1A3A	0xF7FFFEE3  BL	_memcpy+0
0x1A3E	0x9901    LDR	R1, [SP, #4]
;__Lib_MmcFat16.c, 848 :: 		
0x1A40	0xF201041A  ADDW	R4, R1, #26
0x1A44	0x9B06    LDR	R3, [SP, #24]
0x1A46	0x881B    LDRH	R3, [R3, #0]
0x1A48	0xF00303FF  AND	R3, R3, #255
0x1A4C	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 849 :: 		
0x1A4E	0xF201031A  ADDW	R3, R1, #26
0x1A52	0x1C5C    ADDS	R4, R3, #1
0x1A54	0x9B06    LDR	R3, [SP, #24]
0x1A56	0x881B    LDRH	R3, [R3, #0]
0x1A58	0x0A1B    LSRS	R3, R3, #8
0x1A5A	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 852 :: 		
0x1A5C	0xF201040E  ADDW	R4, R1, #14
0x1A60	0x4B39    LDR	R3, [PC, #228]
0x1A62	0x781B    LDRB	R3, [R3, #0]
0x1A64	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 853 :: 		
0x1A66	0xF201030E  ADDW	R3, R1, #14
0x1A6A	0x1C5C    ADDS	R4, R3, #1
0x1A6C	0x4E37    LDR	R6, [PC, #220]
0x1A6E	0x7833    LDRB	R3, [R6, #0]
0x1A70	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 854 :: 		
0x1A72	0xF2010410  ADDW	R4, R1, #16
0x1A76	0x4B36    LDR	R3, [PC, #216]
0x1A78	0x781B    LDRB	R3, [R3, #0]
0x1A7A	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 855 :: 		
0x1A7C	0xF2010310  ADDW	R3, R1, #16
0x1A80	0x1C5C    ADDS	R4, R3, #1
0x1A82	0x4D34    LDR	R5, [PC, #208]
0x1A84	0x782B    LDRB	R3, [R5, #0]
0x1A86	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 858 :: 		
0x1A88	0xF2010416  ADDW	R4, R1, #22
0x1A8C	0x4B2E    LDR	R3, [PC, #184]
0x1A8E	0x781B    LDRB	R3, [R3, #0]
0x1A90	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 859 :: 		
0x1A92	0xF2010316  ADDW	R3, R1, #22
0x1A96	0x1C5C    ADDS	R4, R3, #1
0x1A98	0x4633    MOV	R3, R6
0x1A9A	0x781B    LDRB	R3, [R3, #0]
0x1A9C	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 860 :: 		
0x1A9E	0xF2010418  ADDW	R4, R1, #24
0x1AA2	0x4B2B    LDR	R3, [PC, #172]
0x1AA4	0x781B    LDRB	R3, [R3, #0]
0x1AA6	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 861 :: 		
0x1AA8	0xF2010318  ADDW	R3, R1, #24
; free end address is: 4 (R1)
0x1AAC	0x1C5C    ADDS	R4, R3, #1
0x1AAE	0x462B    MOV	R3, R5
0x1AB0	0x781B    LDRB	R3, [R3, #0]
0x1AB2	0x7023    STRB	R3, [R4, #0]
;__Lib_MmcFat16.c, 863 :: 		
0x1AB4	0x4922    LDR	R1, [PC, #136]
0x1AB6	0x9803    LDR	R0, [SP, #12]
0x1AB8	0xF7FEFCCE  BL	_Mmc_Write_Sector+0
0x1ABC	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod129
;__Lib_MmcFat16.c, 865 :: 		
0x1ABE	0x2405    MOVS	R4, #5
0x1AC0	0x4B18    LDR	R3, [PC, #96]
0x1AC2	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 866 :: 		
0x1AC4	0x20FF    MOVS	R0, #-1
0x1AC6	0xB240    SXTB	R0, R0
0x1AC8	0xE028    B	L_end_mkNod
;__Lib_MmcFat16.c, 867 :: 		
L___Lib_MmcFat16_mkNod129:
;__Lib_MmcFat16.c, 869 :: 		
0x1ACA	0x2000    MOVS	R0, #0
0x1ACC	0xB240    SXTB	R0, R0
0x1ACE	0xE025    B	L_end_mkNod
;__Lib_MmcFat16.c, 870 :: 		
L___Lib_MmcFat16_mkNod127:
;__Lib_MmcFat16.c, 871 :: 		
; free start address is: 4 (R1)
0x1AD0	0xF2010420  ADDW	R4, R1, #32
; free end address is: 4 (R1)
; free start address is: 28 (R7)
0x1AD4	0x4627    MOV	R7, R4
;__Lib_MmcFat16.c, 872 :: 		
0x1AD6	0x4B20    LDR	R3, [PC, #128]
0x1AD8	0x681B    LDR	R3, [R3, #0]
0x1ADA	0x429C    CMP	R4, R3
0x1ADC	0xD109    BNE	L___Lib_MmcFat16_mkNod436
; free end address is: 28 (R7)
;__Lib_MmcFat16.c, 874 :: 		
0x1ADE	0x9B03    LDR	R3, [SP, #12]
0x1AE0	0x1C5B    ADDS	R3, R3, #1
0x1AE2	0x9303    STR	R3, [SP, #12]
;__Lib_MmcFat16.c, 875 :: 		
; free start address is: 28 (R7)
0x1AE4	0x4F16    LDR	R7, [PC, #88]
;__Lib_MmcFat16.c, 876 :: 		
0x1AE6	0x9701    STR	R7, [SP, #4]
0x1AE8	0x4815    LDR	R0, [PC, #84]
0x1AEA	0xF7FFFB6F  BL	_Mmc_Multi_Read_Sector+0
; free end address is: 28 (R7)
0x1AEE	0x9F01    LDR	R7, [SP, #4]
;__Lib_MmcFat16.c, 877 :: 		
0x1AF0	0xE7FF    B	L___Lib_MmcFat16_mkNod130
L___Lib_MmcFat16_mkNod436:
;__Lib_MmcFat16.c, 872 :: 		
;__Lib_MmcFat16.c, 877 :: 		
L___Lib_MmcFat16_mkNod130:
;__Lib_MmcFat16.c, 835 :: 		
; free start address is: 28 (R7)
0x1AF2	0xF8BD3008  LDRH	R3, [SP, #8]
0x1AF6	0x1C5B    ADDS	R3, R3, #1
0x1AF8	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_MmcFat16.c, 878 :: 		
0x1AFC	0x4639    MOV	R1, R7
; free end address is: 28 (R7)
0x1AFE	0xE77E    B	L___Lib_MmcFat16_mkNod122
L___Lib_MmcFat16_mkNod123:
;__Lib_MmcFat16.c, 880 :: 		
0x1B00	0xF7FEFF22  BL	_Mmc_Multi_Read_Stop+0
0x1B04	0xB128    CBZ	R0, L___Lib_MmcFat16_mkNod131
;__Lib_MmcFat16.c, 882 :: 		
0x1B06	0x2410    MOVS	R4, #16
0x1B08	0x4B06    LDR	R3, [PC, #24]
0x1B0A	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 883 :: 		
0x1B0C	0x20FF    MOVS	R0, #-1
0x1B0E	0xB240    SXTB	R0, R0
0x1B10	0xE004    B	L_end_mkNod
;__Lib_MmcFat16.c, 884 :: 		
L___Lib_MmcFat16_mkNod131:
;__Lib_MmcFat16.c, 887 :: 		
0x1B12	0x2406    MOVS	R4, #6
0x1B14	0x4B03    LDR	R3, [PC, #12]
0x1B16	0x701C    STRB	R4, [R3, #0]
;__Lib_MmcFat16.c, 888 :: 		
0x1B18	0x20FF    MOVS	R0, #-1
0x1B1A	0xB240    SXTB	R0, R0
;__Lib_MmcFat16.c, 889 :: 		
L_end_mkNod:
0x1B1C	0xF8DDE000  LDR	LR, [SP, #0]
0x1B20	0xB007    ADD	SP, SP, #28
0x1B22	0x4770    BX	LR
0x1B24	0x068C2000  	___f16_errno+0
0x1B28	0x04722000  	__Lib_MmcFat16_f16_boot+2
0x1B2C	0x04842000  	__Lib_MmcFat16_f16_boot+20
0x1B30	0x04802000  	__Lib_MmcFat16_f16_boot+16
0x1B34	0x046C2000  	__Lib_MmcFat16_f16_currentDir+0
0x1B38	0x04782000  	__Lib_MmcFat16_f16_boot+8
0x1B3C	0x025A2000  	__Lib_MmcFat16_f16_dirEntryPerSect+0
0x1B40	0x04882000  	_f16_sector+0
0x1B44	0x06882000  	_f16_sector+512
0x1B48	0x07282000  	__Lib_MmcFat16_f16_time+0
0x1B4C	0x07292000  	__Lib_MmcFat16_f16_time+1
0x1B50	0x072A2000  	__Lib_MmcFat16_f16_date+0
0x1B54	0x072B2000  	__Lib_MmcFat16_f16_date+1
0x1B58	0x06902000  	__Lib_MmcFat16_f16_sectBuffEnd+0
; end of __Lib_MmcFat16_mkNod
__Lib_MmcFat16_getFatFreeCluster:
;__Lib_MmcFat16.c, 505 :: 		
0x1048	0xB083    SUB	SP, SP, #12
0x104A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_MmcFat16.c, 514 :: 		
0x104E	0x4A30    LDR	R2, [PC, #192]
0x1050	0x8811    LDRH	R1, [R2, #0]
0x1052	0x4830    LDR	R0, [PC, #192]
0x1054	0x8800    LDRH	R0, [R0, #0]
0x1056	0x4348    MULS	R0, R1, R0
0x1058	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_MmcFat16.c, 516 :: 		
0x105C	0x2002    MOVS	R0, #2
0x105E	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 518 :: 		
0x1062	0x4610    MOV	R0, R2
0x1064	0x8801    LDRH	R1, [R0, #0]
0x1066	0xF2400002  MOVW	R0, #2
0x106A	0xFBB0F0F1  UDIV	R0, R0, R1
0x106E	0xB280    UXTH	R0, R0
; s start address is: 4 (R1)
0x1070	0xB281    UXTH	R1, R0
;__Lib_MmcFat16.c, 519 :: 		
0x1072	0x4829    LDR	R0, [PC, #164]
0x1074	0x6800    LDR	R0, [R0, #0]
0x1076	0x180B    ADDS	R3, R1, R0
; s end address is: 4 (R1)
;__Lib_MmcFat16.c, 521 :: 		
0x1078	0x4610    MOV	R0, R2
0x107A	0x8802    LDRH	R2, [R0, #0]
0x107C	0xF2400102  MOVW	R1, #2
0x1080	0xFBB1F0F2  UDIV	R0, R1, R2
0x1084	0xFB021010  MLS	R0, R2, R0, R1
0x1088	0xB280    UXTH	R0, R0
;__Lib_MmcFat16.c, 522 :: 		
0x108A	0x0041    LSLS	R1, R0, #1
0x108C	0xB289    UXTH	R1, R1
;__Lib_MmcFat16.c, 524 :: 		
0x108E	0x4823    LDR	R0, [PC, #140]
0x1090	0x1840    ADDS	R0, R0, R1
0x1092	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 526 :: 		
0x1094	0x4618    MOV	R0, R3
0x1096	0xF7FFFA73  BL	_Mmc_Multi_Read_Start+0
;__Lib_MmcFat16.c, 527 :: 		
0x109A	0x2101    MOVS	R1, #1
0x109C	0x4820    LDR	R0, [PC, #128]
0x109E	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 528 :: 		
0x10A0	0x481E    LDR	R0, [PC, #120]
0x10A2	0xF000F893  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 529 :: 		
L___Lib_MmcFat16_getFatFreeCluster76:
0x10A6	0xF8BD1004  LDRH	R1, [SP, #4]
0x10AA	0xF8BD0006  LDRH	R0, [SP, #6]
0x10AE	0x4288    CMP	R0, R1
0x10B0	0xD215    BCS	L___Lib_MmcFat16_getFatFreeCluster77
;__Lib_MmcFat16.c, 531 :: 		
0x10B2	0x9802    LDR	R0, [SP, #8]
0x10B4	0x8800    LDRH	R0, [R0, #0]
0x10B6	0xB900    CBNZ	R0, L___Lib_MmcFat16_getFatFreeCluster78
;__Lib_MmcFat16.c, 532 :: 		
0x10B8	0xE011    B	L___Lib_MmcFat16_getFatFreeCluster77
L___Lib_MmcFat16_getFatFreeCluster78:
;__Lib_MmcFat16.c, 534 :: 		
0x10BA	0x9802    LDR	R0, [SP, #8]
0x10BC	0x1C81    ADDS	R1, R0, #2
0x10BE	0x9102    STR	R1, [SP, #8]
;__Lib_MmcFat16.c, 535 :: 		
0x10C0	0xF8BD0006  LDRH	R0, [SP, #6]
0x10C4	0x1C40    ADDS	R0, R0, #1
0x10C6	0xF8AD0006  STRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 537 :: 		
0x10CA	0x4816    LDR	R0, [PC, #88]
0x10CC	0x6800    LDR	R0, [R0, #0]
0x10CE	0x4281    CMP	R1, R0
0x10D0	0xD104    BNE	L___Lib_MmcFat16_getFatFreeCluster79
;__Lib_MmcFat16.c, 539 :: 		
0x10D2	0x4812    LDR	R0, [PC, #72]
0x10D4	0x9002    STR	R0, [SP, #8]
;__Lib_MmcFat16.c, 540 :: 		
0x10D6	0x4811    LDR	R0, [PC, #68]
0x10D8	0xF000F878  BL	_Mmc_Multi_Read_Sector+0
;__Lib_MmcFat16.c, 541 :: 		
L___Lib_MmcFat16_getFatFreeCluster79:
;__Lib_MmcFat16.c, 542 :: 		
0x10DC	0xE7E3    B	L___Lib_MmcFat16_getFatFreeCluster76
L___Lib_MmcFat16_getFatFreeCluster77:
;__Lib_MmcFat16.c, 544 :: 		
0x10DE	0xF7FFFC33  BL	_Mmc_Multi_Read_Stop+0
0x10E2	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatFreeCluster80
;__Lib_MmcFat16.c, 546 :: 		
0x10E4	0x2110    MOVS	R1, #16
0x10E6	0x4810    LDR	R0, [PC, #64]
0x10E8	0x7001    STRB	R1, [R0, #0]
;__Lib_MmcFat16.c, 547 :: 		
0x10EA	0xF64F70FF  MOVW	R0, #65535
0x10EE	0xE00A    B	L_end_getFatFreeCluster
;__Lib_MmcFat16.c, 548 :: 		
L___Lib_MmcFat16_getFatFreeCluster80:
;__Lib_MmcFat16.c, 550 :: 		
0x10F0	0xF8BD1004  LDRH	R1, [SP, #4]
0x10F4	0xF8BD0006  LDRH	R0, [SP, #6]
0x10F8	0x4288    CMP	R0, R1
0x10FA	0xD102    BNE	L___Lib_MmcFat16_getFatFreeCluster81
;__Lib_MmcFat16.c, 551 :: 		
0x10FC	0xF64F70FF  MOVW	R0, #65535
0x1100	0xE001    B	L_end_getFatFreeCluster
L___Lib_MmcFat16_getFatFreeCluster81:
;__Lib_MmcFat16.c, 553 :: 		
0x1102	0xF8BD0006  LDRH	R0, [SP, #6]
;__Lib_MmcFat16.c, 554 :: 		
L_end_getFatFreeCluster:
0x1106	0xF8DDE000  LDR	LR, [SP, #0]
0x110A	0xB003    ADD	SP, SP, #12
0x110C	0x4770    BX	LR
0x110E	0xBF00    NOP
0x1110	0x072C2000  	__Lib_MmcFat16_f16_clustPerSect+0
0x1114	0x047A2000  	__Lib_MmcFat16_f16_boot+10
0x1118	0x047C2000  	__Lib_MmcFat16_f16_boot+12
0x111C	0x04882000  	_f16_sector+0
0x1120	0x06882000  	_f16_sector+512
0x1124	0x06902000  	__Lib_MmcFat16_f16_sectBuffEnd+0
0x1128	0x068C2000  	___f16_errno+0
; end of __Lib_MmcFat16_getFatFreeCluster
__Lib_MmcFat16_putFatEntry:
;__Lib_MmcFat16.c, 456 :: 		
; c start address is: 0 (R0)
0x0F5C	0xB085    SUB	SP, SP, #20
0x0F5E	0xF8CDE000  STR	LR, [SP, #0]
0x0F62	0xF8AD1010  STRH	R1, [SP, #16]
0x0F66	0xB281    UXTH	R1, R0
; c end address is: 0 (R0)
; c start address is: 4 (R1)
;__Lib_MmcFat16.c, 463 :: 		
0x0F68	0x4A30    LDR	R2, [PC, #192]
0x0F6A	0x8812    LDRH	R2, [R2, #0]
0x0F6C	0xFBB1F2F2  UDIV	R2, R1, R2
0x0F70	0xB292    UXTH	R2, R2
0x0F72	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 464 :: 		
0x0F74	0x4A2E    LDR	R2, [PC, #184]
0x0F76	0x6813    LDR	R3, [R2, #0]
0x0F78	0x9A03    LDR	R2, [SP, #12]
0x0F7A	0x18D4    ADDS	R4, R2, R3
0x0F7C	0x9403    STR	R4, [SP, #12]
;__Lib_MmcFat16.c, 466 :: 		
0x0F7E	0x2301    MOVS	R3, #1
0x0F80	0x4A2C    LDR	R2, [PC, #176]
0x0F82	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 467 :: 		
0x0F84	0xF8AD1004  STRH	R1, [SP, #4]
0x0F88	0x492B    LDR	R1, [PC, #172]
0x0F8A	0x4620    MOV	R0, R4
0x0F8C	0xF000FFB4  BL	_Mmc_Read_Sector+0
0x0F90	0xF8BD1004  LDRH	R1, [SP, #4]
0x0F94	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry70
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 469 :: 		
0x0F96	0x2310    MOVS	R3, #16
0x0F98	0x4A28    LDR	R2, [PC, #160]
0x0F9A	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 470 :: 		
0x0F9C	0xF64F70FF  MOVW	R0, #65535
0x0FA0	0xE040    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 471 :: 		
L___Lib_MmcFat16_putFatEntry70:
;__Lib_MmcFat16.c, 474 :: 		
; c start address is: 4 (R1)
0x0FA2	0x4A22    LDR	R2, [PC, #136]
0x0FA4	0x8813    LDRH	R3, [R2, #0]
0x0FA6	0xFBB1F2F3  UDIV	R2, R1, R3
0x0FAA	0xFB031212  MLS	R2, R3, R2, R1
0x0FAE	0xB292    UXTH	R2, R2
; c end address is: 4 (R1)
;__Lib_MmcFat16.c, 475 :: 		
0x0FB0	0x0053    LSLS	R3, R2, #1
0x0FB2	0xB29B    UXTH	R3, R3
; o start address is: 0 (R0)
0x0FB4	0xB298    UXTH	R0, R3
;__Lib_MmcFat16.c, 478 :: 		
0x0FB6	0x4A20    LDR	R2, [PC, #128]
0x0FB8	0x18D3    ADDS	R3, R2, R3
0x0FBA	0xAC04    ADD	R4, SP, #16
0x0FBC	0x7822    LDRB	R2, [R4, #0]
0x0FBE	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 479 :: 		
0x0FC0	0x1C43    ADDS	R3, R0, #1
0x0FC2	0xB29B    UXTH	R3, R3
; o end address is: 0 (R0)
0x0FC4	0x4A1C    LDR	R2, [PC, #112]
0x0FC6	0x18D3    ADDS	R3, R2, R3
0x0FC8	0x1C62    ADDS	R2, R4, #1
0x0FCA	0x7812    LDRB	R2, [R2, #0]
0x0FCC	0x701A    STRB	R2, [R3, #0]
;__Lib_MmcFat16.c, 482 :: 		
0x0FCE	0x491A    LDR	R1, [PC, #104]
0x0FD0	0x9803    LDR	R0, [SP, #12]
0x0FD2	0xF7FFFA41  BL	_Mmc_Write_Sector+0
0x0FD6	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry71
;__Lib_MmcFat16.c, 484 :: 		
0x0FD8	0x2305    MOVS	R3, #5
0x0FDA	0x4A18    LDR	R2, [PC, #96]
0x0FDC	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 485 :: 		
0x0FDE	0xF64F70FF  MOVW	R0, #65535
0x0FE2	0xE01F    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 486 :: 		
L___Lib_MmcFat16_putFatEntry71:
;__Lib_MmcFat16.c, 489 :: 		
0x0FE4	0x2201    MOVS	R2, #1
0x0FE6	0xF8AD2008  STRH	R2, [SP, #8]
L___Lib_MmcFat16_putFatEntry72:
0x0FEA	0x4A15    LDR	R2, [PC, #84]
0x0FEC	0x7813    LDRB	R3, [R2, #0]
0x0FEE	0xF8BD2008  LDRH	R2, [SP, #8]
0x0FF2	0x429A    CMP	R2, R3
0x0FF4	0xD215    BCS	L___Lib_MmcFat16_putFatEntry73
;__Lib_MmcFat16.c, 491 :: 		
0x0FF6	0x4A13    LDR	R2, [PC, #76]
0x0FF8	0x8813    LDRH	R3, [R2, #0]
0x0FFA	0x9A03    LDR	R2, [SP, #12]
0x0FFC	0x18D2    ADDS	R2, R2, R3
0x0FFE	0x9203    STR	R2, [SP, #12]
;__Lib_MmcFat16.c, 492 :: 		
0x1000	0x490D    LDR	R1, [PC, #52]
0x1002	0x4610    MOV	R0, R2
0x1004	0xF7FFFA28  BL	_Mmc_Write_Sector+0
0x1008	0xB128    CBZ	R0, L___Lib_MmcFat16_putFatEntry75
;__Lib_MmcFat16.c, 494 :: 		
0x100A	0x2305    MOVS	R3, #5
0x100C	0x4A0B    LDR	R2, [PC, #44]
0x100E	0x7013    STRB	R3, [R2, #0]
;__Lib_MmcFat16.c, 495 :: 		
0x1010	0xF64F70FF  MOVW	R0, #65535
0x1014	0xE006    B	L_end_putFatEntry
;__Lib_MmcFat16.c, 496 :: 		
L___Lib_MmcFat16_putFatEntry75:
;__Lib_MmcFat16.c, 489 :: 		
0x1016	0xF8BD2008  LDRH	R2, [SP, #8]
0x101A	0x1C52    ADDS	R2, R2, #1
0x101C	0xF8AD2008  STRH	R2, [SP, #8]
;__Lib_MmcFat16.c, 497 :: 		
0x1020	0xE7E3    B	L___Lib_MmcFat16_putFatEntry72
L___Lib_MmcFat16_putFatEntry73:
;__Lib_MmcFat16.c, 499 :: 		
0x1022	0x2000    MOVS	R0, #0
;__Lib_MmcFat16.c, 500 :: 		
L_end_putFatEntry:
0x1024	0xF8DDE000  LDR	LR, [SP, #0]
0x1028	0xB005    ADD	SP, SP, #20
0x102A	0x4770    BX	LR
0x102C	0x072C2000  	__Lib_MmcFat16_f16_clustPerSect+0
0x1030	0x047C2000  	__Lib_MmcFat16_f16_boot+12
0x1034	0x06882000  	_f16_sector+512
0x1038	0x04882000  	_f16_sector+0
0x103C	0x068C2000  	___f16_errno+0
0x1040	0x04762000  	__Lib_MmcFat16_f16_boot+6
0x1044	0x047A2000  	__Lib_MmcFat16_f16_boot+10
; end of __Lib_MmcFat16_putFatEntry
_Mmc_Write_Sector:
;__Lib_Mmc.c, 282 :: 		
; sector start address is: 0 (R0)
0x0458	0xB083    SUB	SP, SP, #12
0x045A	0xF8CDE000  STR	LR, [SP, #0]
0x045E	0x4603    MOV	R3, R0
0x0460	0x9102    STR	R1, [SP, #8]
; sector end address is: 0 (R0)
; sector start address is: 12 (R3)
;__Lib_Mmc.c, 286 :: 		
0x0462	0xF000FF31  BL	__Lib_Mmc_Mmc_Select+0
;__Lib_Mmc.c, 288 :: 		
0x0466	0x4A2B    LDR	R2, [PC, #172]
0x0468	0x7812    LDRB	R2, [R2, #0]
0x046A	0x2A04    CMP	R2, #4
0x046C	0xD101    BNE	L_Mmc_Write_Sector37
;__Lib_Mmc.c, 289 :: 		
; byte_start start address is: 0 (R0)
0x046E	0x4618    MOV	R0, R3
; sector end address is: 12 (R3)
; byte_start end address is: 0 (R0)
0x0470	0xE000    B	L_Mmc_Write_Sector38
L_Mmc_Write_Sector37:
;__Lib_Mmc.c, 291 :: 		
; sector start address is: 12 (R3)
0x0472	0x0258    LSLS	R0, R3, #9
; sector end address is: 12 (R3)
; byte_start start address is: 0 (R0)
; byte_start end address is: 0 (R0)
L_Mmc_Write_Sector38:
;__Lib_Mmc.c, 294 :: 		
; byte_start start address is: 0 (R0)
0x0474	0x22FF    MOVS	R2, #255
0x0476	0x4601    MOV	R1, R0
; byte_start end address is: 0 (R0)
0x0478	0x2018    MOVS	R0, #24
0x047A	0xF000FF2F  BL	__Lib_Mmc_Mmc_Send_Command+0
0x047E	0xB118    CBZ	R0, L_Mmc_Write_Sector39
;__Lib_Mmc.c, 296 :: 		
0x0480	0xF000FF82  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 297 :: 		
0x0484	0x2001    MOVS	R0, #1
0x0486	0xE040    B	L_end_Mmc_Write_Sector
;__Lib_Mmc.c, 298 :: 		
L_Mmc_Write_Sector39:
;__Lib_Mmc.c, 302 :: 		
0x0488	0x20FF    MOVS	R0, #255
0x048A	0x4C23    LDR	R4, [PC, #140]
0x048C	0x6824    LDR	R4, [R4, #0]
0x048E	0x47A0    BLX	R4
;__Lib_Mmc.c, 303 :: 		
0x0490	0x20FF    MOVS	R0, #255
0x0492	0x4C21    LDR	R4, [PC, #132]
0x0494	0x6824    LDR	R4, [R4, #0]
0x0496	0x47A0    BLX	R4
;__Lib_Mmc.c, 306 :: 		
0x0498	0x20FE    MOVS	R0, #254
0x049A	0x4C1F    LDR	R4, [PC, #124]
0x049C	0x6824    LDR	R4, [R4, #0]
0x049E	0x47A0    BLX	R4
;__Lib_Mmc.c, 309 :: 		
; i start address is: 0 (R0)
0x04A0	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_Mmc_Write_Sector40:
; i start address is: 0 (R0)
0x04A2	0xF24012FF  MOVW	R2, #511
0x04A6	0x4290    CMP	R0, R2
0x04A8	0xD80F    BHI	L_Mmc_Write_Sector41
;__Lib_Mmc.c, 310 :: 		
0x04AA	0x9A02    LDR	R2, [SP, #8]
0x04AC	0x1812    ADDS	R2, R2, R0
0x04AE	0x7812    LDRB	R2, [R2, #0]
0x04B0	0xB2D4    UXTB	R4, R2
0x04B2	0xF8AD0004  STRH	R0, [SP, #4]
0x04B6	0xB2A0    UXTH	R0, R4
0x04B8	0x4C17    LDR	R4, [PC, #92]
0x04BA	0x6824    LDR	R4, [R4, #0]
0x04BC	0x47A0    BLX	R4
0x04BE	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_Mmc.c, 309 :: 		
0x04C2	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x04C4	0xB291    UXTH	R1, R2
;__Lib_Mmc.c, 311 :: 		
0x04C6	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x04C8	0xE7EB    B	L_Mmc_Write_Sector40
L_Mmc_Write_Sector41:
;__Lib_Mmc.c, 314 :: 		
0x04CA	0x20FF    MOVS	R0, #255
0x04CC	0x4C12    LDR	R4, [PC, #72]
0x04CE	0x6824    LDR	R4, [R4, #0]
0x04D0	0x47A0    BLX	R4
;__Lib_Mmc.c, 315 :: 		
0x04D2	0x20FF    MOVS	R0, #255
0x04D4	0x4C10    LDR	R4, [PC, #64]
0x04D6	0x6824    LDR	R4, [R4, #0]
0x04D8	0x47A0    BLX	R4
;__Lib_Mmc.c, 318 :: 		
0x04DA	0x20FF    MOVS	R0, #255
0x04DC	0x4C0E    LDR	R4, [PC, #56]
0x04DE	0x6824    LDR	R4, [R4, #0]
0x04E0	0x47A0    BLX	R4
;__Lib_Mmc.c, 319 :: 		
0x04E2	0xF000021F  AND	R2, R0, #31
0x04E6	0xB292    UXTH	R2, R2
;__Lib_Mmc.c, 320 :: 		
0x04E8	0x2A05    CMP	R2, #5
0x04EA	0xD003    BEQ	L_Mmc_Write_Sector43
;__Lib_Mmc.c, 322 :: 		
0x04EC	0xF000FF4C  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 323 :: 		
0x04F0	0x2002    MOVS	R0, #2
0x04F2	0xE00A    B	L_end_Mmc_Write_Sector
;__Lib_Mmc.c, 324 :: 		
L_Mmc_Write_Sector43:
;__Lib_Mmc.c, 326 :: 		
L_Mmc_Write_Sector44:
0x04F4	0x20FF    MOVS	R0, #255
0x04F6	0x4C08    LDR	R4, [PC, #32]
0x04F8	0x6824    LDR	R4, [R4, #0]
0x04FA	0x47A0    BLX	R4
0x04FC	0xF1B00FFF  CMP	R0, #255
0x0500	0xD000    BEQ	L_Mmc_Write_Sector45
;__Lib_Mmc.c, 327 :: 		
0x0502	0xE7F7    B	L_Mmc_Write_Sector44
L_Mmc_Write_Sector45:
;__Lib_Mmc.c, 329 :: 		
0x0504	0xF000FF40  BL	__Lib_Mmc_Mmc_DeSelect+0
;__Lib_Mmc.c, 332 :: 		
0x0508	0x2000    MOVS	R0, #0
;__Lib_Mmc.c, 333 :: 		
L_end_Mmc_Write_Sector:
0x050A	0xF8DDE000  LDR	LR, [SP, #0]
0x050E	0xB003    ADD	SP, SP, #12
0x0510	0x4770    BX	LR
0x0512	0xBF00    NOP
0x0514	0x02542000  	__Lib_Mmc_cardType+0
0x0518	0x04682000  	_SPI_Rd_Ptr+0
; end of _Mmc_Write_Sector
_applicationTask:
;Click_MP3_TIVA.c, 88 :: 		void applicationTask()
0x34DC	0xB081    SUB	SP, SP, #4
0x34DE	0xF8CDE000  STR	LR, [SP, #0]
;Click_MP3_TIVA.c, 90 :: 		Mmc_Fat_Reset(&file_size);
0x34E2	0x4838    LDR	R0, [PC, #224]
0x34E4	0xF7FFFE38  BL	_Mmc_Fat_Reset+0
;Click_MP3_TIVA.c, 91 :: 		mikrobus_logWrite(" --- Play audio.",_LOG_LINE);
0x34E8	0x4837    LDR	R0, [PC, #220]
0x34EA	0x2102    MOVS	R1, #2
0x34EC	0xF7FFFDDA  BL	_mikrobus_logWrite+0
;Click_MP3_TIVA.c, 92 :: 		while (file_size > BUFFER_SIZE)
L_applicationTask6:
0x34F0	0x4834    LDR	R0, [PC, #208]
0x34F2	0x6800    LDR	R0, [R0, #0]
0x34F4	0xF5B07F00  CMP	R0, #512
0x34F8	0xD92E    BLS	L_applicationTask7
;Click_MP3_TIVA.c, 94 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x34FA	0x2100    MOVS	R1, #0
0x34FC	0x4833    LDR	R0, [PC, #204]
0x34FE	0x8001    STRH	R1, [R0, #0]
L_applicationTask8:
0x3500	0x4832    LDR	R0, [PC, #200]
0x3502	0x8800    LDRH	R0, [R0, #0]
0x3504	0xF5B07F00  CMP	R0, #512
0x3508	0xD20A    BCS	L_applicationTask9
;Click_MP3_TIVA.c, 96 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x350A	0x4830    LDR	R0, [PC, #192]
0x350C	0x8801    LDRH	R1, [R0, #0]
0x350E	0x4830    LDR	R0, [PC, #192]
0x3510	0x1840    ADDS	R0, R0, R1
0x3512	0xF7FFFCE1  BL	_Mmc_Fat_Read+0
;Click_MP3_TIVA.c, 94 :: 		for (cnt = 0; cnt < BUFFER_SIZE; cnt++)
0x3516	0x492D    LDR	R1, [PC, #180]
0x3518	0x8808    LDRH	R0, [R1, #0]
0x351A	0x1C40    ADDS	R0, R0, #1
0x351C	0x8008    STRH	R0, [R1, #0]
;Click_MP3_TIVA.c, 97 :: 		}
0x351E	0xE7EF    B	L_applicationTask8
L_applicationTask9:
;Click_MP3_TIVA.c, 98 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x3520	0x2100    MOVS	R1, #0
0x3522	0x482A    LDR	R0, [PC, #168]
0x3524	0x8001    STRH	R1, [R0, #0]
L_applicationTask11:
0x3526	0x4829    LDR	R0, [PC, #164]
0x3528	0x8800    LDRH	R0, [R0, #0]
0x352A	0x2810    CMP	R0, #16
0x352C	0xD20E    BCS	L_applicationTask12
;Click_MP3_TIVA.c, 100 :: 		while( mp3_dataWrite32( mp3_buffer + cnt * BYTES_2_WRITE ));
L_applicationTask14:
0x352E	0x4827    LDR	R0, [PC, #156]
0x3530	0x8800    LDRH	R0, [R0, #0]
0x3532	0x0141    LSLS	R1, R0, #5
0x3534	0xB289    UXTH	R1, R1
0x3536	0x4826    LDR	R0, [PC, #152]
0x3538	0x1840    ADDS	R0, R0, R1
0x353A	0xF7FFFD6D  BL	_mp3_dataWrite32+0
0x353E	0xB100    CBZ	R0, L_applicationTask15
0x3540	0xE7F5    B	L_applicationTask14
L_applicationTask15:
;Click_MP3_TIVA.c, 98 :: 		for (cnt = 0; cnt < BUFFER_SIZE / BYTES_2_WRITE; cnt++)
0x3542	0x4922    LDR	R1, [PC, #136]
0x3544	0x8808    LDRH	R0, [R1, #0]
0x3546	0x1C40    ADDS	R0, R0, #1
0x3548	0x8008    STRH	R0, [R1, #0]
;Click_MP3_TIVA.c, 101 :: 		}
0x354A	0xE7EC    B	L_applicationTask11
L_applicationTask12:
;Click_MP3_TIVA.c, 102 :: 		file_size -= BUFFER_SIZE;
0x354C	0x491D    LDR	R1, [PC, #116]
0x354E	0x6808    LDR	R0, [R1, #0]
0x3550	0xF5A07000  SUB	R0, R0, #512
0x3554	0x6008    STR	R0, [R1, #0]
;Click_MP3_TIVA.c, 103 :: 		}
0x3556	0xE7CB    B	L_applicationTask6
L_applicationTask7:
;Click_MP3_TIVA.c, 104 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x3558	0x2100    MOVS	R1, #0
0x355A	0x481C    LDR	R0, [PC, #112]
0x355C	0x8001    STRH	R1, [R0, #0]
L_applicationTask16:
0x355E	0x4819    LDR	R0, [PC, #100]
0x3560	0x6801    LDR	R1, [R0, #0]
0x3562	0x481A    LDR	R0, [PC, #104]
0x3564	0x8800    LDRH	R0, [R0, #0]
0x3566	0x4288    CMP	R0, R1
0x3568	0xD20A    BCS	L_applicationTask17
;Click_MP3_TIVA.c, 106 :: 		Mmc_Fat_Read(mp3_buffer + cnt);
0x356A	0x4818    LDR	R0, [PC, #96]
0x356C	0x8801    LDRH	R1, [R0, #0]
0x356E	0x4818    LDR	R0, [PC, #96]
0x3570	0x1840    ADDS	R0, R0, R1
0x3572	0xF7FFFCB1  BL	_Mmc_Fat_Read+0
;Click_MP3_TIVA.c, 104 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x3576	0x4915    LDR	R1, [PC, #84]
0x3578	0x8808    LDRH	R0, [R1, #0]
0x357A	0x1C40    ADDS	R0, R0, #1
0x357C	0x8008    STRH	R0, [R1, #0]
;Click_MP3_TIVA.c, 107 :: 		}
0x357E	0xE7EE    B	L_applicationTask16
L_applicationTask17:
;Click_MP3_TIVA.c, 108 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x3580	0x2100    MOVS	R1, #0
0x3582	0x4812    LDR	R0, [PC, #72]
0x3584	0x8001    STRH	R1, [R0, #0]
L_applicationTask19:
0x3586	0x480F    LDR	R0, [PC, #60]
0x3588	0x6801    LDR	R1, [R0, #0]
0x358A	0x4810    LDR	R0, [PC, #64]
0x358C	0x8800    LDRH	R0, [R0, #0]
0x358E	0x4288    CMP	R0, R1
0x3590	0xD20D    BCS	L_applicationTask20
;Click_MP3_TIVA.c, 110 :: 		while( mp3_dataWrite(mp3_buffer + cnt));
L_applicationTask22:
0x3592	0x480E    LDR	R0, [PC, #56]
0x3594	0x8801    LDRH	R1, [R0, #0]
0x3596	0x480E    LDR	R0, [PC, #56]
0x3598	0x1840    ADDS	R0, R0, R1
0x359A	0xB2C0    UXTB	R0, R0
0x359C	0xF7FFFD5C  BL	_mp3_dataWrite+0
0x35A0	0xB100    CBZ	R0, L_applicationTask23
0x35A2	0xE7F6    B	L_applicationTask22
L_applicationTask23:
;Click_MP3_TIVA.c, 108 :: 		for (cnt = 0; cnt < file_size; cnt++)
0x35A4	0x4909    LDR	R1, [PC, #36]
0x35A6	0x8808    LDRH	R0, [R1, #0]
0x35A8	0x1C40    ADDS	R0, R0, #1
0x35AA	0x8008    STRH	R0, [R1, #0]
;Click_MP3_TIVA.c, 111 :: 		}
0x35AC	0xE7EB    B	L_applicationTask19
L_applicationTask20:
;Click_MP3_TIVA.c, 112 :: 		mikrobus_logWrite(" --- Finish! ",_LOG_LINE);
0x35AE	0x4809    LDR	R0, [PC, #36]
0x35B0	0x2102    MOVS	R1, #2
0x35B2	0xF7FFFD77  BL	_mikrobus_logWrite+0
;Click_MP3_TIVA.c, 113 :: 		Delay_100ms();
0x35B6	0xF7FEFD87  BL	_Delay_100ms+0
;Click_MP3_TIVA.c, 114 :: 		}
L_end_applicationTask:
0x35BA	0xF8DDE000  LDR	LR, [SP, #0]
0x35BE	0xB001    ADD	SP, SP, #4
0x35C0	0x4770    BX	LR
0x35C2	0xBF00    NOP
0x35C4	0x025C2000  	_file_size+0
0x35C8	0x02332000  	?lstr3_Click_MP3_TIVA+0
0x35CC	0x02442000  	_cnt+0
0x35D0	0x02602000  	_mp3_buffer+0
0x35D4	0x02462000  	?lstr4_Click_MP3_TIVA+0
; end of _applicationTask
_Mmc_Fat_Reset:
;__Lib_MmcFat16.c, 1927 :: 		
; size start address is: 0 (R0)
0x3158	0xB082    SUB	SP, SP, #8
0x315A	0xF8CDE000  STR	LR, [SP, #0]
; size end address is: 0 (R0)
; size start address is: 0 (R0)
;__Lib_MmcFat16.c, 1929 :: 		
0x315E	0x490C    LDR	R1, [PC, #48]
0x3160	0x8809    LDRH	R1, [R1, #0]
0x3162	0xF0010101  AND	R1, R1, #1
0x3166	0xB289    UXTH	R1, R1
0x3168	0xB929    CBNZ	R1, L_Mmc_Fat_Reset302
;__Lib_MmcFat16.c, 1931 :: 		
0x316A	0x2100    MOVS	R1, #0
0x316C	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1932 :: 		
0x316E	0x2207    MOVS	R2, #7
0x3170	0x4908    LDR	R1, [PC, #32]
0x3172	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1933 :: 		
0x3174	0xE007    B	L_end_Mmc_Fat_Reset
;__Lib_MmcFat16.c, 1934 :: 		
L_Mmc_Fat_Reset302:
;__Lib_MmcFat16.c, 1936 :: 		
; size start address is: 0 (R0)
0x3176	0x9001    STR	R0, [SP, #4]
0x3178	0x2000    MOVS	R0, #0
0x317A	0xF7FFFADB  BL	_Mmc_Fat_Seek+0
0x317E	0x9801    LDR	R0, [SP, #4]
;__Lib_MmcFat16.c, 1938 :: 		
0x3180	0x4905    LDR	R1, [PC, #20]
0x3182	0x6809    LDR	R1, [R1, #0]
0x3184	0x6001    STR	R1, [R0, #0]
; size end address is: 0 (R0)
;__Lib_MmcFat16.c, 1939 :: 		
L_end_Mmc_Fat_Reset:
0x3186	0xF8DDE000  LDR	LR, [SP, #0]
0x318A	0xB002    ADD	SP, SP, #8
0x318C	0x4770    BX	LR
0x318E	0xBF00    NOP
0x3190	0x06C02000  	__Lib_MmcFat16_f16_cFD+28
0x3194	0x068C2000  	___f16_errno+0
0x3198	0x06BC2000  	__Lib_MmcFat16_f16_cFD+24
; end of _Mmc_Fat_Reset
_Mmc_Fat_Seek:
;__Lib_MmcFat16.c, 1646 :: 		
; pos start address is: 0 (R0)
0x2734	0xB082    SUB	SP, SP, #8
0x2736	0xF8CDE000  STR	LR, [SP, #0]
; pos end address is: 0 (R0)
; pos start address is: 0 (R0)
;__Lib_MmcFat16.c, 1653 :: 		
0x273A	0x4937    LDR	R1, [PC, #220]
0x273C	0x8809    LDRH	R1, [R1, #0]
0x273E	0xB929    CBNZ	R1, L_Mmc_Fat_Seek240
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1655 :: 		
0x2740	0x2207    MOVS	R2, #7
0x2742	0x4936    LDR	R1, [PC, #216]
0x2744	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1656 :: 		
0x2746	0xF04F30FF  MOV	R0, #-1
0x274A	0xE061    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1657 :: 		
L_Mmc_Fat_Seek240:
;__Lib_MmcFat16.c, 1659 :: 		
; pos start address is: 0 (R0)
0x274C	0x2201    MOVS	R2, #1
0x274E	0x4934    LDR	R1, [PC, #208]
0x2750	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1664 :: 		
0x2752	0x4934    LDR	R1, [PC, #208]
0x2754	0x6809    LDR	R1, [R1, #0]
0x2756	0x4288    CMP	R0, R1
0x2758	0xD904    BLS	L_Mmc_Fat_Seek241
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1666 :: 		
0x275A	0x4932    LDR	R1, [PC, #200]
0x275C	0x680A    LDR	R2, [R1, #0]
0x275E	0x4932    LDR	R1, [PC, #200]
0x2760	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1667 :: 		
0x2762	0xE001    B	L_Mmc_Fat_Seek242
L_Mmc_Fat_Seek241:
;__Lib_MmcFat16.c, 1670 :: 		
; pos start address is: 0 (R0)
0x2764	0x4930    LDR	R1, [PC, #192]
0x2766	0x6008    STR	R0, [R1, #0]
; pos end address is: 0 (R0)
;__Lib_MmcFat16.c, 1671 :: 		
L_Mmc_Fat_Seek242:
;__Lib_MmcFat16.c, 1676 :: 		
0x2768	0x4930    LDR	R1, [PC, #192]
0x276A	0x880A    LDRH	R2, [R1, #0]
0x276C	0x492E    LDR	R1, [PC, #184]
0x276E	0x6809    LDR	R1, [R1, #0]
0x2770	0xFBB1F2F2  UDIV	R2, R1, R2
0x2774	0x492E    LDR	R1, [PC, #184]
0x2776	0x8809    LDRH	R1, [R1, #0]
0x2778	0xFBB2F1F1  UDIV	R1, R2, R1
; cl start address is: 0 (R0)
0x277C	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 1677 :: 		
0x277E	0x492D    LDR	R1, [PC, #180]
0x2780	0x880A    LDRH	R2, [R1, #0]
0x2782	0x492D    LDR	R1, [PC, #180]
0x2784	0x800A    STRH	R2, [R1, #0]
; cl end address is: 0 (R0)
0x2786	0xB282    UXTH	R2, R0
;__Lib_MmcFat16.c, 1678 :: 		
L_Mmc_Fat_Seek243:
; cl start address is: 8 (R2)
0x2788	0x2A00    CMP	R2, #0
0x278A	0xD91A    BLS	L_Mmc_Fat_Seek244
;__Lib_MmcFat16.c, 1680 :: 		
0x278C	0x492A    LDR	R1, [PC, #168]
0x278E	0x8809    LDRH	R1, [R1, #0]
0x2790	0xF8AD2004  STRH	R2, [SP, #4]
0x2794	0xB288    UXTH	R0, R1
0x2796	0xF7FFF9E1  BL	__Lib_MmcFat16_getFatEntry+0
0x279A	0xF8BD2004  LDRH	R2, [SP, #4]
0x279E	0x4926    LDR	R1, [PC, #152]
0x27A0	0x8008    STRH	R0, [R1, #0]
0x27A2	0xF64F71FF  MOVW	R1, #65535
0x27A6	0x4288    CMP	R0, R1
0x27A8	0xD108    BNE	L_Mmc_Fat_Seek245
; cl end address is: 8 (R2)
;__Lib_MmcFat16.c, 1682 :: 		
0x27AA	0x491E    LDR	R1, [PC, #120]
0x27AC	0x680A    LDR	R2, [R1, #0]
0x27AE	0x491E    LDR	R1, [PC, #120]
0x27B0	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1683 :: 		
0x27B2	0x220A    MOVS	R2, #10
0x27B4	0x4919    LDR	R1, [PC, #100]
0x27B6	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1684 :: 		
0x27B8	0x2000    MOVS	R0, #0
0x27BA	0xE029    B	L_end_Mmc_Fat_Seek
;__Lib_MmcFat16.c, 1685 :: 		
L_Mmc_Fat_Seek245:
;__Lib_MmcFat16.c, 1686 :: 		
; cl start address is: 8 (R2)
0x27BC	0x1E52    SUBS	R2, R2, #1
0x27BE	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 1687 :: 		
; cl end address is: 8 (R2)
0x27C0	0xE7E2    B	L_Mmc_Fat_Seek243
L_Mmc_Fat_Seek244:
;__Lib_MmcFat16.c, 1689 :: 		
0x27C2	0x4E1A    LDR	R6, [PC, #104]
0x27C4	0x8832    LDRH	R2, [R6, #0]
0x27C6	0x4D18    LDR	R5, [PC, #96]
0x27C8	0x6829    LDR	R1, [R5, #0]
0x27CA	0xFBB1F2F2  UDIV	R2, R1, R2
0x27CE	0x4C18    LDR	R4, [PC, #96]
0x27D0	0x8821    LDRH	R1, [R4, #0]
0x27D2	0xFBB2F3F1  UDIV	R3, R2, R1
0x27D6	0xFB012313  MLS	R3, R1, R3, R2
0x27DA	0x4918    LDR	R1, [PC, #96]
0x27DC	0x800B    STRH	R3, [R1, #0]
;__Lib_MmcFat16.c, 1690 :: 		
0x27DE	0x4916    LDR	R1, [PC, #88]
0x27E0	0x8809    LDRH	R1, [R1, #0]
0x27E2	0x1E8A    SUBS	R2, R1, #2
0x27E4	0x4621    MOV	R1, R4
0x27E6	0x8809    LDRH	R1, [R1, #0]
0x27E8	0x434A    MULS	R2, R1, R2
0x27EA	0x4915    LDR	R1, [PC, #84]
0x27EC	0x6809    LDR	R1, [R1, #0]
0x27EE	0x188A    ADDS	R2, R1, R2
0x27F0	0xB299    UXTH	R1, R3
0x27F2	0x1852    ADDS	R2, R2, R1
0x27F4	0x4913    LDR	R1, [PC, #76]
0x27F6	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1691 :: 		
0x27F8	0x4631    MOV	R1, R6
0x27FA	0x880B    LDRH	R3, [R1, #0]
0x27FC	0x4629    MOV	R1, R5
0x27FE	0x6809    LDR	R1, [R1, #0]
0x2800	0xFBB1F2F3  UDIV	R2, R1, R3
0x2804	0xFB031212  MLS	R2, R3, R2, R1
0x2808	0x490F    LDR	R1, [PC, #60]
0x280A	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1693 :: 		
0x280C	0x4629    MOV	R1, R5
0x280E	0x6808    LDR	R0, [R1, #0]
;__Lib_MmcFat16.c, 1694 :: 		
L_end_Mmc_Fat_Seek:
0x2810	0xF8DDE000  LDR	LR, [SP, #0]
0x2814	0xB002    ADD	SP, SP, #8
0x2816	0x4770    BX	LR
0x2818	0x06C02000  	__Lib_MmcFat16_f16_cFD+28
0x281C	0x068C2000  	___f16_errno+0
0x2820	0x06882000  	_f16_sector+512
0x2824	0x06BC2000  	__Lib_MmcFat16_f16_cFD+24
0x2828	0x06AC2000  	__Lib_MmcFat16_f16_cFD+8
0x282C	0x04702000  	__Lib_MmcFat16_f16_boot+0
0x2830	0x04722000  	__Lib_MmcFat16_f16_boot+2
0x2834	0x06AA2000  	__Lib_MmcFat16_f16_cFD+6
0x2838	0x06B02000  	__Lib_MmcFat16_f16_cFD+12
0x283C	0x06B82000  	__Lib_MmcFat16_f16_cFD+20
0x2840	0x04842000  	__Lib_MmcFat16_f16_boot+20
0x2844	0x06B42000  	__Lib_MmcFat16_f16_cFD+16
0x2848	0x06BA2000  	__Lib_MmcFat16_f16_cFD+22
; end of _Mmc_Fat_Seek
__Lib_MmcFat16_getFatEntry:
;__Lib_MmcFat16.c, 428 :: 		
; c start address is: 0 (R0)
0x1B5C	0xB082    SUB	SP, SP, #8
0x1B5E	0xF8CDE000  STR	LR, [SP, #0]
0x1B62	0xB284    UXTH	R4, R0
; c end address is: 0 (R0)
; c start address is: 16 (R4)
;__Lib_MmcFat16.c, 434 :: 		
0x1B64	0x4916    LDR	R1, [PC, #88]
0x1B66	0x8809    LDRH	R1, [R1, #0]
0x1B68	0xFBB4F1F1  UDIV	R1, R4, R1
0x1B6C	0xB289    UXTH	R1, R1
; s start address is: 0 (R0)
0x1B6E	0xB288    UXTH	R0, R1
;__Lib_MmcFat16.c, 435 :: 		
0x1B70	0x4914    LDR	R1, [PC, #80]
0x1B72	0x6809    LDR	R1, [R1, #0]
0x1B74	0x1843    ADDS	R3, R0, R1
; s end address is: 0 (R0)
;__Lib_MmcFat16.c, 437 :: 		
0x1B76	0x2201    MOVS	R2, #1
0x1B78	0x4913    LDR	R1, [PC, #76]
0x1B7A	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 438 :: 		
0x1B7C	0xF8AD4004  STRH	R4, [SP, #4]
0x1B80	0x4912    LDR	R1, [PC, #72]
0x1B82	0x4618    MOV	R0, R3
0x1B84	0xF000F9B8  BL	_Mmc_Read_Sector+0
0x1B88	0xF8BD4004  LDRH	R4, [SP, #4]
0x1B8C	0xB128    CBZ	R0, L___Lib_MmcFat16_getFatEntry69
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 440 :: 		
0x1B8E	0x2210    MOVS	R2, #16
0x1B90	0x490F    LDR	R1, [PC, #60]
0x1B92	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 441 :: 		
0x1B94	0xF64F70FF  MOVW	R0, #65535
0x1B98	0xE00D    B	L_end_getFatEntry
;__Lib_MmcFat16.c, 442 :: 		
L___Lib_MmcFat16_getFatEntry69:
;__Lib_MmcFat16.c, 445 :: 		
; c start address is: 16 (R4)
0x1B9A	0x4909    LDR	R1, [PC, #36]
0x1B9C	0x880A    LDRH	R2, [R1, #0]
0x1B9E	0xFBB4F1F2  UDIV	R1, R4, R2
0x1BA2	0xFB024111  MLS	R1, R2, R1, R4
0x1BA6	0xB289    UXTH	R1, R1
; c end address is: 16 (R4)
;__Lib_MmcFat16.c, 446 :: 		
0x1BA8	0x004A    LSLS	R2, R1, #1
0x1BAA	0xB292    UXTH	R2, R2
;__Lib_MmcFat16.c, 449 :: 		
0x1BAC	0x4907    LDR	R1, [PC, #28]
0x1BAE	0x1889    ADDS	R1, R1, R2
0x1BB0	0x4608    MOV	R0, R1
0x1BB2	0xF7FEFD45  BL	__Lib_MmcFat16_f16_toInt+0
;__Lib_MmcFat16.c, 450 :: 		
;__Lib_MmcFat16.c, 451 :: 		
L_end_getFatEntry:
0x1BB6	0xF8DDE000  LDR	LR, [SP, #0]
0x1BBA	0xB002    ADD	SP, SP, #8
0x1BBC	0x4770    BX	LR
0x1BBE	0xBF00    NOP
0x1BC0	0x072C2000  	__Lib_MmcFat16_f16_clustPerSect+0
0x1BC4	0x047C2000  	__Lib_MmcFat16_f16_boot+12
0x1BC8	0x06882000  	_f16_sector+512
0x1BCC	0x04882000  	_f16_sector+0
0x1BD0	0x068C2000  	___f16_errno+0
; end of __Lib_MmcFat16_getFatEntry
_Mmc_Fat_Read:
;__Lib_MmcFat16.c, 1329 :: 		
; fdata start address is: 0 (R0)
0x2ED8	0xB082    SUB	SP, SP, #8
0x2EDA	0xF8CDE000  STR	LR, [SP, #0]
0x2EDE	0x4604    MOV	R4, R0
; fdata end address is: 0 (R0)
; fdata start address is: 16 (R4)
;__Lib_MmcFat16.c, 1331 :: 		
;__Lib_MmcFat16.c, 1336 :: 		
0x2EE0	0x4941    LDR	R1, [PC, #260]
0x2EE2	0x8809    LDRH	R1, [R1, #0]
0x2EE4	0xF0010101  AND	R1, R1, #1
0x2EE8	0xB289    UXTH	R1, R1
0x2EEA	0xB919    CBNZ	R1, L_Mmc_Fat_Read194
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1338 :: 		
0x2EEC	0x2207    MOVS	R2, #7
0x2EEE	0x493F    LDR	R1, [PC, #252]
0x2EF0	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1339 :: 		
0x2EF2	0xE075    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1340 :: 		
L_Mmc_Fat_Read194:
;__Lib_MmcFat16.c, 1345 :: 		
; fdata start address is: 16 (R4)
0x2EF4	0x493E    LDR	R1, [PC, #248]
0x2EF6	0x680A    LDR	R2, [R1, #0]
0x2EF8	0x493E    LDR	R1, [PC, #248]
0x2EFA	0x6809    LDR	R1, [R1, #0]
0x2EFC	0x4291    CMP	R1, R2
0x2EFE	0xD303    BCC	L_Mmc_Fat_Read195
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1347 :: 		
0x2F00	0x220B    MOVS	R2, #11
0x2F02	0x493A    LDR	R1, [PC, #232]
0x2F04	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1348 :: 		
0x2F06	0xE06B    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1349 :: 		
L_Mmc_Fat_Read195:
;__Lib_MmcFat16.c, 1354 :: 		
; fdata start address is: 16 (R4)
0x2F08	0x493B    LDR	R1, [PC, #236]
0x2F0A	0x8809    LDRH	R1, [R1, #0]
0x2F0C	0xF5B17F00  CMP	R1, #512
0x2F10	0xF0408045  BNE	L_Mmc_Fat_Read196
;__Lib_MmcFat16.c, 1359 :: 		
0x2F14	0x2200    MOVS	R2, #0
0x2F16	0x4938    LDR	R1, [PC, #224]
0x2F18	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1361 :: 		
0x2F1A	0x4B38    LDR	R3, [PC, #224]
0x2F1C	0x8819    LDRH	R1, [R3, #0]
0x2F1E	0x1C4A    ADDS	R2, R1, #1
0x2F20	0xB292    UXTH	R2, R2
0x2F22	0x801A    STRH	R2, [R3, #0]
;__Lib_MmcFat16.c, 1362 :: 		
0x2F24	0x4936    LDR	R1, [PC, #216]
0x2F26	0x8809    LDRH	R1, [R1, #0]
0x2F28	0x428A    CMP	R2, R1
0x2F2A	0xD123    BNE	L_Mmc_Fat_Read197
;__Lib_MmcFat16.c, 1367 :: 		
0x2F2C	0x2200    MOVS	R2, #0
0x2F2E	0x4933    LDR	R1, [PC, #204]
0x2F30	0x800A    STRH	R2, [R1, #0]
;__Lib_MmcFat16.c, 1368 :: 		
0x2F32	0x4934    LDR	R1, [PC, #208]
0x2F34	0x8809    LDRH	R1, [R1, #0]
0x2F36	0x9401    STR	R4, [SP, #4]
0x2F38	0xB288    UXTH	R0, R1
0x2F3A	0xF7FEFE0F  BL	__Lib_MmcFat16_getFatEntry+0
0x2F3E	0x9C01    LDR	R4, [SP, #4]
0x2F40	0x4930    LDR	R1, [PC, #192]
0x2F42	0x8008    STRH	R0, [R1, #0]
0x2F44	0xF64F71FF  MOVW	R1, #65535
0x2F48	0x4288    CMP	R0, R1
0x2F4A	0xD107    BNE	L_Mmc_Fat_Read198
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1370 :: 		
0x2F4C	0x4928    LDR	R1, [PC, #160]
0x2F4E	0x680A    LDR	R2, [R1, #0]
0x2F50	0x4928    LDR	R1, [PC, #160]
0x2F52	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1371 :: 		
0x2F54	0x220A    MOVS	R2, #10
0x2F56	0x4925    LDR	R1, [PC, #148]
0x2F58	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1372 :: 		
0x2F5A	0xE041    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1373 :: 		
L_Mmc_Fat_Read198:
;__Lib_MmcFat16.c, 1374 :: 		
; fdata start address is: 16 (R4)
0x2F5C	0x4929    LDR	R1, [PC, #164]
0x2F5E	0x8809    LDRH	R1, [R1, #0]
0x2F60	0x1E8A    SUBS	R2, R1, #2
0x2F62	0x4927    LDR	R1, [PC, #156]
0x2F64	0x8809    LDRH	R1, [R1, #0]
0x2F66	0x434A    MULS	R2, R1, R2
0x2F68	0x4927    LDR	R1, [PC, #156]
0x2F6A	0x6809    LDR	R1, [R1, #0]
0x2F6C	0x188A    ADDS	R2, R1, R2
0x2F6E	0x4927    LDR	R1, [PC, #156]
0x2F70	0x600A    STR	R2, [R1, #0]
;__Lib_MmcFat16.c, 1375 :: 		
0x2F72	0xE003    B	L_Mmc_Fat_Read199
L_Mmc_Fat_Read197:
;__Lib_MmcFat16.c, 1378 :: 		
0x2F74	0x4A25    LDR	R2, [PC, #148]
0x2F76	0x6811    LDR	R1, [R2, #0]
0x2F78	0x1C49    ADDS	R1, R1, #1
0x2F7A	0x6011    STR	R1, [R2, #0]
;__Lib_MmcFat16.c, 1379 :: 		
L_Mmc_Fat_Read199:
;__Lib_MmcFat16.c, 1384 :: 		
0x2F7C	0x2200    MOVS	R2, #0
0x2F7E	0x4924    LDR	R1, [PC, #144]
0x2F80	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1385 :: 		
0x2F82	0x4922    LDR	R1, [PC, #136]
0x2F84	0x6809    LDR	R1, [R1, #0]
0x2F86	0x9401    STR	R4, [SP, #4]
0x2F88	0x4608    MOV	R0, R1
0x2F8A	0x4922    LDR	R1, [PC, #136]
0x2F8C	0xF7FEFFB4  BL	_Mmc_Read_Sector+0
0x2F90	0x9C01    LDR	R4, [SP, #4]
0x2F92	0xB118    CBZ	R0, L_Mmc_Fat_Read200
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1387 :: 		
0x2F94	0x2210    MOVS	R2, #16
0x2F96	0x4915    LDR	R1, [PC, #84]
0x2F98	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1388 :: 		
0x2F9A	0xE021    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1389 :: 		
L_Mmc_Fat_Read200:
;__Lib_MmcFat16.c, 1390 :: 		
; fdata start address is: 16 (R4)
0x2F9C	0xE012    B	L_Mmc_Fat_Read201
L_Mmc_Fat_Read196:
;__Lib_MmcFat16.c, 1391 :: 		
0x2F9E	0x491C    LDR	R1, [PC, #112]
0x2FA0	0x7809    LDRB	R1, [R1, #0]
0x2FA2	0xB179    CBZ	R1, L_Mmc_Fat_Read202
;__Lib_MmcFat16.c, 1396 :: 		
0x2FA4	0x2200    MOVS	R2, #0
0x2FA6	0x491A    LDR	R1, [PC, #104]
0x2FA8	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1397 :: 		
0x2FAA	0x4918    LDR	R1, [PC, #96]
0x2FAC	0x6809    LDR	R1, [R1, #0]
0x2FAE	0x9401    STR	R4, [SP, #4]
0x2FB0	0x4608    MOV	R0, R1
0x2FB2	0x4918    LDR	R1, [PC, #96]
0x2FB4	0xF7FEFFA0  BL	_Mmc_Read_Sector+0
0x2FB8	0x9C01    LDR	R4, [SP, #4]
0x2FBA	0xB118    CBZ	R0, L_Mmc_Fat_Read203
; fdata end address is: 16 (R4)
;__Lib_MmcFat16.c, 1399 :: 		
0x2FBC	0x2210    MOVS	R2, #16
0x2FBE	0x490B    LDR	R1, [PC, #44]
0x2FC0	0x700A    STRB	R2, [R1, #0]
;__Lib_MmcFat16.c, 1400 :: 		
0x2FC2	0xE00D    B	L_end_Mmc_Fat_Read
;__Lib_MmcFat16.c, 1401 :: 		
L_Mmc_Fat_Read203:
;__Lib_MmcFat16.c, 1402 :: 		
; fdata start address is: 16 (R4)
L_Mmc_Fat_Read202:
L_Mmc_Fat_Read201:
;__Lib_MmcFat16.c, 1404 :: 		
0x2FC4	0x4B0C    LDR	R3, [PC, #48]
0x2FC6	0x881A    LDRH	R2, [R3, #0]
0x2FC8	0x4912    LDR	R1, [PC, #72]
0x2FCA	0x1889    ADDS	R1, R1, R2
0x2FCC	0x7809    LDRB	R1, [R1, #0]
0x2FCE	0x7021    STRB	R1, [R4, #0]
; fdata end address is: 16 (R4)
0x2FD0	0x4619    MOV	R1, R3
0x2FD2	0x8809    LDRH	R1, [R1, #0]
0x2FD4	0x1C49    ADDS	R1, R1, #1
0x2FD6	0x8019    STRH	R1, [R3, #0]
;__Lib_MmcFat16.c, 1405 :: 		
0x2FD8	0x4A06    LDR	R2, [PC, #24]
0x2FDA	0x6811    LDR	R1, [R2, #0]
0x2FDC	0x1C49    ADDS	R1, R1, #1
0x2FDE	0x6011    STR	R1, [R2, #0]
;__Lib_MmcFat16.c, 1406 :: 		
L_end_Mmc_Fat_Read:
0x2FE0	0xF8DDE000  LDR	LR, [SP, #0]
0x2FE4	0xB002    ADD	SP, SP, #8
0x2FE6	0x4770    BX	LR
0x2FE8	0x06C02000  	__Lib_MmcFat16_f16_cFD+28
0x2FEC	0x068C2000  	___f16_errno+0
0x2FF0	0x06BC2000  	__Lib_MmcFat16_f16_cFD+24
0x2FF4	0x06AC2000  	__Lib_MmcFat16_f16_cFD+8
0x2FF8	0x06BA2000  	__Lib_MmcFat16_f16_cFD+22
0x2FFC	0x06B82000  	__Lib_MmcFat16_f16_cFD+20
0x3000	0x04722000  	__Lib_MmcFat16_f16_boot+2
0x3004	0x06B02000  	__Lib_MmcFat16_f16_cFD+12
0x3008	0x04842000  	__Lib_MmcFat16_f16_boot+20
0x300C	0x06B42000  	__Lib_MmcFat16_f16_cFD+16
0x3010	0x06882000  	_f16_sector+512
0x3014	0x04882000  	_f16_sector+0
; end of _Mmc_Fat_Read
_mp3_dataWrite32:
;__mp3_driver.c, 186 :: 		uint8_t mp3_dataWrite32( uint8_t *input32 )
0x3018	0xB082    SUB	SP, SP, #8
0x301A	0xF8CDE000  STR	LR, [SP, #0]
0x301E	0x9001    STR	R0, [SP, #4]
;__mp3_driver.c, 188 :: 		if (!hal_gpio_anGet())
0x3020	0x4C0B    LDR	R4, [PC, #44]
0x3022	0x6824    LDR	R4, [R4, #0]
0x3024	0x47A0    BLX	R4
0x3026	0xB908    CBNZ	R0, L_mp3_dataWrite3215
;__mp3_driver.c, 190 :: 		return 1;
0x3028	0x2001    MOVS	R0, #1
0x302A	0xE00C    B	L_end_mp3_dataWrite32
;__mp3_driver.c, 191 :: 		}
L_mp3_dataWrite3215:
;__mp3_driver.c, 193 :: 		hal_gpio_intSet( 0 );
0x302C	0x2000    MOVS	R0, #0
0x302E	0x4C09    LDR	R4, [PC, #36]
0x3030	0x6824    LDR	R4, [R4, #0]
0x3032	0x47A0    BLX	R4
;__mp3_driver.c, 194 :: 		hal_spiWrite( input32, 32 );
0x3034	0x2120    MOVS	R1, #32
0x3036	0x9801    LDR	R0, [SP, #4]
0x3038	0xF7FFFAE2  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 195 :: 		hal_gpio_intSet( 1 );
0x303C	0x2001    MOVS	R0, #1
0x303E	0x4C05    LDR	R4, [PC, #20]
0x3040	0x6824    LDR	R4, [R4, #0]
0x3042	0x47A0    BLX	R4
;__mp3_driver.c, 197 :: 		return 0;
0x3044	0x2000    MOVS	R0, #0
;__mp3_driver.c, 198 :: 		}
L_end_mp3_dataWrite32:
0x3046	0xF8DDE000  LDR	LR, [SP, #0]
0x304A	0xB002    ADD	SP, SP, #8
0x304C	0x4770    BX	LR
0x304E	0xBF00    NOP
0x3050	0x07442000  	__mp3_driver_hal_gpio_anGet+0
0x3054	0x07502000  	__mp3_driver_hal_gpio_intSet+0
; end of _mp3_dataWrite32
_mp3_dataWrite:
;__mp3_driver.c, 168 :: 		uint8_t mp3_dataWrite( uint8_t input )
; input start address is: 0 (R0)
0x3058	0xB083    SUB	SP, SP, #12
0x305A	0xF8CDE000  STR	LR, [SP, #0]
0x305E	0xB2C1    UXTB	R1, R0
; input end address is: 0 (R0)
; input start address is: 4 (R1)
;__mp3_driver.c, 172 :: 		if (!hal_gpio_anGet())
0x3060	0x4C0E    LDR	R4, [PC, #56]
0x3062	0x6824    LDR	R4, [R4, #0]
0x3064	0xF88D1004  STRB	R1, [SP, #4]
0x3068	0x47A0    BLX	R4
0x306A	0xF89D1004  LDRB	R1, [SP, #4]
0x306E	0xB908    CBNZ	R0, L_mp3_dataWrite14
; input end address is: 4 (R1)
;__mp3_driver.c, 174 :: 		return 1;
0x3070	0x2001    MOVS	R0, #1
0x3072	0xE00F    B	L_end_mp3_dataWrite
;__mp3_driver.c, 175 :: 		}
L_mp3_dataWrite14:
;__mp3_driver.c, 177 :: 		tmp = input;
; input start address is: 4 (R1)
0x3074	0xF88D1008  STRB	R1, [SP, #8]
; input end address is: 4 (R1)
;__mp3_driver.c, 179 :: 		hal_gpio_intSet( 0 );
0x3078	0x2000    MOVS	R0, #0
0x307A	0x4C09    LDR	R4, [PC, #36]
0x307C	0x6824    LDR	R4, [R4, #0]
0x307E	0x47A0    BLX	R4
;__mp3_driver.c, 180 :: 		hal_spiWrite( &tmp, 1 );
0x3080	0xA902    ADD	R1, SP, #8
0x3082	0x4608    MOV	R0, R1
0x3084	0x2101    MOVS	R1, #1
0x3086	0xF7FFFABB  BL	__mp3_driver_hal_spiWrite+0
;__mp3_driver.c, 181 :: 		hal_gpio_intSet( 1 );
0x308A	0x2001    MOVS	R0, #1
0x308C	0x4C04    LDR	R4, [PC, #16]
0x308E	0x6824    LDR	R4, [R4, #0]
0x3090	0x47A0    BLX	R4
;__mp3_driver.c, 183 :: 		return 0;
0x3092	0x2000    MOVS	R0, #0
;__mp3_driver.c, 184 :: 		}
L_end_mp3_dataWrite:
0x3094	0xF8DDE000  LDR	LR, [SP, #0]
0x3098	0xB003    ADD	SP, SP, #12
0x309A	0x4770    BX	LR
0x309C	0x07442000  	__mp3_driver_hal_gpio_anGet+0
0x30A0	0x07502000  	__mp3_driver_hal_gpio_intSet+0
; end of _mp3_dataWrite
__Lib_System_TIVA_InitialSetUpRCCRCC2:
;__Lib_System_TIVA.c, 318 :: 		
0x3644	0xB081    SUB	SP, SP, #4
0x3646	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_TIVA.c, 322 :: 		
; ulRSCLKCFG start address is: 8 (R2)
0x364A	0x4A34    LDR	R2, [PC, #208]
;__Lib_System_TIVA.c, 323 :: 		
; ulMOSCCTL start address is: 12 (R3)
0x364C	0x4B34    LDR	R3, [PC, #208]
;__Lib_System_TIVA.c, 324 :: 		
; ulPLLFREQ0 start address is: 16 (R4)
0x364E	0x4C35    LDR	R4, [PC, #212]
;__Lib_System_TIVA.c, 325 :: 		
; ulPLLFREQ1 start address is: 20 (R5)
0x3650	0x4D35    LDR	R5, [PC, #212]
;__Lib_System_TIVA.c, 326 :: 		
; Fosc_kHz start address is: 24 (R6)
0x3652	0x4E36    LDR	R6, [PC, #216]
;__Lib_System_TIVA.c, 329 :: 		
0x3654	0xF04F1130  MOV	R1, #3145776
0x3658	0x4835    LDR	R0, [PC, #212]
0x365A	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 330 :: 		
0x365C	0x2100    MOVS	R1, #0
0x365E	0x4835    LDR	R0, [PC, #212]
0x3660	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 333 :: 		
0x3662	0xF06F0001  MVN	R0, #1
0x3666	0xEA030100  AND	R1, R3, R0, LSL #0
0x366A	0x4833    LDR	R0, [PC, #204]
0x366C	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 334 :: 		
0x366E	0xF3C300C0  UBFX	R0, R3, #3, #1
0x3672	0xB918    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC228
;__Lib_System_TIVA.c, 337 :: 		
0x3674	0xF7FFFE8C  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 338 :: 		
0x3678	0xF7FFFE8A  BL	_Delay_10ms+0
;__Lib_System_TIVA.c, 339 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC228:
;__Lib_System_TIVA.c, 340 :: 		
0x367C	0xF3C30000  UBFX	R0, R3, #0, #1
; ulMOSCCTL end address is: 12 (R3)
0x3680	0xB118    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC229
;__Lib_System_TIVA.c, 341 :: 		
0x3682	0x2101    MOVS	R1, #1
0x3684	0xB249    SXTB	R1, R1
0x3686	0x482D    LDR	R0, [PC, #180]
0x3688	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC229:
;__Lib_System_TIVA.c, 343 :: 		
0x368A	0x482D    LDR	R0, [PC, #180]
0x368C	0x4286    CMP	R6, R0
0x368E	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC230
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 344 :: 		
0x3690	0x492C    LDR	R1, [PC, #176]
0x3692	0x4827    LDR	R0, [PC, #156]
0x3694	0x6001    STR	R1, [R0, #0]
0x3696	0xE021    B	L___Lib_System_TIVA_InitialSetUpRCCRCC231
L___Lib_System_TIVA_InitialSetUpRCCRCC230:
;__Lib_System_TIVA.c, 345 :: 		
; Fosc_kHz start address is: 24 (R6)
0x3698	0x482B    LDR	R0, [PC, #172]
0x369A	0x4286    CMP	R6, R0
0x369C	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 346 :: 		
0x369E	0x492B    LDR	R1, [PC, #172]
0x36A0	0x4823    LDR	R0, [PC, #140]
0x36A2	0x6001    STR	R1, [R0, #0]
0x36A4	0xE01A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC233
L___Lib_System_TIVA_InitialSetUpRCCRCC232:
;__Lib_System_TIVA.c, 347 :: 		
; Fosc_kHz start address is: 24 (R6)
0x36A6	0xF24C3050  MOVW	R0, #50000
0x36AA	0x4286    CMP	R6, R0
0x36AC	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 348 :: 		
0x36AE	0x4928    LDR	R1, [PC, #160]
0x36B0	0x481F    LDR	R0, [PC, #124]
0x36B2	0x6001    STR	R1, [R0, #0]
0x36B4	0xE012    B	L___Lib_System_TIVA_InitialSetUpRCCRCC235
L___Lib_System_TIVA_InitialSetUpRCCRCC234:
;__Lib_System_TIVA.c, 349 :: 		
; Fosc_kHz start address is: 24 (R6)
0x36B6	0xF2475030  MOVW	R0, #30000
0x36BA	0x4286    CMP	R6, R0
0x36BC	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 350 :: 		
0x36BE	0x4925    LDR	R1, [PC, #148]
0x36C0	0x481B    LDR	R0, [PC, #108]
0x36C2	0x6001    STR	R1, [R0, #0]
0x36C4	0xE00A    B	L___Lib_System_TIVA_InitialSetUpRCCRCC237
L___Lib_System_TIVA_InitialSetUpRCCRCC236:
;__Lib_System_TIVA.c, 351 :: 		
; Fosc_kHz start address is: 24 (R6)
0x36C6	0xF5B65F7A  CMP	R6, #16000
0x36CA	0xD903    BLS	L___Lib_System_TIVA_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 24 (R6)
;__Lib_System_TIVA.c, 352 :: 		
0x36CC	0x4922    LDR	R1, [PC, #136]
0x36CE	0x4818    LDR	R0, [PC, #96]
0x36D0	0x6001    STR	R1, [R0, #0]
0x36D2	0xE003    B	L___Lib_System_TIVA_InitialSetUpRCCRCC239
L___Lib_System_TIVA_InitialSetUpRCCRCC238:
;__Lib_System_TIVA.c, 354 :: 		
0x36D4	0xF04F1130  MOV	R1, #3145776
0x36D8	0x4815    LDR	R0, [PC, #84]
0x36DA	0x6001    STR	R1, [R0, #0]
L___Lib_System_TIVA_InitialSetUpRCCRCC239:
L___Lib_System_TIVA_InitialSetUpRCCRCC237:
L___Lib_System_TIVA_InitialSetUpRCCRCC235:
L___Lib_System_TIVA_InitialSetUpRCCRCC233:
L___Lib_System_TIVA_InitialSetUpRCCRCC231:
;__Lib_System_TIVA.c, 356 :: 		
0x36DC	0x481F    LDR	R0, [PC, #124]
0x36DE	0x6004    STR	R4, [R0, #0]
; ulPLLFREQ0 end address is: 16 (R4)
;__Lib_System_TIVA.c, 357 :: 		
0x36E0	0x481F    LDR	R0, [PC, #124]
0x36E2	0x6005    STR	R5, [R0, #0]
; ulPLLFREQ1 end address is: 20 (R5)
;__Lib_System_TIVA.c, 359 :: 		
0x36E4	0xF06F5080  MVN	R0, #268435456
0x36E8	0xEA020100  AND	R1, R2, R0, LSL #0
0x36EC	0x4811    LDR	R0, [PC, #68]
0x36EE	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 361 :: 		
0x36F0	0x2101    MOVS	R1, #1
0x36F2	0xB249    SXTB	R1, R1
0x36F4	0x481B    LDR	R0, [PC, #108]
0x36F6	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 362 :: 		
0x36F8	0x481B    LDR	R0, [PC, #108]
0x36FA	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 364 :: 		
0x36FC	0xF0025080  AND	R0, R2, #268435456
; ulRSCLKCFG end address is: 8 (R2)
0x3700	0xB138    CBZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC240
;__Lib_System_TIVA.c, 365 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC241:
0x3702	0x481A    LDR	R0, [PC, #104]
0x3704	0x6800    LDR	R0, [R0, #0]
0x3706	0xB900    CBNZ	R0, L___Lib_System_TIVA_InitialSetUpRCCRCC242
;__Lib_System_TIVA.c, 366 :: 		
0x3708	0xE7FB    B	L___Lib_System_TIVA_InitialSetUpRCCRCC241
L___Lib_System_TIVA_InitialSetUpRCCRCC242:
;__Lib_System_TIVA.c, 367 :: 		
0x370A	0x2101    MOVS	R1, #1
0x370C	0xB249    SXTB	R1, R1
0x370E	0x4818    LDR	R0, [PC, #96]
0x3710	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 368 :: 		
L___Lib_System_TIVA_InitialSetUpRCCRCC240:
;__Lib_System_TIVA.c, 369 :: 		
L_end_InitialSetUpRCCRCC2:
0x3712	0xF8DDE000  LDR	LR, [SP, #0]
0x3716	0xB001    ADD	SP, SP, #4
0x3718	0x4770    BX	LR
0x371A	0xBF00    NOP
0x371C	0x00043330  	#858783748
0x3720	0x00110000  	#17
0x3724	0x00180080  	#8388632
0x3728	0x00000000  	#0
0x372C	0xD4C00001  	#120000
0x3730	0xE0C0400F  	SYSCTL_MEMTIM0+0
0x3734	0xE0B0400F  	SYSCTL_RSCLKCFG+0
0x3738	0xE07C400F  	SYSCTL_MOSCCTL+0
0x373C	0x0F8043FC  	SYSCTL_MOSCCTL+0
0x3740	0x86A00001  	#100000
0x3744	0x01960030  	#3146134
0x3748	0x38800001  	#80000
0x374C	0x01550030  	#3146069
0x3750	0x00D30030  	#3145939
0x3754	0x00B20030  	#3145906
0x3758	0x00710030  	#3145841
0x375C	0xE160400F  	SYSCTL_PLLFREQ0+0
0x3760	0xE164400F  	SYSCTL_PLLFREQ1+0
0x3764	0x167C43FC  	SYSCTL_RSCLKCFG+0
0x3768	0x167843FC  	SYSCTL_RSCLKCFG+0
0x376C	0x2D0043FC  	SYSCTL_PLLSTAT+0
0x3770	0x167043FC  	SYSCTL_RSCLKCFG+0
; end of __Lib_System_TIVA_InitialSetUpRCCRCC2
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x3390	0xF641277E  MOVW	R7, #6782
0x3394	0xF2C00706  MOVT	R7, #6
L_Delay_10ms22:
0x3398	0x1E7F    SUBS	R7, R7, #1
0x339A	0xD1FD    BNE	L_Delay_10ms22
0x339C	0xBF00    NOP
0x339E	0xBF00    NOP
0x33A0	0xBF00    NOP
0x33A2	0xBF00    NOP
0x33A4	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x33A6	0x4770    BX	LR
; end of _Delay_10ms
__Lib_System_TIVA_InitialSetUpFosc:
;__Lib_System_TIVA.c, 314 :: 		
0x360C	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 315 :: 		
0x360E	0x4902    LDR	R1, [PC, #8]
0x3610	0x4802    LDR	R0, [PC, #8]
0x3612	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 316 :: 		
L_end_InitialSetUpFosc:
0x3614	0xB001    ADD	SP, SP, #4
0x3616	0x4770    BX	LR
0x3618	0xD4C00001  	#120000
0x361C	0x04642000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_TIVA_InitialSetUpFosc
___GenExcept:
;__Lib_System_TIVA.c, 281 :: 		
0x3604	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 282 :: 		
L___GenExcept24:
;__Lib_System_TIVA.c, 283 :: 		
0x3606	0xE7FE    B	L___GenExcept24
;__Lib_System_TIVA.c, 284 :: 		
L_end___GenExcept:
0x3608	0xB001    ADD	SP, SP, #4
0x360A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_TIVA.c, 87 :: 		
0x35D8	0xB081    SUB	SP, SP, #4
;__Lib_System_TIVA.c, 90 :: 		
0x35DA	0xF64E5088  MOVW	R0, #60808
;__Lib_System_TIVA.c, 91 :: 		
0x35DE	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_TIVA.c, 93 :: 		
0x35E2	0x6801    LDR	R1, [R0, #0]
;__Lib_System_TIVA.c, 95 :: 		
0x35E4	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_TIVA.c, 97 :: 		
0x35E8	0x6001    STR	R1, [R0, #0]
;__Lib_System_TIVA.c, 99 :: 		
0x35EA	0xBF00    NOP
;__Lib_System_TIVA.c, 100 :: 		
0x35EC	0xBF00    NOP
;__Lib_System_TIVA.c, 101 :: 		
0x35EE	0xBF00    NOP
;__Lib_System_TIVA.c, 102 :: 		
0x35F0	0xBF00    NOP
;__Lib_System_TIVA.c, 104 :: 		
0x35F2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_TIVA.c, 105 :: 		
0x35F6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_TIVA.c, 106 :: 		
0x35FA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_TIVA.c, 107 :: 		
L_end___EnableFPU:
0x35FE	0xB001    ADD	SP, SP, #4
0x3600	0x4770    BX	LR
; end of ___EnableFPU
0x3DC0	0xB500    PUSH	(R14)
0x3DC2	0xF8DFB014  LDR	R11, [PC, #20]
0x3DC6	0xF8DFA014  LDR	R10, [PC, #20]
0x3DCA	0xF8DFC014  LDR	R12, [PC, #20]
0x3DCE	0xF7FFFAEB  BL	13224
0x3DD2	0xBD00    POP	(R15)
0x3DD4	0x4770    BX	LR
0x3DD6	0xBF00    NOP
0x3DD8	0x00002000  	#536870912
0x3DDC	0x025A2000  	#536871514
0x3DE0	0x37740000  	#14196
0x3E40	0xB500    PUSH	(R14)
0x3E42	0xF8DFB010  LDR	R11, [PC, #16]
0x3E46	0xF8DFA010  LDR	R10, [PC, #16]
0x3E4A	0xF7FFFB29  BL	13472
0x3E4E	0xBD00    POP	(R15)
0x3E50	0x4770    BX	LR
0x3E52	0xBF00    NOP
0x3E54	0x00002000  	#536870912
0x3E58	0x075C2000  	#536872796
;Click_MP3_TIVA.c,0 :: ?ICS?lstr1_Click_MP3_TIVA [26]
0x3774	0x2D2D2D20 ;?ICS?lstr1_Click_MP3_TIVA+0
0x3778	0x636D4D20 ;?ICS?lstr1_Click_MP3_TIVA+4
0x377C	0x41462820 ;?ICS?lstr1_Click_MP3_TIVA+8
0x3780	0x69202954 ;?ICS?lstr1_Click_MP3_TIVA+12
0x3784	0x2074696E ;?ICS?lstr1_Click_MP3_TIVA+16
0x3788	0x72617473 ;?ICS?lstr1_Click_MP3_TIVA+20
0x378C	0x0074 ;?ICS?lstr1_Click_MP3_TIVA+24
; end of ?ICS?lstr1_Click_MP3_TIVA
;Click_MP3_TIVA.c,0 :: ?ICS_mp3_filename [512]
0x378E	0x6E756F73 ;?ICS_mp3_filename+0
0x3792	0x706D2E64 ;?ICS_mp3_filename+4
0x3796	0x00000033 ;?ICS_mp3_filename+8
0x379A	0x00000000 ;?ICS_mp3_filename+12
0x379E	0x00000000 ;?ICS_mp3_filename+16
0x37A2	0x00000000 ;?ICS_mp3_filename+20
0x37A6	0x00000000 ;?ICS_mp3_filename+24
0x37AA	0x00000000 ;?ICS_mp3_filename+28
0x37AE	0x00000000 ;?ICS_mp3_filename+32
0x37B2	0x00000000 ;?ICS_mp3_filename+36
0x37B6	0x00000000 ;?ICS_mp3_filename+40
0x37BA	0x00000000 ;?ICS_mp3_filename+44
0x37BE	0x00000000 ;?ICS_mp3_filename+48
0x37C2	0x00000000 ;?ICS_mp3_filename+52
0x37C6	0x00000000 ;?ICS_mp3_filename+56
0x37CA	0x00000000 ;?ICS_mp3_filename+60
0x37CE	0x00000000 ;?ICS_mp3_filename+64
0x37D2	0x00000000 ;?ICS_mp3_filename+68
0x37D6	0x00000000 ;?ICS_mp3_filename+72
0x37DA	0x00000000 ;?ICS_mp3_filename+76
0x37DE	0x00000000 ;?ICS_mp3_filename+80
0x37E2	0x00000000 ;?ICS_mp3_filename+84
0x37E6	0x00000000 ;?ICS_mp3_filename+88
0x37EA	0x00000000 ;?ICS_mp3_filename+92
0x37EE	0x00000000 ;?ICS_mp3_filename+96
0x37F2	0x00000000 ;?ICS_mp3_filename+100
0x37F6	0x00000000 ;?ICS_mp3_filename+104
0x37FA	0x00000000 ;?ICS_mp3_filename+108
0x37FE	0x00000000 ;?ICS_mp3_filename+112
0x3802	0x00000000 ;?ICS_mp3_filename+116
0x3806	0x00000000 ;?ICS_mp3_filename+120
0x380A	0x00000000 ;?ICS_mp3_filename+124
0x380E	0x00000000 ;?ICS_mp3_filename+128
0x3812	0x00000000 ;?ICS_mp3_filename+132
0x3816	0x00000000 ;?ICS_mp3_filename+136
0x381A	0x00000000 ;?ICS_mp3_filename+140
0x381E	0x00000000 ;?ICS_mp3_filename+144
0x3822	0x00000000 ;?ICS_mp3_filename+148
0x3826	0x00000000 ;?ICS_mp3_filename+152
0x382A	0x00000000 ;?ICS_mp3_filename+156
0x382E	0x00000000 ;?ICS_mp3_filename+160
0x3832	0x00000000 ;?ICS_mp3_filename+164
0x3836	0x00000000 ;?ICS_mp3_filename+168
0x383A	0x00000000 ;?ICS_mp3_filename+172
0x383E	0x00000000 ;?ICS_mp3_filename+176
0x3842	0x00000000 ;?ICS_mp3_filename+180
0x3846	0x00000000 ;?ICS_mp3_filename+184
0x384A	0x00000000 ;?ICS_mp3_filename+188
0x384E	0x00000000 ;?ICS_mp3_filename+192
0x3852	0x00000000 ;?ICS_mp3_filename+196
0x3856	0x00000000 ;?ICS_mp3_filename+200
0x385A	0x00000000 ;?ICS_mp3_filename+204
0x385E	0x00000000 ;?ICS_mp3_filename+208
0x3862	0x00000000 ;?ICS_mp3_filename+212
0x3866	0x00000000 ;?ICS_mp3_filename+216
0x386A	0x00000000 ;?ICS_mp3_filename+220
0x386E	0x00000000 ;?ICS_mp3_filename+224
0x3872	0x00000000 ;?ICS_mp3_filename+228
0x3876	0x00000000 ;?ICS_mp3_filename+232
0x387A	0x00000000 ;?ICS_mp3_filename+236
0x387E	0x00000000 ;?ICS_mp3_filename+240
0x3882	0x00000000 ;?ICS_mp3_filename+244
0x3886	0x00000000 ;?ICS_mp3_filename+248
0x388A	0x00000000 ;?ICS_mp3_filename+252
0x388E	0x00000000 ;?ICS_mp3_filename+256
0x3892	0x00000000 ;?ICS_mp3_filename+260
0x3896	0x00000000 ;?ICS_mp3_filename+264
0x389A	0x00000000 ;?ICS_mp3_filename+268
0x389E	0x00000000 ;?ICS_mp3_filename+272
0x38A2	0x00000000 ;?ICS_mp3_filename+276
0x38A6	0x00000000 ;?ICS_mp3_filename+280
0x38AA	0x00000000 ;?ICS_mp3_filename+284
0x38AE	0x00000000 ;?ICS_mp3_filename+288
0x38B2	0x00000000 ;?ICS_mp3_filename+292
0x38B6	0x00000000 ;?ICS_mp3_filename+296
0x38BA	0x00000000 ;?ICS_mp3_filename+300
0x38BE	0x00000000 ;?ICS_mp3_filename+304
0x38C2	0x00000000 ;?ICS_mp3_filename+308
0x38C6	0x00000000 ;?ICS_mp3_filename+312
0x38CA	0x00000000 ;?ICS_mp3_filename+316
0x38CE	0x00000000 ;?ICS_mp3_filename+320
0x38D2	0x00000000 ;?ICS_mp3_filename+324
0x38D6	0x00000000 ;?ICS_mp3_filename+328
0x38DA	0x00000000 ;?ICS_mp3_filename+332
0x38DE	0x00000000 ;?ICS_mp3_filename+336
0x38E2	0x00000000 ;?ICS_mp3_filename+340
0x38E6	0x00000000 ;?ICS_mp3_filename+344
0x38EA	0x00000000 ;?ICS_mp3_filename+348
0x38EE	0x00000000 ;?ICS_mp3_filename+352
0x38F2	0x00000000 ;?ICS_mp3_filename+356
0x38F6	0x00000000 ;?ICS_mp3_filename+360
0x38FA	0x00000000 ;?ICS_mp3_filename+364
0x38FE	0x00000000 ;?ICS_mp3_filename+368
0x3902	0x00000000 ;?ICS_mp3_filename+372
0x3906	0x00000000 ;?ICS_mp3_filename+376
0x390A	0x00000000 ;?ICS_mp3_filename+380
0x390E	0x00000000 ;?ICS_mp3_filename+384
0x3912	0x00000000 ;?ICS_mp3_filename+388
0x3916	0x00000000 ;?ICS_mp3_filename+392
0x391A	0x00000000 ;?ICS_mp3_filename+396
0x391E	0x00000000 ;?ICS_mp3_filename+400
0x3922	0x00000000 ;?ICS_mp3_filename+404
0x3926	0x00000000 ;?ICS_mp3_filename+408
0x392A	0x00000000 ;?ICS_mp3_filename+412
0x392E	0x00000000 ;?ICS_mp3_filename+416
0x3932	0x00000000 ;?ICS_mp3_filename+420
0x3936	0x00000000 ;?ICS_mp3_filename+424
0x393A	0x00000000 ;?ICS_mp3_filename+428
0x393E	0x00000000 ;?ICS_mp3_filename+432
0x3942	0x00000000 ;?ICS_mp3_filename+436
0x3946	0x00000000 ;?ICS_mp3_filename+440
0x394A	0x00000000 ;?ICS_mp3_filename+444
0x394E	0x00000000 ;?ICS_mp3_filename+448
0x3952	0x00000000 ;?ICS_mp3_filename+452
0x3956	0x00000000 ;?ICS_mp3_filename+456
0x395A	0x00000000 ;?ICS_mp3_filename+460
0x395E	0x00000000 ;?ICS_mp3_filename+464
0x3962	0x00000000 ;?ICS_mp3_filename+468
0x3966	0x00000000 ;?ICS_mp3_filename+472
0x396A	0x00000000 ;?ICS_mp3_filename+476
0x396E	0x00000000 ;?ICS_mp3_filename+480
0x3972	0x00000000 ;?ICS_mp3_filename+484
0x3976	0x00000000 ;?ICS_mp3_filename+488
0x397A	0x00000000 ;?ICS_mp3_filename+492
0x397E	0x00000000 ;?ICS_mp3_filename+496
0x3982	0x00000000 ;?ICS_mp3_filename+500
0x3986	0x00000000 ;?ICS_mp3_filename+504
0x398A	0x00000000 ;?ICS_mp3_filename+508
; end of ?ICS_mp3_filename
;,0 :: _initBlock_2 [42]
; Containing: ?ICS?lstr2_Click_MP3_TIVA [25]
;             ?ICS?lstr3_Click_MP3_TIVA [17]
0x398E	0x2D2D2D20 ;_initBlock_2+0 : ?ICS?lstr2_Click_MP3_TIVA at 0x398E
0x3992	0x636D4D20 ;_initBlock_2+4
0x3996	0x41462820 ;_initBlock_2+8
0x399A	0x69202954 ;_initBlock_2+12
0x399E	0x2074696E ;_initBlock_2+16
0x39A2	0x656E6F64 ;_initBlock_2+20
0x39A6	0x2D2D2000 ;_initBlock_2+24 : ?ICS?lstr3_Click_MP3_TIVA at 0x39A7
0x39AA	0x6C50202D ;_initBlock_2+28
0x39AE	0x61207961 ;_initBlock_2+32
0x39B2	0x6F696475 ;_initBlock_2+36
0x39B6	0x002E ;_initBlock_2+40
; end of _initBlock_2
;Click_MP3_TIVA.c,0 :: ?ICS_cnt [2]
0x39B8	0x0000 ;?ICS_cnt+0
; end of ?ICS_cnt
;Click_MP3_TIVA.c,0 :: ?ICS?lstr4_Click_MP3_TIVA [14]
0x39BA	0x2D2D2D20 ;?ICS?lstr4_Click_MP3_TIVA+0
0x39BE	0x6E694620 ;?ICS?lstr4_Click_MP3_TIVA+4
0x39C2	0x21687369 ;?ICS?lstr4_Click_MP3_TIVA+8
0x39C6	0x0020 ;?ICS?lstr4_Click_MP3_TIVA+12
; end of ?ICS?lstr4_Click_MP3_TIVA
;,0 :: _initBlock_5 [4]
; Containing: ?ICS__Lib_Mmc_cardType [1]
;             ?ICS?lstr1___Lib_MmcFat16 [3]
0x39C8	0x002E2E00 ;_initBlock_5+0 : ?ICS__Lib_Mmc_cardType at 0x39C8 : ?ICS?lstr1___Lib_MmcFat16 at 0x39C9
; end of _initBlock_5
;__Lib_MmcFat16.c,0 :: ?ICS?lstr2___Lib_MmcFat16 [2]
0x39CC	0x002E ;?ICS?lstr2___Lib_MmcFat16+0
; end of ?ICS?lstr2___Lib_MmcFat16
;__Lib_GPIO_6_Defs.c,264 :: __GPIO_MODULE_UART7_C45_AHB [220]
0x39D0	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+0
0x39D4	0x05400010 ;__GPIO_MODULE_UART7_C45_AHB+4
0x39D8	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+8
0x39DC	0x4005A000 ;__GPIO_MODULE_UART7_C45_AHB+12
0x39E0	0x05400020 ;__GPIO_MODULE_UART7_C45_AHB+16
0x39E4	0x00000001 ;__GPIO_MODULE_UART7_C45_AHB+20
0x39E8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+24
0x39EC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+28
0x39F0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+32
0x39F4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+36
0x39F8	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+40
0x39FC	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+44
0x3A00	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+48
0x3A04	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+52
0x3A08	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+56
0x3A0C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+60
0x3A10	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+64
0x3A14	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+68
0x3A18	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+72
0x3A1C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+76
0x3A20	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+80
0x3A24	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+84
0x3A28	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+88
0x3A2C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+92
0x3A30	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+96
0x3A34	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+100
0x3A38	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+104
0x3A3C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+108
0x3A40	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+112
0x3A44	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+116
0x3A48	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+120
0x3A4C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+124
0x3A50	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+128
0x3A54	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+132
0x3A58	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+136
0x3A5C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+140
0x3A60	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+144
0x3A64	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+148
0x3A68	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+152
0x3A6C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+156
0x3A70	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+160
0x3A74	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+164
0x3A78	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+168
0x3A7C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+172
0x3A80	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+176
0x3A84	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+180
0x3A88	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+184
0x3A8C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+188
0x3A90	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+192
0x3A94	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+196
0x3A98	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+200
0x3A9C	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+204
0x3AA0	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+208
0x3AA4	0x00000000 ;__GPIO_MODULE_UART7_C45_AHB+212
0x3AA8	0x00000002 ;__GPIO_MODULE_UART7_C45_AHB+216
; end of __GPIO_MODULE_UART7_C45_AHB
;__Lib_GPIO_6_Defs.c,268 :: __GPIO_MODULE_UART5_H67_AHB [220]
0x3AAC	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+0
0x3AB0	0x05400040 ;__GPIO_MODULE_UART5_H67_AHB+4
0x3AB4	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+8
0x3AB8	0x4005F000 ;__GPIO_MODULE_UART5_H67_AHB+12
0x3ABC	0x05400080 ;__GPIO_MODULE_UART5_H67_AHB+16
0x3AC0	0x00000001 ;__GPIO_MODULE_UART5_H67_AHB+20
0x3AC4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+24
0x3AC8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+28
0x3ACC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+32
0x3AD0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+36
0x3AD4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+40
0x3AD8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+44
0x3ADC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+48
0x3AE0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+52
0x3AE4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+56
0x3AE8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+60
0x3AEC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+64
0x3AF0	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+68
0x3AF4	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+72
0x3AF8	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+76
0x3AFC	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+80
0x3B00	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+84
0x3B04	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+88
0x3B08	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+92
0x3B0C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+96
0x3B10	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+100
0x3B14	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+104
0x3B18	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+108
0x3B1C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+112
0x3B20	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+116
0x3B24	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+120
0x3B28	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+124
0x3B2C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+128
0x3B30	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+132
0x3B34	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+136
0x3B38	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+140
0x3B3C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+144
0x3B40	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+148
0x3B44	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+152
0x3B48	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+156
0x3B4C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+160
0x3B50	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+164
0x3B54	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+168
0x3B58	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+172
0x3B5C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+176
0x3B60	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+180
0x3B64	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+184
0x3B68	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+188
0x3B6C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+192
0x3B70	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+196
0x3B74	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+200
0x3B78	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+204
0x3B7C	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+208
0x3B80	0x00000000 ;__GPIO_MODULE_UART5_H67_AHB+212
0x3B84	0x00000002 ;__GPIO_MODULE_UART5_H67_AHB+216
; end of __GPIO_MODULE_UART5_H67_AHB
;__Lib_GPIO_6_Defs.c,266 :: __GPIO_MODULE_UART2_D45_AHB [220]
0x3B88	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+0
0x3B8C	0x05400010 ;__GPIO_MODULE_UART2_D45_AHB+4
0x3B90	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+8
0x3B94	0x4005B000 ;__GPIO_MODULE_UART2_D45_AHB+12
0x3B98	0x05400020 ;__GPIO_MODULE_UART2_D45_AHB+16
0x3B9C	0x00000001 ;__GPIO_MODULE_UART2_D45_AHB+20
0x3BA0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+24
0x3BA4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+28
0x3BA8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+32
0x3BAC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+36
0x3BB0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+40
0x3BB4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+44
0x3BB8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+48
0x3BBC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+52
0x3BC0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+56
0x3BC4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+60
0x3BC8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+64
0x3BCC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+68
0x3BD0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+72
0x3BD4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+76
0x3BD8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+80
0x3BDC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+84
0x3BE0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+88
0x3BE4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+92
0x3BE8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+96
0x3BEC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+100
0x3BF0	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+104
0x3BF4	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+108
0x3BF8	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+112
0x3BFC	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+116
0x3C00	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+120
0x3C04	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+124
0x3C08	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+128
0x3C0C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+132
0x3C10	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+136
0x3C14	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+140
0x3C18	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+144
0x3C1C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+148
0x3C20	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+152
0x3C24	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+156
0x3C28	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+160
0x3C2C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+164
0x3C30	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+168
0x3C34	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+172
0x3C38	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+176
0x3C3C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+180
0x3C40	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+184
0x3C44	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+188
0x3C48	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+192
0x3C4C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+196
0x3C50	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+200
0x3C54	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+204
0x3C58	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+208
0x3C5C	0x00000000 ;__GPIO_MODULE_UART2_D45_AHB+212
0x3C60	0x00000002 ;__GPIO_MODULE_UART2_D45_AHB+216
; end of __GPIO_MODULE_UART2_D45_AHB
;__Lib_GPIO_6_Defs.c,103 :: __GPIO_MODULE_SPI0_A245_AHB [220]
0x3C64	0x40058000 ;__GPIO_MODULE_SPI0_A245_AHB+0
0x3C68	0x05400004 ;__GPIO_MODULE_SPI0_A245_AHB+4
0x3C6C	0x0000000F ;__GPIO_MODULE_SPI0_A245_AHB+8
0x3C70	0x40058000 ;__GPIO_MODULE_SPI0_A245_AHB+12
0x3C74	0x05400010 ;__GPIO_MODULE_SPI0_A245_AHB+16
0x3C78	0x0000000F ;__GPIO_MODULE_SPI0_A245_AHB+20
0x3C7C	0x40058000 ;__GPIO_MODULE_SPI0_A245_AHB+24
0x3C80	0x05400020 ;__GPIO_MODULE_SPI0_A245_AHB+28
0x3C84	0x0000000F ;__GPIO_MODULE_SPI0_A245_AHB+32
0x3C88	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+36
0x3C8C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+40
0x3C90	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+44
0x3C94	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+48
0x3C98	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+52
0x3C9C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+56
0x3CA0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+60
0x3CA4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+64
0x3CA8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+68
0x3CAC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+72
0x3CB0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+76
0x3CB4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+80
0x3CB8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+84
0x3CBC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+88
0x3CC0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+92
0x3CC4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+96
0x3CC8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+100
0x3CCC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+104
0x3CD0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+108
0x3CD4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+112
0x3CD8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+116
0x3CDC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+120
0x3CE0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+124
0x3CE4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+128
0x3CE8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+132
0x3CEC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+136
0x3CF0	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+140
0x3CF4	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+144
0x3CF8	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+148
0x3CFC	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+152
0x3D00	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+156
0x3D04	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+160
0x3D08	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+164
0x3D0C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+168
0x3D10	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+172
0x3D14	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+176
0x3D18	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+180
0x3D1C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+184
0x3D20	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+188
0x3D24	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+192
0x3D28	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+196
0x3D2C	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+200
0x3D30	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+204
0x3D34	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+208
0x3D38	0x00000000 ;__GPIO_MODULE_SPI0_A245_AHB+212
0x3D3C	0x00000003 ;__GPIO_MODULE_SPI0_A245_AHB+216
; end of __GPIO_MODULE_SPI0_A245_AHB
;easymx_v7_TM4C129XNCZAD.c,47 :: __MIKROBUS1_GPIO [96]
0x3D40	0x00002D29 ;__MIKROBUS1_GPIO+0
0x3D44	0x00002D35 ;__MIKROBUS1_GPIO+4
0x3D48	0x00002CE1 ;__MIKROBUS1_GPIO+8
0x3D4C	0x00002CED ;__MIKROBUS1_GPIO+12
0x3D50	0x00002CF9 ;__MIKROBUS1_GPIO+16
0x3D54	0x000028F5 ;__MIKROBUS1_GPIO+20
0x3D58	0x0000287D ;__MIKROBUS1_GPIO+24
0x3D5C	0x00002889 ;__MIKROBUS1_GPIO+28
0x3D60	0x00002895 ;__MIKROBUS1_GPIO+32
0x3D64	0x00002859 ;__MIKROBUS1_GPIO+36
0x3D68	0x00002865 ;__MIKROBUS1_GPIO+40
0x3D6C	0x00002871 ;__MIKROBUS1_GPIO+44
0x3D70	0x00002E69 ;__MIKROBUS1_GPIO+48
0x3D74	0x00002E81 ;__MIKROBUS1_GPIO+52
0x3D78	0x00002D71 ;__MIKROBUS1_GPIO+56
0x3D7C	0x00002D7D ;__MIKROBUS1_GPIO+60
0x3D80	0x00002D89 ;__MIKROBUS1_GPIO+64
0x3D84	0x00002D65 ;__MIKROBUS1_GPIO+68
0x3D88	0x00002D41 ;__MIKROBUS1_GPIO+72
0x3D8C	0x00002D4D ;__MIKROBUS1_GPIO+76
0x3D90	0x00002D59 ;__MIKROBUS1_GPIO+80
0x3D94	0x00002DC5 ;__MIKROBUS1_GPIO+84
0x3D98	0x00002DD1 ;__MIKROBUS1_GPIO+88
0x3D9C	0x00002DDD ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;Click_MP3_TIVA.c,4 :: __MP3_SPI_CFG [12]
0x3DA0	0x000F4240 ;__MP3_SPI_CFG+0
0x3DA4	0x00000000 ;__MP3_SPI_CFG+4
0x3DA8	0x000000C7 ;__MP3_SPI_CFG+8
; end of __MP3_SPI_CFG
;__Lib_SPI_03.c,0 :: ?ICSSPI0_Init_Advanced_difference_L0 [4]
0x3DAC	0x7FFFFFFF ;?ICSSPI0_Init_Advanced_difference_L0+0
; end of ?ICSSPI0_Init_Advanced_difference_L0
;__Lib_SPI_03.c,0 :: ?ICSSPI0_Init_Advanced_diff0_tmp_L0 [4]
0x3DB0	0x00000000 ;?ICSSPI0_Init_Advanced_diff0_tmp_L0+0
; end of ?ICSSPI0_Init_Advanced_diff0_tmp_L0
;,0 :: _initBlock_15 [2]
; Containing: ?ICSSPI0_Init_Advanced__cpsdvsr_L0 [1]
;             ?ICSSPI0_Init_Advanced__scr_L0 [1]
0x3DB4	0x0002 ;_initBlock_15+0 : ?ICSSPI0_Init_Advanced__cpsdvsr_L0 at 0x3DB4 : ?ICSSPI0_Init_Advanced__scr_L0 at 0x3DB5
; end of _initBlock_15
;__Lib_SPI_03.c,0 :: ?ICSSPI0_Init_Advanced_break_mark_L0 [1]
0x3DB6	0x00 ;?ICSSPI0_Init_Advanced_break_mark_L0+0
; end of ?ICSSPI0_Init_Advanced_break_mark_L0
;easymx_v7_TM4C129XNCZAD.c,15 :: __MIKROBUS1_SPI [8]
0x3DB8	0x00001411 ;__MIKROBUS1_SPI+0
0x3DBC	0x0000051D ;__MIKROBUS1_SPI+4
; end of __MIKROBUS1_SPI
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0208      [32]    __Lib_Mmc_Mmc_Wait_Data_Ready
0x0228     [492]    _GPIO_Clk_Enable
0x0414      [28]    _isspace
0x0430      [38]    _strcmp
0x0458     [196]    _Mmc_Write_Sector
0x051C      [32]    _SPI0_Read
0x053C      [32]    _SPI3_Read
0x055C      [36]    __Lib_UART_07_UART7_Disable
0x0580      [60]    _Mmc_Multi_Read_Start
0x05BC      [36]    __Lib_UART_07_UART5_Disable
0x05E0      [36]    __Lib_UART_07_UART5_Enable
0x0604      [30]    _toupper
0x0624      [28]    _strlen
0x0640      [20]    __Lib_MmcFat16_f16_toInt
0x0654     [208]    __Lib_MmcFat16_f16_normalize
0x0724      [36]    __Lib_UART_07_UART7_Enable
0x0748      [36]    __Lib_UART_07_UART2_Disable
0x076C      [36]    __Lib_UART_07_UART2_Enable
0x0790      [32]    _SPI1_Read
0x07B0     [408]    __Lib_MmcFat16_f16_DirentToDir
0x0948     [148]    _Mmc_Multi_Read_Stop
0x09DC    [1408]    _GPIO_Config
0x0F5C     [236]    __Lib_MmcFat16_putFatEntry
0x1048     [228]    __Lib_MmcFat16_getFatFreeCluster
0x112C     [146]    _GPIO_Alternate_Function_Enable
0x11C0      [12]    _Get_Fosc_kHz
0x11CC      [84]    _Mmc_Multi_Read_Sector
0x1220      [52]    _memcmp
0x1254      [32]    _SPI2_Read
0x1274      [28]    _UART6_Write
0x1290      [28]    _UART5_Write
0x12AC      [28]    _UART7_Write
0x12C8      [20]    __Lib_Mmc_Mmc_Select
0x12DC     [148]    __Lib_Mmc_Mmc_Send_Command
0x1370      [24]    ___mE_Lib_GPIO
0x1388      [40]    __Lib_Mmc_Mmc_DeSelect
0x13B0      [28]    _UART4_Write
0x13CC      [28]    _UART0_Write
0x13E8      [18]    _SPI2_Write
0x13FC      [18]    _SPI3_Write
0x1410      [18]    _SPI0_Write
0x1424      [28]    _UART3_Write
0x1440      [18]    _SPI1_Write
0x1454      [28]    _UART1_Write
0x1470      [28]    _UART2_Write
0x148C     [288]    __Lib_Mmc_Mmc_UnIdle
0x15AC     [200]    _UART7_Init
0x1674     [200]    _UART5_Init
0x173C     [200]    _UART2_Init
0x1804      [34]    _memcpy
0x1828     [296]    __Lib_MmcFat16_stat
0x1950     [524]    __Lib_MmcFat16_mkNod
0x1B5C     [120]    __Lib_MmcFat16_getFatEntry
0x1BD4      [42]    _GPIO_Digital_Input
0x1C00     [368]    _SPI0_Init_Advanced
0x1D70      [42]    _GPIO_Digital_Output
0x1D9C      [48]    __Lib_MmcFat16_nameToUpper
0x1DCC     [300]    __Lib_MmcFat16_getBoot
0x1EF8     [144]    _Mmc_Read_Sector
0x1F88      [32]    _memset
0x1FA8     [164]    __Lib_MmcFat16_checkFileName
0x204C      [34]    __Lib_MmcFat16_f16_toLong
0x2070      [12]    easymx_v7_TM4C129XNCZAD__getSDA_2
0x207C      [12]    easymx_v7_TM4C129XNCZAD__getSCL_2
0x2088      [12]    easymx_v7_TM4C129XNCZAD__getTX_2
0x2094      [12]    easymx_v7_TM4C129XNCZAD__getPWM_2
0x20A0      [12]    easymx_v7_TM4C129XNCZAD__getMOSI_2
0x20AC      [12]    easymx_v7_TM4C129XNCZAD__getRX_2
0x20B8      [12]    easymx_v7_TM4C129XNCZAD__getINT_2
0x20C8      [24]    _Delay_100ms
0x20E0     [264]    _Mmc_Init
0x21E8      [32]    easymx_v7_TM4C129XNCZAD__log_write
0x2208     [600]    _Mmc_Fat_Open
0x2460     [416]    __Lib_MmcFat16_Mmc_Fat_Get_Info
0x2600      [60]    __mp3_driver_hal_spiWrite
0x263C     [248]    _Mmc_Init_Vars
0x2734     [280]    _Mmc_Fat_Seek
0x284C      [12]    easymx_v7_TM4C129XNCZAD__getMISO_2
0x2858      [12]    easymx_v7_TM4C129XNCZAD__setTX_1
0x2864      [12]    easymx_v7_TM4C129XNCZAD__setSCL_1
0x2870      [12]    easymx_v7_TM4C129XNCZAD__setSDA_1
0x287C      [12]    easymx_v7_TM4C129XNCZAD__setPWM_1
0x2888      [12]    easymx_v7_TM4C129XNCZAD__setINT_1
0x2894      [12]    easymx_v7_TM4C129XNCZAD__setRX_1
0x28A0      [12]    easymx_v7_TM4C129XNCZAD__setAN_2
0x28AC      [12]    easymx_v7_TM4C129XNCZAD__setMISO_2
0x28B8      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_2
0x28C4      [12]    easymx_v7_TM4C129XNCZAD__setPWM_2
0x28D0      [12]    easymx_v7_TM4C129XNCZAD__setRST_2
0x28DC      [12]    easymx_v7_TM4C129XNCZAD__setCS_2
0x28E8      [12]    easymx_v7_TM4C129XNCZAD__setSCK_2
0x28F4      [12]    easymx_v7_TM4C129XNCZAD__setMOSI_1
0x2900      [44]    easymx_v7_TM4C129XNCZAD__spiInit_2
0x292C      [36]    easymx_v7_TM4C129XNCZAD__log_init1
0x2950      [36]    easymx_v7_TM4C129XNCZAD__log_init2
0x2974     [400]    easymx_v7_TM4C129XNCZAD__gpioInit_1
0x2B04     [396]    easymx_v7_TM4C129XNCZAD__gpioInit_2
0x2C90      [44]    easymx_v7_TM4C129XNCZAD__spiInit_1
0x2CBC      [36]    easymx_v7_TM4C129XNCZAD__log_initUartA
0x2CE0      [12]    easymx_v7_TM4C129XNCZAD__setCS_1
0x2CEC      [12]    easymx_v7_TM4C129XNCZAD__setSCK_1
0x2CF8      [12]    easymx_v7_TM4C129XNCZAD__setMISO_1
0x2D04      [36]    easymx_v7_TM4C129XNCZAD__log_initUartB
0x2D28      [12]    easymx_v7_TM4C129XNCZAD__setAN_1
0x2D34      [12]    easymx_v7_TM4C129XNCZAD__setRST_1
0x2D40      [12]    easymx_v7_TM4C129XNCZAD__getPWM_1
0x2D4C      [12]    easymx_v7_TM4C129XNCZAD__getINT_1
0x2D58      [12]    easymx_v7_TM4C129XNCZAD__getRX_1
0x2D64      [12]    easymx_v7_TM4C129XNCZAD__getMOSI_1
0x2D70      [12]    easymx_v7_TM4C129XNCZAD__getCS_1
0x2D7C      [12]    easymx_v7_TM4C129XNCZAD__getSCK_1
0x2D88      [12]    easymx_v7_TM4C129XNCZAD__getMISO_1
0x2D94      [12]    easymx_v7_TM4C129XNCZAD__getRST_2
0x2DA0      [12]    easymx_v7_TM4C129XNCZAD__getCS_2
0x2DAC      [12]    easymx_v7_TM4C129XNCZAD__getSCK_2
0x2DB8      [12]    easymx_v7_TM4C129XNCZAD__getAN_2
0x2DC4      [12]    easymx_v7_TM4C129XNCZAD__getTX_1
0x2DD0      [12]    easymx_v7_TM4C129XNCZAD__getSCL_1
0x2DDC      [12]    easymx_v7_TM4C129XNCZAD__getSDA_1
0x2DE8      [12]    easymx_v7_TM4C129XNCZAD__setRX_2
0x2DF4      [24]    __mp3_driver_hal_spiMap
0x2E0C      [12]    easymx_v7_TM4C129XNCZAD__setTX_2
0x2E18      [12]    easymx_v7_TM4C129XNCZAD__setSDA_2
0x2E24      [12]    easymx_v7_TM4C129XNCZAD__setSCL_2
0x2E30      [56]    __mp3_driver_hal_gpioMap
0x2E68      [12]    easymx_v7_TM4C129XNCZAD__getAN_1
0x2E74      [12]    easymx_v7_TM4C129XNCZAD__setINT_2
0x2E80      [12]    easymx_v7_TM4C129XNCZAD__getRST_1
0x2E8C      [28]    _mp3_setVolume
0x2EA8      [46]    _mikrobus_spiInit
0x2ED8     [320]    _Mmc_Fat_Read
0x3018      [64]    _mp3_dataWrite32
0x3058      [76]    _mp3_dataWrite
0x30A4     [112]    _mikrobus_logWrite
0x3114      [66]    _mikrobus_gpioInit
0x3158      [68]    _Mmc_Fat_Reset
0x319C      [52]    _mp3_reset
0x31D0     [140]    _Mmc_Fat_Assign
0x325C      [84]    _mp3_cmdWrite
0x32B0      [52]    _mp3_init
0x32E4      [70]    _mikrobus_logInit
0x332C      [58]    _Mmc_Fat_Init
0x3368      [40]    _mp3_spiDriverInit
0x3390      [24]    _Delay_10ms
0x33A8      [20]    ___CC2DW
0x33C0     [100]    _systemInit
0x3424     [124]    _applicationInit
0x34A0      [58]    ___FillZeros
0x34DC     [252]    _applicationTask
0x35D8      [42]    ___EnableFPU
0x3604       [8]    ___GenExcept
0x360C      [20]    __Lib_System_TIVA_InitialSetUpFosc
0x3620      [36]    _main
0x3644     [304]    __Lib_System_TIVA_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [26]    ?lstr1_Click_MP3_TIVA
0x2000001A     [512]    _mp3_filename
0x2000021A      [25]    ?lstr2_Click_MP3_TIVA
0x20000233      [17]    ?lstr3_Click_MP3_TIVA
0x20000244       [2]    _cnt
0x20000246      [14]    ?lstr4_Click_MP3_TIVA
0x20000254       [1]    __Lib_Mmc_cardType
0x20000255       [3]    ?lstr1___Lib_MmcFat16
0x20000258       [2]    ?lstr2___Lib_MmcFat16
0x2000025A       [2]    __Lib_MmcFat16_f16_dirEntryPerSect
0x2000025C       [4]    _file_size
0x20000260     [512]    _mp3_buffer
0x20000460       [4]    _logger
0x20000464       [4]    ___System_CLOCK_IN_KHZ
0x20000468       [4]    _SPI_Rd_Ptr
0x2000046C       [4]    __Lib_MmcFat16_f16_currentDir
0x20000470      [24]    __Lib_MmcFat16_f16_boot
0x20000488     [516]    _f16_sector
0x2000068C       [1]    ___f16_errno
0x2000068D       [1]    __Lib_MmcFat16_f16_currentHandle
0x2000068E       [1]    __Lib_MmcFat16_f16_activePart
0x20000690       [4]    __Lib_MmcFat16_f16_sectBuffEnd
0x20000694      [13]    __Lib_MmcFat16_tmpBuf
0x200006A2       [2]    __Lib_MmcFat16_f16_dirEntry
0x200006A4      [32]    __Lib_MmcFat16_f16_cFD
0x200006C4      [64]    _f16_fileDesc
0x20000704      [32]    __Lib_MmcFat16_f16_part
0x20000724       [4]    __Lib_MmcFat16_f16_openedDir
0x20000728       [2]    __Lib_MmcFat16_f16_time
0x2000072A       [2]    __Lib_MmcFat16_f16_date
0x2000072C       [2]    __Lib_MmcFat16_f16_clustPerSect
0x20000730       [4]    _SPI_Wr_Ptr
0x20000734       [4]    _UART_Wr_Ptr
0x20000738       [4]    _UART_Rd_Ptr
0x2000073C       [4]    _UART_Rdy_Ptr
0x20000740       [4]    _UART_Tx_Idle_Ptr
0x20000744       [4]    __mp3_driver_hal_gpio_anGet
0x20000748       [4]    __mp3_driver_hal_gpio_csSet
0x2000074C       [4]    __mp3_driver_hal_gpio_rstSet
0x20000750       [4]    __mp3_driver_hal_gpio_intSet
0x20000754       [4]    __mp3_driver_fp_spiWrite
0x20000758       [4]    __mp3_driver_fp_spiRead
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x3774      [26]    ?ICS?lstr1_Click_MP3_TIVA
0x378E     [512]    ?ICS_mp3_filename
0x398E      [25]    ?ICS?lstr2_Click_MP3_TIVA
0x39A7      [17]    ?ICS?lstr3_Click_MP3_TIVA
0x39B8       [2]    ?ICS_cnt
0x39BA      [14]    ?ICS?lstr4_Click_MP3_TIVA
0x39C8       [1]    ?ICS__Lib_Mmc_cardType
0x39C9       [3]    ?ICS?lstr1___Lib_MmcFat16
0x39CC       [2]    ?ICS?lstr2___Lib_MmcFat16
0x39D0     [220]    __GPIO_MODULE_UART7_C45_AHB
0x3AAC     [220]    __GPIO_MODULE_UART5_H67_AHB
0x3B88     [220]    __GPIO_MODULE_UART2_D45_AHB
0x3C64     [220]    __GPIO_MODULE_SPI0_A245_AHB
0x3D40      [96]    __MIKROBUS1_GPIO
0x3DA0      [12]    __MP3_SPI_CFG
0x3DAC       [4]    ?ICSSPI0_Init_Advanced_difference_L0
0x3DB0       [4]    ?ICSSPI0_Init_Advanced_diff0_tmp_L0
0x3DB4       [1]    ?ICSSPI0_Init_Advanced__cpsdvsr_L0
0x3DB5       [1]    ?ICSSPI0_Init_Advanced__scr_L0
0x3DB6       [1]    ?ICSSPI0_Init_Advanced_break_mark_L0
0x3DB8       [8]    __MIKROBUS1_SPI
