Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: R:\fpga\xillinix\Vivado\2024.2\bin\unwrapped\win64.o\xelab.exe -timescale 1ps/1ps -debug typical -L unisims_ver -L unimacro_ver -L secureip hello_tb glbl -s hello_tb_timing 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3129] assignment to input 'rst_n' [R:/fpga/fpga-power-test-accel/build/timesim/hello_top_timesim.v:107]
Completed static elaboration
ERROR: [XSIM 43-3230] Could not open sdf file "hello_top_timesim.sdf".
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
