Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/ --output-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system/ --report-file=bsf:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C120F780C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart
Progress: Adding timer_0 [altera_avalon_timer 12.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID will no longer be automatically assigned.
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/ --output-directory=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.sopcinfo --report-file=html:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.html --report-file=qip:C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system/synthesis/first_nios2_system.qip --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C120F780C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=C:/Users/Will/Development/Quartus/niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_tutorial/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.0]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.0]
Progress: Parameterizing module cpu
Progress: Adding sysid [altera_avalon_sysid_qsys 12.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.0]
Progress: Parameterizing module jtag_uart
Progress: Adding timer_0 [altera_avalon_timer 12.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID will no longer be automatically assigned.
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 18 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 39 connections
Info: merlin_domain_transform: After transform: 26 modules, 106 connections
Info: merlin_router_transform: After transform: 33 modules, 127 connections
Info: reset_adaptation_transform: After transform: 34 modules, 129 connections
Info: merlin_network_to_switch_transform: After transform: 47 modules, 157 connections
Info: merlin_interrupt_mapper_transform: After transform: 48 modules, 160 connections
Error: Generation stopped, 44 or more modules remaining
Info: first_nios2_system: Done first_nios2_system" with 23 modules, 1 files, 222412 bytes
Error: ip-generate failed with exit code 1: 1 Error, 1 Warning
Info: Stopping: Create HDL design files for synthesis
