Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jan 10 13:35:03 2024
| Host         : DESKTOP-NE7H09B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_control_sets_placed.rpt
| Design       : ALU
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            4 |
| Yes          | No                    | Yes                    |              33 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------+------------------+------------------+----------------+
|  Clk_IBUF_BUFG |                            |                  |                1 |              1 |
|  Clk_IBUF_BUFG | FlagCONV0                  |                  |                1 |              1 |
|  Clk_IBUF_BUFG | Databus_retimed[7]_i_1_n_0 | B[7]_i_3_n_0     |                1 |              1 |
|  Clk_IBUF_BUFG | A                          | B[7]_i_3_n_0     |                5 |              8 |
|  Clk_IBUF_BUFG | ACC                        | B[7]_i_3_n_0     |                3 |              8 |
|  Clk_IBUF_BUFG | B[7]_i_1_n_0               | B[7]_i_3_n_0     |                4 |              8 |
|  Clk_IBUF_BUFG | Index_Reg[7]_i_1_n_0       | B[7]_i_3_n_0     |                2 |              8 |
|  Clk_IBUF_BUFG | Databus_retimed[7]_i_1_n_0 |                  |                3 |              8 |
+----------------+----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 8      |                     5 |
+--------+-----------------------+


