<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.02.10.10:11:53"
 outputDirectory="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_IN_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_IN_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_50_IN_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk_50_in" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_50_in_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="nios_system:1.0:AUTO_CLK_50_IN_CLOCK_DOMAIN=-1,AUTO_CLK_50_IN_CLOCK_RATE=-1,AUTO_CLK_50_IN_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1644484309,AUTO_UNIQUE_ID=(ChromaProcessor:1.0:)(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_mm_master_bfm:17.1:ADDRESS_UNITS=WORDS,ASSERT_HIGH_ARBITERLOCK=1,ASSERT_HIGH_BYTEENABLE=1,ASSERT_HIGH_LOCK=1,ASSERT_HIGH_READ=1,ASSERT_HIGH_READDATAVALID=1,ASSERT_HIGH_RESET=1,ASSERT_HIGH_WAITREQUEST=1,ASSERT_HIGH_WRITE=1,AV_ADDRESS_W=3,AV_ALWAYS_BURST_MAX_BURST=0,AV_BURSTCOUNT_W=1,AV_BURST_BNDR_ONLY=0,AV_BURST_LINEWRAP=0,AV_CONSTANT_BURST_BEHAVIOR=0,AV_FIX_READ_LATENCY=0,AV_MAX_PENDING_READS=0,AV_MAX_PENDING_WRITES=0,AV_NUMSYMBOLS=4,AV_READRESPONSE_W=8,AV_READ_WAIT_TIME=1,AV_REGISTERINCOMINGSIGNALS=0,AV_SYMBOL_W=8,AV_WRITERESPONSE_W=8,AV_WRITE_WAIT_TIME=0,REGISTER_WAITREQUEST=0,USE_ADDRESS=1,USE_ARBITERLOCK=0,USE_BEGIN_BURST_TRANSFER=0,USE_BEGIN_TRANSFER=0,USE_BURSTCOUNT=0,USE_BYTE_ENABLE=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READRESPONSE=0,USE_READ_DATA=1,USE_READ_DATA_VALID=0,USE_TRANSACTIONID=0,USE_WAIT_REQUEST=1,USE_WRITE=1,USE_WRITERESPONSE=0,USE_WRITE_DATA=1,VHDL_ID=0)(altera_avalon_st_sink_bfm:17.1:ST_BEATSPERCYCLE=1,ST_CHANNEL_W=1,ST_EMPTY_W=2,ST_ERROR_DESCRIPTOR=,ST_ERROR_W=1,ST_MAX_CHANNELS=1,ST_NUMSYMBOLS=3,ST_READY_LATENCY=0,ST_SYMBOL_W=10,USE_CHANNEL=0,USE_EMPTY=0,USE_ERROR=0,USE_PACKET=1,USE_READY=1,USE_VALID=1,VHDL_ID=0)(altera_avalon_st_source_bfm:17.1:ST_BEATSPERCYCLE=1,ST_CHANNEL_W=1,ST_EMPTY_W=2,ST_ERROR_DESCRIPTOR=,ST_ERROR_W=1,ST_MAX_CHANNELS=1,ST_NUMSYMBOLS=3,ST_READY_LATENCY=0,ST_SYMBOL_W=10,USE_CHANNEL=0,USE_EMPTY=0,USE_ERROR=0,USE_PACKET=1,USE_READY=1,USE_VALID=1,VHDL_ID=0)(altera_avalon_st_source_bfm:17.1:ST_BEATSPERCYCLE=1,ST_CHANNEL_W=1,ST_EMPTY_W=2,ST_ERROR_DESCRIPTOR=,ST_ERROR_W=1,ST_MAX_CHANNELS=1,ST_NUMSYMBOLS=3,ST_READY_LATENCY=0,ST_SYMBOL_W=10,USE_CHANNEL=0,USE_EMPTY=0,USE_ERROR=0,USE_PACKET=1,USE_READY=1,USE_VALID=1,VHDL_ID=0)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(avalon_streaming:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)(reset:17.1:)"
   instancePathKey="nios_system"
   kind="nios_system"
   version="1.0"
   name="nios_system">
  <parameter name="AUTO_GENERATION_ID" value="1644484309" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_CLK_50_IN_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_50_IN_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_50_IN_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/nios_system.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_chroma_processor.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_slave_MM_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/chroma_processor.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_mm_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_avalon_st_sink_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_avalon_st_source_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_001.v"
       type="VERILOG" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/ip/ChromaProcessor/ChromaProcessor_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/verification/altera_avalon_st_sink_bfm/altera_avalon_st_sink_bfm_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/verification/altera_avalon_st_source_bfm/altera_avalon_st_source_bfm_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:nios_system "nios_system"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master mm_master_bfm.m0 and slave ChromaProcessor.avalon_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_master_bfm.m0 and mm_master_bfm_m0_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces mm_master_bfm_m0_translator.avalon_universal_master_0 and ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ChromaProcessor_avalon_slave_translator.avalon_anti_slave_0 and ChromaProcessor.avalon_slave</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Warning" culprit="avalon_st_adapter.data_format_adapter_0"><![CDATA[The symbols per beat on input interface(3) and the output interface(3) match,
 but the input interface is using the empty signal, while the output interface is not using the empty signal.
 Empty signal data may be lost between the input and the output interface (across this adapter).]]></message>
   <message level="Debug" culprit="avalon_st_adapter.data_format_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.047s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.data_format_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.020s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting data_format_adapter: data_format_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.data_format_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.015s/0.016s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>10</b> modules, <b>26</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>28</b> connections]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>ChromaProcessor</b> "<b>submodules/altera_up_avalon_chroma_key</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_mm_master_bfm</b> "<b>submodules/altera_avalon_mm_master_bfm</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_st_sink_bfm</b> "<b>submodules/altera_avalon_st_sink_bfm</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_st_source_bfm</b> "<b>submodules/altera_avalon_st_source_bfm</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_st_source_bfm</b> "<b>submodules/altera_avalon_st_source_bfm</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/nios_system_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/nios_system_avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="nios_system"><![CDATA["<b>nios_system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 9 starting:ChromaProcessor "submodules/altera_up_avalon_chroma_key"</message>
   <message level="Info" culprit="ChromaProcessor"><![CDATA["<b>nios_system</b>" instantiated <b>ChromaProcessor</b> "<b>ChromaProcessor</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 8 starting:altera_avalon_mm_master_bfm "submodules/altera_avalon_mm_master_bfm"</message>
   <message level="Info" culprit="mm_master_bfm"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_mm_master_bfm</b> "<b>mm_master_bfm</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 7 starting:altera_avalon_st_sink_bfm "submodules/altera_avalon_st_sink_bfm"</message>
   <message level="Info" culprit="st_sink_bfm"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_sink_bfm</b> "<b>st_sink_bfm</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 6 starting:altera_avalon_st_source_bfm "submodules/altera_avalon_st_source_bfm"</message>
   <message level="Info" culprit="st_source_bfm_background"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_source_bfm</b> "<b>st_source_bfm_background</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv</b>]]></message>
   <message level="Debug" culprit="nios_system">queue size: 4 starting:altera_mm_interconnect "submodules/nios_system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>nios_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 3 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_master_bfm_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_master_bfm_m0_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 2 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ChromaProcessor_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ChromaProcessor_avalon_slave_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 5 starting:altera_avalon_st_adapter "submodules/nios_system_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/nios_system_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 1 starting:data_format_adapter "submodules/nios_system_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 5 starting:altera_avalon_st_adapter "submodules/nios_system_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:data_format_adapter "submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 4 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="ChromaProcessor:1.0:"
   instancePathKey="nios_system:.:ChromaProcessor"
   kind="ChromaProcessor"
   version="1.0"
   name="altera_up_avalon_chroma_key">
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_chroma_processor.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_slave_MM_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/chroma_processor.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/ip/ChromaProcessor/ChromaProcessor_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="ChromaProcessor" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 9 starting:ChromaProcessor "submodules/altera_up_avalon_chroma_key"</message>
   <message level="Info" culprit="ChromaProcessor"><![CDATA["<b>nios_system</b>" instantiated <b>ChromaProcessor</b> "<b>ChromaProcessor</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_mm_master_bfm:17.1:ADDRESS_UNITS=WORDS,ASSERT_HIGH_ARBITERLOCK=1,ASSERT_HIGH_BYTEENABLE=1,ASSERT_HIGH_LOCK=1,ASSERT_HIGH_READ=1,ASSERT_HIGH_READDATAVALID=1,ASSERT_HIGH_RESET=1,ASSERT_HIGH_WAITREQUEST=1,ASSERT_HIGH_WRITE=1,AV_ADDRESS_W=3,AV_ALWAYS_BURST_MAX_BURST=0,AV_BURSTCOUNT_W=1,AV_BURST_BNDR_ONLY=0,AV_BURST_LINEWRAP=0,AV_CONSTANT_BURST_BEHAVIOR=0,AV_FIX_READ_LATENCY=0,AV_MAX_PENDING_READS=0,AV_MAX_PENDING_WRITES=0,AV_NUMSYMBOLS=4,AV_READRESPONSE_W=8,AV_READ_WAIT_TIME=1,AV_REGISTERINCOMINGSIGNALS=0,AV_SYMBOL_W=8,AV_WRITERESPONSE_W=8,AV_WRITE_WAIT_TIME=0,REGISTER_WAITREQUEST=0,USE_ADDRESS=1,USE_ARBITERLOCK=0,USE_BEGIN_BURST_TRANSFER=0,USE_BEGIN_TRANSFER=0,USE_BURSTCOUNT=0,USE_BYTE_ENABLE=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READRESPONSE=0,USE_READ_DATA=1,USE_READ_DATA_VALID=0,USE_TRANSACTIONID=0,USE_WAIT_REQUEST=1,USE_WRITE=1,USE_WRITERESPONSE=0,USE_WRITE_DATA=1,VHDL_ID=0"
   instancePathKey="nios_system:.:mm_master_bfm"
   kind="altera_avalon_mm_master_bfm"
   version="17.1"
   name="altera_avalon_mm_master_bfm">
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_mm_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_avalon_mm_master_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/verification/altera_avalon_mm_master_bfm/altera_avalon_mm_master_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="mm_master_bfm" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 8 starting:altera_avalon_mm_master_bfm "submodules/altera_avalon_mm_master_bfm"</message>
   <message level="Info" culprit="mm_master_bfm"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_mm_master_bfm</b> "<b>mm_master_bfm</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_sink_bfm:17.1:ST_BEATSPERCYCLE=1,ST_CHANNEL_W=1,ST_EMPTY_W=2,ST_ERROR_DESCRIPTOR=,ST_ERROR_W=1,ST_MAX_CHANNELS=1,ST_NUMSYMBOLS=3,ST_READY_LATENCY=0,ST_SYMBOL_W=10,USE_CHANNEL=0,USE_EMPTY=0,USE_ERROR=0,USE_PACKET=1,USE_READY=1,USE_VALID=1,VHDL_ID=0"
   instancePathKey="nios_system:.:st_sink_bfm"
   kind="altera_avalon_st_sink_bfm"
   version="17.1"
   name="altera_avalon_st_sink_bfm">
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_avalon_st_sink_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/verification/altera_avalon_st_sink_bfm/altera_avalon_st_sink_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="st_sink_bfm" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 7 starting:altera_avalon_st_sink_bfm "submodules/altera_avalon_st_sink_bfm"</message>
   <message level="Info" culprit="st_sink_bfm"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_sink_bfm</b> "<b>st_sink_bfm</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_source_bfm:17.1:ST_BEATSPERCYCLE=1,ST_CHANNEL_W=1,ST_EMPTY_W=2,ST_ERROR_DESCRIPTOR=,ST_ERROR_W=1,ST_MAX_CHANNELS=1,ST_NUMSYMBOLS=3,ST_READY_LATENCY=0,ST_SYMBOL_W=10,USE_CHANNEL=0,USE_EMPTY=0,USE_ERROR=0,USE_PACKET=1,USE_READY=1,USE_VALID=1,VHDL_ID=0"
   instancePathKey="nios_system:.:st_source_bfm_background"
   kind="altera_avalon_st_source_bfm"
   version="17.1"
   name="altera_avalon_st_source_bfm">
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_avalon_st_source_bfm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/sopc_builder_ip/verification/altera_avalon_st_source_bfm/altera_avalon_st_source_bfm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system"
     as="st_source_bfm_background,st_source_bfm_foreground" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 6 starting:altera_avalon_st_source_bfm "submodules/altera_avalon_st_source_bfm"</message>
   <message level="Info" culprit="st_source_bfm_background"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_source_bfm</b> "<b>st_source_bfm_background</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/verbosity_pkg.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/avalon_utilities_pkg.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:17.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {mm_master_bfm_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {SYNC_RESET} {0};add_instance {ChromaProcessor_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_master_bfm_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_master_bfm_m0_translator.avalon_universal_master_0} {ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_master_bfm_m0_translator.avalon_universal_master_0/ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_master_bfm_m0_translator.avalon_universal_master_0/ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_master_bfm_m0_translator.avalon_universal_master_0/ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_master_bfm_clk_reset_reset_bridge.out_reset} {mm_master_bfm_m0_translator.reset} {reset};add_connection {mm_master_bfm_clk_reset_reset_bridge.out_reset} {ChromaProcessor_avalon_slave_translator.reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_master_bfm_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ChromaProcessor_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_master_bfm_clk_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_master_bfm_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_master_bfm_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_master_bfm_clk_reset_reset_bridge.in_reset};add_interface {mm_master_bfm_m0} {avalon} {slave};set_interface_property {mm_master_bfm_m0} {EXPORT_OF} {mm_master_bfm_m0_translator.avalon_anti_master_0};add_interface {ChromaProcessor_avalon_slave} {avalon} {master};set_interface_property {ChromaProcessor_avalon_slave} {EXPORT_OF} {ChromaProcessor_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ChromaProcessor.avalon_slave} {0};set_module_assignment {interconnect_id.mm_master_bfm.m0} {0};(altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:17.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:17.1:)(reset:17.1:)(clock:17.1:)(clock:17.1:)(clock:17.1:)"
   instancePathKey="nios_system:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="17.1"
   name="nios_system_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {mm_master_bfm_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_DATA_W} {32};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READ} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {mm_master_bfm_m0_translator} {SYNC_RESET} {0};add_instance {ChromaProcessor_avalon_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READ} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ChromaProcessor_avalon_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {mm_master_bfm_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {mm_master_bfm_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {mm_master_bfm_m0_translator.avalon_universal_master_0} {ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {mm_master_bfm_m0_translator.avalon_universal_master_0/ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {mm_master_bfm_m0_translator.avalon_universal_master_0/ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {mm_master_bfm_m0_translator.avalon_universal_master_0/ChromaProcessor_avalon_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {mm_master_bfm_clk_reset_reset_bridge.out_reset} {mm_master_bfm_m0_translator.reset} {reset};add_connection {mm_master_bfm_clk_reset_reset_bridge.out_reset} {ChromaProcessor_avalon_slave_translator.reset} {reset};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_master_bfm_m0_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {ChromaProcessor_avalon_slave_translator.clk} {clock};add_connection {clk_50_clk_clock_bridge.out_clk} {mm_master_bfm_clk_reset_reset_bridge.clk} {clock};add_interface {clk_50_clk} {clock} {slave};set_interface_property {clk_50_clk} {EXPORT_OF} {clk_50_clk_clock_bridge.in_clk};add_interface {mm_master_bfm_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {mm_master_bfm_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {mm_master_bfm_clk_reset_reset_bridge.in_reset};add_interface {mm_master_bfm_m0} {avalon} {slave};set_interface_property {mm_master_bfm_m0} {EXPORT_OF} {mm_master_bfm_m0_translator.avalon_anti_master_0};add_interface {ChromaProcessor_avalon_slave} {avalon} {master};set_interface_property {ChromaProcessor_avalon_slave} {EXPORT_OF} {ChromaProcessor_avalon_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ChromaProcessor.avalon_slave} {0};set_module_assignment {interconnect_id.mm_master_bfm.m0} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 4 starting:altera_mm_interconnect "submodules/nios_system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>nios_system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 3 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_master_bfm_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_master_bfm_m0_translator</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 2 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ChromaProcessor_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ChromaProcessor_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=30,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=1,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=30,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:17.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=NO)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="nios_system:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="nios_system_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="30" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="30" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="nios_system" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 5 starting:altera_avalon_st_adapter "submodules/nios_system_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>data_format_adapter</b> "<b>submodules/nios_system_avalon_st_adapter_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 1 starting:data_format_adapter "submodules/nios_system_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:17.1:AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=30,inEmptyWidth=2,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=1,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=30,outEmptyWidth=2,outErrorDescriptor=,outErrorWidth=0,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=1,outUseReady=1,outUseValid=1(altera_clock_bridge:17.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:17.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(data_format_adapter:17.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=YES)(clock:17.1:)(clock:17.1:)(reset:17.1:)"
   instancePathKey="nios_system:.:avalon_st_adapter_001"
   kind="altera_avalon_st_adapter"
   version="17.1"
   name="nios_system_avalon_st_adapter_001">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="1" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="0" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="1" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="2" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="30" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="inDataWidth" value="30" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_001.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="nios_system"
     as="avalon_st_adapter_001,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 5 starting:altera_avalon_st_adapter "submodules/nios_system_avalon_st_adapter_001"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_001"><![CDATA["<b>avalon_st_adapter_001</b>" reuses <b>data_format_adapter</b> "<b>submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_001"><![CDATA["<b>nios_system</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_001</b>"]]></message>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:data_format_adapter "submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="nios_system:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="nios_system" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 4 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>nios_system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:mm_master_bfm_m0_translator"
   kind="altera_merlin_master_translator"
   version="17.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="mm_master_bfm_m0_translator" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 3 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="mm_master_bfm_m0_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>mm_master_bfm_m0_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:17.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="nios_system:.:mm_interconnect_0:.:ChromaProcessor_avalon_slave_translator"
   kind="altera_merlin_slave_translator"
   version="17.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_mm_interconnect_0"
     as="ChromaProcessor_avalon_slave_translator" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 2 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="ChromaProcessor_avalon_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>ChromaProcessor_avalon_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:17.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=YES,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=NO"
   instancePathKey="nios_system:.:avalon_st_adapter:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="17.1"
   name="nios_system_avalon_st_adapter_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="NO" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="inUseEmptyPort" value="YES" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="3" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_avalon_st_adapter"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 1 starting:data_format_adapter "submodules/nios_system_avalon_st_adapter_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="data_format_adapter:17.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=3,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=true,outSymbolsPerBeat=3,outUseEmpty=false,outUseEmptyPort=YES"
   instancePathKey="nios_system:.:avalon_st_adapter_001:.:data_format_adapter_0"
   kind="data_format_adapter"
   version="17.1"
   name="nios_system_avalon_st_adapter_001_data_format_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="YES" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="3" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outUseEmpty" value="false" />
  <parameter name="outSymbolsPerBeat" value="3" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/ajmorflo/Documents/QDesign/CHS_CROMA_KEY/Verification_IP/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/17.1/ip/altera/avalon_st/altera_avalon_st_data_format_adapter/avalon-st_data_format_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="nios_system_avalon_st_adapter_001"
     as="data_format_adapter_0" />
  <messages>
   <message level="Debug" culprit="nios_system">queue size: 0 starting:data_format_adapter "submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0"</message>
   <message level="Info" culprit="data_format_adapter_0"><![CDATA["<b>avalon_st_adapter_001</b>" instantiated <b>data_format_adapter</b> "<b>data_format_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
