#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Oct 27 10:27:24 2023
# Process ID: 36352
# Current directory: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1
# Command line: vivado.exe -log mb_hdmi_top_level.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_hdmi_top_level.tcl -notrace
# Log file: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level.vdi
# Journal file: C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1\vivado.jou
# Running On: Abdullah-Champaign-PC, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 17102 MB
#-----------------------------------------------------------
source mb_hdmi_top_level.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Abdullah/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Abdullah/Downloads/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top mb_hdmi_top_level -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0.dcp' for cell 'mb_hdmi_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.dcp' for cell 'mb_hdmi_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/mb_hdmi_hdmi_text_controller_0_0.dcp' for cell 'mb_hdmi_i/hdmi_text_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.dcp' for cell 'mb_hdmi_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/mb_hdmi_microblaze_0_0.dcp' for cell 'mb_hdmi_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0.dcp' for cell 'mb_hdmi_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2.dcp' for cell 'mb_hdmi_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_xbar_0/mb_hdmi_xbar_0.dcp' for cell 'mb_hdmi_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_dlmb_bram_if_cntlr_2/mb_hdmi_dlmb_bram_if_cntlr_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_dlmb_v10_2/mb_hdmi_dlmb_v10_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_ilmb_bram_if_cntlr_2/mb_hdmi_ilmb_bram_if_cntlr_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_ilmb_v10_2/mb_hdmi_ilmb_v10_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_lmb_bram_2/mb_hdmi_lmb_bram_2.dcp' for cell 'mb_hdmi_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.307 . Memory (MB): peak = 1002.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7938 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'mb_hdmi_top_level' is not ideal for floorplanning, since the cellview 'mb_hdmi_hdmi_text_controller_0_0_hdmi_text_controller_v1_0_AXI' defined in file 'mb_hdmi_hdmi_text_controller_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/mb_hdmi_microblaze_0_0.xdc] for cell 'mb_hdmi_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/mb_hdmi_microblaze_0_0.xdc] for cell 'mb_hdmi_i/microblaze_0/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2_board.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2_board.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc:57]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.453 ; gain = 487.520
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc] for cell 'mb_hdmi_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2_board.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2_board.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_rst_clk_wiz_1_100M_2/mb_hdmi_rst_clk_wiz_1_100M_2.xdc] for cell 'mb_hdmi_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0_board.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0_board.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_axi_uartlite_0_0/mb_hdmi_axi_uartlite_0_0.xdc] for cell 'mb_hdmi_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Parsing XDC File [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc]
CRITICAL WARNING: [Constraints 18-1055] Clock 'clk_100' completely overrides clock 'Clk', which is referenced by one or more other constraints. Any constraints that refer to the overridden clock will be ignored.
New: create_clock -period 10.000 -name clk_100 -waveform {0.000 5.000} [get_ports Clk], [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:1]
Previous: create_clock -period 10.000 [get_ports Clk], [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_clk_wiz_1_2/mb_hdmi_clk_wiz_1_2.xdc:56]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_int_tri_i[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_sclk'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_mosi'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_miso'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'gpio_usb_rst_tri_o'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'usb_spi_ss'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segA[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[4]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[5]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[6]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_segB[7]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[0]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[1]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[2]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hex_gridB[3]'. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Abdullah/Lab_7/Lab_7.srcs/constrs_1/imports/lab7_1_provided_fa23_2/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_axi_intc_0/mb_hdmi_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_hdmi_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.xdc] for cell 'mb_hdmi_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.xdc:50]
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_mdm_1_2/mb_hdmi_mdm_1_2.xdc] for cell 'mb_hdmi_i/mdm_1/U0'
Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
Finished Parsing XDC File [c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_hdmi_text_controller_0_0/src/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'mb_hdmi_i/hdmi_text_controller_0/inst/clk_wiz/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'mb_hdmi_top_level'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/Abdullah/Lab_7/Lab_7.gen/sources_1/bd/mb_hdmi/ip/mb_hdmi_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1643.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 241 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

28 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1643.875 ; gain = 1121.742
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.800 . Memory (MB): peak = 1643.875 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 173f64de2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 1655.234 ; gain = 11.359

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ec0284d0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1994.223 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 171 cells and removed 253 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: 1769aac84

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.223 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 127 cells and removed 285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1812e20e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.223 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG mb_hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_hdmi_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13a58c4c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1994.223 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1daa388a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.223 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b0f4957d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.223 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             171  |             253  |                                              3  |
|  Constant propagation         |             127  |             285  |                                              1  |
|  Sweep                        |               0  |              81  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1994.223 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b27943d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1994.223 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1b27943d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 2221.867 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b27943d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2221.867 ; gain = 227.645

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b27943d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2221.867 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2221.867 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b27943d1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2221.867 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2221.867 ; gain = 577.992
INFO: [runtcl-4] Executing : report_drc -file mb_hdmi_top_level_drc_opted.rpt -pb mb_hdmi_top_level_drc_opted.pb -rpx mb_hdmi_top_level_drc_opted.rpx
Command: report_drc -file mb_hdmi_top_level_drc_opted.rpt -pb mb_hdmi_top_level_drc_opted.pb -rpx mb_hdmi_top_level_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2221.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2221.867 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ea6548c6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2221.867 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c8f6ba69

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 178707e67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 178707e67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2221.867 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 178707e67

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 171708ff4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18c6a9798

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18c6a9798

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18622b8e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 736 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 0, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 286 nets or LUTs. Breaked 8 LUTs, combined 278 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_0_in[3]. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 2221.867 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2221.867 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |            278  |                   286  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |            278  |                   287  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ac428b89

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2221.867 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 136d14b2c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2221.867 ; gain = 0.000
Phase 2 Global Placement | Checksum: 136d14b2c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 135349222

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12ebb50d1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 172eb7908

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ce4c5bb8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 140d3aa7c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c36ccc56

Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 163ede248

Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 152d2ee6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fd4983b1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2221.867 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fd4983b1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2221.867 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6a3235be

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.569 | TNS=-2.614 |
Phase 1 Physical Synthesis Initialization | Checksum: 14fb59cb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2272.918 ; gain = 19.699
INFO: [Place 46-33] Processed net mb_hdmi_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 14fb59cb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2279.488 ; gain = 26.270
Phase 4.1.1.1 BUFG Insertion | Checksum: 6a3235be

Time (s): cpu = 00:00:32 ; elapsed = 00:01:07 . Memory (MB): peak = 2279.488 ; gain = 57.621

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.224. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 13ad71b24

Time (s): cpu = 00:00:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2298.699 ; gain = 76.832

Time (s): cpu = 00:00:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2298.699 ; gain = 76.832
Phase 4.1 Post Commit Optimization | Checksum: 13ad71b24

Time (s): cpu = 00:00:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2298.699 ; gain = 76.832

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13ad71b24

Time (s): cpu = 00:00:43 ; elapsed = 00:01:26 . Memory (MB): peak = 2298.699 ; gain = 76.832

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                8x8|              16x16|
|___________|___________________|___________________|
|      South|              16x16|              16x16|
|___________|___________________|___________________|
|       East|                2x2|                8x8|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13ad71b24

Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 2298.699 ; gain = 76.832
Phase 4.3 Placer Reporting | Checksum: 13ad71b24

Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 2298.699 ; gain = 76.832

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2298.699 ; gain = 0.000

Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 2298.699 ; gain = 76.832
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f7421735

Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 2298.699 ; gain = 76.832
Ending Placer Task | Checksum: 17ae514f8

Time (s): cpu = 00:00:43 ; elapsed = 00:01:27 . Memory (MB): peak = 2298.699 ; gain = 76.832
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:28 . Memory (MB): peak = 2298.699 ; gain = 76.832
INFO: [runtcl-4] Executing : report_io -file mb_hdmi_top_level_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2298.699 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_hdmi_top_level_utilization_placed.rpt -pb mb_hdmi_top_level_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_hdmi_top_level_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 2298.699 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2325.664 ; gain = 13.418
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2325.664 ; gain = 26.965
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2392.238 ; gain = 66.574
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 61 Warnings, 61 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2392.238 ; gain = 66.574
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2432.555 ; gain = 40.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 9a7111c3 ConstDB: 0 ShapeSum: e0740335 RouteDB: 0
Post Restoration Checksum: NetGraph: 14f26d1 | NumContArr: ea1f6c60 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 10478e8de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2501.543 ; gain = 53.574

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10478e8de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2501.543 ; gain = 53.574

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10478e8de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2501.543 ; gain = 53.574
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b901f640

Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2501.543 ; gain = 53.574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.350  | TNS=0.000  | WHS=-0.240 | THS=-43.271|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00677669 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28731
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28731
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16b93cec7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2503.332 ; gain = 55.363

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16b93cec7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2503.332 ; gain = 55.363
Phase 3 Initial Routing | Checksum: 1b2dc0568

Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18210
 Number of Nodes with overlaps = 6847
 Number of Nodes with overlaps = 3347
 Number of Nodes with overlaps = 1581
 Number of Nodes with overlaps = 912
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.167 | TNS=-0.254 | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 1ff851730

Time (s): cpu = 00:02:26 ; elapsed = 00:03:14 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4235
 Number of Nodes with overlaps = 1658
 Number of Nodes with overlaps = 535
 Number of Nodes with overlaps = 199
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.339 | TNS=-6.847 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1f11db711

Time (s): cpu = 00:03:07 ; elapsed = 00:04:16 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 226
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.162 | TNS=-0.162 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 258aa137c

Time (s): cpu = 00:03:22 ; elapsed = 00:04:39 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 926
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 155
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.021  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 14811b3de

Time (s): cpu = 00:03:42 ; elapsed = 00:05:14 . Memory (MB): peak = 2544.762 ; gain = 96.793
Phase 4 Rip-up And Reroute | Checksum: 14811b3de

Time (s): cpu = 00:03:42 ; elapsed = 00:05:14 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14811b3de

Time (s): cpu = 00:03:42 ; elapsed = 00:05:14 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14811b3de

Time (s): cpu = 00:03:42 ; elapsed = 00:05:14 . Memory (MB): peak = 2544.762 ; gain = 96.793
Phase 5 Delay and Skew Optimization | Checksum: 14811b3de

Time (s): cpu = 00:03:42 ; elapsed = 00:05:14 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20e52c9f7

Time (s): cpu = 00:03:43 ; elapsed = 00:05:16 . Memory (MB): peak = 2544.762 ; gain = 96.793
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.021  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 123a0986a

Time (s): cpu = 00:03:43 ; elapsed = 00:05:16 . Memory (MB): peak = 2544.762 ; gain = 96.793
Phase 6 Post Hold Fix | Checksum: 123a0986a

Time (s): cpu = 00:03:43 ; elapsed = 00:05:16 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 35.9134 %
  Global Horizontal Routing Utilization  = 29.7754 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c84652cc

Time (s): cpu = 00:03:43 ; elapsed = 00:05:17 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c84652cc

Time (s): cpu = 00:03:43 ; elapsed = 00:05:17 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e4310c52

Time (s): cpu = 00:03:44 ; elapsed = 00:05:19 . Memory (MB): peak = 2544.762 ; gain = 96.793

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.021  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e4310c52

Time (s): cpu = 00:03:46 ; elapsed = 00:05:21 . Memory (MB): peak = 2544.762 ; gain = 96.793
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 160785146

Time (s): cpu = 00:03:46 ; elapsed = 00:05:21 . Memory (MB): peak = 2544.762 ; gain = 96.793

Time (s): cpu = 00:03:46 ; elapsed = 00:05:21 . Memory (MB): peak = 2544.762 ; gain = 96.793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 62 Warnings, 61 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:48 ; elapsed = 00:05:23 . Memory (MB): peak = 2544.762 ; gain = 112.207
INFO: [runtcl-4] Executing : report_drc -file mb_hdmi_top_level_drc_routed.rpt -pb mb_hdmi_top_level_drc_routed.pb -rpx mb_hdmi_top_level_drc_routed.rpx
Command: report_drc -file mb_hdmi_top_level_drc_routed.rpt -pb mb_hdmi_top_level_drc_routed.pb -rpx mb_hdmi_top_level_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_hdmi_top_level_methodology_drc_routed.rpt -pb mb_hdmi_top_level_methodology_drc_routed.pb -rpx mb_hdmi_top_level_methodology_drc_routed.rpx
Command: report_methodology -file mb_hdmi_top_level_methodology_drc_routed.rpt -pb mb_hdmi_top_level_methodology_drc_routed.pb -rpx mb_hdmi_top_level_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2680.348 ; gain = 135.586
INFO: [runtcl-4] Executing : report_power -file mb_hdmi_top_level_power_routed.rpt -pb mb_hdmi_top_level_power_summary_routed.pb -rpx mb_hdmi_top_level_power_routed.rpx
Command: report_power -file mb_hdmi_top_level_power_routed.rpt -pb mb_hdmi_top_level_power_summary_routed.pb -rpx mb_hdmi_top_level_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
137 Infos, 63 Warnings, 61 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2716.719 ; gain = 36.371
INFO: [runtcl-4] Executing : report_route_status -file mb_hdmi_top_level_route_status.rpt -pb mb_hdmi_top_level_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_hdmi_top_level_timing_summary_routed.rpt -pb mb_hdmi_top_level_timing_summary_routed.pb -rpx mb_hdmi_top_level_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_hdmi_top_level_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_hdmi_top_level_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_hdmi_top_level_bus_skew_routed.rpt -pb mb_hdmi_top_level_bus_skew_routed.pb -rpx mb_hdmi_top_level_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2772.629 ; gain = 17.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/Abdullah/Lab_7/Lab_7.runs/impl_1/mb_hdmi_top_level_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 10:35:46 2023...
