$date
	Thu Jan 23 23:00:31 2014
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RAM_tb $end
$var wire 1 ! clk $end
$var wire 8 " data_out [7:0] $end
$var reg 4 # address [3:0] $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % enable $end
$var reg 1 & wr_en $end
$scope module clk_gen_I $end
$var reg 1 ' clk_out $end
$upscope $end
$scope module RAM_I $end
$var wire 4 ( address [3:0] $end
$var wire 1 ! clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 * enable $end
$var wire 1 + wr_en $end
$var reg 8 , data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
0+
1*
bx )
bx (
0'
0&
1%
bx $
bx #
bx "
0!
$end
#5
1'
1!
#10
0'
0!
#15
1'
1!
#20
0'
0!
#25
1'
1!
#30
0'
0!
#35
1'
1!
#40
0'
0!
#45
1'
1!
#50
0'
0!
#55
1'
1!
#60
0'
0!
#65
1'
1!
#70
0'
0!
#75
1'
1!
#80
0'
0!
#85
1'
1!
#90
0'
0!
#95
1'
1!
#100
0'
0!
b0 #
b0 (
#105
b0 ,
b0 "
1'
1!
#110
0'
0!
#115
1'
1!
#120
0'
0!
b1 #
b1 (
#125
b1 ,
b1 "
1'
1!
#130
0'
0!
#135
1'
1!
#140
0'
0!
b10 #
b10 (
#145
b10 ,
b10 "
1'
1!
#150
0'
0!
#155
1'
1!
#160
0'
0!
b11 #
b11 (
#165
b11 ,
b11 "
1'
1!
#170
0'
0!
#175
1'
1!
#180
0'
0!
b100 #
b100 (
#185
b100 ,
b100 "
1'
1!
#190
0'
0!
#195
1'
1!
#200
0'
0!
b11111111 $
b11111111 )
1&
1+
b101 #
b101 (
#205
1'
1!
#210
0'
0!
#215
1'
1!
#220
0'
0!
0&
0+
#225
b11111111 ,
b11111111 "
1'
1!
#230
0'
0!
#235
1'
1!
#240
