#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr  3 18:07:58 2025
# Process ID: 10812
# Current directory: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2200 C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.xpr
# Log file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/vivado.log
# Journal file: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller\vivado.jou
# Running On: Shri, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 12622 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 1492.719 ; gain = 320.750
update_compile_order -fileset sources_1
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
Reading block design file <C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd>...
Adding component instance block -- xilinx.com:module_ref:controller:1.0 - controller_0
Adding component instance block -- xilinx.com:module_ref:ALU:1.0 - ALU_0
Adding component instance block -- xilinx.com:module_ref:PC:1.0 - PC_0
Adding component instance block -- xilinx.com:module_ref:PC_mux:1.0 - PC_mux_0
Adding component instance block -- xilinx.com:module_ref:accumulator:1.0 - accumulator_0
Adding component instance block -- xilinx.com:module_ref:addr_mux:1.0 - addr_mux_0
Adding component instance block -- xilinx.com:module_ref:counter:1.0 - counter_0
Adding component instance block -- xilinx.com:module_ref:data_mux:1.0 - data_mux_0
Adding component instance block -- xilinx.com:module_ref:memory:1.0 - memory_0
Successfully read diagram <Lipsi> from block design file <C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.500 ; gain = 99.945
delete_bd_objs [get_bd_nets controller_0_wr_en] [get_bd_nets controller_0_A_en] [get_bd_nets controller_0_addr_mux] [get_bd_nets controller_0_PC_mux] [get_bd_nets controller_0_alu_select] [get_bd_nets controller_0_PC_en] [get_bd_nets controller_0_data_mux] [get_bd_cells controller_0]
create_bd_cell -type module -reference controller controller_0
set_property location {3 28 -11} [get_bd_cells controller_0]
connect_bd_net [get_bd_pins controller_0/wr_en] [get_bd_pins ALU_0/enable]
delete_bd_objs [get_bd_nets controller_0_wr_en]
connect_bd_net [get_bd_pins controller_0/alu_select] [get_bd_pins ALU_0/enable]
connect_bd_net [get_bd_pins controller_0/wr_en] [get_bd_pins memory_0/wr_en]
connect_bd_net [get_bd_pins controller_0/PC_en] [get_bd_pins PC_0/PC_en]
connect_bd_net [get_bd_pins controller_0/A_en] [get_bd_pins accumulator_0/accu_en]
connect_bd_net [get_bd_pins controller_0/addr_mux] [get_bd_pins addr_mux_0/select]
connect_bd_net [get_bd_pins controller_0/data_mux] [get_bd_pins data_mux_0/select]
connect_bd_net [get_bd_pins controller_0/PC_mux] [get_bd_pins PC_mux_0/select]
connect_bd_net [get_bd_pins controller_0/instruction] [get_bd_pins memory_0/rd_data]
connect_bd_net [get_bd_pins controller_0/accumulator] [get_bd_pins accumulator_0/accu_out]
save_bd_design
Wrote  : <C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\bd\Lipsi\Lipsi.bd> 
Wrote  : <C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/ui/bd_7ecf6f09.ui> 
import_files -norecurse C:/Users/shrin/Desktop/Vivado_projects/clock_divider_100M_to_1/clock_divider_100M_to_1.srcs/sources_1/new/clk_div_100m_to_1Hz.v
update_compile_order -fileset sources_1
import_files -norecurse {C:/Users/shrin/Desktop/Vivado_projects/mod_16_counter/mod_16_counter.srcs/sources_1/imports/Seven_segment_display/seven_segment_display.v C:/Users/shrin/Desktop/Vivado_projects/mod_16_counter/mod_16_counter.srcs/sources_1/imports/Vivado_projects/D_flipflop/D_flipflop.srcs/sources_1/imports/Seven_segment_display/clock_100M_to_1K.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\imports\imports\Seven_segment_display\seven_segment_display.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\imports\imports\Seven_segment_display\seven_segment_display.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\imports\imports\Seven_segment_display\seven_segment_display.v:]
ERROR: [Common 17-180] Spawn failed: No error
create_bd_cell -type module -reference seven_seg_display seven_seg_display_0
create_bd_cell -type module -reference clk_div_100m_to_1Hz clk_div_100m_to_1Hz_0
set_property location {4 344 450} [get_bd_cells seven_seg_display_0]
connect_bd_net [get_bd_pins seven_seg_display_0/clk100M] [get_bd_pins accumulator_0/accu_out]
delete_bd_objs [get_bd_nets accumulator_0_accu_out]
connect_bd_net [get_bd_pins seven_seg_display_0/q] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins data_mux_0/A] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins controller_0/accumulator] [get_bd_pins accumulator_0/accu_out]
connect_bd_net [get_bd_pins PC_mux_0/accumulator] [get_bd_pins accumulator_0/accu_out]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\imports\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\imports\imports\Seven_segment_display\seven_segment_display.v:]
delete_bd_objs [get_bd_nets controller_0_alu_select] [get_bd_nets ALU_0_rx] [get_bd_cells ALU_0]
create_bd_cell -type module -reference ALU ALU_0
set_property location {5 547 171} [get_bd_cells ALU_0]
set_property location {5 582 217} [get_bd_cells ALU_0]
set_property location {5 581 175} [get_bd_cells ALU_0]
set_property location {5 598 173} [get_bd_cells ALU_0]
set_property location {5 599 189} [get_bd_cells ALU_0]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins accumulator_0/alu_out]
connect_bd_net [get_bd_pins controller_0/alu_select] [get_bd_pins ALU_0/enable]
connect_bd_net [get_bd_pins memory_0/rd_data] [get_bd_pins ALU_0/Op]
connect_bd_net [get_bd_pins ALU_0/rx2] [get_bd_pins accumulator_0/accu_out]
delete_bd_objs [get_bd_nets ALU_0_rx] [get_bd_nets controller_0_alu_select] [get_bd_cells ALU_0]
save_bd_design
Wrote  : <C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\bd\Lipsi\Lipsi.bd> 
Wrote  : <C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/ui/bd_7ecf6f09.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\imports\Lipsi_project\ALU\ALU.srcs\sources_1\new\ALU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\new\controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\imports\imports\Seven_segment_display\seven_segment_display.v:]
create_bd_cell -type module -reference ALU ALU_0
set_property location {5 584 56} [get_bd_cells ALU_0]
set_property location {5 533 136} [get_bd_cells ALU_0]
set_property location {5 554 171} [get_bd_cells ALU_0]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins accumulator_0/alu_out]
connect_bd_net [get_bd_pins ALU_0/enable] [get_bd_pins controller_0/alu_select]
connect_bd_net [get_bd_pins ALU_0/Op] [get_bd_pins memory_0/rd_data]
connect_bd_net [get_bd_pins ALU_0/rx2] [get_bd_pins accumulator_0/accu_out]
save_bd_design
Wrote  : <C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\bd\Lipsi\Lipsi.bd> 
Wrote  : <C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/ui/bd_7ecf6f09.ui> 
set_property location {1.5 -445 422} [get_bd_cells clk_div_100m_to_1Hz_0]
set_property location {2 -465 461} [get_bd_cells clk_div_100m_to_1Hz_0]
connect_bd_net [get_bd_pins clk_div_100m_to_1Hz_0/clk_1Hz] [get_bd_pins PC_0/clk]
connect_bd_net [get_bd_pins controller_0/clk] [get_bd_pins clk_div_100m_to_1Hz_0/clk_1Hz]
connect_bd_net [get_bd_pins accumulator_0/clk] [get_bd_pins clk_div_100m_to_1Hz_0/clk_1Hz]
connect_bd_net [get_bd_pins clk_div_100m_to_1Hz_0/clk_100M] [get_bd_pins seven_seg_display_0/clk100M]
connect_bd_net [get_bd_pins memory_0/clk100m] [get_bd_pins clk_div_100m_to_1Hz_0/clk_100M]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\bd\Lipsi\Lipsi.bd> 
Wrote  : <C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/ui/bd_7ecf6f09.ui> 
launch_runs impl_1 -jobs 4
[Thu Apr  3 19:11:14 2025] Launched synth_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.runs/synth_1/runme.log
[Thu Apr  3 19:11:14 2025] Launched impl_1...
Run output will be captured here: C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.runs/impl_1/runme.log
validate_bd_design
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/PC_mux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/addr_mux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'select' of cell '/data_mux_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/memory_0/clk100m
/memory_0/reset
/seven_seg_display_0/clk100M
/clk_div_100m_to_1Hz_0/clk_100M
/ALU_0/c

create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins clk_div_100m_to_1Hz_0/clk_100M]
create_bd_port -dir I reset
set_property location {375 221} [get_bd_ports reset]
undo
INFO: [Common 17-17] undo 'set_property location {375 221} [get_bd_ports reset]'
set_property location {-964 269} [get_bd_ports reset]
set_property location {-915 274} [get_bd_ports reset]
set_property location {-896 276} [get_bd_ports reset]
connect_bd_net [get_bd_ports reset] [get_bd_pins memory_0/reset]
delete_bd_objs [get_bd_nets ALU_0_rx] [get_bd_nets controller_0_alu_select] [get_bd_cells ALU_0]
create_bd_cell -type module -reference ALU ALU_0
set_property location {6 785 158} [get_bd_cells ALU_0]
set_property location {6 759 213} [get_bd_cells ALU_0]
set_property location {6 744 193} [get_bd_cells ALU_0]
connect_bd_net [get_bd_pins ALU_0/rx] [get_bd_pins accumulator_0/alu_out]
delete_bd_objs [get_bd_nets ALU_0_rx] [get_bd_cells ALU_0]
create_bd_cell -type module -reference ALU ALU_0
delete_bd_objs [get_bd_cells ALU_0]
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
open_bd_design {C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/Lipsi.bd}
create_bd_cell -type module -reference ALU ALU_0
delete_bd_objs [get_bd_cells ALU_0]
save_bd_design
Wrote  : <C:\Users\shrin\Desktop\Vivado_projects\Lipsi_project\controller\controller.srcs\sources_1\bd\Lipsi\Lipsi.bd> 
Wrote  : <C:/Users/shrin/Desktop/Vivado_projects/Lipsi_project/controller/controller.srcs/sources_1/bd/Lipsi/ui/bd_7ecf6f09.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  4 01:03:31 2025...
