// Seed: 213014742
module module_0 (
    input wand id_0,
    output wire id_1,
    input wand id_2,
    input supply1 id_3,
    output wand id_4
);
  wire id_6;
  wire id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input wire id_2,
    input supply0 id_3,
    output uwire id_4
);
  supply1 id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_0,
      id_2,
      id_4
  );
  wire id_8;
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1] = 1;
  wire id_11;
endmodule
