use 

entity switchesCounter is
	port( clk      : in std_logic;
			switches : in std_logic_vector(3 downto 0);
			counter  : out std_logic);
end switchesCounter;

architecture Behav of switchesCounter is
signal s_counter : std_logic_vector(2 downto 0);
begin
	process(clk)
	begin
		if(rising_edge(clk)) then
			
		end if;

end Behav;