var group___a_l_t___s_p_i_m =
[
    [ "Register : Control Register 0 - ctrlr0", "group___a_l_t___s_p_i_m___c_t_l_r0.html", "group___a_l_t___s_p_i_m___c_t_l_r0" ],
    [ "Register : Control Register 1 - ctrlr1", "group___a_l_t___s_p_i_m___c_t_l_r1.html", "group___a_l_t___s_p_i_m___c_t_l_r1" ],
    [ "Register : Enable Register - spienr", "group___a_l_t___s_p_i_m___s_p_i_e_n_r.html", "group___a_l_t___s_p_i_m___s_p_i_e_n_r" ],
    [ "Register : Microwire Control Register - mwcr", "group___a_l_t___s_p_i_m___m_w_c_r.html", "group___a_l_t___s_p_i_m___m_w_c_r" ],
    [ "Register : Slave Enable Register - ser", "group___a_l_t___s_p_i_m___s_e_r.html", "group___a_l_t___s_p_i_m___s_e_r" ],
    [ "Register : Baud Rate Select Register - baudr", "group___a_l_t___s_p_i_m___b_a_u_d_r.html", "group___a_l_t___s_p_i_m___b_a_u_d_r" ],
    [ "Register : Transmit FIFO Threshold Level Register - txftlr", "group___a_l_t___s_p_i_m___t_x_f_t_l_r.html", "group___a_l_t___s_p_i_m___t_x_f_t_l_r" ],
    [ "Register : Receive FIFO Threshold Level Register - rxftlr", "group___a_l_t___s_p_i_m___r_x_f_t_l_r.html", "group___a_l_t___s_p_i_m___r_x_f_t_l_r" ],
    [ "Register : Transmit FIFO Level Register - txflr", "group___a_l_t___s_p_i_m___t_x_f_l_r.html", "group___a_l_t___s_p_i_m___t_x_f_l_r" ],
    [ "Register : Receive FIFO Level Register - rxflr", "group___a_l_t___s_p_i_m___r_x_f_l_r.html", "group___a_l_t___s_p_i_m___r_x_f_l_r" ],
    [ "Register : Status Register - sr", "group___a_l_t___s_p_i_m___s_r.html", "group___a_l_t___s_p_i_m___s_r" ],
    [ "Register : Interrupt Mask Register - imr", "group___a_l_t___s_p_i_m___i_m_r.html", "group___a_l_t___s_p_i_m___i_m_r" ],
    [ "Register : Interrupt Status Register - isr", "group___a_l_t___s_p_i_m___i_s_r.html", "group___a_l_t___s_p_i_m___i_s_r" ],
    [ "Register : Raw Interrupt Status Register - risr", "group___a_l_t___s_p_i_m___r_i_s_r.html", "group___a_l_t___s_p_i_m___r_i_s_r" ],
    [ "Register : Transmit FIFO Overflow Interrupt Clear Register - txoicr", "group___a_l_t___s_p_i_m___t_x_o_i_c_r.html", "group___a_l_t___s_p_i_m___t_x_o_i_c_r" ],
    [ "Register : Receive FIFO Overflow Interrupt Clear Register - rxoicr", "group___a_l_t___s_p_i_m___r_x_o_i_c_r.html", "group___a_l_t___s_p_i_m___r_x_o_i_c_r" ],
    [ "Register : Receive FIFO Underflow Interrupt Clear Register - rxuicr", "group___a_l_t___s_p_i_m___r_x_u_i_c_r.html", "group___a_l_t___s_p_i_m___r_x_u_i_c_r" ],
    [ "Register : Interrupt Clear Register - icr", "group___a_l_t___s_p_i_m___i_c_r.html", "group___a_l_t___s_p_i_m___i_c_r" ],
    [ "Register : DMA Control Register - dmacr", "group___a_l_t___s_p_i_m___d_m_a_c_r.html", "group___a_l_t___s_p_i_m___d_m_a_c_r" ],
    [ "Register : DMA Transmit Data Level Register - dmatdlr", "group___a_l_t___s_p_i_m___d_m_a_t_d_l_r.html", "group___a_l_t___s_p_i_m___d_m_a_t_d_l_r" ],
    [ "Register : DMA Receive Data Level Register - dmardlr", "group___a_l_t___s_p_i_m___d_m_a_r_d_l_r.html", "group___a_l_t___s_p_i_m___d_m_a_r_d_l_r" ],
    [ "Register : Identification Register - idr", "group___a_l_t___s_p_i_m___i_d_r.html", "group___a_l_t___s_p_i_m___i_d_r" ],
    [ "Register : Component Version Register - spi_version_id", "group___a_l_t___s_p_i_m___s_p_i___v_e_r___i_d.html", "group___a_l_t___s_p_i_m___s_p_i___v_e_r___i_d" ],
    [ "Register : Data Register - dr", "group___a_l_t___s_p_i_m___d_r.html", "group___a_l_t___s_p_i_m___d_r" ],
    [ "Register : RX Sample Delay Register - rx_sample_dly", "group___a_l_t___s_p_i_m___r_x___s_m_p_l___d_l_y.html", "group___a_l_t___s_p_i_m___r_x___s_m_p_l___d_l_y" ],
    [ "ALT_SPIM_s", "group___a_l_t___s_p_i_m.html#struct_a_l_t___s_p_i_m__s", [
      [ "ctrlr0", "group___a_l_t___s_p_i_m.html#a2e4a951126ee1603c7f5d97db04a0cf5", null ],
      [ "ctrlr1", "group___a_l_t___s_p_i_m.html#a98f199b7a5c4d20b7c2c15796613a40a", null ],
      [ "spienr", "group___a_l_t___s_p_i_m.html#afc146ff85fae62bdadc7a8781ff085b4", null ],
      [ "mwcr", "group___a_l_t___s_p_i_m.html#a124124d0c3f88054bc080eea8cd737f2", null ],
      [ "ser", "group___a_l_t___s_p_i_m.html#a05ebd5a655fb798072355c7e490d792e", null ],
      [ "baudr", "group___a_l_t___s_p_i_m.html#a3ae3e9d245f63431e439c1b1b9239a40", null ],
      [ "txftlr", "group___a_l_t___s_p_i_m.html#acff716fa33caaadb97364e8c66b139a1", null ],
      [ "rxftlr", "group___a_l_t___s_p_i_m.html#a4eb4f74c29058f3dee64c291e9892295", null ],
      [ "txflr", "group___a_l_t___s_p_i_m.html#a74ecca0d20f0cf7ec0f6d49f8ef7c1f6", null ],
      [ "rxflr", "group___a_l_t___s_p_i_m.html#a37299f87b8a0680bb6cdb3966f51c1f7", null ],
      [ "sr", "group___a_l_t___s_p_i_m.html#a741a36d633e125eccaea5920e6f43d26", null ],
      [ "imr", "group___a_l_t___s_p_i_m.html#ac68c6b26aacea38e9a036adc2302e8d8", null ],
      [ "isr", "group___a_l_t___s_p_i_m.html#a90ccf2c827c57c49d816cf4157404958", null ],
      [ "risr", "group___a_l_t___s_p_i_m.html#aac626e9f70ccadbcd7f8c72663228b6a", null ],
      [ "txoicr", "group___a_l_t___s_p_i_m.html#ae0b256eac8876ad972c10c4eb2b9993d", null ],
      [ "rxoicr", "group___a_l_t___s_p_i_m.html#a7f0ab629dcdc38e56a0cf9594ce86473", null ],
      [ "rxuicr", "group___a_l_t___s_p_i_m.html#a74ecb6d5e2676d80fc17ddfd426e2162", null ],
      [ "_pad_0x44_0x47", "group___a_l_t___s_p_i_m.html#a81f9db4c9e9cd008754185d93cd414fe", null ],
      [ "icr", "group___a_l_t___s_p_i_m.html#af0275a55395912bb70a8390bce8b5b84", null ],
      [ "dmacr", "group___a_l_t___s_p_i_m.html#a361798f22ed7cf468ced54800e97fc3e", null ],
      [ "dmatdlr", "group___a_l_t___s_p_i_m.html#a79d71d0f9027cc15ddb22e18c0321813", null ],
      [ "dmardlr", "group___a_l_t___s_p_i_m.html#adfe7d63b80adb146a1788eacce444b4b", null ],
      [ "idr", "group___a_l_t___s_p_i_m.html#aa796d70aeea17d3732defea33b8c271b", null ],
      [ "spi_version_id", "group___a_l_t___s_p_i_m.html#a90bd0279a5ac5ddc4379cf5906bfedd4", null ],
      [ "dr", "group___a_l_t___s_p_i_m.html#a2be7c502b4cc0463d6e35eea8974696b", null ],
      [ "_pad_0x64_0xef", "group___a_l_t___s_p_i_m.html#ae0eba9f2b4a7c133e2cad898d3e6b5ce", null ],
      [ "rx_sample_dly", "group___a_l_t___s_p_i_m.html#ad25a05a4b0e3720aa10430b157b0f5e1", null ],
      [ "_pad_0xf4_0x100", "group___a_l_t___s_p_i_m.html#ac74960461be7adb0fe2151033b9ea41f", null ]
    ] ],
    [ "ALT_SPIM_raw_s", "group___a_l_t___s_p_i_m.html#struct_a_l_t___s_p_i_m__raw__s", [
      [ "ctrlr0", "group___a_l_t___s_p_i_m.html#a917972563b5a9bfc51b96aa2db6aa7a1", null ],
      [ "ctrlr1", "group___a_l_t___s_p_i_m.html#a2796c2ebfb6b3d81910c559eb6c3e2a6", null ],
      [ "spienr", "group___a_l_t___s_p_i_m.html#abaa90058f017e97bf4b1cfbd5f0d45bb", null ],
      [ "mwcr", "group___a_l_t___s_p_i_m.html#ad063bb0ac42a97f4ec0019dd3b9f9822", null ],
      [ "ser", "group___a_l_t___s_p_i_m.html#a18c379b29b83d3eaeab1c331cd7e2484", null ],
      [ "baudr", "group___a_l_t___s_p_i_m.html#a958f91f9d55cc0aae657297874d88b9b", null ],
      [ "txftlr", "group___a_l_t___s_p_i_m.html#a57559cdd64363a5d124892eb8a0f902f", null ],
      [ "rxftlr", "group___a_l_t___s_p_i_m.html#a1f6566c0e607aab800ad0a9f437250fa", null ],
      [ "txflr", "group___a_l_t___s_p_i_m.html#a23583d95bbcbe007ac73728aceb9c210", null ],
      [ "rxflr", "group___a_l_t___s_p_i_m.html#a7994bb0ac54f81cee5db2ae32d17eda2", null ],
      [ "sr", "group___a_l_t___s_p_i_m.html#ae4e57aec755acb595e954b05861453ca", null ],
      [ "imr", "group___a_l_t___s_p_i_m.html#ae66ff2163969eeb29aaebe9627929a09", null ],
      [ "isr", "group___a_l_t___s_p_i_m.html#af8b54bb4ff99977e125e105453353186", null ],
      [ "risr", "group___a_l_t___s_p_i_m.html#a9cc80737aff5db268c87e09e298e751f", null ],
      [ "txoicr", "group___a_l_t___s_p_i_m.html#ad0174c4daca3ad2b4155f732431a981d", null ],
      [ "rxoicr", "group___a_l_t___s_p_i_m.html#a68334b280cc5ec13fe10afcf12ed120c", null ],
      [ "rxuicr", "group___a_l_t___s_p_i_m.html#a5ab72ebcff4b1edd6b2b53348c86d5ff", null ],
      [ "_pad_0x44_0x47", "group___a_l_t___s_p_i_m.html#a85785542cf4f2a64e9fb43ce823d2650", null ],
      [ "icr", "group___a_l_t___s_p_i_m.html#a6111a33b5d3870116f53e4c3e89378c3", null ],
      [ "dmacr", "group___a_l_t___s_p_i_m.html#a0244290901a2c9eb0e2b256c7b7d792e", null ],
      [ "dmatdlr", "group___a_l_t___s_p_i_m.html#a7b009e741c2352c33b3081eb86a8b3d6", null ],
      [ "dmardlr", "group___a_l_t___s_p_i_m.html#a066313875602b4bbfcd8df07552f3b01", null ],
      [ "idr", "group___a_l_t___s_p_i_m.html#a1cdfe5e4b877f9bf594188e01cad0661", null ],
      [ "spi_version_id", "group___a_l_t___s_p_i_m.html#ae216575cef61424224ac34b0c1cbb567", null ],
      [ "dr", "group___a_l_t___s_p_i_m.html#a049535904134f05b10c3b317c872f15c", null ],
      [ "_pad_0x64_0xef", "group___a_l_t___s_p_i_m.html#a5148e00a1c488ee7e4eb1298d255a7f6", null ],
      [ "rx_sample_dly", "group___a_l_t___s_p_i_m.html#a8744cb0a3a0e6150064181b79b61c572", null ],
      [ "_pad_0xf4_0x100", "group___a_l_t___s_p_i_m.html#a3681334aa5c9a986f20c707626ae7629", null ]
    ] ],
    [ "ALT_SPIM_t", "group___a_l_t___s_p_i_m.html#ga1c1e52f45906d4b9ce4790da465ec4b5", null ],
    [ "ALT_SPIM_raw_t", "group___a_l_t___s_p_i_m.html#ga355fc6ff0aacfda575c154046adde226", null ]
];