# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \src "dut.sv:2.1-18.10"
attribute \cells_not_processed 1
module \genblk_order_top
  wire $auto$module.cpp:681:import_continuous_assign$2
  wire $auto$module.cpp:681:import_continuous_assign$4
  attribute \src "dut.sv:3.14-3.18"
  wire output 1 \out1
  attribute \src "dut.sv:4.14-4.18"
  wire output 2 \out2
  wire \outer.foo.foo.x
  wire \outer.foo.x
  attribute \src "dut.sv:11.11-11.12"
  process $proc$dut.sv:11$1
    assign $auto$module.cpp:681:import_continuous_assign$2 1'1
    sync always
    sync init
      update \outer.foo.foo.x $auto$module.cpp:681:import_continuous_assign$2
  end
  attribute \src "dut.sv:9.10-9.11"
  process $proc$dut.sv:9$3
    assign $auto$module.cpp:681:import_continuous_assign$4 1'0
    sync always
    sync init
      update \outer.foo.x $auto$module.cpp:681:import_continuous_assign$4
  end
  connect \out1 \outer.foo.foo.x
  connect \out2 \outer.foo.foo.x
end
