// Seed: 2061817904
module module_0 (
    input tri id_0
);
  tri1 id_2 = -1;
  wor  id_3;
  ;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input supply1 _id_3,
    input wire id_4,
    input tri id_5
);
  assign id_1 = -1'b0 * -1'd0 / id_3;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  logic [id_3 : -1] id_9;
  supply1 id_10;
  assign id_10 = 1'b0;
  wire id_11 = id_4;
endmodule
