<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-timeperl: warning: Setting locale failed.


perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c63
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5214.93 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6460.49 --|
|-- Mem Ch  2: Reads (MB/s):  5171.11 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6760.06 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5171.11 --||-- NODE 1 Mem Read (MB/s) :  5214.93 --|
|-- NODE 0 Mem Write(MB/s) :  6760.06 --||-- NODE 1 Mem Write(MB/s) :  6460.49 --|
|-- NODE 0 P. Write (T/s):      90775 --||-- NODE 1 P. Write (T/s):      96230 --|
|-- NODE 0 Memory (MB/s):    11931.17 --||-- NODE 1 Memory (MB/s):    11675.42 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10386.04                --|
            |--                System Write Throughput(MB/s):      13220.55                --|
            |--               System Memory Throughput(MB/s):      23606.59                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d9c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8772          84      20 M   140 M     12       0     736 K
 1     999 K      1072 K    18 M   122 M    208 M     0     570 K
-----------------------------------------------------------------------
 *    1008 K      1072 K    38 M   262 M    208 M     0    1306 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.31        Core1: 26.68        
Core2: 29.31        Core3: 29.16        
Core4: 58.56        Core5: 26.20        
Core6: 29.77        Core7: 48.95        
Core8: 38.31        Core9: 39.85        
Core10: 52.41        Core11: 21.00        
Core12: 26.37        Core13: 54.93        
Core14: 26.00        Core15: 37.16        
Core16: 71.91        Core17: 27.23        
Core18: 51.72        Core19: 23.40        
Core20: 42.83        Core21: 28.51        
Core22: 47.90        Core23: 34.73        
Core24: 34.01        Core25: 28.57        
Core26: 36.49        Core27: 46.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.65
Socket1: 36.82
DDR read Latency(ns)
Socket0: 347.97
Socket1: 383.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.53        Core1: 25.48        
Core2: 29.00        Core3: 27.56        
Core4: 54.30        Core5: 26.64        
Core6: 22.94        Core7: 39.99        
Core8: 34.16        Core9: 39.11        
Core10: 52.59        Core11: 27.73        
Core12: 26.58        Core13: 53.55        
Core14: 25.46        Core15: 36.28        
Core16: 71.40        Core17: 28.69        
Core18: 51.68        Core19: 23.40        
Core20: 42.29        Core21: 27.05        
Core22: 49.34        Core23: 31.43        
Core24: 33.86        Core25: 27.62        
Core26: 42.38        Core27: 42.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.00
Socket1: 34.71
DDR read Latency(ns)
Socket0: 358.48
Socket1: 385.49
irq_total: 257817.379324228
cpu_total: 20.75
cpu_0: 35.11
cpu_1: 4.19
cpu_2: 15.96
cpu_3: 21.54
cpu_4: 39.23
cpu_5: 9.77
cpu_6: 17.69
cpu_7: 21.28
cpu_8: 1.53
cpu_9: 7.11
cpu_10: 33.71
cpu_11: 6.05
cpu_12: 13.56
cpu_13: 42.49
cpu_14: 3.46
cpu_15: 3.19
cpu_16: 37.90
cpu_17: 26.73
cpu_18: 45.28
cpu_19: 2.33
cpu_20: 37.03
cpu_21: 42.22
cpu_22: 32.11
cpu_23: 24.34
cpu_24: 2.26
cpu_25: 28.52
cpu_26: 4.59
cpu_27: 21.81
enp130s0f0_tx_bytes: 3663291
enp130s0f1_tx_bytes: 6812334
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 10475625
enp130s0f0_tx_packets_phy: 121959
enp130s0f1_tx_packets_phy: 170159
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 292118
enp130s0f0_rx_bytes: 6952707661
enp130s0f1_rx_bytes: 6182576370
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13135284031
enp130s0f0_rx_bytes_phy: 6994998795
enp130s0f1_rx_bytes_phy: 6220005549
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13215004344
enp130s0f0_tx_bytes_phy: 8138440
enp130s0f1_tx_bytes_phy: 11509516
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 19647956
enp130s0f0_rx_packets: 775657
enp130s0f1_rx_packets: 689730
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1465387
enp130s0f0_tx_packets: 55504
enp130s0f1_tx_packets: 103217
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 158721
enp130s0f0_rx_packets_phy: 775671
enp130s0f1_rx_packets_phy: 689732
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1465403


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.00        Core1: 27.20        
Core2: 29.47        Core3: 36.26        
Core4: 51.06        Core5: 23.91        
Core6: 29.25        Core7: 34.54        
Core8: 39.00        Core9: 42.01        
Core10: 51.51        Core11: 28.10        
Core12: 27.92        Core13: 52.83        
Core14: 25.40        Core15: 36.87        
Core16: 71.26        Core17: 25.78        
Core18: 50.79        Core19: 24.42        
Core20: 41.96        Core21: 25.15        
Core22: 47.95        Core23: 32.15        
Core24: 34.32        Core25: 28.60        
Core26: 44.75        Core27: 35.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.34
Socket1: 33.71
DDR read Latency(ns)
Socket0: 368.73
Socket1: 371.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.57        Core1: 26.97        
Core2: 29.15        Core3: 31.13        
Core4: 52.45        Core5: 24.19        
Core6: 28.91        Core7: 36.16        
Core8: 39.37        Core9: 43.09        
Core10: 51.42        Core11: 27.67        
Core12: 30.12        Core13: 52.32        
Core14: 24.51        Core15: 35.27        
Core16: 70.24        Core17: 27.15        
Core18: 50.77        Core19: 23.83        
Core20: 41.36        Core21: 24.53        
Core22: 46.70        Core23: 30.42        
Core24: 33.85        Core25: 26.75        
Core26: 43.25        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.27
Socket1: 32.95
DDR read Latency(ns)
Socket0: 367.38
Socket1: 375.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.42        Core1: 27.35        
Core2: 29.05        Core3: 38.55        
Core4: 52.78        Core5: 26.07        
Core6: 29.40        Core7: 35.88        
Core8: 31.53        Core9: 41.99        
Core10: 51.52        Core11: 28.62        
Core12: 30.37        Core13: 53.68        
Core14: 20.29        Core15: 35.59        
Core16: 71.54        Core17: 27.30        
Core18: 50.83        Core19: 25.24        
Core20: 42.03        Core21: 26.02        
Core22: 49.01        Core23: 31.36        
Core24: 32.26        Core25: 29.27        
Core26: 42.49        Core27: 35.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.84
Socket1: 34.57
DDR read Latency(ns)
Socket0: 370.20
Socket1: 369.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.62        Core1: 27.14        
Core2: 25.73        Core3: 32.95        
Core4: 54.61        Core5: 24.97        
Core6: 29.33        Core7: 40.61        
Core8: 41.41        Core9: 37.42        
Core10: 52.05        Core11: 28.36        
Core12: 29.91        Core13: 52.17        
Core14: 24.51        Core15: 35.85        
Core16: 70.95        Core17: 25.58        
Core18: 51.37        Core19: 24.28        
Core20: 42.47        Core21: 25.96        
Core22: 48.59        Core23: 30.78        
Core24: 31.68        Core25: 29.84        
Core26: 27.54        Core27: 34.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.83
Socket1: 33.96
DDR read Latency(ns)
Socket0: 361.90
Socket1: 380.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24587
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411627942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411632930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205818412; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205818412; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205904145; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205904145; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004935614; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4865971; Consumed Joules: 297.00; Watts: 49.46; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1432819; Consumed DRAM Joules: 21.92; DRAM Watts: 3.65
S1P0; QPIClocks: 14411699514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411702818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205937811; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205937811; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205856424; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205856424; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004996802; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4954860; Consumed Joules: 302.42; Watts: 50.36; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1481429; Consumed DRAM Joules: 22.67; DRAM Watts: 3.77
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6141
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.38   0.34    0.80      47 M     54 M    0.14    0.23    0.04    0.04     3080     5373      254     67
   1    1     0.03   0.63   0.05    0.61     855 K   2025 K    0.58    0.23    0.00    0.01       56       41       30     64
   2    0     0.11   0.90   0.12    0.63    3368 K   6561 K    0.49    0.31    0.00    0.01      224       35      166     65
   3    1     0.06   0.41   0.14    0.63      25 M     31 M    0.19    0.31    0.04    0.05     2016     1587       12     63
   4    0     0.07   0.20   0.33    0.80      79 M     89 M    0.11    0.17    0.12    0.13     6328       14    10972     66
   5    1     0.08   1.00   0.08    0.65    1551 K   3267 K    0.53    0.39    0.00    0.00      224       57       58     64
   6    0     0.06   0.70   0.09    0.63    1655 K   3272 K    0.49    0.17    0.00    0.01       56       55       14     66
   7    1     0.06   0.38   0.15    0.60      20 M     25 M    0.17    0.44    0.04    0.04     1176        2     1043     63
   8    0     0.01   1.61   0.01    0.60     212 K    294 K    0.28    0.19    0.00    0.00        0        9        7     66
   9    1     0.04   0.63   0.06    0.60    2269 K   3874 K    0.41    0.18    0.01    0.01      168        8        7     63
  10    0     0.04   0.15   0.25    0.69      72 M     80 M    0.10    0.14    0.19    0.21     6552     6826        9     64
  11    1     0.04   0.91   0.04    0.61     970 K   2396 K    0.59    0.21    0.00    0.01      840       19        7     62
  12    0     0.08   0.87   0.09    0.60    2968 K   5791 K    0.49    0.24    0.00    0.01       56       43        7     66
  13    1     0.08   0.26   0.32    0.78      65 M     76 M    0.14    0.17    0.08    0.09    11088     5845        2     62
  14    0     0.03   0.47   0.06    0.64     519 K   1256 K    0.59    0.13    0.00    0.00      112       35        9     66
  15    1     0.03   0.56   0.05    0.65    1012 K   1916 K    0.47    0.18    0.00    0.01       56       18        3     62
  16    0     0.03   0.09   0.29    0.75      68 M     75 M    0.09    0.13    0.26    0.29     7168       20     5820     66
  17    1     0.11   0.54   0.20    0.62      17 M     26 M    0.35    0.49    0.02    0.02     1120      737        8     62
  18    0     0.07   0.24   0.29    0.75      65 M     73 M    0.11    0.14    0.09    0.10     4032     5175       97     66
  19    1     0.01   0.32   0.03    0.60     149 K   1398 K    0.89    0.05    0.00    0.01        0       10        2     63
  20    0     0.06   0.22   0.26    0.70      69 M     78 M    0.11    0.18    0.12    0.14     5432     8917       22     66
  21    1     0.19   0.30   0.63    1.20      45 M     64 M    0.29    0.44    0.02    0.03     2688      620     1354     62
  22    0     0.07   0.37   0.19    0.61      40 M     45 M    0.10    0.22    0.06    0.06     2576        9     3733     66
  23    1     0.10   0.61   0.16    0.60      18 M     24 M    0.25    0.46    0.02    0.03      840      595        0     64
  24    0     0.02   0.51   0.04    0.66     750 K   1575 K    0.52    0.21    0.00    0.01        0       19        9     67
  25    1     0.10   0.48   0.20    0.61      22 M     29 M    0.24    0.40    0.02    0.03     2016       35     1016     63
  26    0     0.04   0.65   0.06    0.65    2114 K   2461 K    0.14    0.19    0.01    0.01        0       17       21     66
  27    1     0.03   0.10   0.25    0.69      61 M     67 M    0.09    0.14    0.24    0.27     7840        3     4953     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.33   0.17    0.71     455 M    519 M    0.12    0.17    0.06    0.06    35616    26547    21140     59
 SKT    1     0.07   0.40   0.17    0.74     284 M    360 M    0.21    0.33    0.03    0.04    30128     9577     8495     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.36   0.17    0.73     740 M    880 M    0.16    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   47 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.56 %

 C1 core residency: 61.86 %; C3 core residency: 4.52 %; C6 core residency: 10.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    30.25    35.15     248.08      18.46         196.29
 SKT   1    26.48    31.54     254.51      18.76         199.89
---------------------------------------------------------------------------------------------------------------
       *    56.74    66.69     502.58      37.22         197.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6314
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  4871.22 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5310.49 --|
|-- Mem Ch  2: Reads (MB/s):  6013.99 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7227.02 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6013.99 --||-- NODE 1 Mem Read (MB/s) :  4871.22 --|
|-- NODE 0 Mem Write(MB/s) :  7227.02 --||-- NODE 1 Mem Write(MB/s) :  5310.49 --|
|-- NODE 0 P. Write (T/s):     118124 --||-- NODE 1 P. Write (T/s):      76395 --|
|-- NODE 0 Memory (MB/s):    13241.01 --||-- NODE 1 Memory (MB/s):    10181.71 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10885.21                --|
            |--                System Write Throughput(MB/s):      12537.51                --|
            |--               System Memory Throughput(MB/s):      23422.71                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 644e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8664          12      15 M   111 M   3000       0     371 K
 1     642 K       764 K    16 M   122 M    188 M     0     327 K
-----------------------------------------------------------------------
 *     650 K       764 K    31 M   233 M    188 M     0     698 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.41        Core1: 28.03        
Core2: 41.67        Core3: 58.83        
Core4: 57.30        Core5: 53.34        
Core6: 26.52        Core7: 35.38        
Core8: 27.23        Core9: 40.17        
Core10: 45.49        Core11: 37.46        
Core12: 27.87        Core13: 22.26        
Core14: 52.92        Core15: 41.48        
Core16: 62.58        Core17: 25.53        
Core18: 48.02        Core19: 42.02        
Core20: 81.13        Core21: 76.97        
Core22: 72.40        Core23: 93.50        
Core24: 43.05        Core25: 40.71        
Core26: 36.74        Core27: 87.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.00
Socket1: 58.50
DDR read Latency(ns)
Socket0: 255.57
Socket1: 564.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.73        Core1: 27.85        
Core2: 43.65        Core3: 74.68        
Core4: 58.84        Core5: 54.94        
Core6: 34.07        Core7: 35.18        
Core8: 27.48        Core9: 38.44        
Core10: 47.35        Core11: 35.94        
Core12: 28.00        Core13: 21.56        
Core14: 51.82        Core15: 43.01        
Core16: 63.52        Core17: 28.70        
Core18: 64.12        Core19: 29.82        
Core20: 85.73        Core21: 77.70        
Core22: 81.33        Core23: 98.40        
Core24: 43.42        Core25: 40.41        
Core26: 38.31        Core27: 92.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.27
Socket1: 61.27
DDR read Latency(ns)
Socket0: 263.90
Socket1: 577.28
irq_total: 161280.370820188
cpu_total: 20.52
cpu_0: 37.63
cpu_1: 3.52
cpu_2: 1.40
cpu_3: 34.84
cpu_4: 18.75
cpu_5: 8.71
cpu_6: 7.58
cpu_7: 29.99
cpu_8: 6.65
cpu_9: 8.98
cpu_10: 29.85
cpu_11: 1.80
cpu_12: 9.57
cpu_13: 20.94
cpu_14: 8.31
cpu_15: 1.66
cpu_16: 45.94
cpu_17: 14.03
cpu_18: 18.22
cpu_19: 10.77
cpu_20: 41.49
cpu_21: 39.30
cpu_22: 29.19
cpu_23: 41.82
cpu_24: 33.44
cpu_25: 25.47
cpu_26: 8.31
cpu_27: 36.10
enp130s0f0_rx_packets: 725560
enp130s0f1_rx_packets: 650511
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1376071
enp130s0f0_rx_bytes_phy: 6543101466
enp130s0f1_rx_bytes_phy: 5866591650
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12409693116
enp130s0f0_tx_bytes_phy: 8953645
enp130s0f1_tx_bytes_phy: 7163034
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16116679
enp130s0f0_tx_bytes: 4458769
enp130s0f1_tx_bytes: 2802572
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7261341
enp130s0f0_rx_bytes: 6510736128
enp130s0f1_rx_bytes: 5834708181
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12345444309
enp130s0f0_tx_packets_phy: 133567
enp130s0f1_tx_packets_phy: 107941
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 241508
enp130s0f0_tx_packets: 67557
enp130s0f1_tx_packets: 42463
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 110020
enp130s0f0_rx_packets_phy: 725560
enp130s0f1_rx_packets_phy: 650542
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1376102


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.67        Core1: 28.77        
Core2: 46.34        Core3: 61.96        
Core4: 54.62        Core5: 54.27        
Core6: 34.72        Core7: 34.52        
Core8: 26.80        Core9: 39.69        
Core10: 48.18        Core11: 41.33        
Core12: 28.08        Core13: 23.55        
Core14: 53.24        Core15: 46.77        
Core16: 65.82        Core17: 22.50        
Core18: 68.95        Core19: 39.04        
Core20: 87.78        Core21: 77.04        
Core22: 81.99        Core23: 99.02        
Core24: 43.80        Core25: 40.61        
Core26: 39.37        Core27: 95.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.08
Socket1: 60.47
DDR read Latency(ns)
Socket0: 269.15
Socket1: 577.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.40        Core1: 27.86        
Core2: 40.35        Core3: 36.94        
Core4: 54.65        Core5: 47.49        
Core6: 33.65        Core7: 38.56        
Core8: 26.83        Core9: 38.62        
Core10: 46.64        Core11: 19.17        
Core12: 27.39        Core13: 23.56        
Core14: 49.74        Core15: 45.84        
Core16: 65.35        Core17: 25.99        
Core18: 65.22        Core19: 34.51        
Core20: 83.84        Core21: 74.90        
Core22: 69.85        Core23: 94.76        
Core24: 42.05        Core25: 41.86        
Core26: 36.32        Core27: 91.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.71
Socket1: 56.74
DDR read Latency(ns)
Socket0: 269.74
Socket1: 519.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 56.26        Core1: 29.27        
Core2: 38.87        Core3: 52.01        
Core4: 52.77        Core5: 52.51        
Core6: 34.64        Core7: 35.80        
Core8: 27.87        Core9: 40.19        
Core10: 47.50        Core11: 36.02        
Core12: 28.29        Core13: 22.43        
Core14: 51.93        Core15: 39.19        
Core16: 63.75        Core17: 20.58        
Core18: 58.33        Core19: 27.50        
Core20: 84.41        Core21: 77.25        
Core22: 77.36        Core23: 95.11        
Core24: 42.86        Core25: 40.93        
Core26: 38.74        Core27: 92.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.41
Socket1: 58.20
DDR read Latency(ns)
Socket0: 264.84
Socket1: 564.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 56.64        Core1: 22.20        
Core2: 42.86        Core3: 84.28        
Core4: 52.84        Core5: 51.72        
Core6: 36.15        Core7: 35.01        
Core8: 28.74        Core9: 37.75        
Core10: 48.86        Core11: 38.01        
Core12: 29.10        Core13: 23.63        
Core14: 55.22        Core15: 44.03        
Core16: 67.61        Core17: 23.33        
Core18: 60.10        Core19: 41.47        
Core20: 90.62        Core21: 81.19        
Core22: 79.29        Core23: 102.23        
Core24: 45.87        Core25: 40.45        
Core26: 38.32        Core27: 99.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.14
Socket1: 63.99
DDR read Latency(ns)
Socket0: 266.37
Socket1: 592.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26298
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414404070; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414408350; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207207856; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207207856; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207273610; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207273610; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006002444; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4791564; Consumed Joules: 292.45; Watts: 48.69; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1474239; Consumed DRAM Joules: 22.56; DRAM Watts: 3.76
S1P0; QPIClocks: 14414320934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14414327926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207240129; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207240129; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207170956; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207170956; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006059939; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4876167; Consumed Joules: 297.62; Watts: 49.55; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1396798; Consumed DRAM Joules: 21.37; DRAM Watts: 3.56
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 67ef
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.15   0.33    0.80      81 M     89 M    0.09    0.14    0.17    0.19    12152       21     7168     67
   1    1     0.03   0.51   0.05    0.62     601 K   1953 K    0.69    0.16    0.00    0.01      392       20       16     63
   2    0     0.00   0.27   0.02    0.60     295 K    600 K    0.51    0.11    0.01    0.01      112        3        8     66
   3    1     0.07   0.17   0.41    0.95      40 M     50 M    0.20    0.32    0.06    0.07     2520       12     1029     63
   4    0     0.05   0.29   0.19    0.62      44 M     50 M    0.12    0.24    0.08    0.09     3752     5960        6     67
   5    1     0.08   1.06   0.07    0.65    3723 K   4604 K    0.19    0.12    0.00    0.01      392       97       19     64
   6    0     0.06   0.80   0.08    0.61    1543 K   3126 K    0.51    0.16    0.00    0.01      224       33       14     66
   7    1     0.03   0.14   0.20    0.62      71 M     77 M    0.08    0.20    0.25    0.27    12208     4565        9     63
   8    0     0.06   0.84   0.08    0.62    1394 K   3439 K    0.59    0.40    0.00    0.01      280      103       14     65
   9    1     0.06   0.82   0.08    0.63    2194 K   3793 K    0.42    0.17    0.00    0.01      112       32       25     62
  10    0     0.05   0.38   0.14    0.60      35 M     38 M    0.08    0.26    0.06    0.07     6384       22     4794     65
  11    1     0.01   0.39   0.02    0.60     216 K    568 K    0.62    0.20    0.00    0.01      336        6        4     62
  12    0     0.06   0.76   0.08    0.61    1212 K   2949 K    0.59    0.42    0.00    0.01      952       12       14     66
  13    1     0.10   0.66   0.15    0.60    9801 K     15 M    0.37    0.56    0.01    0.02      336      244        1     63
  14    0     0.04   0.62   0.06    0.61    3646 K   4586 K    0.21    0.14    0.01    0.01      224       43       13     66
  15    1     0.01   0.58   0.02    0.70     377 K    766 K    0.51    0.34    0.00    0.01      392       20        3     62
  16    0     0.05   0.30   0.17    0.61      33 M     38 M    0.14    0.21    0.07    0.08      392      869       10     65
  17    1     0.06   0.42   0.14    0.61      19 M     25 M    0.25    0.46    0.03    0.04      448      480       11     63
  18    0     0.04   0.27   0.13    0.60      28 M     32 M    0.13    0.24    0.08    0.09      616     1711        2     66
  19    1     0.07   0.67   0.11    0.68    2666 K   3856 K    0.31    0.30    0.00    0.01      616      134        4     63
  20    0     0.06   0.19   0.31    0.78      52 M     59 M    0.12    0.13    0.09    0.10     5320     2364       14     66
  21    1     0.05   0.09   0.55    1.11      69 M     80 M    0.14    0.15    0.14    0.16     2464       32      835     63
  22    0     0.02   0.11   0.22    0.65      52 M     58 M    0.10    0.14    0.22    0.24     4480     2335        2     66
  23    1     0.08   0.17   0.45    0.97      48 M     57 M    0.17    0.17    0.06    0.08     4088       27     1909     63
  24    0     0.22   0.91   0.24    0.68      10 M     13 M    0.23    0.26    0.00    0.01      224       97       43     67
  25    1     0.02   0.16   0.14    0.60      58 M     63 M    0.07    0.14    0.27    0.28     3136     1945        1     63
  26    0     0.06   0.73   0.08    0.62    2240 K   3656 K    0.39    0.12    0.00    0.01      560       22       88     67
  27    1     0.07   0.17   0.42    0.94      49 M     59 M    0.16    0.16    0.07    0.08     4088       88     1821     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.39   0.15    0.67     349 M    400 M    0.13    0.19    0.04    0.05    35672    13595    12190     59
 SKT    1     0.05   0.26   0.20    0.82     376 M    445 M    0.15    0.23    0.05    0.06    31528     7702     5687     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.18    0.75     726 M    845 M    0.14    0.21    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.57 %

 C1 core residency: 53.69 %; C3 core residency: 3.42 %; C6 core residency: 19.32 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.96    36.36     242.41      18.95         223.55
 SKT   1    21.76    24.48     253.47      17.17         219.30
---------------------------------------------------------------------------------------------------------------
       *    56.72    60.84     495.89      36.12         221.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69c9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  3751.16 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4681.29 --|
|-- Mem Ch  2: Reads (MB/s):  6236.84 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6769.55 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6236.84 --||-- NODE 1 Mem Read (MB/s) :  3751.16 --|
|-- NODE 0 Mem Write(MB/s) :  6769.55 --||-- NODE 1 Mem Write(MB/s) :  4681.29 --|
|-- NODE 0 P. Write (T/s):     115832 --||-- NODE 1 P. Write (T/s):      67508 --|
|-- NODE 0 Memory (MB/s):    13006.39 --||-- NODE 1 Memory (MB/s):     8432.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9988.00                --|
            |--                System Write Throughput(MB/s):      11450.84                --|
            |--               System Memory Throughput(MB/s):      21438.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6b02
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8604          12      12 M   106 M     12      36     318 K
 1     881 K       713 K    18 M   144 M    201 M    36     344 K
-----------------------------------------------------------------------
 *     889 K       713 K    31 M   250 M    201 M    72     663 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 71.43        Core1: 25.06        
Core2: 47.24        Core3: 41.22        
Core4: 76.64        Core5: 23.91        
Core6: 35.23        Core7: 25.37        
Core8: 41.08        Core9: 36.82        
Core10: 74.99        Core11: 21.01        
Core12: 47.32        Core13: 34.40        
Core14: 29.37        Core15: 41.63        
Core16: 46.06        Core17: 27.64        
Core18: 58.40        Core19: 24.43        
Core20: 75.35        Core21: 55.42        
Core22: 62.08        Core23: 35.14        
Core24: 39.73        Core25: 71.89        
Core26: 34.30        Core27: 36.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.16
Socket1: 42.65
DDR read Latency(ns)
Socket0: 275.73
Socket1: 625.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 71.40        Core1: 25.79        
Core2: 49.19        Core3: 49.18        
Core4: 77.88        Core5: 41.51        
Core6: 35.02        Core7: 30.44        
Core8: 48.88        Core9: 40.91        
Core10: 76.41        Core11: 31.26        
Core12: 43.46        Core13: 35.70        
Core14: 29.38        Core15: 43.63        
Core16: 49.82        Core17: 32.07        
Core18: 56.17        Core19: 24.57        
Core20: 76.06        Core21: 57.41        
Core22: 59.35        Core23: 34.19        
Core24: 42.50        Core25: 73.84        
Core26: 32.88        Core27: 35.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.45
Socket1: 45.00
DDR read Latency(ns)
Socket0: 276.21
Socket1: 595.88
irq_total: 159346.782462696
cpu_total: 19.65
cpu_0: 40.69
cpu_1: 14.56
cpu_2: 4.72
cpu_3: 21.54
cpu_4: 39.56
cpu_5: 1.80
cpu_6: 2.19
cpu_7: 20.88
cpu_8: 0.73
cpu_9: 2.26
cpu_10: 28.19
cpu_11: 2.59
cpu_12: 8.84
cpu_13: 30.72
cpu_14: 8.05
cpu_15: 10.51
cpu_16: 21.41
cpu_17: 29.45
cpu_18: 48.34
cpu_19: 2.59
cpu_20: 38.10
cpu_21: 51.66
cpu_22: 29.79
cpu_23: 19.81
cpu_24: 1.46
cpu_25: 39.69
cpu_26: 11.10
cpu_27: 18.82
enp130s0f0_tx_packets_phy: 118207
enp130s0f1_tx_packets_phy: 132876
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 251083
enp130s0f0_rx_packets_phy: 751908
enp130s0f1_rx_packets_phy: 677279
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1429187
enp130s0f0_tx_packets: 51916
enp130s0f1_tx_packets: 66756
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 118672
enp130s0f0_rx_packets: 751881
enp130s0f1_rx_packets: 677278
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1429159
enp130s0f0_tx_bytes_phy: 7876823
enp130s0f1_tx_bytes_phy: 8904618
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16781441
enp130s0f0_rx_bytes: 6739827330
enp130s0f1_rx_bytes: 6085955928
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12825783258
enp130s0f0_rx_bytes_phy: 6780708185
enp130s0f1_rx_bytes_phy: 6107706962
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12888415147
enp130s0f0_tx_bytes: 3426504
enp130s0f1_tx_bytes: 4405915
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7832419


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 74.80        Core1: 25.29        
Core2: 47.90        Core3: 35.18        
Core4: 80.02        Core5: 27.79        
Core6: 35.05        Core7: 28.56        
Core8: 31.32        Core9: 40.26        
Core10: 76.85        Core11: 31.19        
Core12: 54.24        Core13: 34.97        
Core14: 29.05        Core15: 47.77        
Core16: 44.43        Core17: 29.77        
Core18: 56.50        Core19: 23.63        
Core20: 74.92        Core21: 56.47        
Core22: 60.00        Core23: 34.20        
Core24: 20.77        Core25: 73.36        
Core26: 33.65        Core27: 35.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.80
Socket1: 43.25
DDR read Latency(ns)
Socket0: 281.23
Socket1: 602.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 70.22        Core1: 24.96        
Core2: 48.13        Core3: 31.58        
Core4: 75.77        Core5: 18.94        
Core6: 36.78        Core7: 20.41        
Core8: 44.42        Core9: 32.55        
Core10: 72.46        Core11: 30.79        
Core12: 51.07        Core13: 32.81        
Core14: 28.70        Core15: 48.14        
Core16: 41.79        Core17: 23.69        
Core18: 56.58        Core19: 23.76        
Core20: 74.35        Core21: 53.57        
Core22: 59.66        Core23: 31.79        
Core24: 27.03        Core25: 71.32        
Core26: 34.07        Core27: 33.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.33
Socket1: 39.70
DDR read Latency(ns)
Socket0: 274.41
Socket1: 666.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.96        Core1: 24.90        
Core2: 48.73        Core3: 31.24        
Core4: 74.69        Core5: 28.67        
Core6: 35.59        Core7: 20.04        
Core8: 38.47        Core9: 32.01        
Core10: 75.74        Core11: 28.33        
Core12: 56.05        Core13: 32.57        
Core14: 28.99        Core15: 44.58        
Core16: 42.38        Core17: 23.84        
Core18: 56.32        Core19: 18.80        
Core20: 74.10        Core21: 54.00        
Core22: 58.18        Core23: 30.27        
Core24: 41.13        Core25: 71.70        
Core26: 33.88        Core27: 33.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 67.22
Socket1: 39.53
DDR read Latency(ns)
Socket0: 278.78
Socket1: 674.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 68.61        Core1: 24.85        
Core2: 45.33        Core3: 31.83        
Core4: 74.79        Core5: 31.28        
Core6: 20.39        Core7: 18.06        
Core8: 34.68        Core9: 37.24        
Core10: 73.64        Core11: 30.59        
Core12: 54.04        Core13: 32.38        
Core14: 28.09        Core15: 46.14        
Core16: 43.01        Core17: 23.80        
Core18: 51.90        Core19: 23.58        
Core20: 73.35        Core21: 53.06        
Core22: 52.95        Core23: 32.96        
Core24: 38.22        Core25: 70.57        
Core26: 32.73        Core27: 34.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.33
Socket1: 39.56
DDR read Latency(ns)
Socket0: 272.06
Socket1: 676.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28009
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411146162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411151446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205577438; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205577438; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205642132; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205642132; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004713918; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4793661; Consumed Joules: 292.58; Watts: 48.73; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1465006; Consumed DRAM Joules: 22.41; DRAM Watts: 3.73
S1P0; QPIClocks: 14411112086; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411116498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205694929; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205694929; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205589150; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205589150; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004753461; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4932401; Consumed Joules: 301.05; Watts: 50.14; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1333372; Consumed DRAM Joules: 20.40; DRAM Watts: 3.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e8e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.17   0.42    0.91      67 M     76 M    0.12    0.15    0.09    0.11     6720     6706     1116     66
   1    1     0.28   1.04   0.27    0.72    3608 K     15 M    0.77    0.37    0.00    0.01      224       30       12     64
   2    0     0.03   0.50   0.05    0.61    2318 K   2481 K    0.07    0.09    0.01    0.01        0        4       59     66
   3    1     0.09   0.55   0.16    0.61      11 M     15 M    0.26    0.55    0.01    0.02     1568       19      237     63
   4    0     0.07   0.20   0.34    0.82      63 M     72 M    0.12    0.14    0.09    0.10     9016     7016       28     67
   5    1     0.03   1.52   0.02    0.78     342 K    647 K    0.47    0.43    0.00    0.00       56       26        8     64
   6    0     0.01   0.31   0.02    0.60     257 K    862 K    0.70    0.13    0.00    0.01       56       13       10     66
   7    1     0.08   0.61   0.13    0.60      12 M     16 M    0.25    0.57    0.02    0.02      896      310        0     63
   8    0     0.02   1.32   0.01    0.77     209 K    414 K    0.49    0.46    0.00    0.00        0       18        4     66
   9    1     0.01   0.34   0.03    0.65     578 K    986 K    0.41    0.11    0.01    0.01        0        7       14     63
  10    0     0.04   0.14   0.26    0.72      59 M     66 M    0.11    0.16    0.16    0.18     6496     6092        6     64
  11    1     0.03   0.79   0.04    0.69     605 K   1552 K    0.61    0.25    0.00    0.00        0       21        9     62
  12    0     0.05   0.65   0.07    0.60    2945 K   3506 K    0.16    0.22    0.01    0.01        0        2       13     66
  13    1     0.05   0.27   0.20    0.62      60 M     66 M    0.09    0.22    0.11    0.12    16744     1835       20     62
  14    0     0.06   0.76   0.07    0.61    1613 K   3475 K    0.54    0.39    0.00    0.01      112       70       13     66
  15    1     0.07   0.70   0.11    0.65    3872 K   4515 K    0.14    0.28    0.01    0.01       56       58       94     62
  16    0     0.05   0.42   0.13    0.60      33 M     35 M    0.07    0.28    0.06    0.06     2016       32     3974     65
  17    1     0.06   0.31   0.19    0.60      31 M     40 M    0.23    0.42    0.05    0.07     8736      824        0     63
  18    0     0.26   0.53   0.50    1.01      43 M     53 M    0.18    0.23    0.02    0.02     2968     4063     2313     65
  19    1     0.03   0.49   0.06    0.71     325 K   1200 K    0.73    0.12    0.00    0.00      112       12        3     62
  20    0     0.06   0.21   0.29    0.74      58 M     66 M    0.11    0.14    0.10    0.11     5096     5255      158     66
  21    1     0.17   0.24   0.73    1.20      67 M     90 M    0.26    0.28    0.04    0.05      504     2813       50     62
  22    0     0.09   0.46   0.19    0.61      36 M     42 M    0.15    0.27    0.04    0.05     2800     4173        7     66
  23    1     0.15   0.50   0.29    0.75      44 M     58 M    0.24    0.37    0.03    0.04      280       17        0     63
  24    0     0.00   0.27   0.02    0.60     306 K    612 K    0.50    0.14    0.01    0.01        0        5        5     67
  25    1     0.06   0.17   0.37    0.84      50 M     60 M    0.18    0.23    0.08    0.10      112       44       52     62
  26    0     0.07   0.72   0.10    0.61    2489 K   4343 K    0.43    0.39    0.00    0.01      112       14      147     66
  27    1     0.07   0.48   0.15    0.60      21 M     28 M    0.25    0.41    0.03    0.04      616       16        2     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.35   0.18    0.77     372 M    428 M    0.13    0.19    0.04    0.05    35392    33463     7853     59
 SKT    1     0.09   0.43   0.20    0.77     307 M    402 M    0.24    0.34    0.03    0.03    29904     6032      501     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.40   0.19    0.77     680 M    830 M    0.18    0.27    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.31 %

 C1 core residency: 55.85 %; C3 core residency: 3.92 %; C6 core residency: 15.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   92 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.40    35.99     245.55      18.90         226.79
 SKT   1    17.61    23.93     254.03      16.78         183.56
---------------------------------------------------------------------------------------------------------------
       *    52.01    59.92     499.58      35.68         207.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7075
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5824.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7900.06 --|
|-- Mem Ch  2: Reads (MB/s):  3661.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  4599.58 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  3661.81 --||-- NODE 1 Mem Read (MB/s) :  5824.45 --|
|-- NODE 0 Mem Write(MB/s) :  4599.58 --||-- NODE 1 Mem Write(MB/s) :  7900.06 --|
|-- NODE 0 P. Write (T/s):      56977 --||-- NODE 1 P. Write (T/s):     108397 --|
|-- NODE 0 Memory (MB/s):     8261.40 --||-- NODE 1 Memory (MB/s):    13724.51 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9486.26                --|
            |--                System Write Throughput(MB/s):      12499.65                --|
            |--               System Memory Throughput(MB/s):      21985.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 71af
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8820          24      20 M   120 M    252       0     376 K
 1     759 K      1014 K    20 M   130 M    203 M     0     534 K
-----------------------------------------------------------------------
 *     768 K      1014 K    41 M   250 M    203 M     0     910 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.31        Core1: 24.44        
Core2: 39.58        Core3: 27.27        
Core4: 48.31        Core5: 32.59        
Core6: 34.71        Core7: 24.80        
Core8: 38.99        Core9: 54.19        
Core10: 36.51        Core11: 36.85        
Core12: 26.43        Core13: 26.08        
Core14: 26.90        Core15: 41.91        
Core16: 45.64        Core17: 25.72        
Core18: 74.66        Core19: 29.58        
Core20: 66.28        Core21: 33.02        
Core22: 46.70        Core23: 44.84        
Core24: 40.57        Core25: 56.97        
Core26: 39.58        Core27: 24.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.13
Socket1: 34.26
DDR read Latency(ns)
Socket0: 638.73
Socket1: 275.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.58        Core1: 31.08        
Core2: 41.54        Core3: 28.97        
Core4: 55.41        Core5: 28.17        
Core6: 33.91        Core7: 30.03        
Core8: 37.68        Core9: 57.21        
Core10: 36.52        Core11: 49.51        
Core12: 24.68        Core13: 23.25        
Core14: 26.80        Core15: 44.20        
Core16: 49.59        Core17: 26.31        
Core18: 79.97        Core19: 31.09        
Core20: 70.66        Core21: 28.82        
Core22: 49.73        Core23: 46.36        
Core24: 43.69        Core25: 57.98        
Core26: 43.14        Core27: 26.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.22
Socket1: 35.29
DDR read Latency(ns)
Socket0: 681.50
Socket1: 252.69
irq_total: 217070.719858893
cpu_total: 21.01
cpu_0: 37.83
cpu_1: 4.32
cpu_2: 1.33
cpu_3: 26.20
cpu_4: 30.32
cpu_5: 1.73
cpu_6: 7.91
cpu_7: 33.05
cpu_8: 0.93
cpu_9: 11.84
cpu_10: 43.22
cpu_11: 8.98
cpu_12: 2.73
cpu_13: 25.47
cpu_14: 1.80
cpu_15: 4.06
cpu_16: 35.77
cpu_17: 28.26
cpu_18: 25.00
cpu_19: 22.61
cpu_20: 43.02
cpu_21: 45.35
cpu_22: 24.00
cpu_23: 40.69
cpu_24: 19.81
cpu_25: 34.84
cpu_26: 3.79
cpu_27: 23.40
enp130s0f0_tx_packets: 83542
enp130s0f1_tx_packets: 53711
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 137253
enp130s0f0_tx_bytes: 5513812
enp130s0f1_tx_bytes: 3544967
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 9058779
enp130s0f0_rx_packets: 749602
enp130s0f1_rx_packets: 672518
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1422120
enp130s0f0_tx_bytes_phy: 10103852
enp130s0f1_tx_bytes_phy: 7998157
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 18102009
enp130s0f0_rx_bytes_phy: 6759632873
enp130s0f1_rx_bytes_phy: 6064834893
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12824467766
enp130s0f0_rx_bytes: 6717460606
enp130s0f1_rx_bytes: 6032589826
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12750050432
enp130s0f0_tx_packets_phy: 150040
enp130s0f1_tx_packets_phy: 119935
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 269975
enp130s0f0_rx_packets_phy: 749574
enp130s0f1_rx_packets_phy: 672526
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1422100


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 55.30        Core1: 30.97        
Core2: 38.55        Core3: 24.11        
Core4: 53.97        Core5: 30.60        
Core6: 33.24        Core7: 26.00        
Core8: 34.59        Core9: 56.04        
Core10: 35.86        Core11: 46.60        
Core12: 24.13        Core13: 21.66        
Core14: 27.07        Core15: 23.10        
Core16: 46.86        Core17: 27.77        
Core18: 77.34        Core19: 29.51        
Core20: 68.28        Core21: 28.46        
Core22: 52.18        Core23: 46.06        
Core24: 41.84        Core25: 56.60        
Core26: 37.32        Core27: 28.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.94
Socket1: 33.97
DDR read Latency(ns)
Socket0: 671.99
Socket1: 261.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.81        Core1: 29.54        
Core2: 39.51        Core3: 24.72        
Core4: 50.67        Core5: 37.85        
Core6: 34.28        Core7: 26.71        
Core8: 40.48        Core9: 38.98        
Core10: 35.97        Core11: 45.84        
Core12: 19.85        Core13: 24.69        
Core14: 25.99        Core15: 35.88        
Core16: 42.48        Core17: 26.38        
Core18: 76.63        Core19: 29.46        
Core20: 65.75        Core21: 28.29        
Core22: 54.66        Core23: 45.98        
Core24: 40.85        Core25: 55.21        
Core26: 33.67        Core27: 27.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.51
Socket1: 33.48
DDR read Latency(ns)
Socket0: 668.13
Socket1: 279.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.09        Core1: 30.47        
Core2: 39.62        Core3: 22.73        
Core4: 50.62        Core5: 33.68        
Core6: 34.34        Core7: 26.68        
Core8: 34.33        Core9: 54.29        
Core10: 36.21        Core11: 45.43        
Core12: 25.17        Core13: 26.46        
Core14: 25.54        Core15: 23.97        
Core16: 45.49        Core17: 25.71        
Core18: 73.26        Core19: 28.76        
Core20: 64.11        Core21: 29.03        
Core22: 49.82        Core23: 44.90        
Core24: 41.25        Core25: 55.42        
Core26: 36.25        Core27: 26.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.14
Socket1: 33.42
DDR read Latency(ns)
Socket0: 665.64
Socket1: 272.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 52.57        Core1: 32.18        
Core2: 39.61        Core3: 21.81        
Core4: 50.86        Core5: 48.18        
Core6: 34.72        Core7: 27.33        
Core8: 35.38        Core9: 56.67        
Core10: 36.42        Core11: 51.17        
Core12: 25.09        Core13: 25.21        
Core14: 25.72        Core15: 38.83        
Core16: 48.65        Core17: 26.29        
Core18: 73.26        Core19: 28.54        
Core20: 66.51        Core21: 30.33        
Core22: 48.29        Core23: 46.19        
Core24: 42.24        Core25: 57.14        
Core26: 26.53        Core27: 29.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.77
Socket1: 34.43
DDR read Latency(ns)
Socket0: 663.88
Socket1: 263.45
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29717
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413338218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413345698; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206676719; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206676719; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206762511; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206762511; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005644310; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4768790; Consumed Joules: 291.06; Watts: 48.47; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1251571; Consumed DRAM Joules: 19.15; DRAM Watts: 3.19
S1P0; QPIClocks: 14413443562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413447942; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206799176; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206799176; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206729789; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206729789; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005702905; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4953013; Consumed Joules: 302.31; Watts: 50.34; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1582911; Consumed DRAM Joules: 24.22; DRAM Watts: 4.03
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 753a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.26   0.31    0.76      60 M     66 M    0.10    0.21    0.08    0.08     5544       24     7289     67
   1    1     0.04   0.65   0.07    0.60    1029 K   2563 K    0.60    0.24    0.00    0.01      280       31       25     63
   2    0     0.01   0.37   0.02    0.60     405 K    747 K    0.46    0.13    0.01    0.01      280        5       11     66
   3    1     0.13   0.67   0.20    0.63      10 M     17 M    0.40    0.58    0.01    0.01     1288      274       11     63
   4    0     0.06   0.33   0.18    0.61      42 M     46 M    0.09    0.24    0.07    0.08     4760       24     5252     67
   5    1     0.02   1.81   0.01    0.69     266 K    416 K    0.36    0.30    0.00    0.00      112       14        8     64
   6    0     0.06   0.77   0.08    0.66    2741 K   4332 K    0.37    0.15    0.00    0.01        0       69       12     66
   7    1     0.14   0.49   0.29    0.74      17 M     30 M    0.43    0.51    0.01    0.02     4312      781        8     63
   8    0     0.01   1.65   0.00    0.60     136 K    204 K    0.33    0.21    0.00    0.00        0        2        5     66
   9    1     0.07   0.65   0.11    0.62    4310 K   4956 K    0.13    0.26    0.01    0.01        0       29       26     62
  10    0     0.08   0.22   0.38    0.85     114 M    126 M    0.10    0.15    0.14    0.15    11144    12699        9     65
  11    1     0.06   0.69   0.08    0.66    2797 K   3889 K    0.28    0.21    0.00    0.01       56       19        3     62
  12    0     0.03   0.55   0.06    0.66     621 K   1341 K    0.54    0.14    0.00    0.00      168       25       11     66
  13    1     0.09   0.41   0.21    0.63      13 M     22 M    0.38    0.58    0.02    0.03     2128      433        0     62
  14    0     0.01   0.37   0.03    0.61     204 K    930 K    0.78    0.08    0.00    0.01      112        4        5     66
  15    1     0.03   0.51   0.06    0.65    1260 K   2005 K    0.37    0.18    0.00    0.01      168       20      252     62
  16    0     0.13   0.52   0.25    0.68      44 M     49 M    0.11    0.30    0.03    0.04     3360       28     5388     66
  17    1     0.08   0.43   0.19    0.61      16 M     22 M    0.27    0.59    0.02    0.03     2184       26      427     62
  18    0     0.05   0.16   0.34    0.80      73 M     81 M    0.10    0.14    0.13    0.15      224        5      108     66
  19    1     0.26   1.08   0.24    0.67    5361 K     12 M    0.56    0.37    0.00    0.00      280      111        1     63
  20    0     0.03   0.11   0.28    0.73      66 M     73 M    0.10    0.14    0.23    0.25     7000        4     6932     66
  21    1     0.17   0.43   0.40    0.87      36 M     47 M    0.24    0.44    0.02    0.03     3304       85     1009     63
  22    0     0.06   0.36   0.17    0.60      39 M     42 M    0.07    0.27    0.06    0.07     2464     1860     4133     66
  23    1     0.11   0.45   0.24    0.67    9176 K     25 M    0.64    0.54    0.01    0.02      392       39     1526     64
  24    0     0.11   0.66   0.16    0.60    8010 K   8705 K    0.08    0.32    0.01    0.01      168       31       98     67
  25    1     0.03   0.15   0.18    0.61      56 M     61 M    0.08    0.18    0.20    0.22    15232        5     2773     63
  26    0     0.03   0.60   0.05    0.64    1929 K   2356 K    0.18    0.17    0.01    0.01        0       19       12     66
  27    1     0.12   0.58   0.21    0.63      14 M     23 M    0.41    0.51    0.01    0.02     1512      395        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.33   0.16    0.71     454 M    506 M    0.10    0.20    0.06    0.07    35224    14799    29265     59
 SKT    1     0.10   0.54   0.18    0.68     189 M    277 M    0.32    0.46    0.01    0.02    31248     2262     6069     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.17    0.69     644 M    784 M    0.18    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   48 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.69 %

 C1 core residency: 59.52 %; C3 core residency: 2.98 %; C6 core residency: 12.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       34 G     34 G   |   36%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  109 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    17.81    22.37     242.36      15.74         174.16
 SKT   1    27.42    37.77     251.62      19.87         180.91
---------------------------------------------------------------------------------------------------------------
       *    45.23    60.14     493.98      35.61         176.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7721
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  3880.56 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4749.50 --|
|-- Mem Ch  2: Reads (MB/s):  6356.49 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7345.00 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6356.49 --||-- NODE 1 Mem Read (MB/s) :  3880.56 --|
|-- NODE 0 Mem Write(MB/s) :  7345.00 --||-- NODE 1 Mem Write(MB/s) :  4749.50 --|
|-- NODE 0 P. Write (T/s):     140522 --||-- NODE 1 P. Write (T/s):      76415 --|
|-- NODE 0 Memory (MB/s):    13701.49 --||-- NODE 1 Memory (MB/s):     8630.05 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10237.05                --|
            |--                System Write Throughput(MB/s):      12094.49                --|
            |--               System Memory Throughput(MB/s):      22331.54                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 785b
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8628          84      15 M   116 M    336       0     593 K
 1     904 K       890 K    17 M   131 M    198 M     0     452 K
-----------------------------------------------------------------------
 *     913 K       890 K    32 M   247 M    198 M     0    1046 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 39.24        Core1: 32.17        
Core2: 55.33        Core3: 14.45        
Core4: 53.21        Core5: 37.07        
Core6: 28.66        Core7: 30.15        
Core8: 34.83        Core9: 34.04        
Core10: 50.63        Core11: 36.14        
Core12: 25.97        Core13: 25.82        
Core14: 27.31        Core15: 40.20        
Core16: 47.88        Core17: 27.16        
Core18: 47.51        Core19: 30.34        
Core20: 64.04        Core21: 44.65        
Core22: 68.49        Core23: 56.09        
Core24: 47.82        Core25: 26.35        
Core26: 47.96        Core27: 46.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 54.02
Socket1: 30.94
DDR read Latency(ns)
Socket0: 310.11
Socket1: 616.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.85        Core1: 32.17        
Core2: 48.54        Core3: 50.70        
Core4: 57.49        Core5: 38.19        
Core6: 29.38        Core7: 30.47        
Core8: 36.19        Core9: 32.93        
Core10: 54.61        Core11: 35.14        
Core12: 25.36        Core13: 24.07        
Core14: 27.96        Core15: 42.04        
Core16: 44.36        Core17: 24.94        
Core18: 50.66        Core19: 26.93        
Core20: 69.35        Core21: 46.57        
Core22: 74.22        Core23: 57.31        
Core24: 49.19        Core25: 26.58        
Core26: 49.98        Core27: 47.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.80
Socket1: 39.49
DDR read Latency(ns)
Socket0: 283.67
Socket1: 644.03
irq_total: 192848.936281293
cpu_total: 19.97
cpu_0: 21.68
cpu_1: 2.53
cpu_2: 13.96
cpu_3: 41.22
cpu_4: 45.08
cpu_5: 3.32
cpu_6: 8.24
cpu_7: 36.50
cpu_8: 24.34
cpu_9: 3.59
cpu_10: 30.72
cpu_11: 2.26
cpu_12: 2.13
cpu_13: 23.14
cpu_14: 11.50
cpu_15: 9.44
cpu_16: 19.75
cpu_17: 13.30
cpu_18: 23.34
cpu_19: 7.51
cpu_20: 44.35
cpu_21: 38.10
cpu_22: 40.03
cpu_23: 17.09
cpu_24: 11.44
cpu_25: 27.13
cpu_26: 9.18
cpu_27: 28.26
enp130s0f0_tx_packets: 70901
enp130s0f1_tx_packets: 61190
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 132091
enp130s0f0_rx_bytes: 6533081009
enp130s0f1_rx_bytes: 5888901910
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12421982919
enp130s0f0_rx_bytes_phy: 6574775260
enp130s0f1_rx_bytes_phy: 5913270632
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12488045892
enp130s0f0_tx_bytes: 4679497
enp130s0f1_tx_bytes: 4038595
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8718092
enp130s0f0_rx_packets: 729177
enp130s0f1_rx_packets: 655714
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1384891
enp130s0f0_tx_bytes_phy: 9201947
enp130s0f1_tx_bytes_phy: 8492750
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17694697
enp130s0f0_rx_packets_phy: 729170
enp130s0f1_rx_packets_phy: 655718
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1384888
enp130s0f0_tx_packets_phy: 137133
enp130s0f1_tx_packets_phy: 126962
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 264095


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.59        Core1: 33.14        
Core2: 46.79        Core3: 52.81        
Core4: 57.12        Core5: 32.71        
Core6: 23.07        Core7: 30.98        
Core8: 35.58        Core9: 33.62        
Core10: 52.50        Core11: 36.84        
Core12: 19.81        Core13: 32.66        
Core14: 27.71        Core15: 41.14        
Core16: 47.06        Core17: 31.02        
Core18: 49.37        Core19: 36.79        
Core20: 68.17        Core21: 50.33        
Core22: 73.13        Core23: 62.74        
Core24: 48.43        Core25: 27.85        
Core26: 47.87        Core27: 51.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.04
Socket1: 42.32
DDR read Latency(ns)
Socket0: 286.56
Socket1: 569.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.85        Core1: 22.32        
Core2: 47.09        Core3: 52.67        
Core4: 56.11        Core5: 33.53        
Core6: 30.17        Core7: 30.53        
Core8: 35.24        Core9: 34.89        
Core10: 50.95        Core11: 32.54        
Core12: 26.08        Core13: 35.36        
Core14: 27.57        Core15: 44.08        
Core16: 44.82        Core17: 39.18        
Core18: 49.46        Core19: 45.13        
Core20: 67.08        Core21: 53.04        
Core22: 71.86        Core23: 68.55        
Core24: 47.04        Core25: 29.97        
Core26: 46.80        Core27: 55.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.92
Socket1: 44.38
DDR read Latency(ns)
Socket0: 295.17
Socket1: 498.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.11        Core1: 31.97        
Core2: 47.24        Core3: 46.24        
Core4: 57.02        Core5: 35.70        
Core6: 29.96        Core7: 30.04        
Core8: 36.26        Core9: 33.31        
Core10: 54.05        Core11: 32.31        
Core12: 26.33        Core13: 26.24        
Core14: 27.74        Core15: 45.48        
Core16: 42.92        Core17: 25.51        
Core18: 50.70        Core19: 42.75        
Core20: 68.92        Core21: 47.75        
Core22: 73.86        Core23: 57.17        
Core24: 48.75        Core25: 26.71        
Core26: 33.96        Core27: 47.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 56.95
Socket1: 39.08
DDR read Latency(ns)
Socket0: 283.79
Socket1: 631.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.81        Core1: 33.72        
Core2: 48.44        Core3: 47.89        
Core4: 56.57        Core5: 40.50        
Core6: 28.86        Core7: 31.55        
Core8: 35.77        Core9: 32.79        
Core10: 53.64        Core11: 36.68        
Core12: 25.85        Core13: 27.31        
Core14: 27.89        Core15: 43.58        
Core16: 44.31        Core17: 28.37        
Core18: 51.04        Core19: 43.74        
Core20: 68.45        Core21: 38.22        
Core22: 73.52        Core23: 58.24        
Core24: 46.90        Core25: 27.79        
Core26: 53.09        Core27: 47.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 57.01
Socket1: 38.88
DDR read Latency(ns)
Socket0: 288.53
Socket1: 613.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31412
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413080558; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413087746; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206547504; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206547504; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206626182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206626182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005547460; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4869464; Consumed Joules: 297.21; Watts: 49.49; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1444401; Consumed DRAM Joules: 22.10; DRAM Watts: 3.68
S1P0; QPIClocks: 14413150570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413152986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206669949; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206669949; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206581612; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206581612; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005572857; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4850201; Consumed Joules: 296.03; Watts: 49.30; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1301309; Consumed DRAM Joules: 19.91; DRAM Watts: 3.32
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7be5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.48   0.19    0.61      37 M     39 M    0.06    0.32    0.04    0.04     4032       10     4440     66
   1    1     0.02   0.48   0.05    0.60     749 K   2597 K    0.71    0.15    0.00    0.01       56       27       24     64
   2    0     0.06   0.72   0.09    0.61    5259 K   5792 K    0.09    0.16    0.01    0.01        0       16       46     65
   3    1     0.06   0.19   0.32    0.77      44 M     54 M    0.17    0.38    0.07    0.09    17920        7      729     63
   4    0     0.06   0.14   0.42    0.90      98 M    110 M    0.11    0.16    0.16    0.19    12824     9593       13     66
   5    1     0.03   1.05   0.03    0.66     636 K   1142 K    0.44    0.21    0.00    0.00      112       13       16     63
   6    0     0.07   0.84   0.08    0.65    1498 K   2996 K    0.50    0.29    0.00    0.00        0      118       18     66
   7    1     0.28   0.71   0.40    0.87      21 M     37 M    0.43    0.45    0.01    0.01     2968       14      470     62
   8    0     0.17   1.10   0.15    0.61    3723 K   9409 K    0.60    0.18    0.00    0.01      168       25       27     65
   9    1     0.03   0.50   0.05    0.63    1370 K   2250 K    0.39    0.09    0.01    0.01        0       11       39     62
  10    0     0.05   0.23   0.21    0.62      61 M     68 M    0.10    0.19    0.13    0.15     9184     8278        1     64
  11    1     0.02   0.71   0.03    0.63     470 K    979 K    0.52    0.16    0.00    0.01      224       14        4     62
  12    0     0.01   0.39   0.03    0.60     278 K   1314 K    0.79    0.08    0.00    0.01      112       10        6     66
  13    1     0.10   0.61   0.16    0.60      13 M     20 M    0.34    0.44    0.01    0.02     1456      347        0     62
  14    0     0.07   0.74   0.10    0.60    1594 K   4211 K    0.62    0.41    0.00    0.01      504       88       17     66
  15    1     0.05   0.64   0.07    0.60    2986 K   3364 K    0.11    0.27    0.01    0.01      112       12      105     62
  16    0     0.05   0.40   0.13    0.60      33 M     36 M    0.08    0.25    0.06    0.07     4200       18     3790     66
  17    1     0.04   0.37   0.10    0.60      12 M     16 M    0.28    0.44    0.03    0.05     1064      382        9     63
  18    0     0.06   0.40   0.14    0.60      31 M     35 M    0.12    0.31    0.06    0.06     2408     2283        2     66
  19    1     0.06   0.74   0.08    0.66    3399 K   4198 K    0.19    0.25    0.01    0.01      112       90        4     63
  20    0     0.10   0.28   0.34    0.81      57 M     68 M    0.16    0.18    0.06    0.07      504       24      107     66
  21    1     0.16   0.40   0.40    0.87      45 M     63 M    0.28    0.35    0.03    0.04     1344       83      179     64
  22    0     0.04   0.15   0.28    0.71      57 M     67 M    0.15    0.12    0.14    0.17      112      211        2     66
  23    1     0.04   0.23   0.17    0.60      31 M     42 M    0.26    0.27    0.08    0.11      112        9        1     64
  24    0     0.07   0.70   0.10    0.63    4197 K   4763 K    0.12    0.29    0.01    0.01      112       13       37     67
  25    1     0.06   0.35   0.17    0.60      30 M     38 M    0.20    0.38    0.05    0.07     1904      479        0     63
  26    0     0.05   0.71   0.07    0.60    3411 K   3842 K    0.11    0.27    0.01    0.01       56       13      100     67
  27    1     0.02   0.14   0.16    0.60      42 M     49 M    0.14    0.24    0.18    0.21     2072      817        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.41   0.17    0.69     397 M    459 M    0.14    0.21    0.04    0.05    34216    20700     8606     59
 SKT    1     0.07   0.44   0.16    0.71     252 M    337 M    0.25    0.35    0.03    0.03    29456     2305     1580     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.42   0.16    0.70     649 M    797 M    0.19    0.28    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   45 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.13 %

 C1 core residency: 67.64 %; C3 core residency: 5.37 %; C6 core residency: 3.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   91 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    29.89    34.53     249.13      18.49         195.99
 SKT   1    17.03    22.75     247.74      16.58         162.15
---------------------------------------------------------------------------------------------------------------
       *    46.92    57.28     496.87      35.06         182.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7dcd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6321.98 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7816.88 --|
|-- Mem Ch  2: Reads (MB/s):  3659.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  3843.84 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  3659.24 --||-- NODE 1 Mem Read (MB/s) :  6321.98 --|
|-- NODE 0 Mem Write(MB/s) :  3843.84 --||-- NODE 1 Mem Write(MB/s) :  7816.88 --|
|-- NODE 0 P. Write (T/s):      55501 --||-- NODE 1 P. Write (T/s):     129970 --|
|-- NODE 0 Memory (MB/s):     7503.07 --||-- NODE 1 Memory (MB/s):    14138.87 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9981.22                --|
            |--                System Write Throughput(MB/s):      11660.72                --|
            |--               System Memory Throughput(MB/s):      21641.94                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7efb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8580         132      17 M    99 M     48     408     492 K
 1     893 K       793 K    23 M   136 M    185 M     0     443 K
-----------------------------------------------------------------------
 *     902 K       793 K    41 M   235 M    185 M   408     936 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.53        Core1: 35.95        
Core2: 33.15        Core3: 16.78        
Core4: 49.87        Core5: 32.72        
Core6: 35.33        Core7: 32.06        
Core8: 41.52        Core9: 51.18        
Core10: 48.49        Core11: 35.30        
Core12: 17.84        Core13: 27.17        
Core14: 26.75        Core15: 39.30        
Core16: 48.63        Core17: 25.15        
Core18: 37.21        Core19: 28.40        
Core20: 80.02        Core21: 48.47        
Core22: 34.20        Core23: 62.47        
Core24: 45.20        Core25: 55.52        
Core26: 43.14        Core27: 38.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.68
Socket1: 37.83
DDR read Latency(ns)
Socket0: 876.91
Socket1: 254.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.37        Core1: 34.99        
Core2: 33.62        Core3: 17.03        
Core4: 51.28        Core5: 32.74        
Core6: 34.43        Core7: 29.97        
Core8: 31.68        Core9: 49.33        
Core10: 48.11        Core11: 23.05        
Core12: 24.09        Core13: 27.40        
Core14: 26.49        Core15: 41.02        
Core16: 49.99        Core17: 23.69        
Core18: 37.27        Core19: 28.01        
Core20: 80.05        Core21: 48.40        
Core22: 33.68        Core23: 62.89        
Core24: 43.90        Core25: 55.36        
Core26: 41.59        Core27: 38.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.05
Socket1: 37.40
DDR read Latency(ns)
Socket0: 898.09
Socket1: 255.90
irq_total: 195554.128650462
cpu_total: 20.92
cpu_0: 28.99
cpu_1: 2.93
cpu_2: 2.19
cpu_3: 33.71
cpu_4: 34.24
cpu_5: 1.99
cpu_6: 9.77
cpu_7: 38.56
cpu_8: 0.60
cpu_9: 5.85
cpu_10: 41.95
cpu_11: 3.12
cpu_12: 3.12
cpu_13: 27.46
cpu_14: 7.05
cpu_15: 3.99
cpu_16: 32.45
cpu_17: 35.84
cpu_18: 23.60
cpu_19: 27.13
cpu_20: 39.16
cpu_21: 49.60
cpu_22: 18.15
cpu_23: 33.51
cpu_24: 3.72
cpu_25: 33.18
cpu_26: 11.84
cpu_27: 31.98
enp130s0f0_rx_packets: 697408
enp130s0f1_rx_packets: 622767
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1320175
enp130s0f0_tx_packets_phy: 148524
enp130s0f1_tx_packets_phy: 115100
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 263624
enp130s0f0_rx_bytes_phy: 6289191083
enp130s0f1_rx_bytes_phy: 5616243044
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 11905434127
enp130s0f0_rx_packets_phy: 697405
enp130s0f1_rx_packets_phy: 622781
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1320186
enp130s0f0_tx_packets: 83061
enp130s0f1_tx_packets: 50602
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 133663
enp130s0f0_tx_bytes: 5482043
enp130s0f1_tx_bytes: 3339768
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8821811
enp130s0f0_rx_bytes: 6256510367
enp130s0f1_rx_bytes: 5584715475
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 11841225842
enp130s0f0_tx_bytes_phy: 10003921
enp130s0f1_tx_bytes_phy: 7670041
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17673962


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.71        Core1: 35.56        
Core2: 33.41        Core3: 17.66        
Core4: 50.89        Core5: 35.00        
Core6: 34.94        Core7: 35.18        
Core8: 39.51        Core9: 51.00        
Core10: 49.60        Core11: 36.39        
Core12: 24.60        Core13: 28.23        
Core14: 26.51        Core15: 24.64        
Core16: 47.61        Core17: 25.74        
Core18: 37.91        Core19: 29.64        
Core20: 81.11        Core21: 49.15        
Core22: 34.51        Core23: 63.65        
Core24: 41.30        Core25: 54.31        
Core26: 41.98        Core27: 38.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.26
Socket1: 38.83
DDR read Latency(ns)
Socket0: 817.07
Socket1: 257.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.55        Core1: 36.61        
Core2: 34.48        Core3: 17.00        
Core4: 50.35        Core5: 35.88        
Core6: 35.08        Core7: 41.69        
Core8: 36.57        Core9: 51.55        
Core10: 49.46        Core11: 33.82        
Core12: 24.44        Core13: 28.86        
Core14: 26.43        Core15: 26.33        
Core16: 45.23        Core17: 25.81        
Core18: 39.16        Core19: 31.71        
Core20: 81.03        Core21: 50.17        
Core22: 35.20        Core23: 63.32        
Core24: 40.90        Core25: 54.76        
Core26: 42.88        Core27: 40.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.13
Socket1: 40.60
DDR read Latency(ns)
Socket0: 680.84
Socket1: 266.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.40        Core1: 35.81        
Core2: 33.26        Core3: 16.90        
Core4: 50.88        Core5: 32.58        
Core6: 35.57        Core7: 41.40        
Core8: 38.16        Core9: 53.87        
Core10: 48.58        Core11: 36.79        
Core12: 24.78        Core13: 28.37        
Core14: 26.30        Core15: 42.23        
Core16: 46.67        Core17: 24.68        
Core18: 39.05        Core19: 31.49        
Core20: 80.85        Core21: 49.85        
Core22: 35.04        Core23: 64.41        
Core24: 42.76        Core25: 54.37        
Core26: 42.93        Core27: 39.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.21
Socket1: 40.46
DDR read Latency(ns)
Socket0: 683.62
Socket1: 269.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.63        Core1: 35.70        
Core2: 34.43        Core3: 16.89        
Core4: 51.17        Core5: 34.15        
Core6: 36.20        Core7: 40.55        
Core8: 30.47        Core9: 48.53        
Core10: 49.10        Core11: 35.21        
Core12: 24.73        Core13: 28.56        
Core14: 26.22        Core15: 40.04        
Core16: 48.37        Core17: 25.17        
Core18: 36.25        Core19: 28.27        
Core20: 80.56        Core21: 49.69        
Core22: 34.81        Core23: 63.78        
Core24: 41.52        Core25: 55.18        
Core26: 43.66        Core27: 34.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 49.12
Socket1: 39.84
DDR read Latency(ns)
Socket0: 695.74
Socket1: 267.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 658
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417221870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417241982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208628032; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208628032; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208717481; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208717481; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007308901; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4697287; Consumed Joules: 286.70; Watts: 47.74; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1194536; Consumed DRAM Joules: 18.28; DRAM Watts: 3.04
S1P0; QPIClocks: 14417389774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417396450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208798640; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208798640; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208707751; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208707751; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007329545; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5044196; Consumed Joules: 307.87; Watts: 51.26; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1592437; Consumed DRAM Joules: 24.36; DRAM Watts: 4.06
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3cb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.32   0.21    0.63      59 M     65 M    0.10    0.20    0.09    0.10     5488     7018      148     67
   1    1     0.01   0.49   0.03    0.60     632 K   1537 K    0.59    0.14    0.00    0.01      112       27       24     63
   2    0     0.01   0.31   0.03    0.60     692 K   1503 K    0.54    0.08    0.01    0.01        0        4       18     66
   3    1     0.12   0.41   0.29    0.74      23 M     33 M    0.31    0.43    0.02    0.03     1680     1106       13     63
   4    0     0.08   0.27   0.28    0.73      56 M     62 M    0.10    0.24    0.07    0.08     8848       20    10150     67
   5    1     0.05   1.52   0.03    0.83     499 K    930 K    0.46    0.48    0.00    0.00       56       51       10     64
   6    0     0.06   0.67   0.10    0.62    3418 K   4113 K    0.17    0.29    0.01    0.01      168       61       18     66
   7    1     0.08   0.24   0.35    0.82      65 M     74 M    0.13    0.23    0.08    0.09    13552        7     4191     62
   8    0     0.01   1.36   0.01    0.60     258 K    381 K    0.32    0.21    0.00    0.00      392       13       10     66
   9    1     0.04   0.55   0.08    0.66    2802 K   3160 K    0.11    0.16    0.01    0.01       56       26       62     62
  10    0     0.10   0.27   0.39    0.86      59 M     68 M    0.13    0.21    0.06    0.06     2464       59     2276     64
  11    1     0.01   0.36   0.03    0.60     421 K   1244 K    0.66    0.08    0.00    0.01        0        9        2     62
  12    0     0.03   0.52   0.06    0.64     508 K   1169 K    0.57    0.14    0.00    0.00      112        9       10     66
  13    1     0.05   0.31   0.17    0.60      18 M     24 M    0.27    0.40    0.03    0.05      840      301        4     62
  14    0     0.04   0.71   0.06    0.61    1206 K   3555 K    0.66    0.28    0.00    0.01      168        6        7     66
  15    1     0.03   0.49   0.06    0.68    1190 K   2043 K    0.42    0.18    0.00    0.01       56       22        4     62
  16    0     0.11   0.45   0.24    0.68      39 M     45 M    0.13    0.31    0.04    0.04     2240       86     2781     66
  17    1     0.14   0.49   0.28    0.73      19 M     29 M    0.35    0.40    0.01    0.02      616      410       90     62
  18    0     0.07   0.43   0.16    0.60      40 M     45 M    0.11    0.19    0.06    0.06     2520     3166       77     66
  19    1     0.16   0.91   0.18    0.62    4606 K   9656 K    0.52    0.31    0.00    0.01      224       14        2     63
  20    0     0.03   0.08   0.31    0.78      55 M     63 M    0.12    0.14    0.21    0.24     7896        4     4885     66
  21    1     0.12   0.20   0.59    1.16      60 M     74 M    0.18    0.27    0.05    0.06     5544     3000      299     62
  22    0     0.05   0.39   0.13    0.60      35 M     39 M    0.11    0.26    0.07    0.08     3360     3300        1     66
  23    1     0.02   0.11   0.22    0.65      57 M     63 M    0.09    0.15    0.23    0.26     4928     3438        0     63
  24    0     0.02   0.37   0.06    0.64    1273 K   1880 K    0.32    0.08    0.01    0.01        0        4       11     67
  25    1     0.03   0.13   0.23    0.65      49 M     56 M    0.12    0.20    0.17    0.20     3024     2237        0     63
  26    0     0.07   0.59   0.12    0.67    4362 K   4616 K    0.06    0.24    0.01    0.01      112       19      152     66
  27    1     0.13   0.51   0.26    0.70      28 M     35 M    0.18    0.31    0.02    0.03      784      201      754     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.35   0.15    0.70     358 M    407 M    0.12    0.22    0.05    0.05    33768    13769    20544     59
 SKT    1     0.07   0.36   0.20    0.76     333 M    410 M    0.19    0.28    0.03    0.04    31472    10849     5455     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.35   0.18    0.73     691 M    818 M    0.16    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.25 %

 C1 core residency: 57.27 %; C3 core residency: 6.37 %; C6 core residency: 12.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       28 G     28 G   |   29%    29%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   93 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    19.30    19.79     241.96      15.66         197.35
 SKT   1    31.74    38.95     256.27      20.29         219.26
---------------------------------------------------------------------------------------------------------------
       *    51.04    58.74     498.23      35.95         207.81
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c7
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5552.03 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5119.52 --|
|-- Mem Ch  2: Reads (MB/s):  5278.17 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6838.84 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5278.17 --||-- NODE 1 Mem Read (MB/s) :  5552.03 --|
|-- NODE 0 Mem Write(MB/s) :  6838.84 --||-- NODE 1 Mem Write(MB/s) :  5119.52 --|
|-- NODE 0 P. Write (T/s):      93053 --||-- NODE 1 P. Write (T/s):      87205 --|
|-- NODE 0 Memory (MB/s):    12117.01 --||-- NODE 1 Memory (MB/s):    10671.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10830.19                --|
            |--                System Write Throughput(MB/s):      11958.36                --|
            |--               System Memory Throughput(MB/s):      22788.55                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 702
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      13 K       180      17 M   111 M     12      12     379 K
 1     745 K       762 K    14 M   150 M    211 M     0     320 K
-----------------------------------------------------------------------
 *     758 K       763 K    31 M   261 M    211 M    12     700 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.49        Core1: 35.74        
Core2: 31.40        Core3: 36.01        
Core4: 40.26        Core5: 37.38        
Core6: 43.39        Core7: 35.92        
Core8: 35.31        Core9: 44.91        
Core10: 42.50        Core11: 32.66        
Core12: 43.66        Core13: 28.10        
Core14: 34.08        Core15: 40.45        
Core16: 53.83        Core17: 34.52        
Core18: 79.33        Core19: 23.98        
Core20: 59.04        Core21: 56.88        
Core22: 59.00        Core23: 88.08        
Core24: 34.68        Core25: 93.91        
Core26: 45.31        Core27: 46.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.33
Socket1: 50.80
DDR read Latency(ns)
Socket0: 316.52
Socket1: 384.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.98        Core1: 36.12        
Core2: 44.22        Core3: 36.25        
Core4: 40.27        Core5: 36.93        
Core6: 44.22        Core7: 36.61        
Core8: 31.23        Core9: 34.43        
Core10: 43.71        Core11: 32.00        
Core12: 42.64        Core13: 29.20        
Core14: 33.30        Core15: 41.73        
Core16: 53.33        Core17: 33.06        
Core18: 79.72        Core19: 24.33        
Core20: 58.03        Core21: 56.68        
Core22: 57.32        Core23: 90.47        
Core24: 34.75        Core25: 94.15        
Core26: 46.97        Core27: 44.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.10
Socket1: 50.87
DDR read Latency(ns)
Socket0: 316.46
Socket1: 388.51
irq_total: 180678.535668373
cpu_total: 21.15
cpu_0: 44.75
cpu_1: 10.57
cpu_2: 12.50
cpu_3: 39.89
cpu_4: 29.19
cpu_5: 11.97
cpu_6: 13.90
cpu_7: 41.02
cpu_8: 1.00
cpu_9: 12.17
cpu_10: 33.31
cpu_11: 0.73
cpu_12: 6.78
cpu_13: 19.75
cpu_14: 0.80
cpu_15: 1.53
cpu_16: 43.09
cpu_17: 24.53
cpu_18: 30.52
cpu_19: 8.44
cpu_20: 28.72
cpu_21: 50.33
cpu_22: 24.27
cpu_23: 38.16
cpu_24: 2.93
cpu_25: 27.86
cpu_26: 9.11
cpu_27: 24.27
enp130s0f0_tx_packets_phy: 155105
enp130s0f1_tx_packets_phy: 99803
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 254908
enp130s0f0_tx_packets: 88649
enp130s0f1_tx_packets: 33157
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 121806
enp130s0f0_tx_bytes: 5850944
enp130s0f1_tx_bytes: 2188405
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8039349
enp130s0f0_rx_packets: 781376
enp130s0f1_rx_packets: 695875
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1477251
enp130s0f0_tx_bytes_phy: 10458704
enp130s0f1_tx_bytes_phy: 6586398
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17045102
enp130s0f0_rx_packets_phy: 781382
enp130s0f1_rx_packets_phy: 695941
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1477323
enp130s0f0_rx_bytes_phy: 7046501610
enp130s0f1_rx_bytes_phy: 6275997724
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13322499334
enp130s0f0_rx_bytes: 7017772223
enp130s0f1_rx_bytes: 6241700087
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 13259472310


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.87        Core1: 26.24        
Core2: 41.36        Core3: 37.11        
Core4: 38.21        Core5: 43.94        
Core6: 44.57        Core7: 36.93        
Core8: 33.67        Core9: 47.08        
Core10: 40.81        Core11: 28.62        
Core12: 42.02        Core13: 26.38        
Core14: 33.61        Core15: 35.13        
Core16: 53.35        Core17: 33.69        
Core18: 81.52        Core19: 23.48        
Core20: 58.75        Core21: 59.03        
Core22: 58.59        Core23: 92.86        
Core24: 39.02        Core25: 96.50        
Core26: 46.57        Core27: 45.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.60
Socket1: 51.84
DDR read Latency(ns)
Socket0: 315.02
Socket1: 386.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.20        Core1: 37.58        
Core2: 40.35        Core3: 37.21        
Core4: 38.34        Core5: 44.23        
Core6: 45.96        Core7: 36.79        
Core8: 37.60        Core9: 48.03        
Core10: 40.73        Core11: 27.29        
Core12: 39.81        Core13: 25.42        
Core14: 32.70        Core15: 50.11        
Core16: 53.44        Core17: 36.93        
Core18: 79.76        Core19: 24.89        
Core20: 59.65        Core21: 56.94        
Core22: 58.28        Core23: 90.03        
Core24: 41.76        Core25: 94.47        
Core26: 47.31        Core27: 46.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.68
Socket1: 51.36
DDR read Latency(ns)
Socket0: 311.25
Socket1: 385.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.47        Core1: 37.66        
Core2: 39.03        Core3: 39.49        
Core4: 38.46        Core5: 46.09        
Core6: 44.76        Core7: 39.02        
Core8: 37.14        Core9: 49.15        
Core10: 40.11        Core11: 32.78        
Core12: 34.63        Core13: 26.30        
Core14: 31.42        Core15: 46.71        
Core16: 53.50        Core17: 40.71        
Core18: 86.79        Core19: 24.85        
Core20: 58.82        Core21: 66.17        
Core22: 60.44        Core23: 98.74        
Core24: 40.51        Core25: 102.82        
Core26: 44.70        Core27: 44.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.55
Socket1: 55.89
DDR read Latency(ns)
Socket0: 317.89
Socket1: 387.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.22        Core1: 36.56        
Core2: 42.90        Core3: 36.60        
Core4: 38.20        Core5: 30.84        
Core6: 42.82        Core7: 36.17        
Core8: 35.69        Core9: 48.18        
Core10: 40.69        Core11: 31.91        
Core12: 43.39        Core13: 27.66        
Core14: 31.17        Core15: 37.39        
Core16: 53.47        Core17: 35.35        
Core18: 82.20        Core19: 25.11        
Core20: 59.18        Core21: 59.65        
Core22: 57.79        Core23: 93.31        
Core24: 35.44        Core25: 97.15        
Core26: 43.69        Core27: 45.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.78
Socket1: 52.19
DDR read Latency(ns)
Socket0: 317.62
Socket1: 387.50
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2426
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413592406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413599366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206802050; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206802050; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206864474; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206864474; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005732912; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4744311; Consumed Joules: 289.57; Watts: 48.21; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1441982; Consumed DRAM Joules: 22.06; DRAM Watts: 3.67
S1P0; QPIClocks: 14413652486; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413657806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206926023; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206926023; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206849075; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206849075; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005815642; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4973623; Consumed Joules: 303.57; Watts: 50.54; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1436731; Consumed DRAM Joules: 21.98; DRAM Watts: 3.66
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: ab0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.29   0.66   0.45    0.93      44 M     53 M    0.16    0.23    0.01    0.02     3640     5143      704     66
   1    1     0.05   0.83   0.06    0.61    2339 K   3992 K    0.41    0.12    0.00    0.01      504       97       18     63
   2    0     0.08   0.81   0.10    0.60    4938 K   6053 K    0.18    0.26    0.01    0.01      168       51      656     65
   3    1     0.09   0.23   0.37    0.85      43 M     59 M    0.27    0.34    0.05    0.07      168        7      219     63
   4    0     0.10   0.41   0.24    0.67      52 M     58 M    0.09    0.27    0.05    0.06     5096       72     7363     67
   5    1     0.10   0.95   0.10    0.71    3660 K   4869 K    0.25    0.30    0.00    0.00       56       56       12     63
   6    0     0.09   0.75   0.12    0.61    6534 K   7487 K    0.13    0.18    0.01    0.01      280      129       30     67
   7    1     0.08   0.21   0.38    0.86      42 M     58 M    0.27    0.34    0.05    0.07      224        3      236     62
   8    0     0.01   1.68   0.01    0.60     210 K    294 K    0.29    0.17    0.00    0.00        0        9        5     66
   9    1     0.07   0.64   0.11    0.61    4836 K   5334 K    0.09    0.22    0.01    0.01      168      170       37     62
  10    0     0.10   0.40   0.24    0.68      51 M     59 M    0.12    0.24    0.05    0.06     5544       40     6606     65
  11    1     0.00   0.55   0.00    0.60     146 K    258 K    0.43    0.27    0.01    0.01      112        8        2     62
  12    0     0.04   0.72   0.06    0.61    2934 K   4015 K    0.27    0.15    0.01    0.01      448       40        8     66
  13    1     0.07   0.50   0.14    0.60      11 M     14 M    0.21    0.60    0.02    0.02      560        7      105     62
  14    0     0.01   0.48   0.01    0.60     118 K    412 K    0.71    0.15    0.00    0.01      112        1        3     66
  15    1     0.01   0.72   0.02    0.73     527 K    801 K    0.34    0.33    0.00    0.01        0       16        3     62
  16    0     0.07   0.20   0.33    0.79      82 M     89 M    0.09    0.13    0.13    0.14    13272      243     9888     66
  17    1     0.11   0.62   0.18    0.61      13 M     17 M    0.20    0.59    0.01    0.02      728      943      126     63
  18    0     0.02   0.11   0.21    0.63      49 M     55 M    0.11    0.14    0.20    0.23     2352     1504        6     66
  19    1     0.09   0.92   0.09    0.64    1753 K   3314 K    0.47    0.25    0.00    0.00      224       53        2     63
  20    0     0.03   0.16   0.19    0.61      55 M     61 M    0.08    0.13    0.18    0.20     2184       37     1614     66
  21    1     0.08   0.14   0.57    1.10      96 M    108 M    0.11    0.14    0.12    0.13    11032       37     2403     63
  22    0     0.03   0.17   0.19    0.61      56 M     61 M    0.08    0.13    0.18    0.19     1680        7     1584     67
  23    1     0.06   0.18   0.32    0.80      49 M     55 M    0.11    0.13    0.08    0.09     6944       54     1384     64
  24    0     0.02   0.47   0.04    0.62    1348 K   1712 K    0.21    0.08    0.01    0.01       56        3        9     67
  25    1     0.02   0.08   0.26    0.72      47 M     53 M    0.10    0.13    0.22    0.24     4480        3     1243     63
  26    0     0.06   0.71   0.08    0.60    5281 K   5856 K    0.10    0.08    0.01    0.01      224      136      138     66
  27    1     0.02   0.15   0.14    0.60      54 M     58 M    0.07    0.14    0.26    0.27     5488     1059        0     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.42   0.16    0.70     414 M    463 M    0.11    0.18    0.04    0.05    35056     7415    28614     60
 SKT    1     0.06   0.31   0.20    0.78     372 M    444 M    0.16    0.26    0.04    0.05    30688     2513     5790     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.36   0.18    0.74     787 M    908 M    0.13    0.22    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.31 %

 C1 core residency: 50.23 %; C3 core residency: 4.22 %; C6 core residency: 21.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.61 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  136 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.61    33.62     241.37      18.54         191.45
 SKT   1    28.19    26.20     254.31      18.24         229.45
---------------------------------------------------------------------------------------------------------------
       *    59.80    59.82     495.68      36.78         209.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: c83
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6459.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6918.90 --|
|-- Mem Ch  2: Reads (MB/s):  5745.68 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6082.04 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  5745.68 --||-- NODE 1 Mem Read (MB/s) :  6459.52 --|
|-- NODE 0 Mem Write(MB/s) :  6082.04 --||-- NODE 1 Mem Write(MB/s) :  6918.90 --|
|-- NODE 0 P. Write (T/s):      95408 --||-- NODE 1 P. Write (T/s):     131945 --|
|-- NODE 0 Memory (MB/s):    11827.71 --||-- NODE 1 Memory (MB/s):    13378.43 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12205.20                --|
            |--                System Write Throughput(MB/s):      13000.94                --|
            |--               System Memory Throughput(MB/s):      25206.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: dbc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9132         300      19 M    92 M     12      12     384 K
 1     905 K       917 K    27 M   160 M    205 M     0     397 K
-----------------------------------------------------------------------
 *     914 K       918 K    46 M   253 M    205 M    12     781 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.30        Core1: 28.10        
Core2: 32.12        Core3: 52.67        
Core4: 38.77        Core5: 35.94        
Core6: 26.41        Core7: 18.13        
Core8: 49.70        Core9: 37.54        
Core10: 40.31        Core11: 33.68        
Core12: 25.21        Core13: 54.53        
Core14: 25.78        Core15: 47.07        
Core16: 40.63        Core17: 52.77        
Core18: 72.83        Core19: 43.27        
Core20: 56.35        Core21: 58.21        
Core22: 50.70        Core23: 47.70        
Core24: 35.79        Core25: 60.12        
Core26: 31.43        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.14
Socket1: 50.86
DDR read Latency(ns)
Socket0: 369.59
Socket1: 275.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.15        Core1: 28.29        
Core2: 33.11        Core3: 51.49        
Core4: 36.80        Core5: 36.39        
Core6: 26.55        Core7: 18.23        
Core8: 48.69        Core9: 37.76        
Core10: 41.42        Core11: 35.25        
Core12: 25.64        Core13: 50.39        
Core14: 25.29        Core15: 50.70        
Core16: 34.36        Core17: 52.96        
Core18: 72.50        Core19: 48.33        
Core20: 52.39        Core21: 58.15        
Core22: 49.30        Core23: 47.80        
Core24: 34.73        Core25: 59.32        
Core26: 29.88        Core27: 51.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.81
Socket1: 50.03
DDR read Latency(ns)
Socket0: 363.43
Socket1: 277.29
irq_total: 193457.898087493
cpu_total: 21.47
cpu_0: 31.32
cpu_1: 26.46
cpu_2: 1.99
cpu_3: 40.09
cpu_4: 32.05
cpu_5: 20.81
cpu_6: 2.79
cpu_7: 18.28
cpu_8: 7.45
cpu_9: 5.39
cpu_10: 32.25
cpu_11: 5.92
cpu_12: 2.79
cpu_13: 39.10
cpu_14: 2.06
cpu_15: 10.70
cpu_16: 19.35
cpu_17: 38.23
cpu_18: 39.49
cpu_19: 8.64
cpu_20: 23.74
cpu_21: 49.80
cpu_22: 31.78
cpu_23: 35.57
cpu_24: 1.60
cpu_25: 37.43
cpu_26: 13.50
cpu_27: 22.74
enp130s0f0_tx_packets_phy: 130903
enp130s0f1_tx_packets_phy: 128280
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 259183
enp130s0f0_rx_bytes_phy: 6879926067
enp130s0f1_rx_bytes_phy: 6163261796
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 13043187863
enp130s0f0_rx_packets_phy: 762911
enp130s0f1_rx_packets_phy: 683440
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1446351
enp130s0f0_rx_bytes: 6837087317
enp130s0f1_rx_bytes: 6136771128
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12973858445
enp130s0f0_tx_bytes_phy: 8763673
enp130s0f1_tx_bytes_phy: 8579507
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 17343180
enp130s0f0_tx_bytes: 4244116
enp130s0f1_tx_bytes: 4065613
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8309729
enp130s0f0_tx_packets: 64304
enp130s0f1_tx_packets: 61600
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 125904
enp130s0f0_rx_packets: 762904
enp130s0f1_rx_packets: 683445
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1446349


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.35        Core1: 29.20        
Core2: 32.41        Core3: 52.69        
Core4: 37.95        Core5: 42.26        
Core6: 26.33        Core7: 17.98        
Core8: 48.35        Core9: 34.84        
Core10: 42.29        Core11: 34.23        
Core12: 27.47        Core13: 55.02        
Core14: 25.79        Core15: 50.28        
Core16: 32.03        Core17: 52.68        
Core18: 73.23        Core19: 34.18        
Core20: 57.57        Core21: 58.33        
Core22: 48.55        Core23: 47.19        
Core24: 40.53        Core25: 60.20        
Core26: 30.96        Core27: 54.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.41
Socket1: 51.08
DDR read Latency(ns)
Socket0: 364.70
Socket1: 272.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.92        Core1: 29.50        
Core2: 33.75        Core3: 53.36        
Core4: 37.83        Core5: 46.71        
Core6: 26.08        Core7: 18.01        
Core8: 49.65        Core9: 42.84        
Core10: 40.01        Core11: 34.90        
Core12: 26.41        Core13: 53.66        
Core14: 26.05        Core15: 53.34        
Core16: 32.56        Core17: 53.42        
Core18: 73.49        Core19: 54.31        
Core20: 51.41        Core21: 58.50        
Core22: 46.59        Core23: 48.60        
Core24: 38.80        Core25: 59.49        
Core26: 30.66        Core27: 49.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.50
Socket1: 51.13
DDR read Latency(ns)
Socket0: 360.43
Socket1: 273.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.01        Core1: 28.93        
Core2: 33.33        Core3: 53.78        
Core4: 37.20        Core5: 42.65        
Core6: 27.40        Core7: 17.98        
Core8: 50.07        Core9: 42.78        
Core10: 38.94        Core11: 24.15        
Core12: 26.56        Core13: 50.71        
Core14: 25.68        Core15: 50.27        
Core16: 33.09        Core17: 53.88        
Core18: 72.91        Core19: 46.37        
Core20: 49.74        Core21: 58.09        
Core22: 48.73        Core23: 48.84        
Core24: 37.46        Core25: 59.01        
Core26: 30.97        Core27: 49.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.72
Socket1: 50.58
DDR read Latency(ns)
Socket0: 353.98
Socket1: 278.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.08        Core1: 25.15        
Core2: 32.12        Core3: 52.50        
Core4: 37.37        Core5: 43.17        
Core6: 26.80        Core7: 33.96        
Core8: 48.88        Core9: 43.47        
Core10: 38.96        Core11: 34.39        
Core12: 26.16        Core13: 50.90        
Core14: 26.25        Core15: 50.66        
Core16: 36.62        Core17: 54.19        
Core18: 73.20        Core19: 49.50        
Core20: 54.74        Core21: 60.05        
Core22: 47.89        Core23: 48.38        
Core24: 39.81        Core25: 59.56        
Core26: 30.09        Core27: 53.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 48.36
Socket1: 52.24
DDR read Latency(ns)
Socket0: 348.37
Socket1: 279.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4150
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416127958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416136518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208070726; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208070726; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208168345; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208168345; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006824165; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4685100; Consumed Joules: 285.96; Watts: 47.61; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1386652; Consumed DRAM Joules: 21.22; DRAM Watts: 3.53
S1P0; QPIClocks: 14415829302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415833102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208043928; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208043928; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207924000; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207924000; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006691902; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5115989; Consumed Joules: 312.26; Watts: 51.99; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1550948; Consumed DRAM Joules: 23.73; DRAM Watts: 3.95
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1186
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.39   0.24    0.66      38 M     43 M    0.11    0.26    0.04    0.05     4816       28     5311     67
   1    1     0.21   0.99   0.21    0.66    3744 K     10 M    0.63    0.35    0.00    0.00      224      178       33     63
   2    0     0.01   0.33   0.03    0.62     632 K   1366 K    0.54    0.08    0.01    0.01        0        5       19     66
   3    1     0.06   0.17   0.34    0.81      75 M     83 M    0.10    0.17    0.13    0.14     7000       22     6812     62
   4    0     0.11   0.42   0.26    0.71      50 M     60 M    0.17    0.26    0.04    0.05     7000     6411       66     67
   5    1     0.16   1.02   0.16    0.66    5028 K   8776 K    0.43    0.17    0.00    0.01      112      107        8     63
   6    0     0.03   0.53   0.06    0.68     569 K   1261 K    0.55    0.16    0.00    0.00       56       25       13     66
   7    1     0.06   0.46   0.12    0.60      13 M     16 M    0.19    0.55    0.02    0.03      728      475      375     62
   8    0     0.04   0.73   0.06    0.61    3159 K   3992 K    0.21    0.08    0.01    0.01       56      119        5     66
   9    1     0.03   0.51   0.05    0.60    2318 K   2533 K    0.08    0.07    0.01    0.01        0       11       49     62
  10    0     0.09   0.44   0.21    0.63      52 M     57 M    0.09    0.27    0.06    0.06     6608     6684        9     65
  11    1     0.04   0.91   0.04    0.61    1128 K   2470 K    0.54    0.21    0.00    0.01      280       34       17     61
  12    0     0.03   0.50   0.05    0.70     431 K   1036 K    0.58    0.13    0.00    0.00       56       26       12     66
  13    1     0.05   0.15   0.32    0.79      75 M     83 M    0.10    0.18    0.16    0.18     6832     8432        1     62
  14    0     0.03   0.50   0.06    0.69     414 K   1246 K    0.67    0.11    0.00    0.00      168        7       10     66
  15    1     0.06   0.68   0.10    0.66    3295 K   4298 K    0.23    0.24    0.01    0.01       56       35       11     61
  16    0     0.06   0.45   0.13    0.60      34 M     38 M    0.11    0.31    0.06    0.06     4536     4730        1     66
  17    1     0.04   0.12   0.31    0.77      75 M     83 M    0.10    0.16    0.20    0.22     6328       34     6986     62
  18    0     0.05   0.13   0.36    0.83      69 M     78 M    0.11    0.13    0.15    0.17     4032       10     3332     66
  19    1     0.04   0.64   0.06    0.61    2161 K   3403 K    0.37    0.20    0.01    0.01      112      102        4     63
  20    0     0.06   0.37   0.17    0.60      38 M     42 M    0.08    0.27    0.06    0.07     3752        0     4217     66
  21    1     0.07   0.12   0.56    1.11      88 M    102 M    0.14    0.14    0.13    0.16     3416       68     5106     63
  22    0     0.08   0.39   0.19    0.61      40 M     45 M    0.10    0.21    0.05    0.06     3416       44     4121     67
  23    1     0.06   0.22   0.27    0.71      49 M     59 M    0.18    0.26    0.08    0.10     1568     1492        0     63
  24    0     0.01   0.32   0.02    0.60     458 K    771 K    0.41    0.14    0.01    0.01        0        3        6     67
  25    1     0.07   0.24   0.31    0.77      63 M     71 M    0.11    0.15    0.09    0.10     3864     5053        3     62
  26    0     0.10   0.87   0.11    0.62    4585 K   6886 K    0.33    0.29    0.00    0.01      560      100       95     67
  27    1     0.05   0.33   0.16    0.60      25 M     32 M    0.22    0.31    0.05    0.06       56       30        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.40   0.14    0.67     334 M    382 M    0.12    0.24    0.04    0.05    35056    18192    17217     59
 SKT    1     0.07   0.33   0.22    0.76     482 M    564 M    0.15    0.20    0.05    0.06    30576    16073    19405     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.36   0.18    0.72     817 M    946 M    0.14    0.22    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.61 %

 C1 core residency: 62.45 %; C3 core residency: 4.94 %; C6 core residency: 8.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  114 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.44    29.90     241.34      17.75         195.37
 SKT   1    33.42    35.00     264.16      19.88         199.51
---------------------------------------------------------------------------------------------------------------
       *    61.86    64.90     505.50      37.63         197.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1360
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  6239.93 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6770.06 --|
|-- Mem Ch  2: Reads (MB/s):  6045.51 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6379.49 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6045.51 --||-- NODE 1 Mem Read (MB/s) :  6239.93 --|
|-- NODE 0 Mem Write(MB/s) :  6379.49 --||-- NODE 1 Mem Write(MB/s) :  6770.06 --|
|-- NODE 0 P. Write (T/s):     109130 --||-- NODE 1 P. Write (T/s):     136041 --|
|-- NODE 0 Memory (MB/s):    12425.00 --||-- NODE 1 Memory (MB/s):    13009.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12285.44                --|
            |--                System Write Throughput(MB/s):      13149.55                --|
            |--               System Memory Throughput(MB/s):      25434.99                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14b7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9132          84      19 M   119 M   3096      12     482 K
 1     789 K       878 K    14 M   138 M    202 M     0     423 K
-----------------------------------------------------------------------
 *     798 K       878 K    34 M   258 M    202 M    12     906 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.87        Core1: 22.54        
Core2: 37.00        Core3: 29.86        
Core4: 80.95        Core5: 47.04        
Core6: 24.24        Core7: 61.65        
Core8: 33.90        Core9: 37.31        
Core10: 77.00        Core11: 35.30        
Core12: 25.30        Core13: 56.40        
Core14: 25.84        Core15: 31.21        
Core16: 74.22        Core17: 31.85        
Core18: 38.73        Core19: 25.01        
Core20: 41.70        Core21: 30.36        
Core22: 61.32        Core23: 31.52        
Core24: 36.21        Core25: 53.08        
Core26: 36.76        Core27: 59.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.08
Socket1: 45.32
DDR read Latency(ns)
Socket0: 405.63
Socket1: 279.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.49        Core1: 28.10        
Core2: 39.38        Core3: 27.43        
Core4: 81.48        Core5: 47.12        
Core6: 25.76        Core7: 60.71        
Core8: 33.66        Core9: 35.23        
Core10: 77.23        Core11: 22.50        
Core12: 36.54        Core13: 59.33        
Core14: 25.56        Core15: 21.84        
Core16: 74.06        Core17: 34.16        
Core18: 38.10        Core19: 25.01        
Core20: 40.28        Core21: 30.67        
Core22: 61.53        Core23: 31.36        
Core24: 38.64        Core25: 53.43        
Core26: 36.77        Core27: 60.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.26
Socket1: 45.57
DDR read Latency(ns)
Socket0: 409.79
Socket1: 279.34
irq_total: 180817.10360298
cpu_total: 21.65
cpu_0: 32.85
cpu_1: 4.92
cpu_2: 1.60
cpu_3: 24.60
cpu_4: 41.69
cpu_5: 31.32
cpu_6: 10.90
cpu_7: 37.57
cpu_8: 6.25
cpu_9: 5.78
cpu_10: 46.88
cpu_11: 0.66
cpu_12: 6.78
cpu_13: 35.17
cpu_14: 3.66
cpu_15: 3.46
cpu_16: 38.50
cpu_17: 23.20
cpu_18: 30.59
cpu_19: 9.44
cpu_20: 31.32
cpu_21: 38.96
cpu_22: 32.45
cpu_23: 26.46
cpu_24: 1.06
cpu_25: 38.70
cpu_26: 2.19
cpu_27: 39.49
enp130s0f0_tx_packets_phy: 109669
enp130s0f1_tx_packets_phy: 137136
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 246805
enp130s0f0_tx_packets: 43056
enp130s0f1_tx_packets: 70484
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 113540
enp130s0f0_rx_bytes_phy: 6837792879
enp130s0f1_rx_bytes_phy: 6120955029
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12958747908
enp130s0f0_rx_bytes: 6808303960
enp130s0f1_rx_bytes: 6084237670
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12892541630
enp130s0f0_rx_packets: 758235
enp130s0f1_rx_packets: 678750
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1436985
enp130s0f0_rx_packets_phy: 758238
enp130s0f1_rx_packets_phy: 678749
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1436987
enp130s0f0_tx_bytes: 2841755
enp130s0f1_tx_bytes: 4651994
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 7493749
enp130s0f0_tx_bytes_phy: 7277163
enp130s0f1_tx_bytes_phy: 9199647
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16476810


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.62        Core1: 28.16        
Core2: 40.82        Core3: 29.68        
Core4: 81.52        Core5: 46.59        
Core6: 25.01        Core7: 62.02        
Core8: 33.74        Core9: 36.99        
Core10: 77.15        Core11: 44.34        
Core12: 35.70        Core13: 59.89        
Core14: 25.66        Core15: 31.95        
Core16: 76.16        Core17: 35.09        
Core18: 38.25        Core19: 22.41        
Core20: 39.26        Core21: 30.46        
Core22: 61.08        Core23: 31.29        
Core24: 41.57        Core25: 53.40        
Core26: 36.01        Core27: 60.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.34
Socket1: 46.17
DDR read Latency(ns)
Socket0: 407.03
Socket1: 281.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.72        Core1: 28.20        
Core2: 17.26        Core3: 31.83        
Core4: 81.71        Core5: 47.52        
Core6: 25.80        Core7: 62.78        
Core8: 33.15        Core9: 36.84        
Core10: 77.03        Core11: 37.98        
Core12: 34.70        Core13: 57.57        
Core14: 25.16        Core15: 32.74        
Core16: 76.31        Core17: 39.67        
Core18: 38.55        Core19: 25.33        
Core20: 39.78        Core21: 29.99        
Core22: 58.31        Core23: 31.13        
Core24: 37.01        Core25: 53.48        
Core26: 23.90        Core27: 59.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.69
Socket1: 46.49
DDR read Latency(ns)
Socket0: 400.71
Socket1: 283.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.47        Core1: 28.27        
Core2: 40.52        Core3: 39.70        
Core4: 81.00        Core5: 46.40        
Core6: 25.14        Core7: 59.31        
Core8: 33.49        Core9: 36.16        
Core10: 75.56        Core11: 17.49        
Core12: 34.92        Core13: 59.92        
Core14: 25.68        Core15: 33.47        
Core16: 73.24        Core17: 48.13        
Core18: 38.43        Core19: 25.61        
Core20: 40.75        Core21: 30.68        
Core22: 56.54        Core23: 32.18        
Core24: 38.70        Core25: 52.57        
Core26: 24.50        Core27: 59.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.27
Socket1: 47.42
DDR read Latency(ns)
Socket0: 391.09
Socket1: 283.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.38        Core1: 27.63        
Core2: 38.86        Core3: 40.54        
Core4: 80.91        Core5: 46.09        
Core6: 25.74        Core7: 59.69        
Core8: 32.72        Core9: 38.32        
Core10: 76.66        Core11: 32.43        
Core12: 25.05        Core13: 59.42        
Core14: 26.17        Core15: 32.69        
Core16: 73.54        Core17: 49.24        
Core18: 40.23        Core19: 25.97        
Core20: 40.66        Core21: 31.52        
Core22: 55.74        Core23: 33.02        
Core24: 25.09        Core25: 54.74        
Core26: 34.70        Core27: 59.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.50
Socket1: 48.28
DDR read Latency(ns)
Socket0: 381.66
Socket1: 286.42
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5931
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412808442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412826522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206415789; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206415789; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206492380; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206492380; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005463496; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4787115; Consumed Joules: 292.18; Watts: 48.66; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1404624; Consumed DRAM Joules: 21.49; DRAM Watts: 3.58
S1P0; QPIClocks: 14412977406; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412981318; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206578143; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206578143; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206496418; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206496418; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005515446; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5002956; Consumed Joules: 305.36; Watts: 50.85; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1533963; Consumed DRAM Joules: 23.47; DRAM Watts: 3.91
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1862
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.24   0.25    0.69      59 M     66 M    0.10    0.15    0.10    0.11     5376     2470      176     67
   1    1     0.03   0.58   0.05    0.61     782 K   1976 K    0.60    0.21    0.00    0.01      336       33       18     63
   2    0     0.00   0.22   0.02    0.60     376 K    896 K    0.58    0.10    0.01    0.02      280        6       10     66
   3    1     0.06   0.24   0.23    0.65      49 M     56 M    0.12    0.18    0.09    0.10     1904       21     1367     63
   4    0     0.05   0.16   0.31    0.76      58 M     66 M    0.12    0.13    0.12    0.14      168        6       29     66
   5    1     0.21   1.03   0.20    0.63      10 M     12 M    0.16    0.26    0.00    0.01      392      116        3     63
   6    0     0.07   0.74   0.10    0.61    1760 K   3946 K    0.55    0.41    0.00    0.01      224       68       19     66
   7    1     0.08   0.31   0.26    0.70      58 M     67 M    0.13    0.16    0.07    0.08     2520     1881       46     62
   8    0     0.04   0.95   0.04    0.60     995 K   2398 K    0.58    0.13    0.00    0.01      336       78        3     66
   9    1     0.04   0.53   0.08    0.71    2151 K   2553 K    0.16    0.20    0.00    0.01      672       21       42     61
  10    0     0.09   0.23   0.41    0.89      62 M     71 M    0.12    0.16    0.07    0.08       56       51       34     64
  11    1     0.02   1.32   0.01    0.83     235 K    454 K    0.48    0.49    0.00    0.00     1120       17        6     61
  12    0     0.05   0.81   0.06    0.65    2230 K   3397 K    0.34    0.14    0.00    0.01      280       36        6     66
  13    1     0.05   0.18   0.27    0.72      59 M     65 M    0.09    0.14    0.13    0.14     1848       15     2336     61
  14    0     0.03   0.58   0.05    0.61     714 K   1313 K    0.46    0.18    0.00    0.00      112       17        9     66
  15    1     0.02   0.46   0.05    0.61    1250 K   1854 K    0.33    0.09    0.01    0.01      112       11       14     61
  16    0     0.06   0.24   0.26    0.71      58 M     63 M    0.09    0.13    0.09    0.10     6720       21     3558     66
  17    1     0.03   0.15   0.21    0.64      57 M     62 M    0.08    0.13    0.19    0.21     4088       89     2381     62
  18    0     0.10   0.42   0.24    0.67      45 M     53 M    0.16    0.26    0.05    0.05     6384     6147       95     66
  19    1     0.07   0.87   0.08    0.64    1162 K   3505 K    0.67    0.45    0.00    0.00      448       77        3     63
  20    0     0.11   0.47   0.24    0.67      44 M     51 M    0.14    0.24    0.04    0.05     7392     6206      117     66
  21    1     0.11   0.31   0.36    0.82      38 M     51 M    0.24    0.43    0.04    0.05      840      806      523     63
  22    0     0.09   0.38   0.23    0.66      50 M     55 M    0.09    0.22    0.06    0.06     6552       60     6320     66
  23    1     0.09   0.54   0.17    0.60      17 M     25 M    0.29    0.47    0.02    0.03      392      727        1     64
  24    0     0.00   0.33   0.01    0.61     319 K    505 K    0.37    0.14    0.01    0.01      896        3        3     68
  25    1     0.06   0.19   0.32    0.78      66 M     74 M    0.11    0.15    0.11    0.12     9240       30     6737     63
  26    0     0.00   0.25   0.01    0.60     244 K    501 K    0.51    0.13    0.01    0.02      168        7        4     67
  27    1     0.07   0.24   0.30    0.76      70 M     78 M    0.11    0.16    0.10    0.11     7280     6898        2     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.34   0.16    0.71     386 M    441 M    0.13    0.18    0.05    0.06    34944    15176    10383     59
 SKT    1     0.07   0.36   0.19    0.70     435 M    504 M    0.14    0.22    0.05    0.05    31192    10742    13479     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.35   0.17    0.71     821 M    946 M    0.13    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   48 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.42 %

 C1 core residency: 53.54 %; C3 core residency: 3.40 %; C6 core residency: 18.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.83 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.50    32.79     240.96      18.24         213.80
 SKT   1    31.63    33.36     255.10      19.45         198.12
---------------------------------------------------------------------------------------------------------------
       *    63.13    66.15     496.06      37.69         205.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s2_n1_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a3c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  5665.80 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5418.08 --|
|-- Mem Ch  2: Reads (MB/s):  6582.04 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6903.43 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  6582.04 --||-- NODE 1 Mem Read (MB/s) :  5665.80 --|
|-- NODE 0 Mem Write(MB/s) :  6903.43 --||-- NODE 1 Mem Write(MB/s) :  5418.08 --|
|-- NODE 0 P. Write (T/s):     167202 --||-- NODE 1 P. Write (T/s):     114911 --|
|-- NODE 0 Memory (MB/s):    13485.47 --||-- NODE 1 Memory (MB/s):    11083.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12247.84                --|
            |--                System Write Throughput(MB/s):      12321.51                --|
            |--               System Memory Throughput(MB/s):      24569.35                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b75
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9300         144      17 M   116 M   3012     108     361 K
 1     934 K       558 K    18 M   136 M    195 M    36     311 K
-----------------------------------------------------------------------
 *     943 K       558 K    36 M   252 M    195 M   144     672 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 79.17        Core1: 27.72        
Core2: 39.52        Core3: 34.89        
Core4: 61.09        Core5: 28.80        
Core6: 28.85        Core7: 82.52        
Core8: 36.01        Core9: 33.28        
Core10: 51.80        Core11: 36.14        
Core12: 40.19        Core13: 69.24        
Core14: 25.90        Core15: 46.37        
Core16: 70.89        Core17: 45.72        
Core18: 62.62        Core19: 24.72        
Core20: 69.93        Core21: 64.96        
Core22: 74.34        Core23: 52.55        
Core24: 44.37        Core25: 58.99        
Core26: 45.99        Core27: 87.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.80
Socket1: 59.80
DDR read Latency(ns)
Socket0: 275.25
Socket1: 390.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.05        Core1: 27.03        
Core2: 40.07        Core3: 37.29        
Core4: 59.53        Core5: 30.10        
Core6: 28.81        Core7: 79.50        
Core8: 39.16        Core9: 40.15        
Core10: 52.05        Core11: 37.02        
Core12: 38.08        Core13: 68.85        
Core14: 26.12        Core15: 46.64        
Core16: 69.53        Core17: 43.44        
Core18: 62.75        Core19: 23.81        
Core20: 70.57        Core21: 64.83        
Core22: 73.60        Core23: 52.55        
Core24: 46.20        Core25: 59.83        
Core26: 44.82        Core27: 86.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.19
Socket1: 59.90
DDR read Latency(ns)
Socket0: 276.54
Socket1: 383.13
irq_total: 138272.346097182
cpu_total: 23.20
cpu_0: 32.85
cpu_1: 3.52
cpu_2: 7.91
cpu_3: 36.30
cpu_4: 45.88
cpu_5: 3.32
cpu_6: 3.59
cpu_7: 39.10
cpu_8: 0.86
cpu_9: 21.68
cpu_10: 32.38
cpu_11: 6.25
cpu_12: 25.80
cpu_13: 36.70
cpu_14: 2.26
cpu_15: 4.32
cpu_16: 30.59
cpu_17: 26.26
cpu_18: 28.32
cpu_19: 2.26
cpu_20: 32.51
cpu_21: 50.53
cpu_22: 34.57
cpu_23: 31.78
cpu_24: 23.20
cpu_25: 25.73
cpu_26: 24.67
cpu_27: 36.44
enp130s0f0_rx_packets: 721753
enp130s0f1_rx_packets: 659078
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 1380831
enp130s0f0_tx_bytes: 5037562
enp130s0f1_tx_bytes: 2999494
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 8037056
enp130s0f0_rx_packets_phy: 721759
enp130s0f1_rx_packets_phy: 659083
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 1380842
enp130s0f0_tx_packets: 76326
enp130s0f1_tx_packets: 45446
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 121772
enp130s0f0_rx_bytes: 6482469729
enp130s0f1_rx_bytes: 5925086836
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 12407556565
enp130s0f0_rx_bytes_phy: 6508819051
enp130s0f1_rx_bytes_phy: 5943610661
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 12452429712
enp130s0f0_tx_packets_phy: 142683
enp130s0f1_tx_packets_phy: 111178
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 253861
enp130s0f0_tx_bytes_phy: 9589711
enp130s0f1_tx_bytes_phy: 7388072
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 16977783


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 77.91        Core1: 27.56        
Core2: 46.86        Core3: 33.38        
Core4: 57.33        Core5: 30.08        
Core6: 28.34        Core7: 74.47        
Core8: 44.57        Core9: 32.68        
Core10: 51.39        Core11: 34.82        
Core12: 38.42        Core13: 65.60        
Core14: 26.37        Core15: 42.99        
Core16: 69.51        Core17: 37.92        
Core18: 63.10        Core19: 23.77        
Core20: 70.97        Core21: 64.56        
Core22: 73.75        Core23: 52.29        
Core24: 45.80        Core25: 59.80        
Core26: 42.54        Core27: 84.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.65
Socket1: 57.15
DDR read Latency(ns)
Socket0: 278.97
Socket1: 388.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 77.46        Core1: 26.68        
Core2: 50.36        Core3: 34.47        
Core4: 57.30        Core5: 22.47        
Core6: 28.32        Core7: 73.78        
Core8: 32.46        Core9: 39.77        
Core10: 50.95        Core11: 34.91        
Core12: 38.63        Core13: 68.00        
Core14: 27.09        Core15: 45.48        
Core16: 69.87        Core17: 37.59        
Core18: 63.01        Core19: 24.48        
Core20: 70.82        Core21: 64.32        
Core22: 74.37        Core23: 52.08        
Core24: 46.20        Core25: 58.80        
Core26: 42.09        Core27: 85.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.64
Socket1: 57.51
DDR read Latency(ns)
Socket0: 279.26
Socket1: 386.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 79.20        Core1: 24.86        
Core2: 48.07        Core3: 38.32        
Core4: 56.75        Core5: 30.16        
Core6: 27.68        Core7: 71.88        
Core8: 35.56        Core9: 39.56        
Core10: 47.51        Core11: 34.02        
Core12: 39.50        Core13: 68.85        
Core14: 26.71        Core15: 29.64        
Core16: 70.13        Core17: 36.67        
Core18: 63.49        Core19: 25.36        
Core20: 71.84        Core21: 64.44        
Core22: 74.34        Core23: 53.00        
Core24: 45.77        Core25: 60.51        
Core26: 42.22        Core27: 86.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.46
Socket1: 58.48
DDR read Latency(ns)
Socket0: 277.95
Socket1: 380.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 78.26        Core1: 26.94        
Core2: 34.40        Core3: 33.23        
Core4: 57.25        Core5: 28.15        
Core6: 28.23        Core7: 73.25        
Core8: 34.83        Core9: 39.50        
Core10: 50.48        Core11: 35.30        
Core12: 39.48        Core13: 66.51        
Core14: 19.11        Core15: 44.75        
Core16: 70.38        Core17: 37.68        
Core18: 62.94        Core19: 23.76        
Core20: 69.93        Core21: 63.70        
Core22: 74.55        Core23: 51.56        
Core24: 45.15        Core25: 58.23        
Core26: 39.82        Core27: 86.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.34
Socket1: 57.11
DDR read Latency(ns)
Socket0: 277.37
Socket1: 390.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7646
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423582162; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423606898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211810566; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211810566; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211900737; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211900737; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009934895; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4860696; Consumed Joules: 296.67; Watts: 49.37; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 1449388; Consumed DRAM Joules: 22.18; DRAM Watts: 3.69
S1P0; QPIClocks: 14423719442; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423725566; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211959523; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211959523; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211876052; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211876052; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010048028; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5016819; Consumed Joules: 306.20; Watts: 50.96; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1436876; Consumed DRAM Joules: 21.98; DRAM Watts: 3.66
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f03
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.17   0.50    1.00      83 M     97 M    0.14    0.18    0.10    0.11      224       17       39     66
   1    1     0.03   0.52   0.06    0.67     575 K   1790 K    0.68    0.18    0.00    0.01      336       20       12     63
   2    0     0.05   0.63   0.08    0.63    2823 K   4501 K    0.37    0.23    0.01    0.01        0       14       11     65
   3    1     0.21   0.56   0.38    0.85      21 M     34 M    0.38    0.64    0.01    0.02    10304     1314        5     62
   4    0     0.08   0.31   0.26    0.70      44 M     51 M    0.15    0.22    0.06    0.06     7056     2310       15     66
   5    1     0.05   0.85   0.06    0.68     668 K   1982 K    0.66    0.15    0.00    0.00      280       19       11     63
   6    0     0.02   0.55   0.04    0.60     535 K   1465 K    0.63    0.13    0.00    0.01      224       10       12     66
   7    1     0.09   0.33   0.27    0.72      31 M     37 M    0.17    0.32    0.03    0.04      504        7      205     62
   8    0     0.01   1.67   0.01    0.61     206 K    301 K    0.32    0.20    0.00    0.00      224        3        5     66
   9    1     0.17   1.08   0.15    0.64    5426 K   8403 K    0.35    0.27    0.00    0.01       56       24       40     62
  10    0     0.09   0.41   0.23    0.65      49 M     55 M    0.10    0.21    0.05    0.06    17808      124     5328     64
  11    1     0.04   0.90   0.04    0.60     845 K   2146 K    0.61    0.12    0.00    0.01      168       10        3     61
  12    0     0.27   0.93   0.29    0.74    8698 K     15 M    0.44    0.27    0.00    0.01      168        2       13     65
  13    1     0.16   0.32   0.50    1.01      38 M     50 M    0.24    0.32    0.02    0.03      280       36       28     61
  14    0     0.03   0.49   0.05    0.67     422 K   1669 K    0.75    0.22    0.00    0.01      392       14        7     66
  15    1     0.03   0.54   0.05    0.62    1504 K   1748 K    0.14    0.10    0.01    0.01       56        8        4     62
  16    0     0.08   0.33   0.24    0.67      45 M     53 M    0.14    0.25    0.06    0.07      224       26        3     65
  17    1     0.06   0.32   0.17    0.60      20 M     26 M    0.20    0.40    0.04    0.05     6720      212      340     62
  18    0     0.03   0.14   0.19    0.60      51 M     57 M    0.10    0.15    0.20    0.23     6272        1     2434     66
  19    1     0.06   0.53   0.12    0.68     769 K   2313 K    0.67    0.15    0.00    0.00      392      149        1     63
  20    0     0.04   0.17   0.22    0.63      55 M     61 M    0.11    0.12    0.15    0.16      112        2        5     66
  21    1     0.07   0.12   0.56    1.10      86 M     99 M    0.13    0.15    0.13    0.14     7280      846      921     63
  22    0     0.05   0.18   0.26    0.70      51 M     59 M    0.14    0.14    0.11    0.13      392       81        7     66
  23    1     0.08   0.37   0.21    0.61      46 M     55 M    0.16    0.17    0.06    0.07      336       20        0     64
  24    0     0.15   0.94   0.16    0.61    6463 K   8731 K    0.26    0.24    0.00    0.01      168      236       35     67
  25    1     0.02   0.14   0.16    0.60      49 M     54 M    0.09    0.15    0.23    0.25     2968      765        0     63
  26    0     0.11   0.83   0.13    0.60    5383 K   7998 K    0.33    0.26    0.00    0.01      112      109      126     66
  27    1     0.04   0.14   0.27    0.71      44 M     52 M    0.15    0.15    0.12    0.14      280        5      308     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.41   0.19    0.71     407 M    478 M    0.15    0.19    0.04    0.04    33376     2949     8040     59
 SKT    1     0.08   0.37   0.21    0.78     349 M    429 M    0.19    0.29    0.03    0.04    29960     3435     1878     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.39   0.20    0.74     756 M    907 M    0.17    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.05 %

 C1 core residency: 58.77 %; C3 core residency: 5.59 %; C6 core residency: 8.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.94 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  110 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.11    34.10     249.86      18.37         222.03
 SKT   1    25.34    27.60     258.53      18.03         227.97
---------------------------------------------------------------------------------------------------------------
       *    57.45    61.70     508.38      36.40         224.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
