$date
	Wed Nov 24 02:43:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module banco_capa $end
$var wire 1 ! valid_contador_synth $end
$var wire 1 " valid_contador $end
$var wire 3 # umbral_bajo [2:0] $end
$var wire 3 $ umbral_alto [2:0] $end
$var wire 5 % salida_contador_synth [4:0] $end
$var wire 5 & salida_contador [4:0] $end
$var wire 1 ' reset $end
$var wire 1 ( req $end
$var wire 4 ) pop_fifo_azules [3:0] $end
$var wire 1 * init $end
$var wire 3 + idx [2:0] $end
$var wire 1 , idle_synth $end
$var wire 1 - idle $end
$var wire 12 . data_out_fifo_azul_p3_synth [11:0] $end
$var wire 12 / data_out_fifo_azul_p3 [11:0] $end
$var wire 12 0 data_out_fifo_azul_p2_synth [11:0] $end
$var wire 12 1 data_out_fifo_azul_p2 [11:0] $end
$var wire 12 2 data_out_fifo_azul_p1_synth [11:0] $end
$var wire 12 3 data_out_fifo_azul_p1 [11:0] $end
$var wire 12 4 data_out_fifo_azul_p0_synth [11:0] $end
$var wire 12 5 data_out_fifo_azul_p0 [11:0] $end
$var wire 1 6 clk $end
$var wire 1 7 PUSH $end
$var wire 12 8 FIFO_in [11:0] $end
$var wire 1 9 Enable $end
$scope module conductual $end
$var wire 1 " valid_contador $end
$var wire 3 : umbral_bajo [2:0] $end
$var wire 3 ; umbral_alto [2:0] $end
$var wire 12 < salida_fifo_principal [11:0] $end
$var wire 12 = salida_fifo_central [11:0] $end
$var wire 5 > salida_contador [4:0] $end
$var wire 1 ' reset $end
$var wire 1 ( req $end
$var wire 4 ? push_fifos_azules [3:0] $end
$var wire 4 @ push_fifos_amarillos [3:0] $end
$var wire 4 A pop_fifos_amarillos [3:0] $end
$var wire 1 B pop_fifo_principal $end
$var wire 4 C pop_fifo_azules [3:0] $end
$var wire 3 D interno_bajo [2:0] $end
$var wire 3 E interno_alto [2:0] $end
$var wire 1 * init $end
$var wire 3 F idx [2:0] $end
$var wire 1 - idle $end
$var wire 4 G full_fifos_azules [3:0] $end
$var wire 4 H full_fifos_amarillos [3:0] $end
$var wire 1 I full_fifo_princiapl $end
$var wire 1 J full_fifo_central $end
$var wire 4 K empty_fifos_azules [3:0] $end
$var wire 4 L empty_fifos_amarillos [3:0] $end
$var wire 1 M empty_fifo_principal $end
$var wire 1 N empty_fifo_central $end
$var wire 12 O data_out_fifo_azul_p3 [11:0] $end
$var wire 12 P data_out_fifo_azul_p2 [11:0] $end
$var wire 12 Q data_out_fifo_azul_p1 [11:0] $end
$var wire 12 R data_out_fifo_azul_p0 [11:0] $end
$var wire 1 6 clk $end
$var wire 1 S almost_full_principal $end
$var wire 4 T almost_full_fifos_azules [3:0] $end
$var wire 4 U almost_full_fifos_amarillos [3:0] $end
$var wire 1 V almost_full_fifo_central $end
$var wire 1 W almost_empty_principal $end
$var wire 4 X almost_empty_fifos_azules [3:0] $end
$var wire 4 Y almost_empty_fifos_amarillos [3:0] $end
$var wire 1 Z almost_empty_fifo_central $end
$var wire 1 7 PUSH $end
$var wire 12 [ FIFO_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 10 \ All_fifo_empty [9:0] $end
$var reg 12 ] entrada_fifo_central [11:0] $end
$scope module FIFO_amarillo_p0 $end
$var wire 1 ^ FIFO_almost_empty $end
$var wire 1 _ FIFO_almost_full $end
$var wire 1 ` read_enable $end
$var wire 1 a write_enable $end
$var wire 3 b interno_bajo [2:0] $end
$var wire 3 c interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 d FIFO_full $end
$var wire 1 e FIFO_empty $end
$var wire 12 f FIFO_data_out [11:0] $end
$var wire 12 g FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 h espacios_ocupados [7:0] $end
$var reg 3 i rd_ptr [2:0] $end
$var reg 3 j wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 k rd_ptr [2:0] $end
$var wire 1 ` read_enable $end
$var wire 3 l wr_ptr [2:0] $end
$var wire 1 a write_enable $end
$var wire 1 6 clk $end
$var wire 12 m FIFO_data_in [11:0] $end
$var reg 12 n FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_amarillo_p1 $end
$var wire 1 o FIFO_almost_empty $end
$var wire 1 p FIFO_almost_full $end
$var wire 1 q read_enable $end
$var wire 1 r write_enable $end
$var wire 3 s interno_bajo [2:0] $end
$var wire 3 t interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 u FIFO_full $end
$var wire 1 v FIFO_empty $end
$var wire 12 w FIFO_data_out [11:0] $end
$var wire 12 x FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 y espacios_ocupados [7:0] $end
$var reg 3 z rd_ptr [2:0] $end
$var reg 3 { wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 | rd_ptr [2:0] $end
$var wire 1 q read_enable $end
$var wire 3 } wr_ptr [2:0] $end
$var wire 1 r write_enable $end
$var wire 1 6 clk $end
$var wire 12 ~ FIFO_data_in [11:0] $end
$var reg 12 !" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_amarillo_p2 $end
$var wire 1 "" FIFO_almost_empty $end
$var wire 1 #" FIFO_almost_full $end
$var wire 1 $" read_enable $end
$var wire 1 %" write_enable $end
$var wire 3 &" interno_bajo [2:0] $end
$var wire 3 '" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 (" FIFO_full $end
$var wire 1 )" FIFO_empty $end
$var wire 12 *" FIFO_data_out [11:0] $end
$var wire 12 +" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 ," espacios_ocupados [7:0] $end
$var reg 3 -" rd_ptr [2:0] $end
$var reg 3 ." wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 /" rd_ptr [2:0] $end
$var wire 1 $" read_enable $end
$var wire 3 0" wr_ptr [2:0] $end
$var wire 1 %" write_enable $end
$var wire 1 6 clk $end
$var wire 12 1" FIFO_data_in [11:0] $end
$var reg 12 2" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_amarillo_p3 $end
$var wire 1 3" FIFO_almost_empty $end
$var wire 1 4" FIFO_almost_full $end
$var wire 1 5" read_enable $end
$var wire 1 6" write_enable $end
$var wire 3 7" interno_bajo [2:0] $end
$var wire 3 8" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 9" FIFO_full $end
$var wire 1 :" FIFO_empty $end
$var wire 12 ;" FIFO_data_out [11:0] $end
$var wire 12 <" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 =" espacios_ocupados [7:0] $end
$var reg 3 >" rd_ptr [2:0] $end
$var reg 3 ?" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 @" rd_ptr [2:0] $end
$var wire 1 5" read_enable $end
$var wire 3 A" wr_ptr [2:0] $end
$var wire 1 6" write_enable $end
$var wire 1 6 clk $end
$var wire 12 B" FIFO_data_in [11:0] $end
$var reg 12 C" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p0 $end
$var wire 1 D" FIFO_almost_empty $end
$var wire 1 E" FIFO_almost_full $end
$var wire 1 F" read_enable $end
$var wire 1 G" write_enable $end
$var wire 3 H" interno_bajo [2:0] $end
$var wire 3 I" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 J" FIFO_full $end
$var wire 1 K" FIFO_empty $end
$var wire 12 L" FIFO_data_out [11:0] $end
$var wire 12 M" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 N" espacios_ocupados [7:0] $end
$var reg 3 O" rd_ptr [2:0] $end
$var reg 3 P" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 Q" rd_ptr [2:0] $end
$var wire 1 F" read_enable $end
$var wire 3 R" wr_ptr [2:0] $end
$var wire 1 G" write_enable $end
$var wire 1 6 clk $end
$var wire 12 S" FIFO_data_in [11:0] $end
$var reg 12 T" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p1 $end
$var wire 1 U" FIFO_almost_empty $end
$var wire 1 V" FIFO_almost_full $end
$var wire 1 W" read_enable $end
$var wire 1 X" write_enable $end
$var wire 3 Y" interno_bajo [2:0] $end
$var wire 3 Z" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 [" FIFO_full $end
$var wire 1 \" FIFO_empty $end
$var wire 12 ]" FIFO_data_out [11:0] $end
$var wire 12 ^" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 _" espacios_ocupados [7:0] $end
$var reg 3 `" rd_ptr [2:0] $end
$var reg 3 a" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 b" rd_ptr [2:0] $end
$var wire 1 W" read_enable $end
$var wire 3 c" wr_ptr [2:0] $end
$var wire 1 X" write_enable $end
$var wire 1 6 clk $end
$var wire 12 d" FIFO_data_in [11:0] $end
$var reg 12 e" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p2 $end
$var wire 1 f" FIFO_almost_empty $end
$var wire 1 g" FIFO_almost_full $end
$var wire 1 h" read_enable $end
$var wire 1 i" write_enable $end
$var wire 3 j" interno_bajo [2:0] $end
$var wire 3 k" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 l" FIFO_full $end
$var wire 1 m" FIFO_empty $end
$var wire 12 n" FIFO_data_out [11:0] $end
$var wire 12 o" FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 p" espacios_ocupados [7:0] $end
$var reg 3 q" rd_ptr [2:0] $end
$var reg 3 r" wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 s" rd_ptr [2:0] $end
$var wire 1 h" read_enable $end
$var wire 3 t" wr_ptr [2:0] $end
$var wire 1 i" write_enable $end
$var wire 1 6 clk $end
$var wire 12 u" FIFO_data_in [11:0] $end
$var reg 12 v" FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_azul_p3 $end
$var wire 1 w" FIFO_almost_empty $end
$var wire 1 x" FIFO_almost_full $end
$var wire 1 y" read_enable $end
$var wire 1 z" write_enable $end
$var wire 3 {" interno_bajo [2:0] $end
$var wire 3 |" interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 }" FIFO_full $end
$var wire 1 ~" FIFO_empty $end
$var wire 12 !# FIFO_data_out [11:0] $end
$var wire 12 "# FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 ## espacios_ocupados [7:0] $end
$var reg 3 $# rd_ptr [2:0] $end
$var reg 3 %# wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 &# rd_ptr [2:0] $end
$var wire 1 y" read_enable $end
$var wire 3 '# wr_ptr [2:0] $end
$var wire 1 z" write_enable $end
$var wire 1 6 clk $end
$var wire 12 (# FIFO_data_in [11:0] $end
$var reg 12 )# FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_central $end
$var wire 1 Z FIFO_almost_empty $end
$var wire 1 V FIFO_almost_full $end
$var wire 12 *# FIFO_data_in [11:0] $end
$var wire 1 +# read_enable $end
$var wire 1 ,# write_enable $end
$var wire 3 -# interno_bajo [2:0] $end
$var wire 3 .# interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 J FIFO_full $end
$var wire 1 N FIFO_empty $end
$var wire 12 /# FIFO_data_out [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 0# espacios_ocupados [7:0] $end
$var reg 3 1# rd_ptr [2:0] $end
$var reg 3 2# wr_ptr [2:0] $end
$scope module memoria $end
$var wire 12 3# FIFO_data_in [11:0] $end
$var wire 3 4# rd_ptr [2:0] $end
$var wire 1 +# read_enable $end
$var wire 3 5# wr_ptr [2:0] $end
$var wire 1 ,# write_enable $end
$var wire 1 6 clk $end
$var reg 12 6# FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_principal $end
$var wire 1 W FIFO_almost_empty $end
$var wire 1 S FIFO_almost_full $end
$var wire 1 7 write_enable $end
$var wire 1 B read_enable $end
$var wire 3 7# interno_bajo [2:0] $end
$var wire 3 8# interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 1 ' Reset $end
$var wire 1 I FIFO_full $end
$var wire 1 M FIFO_empty $end
$var wire 12 9# FIFO_data_out [11:0] $end
$var wire 12 :# FIFO_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 ;# espacios_ocupados [7:0] $end
$var reg 3 <# rd_ptr [2:0] $end
$var reg 3 =# wr_ptr [2:0] $end
$scope module memoria $end
$var wire 3 ># rd_ptr [2:0] $end
$var wire 3 ?# wr_ptr [2:0] $end
$var wire 1 7 write_enable $end
$var wire 1 B read_enable $end
$var wire 1 6 clk $end
$var wire 12 @# FIFO_data_in [11:0] $end
$var reg 12 A# FIFO_data_out [11:0] $end
$upscope $end
$upscope $end
$scope module FSM $end
$var wire 10 B# FIFO_empty [9:0] $end
$var wire 3 C# umbral_bajo [2:0] $end
$var wire 3 D# umbral_alto [2:0] $end
$var wire 1 ' reset $end
$var wire 1 * init $end
$var wire 1 6 clk $end
$var reg 3 E# estado [2:0] $end
$var reg 1 - idle $end
$var reg 3 F# interno_alto [2:0] $end
$var reg 3 G# interno_alto_d [2:0] $end
$var reg 3 H# interno_bajo [2:0] $end
$var reg 3 I# interno_bajo_d [2:0] $end
$var reg 3 J# proximo_estado [2:0] $end
$upscope $end
$scope module arbitro_1 $end
$var wire 4 K# Almost_full [3:0] $end
$var wire 4 L# FIFO_empty [3:0] $end
$var wire 2 M# dest [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 1 9 Enable $end
$var reg 4 N# Pops [3:0] $end
$var reg 4 O# Push [3:0] $end
$var reg 4 P# contador [3:0] $end
$upscope $end
$scope module arbitro_2 $end
$var wire 4 Q# Almost_full [3:0] $end
$var wire 1 M FIFO_empty $end
$var wire 2 R# class [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 1 9 Enable $end
$var reg 1 B Pop $end
$var reg 4 S# Push [3:0] $end
$upscope $end
$scope module contador $end
$var wire 1 T# push0 $end
$var wire 1 U# push1 $end
$var wire 1 V# push2 $end
$var wire 1 W# push3 $end
$var wire 1 ( req $end
$var wire 1 7 push4 $end
$var wire 3 X# idx [2:0] $end
$var wire 1 6 clk $end
$var reg 4 Y# cuenta0 [3:0] $end
$var reg 4 Z# cuenta1 [3:0] $end
$var reg 4 [# cuenta2 [3:0] $end
$var reg 4 \# cuenta3 [3:0] $end
$var reg 4 ]# cuenta4 [3:0] $end
$var reg 5 ^# data [4:0] $end
$var reg 1 " valid $end
$upscope $end
$upscope $end
$scope module estructural $end
$var wire 1 _# _05_ $end
$var wire 1 `# _06_ $end
$var wire 1 ! valid_contador_synth $end
$var wire 3 a# umbral_bajo [2:0] $end
$var wire 3 b# umbral_alto [2:0] $end
$var wire 12 c# \salida_fifos_amarillos[3] [11:0] $end
$var wire 12 d# \salida_fifos_amarillos[2] [11:0] $end
$var wire 12 e# \salida_fifos_amarillos[1] [11:0] $end
$var wire 12 f# \salida_fifos_amarillos[0] [11:0] $end
$var wire 12 g# salida_fifo_principal [11:0] $end
$var wire 12 h# salida_fifo_central [11:0] $end
$var wire 5 i# salida_contador_synth [4:0] $end
$var wire 1 ' reset $end
$var wire 1 ( req $end
$var wire 4 j# push_fifos_azules [3:0] $end
$var wire 4 k# push_fifos_amarillos [3:0] $end
$var wire 4 l# pop_fifos_amarillos [3:0] $end
$var wire 1 m# pop_fifo_principal $end
$var wire 4 n# pop_fifo_azules [3:0] $end
$var wire 3 o# interno_bajo [2:0] $end
$var wire 3 p# interno_alto [2:0] $end
$var wire 1 * init $end
$var wire 3 q# idx [2:0] $end
$var wire 1 , idle $end
$var wire 4 r# full_fifos_azules [3:0] $end
$var wire 4 s# full_fifos_amarillos [3:0] $end
$var wire 1 t# full_fifo_princiapl $end
$var wire 1 u# full_fifo_central $end
$var wire 12 v# entrada_fifo_central [11:0] $end
$var wire 4 w# empty_fifos_azules [3:0] $end
$var wire 4 x# empty_fifos_amarillos [3:0] $end
$var wire 1 y# empty_fifo_principal $end
$var wire 1 z# empty_fifo_central $end
$var wire 12 {# data_out_fifo_azul_p3 [11:0] $end
$var wire 12 |# data_out_fifo_azul_p2 [11:0] $end
$var wire 12 }# data_out_fifo_azul_p1 [11:0] $end
$var wire 12 ~# data_out_fifo_azul_p0 [11:0] $end
$var wire 1 6 clk $end
$var wire 1 !$ almost_full_principal $end
$var wire 4 "$ almost_full_fifos_azules [3:0] $end
$var wire 4 #$ almost_full_fifos_amarillos [3:0] $end
$var wire 1 $$ almost_full_fifo_central $end
$var wire 1 %$ almost_empty_principal $end
$var wire 4 &$ almost_empty_fifos_azules [3:0] $end
$var wire 4 '$ almost_empty_fifos_amarillos [3:0] $end
$var wire 1 ($ almost_empty_fifo_central $end
$var wire 2 )$ _04_ [1:0] $end
$var wire 2 *$ _03_ [1:0] $end
$var wire 12 +$ _02_ [11:0] $end
$var wire 12 ,$ _01_ [11:0] $end
$var wire 12 -$ _00_ [11:0] $end
$var wire 1 7 PUSH $end
$var wire 12 .$ FIFO_synth_in [11:0] $end
$var wire 1 9 Enable $end
$var wire 10 /$ All_fifo_empty [9:0] $end
$scope module FIFO_synth_amarillo_p0 $end
$var wire 1 0$ FIFO_synth_almost_empty $end
$var wire 1 1$ FIFO_synth_almost_full $end
$var wire 1 2$ FIFO_synth_empty $end
$var wire 1 3$ FIFO_synth_full $end
$var wire 1 4$ _006_ $end
$var wire 1 5$ _007_ $end
$var wire 1 6$ _016_ $end
$var wire 1 7$ _018_ $end
$var wire 1 8$ _019_ $end
$var wire 1 9$ _020_ $end
$var wire 1 :$ _021_ $end
$var wire 1 ;$ _022_ $end
$var wire 1 <$ _038_ $end
$var wire 1 =$ _039_ $end
$var wire 1 >$ _043_ $end
$var wire 1 ?$ _044_ $end
$var wire 1 @$ _045_ $end
$var wire 1 A$ _046_ $end
$var wire 1 B$ _049_ $end
$var wire 1 C$ _050_ $end
$var wire 1 D$ _052_ $end
$var wire 1 E$ _053_ $end
$var wire 1 F$ _054_ $end
$var wire 1 G$ _056_ $end
$var wire 1 H$ _057_ $end
$var wire 1 I$ _058_ $end
$var wire 1 J$ _059_ $end
$var wire 1 K$ _060_ $end
$var wire 1 L$ _061_ $end
$var wire 1 M$ _062_ $end
$var wire 1 N$ _063_ $end
$var wire 1 O$ _064_ $end
$var wire 1 P$ _065_ $end
$var wire 1 Q$ _066_ $end
$var wire 1 R$ _067_ $end
$var wire 1 S$ _068_ $end
$var wire 1 T$ _069_ $end
$var wire 1 U$ _070_ $end
$var wire 1 V$ read_enable $end
$var wire 1 W$ write_enable $end
$var wire 3 X$ interno_bajo [2:0] $end
$var wire 3 Y$ interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 Z$ _055_ [7:0] $end
$var wire 8 [$ _051_ [7:0] $end
$var wire 32 \$ _048_ [31:0] $end
$var wire 32 ]$ _047_ [31:0] $end
$var wire 8 ^$ _042_ [7:0] $end
$var wire 8 _$ _041_ [7:0] $end
$var wire 8 `$ _040_ [7:0] $end
$var wire 8 a$ _037_ [7:0] $end
$var wire 8 b$ _036_ [7:0] $end
$var wire 8 c$ _035_ [7:0] $end
$var wire 8 d$ _034_ [7:0] $end
$var wire 32 e$ _033_ [31:0] $end
$var wire 32 f$ _032_ [31:0] $end
$var wire 32 g$ _031_ [31:0] $end
$var wire 32 h$ _030_ [31:0] $end
$var wire 3 i$ _029_ [2:0] $end
$var wire 3 j$ _028_ [2:0] $end
$var wire 3 k$ _027_ [2:0] $end
$var wire 3 l$ _026_ [2:0] $end
$var wire 8 m$ _025_ [7:0] $end
$var wire 8 n$ _024_ [7:0] $end
$var wire 8 o$ _023_ [7:0] $end
$var wire 8 p$ _017_ [7:0] $end
$var wire 2 q$ _015_ [1:0] $end
$var wire 4 r$ _014_ [3:0] $end
$var wire 2 s$ _013_ [1:0] $end
$var wire 4 t$ _012_ [3:0] $end
$var wire 2 u$ _011_ [1:0] $end
$var wire 4 v$ _010_ [3:0] $end
$var wire 2 w$ _009_ [1:0] $end
$var wire 4 x$ _008_ [3:0] $end
$var wire 32 y$ _005_ [31:0] $end
$var wire 32 z$ _004_ [31:0] $end
$var wire 32 {$ _003_ [31:0] $end
$var wire 3 |$ _002_ [2:0] $end
$var wire 3 }$ _001_ [2:0] $end
$var wire 8 ~$ _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 !% FIFO_synth_data_out [11:0] $end
$var wire 12 "% FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 #% espacios_ocupados [7:0] $end
$var reg 3 $% rd_ptr [2:0] $end
$var reg 3 %% wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 &% _002_ $end
$var wire 1 '% _003_ $end
$var wire 1 (% _004_ $end
$var wire 1 )% _005_ $end
$var wire 1 *% _006_ $end
$var wire 1 +% _007_ $end
$var wire 1 ,% _008_ $end
$var wire 1 -% _009_ $end
$var wire 1 .% _010_ $end
$var wire 1 /% _011_ $end
$var wire 1 0% _012_ $end
$var wire 1 1% _013_ $end
$var wire 1 2% _014_ $end
$var wire 1 3% _015_ $end
$var wire 1 4% _016_ $end
$var wire 1 5% _025_ $end
$var wire 1 6% _026_ $end
$var wire 1 7% _027_ $end
$var wire 1 8% _028_ $end
$var wire 1 9% _029_ $end
$var wire 1 :% _030_ $end
$var wire 1 ;% _031_ $end
$var wire 1 <% _032_ $end
$var wire 3 =% rd_ptr [2:0] $end
$var wire 1 V$ read_enable $end
$var wire 3 >% wr_ptr [2:0] $end
$var wire 1 W$ write_enable $end
$var wire 1 6 clk $end
$var wire 12 ?% _040_ [11:0] $end
$var wire 12 @% _039_ [11:0] $end
$var wire 12 A% _038_ [11:0] $end
$var wire 12 B% _037_ [11:0] $end
$var wire 12 C% _036_ [11:0] $end
$var wire 12 D% _035_ [11:0] $end
$var wire 12 E% _034_ [11:0] $end
$var wire 12 F% _033_ [11:0] $end
$var wire 12 G% _024_ [11:0] $end
$var wire 12 H% _023_ [11:0] $end
$var wire 12 I% _022_ [11:0] $end
$var wire 12 J% _021_ [11:0] $end
$var wire 12 K% _020_ [11:0] $end
$var wire 12 L% _019_ [11:0] $end
$var wire 12 M% _018_ [11:0] $end
$var wire 12 N% _017_ [11:0] $end
$var wire 12 O% _001_ [11:0] $end
$var wire 3 P% _000_ [2:0] $end
$var wire 12 Q% FIFO_synth_data_in [11:0] $end
$var reg 12 R% FIFO_synth_data_out [11:0] $end
$var reg 12 S% \ram[0] [11:0] $end
$var reg 12 T% \ram[1] [11:0] $end
$var reg 12 U% \ram[2] [11:0] $end
$var reg 12 V% \ram[3] [11:0] $end
$var reg 12 W% \ram[4] [11:0] $end
$var reg 12 X% \ram[5] [11:0] $end
$var reg 12 Y% \ram[6] [11:0] $end
$var reg 12 Z% \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_amarillo_p1 $end
$var wire 1 [% FIFO_synth_almost_empty $end
$var wire 1 \% FIFO_synth_almost_full $end
$var wire 1 ]% FIFO_synth_empty $end
$var wire 1 ^% FIFO_synth_full $end
$var wire 1 _% _006_ $end
$var wire 1 `% _007_ $end
$var wire 1 a% _016_ $end
$var wire 1 b% _018_ $end
$var wire 1 c% _019_ $end
$var wire 1 d% _020_ $end
$var wire 1 e% _021_ $end
$var wire 1 f% _022_ $end
$var wire 1 g% _038_ $end
$var wire 1 h% _039_ $end
$var wire 1 i% _043_ $end
$var wire 1 j% _044_ $end
$var wire 1 k% _045_ $end
$var wire 1 l% _046_ $end
$var wire 1 m% _049_ $end
$var wire 1 n% _050_ $end
$var wire 1 o% _052_ $end
$var wire 1 p% _053_ $end
$var wire 1 q% _054_ $end
$var wire 1 r% _056_ $end
$var wire 1 s% _057_ $end
$var wire 1 t% _058_ $end
$var wire 1 u% _059_ $end
$var wire 1 v% _060_ $end
$var wire 1 w% _061_ $end
$var wire 1 x% _062_ $end
$var wire 1 y% _063_ $end
$var wire 1 z% _064_ $end
$var wire 1 {% _065_ $end
$var wire 1 |% _066_ $end
$var wire 1 }% _067_ $end
$var wire 1 ~% _068_ $end
$var wire 1 !& _069_ $end
$var wire 1 "& _070_ $end
$var wire 1 #& read_enable $end
$var wire 1 $& write_enable $end
$var wire 3 %& interno_bajo [2:0] $end
$var wire 3 && interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 '& _055_ [7:0] $end
$var wire 8 (& _051_ [7:0] $end
$var wire 32 )& _048_ [31:0] $end
$var wire 32 *& _047_ [31:0] $end
$var wire 8 +& _042_ [7:0] $end
$var wire 8 ,& _041_ [7:0] $end
$var wire 8 -& _040_ [7:0] $end
$var wire 8 .& _037_ [7:0] $end
$var wire 8 /& _036_ [7:0] $end
$var wire 8 0& _035_ [7:0] $end
$var wire 8 1& _034_ [7:0] $end
$var wire 32 2& _033_ [31:0] $end
$var wire 32 3& _032_ [31:0] $end
$var wire 32 4& _031_ [31:0] $end
$var wire 32 5& _030_ [31:0] $end
$var wire 3 6& _029_ [2:0] $end
$var wire 3 7& _028_ [2:0] $end
$var wire 3 8& _027_ [2:0] $end
$var wire 3 9& _026_ [2:0] $end
$var wire 8 :& _025_ [7:0] $end
$var wire 8 ;& _024_ [7:0] $end
$var wire 8 <& _023_ [7:0] $end
$var wire 8 =& _017_ [7:0] $end
$var wire 2 >& _015_ [1:0] $end
$var wire 4 ?& _014_ [3:0] $end
$var wire 2 @& _013_ [1:0] $end
$var wire 4 A& _012_ [3:0] $end
$var wire 2 B& _011_ [1:0] $end
$var wire 4 C& _010_ [3:0] $end
$var wire 2 D& _009_ [1:0] $end
$var wire 4 E& _008_ [3:0] $end
$var wire 32 F& _005_ [31:0] $end
$var wire 32 G& _004_ [31:0] $end
$var wire 32 H& _003_ [31:0] $end
$var wire 3 I& _002_ [2:0] $end
$var wire 3 J& _001_ [2:0] $end
$var wire 8 K& _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 L& FIFO_synth_data_out [11:0] $end
$var wire 12 M& FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 N& espacios_ocupados [7:0] $end
$var reg 3 O& rd_ptr [2:0] $end
$var reg 3 P& wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 Q& _002_ $end
$var wire 1 R& _003_ $end
$var wire 1 S& _004_ $end
$var wire 1 T& _005_ $end
$var wire 1 U& _006_ $end
$var wire 1 V& _007_ $end
$var wire 1 W& _008_ $end
$var wire 1 X& _009_ $end
$var wire 1 Y& _010_ $end
$var wire 1 Z& _011_ $end
$var wire 1 [& _012_ $end
$var wire 1 \& _013_ $end
$var wire 1 ]& _014_ $end
$var wire 1 ^& _015_ $end
$var wire 1 _& _016_ $end
$var wire 1 `& _025_ $end
$var wire 1 a& _026_ $end
$var wire 1 b& _027_ $end
$var wire 1 c& _028_ $end
$var wire 1 d& _029_ $end
$var wire 1 e& _030_ $end
$var wire 1 f& _031_ $end
$var wire 1 g& _032_ $end
$var wire 3 h& rd_ptr [2:0] $end
$var wire 1 #& read_enable $end
$var wire 3 i& wr_ptr [2:0] $end
$var wire 1 $& write_enable $end
$var wire 1 6 clk $end
$var wire 12 j& _040_ [11:0] $end
$var wire 12 k& _039_ [11:0] $end
$var wire 12 l& _038_ [11:0] $end
$var wire 12 m& _037_ [11:0] $end
$var wire 12 n& _036_ [11:0] $end
$var wire 12 o& _035_ [11:0] $end
$var wire 12 p& _034_ [11:0] $end
$var wire 12 q& _033_ [11:0] $end
$var wire 12 r& _024_ [11:0] $end
$var wire 12 s& _023_ [11:0] $end
$var wire 12 t& _022_ [11:0] $end
$var wire 12 u& _021_ [11:0] $end
$var wire 12 v& _020_ [11:0] $end
$var wire 12 w& _019_ [11:0] $end
$var wire 12 x& _018_ [11:0] $end
$var wire 12 y& _017_ [11:0] $end
$var wire 12 z& _001_ [11:0] $end
$var wire 3 {& _000_ [2:0] $end
$var wire 12 |& FIFO_synth_data_in [11:0] $end
$var reg 12 }& FIFO_synth_data_out [11:0] $end
$var reg 12 ~& \ram[0] [11:0] $end
$var reg 12 !' \ram[1] [11:0] $end
$var reg 12 "' \ram[2] [11:0] $end
$var reg 12 #' \ram[3] [11:0] $end
$var reg 12 $' \ram[4] [11:0] $end
$var reg 12 %' \ram[5] [11:0] $end
$var reg 12 &' \ram[6] [11:0] $end
$var reg 12 '' \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_amarillo_p2 $end
$var wire 1 (' FIFO_synth_almost_empty $end
$var wire 1 )' FIFO_synth_almost_full $end
$var wire 1 *' FIFO_synth_empty $end
$var wire 1 +' FIFO_synth_full $end
$var wire 1 ,' _006_ $end
$var wire 1 -' _007_ $end
$var wire 1 .' _016_ $end
$var wire 1 /' _018_ $end
$var wire 1 0' _019_ $end
$var wire 1 1' _020_ $end
$var wire 1 2' _021_ $end
$var wire 1 3' _022_ $end
$var wire 1 4' _038_ $end
$var wire 1 5' _039_ $end
$var wire 1 6' _043_ $end
$var wire 1 7' _044_ $end
$var wire 1 8' _045_ $end
$var wire 1 9' _046_ $end
$var wire 1 :' _049_ $end
$var wire 1 ;' _050_ $end
$var wire 1 <' _052_ $end
$var wire 1 =' _053_ $end
$var wire 1 >' _054_ $end
$var wire 1 ?' _056_ $end
$var wire 1 @' _057_ $end
$var wire 1 A' _058_ $end
$var wire 1 B' _059_ $end
$var wire 1 C' _060_ $end
$var wire 1 D' _061_ $end
$var wire 1 E' _062_ $end
$var wire 1 F' _063_ $end
$var wire 1 G' _064_ $end
$var wire 1 H' _065_ $end
$var wire 1 I' _066_ $end
$var wire 1 J' _067_ $end
$var wire 1 K' _068_ $end
$var wire 1 L' _069_ $end
$var wire 1 M' _070_ $end
$var wire 1 N' read_enable $end
$var wire 1 O' write_enable $end
$var wire 3 P' interno_bajo [2:0] $end
$var wire 3 Q' interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 R' _055_ [7:0] $end
$var wire 8 S' _051_ [7:0] $end
$var wire 32 T' _048_ [31:0] $end
$var wire 32 U' _047_ [31:0] $end
$var wire 8 V' _042_ [7:0] $end
$var wire 8 W' _041_ [7:0] $end
$var wire 8 X' _040_ [7:0] $end
$var wire 8 Y' _037_ [7:0] $end
$var wire 8 Z' _036_ [7:0] $end
$var wire 8 [' _035_ [7:0] $end
$var wire 8 \' _034_ [7:0] $end
$var wire 32 ]' _033_ [31:0] $end
$var wire 32 ^' _032_ [31:0] $end
$var wire 32 _' _031_ [31:0] $end
$var wire 32 `' _030_ [31:0] $end
$var wire 3 a' _029_ [2:0] $end
$var wire 3 b' _028_ [2:0] $end
$var wire 3 c' _027_ [2:0] $end
$var wire 3 d' _026_ [2:0] $end
$var wire 8 e' _025_ [7:0] $end
$var wire 8 f' _024_ [7:0] $end
$var wire 8 g' _023_ [7:0] $end
$var wire 8 h' _017_ [7:0] $end
$var wire 2 i' _015_ [1:0] $end
$var wire 4 j' _014_ [3:0] $end
$var wire 2 k' _013_ [1:0] $end
$var wire 4 l' _012_ [3:0] $end
$var wire 2 m' _011_ [1:0] $end
$var wire 4 n' _010_ [3:0] $end
$var wire 2 o' _009_ [1:0] $end
$var wire 4 p' _008_ [3:0] $end
$var wire 32 q' _005_ [31:0] $end
$var wire 32 r' _004_ [31:0] $end
$var wire 32 s' _003_ [31:0] $end
$var wire 3 t' _002_ [2:0] $end
$var wire 3 u' _001_ [2:0] $end
$var wire 8 v' _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 w' FIFO_synth_data_out [11:0] $end
$var wire 12 x' FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 y' espacios_ocupados [7:0] $end
$var reg 3 z' rd_ptr [2:0] $end
$var reg 3 {' wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 |' _002_ $end
$var wire 1 }' _003_ $end
$var wire 1 ~' _004_ $end
$var wire 1 !( _005_ $end
$var wire 1 "( _006_ $end
$var wire 1 #( _007_ $end
$var wire 1 $( _008_ $end
$var wire 1 %( _009_ $end
$var wire 1 &( _010_ $end
$var wire 1 '( _011_ $end
$var wire 1 (( _012_ $end
$var wire 1 )( _013_ $end
$var wire 1 *( _014_ $end
$var wire 1 +( _015_ $end
$var wire 1 ,( _016_ $end
$var wire 1 -( _025_ $end
$var wire 1 .( _026_ $end
$var wire 1 /( _027_ $end
$var wire 1 0( _028_ $end
$var wire 1 1( _029_ $end
$var wire 1 2( _030_ $end
$var wire 1 3( _031_ $end
$var wire 1 4( _032_ $end
$var wire 3 5( rd_ptr [2:0] $end
$var wire 1 N' read_enable $end
$var wire 3 6( wr_ptr [2:0] $end
$var wire 1 O' write_enable $end
$var wire 1 6 clk $end
$var wire 12 7( _040_ [11:0] $end
$var wire 12 8( _039_ [11:0] $end
$var wire 12 9( _038_ [11:0] $end
$var wire 12 :( _037_ [11:0] $end
$var wire 12 ;( _036_ [11:0] $end
$var wire 12 <( _035_ [11:0] $end
$var wire 12 =( _034_ [11:0] $end
$var wire 12 >( _033_ [11:0] $end
$var wire 12 ?( _024_ [11:0] $end
$var wire 12 @( _023_ [11:0] $end
$var wire 12 A( _022_ [11:0] $end
$var wire 12 B( _021_ [11:0] $end
$var wire 12 C( _020_ [11:0] $end
$var wire 12 D( _019_ [11:0] $end
$var wire 12 E( _018_ [11:0] $end
$var wire 12 F( _017_ [11:0] $end
$var wire 12 G( _001_ [11:0] $end
$var wire 3 H( _000_ [2:0] $end
$var wire 12 I( FIFO_synth_data_in [11:0] $end
$var reg 12 J( FIFO_synth_data_out [11:0] $end
$var reg 12 K( \ram[0] [11:0] $end
$var reg 12 L( \ram[1] [11:0] $end
$var reg 12 M( \ram[2] [11:0] $end
$var reg 12 N( \ram[3] [11:0] $end
$var reg 12 O( \ram[4] [11:0] $end
$var reg 12 P( \ram[5] [11:0] $end
$var reg 12 Q( \ram[6] [11:0] $end
$var reg 12 R( \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_amarillo_p3 $end
$var wire 1 S( FIFO_synth_almost_empty $end
$var wire 1 T( FIFO_synth_almost_full $end
$var wire 1 U( FIFO_synth_empty $end
$var wire 1 V( FIFO_synth_full $end
$var wire 1 W( _006_ $end
$var wire 1 X( _007_ $end
$var wire 1 Y( _016_ $end
$var wire 1 Z( _018_ $end
$var wire 1 [( _019_ $end
$var wire 1 \( _020_ $end
$var wire 1 ]( _021_ $end
$var wire 1 ^( _022_ $end
$var wire 1 _( _038_ $end
$var wire 1 `( _039_ $end
$var wire 1 a( _043_ $end
$var wire 1 b( _044_ $end
$var wire 1 c( _045_ $end
$var wire 1 d( _046_ $end
$var wire 1 e( _049_ $end
$var wire 1 f( _050_ $end
$var wire 1 g( _052_ $end
$var wire 1 h( _053_ $end
$var wire 1 i( _054_ $end
$var wire 1 j( _056_ $end
$var wire 1 k( _057_ $end
$var wire 1 l( _058_ $end
$var wire 1 m( _059_ $end
$var wire 1 n( _060_ $end
$var wire 1 o( _061_ $end
$var wire 1 p( _062_ $end
$var wire 1 q( _063_ $end
$var wire 1 r( _064_ $end
$var wire 1 s( _065_ $end
$var wire 1 t( _066_ $end
$var wire 1 u( _067_ $end
$var wire 1 v( _068_ $end
$var wire 1 w( _069_ $end
$var wire 1 x( _070_ $end
$var wire 1 y( read_enable $end
$var wire 1 z( write_enable $end
$var wire 3 {( interno_bajo [2:0] $end
$var wire 3 |( interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 }( _055_ [7:0] $end
$var wire 8 ~( _051_ [7:0] $end
$var wire 32 !) _048_ [31:0] $end
$var wire 32 ") _047_ [31:0] $end
$var wire 8 #) _042_ [7:0] $end
$var wire 8 $) _041_ [7:0] $end
$var wire 8 %) _040_ [7:0] $end
$var wire 8 &) _037_ [7:0] $end
$var wire 8 ') _036_ [7:0] $end
$var wire 8 () _035_ [7:0] $end
$var wire 8 )) _034_ [7:0] $end
$var wire 32 *) _033_ [31:0] $end
$var wire 32 +) _032_ [31:0] $end
$var wire 32 ,) _031_ [31:0] $end
$var wire 32 -) _030_ [31:0] $end
$var wire 3 .) _029_ [2:0] $end
$var wire 3 /) _028_ [2:0] $end
$var wire 3 0) _027_ [2:0] $end
$var wire 3 1) _026_ [2:0] $end
$var wire 8 2) _025_ [7:0] $end
$var wire 8 3) _024_ [7:0] $end
$var wire 8 4) _023_ [7:0] $end
$var wire 8 5) _017_ [7:0] $end
$var wire 2 6) _015_ [1:0] $end
$var wire 4 7) _014_ [3:0] $end
$var wire 2 8) _013_ [1:0] $end
$var wire 4 9) _012_ [3:0] $end
$var wire 2 :) _011_ [1:0] $end
$var wire 4 ;) _010_ [3:0] $end
$var wire 2 <) _009_ [1:0] $end
$var wire 4 =) _008_ [3:0] $end
$var wire 32 >) _005_ [31:0] $end
$var wire 32 ?) _004_ [31:0] $end
$var wire 32 @) _003_ [31:0] $end
$var wire 3 A) _002_ [2:0] $end
$var wire 3 B) _001_ [2:0] $end
$var wire 8 C) _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 D) FIFO_synth_data_out [11:0] $end
$var wire 12 E) FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 F) espacios_ocupados [7:0] $end
$var reg 3 G) rd_ptr [2:0] $end
$var reg 3 H) wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 I) _002_ $end
$var wire 1 J) _003_ $end
$var wire 1 K) _004_ $end
$var wire 1 L) _005_ $end
$var wire 1 M) _006_ $end
$var wire 1 N) _007_ $end
$var wire 1 O) _008_ $end
$var wire 1 P) _009_ $end
$var wire 1 Q) _010_ $end
$var wire 1 R) _011_ $end
$var wire 1 S) _012_ $end
$var wire 1 T) _013_ $end
$var wire 1 U) _014_ $end
$var wire 1 V) _015_ $end
$var wire 1 W) _016_ $end
$var wire 1 X) _025_ $end
$var wire 1 Y) _026_ $end
$var wire 1 Z) _027_ $end
$var wire 1 [) _028_ $end
$var wire 1 \) _029_ $end
$var wire 1 ]) _030_ $end
$var wire 1 ^) _031_ $end
$var wire 1 _) _032_ $end
$var wire 3 `) rd_ptr [2:0] $end
$var wire 1 y( read_enable $end
$var wire 3 a) wr_ptr [2:0] $end
$var wire 1 z( write_enable $end
$var wire 1 6 clk $end
$var wire 12 b) _040_ [11:0] $end
$var wire 12 c) _039_ [11:0] $end
$var wire 12 d) _038_ [11:0] $end
$var wire 12 e) _037_ [11:0] $end
$var wire 12 f) _036_ [11:0] $end
$var wire 12 g) _035_ [11:0] $end
$var wire 12 h) _034_ [11:0] $end
$var wire 12 i) _033_ [11:0] $end
$var wire 12 j) _024_ [11:0] $end
$var wire 12 k) _023_ [11:0] $end
$var wire 12 l) _022_ [11:0] $end
$var wire 12 m) _021_ [11:0] $end
$var wire 12 n) _020_ [11:0] $end
$var wire 12 o) _019_ [11:0] $end
$var wire 12 p) _018_ [11:0] $end
$var wire 12 q) _017_ [11:0] $end
$var wire 12 r) _001_ [11:0] $end
$var wire 3 s) _000_ [2:0] $end
$var wire 12 t) FIFO_synth_data_in [11:0] $end
$var reg 12 u) FIFO_synth_data_out [11:0] $end
$var reg 12 v) \ram[0] [11:0] $end
$var reg 12 w) \ram[1] [11:0] $end
$var reg 12 x) \ram[2] [11:0] $end
$var reg 12 y) \ram[3] [11:0] $end
$var reg 12 z) \ram[4] [11:0] $end
$var reg 12 {) \ram[5] [11:0] $end
$var reg 12 |) \ram[6] [11:0] $end
$var reg 12 }) \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p0 $end
$var wire 1 ~) FIFO_synth_almost_empty $end
$var wire 1 !* FIFO_synth_almost_full $end
$var wire 1 "* FIFO_synth_empty $end
$var wire 1 #* FIFO_synth_full $end
$var wire 1 $* _006_ $end
$var wire 1 %* _007_ $end
$var wire 1 &* _016_ $end
$var wire 1 '* _018_ $end
$var wire 1 (* _019_ $end
$var wire 1 )* _020_ $end
$var wire 1 ** _021_ $end
$var wire 1 +* _022_ $end
$var wire 1 ,* _038_ $end
$var wire 1 -* _039_ $end
$var wire 1 .* _043_ $end
$var wire 1 /* _044_ $end
$var wire 1 0* _045_ $end
$var wire 1 1* _046_ $end
$var wire 1 2* _049_ $end
$var wire 1 3* _050_ $end
$var wire 1 4* _052_ $end
$var wire 1 5* _053_ $end
$var wire 1 6* _054_ $end
$var wire 1 7* _056_ $end
$var wire 1 8* _057_ $end
$var wire 1 9* _058_ $end
$var wire 1 :* _059_ $end
$var wire 1 ;* _060_ $end
$var wire 1 <* _061_ $end
$var wire 1 =* _062_ $end
$var wire 1 >* _063_ $end
$var wire 1 ?* _064_ $end
$var wire 1 @* _065_ $end
$var wire 1 A* _066_ $end
$var wire 1 B* _067_ $end
$var wire 1 C* _068_ $end
$var wire 1 D* _069_ $end
$var wire 1 E* _070_ $end
$var wire 1 F* read_enable $end
$var wire 1 G* write_enable $end
$var wire 3 H* interno_bajo [2:0] $end
$var wire 3 I* interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 J* _055_ [7:0] $end
$var wire 8 K* _051_ [7:0] $end
$var wire 32 L* _048_ [31:0] $end
$var wire 32 M* _047_ [31:0] $end
$var wire 8 N* _042_ [7:0] $end
$var wire 8 O* _041_ [7:0] $end
$var wire 8 P* _040_ [7:0] $end
$var wire 8 Q* _037_ [7:0] $end
$var wire 8 R* _036_ [7:0] $end
$var wire 8 S* _035_ [7:0] $end
$var wire 8 T* _034_ [7:0] $end
$var wire 32 U* _033_ [31:0] $end
$var wire 32 V* _032_ [31:0] $end
$var wire 32 W* _031_ [31:0] $end
$var wire 32 X* _030_ [31:0] $end
$var wire 3 Y* _029_ [2:0] $end
$var wire 3 Z* _028_ [2:0] $end
$var wire 3 [* _027_ [2:0] $end
$var wire 3 \* _026_ [2:0] $end
$var wire 8 ]* _025_ [7:0] $end
$var wire 8 ^* _024_ [7:0] $end
$var wire 8 _* _023_ [7:0] $end
$var wire 8 `* _017_ [7:0] $end
$var wire 2 a* _015_ [1:0] $end
$var wire 4 b* _014_ [3:0] $end
$var wire 2 c* _013_ [1:0] $end
$var wire 4 d* _012_ [3:0] $end
$var wire 2 e* _011_ [1:0] $end
$var wire 4 f* _010_ [3:0] $end
$var wire 2 g* _009_ [1:0] $end
$var wire 4 h* _008_ [3:0] $end
$var wire 32 i* _005_ [31:0] $end
$var wire 32 j* _004_ [31:0] $end
$var wire 32 k* _003_ [31:0] $end
$var wire 3 l* _002_ [2:0] $end
$var wire 3 m* _001_ [2:0] $end
$var wire 8 n* _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 o* FIFO_synth_data_out [11:0] $end
$var wire 12 p* FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 q* espacios_ocupados [7:0] $end
$var reg 3 r* rd_ptr [2:0] $end
$var reg 3 s* wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 t* _002_ $end
$var wire 1 u* _003_ $end
$var wire 1 v* _004_ $end
$var wire 1 w* _005_ $end
$var wire 1 x* _006_ $end
$var wire 1 y* _007_ $end
$var wire 1 z* _008_ $end
$var wire 1 {* _009_ $end
$var wire 1 |* _010_ $end
$var wire 1 }* _011_ $end
$var wire 1 ~* _012_ $end
$var wire 1 !+ _013_ $end
$var wire 1 "+ _014_ $end
$var wire 1 #+ _015_ $end
$var wire 1 $+ _016_ $end
$var wire 1 %+ _025_ $end
$var wire 1 &+ _026_ $end
$var wire 1 '+ _027_ $end
$var wire 1 (+ _028_ $end
$var wire 1 )+ _029_ $end
$var wire 1 *+ _030_ $end
$var wire 1 ++ _031_ $end
$var wire 1 ,+ _032_ $end
$var wire 3 -+ rd_ptr [2:0] $end
$var wire 1 F* read_enable $end
$var wire 3 .+ wr_ptr [2:0] $end
$var wire 1 G* write_enable $end
$var wire 1 6 clk $end
$var wire 12 /+ _040_ [11:0] $end
$var wire 12 0+ _039_ [11:0] $end
$var wire 12 1+ _038_ [11:0] $end
$var wire 12 2+ _037_ [11:0] $end
$var wire 12 3+ _036_ [11:0] $end
$var wire 12 4+ _035_ [11:0] $end
$var wire 12 5+ _034_ [11:0] $end
$var wire 12 6+ _033_ [11:0] $end
$var wire 12 7+ _024_ [11:0] $end
$var wire 12 8+ _023_ [11:0] $end
$var wire 12 9+ _022_ [11:0] $end
$var wire 12 :+ _021_ [11:0] $end
$var wire 12 ;+ _020_ [11:0] $end
$var wire 12 <+ _019_ [11:0] $end
$var wire 12 =+ _018_ [11:0] $end
$var wire 12 >+ _017_ [11:0] $end
$var wire 12 ?+ _001_ [11:0] $end
$var wire 3 @+ _000_ [2:0] $end
$var wire 12 A+ FIFO_synth_data_in [11:0] $end
$var reg 12 B+ FIFO_synth_data_out [11:0] $end
$var reg 12 C+ \ram[0] [11:0] $end
$var reg 12 D+ \ram[1] [11:0] $end
$var reg 12 E+ \ram[2] [11:0] $end
$var reg 12 F+ \ram[3] [11:0] $end
$var reg 12 G+ \ram[4] [11:0] $end
$var reg 12 H+ \ram[5] [11:0] $end
$var reg 12 I+ \ram[6] [11:0] $end
$var reg 12 J+ \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p1 $end
$var wire 1 K+ FIFO_synth_almost_empty $end
$var wire 1 L+ FIFO_synth_almost_full $end
$var wire 1 M+ FIFO_synth_empty $end
$var wire 1 N+ FIFO_synth_full $end
$var wire 1 O+ _006_ $end
$var wire 1 P+ _007_ $end
$var wire 1 Q+ _016_ $end
$var wire 1 R+ _018_ $end
$var wire 1 S+ _019_ $end
$var wire 1 T+ _020_ $end
$var wire 1 U+ _021_ $end
$var wire 1 V+ _022_ $end
$var wire 1 W+ _038_ $end
$var wire 1 X+ _039_ $end
$var wire 1 Y+ _043_ $end
$var wire 1 Z+ _044_ $end
$var wire 1 [+ _045_ $end
$var wire 1 \+ _046_ $end
$var wire 1 ]+ _049_ $end
$var wire 1 ^+ _050_ $end
$var wire 1 _+ _052_ $end
$var wire 1 `+ _053_ $end
$var wire 1 a+ _054_ $end
$var wire 1 b+ _056_ $end
$var wire 1 c+ _057_ $end
$var wire 1 d+ _058_ $end
$var wire 1 e+ _059_ $end
$var wire 1 f+ _060_ $end
$var wire 1 g+ _061_ $end
$var wire 1 h+ _062_ $end
$var wire 1 i+ _063_ $end
$var wire 1 j+ _064_ $end
$var wire 1 k+ _065_ $end
$var wire 1 l+ _066_ $end
$var wire 1 m+ _067_ $end
$var wire 1 n+ _068_ $end
$var wire 1 o+ _069_ $end
$var wire 1 p+ _070_ $end
$var wire 1 q+ read_enable $end
$var wire 1 r+ write_enable $end
$var wire 3 s+ interno_bajo [2:0] $end
$var wire 3 t+ interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 u+ _055_ [7:0] $end
$var wire 8 v+ _051_ [7:0] $end
$var wire 32 w+ _048_ [31:0] $end
$var wire 32 x+ _047_ [31:0] $end
$var wire 8 y+ _042_ [7:0] $end
$var wire 8 z+ _041_ [7:0] $end
$var wire 8 {+ _040_ [7:0] $end
$var wire 8 |+ _037_ [7:0] $end
$var wire 8 }+ _036_ [7:0] $end
$var wire 8 ~+ _035_ [7:0] $end
$var wire 8 !, _034_ [7:0] $end
$var wire 32 ", _033_ [31:0] $end
$var wire 32 #, _032_ [31:0] $end
$var wire 32 $, _031_ [31:0] $end
$var wire 32 %, _030_ [31:0] $end
$var wire 3 &, _029_ [2:0] $end
$var wire 3 ', _028_ [2:0] $end
$var wire 3 (, _027_ [2:0] $end
$var wire 3 ), _026_ [2:0] $end
$var wire 8 *, _025_ [7:0] $end
$var wire 8 +, _024_ [7:0] $end
$var wire 8 ,, _023_ [7:0] $end
$var wire 8 -, _017_ [7:0] $end
$var wire 2 ., _015_ [1:0] $end
$var wire 4 /, _014_ [3:0] $end
$var wire 2 0, _013_ [1:0] $end
$var wire 4 1, _012_ [3:0] $end
$var wire 2 2, _011_ [1:0] $end
$var wire 4 3, _010_ [3:0] $end
$var wire 2 4, _009_ [1:0] $end
$var wire 4 5, _008_ [3:0] $end
$var wire 32 6, _005_ [31:0] $end
$var wire 32 7, _004_ [31:0] $end
$var wire 32 8, _003_ [31:0] $end
$var wire 3 9, _002_ [2:0] $end
$var wire 3 :, _001_ [2:0] $end
$var wire 8 ;, _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 <, FIFO_synth_data_out [11:0] $end
$var wire 12 =, FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 >, espacios_ocupados [7:0] $end
$var reg 3 ?, rd_ptr [2:0] $end
$var reg 3 @, wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 A, _002_ $end
$var wire 1 B, _003_ $end
$var wire 1 C, _004_ $end
$var wire 1 D, _005_ $end
$var wire 1 E, _006_ $end
$var wire 1 F, _007_ $end
$var wire 1 G, _008_ $end
$var wire 1 H, _009_ $end
$var wire 1 I, _010_ $end
$var wire 1 J, _011_ $end
$var wire 1 K, _012_ $end
$var wire 1 L, _013_ $end
$var wire 1 M, _014_ $end
$var wire 1 N, _015_ $end
$var wire 1 O, _016_ $end
$var wire 1 P, _025_ $end
$var wire 1 Q, _026_ $end
$var wire 1 R, _027_ $end
$var wire 1 S, _028_ $end
$var wire 1 T, _029_ $end
$var wire 1 U, _030_ $end
$var wire 1 V, _031_ $end
$var wire 1 W, _032_ $end
$var wire 3 X, rd_ptr [2:0] $end
$var wire 1 q+ read_enable $end
$var wire 3 Y, wr_ptr [2:0] $end
$var wire 1 r+ write_enable $end
$var wire 1 6 clk $end
$var wire 12 Z, _040_ [11:0] $end
$var wire 12 [, _039_ [11:0] $end
$var wire 12 \, _038_ [11:0] $end
$var wire 12 ], _037_ [11:0] $end
$var wire 12 ^, _036_ [11:0] $end
$var wire 12 _, _035_ [11:0] $end
$var wire 12 `, _034_ [11:0] $end
$var wire 12 a, _033_ [11:0] $end
$var wire 12 b, _024_ [11:0] $end
$var wire 12 c, _023_ [11:0] $end
$var wire 12 d, _022_ [11:0] $end
$var wire 12 e, _021_ [11:0] $end
$var wire 12 f, _020_ [11:0] $end
$var wire 12 g, _019_ [11:0] $end
$var wire 12 h, _018_ [11:0] $end
$var wire 12 i, _017_ [11:0] $end
$var wire 12 j, _001_ [11:0] $end
$var wire 3 k, _000_ [2:0] $end
$var wire 12 l, FIFO_synth_data_in [11:0] $end
$var reg 12 m, FIFO_synth_data_out [11:0] $end
$var reg 12 n, \ram[0] [11:0] $end
$var reg 12 o, \ram[1] [11:0] $end
$var reg 12 p, \ram[2] [11:0] $end
$var reg 12 q, \ram[3] [11:0] $end
$var reg 12 r, \ram[4] [11:0] $end
$var reg 12 s, \ram[5] [11:0] $end
$var reg 12 t, \ram[6] [11:0] $end
$var reg 12 u, \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p2 $end
$var wire 1 v, FIFO_synth_almost_empty $end
$var wire 1 w, FIFO_synth_almost_full $end
$var wire 1 x, FIFO_synth_empty $end
$var wire 1 y, FIFO_synth_full $end
$var wire 1 z, _006_ $end
$var wire 1 {, _007_ $end
$var wire 1 |, _016_ $end
$var wire 1 }, _018_ $end
$var wire 1 ~, _019_ $end
$var wire 1 !- _020_ $end
$var wire 1 "- _021_ $end
$var wire 1 #- _022_ $end
$var wire 1 $- _038_ $end
$var wire 1 %- _039_ $end
$var wire 1 &- _043_ $end
$var wire 1 '- _044_ $end
$var wire 1 (- _045_ $end
$var wire 1 )- _046_ $end
$var wire 1 *- _049_ $end
$var wire 1 +- _050_ $end
$var wire 1 ,- _052_ $end
$var wire 1 -- _053_ $end
$var wire 1 .- _054_ $end
$var wire 1 /- _056_ $end
$var wire 1 0- _057_ $end
$var wire 1 1- _058_ $end
$var wire 1 2- _059_ $end
$var wire 1 3- _060_ $end
$var wire 1 4- _061_ $end
$var wire 1 5- _062_ $end
$var wire 1 6- _063_ $end
$var wire 1 7- _064_ $end
$var wire 1 8- _065_ $end
$var wire 1 9- _066_ $end
$var wire 1 :- _067_ $end
$var wire 1 ;- _068_ $end
$var wire 1 <- _069_ $end
$var wire 1 =- _070_ $end
$var wire 1 >- read_enable $end
$var wire 1 ?- write_enable $end
$var wire 3 @- interno_bajo [2:0] $end
$var wire 3 A- interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 B- _055_ [7:0] $end
$var wire 8 C- _051_ [7:0] $end
$var wire 32 D- _048_ [31:0] $end
$var wire 32 E- _047_ [31:0] $end
$var wire 8 F- _042_ [7:0] $end
$var wire 8 G- _041_ [7:0] $end
$var wire 8 H- _040_ [7:0] $end
$var wire 8 I- _037_ [7:0] $end
$var wire 8 J- _036_ [7:0] $end
$var wire 8 K- _035_ [7:0] $end
$var wire 8 L- _034_ [7:0] $end
$var wire 32 M- _033_ [31:0] $end
$var wire 32 N- _032_ [31:0] $end
$var wire 32 O- _031_ [31:0] $end
$var wire 32 P- _030_ [31:0] $end
$var wire 3 Q- _029_ [2:0] $end
$var wire 3 R- _028_ [2:0] $end
$var wire 3 S- _027_ [2:0] $end
$var wire 3 T- _026_ [2:0] $end
$var wire 8 U- _025_ [7:0] $end
$var wire 8 V- _024_ [7:0] $end
$var wire 8 W- _023_ [7:0] $end
$var wire 8 X- _017_ [7:0] $end
$var wire 2 Y- _015_ [1:0] $end
$var wire 4 Z- _014_ [3:0] $end
$var wire 2 [- _013_ [1:0] $end
$var wire 4 \- _012_ [3:0] $end
$var wire 2 ]- _011_ [1:0] $end
$var wire 4 ^- _010_ [3:0] $end
$var wire 2 _- _009_ [1:0] $end
$var wire 4 `- _008_ [3:0] $end
$var wire 32 a- _005_ [31:0] $end
$var wire 32 b- _004_ [31:0] $end
$var wire 32 c- _003_ [31:0] $end
$var wire 3 d- _002_ [2:0] $end
$var wire 3 e- _001_ [2:0] $end
$var wire 8 f- _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 g- FIFO_synth_data_out [11:0] $end
$var wire 12 h- FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 i- espacios_ocupados [7:0] $end
$var reg 3 j- rd_ptr [2:0] $end
$var reg 3 k- wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 l- _002_ $end
$var wire 1 m- _003_ $end
$var wire 1 n- _004_ $end
$var wire 1 o- _005_ $end
$var wire 1 p- _006_ $end
$var wire 1 q- _007_ $end
$var wire 1 r- _008_ $end
$var wire 1 s- _009_ $end
$var wire 1 t- _010_ $end
$var wire 1 u- _011_ $end
$var wire 1 v- _012_ $end
$var wire 1 w- _013_ $end
$var wire 1 x- _014_ $end
$var wire 1 y- _015_ $end
$var wire 1 z- _016_ $end
$var wire 1 {- _025_ $end
$var wire 1 |- _026_ $end
$var wire 1 }- _027_ $end
$var wire 1 ~- _028_ $end
$var wire 1 !. _029_ $end
$var wire 1 ". _030_ $end
$var wire 1 #. _031_ $end
$var wire 1 $. _032_ $end
$var wire 3 %. rd_ptr [2:0] $end
$var wire 1 >- read_enable $end
$var wire 3 &. wr_ptr [2:0] $end
$var wire 1 ?- write_enable $end
$var wire 1 6 clk $end
$var wire 12 '. _040_ [11:0] $end
$var wire 12 (. _039_ [11:0] $end
$var wire 12 ). _038_ [11:0] $end
$var wire 12 *. _037_ [11:0] $end
$var wire 12 +. _036_ [11:0] $end
$var wire 12 ,. _035_ [11:0] $end
$var wire 12 -. _034_ [11:0] $end
$var wire 12 .. _033_ [11:0] $end
$var wire 12 /. _024_ [11:0] $end
$var wire 12 0. _023_ [11:0] $end
$var wire 12 1. _022_ [11:0] $end
$var wire 12 2. _021_ [11:0] $end
$var wire 12 3. _020_ [11:0] $end
$var wire 12 4. _019_ [11:0] $end
$var wire 12 5. _018_ [11:0] $end
$var wire 12 6. _017_ [11:0] $end
$var wire 12 7. _001_ [11:0] $end
$var wire 3 8. _000_ [2:0] $end
$var wire 12 9. FIFO_synth_data_in [11:0] $end
$var reg 12 :. FIFO_synth_data_out [11:0] $end
$var reg 12 ;. \ram[0] [11:0] $end
$var reg 12 <. \ram[1] [11:0] $end
$var reg 12 =. \ram[2] [11:0] $end
$var reg 12 >. \ram[3] [11:0] $end
$var reg 12 ?. \ram[4] [11:0] $end
$var reg 12 @. \ram[5] [11:0] $end
$var reg 12 A. \ram[6] [11:0] $end
$var reg 12 B. \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_azul_p3 $end
$var wire 1 C. FIFO_synth_almost_empty $end
$var wire 1 D. FIFO_synth_almost_full $end
$var wire 1 E. FIFO_synth_empty $end
$var wire 1 F. FIFO_synth_full $end
$var wire 1 G. _006_ $end
$var wire 1 H. _007_ $end
$var wire 1 I. _016_ $end
$var wire 1 J. _018_ $end
$var wire 1 K. _019_ $end
$var wire 1 L. _020_ $end
$var wire 1 M. _021_ $end
$var wire 1 N. _022_ $end
$var wire 1 O. _038_ $end
$var wire 1 P. _039_ $end
$var wire 1 Q. _043_ $end
$var wire 1 R. _044_ $end
$var wire 1 S. _045_ $end
$var wire 1 T. _046_ $end
$var wire 1 U. _049_ $end
$var wire 1 V. _050_ $end
$var wire 1 W. _052_ $end
$var wire 1 X. _053_ $end
$var wire 1 Y. _054_ $end
$var wire 1 Z. _056_ $end
$var wire 1 [. _057_ $end
$var wire 1 \. _058_ $end
$var wire 1 ]. _059_ $end
$var wire 1 ^. _060_ $end
$var wire 1 _. _061_ $end
$var wire 1 `. _062_ $end
$var wire 1 a. _063_ $end
$var wire 1 b. _064_ $end
$var wire 1 c. _065_ $end
$var wire 1 d. _066_ $end
$var wire 1 e. _067_ $end
$var wire 1 f. _068_ $end
$var wire 1 g. _069_ $end
$var wire 1 h. _070_ $end
$var wire 1 i. read_enable $end
$var wire 1 j. write_enable $end
$var wire 3 k. interno_bajo [2:0] $end
$var wire 3 l. interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 m. _055_ [7:0] $end
$var wire 8 n. _051_ [7:0] $end
$var wire 32 o. _048_ [31:0] $end
$var wire 32 p. _047_ [31:0] $end
$var wire 8 q. _042_ [7:0] $end
$var wire 8 r. _041_ [7:0] $end
$var wire 8 s. _040_ [7:0] $end
$var wire 8 t. _037_ [7:0] $end
$var wire 8 u. _036_ [7:0] $end
$var wire 8 v. _035_ [7:0] $end
$var wire 8 w. _034_ [7:0] $end
$var wire 32 x. _033_ [31:0] $end
$var wire 32 y. _032_ [31:0] $end
$var wire 32 z. _031_ [31:0] $end
$var wire 32 {. _030_ [31:0] $end
$var wire 3 |. _029_ [2:0] $end
$var wire 3 }. _028_ [2:0] $end
$var wire 3 ~. _027_ [2:0] $end
$var wire 3 !/ _026_ [2:0] $end
$var wire 8 "/ _025_ [7:0] $end
$var wire 8 #/ _024_ [7:0] $end
$var wire 8 $/ _023_ [7:0] $end
$var wire 8 %/ _017_ [7:0] $end
$var wire 2 &/ _015_ [1:0] $end
$var wire 4 '/ _014_ [3:0] $end
$var wire 2 (/ _013_ [1:0] $end
$var wire 4 )/ _012_ [3:0] $end
$var wire 2 */ _011_ [1:0] $end
$var wire 4 +/ _010_ [3:0] $end
$var wire 2 ,/ _009_ [1:0] $end
$var wire 4 -/ _008_ [3:0] $end
$var wire 32 ./ _005_ [31:0] $end
$var wire 32 // _004_ [31:0] $end
$var wire 32 0/ _003_ [31:0] $end
$var wire 3 1/ _002_ [2:0] $end
$var wire 3 2/ _001_ [2:0] $end
$var wire 8 3/ _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 4/ FIFO_synth_data_out [11:0] $end
$var wire 12 5/ FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 6/ espacios_ocupados [7:0] $end
$var reg 3 7/ rd_ptr [2:0] $end
$var reg 3 8/ wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 9/ _002_ $end
$var wire 1 :/ _003_ $end
$var wire 1 ;/ _004_ $end
$var wire 1 </ _005_ $end
$var wire 1 =/ _006_ $end
$var wire 1 >/ _007_ $end
$var wire 1 ?/ _008_ $end
$var wire 1 @/ _009_ $end
$var wire 1 A/ _010_ $end
$var wire 1 B/ _011_ $end
$var wire 1 C/ _012_ $end
$var wire 1 D/ _013_ $end
$var wire 1 E/ _014_ $end
$var wire 1 F/ _015_ $end
$var wire 1 G/ _016_ $end
$var wire 1 H/ _025_ $end
$var wire 1 I/ _026_ $end
$var wire 1 J/ _027_ $end
$var wire 1 K/ _028_ $end
$var wire 1 L/ _029_ $end
$var wire 1 M/ _030_ $end
$var wire 1 N/ _031_ $end
$var wire 1 O/ _032_ $end
$var wire 3 P/ rd_ptr [2:0] $end
$var wire 1 i. read_enable $end
$var wire 3 Q/ wr_ptr [2:0] $end
$var wire 1 j. write_enable $end
$var wire 1 6 clk $end
$var wire 12 R/ _040_ [11:0] $end
$var wire 12 S/ _039_ [11:0] $end
$var wire 12 T/ _038_ [11:0] $end
$var wire 12 U/ _037_ [11:0] $end
$var wire 12 V/ _036_ [11:0] $end
$var wire 12 W/ _035_ [11:0] $end
$var wire 12 X/ _034_ [11:0] $end
$var wire 12 Y/ _033_ [11:0] $end
$var wire 12 Z/ _024_ [11:0] $end
$var wire 12 [/ _023_ [11:0] $end
$var wire 12 \/ _022_ [11:0] $end
$var wire 12 ]/ _021_ [11:0] $end
$var wire 12 ^/ _020_ [11:0] $end
$var wire 12 _/ _019_ [11:0] $end
$var wire 12 `/ _018_ [11:0] $end
$var wire 12 a/ _017_ [11:0] $end
$var wire 12 b/ _001_ [11:0] $end
$var wire 3 c/ _000_ [2:0] $end
$var wire 12 d/ FIFO_synth_data_in [11:0] $end
$var reg 12 e/ FIFO_synth_data_out [11:0] $end
$var reg 12 f/ \ram[0] [11:0] $end
$var reg 12 g/ \ram[1] [11:0] $end
$var reg 12 h/ \ram[2] [11:0] $end
$var reg 12 i/ \ram[3] [11:0] $end
$var reg 12 j/ \ram[4] [11:0] $end
$var reg 12 k/ \ram[5] [11:0] $end
$var reg 12 l/ \ram[6] [11:0] $end
$var reg 12 m/ \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_central $end
$var wire 1 ($ FIFO_synth_almost_empty $end
$var wire 1 $$ FIFO_synth_almost_full $end
$var wire 12 n/ FIFO_synth_data_in [11:0] $end
$var wire 1 z# FIFO_synth_empty $end
$var wire 1 u# FIFO_synth_full $end
$var wire 1 o/ _006_ $end
$var wire 1 p/ _007_ $end
$var wire 1 q/ _016_ $end
$var wire 1 r/ _018_ $end
$var wire 1 s/ _019_ $end
$var wire 1 t/ _020_ $end
$var wire 1 u/ _021_ $end
$var wire 1 v/ _022_ $end
$var wire 1 w/ _038_ $end
$var wire 1 x/ _039_ $end
$var wire 1 y/ _043_ $end
$var wire 1 z/ _044_ $end
$var wire 1 {/ _045_ $end
$var wire 1 |/ _046_ $end
$var wire 1 }/ _049_ $end
$var wire 1 ~/ _050_ $end
$var wire 1 !0 _052_ $end
$var wire 1 "0 _053_ $end
$var wire 1 #0 _054_ $end
$var wire 1 $0 _056_ $end
$var wire 1 %0 _057_ $end
$var wire 1 &0 _058_ $end
$var wire 1 '0 _059_ $end
$var wire 1 (0 _060_ $end
$var wire 1 )0 _061_ $end
$var wire 1 *0 _062_ $end
$var wire 1 +0 _063_ $end
$var wire 1 ,0 _064_ $end
$var wire 1 -0 _065_ $end
$var wire 1 .0 _066_ $end
$var wire 1 /0 _067_ $end
$var wire 1 00 _068_ $end
$var wire 1 10 _069_ $end
$var wire 1 20 _070_ $end
$var wire 1 `# read_enable $end
$var wire 1 _# write_enable $end
$var wire 3 30 interno_bajo [2:0] $end
$var wire 3 40 interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 50 _055_ [7:0] $end
$var wire 8 60 _051_ [7:0] $end
$var wire 32 70 _048_ [31:0] $end
$var wire 32 80 _047_ [31:0] $end
$var wire 8 90 _042_ [7:0] $end
$var wire 8 :0 _041_ [7:0] $end
$var wire 8 ;0 _040_ [7:0] $end
$var wire 8 <0 _037_ [7:0] $end
$var wire 8 =0 _036_ [7:0] $end
$var wire 8 >0 _035_ [7:0] $end
$var wire 8 ?0 _034_ [7:0] $end
$var wire 32 @0 _033_ [31:0] $end
$var wire 32 A0 _032_ [31:0] $end
$var wire 32 B0 _031_ [31:0] $end
$var wire 32 C0 _030_ [31:0] $end
$var wire 3 D0 _029_ [2:0] $end
$var wire 3 E0 _028_ [2:0] $end
$var wire 3 F0 _027_ [2:0] $end
$var wire 3 G0 _026_ [2:0] $end
$var wire 8 H0 _025_ [7:0] $end
$var wire 8 I0 _024_ [7:0] $end
$var wire 8 J0 _023_ [7:0] $end
$var wire 8 K0 _017_ [7:0] $end
$var wire 2 L0 _015_ [1:0] $end
$var wire 4 M0 _014_ [3:0] $end
$var wire 2 N0 _013_ [1:0] $end
$var wire 4 O0 _012_ [3:0] $end
$var wire 2 P0 _011_ [1:0] $end
$var wire 4 Q0 _010_ [3:0] $end
$var wire 2 R0 _009_ [1:0] $end
$var wire 4 S0 _008_ [3:0] $end
$var wire 32 T0 _005_ [31:0] $end
$var wire 32 U0 _004_ [31:0] $end
$var wire 32 V0 _003_ [31:0] $end
$var wire 3 W0 _002_ [2:0] $end
$var wire 3 X0 _001_ [2:0] $end
$var wire 8 Y0 _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 Z0 FIFO_synth_data_out [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 [0 espacios_ocupados [7:0] $end
$var reg 3 \0 rd_ptr [2:0] $end
$var reg 3 ]0 wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 12 ^0 FIFO_synth_data_in [11:0] $end
$var wire 1 _0 _002_ $end
$var wire 1 `0 _003_ $end
$var wire 1 a0 _004_ $end
$var wire 1 b0 _005_ $end
$var wire 1 c0 _006_ $end
$var wire 1 d0 _007_ $end
$var wire 1 e0 _008_ $end
$var wire 1 f0 _009_ $end
$var wire 1 g0 _010_ $end
$var wire 1 h0 _011_ $end
$var wire 1 i0 _012_ $end
$var wire 1 j0 _013_ $end
$var wire 1 k0 _014_ $end
$var wire 1 l0 _015_ $end
$var wire 1 m0 _016_ $end
$var wire 1 n0 _025_ $end
$var wire 1 o0 _026_ $end
$var wire 1 p0 _027_ $end
$var wire 1 q0 _028_ $end
$var wire 1 r0 _029_ $end
$var wire 1 s0 _030_ $end
$var wire 1 t0 _031_ $end
$var wire 1 u0 _032_ $end
$var wire 3 v0 rd_ptr [2:0] $end
$var wire 1 `# read_enable $end
$var wire 3 w0 wr_ptr [2:0] $end
$var wire 1 _# write_enable $end
$var wire 1 6 clk $end
$var wire 12 x0 _040_ [11:0] $end
$var wire 12 y0 _039_ [11:0] $end
$var wire 12 z0 _038_ [11:0] $end
$var wire 12 {0 _037_ [11:0] $end
$var wire 12 |0 _036_ [11:0] $end
$var wire 12 }0 _035_ [11:0] $end
$var wire 12 ~0 _034_ [11:0] $end
$var wire 12 !1 _033_ [11:0] $end
$var wire 12 "1 _024_ [11:0] $end
$var wire 12 #1 _023_ [11:0] $end
$var wire 12 $1 _022_ [11:0] $end
$var wire 12 %1 _021_ [11:0] $end
$var wire 12 &1 _020_ [11:0] $end
$var wire 12 '1 _019_ [11:0] $end
$var wire 12 (1 _018_ [11:0] $end
$var wire 12 )1 _017_ [11:0] $end
$var wire 12 *1 _001_ [11:0] $end
$var wire 3 +1 _000_ [2:0] $end
$var reg 12 ,1 FIFO_synth_data_out [11:0] $end
$var reg 12 -1 \ram[0] [11:0] $end
$var reg 12 .1 \ram[1] [11:0] $end
$var reg 12 /1 \ram[2] [11:0] $end
$var reg 12 01 \ram[3] [11:0] $end
$var reg 12 11 \ram[4] [11:0] $end
$var reg 12 21 \ram[5] [11:0] $end
$var reg 12 31 \ram[6] [11:0] $end
$var reg 12 41 \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FIFO_synth_principal $end
$var wire 1 %$ FIFO_synth_almost_empty $end
$var wire 1 !$ FIFO_synth_almost_full $end
$var wire 1 y# FIFO_synth_empty $end
$var wire 1 t# FIFO_synth_full $end
$var wire 1 51 _006_ $end
$var wire 1 61 _007_ $end
$var wire 1 71 _016_ $end
$var wire 1 81 _018_ $end
$var wire 1 91 _019_ $end
$var wire 1 :1 _020_ $end
$var wire 1 ;1 _021_ $end
$var wire 1 <1 _022_ $end
$var wire 1 =1 _038_ $end
$var wire 1 >1 _039_ $end
$var wire 1 ?1 _043_ $end
$var wire 1 @1 _044_ $end
$var wire 1 A1 _045_ $end
$var wire 1 B1 _046_ $end
$var wire 1 C1 _049_ $end
$var wire 1 D1 _050_ $end
$var wire 1 E1 _052_ $end
$var wire 1 F1 _053_ $end
$var wire 1 G1 _054_ $end
$var wire 1 H1 _056_ $end
$var wire 1 I1 _057_ $end
$var wire 1 J1 _058_ $end
$var wire 1 K1 _059_ $end
$var wire 1 L1 _060_ $end
$var wire 1 M1 _061_ $end
$var wire 1 N1 _062_ $end
$var wire 1 O1 _063_ $end
$var wire 1 P1 _064_ $end
$var wire 1 Q1 _065_ $end
$var wire 1 R1 _066_ $end
$var wire 1 S1 _067_ $end
$var wire 1 T1 _068_ $end
$var wire 1 U1 _069_ $end
$var wire 1 V1 _070_ $end
$var wire 1 7 write_enable $end
$var wire 1 m# read_enable $end
$var wire 3 W1 interno_bajo [2:0] $end
$var wire 3 X1 interno_alto [2:0] $end
$var wire 1 6 clk $end
$var wire 8 Y1 _055_ [7:0] $end
$var wire 8 Z1 _051_ [7:0] $end
$var wire 32 [1 _048_ [31:0] $end
$var wire 32 \1 _047_ [31:0] $end
$var wire 8 ]1 _042_ [7:0] $end
$var wire 8 ^1 _041_ [7:0] $end
$var wire 8 _1 _040_ [7:0] $end
$var wire 8 `1 _037_ [7:0] $end
$var wire 8 a1 _036_ [7:0] $end
$var wire 8 b1 _035_ [7:0] $end
$var wire 8 c1 _034_ [7:0] $end
$var wire 32 d1 _033_ [31:0] $end
$var wire 32 e1 _032_ [31:0] $end
$var wire 32 f1 _031_ [31:0] $end
$var wire 32 g1 _030_ [31:0] $end
$var wire 3 h1 _029_ [2:0] $end
$var wire 3 i1 _028_ [2:0] $end
$var wire 3 j1 _027_ [2:0] $end
$var wire 3 k1 _026_ [2:0] $end
$var wire 8 l1 _025_ [7:0] $end
$var wire 8 m1 _024_ [7:0] $end
$var wire 8 n1 _023_ [7:0] $end
$var wire 8 o1 _017_ [7:0] $end
$var wire 2 p1 _015_ [1:0] $end
$var wire 4 q1 _014_ [3:0] $end
$var wire 2 r1 _013_ [1:0] $end
$var wire 4 s1 _012_ [3:0] $end
$var wire 2 t1 _011_ [1:0] $end
$var wire 4 u1 _010_ [3:0] $end
$var wire 2 v1 _009_ [1:0] $end
$var wire 4 w1 _008_ [3:0] $end
$var wire 32 x1 _005_ [31:0] $end
$var wire 32 y1 _004_ [31:0] $end
$var wire 32 z1 _003_ [31:0] $end
$var wire 3 {1 _002_ [2:0] $end
$var wire 3 |1 _001_ [2:0] $end
$var wire 8 }1 _000_ [7:0] $end
$var wire 1 ' Reset $end
$var wire 12 ~1 FIFO_synth_data_out [11:0] $end
$var wire 12 !2 FIFO_synth_data_in [11:0] $end
$var wire 1 9 Enable $end
$var reg 8 "2 espacios_ocupados [7:0] $end
$var reg 3 #2 rd_ptr [2:0] $end
$var reg 3 $2 wr_ptr [2:0] $end
$scope module memoria_synth $end
$var wire 1 %2 _002_ $end
$var wire 1 &2 _003_ $end
$var wire 1 '2 _004_ $end
$var wire 1 (2 _005_ $end
$var wire 1 )2 _006_ $end
$var wire 1 *2 _007_ $end
$var wire 1 +2 _008_ $end
$var wire 1 ,2 _009_ $end
$var wire 1 -2 _010_ $end
$var wire 1 .2 _011_ $end
$var wire 1 /2 _012_ $end
$var wire 1 02 _013_ $end
$var wire 1 12 _014_ $end
$var wire 1 22 _015_ $end
$var wire 1 32 _016_ $end
$var wire 1 42 _025_ $end
$var wire 1 52 _026_ $end
$var wire 1 62 _027_ $end
$var wire 1 72 _028_ $end
$var wire 1 82 _029_ $end
$var wire 1 92 _030_ $end
$var wire 1 :2 _031_ $end
$var wire 1 ;2 _032_ $end
$var wire 3 <2 rd_ptr [2:0] $end
$var wire 3 =2 wr_ptr [2:0] $end
$var wire 1 7 write_enable $end
$var wire 1 m# read_enable $end
$var wire 1 6 clk $end
$var wire 12 >2 _040_ [11:0] $end
$var wire 12 ?2 _039_ [11:0] $end
$var wire 12 @2 _038_ [11:0] $end
$var wire 12 A2 _037_ [11:0] $end
$var wire 12 B2 _036_ [11:0] $end
$var wire 12 C2 _035_ [11:0] $end
$var wire 12 D2 _034_ [11:0] $end
$var wire 12 E2 _033_ [11:0] $end
$var wire 12 F2 _024_ [11:0] $end
$var wire 12 G2 _023_ [11:0] $end
$var wire 12 H2 _022_ [11:0] $end
$var wire 12 I2 _021_ [11:0] $end
$var wire 12 J2 _020_ [11:0] $end
$var wire 12 K2 _019_ [11:0] $end
$var wire 12 L2 _018_ [11:0] $end
$var wire 12 M2 _017_ [11:0] $end
$var wire 12 N2 _001_ [11:0] $end
$var wire 3 O2 _000_ [2:0] $end
$var wire 12 P2 FIFO_synth_data_in [11:0] $end
$var reg 12 Q2 FIFO_synth_data_out [11:0] $end
$var reg 12 R2 \ram[0] [11:0] $end
$var reg 12 S2 \ram[1] [11:0] $end
$var reg 12 T2 \ram[2] [11:0] $end
$var reg 12 U2 \ram[3] [11:0] $end
$var reg 12 V2 \ram[4] [11:0] $end
$var reg 12 W2 \ram[5] [11:0] $end
$var reg 12 X2 \ram[6] [11:0] $end
$var reg 12 Y2 \ram[7] [11:0] $end
$upscope $end
$upscope $end
$scope module FSM_synth $end
$var wire 10 Z2 FIFO_synth_empty [9:0] $end
$var wire 1 [2 _002_ $end
$var wire 1 \2 _003_ $end
$var wire 1 ]2 _004_ $end
$var wire 1 ^2 _005_ $end
$var wire 1 _2 _006_ $end
$var wire 1 `2 _007_ $end
$var wire 1 a2 _008_ $end
$var wire 1 b2 _009_ $end
$var wire 1 c2 _010_ $end
$var wire 1 d2 _012_ $end
$var wire 1 e2 _013_ $end
$var wire 1 f2 _014_ $end
$var wire 1 g2 _015_ $end
$var wire 1 h2 _016_ $end
$var wire 1 i2 _017_ $end
$var wire 1 j2 _018_ $end
$var wire 1 k2 _019_ $end
$var wire 1 l2 _020_ $end
$var wire 1 m2 _023_ $end
$var wire 1 n2 _024_ $end
$var wire 1 o2 _028_ $end
$var wire 1 p2 _029_ $end
$var wire 1 q2 _030_ $end
$var wire 1 r2 _031_ $end
$var wire 1 s2 _032_ $end
$var wire 1 t2 _033_ $end
$var wire 1 u2 _034_ $end
$var wire 3 v2 umbral_bajo [2:0] $end
$var wire 3 w2 umbral_alto [2:0] $end
$var wire 1 ' reset $end
$var wire 3 x2 interno_bajo [2:0] $end
$var wire 3 y2 interno_alto [2:0] $end
$var wire 1 * init $end
$var wire 1 , idle $end
$var wire 1 6 clk $end
$var wire 10 z2 _027_ [9:0] $end
$var wire 3 {2 _026_ [2:0] $end
$var wire 3 |2 _025_ [2:0] $end
$var wire 2 }2 _022_ [1:0] $end
$var wire 5 ~2 _021_ [4:0] $end
$var wire 4 !3 _011_ [3:0] $end
$var wire 3 "3 _001_ [2:0] $end
$var wire 3 #3 _000_ [2:0] $end
$var reg 4 $3 estado [3:0] $end
$var reg 3 %3 interno_alto_d [2:0] $end
$var reg 3 &3 interno_bajo_d [2:0] $end
$upscope $end
$scope module arbitro_1_synth $end
$var wire 4 '3 Almost_full [3:0] $end
$var wire 4 (3 FIFO_synth_empty [3:0] $end
$var wire 1 )3 _027_ $end
$var wire 1 *3 _029_ $end
$var wire 1 +3 _032_ $end
$var wire 1 ,3 _033_ $end
$var wire 1 -3 _034_ $end
$var wire 1 .3 _035_ $end
$var wire 1 /3 _036_ $end
$var wire 1 03 _037_ $end
$var wire 1 13 _038_ $end
$var wire 1 23 _039_ $end
$var wire 1 33 _040_ $end
$var wire 1 43 _041_ $end
$var wire 1 53 _042_ $end
$var wire 1 63 _043_ $end
$var wire 1 73 _056_ $end
$var wire 1 83 _059_ $end
$var wire 1 93 _060_ $end
$var wire 1 :3 _061_ $end
$var wire 1 ;3 _064_ $end
$var wire 1 <3 _065_ $end
$var wire 1 =3 _066_ $end
$var wire 1 >3 _068_ $end
$var wire 1 ?3 _070_ $end
$var wire 1 @3 _072_ $end
$var wire 1 A3 _073_ $end
$var wire 1 B3 _074_ $end
$var wire 1 C3 _075_ $end
$var wire 1 D3 _076_ $end
$var wire 1 E3 _077_ $end
$var wire 1 F3 _078_ $end
$var wire 1 G3 _079_ $end
$var wire 2 H3 dest [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 32 I3 _071_ [31:0] $end
$var wire 32 J3 _069_ [31:0] $end
$var wire 32 K3 _067_ [31:0] $end
$var wire 32 L3 _063_ [31:0] $end
$var wire 32 M3 _062_ [31:0] $end
$var wire 32 N3 _058_ [31:0] $end
$var wire 32 O3 _057_ [31:0] $end
$var wire 4 P3 _055_ [3:0] $end
$var wire 4 Q3 _054_ [3:0] $end
$var wire 4 R3 _053_ [3:0] $end
$var wire 4 S3 _052_ [3:0] $end
$var wire 4 T3 _051_ [3:0] $end
$var wire 4 U3 _050_ [3:0] $end
$var wire 4 V3 _049_ [3:0] $end
$var wire 4 W3 _048_ [3:0] $end
$var wire 4 X3 _047_ [3:0] $end
$var wire 4 Y3 _046_ [3:0] $end
$var wire 4 Z3 _045_ [3:0] $end
$var wire 4 [3 _044_ [3:0] $end
$var wire 2 \3 _031_ [1:0] $end
$var wire 4 ]3 _030_ [3:0] $end
$var wire 16 ^3 _028_ [15:0] $end
$var wire 2 _3 _026_ [1:0] $end
$var wire 2 `3 _025_ [1:0] $end
$var wire 2 a3 _024_ [1:0] $end
$var wire 2 b3 _023_ [1:0] $end
$var wire 2 c3 _022_ [1:0] $end
$var wire 2 d3 _021_ [1:0] $end
$var wire 8 e3 _020_ [7:0] $end
$var wire 8 f3 _019_ [7:0] $end
$var wire 16 g3 _018_ [15:0] $end
$var wire 8 h3 _017_ [7:0] $end
$var wire 16 i3 _016_ [15:0] $end
$var wire 8 j3 _015_ [7:0] $end
$var wire 16 k3 _014_ [15:0] $end
$var wire 8 l3 _013_ [7:0] $end
$var wire 16 m3 _012_ [15:0] $end
$var wire 2 n3 _011_ [1:0] $end
$var wire 2 o3 _010_ [1:0] $end
$var wire 2 p3 _009_ [1:0] $end
$var wire 32 q3 _008_ [31:0] $end
$var wire 4 r3 _007_ [3:0] $end
$var wire 4 s3 _006_ [3:0] $end
$var wire 4 t3 _005_ [3:0] $end
$var wire 4 u3 _004_ [3:0] $end
$var wire 4 v3 _003_ [3:0] $end
$var wire 4 w3 _002_ [3:0] $end
$var wire 4 x3 _001_ [3:0] $end
$var wire 4 y3 _000_ [3:0] $end
$var wire 1 9 Enable $end
$var reg 4 z3 Pops [3:0] $end
$var reg 4 {3 Push [3:0] $end
$var reg 4 |3 contador_synth [3:0] $end
$upscope $end
$scope module arbitro_2_synth $end
$var wire 4 }3 Almost_full [3:0] $end
$var wire 1 y# FIFO_synth_empty $end
$var wire 1 ~3 _04_ $end
$var wire 1 !4 _13_ $end
$var wire 1 "4 _16_ $end
$var wire 1 #4 _17_ $end
$var wire 1 $4 _18_ $end
$var wire 1 %4 _19_ $end
$var wire 1 &4 _20_ $end
$var wire 1 '4 _21_ $end
$var wire 2 (4 class [1:0] $end
$var wire 1 ' reset $end
$var wire 1 6 clk $end
$var wire 2 )4 _15_ [1:0] $end
$var wire 2 *4 _14_ [1:0] $end
$var wire 2 +4 _12_ [1:0] $end
$var wire 2 ,4 _11_ [1:0] $end
$var wire 2 -4 _10_ [1:0] $end
$var wire 2 .4 _09_ [1:0] $end
$var wire 2 /4 _08_ [1:0] $end
$var wire 2 04 _07_ [1:0] $end
$var wire 4 14 _06_ [3:0] $end
$var wire 4 24 _05_ [3:0] $end
$var wire 4 34 _03_ [3:0] $end
$var wire 1 44 _02_ $end
$var wire 4 54 _01_ [3:0] $end
$var wire 1 64 _00_ $end
$var wire 1 9 Enable $end
$var reg 1 m# Pop $end
$var reg 4 74 Push [3:0] $end
$upscope $end
$scope module contador_synth $end
$var wire 1 84 _012_ $end
$var wire 1 94 _013_ $end
$var wire 1 :4 _014_ $end
$var wire 1 ;4 _015_ $end
$var wire 1 <4 _017_ $end
$var wire 1 =4 _019_ $end
$var wire 1 >4 _021_ $end
$var wire 1 ?4 _023_ $end
$var wire 1 @4 _025_ $end
$var wire 1 A4 _026_ $end
$var wire 1 B4 _029_ $end
$var wire 1 C4 _030_ $end
$var wire 1 D4 _031_ $end
$var wire 1 E4 _032_ $end
$var wire 1 F4 _035_ $end
$var wire 1 G4 _036_ $end
$var wire 1 H4 _037_ $end
$var wire 1 I4 _038_ $end
$var wire 1 J4 _039_ $end
$var wire 1 K4 _045_ $end
$var wire 1 L4 push0 $end
$var wire 1 M4 push1 $end
$var wire 1 N4 push2 $end
$var wire 1 O4 push3 $end
$var wire 1 ( req $end
$var wire 1 7 push4 $end
$var wire 3 P4 idx [2:0] $end
$var wire 1 6 clk $end
$var wire 32 Q4 _044_ [31:0] $end
$var wire 32 R4 _043_ [31:0] $end
$var wire 32 S4 _042_ [31:0] $end
$var wire 32 T4 _041_ [31:0] $end
$var wire 32 U4 _040_ [31:0] $end
$var wire 5 V4 _034_ [4:0] $end
$var wire 25 W4 _033_ [24:0] $end
$var wire 3 X4 _028_ [2:0] $end
$var wire 3 Y4 _027_ [2:0] $end
$var wire 2 Z4 _024_ [1:0] $end
$var wire 2 [4 _022_ [1:0] $end
$var wire 2 \4 _020_ [1:0] $end
$var wire 2 ]4 _018_ [1:0] $end
$var wire 2 ^4 _016_ [1:0] $end
$var wire 32 _4 _011_ [31:0] $end
$var wire 32 `4 _010_ [31:0] $end
$var wire 32 a4 _009_ [31:0] $end
$var wire 32 b4 _008_ [31:0] $end
$var wire 32 c4 _007_ [31:0] $end
$var wire 5 d4 _006_ [4:0] $end
$var wire 5 e4 _005_ [4:0] $end
$var wire 4 f4 _004_ [3:0] $end
$var wire 4 g4 _003_ [3:0] $end
$var wire 4 h4 _002_ [3:0] $end
$var wire 4 i4 _001_ [3:0] $end
$var wire 4 j4 _000_ [3:0] $end
$var reg 4 k4 cuenta0 [3:0] $end
$var reg 4 l4 cuenta1 [3:0] $end
$var reg 4 m4 cuenta2 [3:0] $end
$var reg 4 n4 cuenta3 [3:0] $end
$var reg 4 o4 cuenta4 [3:0] $end
$var reg 5 p4 data [4:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 12 q4 data_out_fifo_azul_p0 [11:0] $end
$var wire 12 r4 data_out_fifo_azul_p1 [11:0] $end
$var wire 12 s4 data_out_fifo_azul_p2 [11:0] $end
$var wire 12 t4 data_out_fifo_azul_p3 [11:0] $end
$var wire 1 - idle $end
$var wire 5 u4 salida_contador [4:0] $end
$var wire 1 " valid_contador $end
$var reg 1 9 Enable $end
$var reg 12 v4 FIFO_in [11:0] $end
$var reg 1 7 PUSH $end
$var reg 1 6 clk $end
$var reg 3 w4 idx [2:0] $end
$var reg 1 * init $end
$var reg 4 x4 pop_fifo_azules [3:0] $end
$var reg 1 ( req $end
$var reg 1 ' reset $end
$var reg 3 y4 umbral_alto [2:0] $end
$var reg 3 z4 umbral_bajo [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 z4
b110 y4
b0 x4
b10 w4
b11111100 v4
b0 u4
bx t4
bx s4
bx r4
bx q4
b0 p4
b0 o4
b0 n4
b0 m4
b0 l4
b0 k4
b0x j4
b0x i4
b0x h4
b0x g4
b0 f4
b0 e4
b0 d4
b0z0001 c4
b0z0001 b4
b0z0001 a4
b0z0001 `4
b0z0001 _4
b0 ^4
b0 ]4
b0 \4
b0 [4
b10 Z4
b110 Y4
b1 X4
b0 W4
b0 V4
b0z000 U4
b0z000 T4
b0z000 S4
b0z000 R4
b0z000 Q4
b10 P4
xO4
xN4
xM4
xL4
1K4
0J4
0I4
1H4
0G4
0F4
1E4
0D4
1C4
1B4
1A4
1@4
0?4
0>4
0=4
0<4
1;4
0:4
194
184
b0 74
064
b0 54
044
b0 34
b0 24
b1 14
bx 04
b0 /4
b0 .4
b0 -4
b10 ,4
b10 +4
b10 *4
b11 )4
b0 (4
1'4
x&4
1%4
1$4
1#4
1"4
0!4
0~3
bx }3
b0 |3
bx {3
bx z3
bx y3
bx x3
b0 w3
b0 v3
b0 u3
b0 t3
bx s3
bx r3
b0z0001 q3
b11 p3
bx o3
b11 n3
b1111111111111101 m3
b11111110 l3
b1111111111111100 k3
b11111110 j3
b1111111111111100 i3
b11111110 h3
b1111111111111101 g3
b11111110 f3
b11111110 e3
b0x d3
b0x c3
bx0 b3
bx0 a3
bx `3
b11 _3
b1 ^3
b1010 ]3
bx \3
bx [3
bx Z3
bx Y3
bx X3
bx W3
bx V3
bx U3
b1 T3
bx S3
b0 R3
b0 Q3
b0 P3
b0z000 O3
b0z00 N3
b0z11 M3
b11111111111111111111111111110111 L3
b0z11 K3
b0 J3
b0z00 I3
bx H3
0G3
0F3
0E3
1D3
0C3
0B3
xA3
1@3
1?3
1>3
1=3
0<3
1;3
1:3
093
183
x73
163
053
043
133
123
113
003
0/3
x.3
x-3
x,3
1+3
x*3
1)3
b1111 (3
bx '3
bx &3
bx %3
bx $3
b0 #3
b0 "3
b1 !3
b0 ~2
b0 }2
b101 |2
b11 {2
b0 z2
bx y2
bx x2
b110 w2
b10 v2
1u2
1t2
1s2
0r2
1q2
1p2
1o2
0n2
0m2
1l2
1k2
0j2
0i2
0h2
0g2
0f2
0e2
0d2
0c2
0b2
0a2
0`2
0_2
0^2
0]2
0\2
1[2
b1111111111 Z2
bx Y2
bx X2
bx W2
bx V2
bx U2
bx T2
bx S2
bx R2
bx Q2
b11111100 P2
bx O2
bx N2
bx M2
bx L2
bx K2
bx J2
bx I2
bx H2
bx G2
bx F2
bx E2
bx D2
bx C2
bx B2
bx A2
bx @2
bx ?2
bx >2
bx =2
bx <2
0;2
0:2
092
082
072
062
052
042
x32
x22
x12
x02
x/2
x.2
x-2
x,2
x+2
x*2
x)2
x(2
x'2
x&2
x%2
bx $2
bx #2
b0 "2
b11111100 !2
bx ~1
b0 }1
bx |1
bx {1
b0zxxx z1
b0zxxx y1
b0z00000001 x1
b11xx w1
b1x v1
b11xx u1
b1x t1
b10 s1
b1 r1
b0 q1
b0 p1
b1000 o1
b0 n1
b0 m1
b0 l1
bx k1
b0 j1
bx i1
b0 h1
bz11111111 g1
b0zxx f1
b0zxx e1
b0z0000000 d1
b11111111 c1
bxzzzxzxx b1
bzx a1
b11111xxx `1
bxzzzxzxx _1
bzx ^1
b11111xxx ]1
bz0000000 \1
b11111111111111111111111111111110 [1
b0xxx Z1
b0xxx Y1
bx X1
bx W1
0V1
0U1
0T1
0S1
0R1
0Q1
1P1
1O1
0N1
0M1
0L1
0K1
xJ1
xI1
xH1
xG1
xF1
xE1
0D1
0C1
xB1
xA1
x@1
x?1
x>1
x=1
1<1
1;1
x:1
x91
181
071
061
051
bx 41
bx 31
bx 21
bx 11
bx 01
bx /1
bx .1
bx -1
bx ,1
bx +1
bx *1
bx )1
bx (1
bx '1
bx &1
bx %1
bx $1
bx #1
bx "1
bx !1
bx ~0
bx }0
bx |0
bx {0
bx z0
bx y0
bx x0
bx w0
bx v0
xu0
xt0
xs0
xr0
xq0
xp0
xo0
xn0
xm0
xl0
xk0
xj0
xi0
xh0
xg0
xf0
xe0
xd0
xc0
xb0
xa0
x`0
x_0
bx ^0
bx ]0
bx \0
b0 [0
bx Z0
b0 Y0
bx X0
bx W0
b0zxxx V0
b0zxxx U0
b0z00000001 T0
b11xx S0
b1x R0
b11xx Q0
b1x P0
b10 O0
b1 N0
b0 M0
b0 L0
b1000 K0
b0x J0
bx I0
b0 H0
bx G0
b0 F0
bx E0
b0 D0
bz11111111 C0
b0zxx B0
b0zxx A0
b0z0000000 @0
b11111111 ?0
bxzzzxzxx >0
bzx =0
b11111xxx <0
bxzzzxzxx ;0
bzx :0
b11111xxx 90
bz0000000 80
b11111111111111111111111111111110 70
b0xxx 60
b0xxx 50
bx 40
bx 30
020
010
000
0/0
0.0
0-0
1,0
1+0
0*0
0)0
0(0
0'0
x&0
x%0
x$0
x#0
x"0
x!0
0~/
0}/
x|/
x{/
xz/
xy/
xx/
xw/
xv/
xu/
xt/
xs/
1r/
0q/
xp/
xo/
bx n/
bx m/
bx l/
bx k/
bx j/
bx i/
bx h/
bx g/
bx f/
bx e/
bx d/
bx c/
bx b/
bx a/
bx `/
bx _/
bx ^/
bx ]/
bx \/
bx [/
bx Z/
bx Y/
bx X/
bx W/
bx V/
bx U/
bx T/
bx S/
bx R/
bx Q/
bx P/
xO/
xN/
xM/
xL/
xK/
xJ/
xI/
xH/
xG/
xF/
xE/
xD/
xC/
xB/
xA/
x@/
x?/
x>/
x=/
x</
x;/
x:/
x9/
bx 8/
bx 7/
b0 6/
bx 5/
bx 4/
b0 3/
bx 2/
bx 1/
b0zxxx 0/
b0zxxx //
b0z00000001 ./
b11xx -/
b1x ,/
b11xx +/
b1x */
b10 )/
b1 (/
b0 '/
b0 &/
b1000 %/
b0x $/
b0x #/
b0 "/
bx !/
b0 ~.
bx }.
b0 |.
bz11111111 {.
b0zxx z.
b0zxx y.
b0z0000000 x.
b11111111 w.
bxzzzxzxx v.
bzx u.
b11111xxx t.
bxzzzxzxx s.
bzx r.
b11111xxx q.
bz0000000 p.
b11111111111111111111111111111110 o.
b0xxx n.
b0xxx m.
bx l.
bx k.
xj.
0i.
0h.
0g.
0f.
0e.
0d.
0c.
1b.
1a.
0`.
0_.
0^.
0].
x\.
x[.
xZ.
xY.
xX.
xW.
0V.
0U.
xT.
xS.
xR.
xQ.
xP.
xO.
xN.
1M.
xL.
xK.
1J.
0I.
0H.
xG.
0F.
1E.
xD.
0C.
bx B.
bx A.
bx @.
bx ?.
bx >.
bx =.
bx <.
bx ;.
bx :.
bx 9.
bx 8.
bx 7.
bx 6.
bx 5.
bx 4.
bx 3.
bx 2.
bx 1.
bx 0.
bx /.
bx ..
bx -.
bx ,.
bx +.
bx *.
bx ).
bx (.
bx '.
bx &.
bx %.
x$.
x#.
x".
x!.
x~-
x}-
x|-
x{-
xz-
xy-
xx-
xw-
xv-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
xm-
xl-
bx k-
bx j-
b0 i-
bx h-
bx g-
b0 f-
bx e-
bx d-
b0zxxx c-
b0zxxx b-
b0z00000001 a-
b11xx `-
b1x _-
b11xx ^-
b1x ]-
b10 \-
b1 [-
b0 Z-
b0 Y-
b1000 X-
b0x W-
b0x V-
b0 U-
bx T-
b0 S-
bx R-
b0 Q-
bz11111111 P-
b0zxx O-
b0zxx N-
b0z0000000 M-
b11111111 L-
bxzzzxzxx K-
bzx J-
b11111xxx I-
bxzzzxzxx H-
bzx G-
b11111xxx F-
bz0000000 E-
b11111111111111111111111111111110 D-
b0xxx C-
b0xxx B-
bx A-
bx @-
x?-
0>-
0=-
0<-
0;-
0:-
09-
08-
17-
16-
05-
04-
03-
02-
x1-
x0-
x/-
x.-
x--
x,-
0+-
0*-
x)-
x(-
x'-
x&-
x%-
x$-
x#-
1"-
x!-
x~,
1},
0|,
0{,
xz,
0y,
1x,
xw,
0v,
bx u,
bx t,
bx s,
bx r,
bx q,
bx p,
bx o,
bx n,
bx m,
bx l,
bx k,
bx j,
bx i,
bx h,
bx g,
bx f,
bx e,
bx d,
bx c,
bx b,
bx a,
bx `,
bx _,
bx ^,
bx ],
bx \,
bx [,
bx Z,
bx Y,
bx X,
xW,
xV,
xU,
xT,
xS,
xR,
xQ,
xP,
xO,
xN,
xM,
xL,
xK,
xJ,
xI,
xH,
xG,
xF,
xE,
xD,
xC,
xB,
xA,
bx @,
bx ?,
b0 >,
bx =,
bx <,
b0 ;,
bx :,
bx 9,
b0zxxx 8,
b0zxxx 7,
b0z00000001 6,
b11xx 5,
b1x 4,
b11xx 3,
b1x 2,
b10 1,
b1 0,
b0 /,
b0 .,
b1000 -,
b0x ,,
b0x +,
b0 *,
bx ),
b0 (,
bx ',
b0 &,
bz11111111 %,
b0zxx $,
b0zxx #,
b0z0000000 ",
b11111111 !,
bxzzzxzxx ~+
bzx }+
b11111xxx |+
bxzzzxzxx {+
bzx z+
b11111xxx y+
bz0000000 x+
b11111111111111111111111111111110 w+
b0xxx v+
b0xxx u+
bx t+
bx s+
xr+
0q+
0p+
0o+
0n+
0m+
0l+
0k+
1j+
1i+
0h+
0g+
0f+
0e+
xd+
xc+
xb+
xa+
x`+
x_+
0^+
0]+
x\+
x[+
xZ+
xY+
xX+
xW+
xV+
1U+
xT+
xS+
1R+
0Q+
0P+
xO+
0N+
1M+
xL+
0K+
bx J+
bx I+
bx H+
bx G+
bx F+
bx E+
bx D+
bx C+
bx B+
bx A+
bx @+
bx ?+
bx >+
bx =+
bx <+
bx ;+
bx :+
bx 9+
bx 8+
bx 7+
bx 6+
bx 5+
bx 4+
bx 3+
bx 2+
bx 1+
bx 0+
bx /+
bx .+
bx -+
x,+
x++
x*+
x)+
x(+
x'+
x&+
x%+
x$+
x#+
x"+
x!+
x~*
x}*
x|*
x{*
xz*
xy*
xx*
xw*
xv*
xu*
xt*
bx s*
bx r*
b0 q*
bx p*
bx o*
b0 n*
bx m*
bx l*
b0zxxx k*
b0zxxx j*
b0z00000001 i*
b11xx h*
b1x g*
b11xx f*
b1x e*
b10 d*
b1 c*
b0 b*
b0 a*
b1000 `*
b0x _*
b0x ^*
b0 ]*
bx \*
b0 [*
bx Z*
b0 Y*
bz11111111 X*
b0zxx W*
b0zxx V*
b0z0000000 U*
b11111111 T*
bxzzzxzxx S*
bzx R*
b11111xxx Q*
bxzzzxzxx P*
bzx O*
b11111xxx N*
bz0000000 M*
b11111111111111111111111111111110 L*
b0xxx K*
b0xxx J*
bx I*
bx H*
xG*
0F*
0E*
0D*
0C*
0B*
0A*
0@*
1?*
1>*
0=*
0<*
0;*
0:*
x9*
x8*
x7*
x6*
x5*
x4*
03*
02*
x1*
x0*
x/*
x.*
x-*
x,*
x+*
1**
x)*
x(*
1'*
0&*
0%*
x$*
0#*
1"*
x!*
0~)
bx })
bx |)
bx {)
bx z)
bx y)
bx x)
bx w)
bx v)
bx u)
bx t)
bx s)
bx r)
bx q)
bx p)
bx o)
bx n)
bx m)
bx l)
bx k)
bx j)
bx i)
bx h)
bx g)
bx f)
bx e)
bx d)
bx c)
bx b)
bx a)
bx `)
0_)
0^)
0])
0\)
0[)
0Z)
0Y)
0X)
xW)
xV)
xU)
xT)
xS)
xR)
xQ)
xP)
xO)
xN)
xM)
xL)
xK)
xJ)
xI)
bx H)
bx G)
b0 F)
bx E)
bx D)
b0 C)
bx B)
bx A)
b0zxxx @)
b0zxxx ?)
b0z00000001 >)
b11xx =)
b1x <)
b11xx ;)
b1x :)
b10 9)
b1 8)
b0 7)
b0 6)
b1000 5)
b0 4)
bx 3)
b0 2)
bx 1)
b0 0)
bx /)
b0 .)
bz11111111 -)
b0zxx ,)
b0zxx +)
b0z0000000 *)
b11111111 ))
bxzzzxzxx ()
bzx ')
b11111xxx &)
bxzzzxzxx %)
bzx $)
b11111xxx #)
bz0000000 ")
b11111111111111111111111111111110 !)
b0xxx ~(
b0xxx }(
bx |(
bx {(
0z(
xy(
0x(
0w(
0v(
0u(
0t(
0s(
1r(
1q(
0p(
0o(
0n(
0m(
xl(
xk(
xj(
xi(
xh(
xg(
0f(
0e(
xd(
xc(
xb(
xa(
x`(
x_(
1^(
x](
x\(
x[(
1Z(
0Y(
xX(
0W(
0V(
1U(
xT(
0S(
bx R(
bx Q(
bx P(
bx O(
bx N(
bx M(
bx L(
bx K(
bx J(
bx I(
bx H(
bx G(
bx F(
bx E(
bx D(
bx C(
bx B(
bx A(
bx @(
bx ?(
bx >(
bx =(
bx <(
bx ;(
bx :(
bx 9(
bx 8(
bx 7(
bx 6(
bx 5(
04(
03(
02(
01(
00(
0/(
0.(
0-(
x,(
x+(
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
bx {'
bx z'
b0 y'
bx x'
bx w'
b0 v'
bx u'
bx t'
b0zxxx s'
b0zxxx r'
b0z00000001 q'
b11xx p'
b1x o'
b11xx n'
b1x m'
b10 l'
b1 k'
b0 j'
b0 i'
b1000 h'
b0 g'
bx f'
b0 e'
bx d'
b0 c'
bx b'
b0 a'
bz11111111 `'
b0zxx _'
b0zxx ^'
b0z0000000 ]'
b11111111 \'
bxzzzxzxx ['
bzx Z'
b11111xxx Y'
bxzzzxzxx X'
bzx W'
b11111xxx V'
bz0000000 U'
b11111111111111111111111111111110 T'
b0xxx S'
b0xxx R'
bx Q'
bx P'
0O'
xN'
0M'
0L'
0K'
0J'
0I'
0H'
1G'
1F'
0E'
0D'
0C'
0B'
xA'
x@'
x?'
x>'
x='
x<'
0;'
0:'
x9'
x8'
x7'
x6'
x5'
x4'
13'
x2'
x1'
x0'
1/'
0.'
x-'
0,'
0+'
1*'
x)'
0('
bx ''
bx &'
bx %'
bx $'
bx #'
bx "'
bx !'
bx ~&
bx }&
bx |&
bx {&
bx z&
bx y&
bx x&
bx w&
bx v&
bx u&
bx t&
bx s&
bx r&
bx q&
bx p&
bx o&
bx n&
bx m&
bx l&
bx k&
bx j&
bx i&
bx h&
0g&
0f&
0e&
0d&
0c&
0b&
0a&
0`&
x_&
x^&
x]&
x\&
x[&
xZ&
xY&
xX&
xW&
xV&
xU&
xT&
xS&
xR&
xQ&
bx P&
bx O&
b0 N&
bx M&
bx L&
b0 K&
bx J&
bx I&
b0zxxx H&
b0zxxx G&
b0z00000001 F&
b11xx E&
b1x D&
b11xx C&
b1x B&
b10 A&
b1 @&
b0 ?&
b0 >&
b1000 =&
b0 <&
bx ;&
b0 :&
bx 9&
b0 8&
bx 7&
b0 6&
bz11111111 5&
b0zxx 4&
b0zxx 3&
b0z0000000 2&
b11111111 1&
bxzzzxzxx 0&
bzx /&
b11111xxx .&
bxzzzxzxx -&
bzx ,&
b11111xxx +&
bz0000000 *&
b11111111111111111111111111111110 )&
b0xxx (&
b0xxx '&
bx &&
bx %&
0$&
x#&
0"&
0!&
0~%
0}%
0|%
0{%
1z%
1y%
0x%
0w%
0v%
0u%
xt%
xs%
xr%
xq%
xp%
xo%
0n%
0m%
xl%
xk%
xj%
xi%
xh%
xg%
1f%
xe%
xd%
xc%
1b%
0a%
x`%
0_%
0^%
1]%
x\%
0[%
bx Z%
bx Y%
bx X%
bx W%
bx V%
bx U%
bx T%
bx S%
bx R%
bx Q%
bx P%
bx O%
bx N%
bx M%
bx L%
bx K%
bx J%
bx I%
bx H%
bx G%
bx F%
bx E%
bx D%
bx C%
bx B%
bx A%
bx @%
bx ?%
bx >%
bx =%
0<%
0;%
0:%
09%
08%
07%
06%
05%
x4%
x3%
x2%
x1%
x0%
x/%
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
bx %%
bx $%
b0 #%
bx "%
bx !%
b0 ~$
bx }$
bx |$
b0zxxx {$
b0zxxx z$
b0z00000001 y$
b11xx x$
b1x w$
b11xx v$
b1x u$
b10 t$
b1 s$
b0 r$
b0 q$
b1000 p$
b0 o$
bx n$
b0 m$
bx l$
b0 k$
bx j$
b0 i$
bz11111111 h$
b0zxx g$
b0zxx f$
b0z0000000 e$
b11111111 d$
bxzzzxzxx c$
bzx b$
b11111xxx a$
bxzzzxzxx `$
bzx _$
b11111xxx ^$
bz0000000 ]$
b11111111111111111111111111111110 \$
b0xxx [$
b0xxx Z$
bx Y$
bx X$
0W$
xV$
0U$
0T$
0S$
0R$
0Q$
0P$
1O$
1N$
0M$
0L$
0K$
0J$
xI$
xH$
xG$
xF$
xE$
xD$
0C$
0B$
xA$
x@$
x?$
x>$
x=$
x<$
1;$
x:$
x9$
x8$
17$
06$
x5$
04$
03$
12$
x1$
00$
b1111111111 /$
b11111100 .$
bx -$
bx ,$
bx +$
bx *$
bx )$
0($
b0 '$
b0 &$
0%$
x$$
bx #$
bx "$
x!$
bx ~#
bx }#
bx |#
bx {#
1z#
1y#
b1111 x#
b1111 w#
bx v#
0u#
0t#
b0 s#
b0 r#
b10 q#
bx p#
bx o#
b0 n#
0m#
bx l#
b0 k#
bx j#
b0 i#
bx h#
bx g#
bx f#
bx e#
bx d#
bx c#
b110 b#
b10 a#
x`#
x_#
b0 ^#
b0 ]#
b0 \#
b0 [#
b0 Z#
b0 Y#
b10 X#
xW#
xV#
xU#
xT#
b0 S#
b0 R#
bx Q#
b0 P#
bx O#
bx N#
b0 M#
b1111 L#
bx K#
b0 J#
bx I#
bx H#
bx G#
bx F#
bx E#
b110 D#
b10 C#
b1111111111 B#
bx A#
b11111100 @#
bx ?#
bx >#
bx =#
bx <#
b0 ;#
b11111100 :#
bx 9#
bx 8#
bx 7#
bx 6#
bx 5#
bx 4#
b0 3#
bx 2#
bx 1#
b0 0#
bx /#
bx .#
bx -#
x,#
x+#
b0 *#
bx )#
bx (#
bx '#
bx &#
bx %#
bx $#
b0 ##
bx "#
bx !#
1~"
0}"
bx |"
bx {"
xz"
0y"
xx"
0w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
b0 p"
bx o"
bx n"
1m"
0l"
bx k"
bx j"
xi"
0h"
xg"
0f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
b0 _"
bx ^"
bx ]"
1\"
0["
bx Z"
bx Y"
xX"
0W"
xV"
0U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
b0 N"
bx M"
bx L"
1K"
0J"
bx I"
bx H"
xG"
0F"
xE"
0D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
b0 ="
bx <"
bx ;"
1:"
09"
bx 8"
bx 7"
06"
x5"
x4"
03"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
b0 ,"
bx +"
bx *"
1)"
0("
bx '"
bx &"
0%"
x$"
x#"
0""
bx !"
bx ~
bx }
bx |
bx {
bx z
b0 y
bx x
bx w
1v
0u
bx t
bx s
0r
xq
xp
0o
bx n
bx m
bx l
bx k
bx j
bx i
b0 h
bx g
bx f
1e
0d
bx c
bx b
0a
x`
x_
0^
b0 ]
b1111111111 \
b11111100 [
0Z
b0 Y
b0 X
0W
xV
bx U
bx T
xS
bx R
bx Q
bx P
bx O
1N
1M
b1111 L
b1111 K
0J
0I
b0 H
b0 G
b10 F
bx E
bx D
b0 C
0B
bx A
b0 @
bx ?
b0 >
bx =
bx <
b110 ;
b10 :
09
b11111100 8
07
06
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
0-
x,
b10 +
0*
b0 )
0(
0'
b0 &
b0 %
b110 $
b10 #
0"
0!
$end
#10
0=1
0w/
0O.
0$-
0W+
0,*
0_(
04'
0g%
0<$
173
1&4
0?1
0y/
0Q.
0&-
0Y+
0.*
0a(
06'
0i%
0>$
b11 o3
b11 04
1!$
1$$
1D.
1w,
1L+
b1111 "$
b1111 '3
1!*
1T(
1)'
1\%
b1111 #$
b1111 }3
11$
0@1
0z/
0R.
0'-
0Z+
0/*
0b(
07'
0j%
0?$
1G1
1#0
1Y.
1.-
1a+
16*
1i(
1>'
1q%
1F$
191
1s/
1K.
1~,
1S+
1(*
1[(
10'
1c%
18$
1J1
1&0
1\.
11-
1d+
19*
1l(
1A'
1t%
1I$
1:1
1B1
1t/
1|/
1L.
1T.
1!-
1)-
1T+
1\+
1)*
11*
1\(
1d(
11'
19'
1d%
1l%
19$
1A$
1>1
1x/
1P.
1%-
1X+
1-*
1`(
15'
1h%
1=$
1A1
1{/
1S.
1(-
1[+
10*
1c(
18'
1k%
1@$
b0x d4
1E1
1!0
1W.
1,-
1_+
14*
1g(
1<'
1o%
1D$
b11 t1
b11 P0
b11 */
b11 ]-
b11 2,
b11 e*
b11 :)
b11 m'
b11 B&
b11 u$
1H1
1$0
1Z.
1/-
1b+
17*
1j(
1?'
1r%
1G$
b11 v1
b11 R0
b11 ,/
b11 _-
b11 4,
b11 g*
b11 <)
b11 o'
b11 D&
b11 w$
b0x V4
b1zzz1z11 b1
b1zzz1z11 >0
b1zzz1z11 v.
b1zzz1z11 K-
b1zzz1z11 ~+
b1zzz1z11 S*
b1zzz1z11 ()
b1zzz1z11 ['
b1zzz1z11 0&
b1zzz1z11 c$
b1111 u1
0F1
b1111 Q0
0"0
b1111 +/
0X.
b1111 ^-
0--
b1111 3,
0`+
b1111 f*
05*
b1111 ;)
0h(
b1111 n'
0='
b1111 C&
0p%
b1111 v$
0E$
b1zzz1z11 _1
b1zzz1z11 ;0
b1zzz1z11 s.
b1zzz1z11 H-
b1zzz1z11 {+
b1zzz1z11 P*
b1zzz1z11 %)
b1zzz1z11 X'
b1zzz1z11 -&
b1zzz1z11 `$
b1111 w1
0I1
b1111 S0
0%0
b1111 -/
0[.
b1111 `-
00-
b1111 5,
0c+
b1111 h*
08*
b1111 =)
0k(
b1111 p'
0@'
b1111 E&
0s%
b1111 x$
0H$
x?4
bz1 a1
bz1 =0
bz1 u.
bz1 J-
bz1 }+
bz1 R*
bz1 ')
bz1 Z'
bz1 /&
bz1 b$
b11111111 `1
b0 Z1
b11111111 <0
b0 60
b11111111 t.
b0 n.
b11111111 I-
b0 C-
b11111111 |+
b0 v+
b11111111 Q*
b0 K*
b11111111 &)
b0 ~(
b11111111 Y'
b0 S'
b11111111 .&
b0 (&
b11111111 a$
b0 [$
bz1 ^1
bz1 :0
bz1 r.
bz1 G-
bz1 z+
bz1 O*
bz1 $)
bz1 W'
bz1 ,&
bz1 _$
b11111111 ]1
b0 Y1
b11111111 90
b0 50
b11111111 q.
b0 m.
b11111111 F-
b0 B-
b11111111 y+
b0 u+
b11111111 N*
b0 J*
b11111111 #)
b0 }(
b11111111 V'
b0 R'
b11111111 +&
b0 '&
b11111111 ^$
b0 Z$
b0xx j4
b0xx i4
bx0 [4
b0xx h4
b0xx g4
1S
1V
1x"
1g"
1V"
b1111 T
b1111 K#
1E"
14"
1#"
1p
b1111 U
b1111 Q#
1_
0,
b0 p#
b0 Y$
b0 &&
b0 Q'
b0 |(
b0 I*
b0 t+
b0 A-
b0 l.
b0 40
b0 X1
b0 y2
b0 o#
b0 X$
b0 %&
b0 P'
b0 {(
b0 H*
b0 s+
b0 @-
b0 k.
b0 30
b0 W1
b0 x2
b0z00xx c4
b0z00x U4
b0z00xx b4
b0z00x T4
b0x0000000000 W4
b0z00xx a4
b0z00x S4
b0z00xx `4
b0z00x R4
b1 J#
b0 D
b0 b
b0 s
b0 &"
b0 7"
b0 H"
b0 Y"
b0 j"
b0 {"
b0 -#
b0 7#
b0 H#
b0 E
b0 c
b0 t
b0 '"
b0 8"
b0 I"
b0 Z"
b0 k"
b0 |"
b0 .#
b0 8#
b0 F#
b0 y3
b0 x3
b0 {1
b0 |1
b0 W0
b0 X0
b0 1/
b0 2/
b0 d-
b0 e-
b0 9,
b0 :,
b0 l*
b0 m*
b0 A)
b0 B)
b0 t'
b0 u'
b0 I&
b0 J&
b0 |$
b0 }$
b0 I#
b0 G#
b0 E#
b1 $3
b0 %3
b0 &3
b0x k4
b0x l4
b0x m4
b0x n4
19
16
#20
06
#30
b1 r3
1A3
b10 `3
b0 c3
b0 b3
b0 d3
1-3
1.3
1,3
b10 a3
0*3
b11 \3
b0 S3
b0xx d4
b0 H3
b0 X3
b0 v#
b0 n/
b0 ^0
b0xx V4
x>4
b0 I0
b0 Y3
b0 U3
b0 +$
b0 J0
1d2
b0 #/
b0 V-
b0 +,
b0 ^*
1u/
0p/
1v/
0o/
0q0
0p0
0u0
0t0
0s0
0r0
0o0
0n0
1e2
0u2
b0z0xxx `4
bx0 \4
b0z0xxx a4
b0z0xxx b4
b0z0xxx c4
0`#
b0 Z3
b0 V3
b0 ,$
0_#
b0 G0
b0 E0
b0 x3
0q2
0k2
b0 {1
b0 |1
b0 W0
b0 X0
b0 Y0
b0 1/
b0 2/
b0 3/
b0 d-
b0 e-
b0 f-
b0 9,
b0 :,
b0 ;,
b0 l*
b0 m*
b0 n*
b0 A)
b0 B)
b0 C)
b0 t'
b0 u'
b0 v'
b0 I&
b0 J&
b0 K&
b0 |$
b0 }$
b0 ~$
b0 $/
b0 W-
b0 ,,
b0 _*
b0 3)
b0 f'
b0 ;&
b0 n$
b10 {2
b0z0xx R4
b0xx0000000000 W4
b0z0xx S4
b0z0xx T4
b0z0xx U4
1N.
0G.
0K/
0J/
0O/
0N/
0M/
0L/
0I/
0H/
1#-
0z,
0~-
0}-
0$.
0#.
0".
0!.
0|-
0{-
1V+
0O+
0S,
0R,
0W,
0V,
0U,
0T,
0Q,
0P,
b0 s3
1+*
0$*
0(+
0'+
0,+
0++
0*+
0)+
0&+
0%+
b0 )$
1](
0X(
12'
0-'
1e%
0`%
b0 [3
b0 W3
1:$
05$
b0 -$
b0 *$
b0 k1
b0z001 z1
b0z00 f1
b0 i1
b0z001 y1
b0z00 e1
b0z001 V0
b0z00 B0
b0z001 U0
b0z00 A0
b0 !/
b0z001 0/
b0z00 z.
b0 }.
b0z001 //
b0z00 y.
b0 T-
b0z001 c-
b0z00 O-
b0 R-
b0z001 b-
b0z00 N-
b0 ),
b0z001 8,
b0z00 $,
b0 ',
b0z001 7,
b0z00 #,
b0 \*
b0z001 k*
b0z00 W*
b0 Z*
b0z001 j*
b0z00 V*
b0 1)
b0z001 @)
b0z00 ,)
b0 /)
b0z001 ?)
b0z00 +)
b0 d'
b0z001 s'
b0z00 _'
b0 b'
b0z001 r'
b0z00 ^'
b0 9&
b0z001 H&
b0z00 4&
b0 7&
b0z001 G&
b0z00 3&
b0 l$
b0z001 {$
b0z00 g$
b0 j$
b0z001 z$
b0z00 f$
b0 u3
b100 |2
1a2
b100 !3
b0 h1
b0 j1
b0 D0
b0 F0
b0 H0
b0 |.
b0 ~.
b0 "/
b0 Q-
b0 S-
b0 U-
b0 &,
b0 (,
b0 *,
b0 Y*
b0 [*
b0 ]*
b0 .)
b0 0)
b0 2)
b0 a'
b0 c'
b0 e'
b0 6&
b0 8&
b0 :&
b0 i$
b0 k$
b0 m$
0O4
0j.
0N4
0?-
0M4
0r+
0L4
0G*
0y(
0N'
0#&
0V$
0W#
0V#
0U#
0T#
0z"
0i"
0X"
0G"
05"
0$"
0q
0`
1'
b0xx n4
b0xx m4
b0xx l4
b0xx k4
b0 j#
b0 {3
b0 l#
b0 z3
b0 #2
b0 <2
b0 $2
b0 =2
b0 \0
b0 v0
b0 ]0
b0 w0
b0 7/
b0 P/
b0 8/
b0 Q/
b0 j-
b0 %.
b0 k-
b0 &.
b0 ?,
b0 X,
b0 @,
b0 Y,
b0 r*
b0 -+
b0 s*
b0 .+
b0 G)
b0 `)
b0 H)
b0 a)
b0 z'
b0 5(
b0 {'
b0 6(
b0 O&
b0 h&
b0 P&
b0 i&
b0 $%
b0 =%
b0 %%
b0 >%
b0 %#
b0 '#
b0 $#
b0 &#
b0 r"
b0 t"
b0 q"
b0 s"
b0 a"
b0 c"
b0 `"
b0 b"
b0 P"
b0 R"
b0 O"
b0 Q"
b0 2#
b0 5#
b0 1#
b0 4#
0+#
b0 ?
b0 O#
0,#
b0 A
b0 N#
b0 ?"
b0 A"
b0 >"
b0 @"
b0 ."
b0 0"
b0 -"
b0 /"
b0 {
b0 }
b0 z
b0 |
b0 j
b0 l
b0 i
b0 k
b0 =#
b0 ?#
b0 <#
b0 >#
16
#40
06
#50
073
0&4
b0 o3
b0 04
1@1
1z/
1R.
1'-
1Z+
1/*
1b(
17'
1j%
1?$
0!$
0$$
0D.
0w,
0L+
b0 "$
b0 '3
0!*
0T(
0)'
0\%
b0 #$
b0 }3
01$
1:1
0B1
1t/
0|/
1L.
0T.
1!-
0)-
1T+
0\+
1)*
01*
1\(
0d(
11'
09'
1d%
0l%
19$
0A$
091
0s/
0K.
0~,
0S+
0(*
0[(
00'
0c%
08$
0A1
0{/
0S.
0(-
0[+
00*
0c(
08'
0k%
0@$
0>1
0x/
0P.
0%-
0X+
0-*
0`(
05'
0h%
0=$
b10 v1
b10 R0
b10 ,/
b10 _-
b10 4,
b10 g*
b10 <)
b10 o'
b10 D&
b10 w$
0G1
b10 t1
0#0
b10 P0
0Y.
b10 */
0.-
b10 ]-
0a+
b10 2,
06*
b10 e*
0i(
b10 :)
0>'
b10 m'
0q%
b10 B&
0F$
b10 u$
0H1
b1110 w1
0$0
b1110 S0
0Z.
b1110 -/
0/-
b1110 `-
0b+
b1110 5,
07*
b1110 h*
0j(
b1110 =)
0?'
b1110 p'
0r%
b1110 E&
0G$
b1110 x$
0E1
0!0
0W.
0,-
0_+
04*
0g(
0<'
0o%
0D$
b1100 u1
1F1
b1100 Q0
1"0
b1100 +/
1X.
b1100 ^-
1--
b1100 3,
1`+
b1100 f*
15*
b1100 ;)
1h(
b1100 n'
1='
b1100 C&
1p%
b1100 v$
1E$
1g2
b10 "3
b11111101 ]1
b10 Y1
b11111101 90
b10 50
b11111101 q.
b10 m.
b11111101 F-
b10 B-
b11111101 y+
b10 u+
b11111101 N*
b10 J*
b11111101 #)
b10 }(
b11111101 V'
b10 R'
b11111101 +&
b10 '&
b11111101 ^$
b10 Z$
b110 #3
b11111001 `1
b110 Z1
b11111001 <0
b110 60
b11111001 t.
b110 n.
b11111001 I-
b110 C-
b11111001 |+
b110 v+
b11111001 Q*
b110 K*
b11111001 &)
b110 ~(
b11111001 Y'
b110 S'
b11111001 .&
b110 (&
b11111001 a$
b110 [$
0p2
b10 !3
1n2
0l2
0d2
0a2
b10 o#
b10 X$
b10 %&
b10 P'
b10 {(
b10 H*
b10 s+
b10 @-
b10 k.
b10 30
b10 W1
b10 x2
b110 p#
b110 Y$
b110 &&
b110 Q'
b110 |(
b110 I*
b110 t+
b110 A-
b110 l.
b110 40
b110 X1
b110 y2
1^2
1u2
0S
0V
0x"
0g"
0V"
b0 T
b0 K#
0E"
04"
0#"
0p
b0 U
b0 Q#
0_
b0 {2
1k2
b10 J#
b10 D
b10 b
b10 s
b10 &"
b10 7"
b10 H"
b10 Y"
b10 j"
b10 {"
b10 -#
b10 7#
b10 H#
b110 E
b110 c
b110 t
b110 '"
b110 8"
b110 I"
b110 Z"
b110 k"
b110 |"
b110 .#
b110 8#
b110 F#
b1 E#
b100 $3
b110 |2
1*
16
#60
06
#70
b100 !3
0n2
1j2
0^2
1,
1`2
1-
b1 J#
b111 $
b111 ;
b111 D#
b111 b#
b111 w2
b111 y4
b1 #
b1 :
b1 C#
b1 a#
b1 v2
b1 z4
b10 &3
b110 %3
b10 $3
b10 I#
b110 G#
b10 E#
16
#80
06
#90
b10 !3
0j2
1n2
0,
0`2
1^2
b10 J#
0-
b1 E#
b100 $3
b110 $
b110 ;
b110 D#
b110 b#
b110 w2
b110 y4
b10 #
b10 :
b10 C#
b10 a#
b10 v2
b10 z4
16
#100
06
#110
0g2
1p2
1\2
b10 !3
1l2
1d2
0n2
0j2
0u2
0^2
1,
0`2
b10 {2
0k2
1-
b100 |2
0*
b10 $3
b10 E#
16
#120
06
#130
b11 J#
0-
b1111111110 \
b1111111110 B#
1W
0M
b1 ;#
b1 =#
b1 ?#
b1 ]#
b1 }1
b11111100 E2
b1 l1
1&2
b1 {1
1%2
0)2
0/2
0,2
b1 m1
132
0+2
122
0.2
0(2
112
0*2
002
0-2
0'2
b1 h1
b1 n1
b1 f4
b11111100 N2
b0 O2
142
052
082
092
0:2
0;2
062
072
b1 i1
151
0<1
17
16
#140
06
#150
0\2
0d2
0e2
b1000 !3
1u2
1q2
1c2
1i2
1h2
b110 {2
0,
0t2
0o2
b0 |2
0[2
1r2
1m2
b1 }2
b1 54
164
b1 ~2
1T1
144
b1 34
b10 }1
1~3
b1 z2
0%4
b1 24
b1111111110 /$
b10 l1
1S1
1Q1
b10 {1
b1111111110 Z2
0y#
1%$
171
b1zzz1z10 _1
b11111100 ]1
b1zzz1z10 b1
b11111000 `1
b10 m1
b10 h1
042
b10101010 D2
b11111100 F2
1R1
1N1
0&2
152
b11111100 E2
b10 f4
b1 q1
b1 p1
bz0 ^1
bz0 a1
b10 n1
b10 i1
012
1'2
b11111100 L2
b10101010 N2
b0z0010 _4
b0z001 Q4
b11 s1
b11111110 c1
b0z00000010 x1
bz00000000 g1
1K1
b1001 o1
b0z0000001 d1
bz1111111 \1
b11111111111111111111111111111111 [1
b0z010 y1
b0z01 e1
b1 O2
b11111100 J2
b10101010 8
b10101010 [
b10101010 :#
b10101010 @#
b10101010 .$
b10101010 !2
b10101010 P2
b10101010 v4
b1 o4
b1 "2
b1 $2
b1 =2
b11111100 R2
b11 E#
b10 ]#
b10 ;#
b10 =#
b10 ?#
1a
b1 @
b1 S#
1B
16
#160
06
#170
0?1
0@1
1B1
1A1
b1 ~$
b11 {1
1H1
1E1
1J1
b11 v1
b11001100 C2
b1 m$
b11 h1
162
b1zzz1z11 b1
b1zzz1z11 _1
b1111 w1
b1101 u1
b1 |$
052
0%2
1)2
b1 |1
b1 n$
1'%
0*%
1&%
00%
0-%
b11 i1
112
0'2
022
1(2
bz1 ^1
bz1 a1
b100 Z1
b0 Y1
b11111111 ]1
b11111011 `1
b1 i$
12%
0+%
01%
0.%
0(%
13%
0)%
14%
0/%
0,%
b11 f4
b10101010 D2
b1 j1
b1 o$
b0z011 y1
b0z00 e1
b10 O2
b0z00000011 x1
bz00000001 g1
0K1
b0z0000000 d1
bz1111110 \1
b11111101 c1
b11111111111111111111111111111100 [1
b1010 o1
0c2
1b2
051
0;$
14$
b1 j$
08%
07%
0<%
0;%
0:%
09%
06%
15%
b0 P%
b0z0011 _4
b0z000 Q4
b11001100 N2
b1111111100 \
b1111111100 B#
b1 Y
1^
b11111100 M2
b1 k1
0;1
1W$
b11111100 <
b11111100 g
b11111100 m
b11111100 x
b11111100 ~
b11111100 +"
b11111100 1"
b11111100 <"
b11111100 B"
b11111100 9#
b11111100 A#
b11 =#
b11 ?#
b1 <#
b1 >#
b1110 L
b1110 L#
0e
b1 h
b1 j
b1 l
b11 ]#
b10101010 S2
b10 $2
b10 =2
b10 "2
b1000 $3
1m#
b1 k#
b1 74
b10 o4
b11001100 8
b11001100 [
b11001100 :#
b11001100 @#
b11001100 .$
b11001100 !2
b11001100 P2
b11001100 v4
16
#180
06
#190
b1 y3
b1 x3
b1 v3
b1 u3
b1 t3
063
b1 s3
b1000 54
b0 ^3
b1 S3
1S$
b1000 34
b1 p3
b1 X3
b11 z2
b10 ~$
b1000 24
1'4
b10 |1
b10101010 M2
b100 {1
b1110 x#
b1110 (3
b1111111100 Z2
b10 m$
1R$
1P$
b10 |$
b1111111100 /$
02$
b1 '$
10$
b1000 14
b1 +4
b1 /4
b10 j1
b10101010 F2
b100 h1
062
b111100100011 B2
16$
b1zzz1z10 `$
b11111100 ^$
b1zzz1z10 c$
b11111000 a$
b10 n$
b10 i$
05%
b11111100 E%
0#4
0)2
172
1Q$
1M$
0'%
16%
b11001100 C2
b0 ,4
b100 f4
b10 k1
b10101010 L2
b100 i1
012
1*2
bx F%
b1 r$
b1 q$
bz0 _$
bz0 b$
b10 o$
b10 j$
02%
1(%
1!4
b0 )4
b111100100011 N2
b1 *4
b0z0100 _4
b0z011 Q4
b0z010 z1
b0z01 f1
b10101010 J2
b0z100 y1
b0z11 e1
b11 O2
b11111100 O%
b11 t$
b11111110 d$
b0z00000010 y$
bz00000000 h$
1J$
b1001 p$
b0z0000001 e$
bz1111111 ]$
b11111111111111111111111111111111 \$
b0z010 z$
b0z01 f$
b1 P%
bx M#
b11 (4
b11 R#
1V
1`
b1111011100 \
b1111011100 B#
bx ]
bx *#
bx 3#
b111100100011 8
b111100100011 [
b111100100011 :#
b111100100011 @#
b111100100011 .$
b111100100011 !2
b111100100011 P2
b111100100011 v4
b11 o4
b1 #2
b1 <2
b11 $2
b11 =2
b11111100 g#
b11111100 "%
b11111100 Q%
b11111100 M&
b11111100 |&
b11111100 x'
b11111100 I(
b11111100 E)
b11111100 t)
b11111100 ~1
b11111100 Q2
b11001100 T2
b1 #%
b1 %%
b1 >%
b100 ]#
0N
b11111111 0#
b1 1#
b1 4#
1,#
b1 A
b1 N#
b10 h
b10 j
b10 l
b100 =#
b100 ?#
b10 <#
b10 >#
1T#
1G"
1+#
b1 ?
b1 O#
16
#200
06
#210
bx x3
bx u3
bx s3
xA3
bx r3
bx `3
b0x c3
bx0 b3
b0x d3
0>$
x-3
x.3
x,3
0?$
bx0 a3
b1 54
1A$
x*3
bx \3
1@$
bx !1
b0 Y0
b1 34
bx H3
b1 W0
b1 n*
b1 X0
b1 C)
1G$
1D$
1I$
b11 w$
b101 {1
b11 |1
bx v#
bx n/
bx ^0
1`0
0c0
1_0
0i0
0f0
b0 H0
b1 24
b1110111 A2
b1 ~$
b1 D0
1k0
0d0
0j0
0g0
0a0
1l0
0b0
1m0
0h0
0e0
b1 ]*
b1 F0
b1 2)
b10101010 i)
b1zzz1z11 c$
b1zzz1z11 `$
b1111 x$
b1101 v$
182
b101 h1
b11 j1
b11001100 M2
b1 Y3
b1 U3
b1 }$
bx +$
b1 l*
b0 I0
b1 A)
b1 14
b10 +4
b0 /4
1,2
072
1+2
b1 m$
0v/
b1 E0
0q0
0p0
0u0
0t0
0s0
0r0
0o0
1n0
b0 +1
bx *1
b1 ^*
1u*
0x*
1t*
0~*
0{*
0u/
0p/
b1 G0
x'%
x*%
x&%
x0%
x-%
b1 3)
1J)
0M)
1I)
0S)
0P)
1#4
bz1 _$
bz1 b$
b100 [$
b0 Z$
b11111111 ^$
b11111011 a$
112
0*2
122
0(2
b101 i1
032
b11 k1
b11001100 F2
b1 Z3
b1 V3
b1 k$
bx ,$
1_#
b1 Y*
1"+
0y*
0!+
0|*
0v*
1#+
0w*
1$+
0}*
0z*
1`#
x2%
x+%
x1%
x.%
x(%
x3%
x)%
x4%
x/%
x,%
b1 .)
1U)
0N)
0T)
0Q)
0K)
1V)
0L)
1W)
0R)
0O)
b101 f4
b111100100011 B2
b0 .4
b0 -4
b10 ,4
b1 n$
b1 _*
b1 4)
1"4
1$4
0!4
b11 )4
b0z011 z$
b0z00 f$
b0z00000011 y$
bz00000001 h$
0J$
b0z0000000 e$
bz1111110 ]$
b11111101 d$
b11111111111111111111111111111100 \$
b1010 p$
b0z00 e1
b0z101 y1
b100 O2
b0z011 z1
b0z00 f1
b11001100 I2
b11111100 J2
b11001100 L2
b1 [3
b1 W3
0:$
15$
b1 l$
bx -$
b10 *$
b0xxx j4
0+*
1$*
b1 Z*
0(+
0'+
0,+
0++
0*+
0)+
0&+
1%+
b0 @+
b10 )$
1;$
04$
06%
bx P%
bx O%
0^(
1W(
b1 /)
0[)
0Z)
0_)
0^)
0])
0\)
0Y)
1X)
b0 s)
b10101010 r)
b0z0101 _4
b0z000 Q4
b1110111 N2
b10 *4
b1110011100 \
b1110011100 B#
bx ]
bx *#
bx 3#
b1 X
1D"
1V$
1L4
1G*
0W$
1z(
b0 (4
b0 R#
b10101010 <
b10101010 g
b10101010 m
b10101010 x
b10101010 ~
b10101010 +"
b10101010 1"
b10101010 <"
b10101010 B"
b10101010 9#
b10101010 A#
b101 =#
b101 ?#
b11 <#
b11 >#
b11 j
b11 l
b1 i
b1 k
b1 2#
b1 5#
b10 1#
b10 4#
b1110 K
0K"
b1 N"
b1 P"
b1 R"
b101 ]#
b1 Y#
b11111100 T%
b10 %%
b10 >%
b10 #%
b111100100011 U2
b10101010 g#
b10101010 "%
b10101010 Q%
b10101010 M&
b10101010 |&
b10101010 x'
b10101010 I(
b10101010 E)
b10101010 t)
b10101010 ~1
b10101010 Q2
b100 $2
b100 =2
b10 #2
b10 <2
b1 l#
b1 z3
b1 j#
b1 {3
b1000 k#
b1000 74
b100 o4
b1110111 8
b1110111 [
b1110111 :#
b1110111 @#
b1110111 .$
b1110111 !2
b1110111 P2
b1110111 v4
16"
0a
0T#
0G"
b1000 @
b1000 S#
0+#
b0 ?
b0 O#
16
#220
06
#230
b1000 Y3
b11 }2
b0x Y0
b1000 Z3
b1101 ~2
10$
1?$
b0x H0
1C*
1v(
19$
0A$
b0 p3
b1000 [3
b1010011 z2
1S$
0@$
b0x 3/
b0x f-
b0x ;,
b0xx n*
b0x I0
b100 |1
b111100100011 M2
b110 {1
b0xx X0
b10 W0
b1110 w#
1B*
1@*
b0xx l*
b110 x#
b110 (3
b1110101100 Z2
1u(
1s(
b10 w$
b10 }$
b11111100 N%
b11001100 D%
b0x "/
b0x U-
b0x *,
b0xx ]*
b0x J0
0"*
b1 &$
1~)
b1110101100 /$
0U(
b1001 '$
1S(
1R$
1P$
bx j4
b11 |$
b0x 1/
b0x d-
b0x 9,
x(+
x,+
x*+
xo/
b100 j1
b111100100011 F2
b110 h1
082
b10111011 @2
b0xx F0
b10 D0
0n0
1&*
b1zzz1z10 P*
b11111100 N*
b1zzz1z10 S*
b11111000 Q*
b0xx Y*
x'+
x++
x)+
1Y(
b1zzz1z10 %)
b11111100 #)
b1zzz1z10 ()
b11111000 &)
b10101010 j)
0G$
0D$
b1zzz1z10 `$
b1110 x$
b1zzz1z10 c$
b1100 v$
b10 k$
b11111100 G%
xN)
xI)
xT)
xQ)
0'%
1*%
0&%
00%
0-%
b0x #/
b0x V-
b0x +,
b0xx ^*
xy*
xt*
x!+
x|*
xu/
0,2
192
0`0
1o0
1A*
1=*
xx*
x~*
x{*
xu*
x&+
1t(
1p(
xM)
xS)
xP)
xJ)
b1110111 A2
b110 f4
b0zxxxx c4
xV)
xL)
xW)
xR)
xO)
b11 i$
12%
0+%
01%
0.%
0(%
03%
1)%
14%
0/%
0,%
b0x |.
b0x Q-
b0x &,
x#+
xw*
x$+
x}*
xz*
x`#
b100 k1
b111100100011 L2
b110 i1
012
1-2
b0xx G0
b10 E0
0k0
1a0
b1 b*
b1 a*
bz0 O*
bz0 R*
b0xx Z*
x"+
xv*
b1 7)
b1 6)
bz0 $)
bz0 ')
xU)
xK)
b10101010 p)
b110 [$
b10 Z$
b11111100 ^$
b11111000 a$
1J$
1Q$
1M$
bz0 _$
bz0 b$
b10 l$
b11111100 M%
05$
b11111100 E%
b0x $/
b0x W-
b0x ,,
b0xx _*
b10111011 N2
b0z0110 _4
b0z001 Q4
b0zxxx U4
1^(
0W(
0X)
0;$
b11 j$
08%
17%
0<%
0;%
0:%
09%
06%
05%
b10 P%
b11001100 O%
b0xxx g4
xN.
xG.
b0x }.
xK/
xJ/
xO/
xN/
xM/
xL/
xI/
xH/
b0xxx h4
x#-
xz,
b0x R-
x~-
x}-
x$.
x#.
x".
x!.
x|-
x{-
b0xxx i4
xV+
xO+
b0x ',
xS,
xR,
xW,
xV,
xU,
xT,
xQ,
xP,
x+*
x$*
x%+
bx )$
b0z100 z1
b0z11 f1
b111100100011 I2
b10101010 J2
b0z110 y1
b0z01 e1
b101 O2
bx r)
b0z010 V0
b0z01 B0
b0z010 U0
b0z01 A0
b1 +1
b11 d*
b11111110 T*
b0z00000010 i*
bz00000000 X*
1:*
b1001 `*
b0z0000001 U*
bz1111111 M*
b11111111111111111111111111111111 L*
b0z010 j*
b0z01 V*
bx @+
b11 9)
b11111110 ))
b0z00000010 >)
bz00000000 -)
1m(
b1001 5)
b0z0000001 *)
bz1111111 ")
b11111111111111111111111111111111 !)
b0z010 ?)
b0z01 +)
bx s)
b10101010 n)
b1 o$
b11111110 d$
b0z00000010 y$
bz00000000 h$
b1001 p$
b0z0000001 e$
bz1111111 ]$
b11111111111111111111111111111111 \$
b0z010 {$
b0z01 g$
b11111100 K%
b0 M#
0z(
1W$
xO4
xj.
xN4
x?-
xM4
xr+
xL4
xG*
0V
b1001 Y
13"
b1110101100 \
b1110101100 B#
b11111100 ]
b11111100 *#
b11111100 3#
b10111011 8
b10111011 [
b10111011 :#
b10111011 @#
b10111011 .$
b10111011 !2
b10111011 P2
b10111011 v4
b101 o4
b0xxx k4
b1 k#
b1 74
bx j#
bx {3
b11 #2
b11 <2
b101 $2
b101 =2
b11001100 g#
b11001100 "%
b11001100 Q%
b11001100 M&
b11001100 |&
b11001100 x'
b11001100 I(
b11001100 E)
b11001100 t)
b11001100 ~1
b11001100 Q2
b1110111 V2
b1 \0
b1 v0
b1 ]0
b1 w0
b1 q*
b1 s*
b1 .+
b1 F)
b1 H)
b1 a)
b10101010 v)
b1 #%
b1 $%
b1 =%
b110 ]#
1N
b0 0#
b10 2#
b10 5#
b110 L
b110 L#
0:"
b1 ="
b1 ?"
b1 A"
b1 h
b10 i
b10 k
b11111100 f
b11111100 n
b110 =#
b110 ?#
b100 <#
b100 >#
b11001100 <
b11001100 g
b11001100 m
b11001100 x
b11001100 ~
b11001100 +"
b11001100 1"
b11001100 <"
b11001100 B"
b11001100 9#
b11001100 A#
06"
1a
b1 @
b1 S#
16
#240
06
#250
b1 x3
b1 u3
b1 s3
b1 r3
1A3
b10 `3
b0 c3
b0 b3
b0 d3
1-3
1.3
1,3
x.*
x)*
b10 a3
b11111100 }0
x/*
b0xxx n*
bx101 ~2
0*3
b11 \3
xC*
x1*
xn+
x;-
xf.
x00
b11111100 *1
bx l*
x0*
b0xxx ]*
b0xx ;,
b0xx f-
b0xx 3/
bx X0
b0xx Y0
b0 H3
bx10011 z2
b0xxx d4
b11111100 v#
b11111100 n/
b11111100 ^0
b100 |$
b11 }$
bx Y*
x7*
x4*
xB*
x@*
x9*
b1x g*
b0xxx ^*
b0xx 9,
b0xx *,
xm+
xk+
b0xx d-
b0xx U-
x:-
x8-
b0xx 1/
bx w#
b0xx "/
xe.
xc.
b11 W0
bx F0
b0xx H0
x/0
x-0
b101 |1
x"*
x~)
xM+
xK+
xx,
xv,
bx01100 /$
xE.
bx &$
xC.
bx01100 Z2
xz#
x($
b0xxx V4
b11111100 +$
b100 i$
07%
b111100100011 C%
b11 k$
b11001100 N%
bx Z*
x&*
b1zzz1zxx S*
bxzzzxzxx P*
b111x h*
b110x f*
b0xxx _*
b0xx &,
xQ+
b1zzz1z1x {+
b1111110x y+
b1zzz1z1x ~+
b1111100x |+
b0xx +,
b0xx Q-
x|,
b1zzz1z1x H-
b1111110x F-
b1zzz1z1x K-
b1111100x I-
b0xx V-
b0xx |.
xI.
b1zzz1z1x s.
b1111110x q.
b1zzz1z1x v.
b1111100x t.
b0xx #/
b11 D0
1p0
bx G0
xq/
b1zzz1z1x ;0
b1111110x 90
b1zzz1z1x >0
b1111100x <0
b0xx I0
b101 j1
bx i4
x=4
bx h4
bx g4
0*%
18%
xA*
x=*
xl+
xh+
x9-
x5-
xd.
x`.
0o0
0_0
1c0
x.0
x*0
b11111100 ,$
b100 j$
02%
1+%
b11 l$
b11001100 G%
bzx O*
bzx R*
b0x b*
b0x a*
b1x0 K*
b0x0 J*
b111111xx N*
b111110xx Q*
b0xx ',
b0x /,
b0x .,
bzx z+
bzx }+
b0xx ,,
b0xx R-
b0x Z-
b0x Y-
bzx G-
bzx J-
b0xx W-
b0xx }.
b0x '/
b0x &/
bzx r.
bzx u.
b0xx $/
b11 E0
1k0
0a0
0l0
1b0
b0x M0
b0x L0
bzx :0
bzx =0
b0xx J0
b11001100 D%
b1110111 K2
b101 k1
b1110111 M2
b0zxxxx b4
bx0 ]4
b0zxxxx a4
b0zxxxx `4
b11111100 -$
b0z100 z$
b0z11 f$
b11 P%
b0z011 {$
b0z00 g$
b11001100 J%
bx K%
b11001100 M%
b0zxxx j*
b0zxx V*
bzxxxxxxxx X*
x:*
bzxxxxxxx M*
b1x d*
b111111xx T*
b0z00000xxx i*
b111111111111111111111111111111xx L*
b0z00000xx U*
b10xx `*
b0z0xx 7,
b0z0x #,
b1x 1,
b1111111x !,
b0z000000xx 6,
bzxxxxxxxx %,
xe+
b100x -,
b0z000000x ",
bzxxxxxxx x+
b1111111111111111111111111111111x w+
b0z0xx b-
b0z0x N-
b1x \-
b1111111x L-
b0z000000xx a-
bzxxxxxxxx P-
x2-
b100x X-
b0z000000x M-
bzxxxxxxx E-
b1111111111111111111111111111111x D-
b0z0xx //
b0z0x y.
b1x )/
b1111111x w.
b0z000000xx ./
bzxxxxxxxx {.
x].
b100x %/
b0z000000x x.
bzxxxxxxx p.
b1111111111111111111111111111111x o.
b0z011 U0
b0z00 A0
b10 +1
b0zxxx V0
b0zxx B0
b1x O0
b1111111x ?0
b0z000000xx T0
bzxxxxxxxx C0
x'0
b100x K0
b0z000000x @0
bzxxxxxxx 80
b1111111111111111111111111111111x 70
b111100100011 O%
b0z111 y1
b0z00 e1
b1110111 H2
b11001100 I2
b11111100 J2
b0z00 f1
b11111100 L2
b0z101 z1
b1110111 F2
b0zxxx T4
b0xxx0000000000 W4
b0zxxx S4
b0zxxx R4
b0z0111 _4
b0z000 Q4
b1110001100 \
b1110001100 B#
b11111100 ]
b11111100 *#
b11111100 3#
1Z
b111100100011 <
b111100100011 g
b111100100011 m
b111100100011 x
b111100100011 ~
b111100100011 +"
b111100100011 1"
b111100100011 <"
b111100100011 B"
b111100100011 9#
b111100100011 A#
b1 ;#
b101 <#
b101 >#
b100 j
b100 l
b11 i
b11 k
0N
b1 0#
b11 2#
b11 5#
b11001100 U%
b11111100 f#
b11111100 !%
b11111100 R%
b11 %%
b11 >%
b10 $%
b10 =%
b0xx s*
b0xx .+
b0xx q*
b0x @,
b0x Y,
b0x >,
b0x k-
b0x &.
b0x i-
b0x 8/
b0x Q/
b0x 6/
b10 ]0
b10 w0
b0xx \0
b0xx v0
b0x [0
b10111011 W2
b111100100011 g#
b111100100011 "%
b111100100011 Q%
b111100100011 M&
b111100100011 |&
b111100100011 x'
b111100100011 I(
b111100100011 E)
b111100100011 t)
b111100100011 ~1
b111100100011 Q2
b110 $2
b110 =2
b100 #2
b100 <2
bx k4
b0xxx l4
b0xxx m4
b0xxx n4
b110 o4
b1 }1
x)2
x*2
x&2
x'2
b110 {1
b1 l1
x(2
x%2
x02
x/2
x,2
x32
x+2
x22
x.2
x12
x-2
b110 h1
b1 m1
b10111011 @2
161
1T#
1G"
b110 f4
bx N2
bx O2
092
b110 i1
1<1
1+#
b1 ?
b1 O#
07
16
#260
06
#270
b0x y3
b0x v3
b0x t3
x63
x73
bx0 o3
xy/
xt/
xQ.
xL.
x&-
x!-
xY+
xT+
1%$
1@1
xz/
b0xx Y0
xR.
x'-
xZ+
b0x "$
b0x '3
x!*
b0xxxx n*
1:1
0B1
x|/
xT.
x)-
x\+
x,*
x(*
1T1
0A1
x{/
b0xx H0
xS.
x(-
x[+
x-*
b0xxxx ]*
b11001100 *1
b0xxxx d4
b10 v1
b0 }1
b110 |1
b10111011 M2
x&0
b1x R0
b0xx I0
b100 W0
x\.
b1x ,/
x1-
b1x _-
xd+
b1x 4,
x6*
b1x e*
b0xxxx ^*
b100 }$
b111100100011 N%
b101 |$
b11001100 v#
b11001100 n/
b11001100 ^0
b0xxxx V4
1S1
1Q1
bxzzzxzxx S*
b1110111 B%
x<4
0o/
0H1
0E1
b1zzz1z10 _1
b1110 w1
b1zzz1z10 b1
b1100 u1
b0 l1
b110 j1
b10111011 F2
b1zzz1zxx >0
bxzzzxzxx ;0
x$0
b111x S0
x!0
b110x Q0
b0xx J0
b100 D0
0p0
b11001100 |0
b1zzz1zxx v.
bxzzzxzxx s.
xZ.
b111x -/
xW.
b110x +/
b1zzz1zxx K-
bxzzzxzxx H-
x/-
b111x `-
x,-
b110x ^-
b1zzz1zxx ~+
bxzzzxzxx {+
xb+
b111x 5,
x_+
b110x 3,
x5*
b11xx h*
b11xx f*
b0xxxx _*
b100 k$
b111100100011 G%
b101 i$
19%
b11001100 +$
0u/
0c0
1q0
1-%
08%
bx0 ^4
1`#
b110 Z1
b10 Y1
b11111100 ]1
b11111000 `1
1K1
1R1
1N1
bz0 ^1
bz0 a1
b0 m1
b110 k1
b10111011 K2
b10101010 L2
b111100100011 C%
b1x0 60
b0x0 50
b111111xx 90
b111110xx <0
b0z00000xxx T0
b100 E0
0k0
1d0
b1x0 n.
b0x0 m.
b111111xx q.
b111110xx t.
b0z00000xxx ./
b0zxxx //
b1x0 C-
b0x0 B-
b111111xx F-
b111110xx I-
b0z00000xxx a-
b0zxxx b-
b1x0 v+
b0x0 u+
b111111xx y+
b111110xx |+
b0z00000xxx 6,
b0zxxx 7,
b0xx0 K*
b11111xxx N*
b11111xxx Q*
x>*
b0z0000xxxx i*
b100 l$
b111100100011 M%
04%
1,%
13%
0)%
b101 j$
12%
0+%
b11001100 ,$
xD*
b0xxxx0000000000 W4
1N.
0G.
0K/
0J/
0O/
0N/
0M/
0L/
0I/
0H/
1#-
0z,
0~-
0}-
0$.
0#.
0".
0!.
0|-
0{-
1V+
0O+
0S,
0R,
0W,
0V,
0U,
0T,
0Q,
0P,
0+*
1$*
b10 )$
b1 n1
b11111110 c1
b0z00000010 x1
bz00000000 g1
b1001 o1
b0z0000001 d1
bz1111111 \1
b11111111111111111111111111111111 [1
b0z110 z1
b0z01 f1
b10111011 H2
b111100100011 I2
b10101010 J2
b1110111 O%
b111111xx ?0
b111111111111111111111111111111xx 70
b0z00000xx @0
b10xx K0
b0z100 U0
b0z11 A0
b11 +1
b111111xx w.
b111111111111111111111111111111xx o.
b0z00000xx x.
b10xx %/
b0zxx y.
b111111xx L-
b111111111111111111111111111111xx D-
b0z00000xx M-
b10xx X-
b0zxx N-
b111111xx !,
b111111111111111111111111111111xx w+
b0z00000xx ",
b10xx -,
b0zxx #,
b0xx b*
b11111xxx T*
b11111111111111111111111111111xxx L*
b0z0000xxx U*
x;*
b1xxx `*
b0z100 {$
b0z11 g$
b111100100011 J%
b11111100 K%
b0z101 z$
b0z00 f$
b100 P%
b11001100 -$
0O4
0j.
0N4
0?-
0M4
0r+
1L4
1G*
b1110001101 \
b1110001101 B#
b11001100 ]
b11001100 *#
b11001100 3#
0W
bx n4
bx m4
bx l4
b1 j#
b1 {3
b1 "2
b101 #2
b101 <2
b1110111 g#
b1110111 "%
b1110111 Q%
b1110111 M&
b1110111 |&
b1110111 x'
b1110111 I(
b1110111 E)
b1110111 t)
b1110111 ~1
b1110111 Q2
b0xx [0
bx \0
bx v0
b11 ]0
b11 w0
b11111100 /1
b0xx 6/
b0xx 8/
b0xx Q/
b0xx i-
b0xx k-
b0xx &.
b0xx >,
b0xx @,
b0xx Y,
b0xxx q*
bx s*
bx .+
b11 $%
b11 =%
b100 %%
b100 >%
b11001100 f#
b11001100 !%
b11001100 R%
b111100100011 V%
b10 Y#
b10 N"
b10 P"
b10 R"
b100 2#
b100 5#
b11 1#
b11 4#
b11111100 =
b11111100 M"
b11111100 S"
b11111100 ^"
b11111100 d"
b11111100 o"
b11111100 u"
b11111100 "#
b11111100 (#
b11111100 /#
b11111100 6#
b101 j
b101 l
b100 i
b100 k
b11001100 f
b11001100 n
1M
b0 ;#
b110 <#
b110 >#
b1110111 <
b1110111 g
b1110111 m
b1110111 x
b1110111 ~
b1110111 +"
b1110111 1"
b1110111 <"
b1110111 B"
b1110111 9#
b1110111 A#
16
#280
06
#290
bx x3
bx u3
bx s3
xA3
bx r3
bx `3
b0x c3
bx0 b3
b0x d3
b0xxxxx n*
x-3
x.3
x,3
bx0 a3
b0xxxxx ]*
064
0T1
x*3
bx \3
bx Y0
044
b0xx ~$
bx }0
xo0
b0x r#
x#*
b0xxxxx ^*
0~3
bx10010 z2
bx H3
bx H0
xn0
bx |0
xp0
xa0
xt0
b110 |$
b10x }$
x'*
b10x W0
b111 |1
1%4
bx01101 /$
b11111111 }1
0S1
0Q1
b0xx m$
bx00x000xx v#
bx00x000xx n/
bx00x000xx ^0
x`0
xu0
xc0
x_0
xi0
b0xxxxx _*
xs0
bx01101 Z2
1y#
0%$
bx I0
xj0
xh0
b110 i$
09%
b10111011 A%
b10x k$
b0x c*
xr0
xg0
b10x D0
b111 j1
bx M2
071
b1zzz1z11 _1
b11111101 ]1
b1zzz1z11 b1
b11111001 `1
b11111111 l1
b0x U3
b0xx n$
bx00x000xx +$
xp/
0-%
1:%
b0z000xxxxx i*
xf0
xe0
0R1
0N1
xv/
xq0
bx *1
b110 j$
02%
1.%
b1110111 L%
b10x l$
bx0x1x0x11 N%
b1111xxxx Q*
b1111xxxx N*
b1111111111111111111111111111xxxx L*
b0xx d*
xk0
xd0
xl0
xb0
b10x E0
xm0
b1110111 B%
b111 k1
bx F2
b0 q1
b0 p1
bz1 ^1
bz1 a1
b11111111 m1
b0x V3
b0xx o$
bx00x000xx ,$
x_#
b0z000xxxx U*
x4$
b11 M#
b0z110 z$
b0z01 f$
b101 P%
b1110111 I%
b11001100 J%
bx K%
b0z00 g$
bx M%
b0z101 {$
b1110111 G%
b1111xxxx T*
b0xxxx `*
x2*
b11xx1100 %1
b0z00 A0
b0z101 U0
bx +1
b10111011 O%
b0z111 z1
b0z00 f1
b1110111 H2
b11001100 I2
b11111100 J2
bx K2
b11001100 L2
b10 s1
b0 n1
b11111111 c1
b0z00000001 x1
bz11111111 g1
0K1
b1000 o1
b0z0000000 d1
bz0000000 \1
b11111111111111111111111111111110 [1
b0x W3
x:$
bx00x000xx -$
bx0 *$
b111100100011 ]
b111100100011 *#
b111100100011 3#
b0 X
0D"
xV$
b111100100011 f
b111100100011 n
b110 j
b110 l
b101 i
b101 k
b101 2#
b101 5#
b100 1#
b100 4#
b11 N"
b11 P"
b11 R"
b11 Y#
b1110111 W%
b111100100011 f#
b111100100011 !%
b111100100011 R%
b101 %%
b101 >%
b100 $%
b100 =%
b0xxxx q*
b11001100 01
b100 ]0
b100 w0
b10111011 g#
b10111011 "%
b10111011 Q%
b10111011 M&
b10111011 |&
b10111011 x'
b10111011 I(
b10111011 E)
b10111011 t)
b10111011 ~1
b10111011 Q2
b110 #2
b110 <2
b0 "2
b0x l#
b0x z3
0B
16
#300
06
#310
bx00x y3
bx00x v3
bx00x t3
0:1
x>$
x9$
0@1
b0xxxxxx n*
bx00x S3
x?$
b0xxx ~$
1B1
1!$
164
x$$
xA$
1?1
191
144
xs/
xx/
b0xxxxxx ]*
xS$
bx0 p3
bx00x X3
x@$
b0xxx m$
b0xxx 3/
b0xxx f-
b0xxx ;,
1=1
1~3
bx100x1 z2
xw/
xu#
0%4
xr/
x#0
b1xx W0
b0xxxxxx ^*
xI$
b11x x#
b11x (3
xG$
b1x w$
xD$
b0xxx n$
b1xx }$
bx1xxx11 N%
b111 |$
bx0xxx0xxx v#
bx0xxx0xxx n/
bx0xxx0xxx ^0
b0xxx "/
b0xxx U-
b0xxx *,
b0 t1
bx011x0 Z2
0y#
0%$
bx P0
bx e*
xR$
xP$
bx011x0 /$
x2$
b100x '$
x0$
b1110111 B%
b11111111 }1
bx 1/
bx d-
bx 9,
xo/
b0 v1
0J1
0H1
0E1
171
b0zzz0z00 _1
bx R0
b1xx D0
bx g*
b0xxxxxx _*
x6$
bxzzzxzxx `$
b111x x$
b1zzz1zxx c$
b110x v$
b0xxx o$
b1xx k$
b0xx11xx11 G%
b111 i$
1;%
09%
bx0xxx0xxx +$
b0xxx #/
b0xxx V-
b0xxx +,
xu/
b0 u1
b0zzz0z00 b1
bx L0
bx Q0
bxzzzxzxx >0
bx a*
b1xxx f*
0,%
10%
0-%
0:%
b11111111 l1
bx |.
bx Q-
bx &,
x`#
b11 r1
0P1
b0 w1
0F1
0O1
b0 Z1
b0 Y1
b10 ]1
b110 `1
0N1
b11 p1
bz0 ^1
bz0 a1
b111100100011 L2
b10111011 A%
bx N0
x,0
bx S0
x"0
b0xx0 60
bx 90
bx <0
x+0
b1xx E0
b0xxx b*
bx c*
b1xxx h*
b111xxxxx Q*
b111xxxxx N*
x?*
b0z00xxxxxx i*
b1x0 [$
b0x0 Z$
b111111xx ^$
b111110xx a$
xQ$
xM$
b0x r$
b0x q$
bzx _$
bzx b$
b1xx l$
b0xx11xx11 L%
03%
1/%
b111 j$
12%
0.%
bx0xxx0xxx ,$
b0xxx $/
b0xxx W-
b0xxx ,,
xE*
b11111111 m1
xN.
xG.
bx }.
xK/
xJ/
xO/
xN/
xM/
xL/
xI/
xH/
x#-
xz,
bx R-
x~-
x}-
x$.
x#.
x".
x!.
x|-
x{-
xV+
xO+
bx ',
xS,
xR,
xW,
xV,
xU,
xT,
xQ,
xP,
x+*
x$*
bx )$
1V1
1D1
0M1
1U1
b1111 q1
1C1
0L1
b1111 s1
b11111111 n1
b0 c1
b0z00000000 x1
bz11111110 g1
0K1
b11110111 o1
b0z1111111 d1
bz1111111 \1
b11111111111111111111111100000001 [1
b0z000 z1
b0z11 f1
b10111011 H2
b111100100011 I2
b10101010 J2
bx O%
x20
bx O0
x~/
x)0
b0zxxxxxxxx T0
x10
bx M0
bx J0
bx ?0
b111111111111111111111111xxxxxxxx 70
x}/
b0zxxxxxxx @0
x(0
bx K0
b0z1xx U0
b0z0x A0
bx %1
b0xxx d*
b111xxxxx T*
b111111111111111111111111111xxxxx L*
b0z00xxxxx U*
x<*
b0xxxxx `*
b1x t$
b111111xx d$
b0z00000xxx y$
bzxxxxxxxx h$
xJ$
b10xx p$
b0z00000xx e$
bzxxxxxxx ]$
b111111111111111111111111111111xx \$
b0z1xx {$
b0z0x g$
b0xx11xx11 I%
bx0xxxx J%
b0z111 z$
b0z00 f$
b110 P%
bx0xxx0xxx -$
b0 M#
061
1;1
xO4
xj.
xN4
x?-
xM4
xr+
xL4
xG*
b1110111 ]
b1110111 *#
b1110111 3#
0m#
bx j#
bx {3
b11111111 "2
b111 #2
b111 <2
bx g#
bx "%
bx Q%
bx M&
bx |&
bx x'
bx I(
bx E)
bx t)
bx ~1
bx Q2
bx [0
b10x ]0
b10x w0
bx 01
bx /1
b0xxxxx q*
b0xx #%
b10x $%
b10x =%
b110 %%
b110 >%
bx0x1x0x11 f#
bx0x1x0x11 !%
bx0x1x0x11 R%
b10111011 X%
b100 Y#
b100 N"
b100 P"
b100 R"
b110 2#
b110 5#
b101 1#
b101 4#
b11001100 =
b11001100 M"
b11001100 S"
b11001100 ^"
b11001100 d"
b11001100 o"
b11001100 u"
b11001100 "#
b11001100 (#
b11001100 /#
b11001100 6#
b111 j
b111 l
b110 i
b110 k
b1110111 f
b1110111 n
1W#
0T#
1z"
0G"
b1000 ?
b1000 O#
16
#320
06
#330
x64
x44
x~3
x%4
x&4
bx0 04
bx o3
b0x #$
b0x }3
x1$
b0xxxx ~$
xL+
b0xxxx ;,
xw,
b0xxxx f-
bx "$
bx '3
xD.
b0xxxx 3/
x<$
x8$
xW+
xS+
x$-
x~,
xO.
xK.
bx }$
x=$
b0xxxx m$
xX+
b0xxxx *,
x%-
b0xxxx U-
xP.
b0xxxx "/
bx W0
b0 |$
bx k$
xF$
b1x u$
b0xxxx n$
xa+
b1x 2,
b0xxxx +,
x.-
b1x ]-
b0xxxx V-
xY.
b1x */
b0xxxx #/
bx D0
bxzzzxzxx c$
bxzzzxzxx ~+
bxzzzxzxx K-
bxzzzxzxx v.
b0x C)
bx n*
bx +$
b0 i$
0;%
bx l$
bx N%
xE$
b11xx x$
b11xx v$
b0xxxx o$
x`+
b11xx 5,
b11xx 3,
b0xxxx ,,
x--
b11xx `-
b11xx ^-
b0xxxx W-
xX.
b11xx -/
b11xx +/
b0xxxx $/
bx E0
bx00x U3
b0x B)
b11111110 }1
b1 m*
00%
1<%
b0z0xxxxxxx i*
b0x 2)
b0 |1
bx ]*
bx ,$
b0 j$
02%
11%
b0zxxx {$
bx G%
b0xx0 [$
b11111xxx ^$
b11111xxx a$
xN$
b0z0000xxxx y$
b11xxxxxx Q*
b11xxxxxx N*
b0xx0 v+
b11111xxx y+
b11111xxx |+
xi+
b0z0000xxxx 6,
b0xx0 C-
b11111xxx F-
b11111xxx I-
x6-
b0z0000xxxx a-
b0xx0 n.
b11111xxx q.
b11111xxx t.
xa.
b0z0000xxxx ./
b0zxxx U0
bx00x V3
b0x 0)
b11111110 l1
b1 [*
xT$
b0z0xxxxxx U*
xo+
x<-
xg.
b0x 3)
b0 j1
0$*
bx ^*
bx -$
b0z000 z$
b0z11 f$
b111 P%
b0zxx g$
bx L%
b0xx r$
b11111xxx d$
b11111111111111111111111111111xxx \$
b0z0000xxx e$
xK$
b1xxx p$
b11xxxxxx T*
b11111111111111111111111111xxxxxx L*
x3*
b0xxxxxx `*
b0xx /,
b11111xxx !,
b11111111111111111111111111111xxx w+
b0z0000xxx ",
xf+
b1xxx -,
b0xx Z-
b11111xxx L-
b11111111111111111111111111111xxx D-
b0z0000xxx M-
x3-
b1xxx X-
b0xx '/
b11111xxx w.
b11111111111111111111111111111xxx o.
b0z0000xxx x.
x^.
b1xxx %/
b0zxx A0
bx00x W3
x](
xX(
b0x 1)
bx v#
bx n/
bx ^0
bx *$
b11111110 m1
0**
x%*
b1 \*
b110001101 \
b110001101 B#
b1110111 ]
b1110111 *#
b1110111 3#
b1000 X
1w"
xy(
b0 k1
161
0;1
1F*
1F"
b0 j
b0 l
b111 i
b111 k
b111100100011 =
b111100100011 M"
b111100100011 S"
b111100100011 ^"
b111100100011 d"
b111100100011 o"
b111100100011 u"
b111100100011 "#
b111100100011 (#
b111100100011 /#
b111100100011 6#
b111 2#
b111 5#
b110 1#
b110 4#
b110 K
0~"
b1 ##
b1 %#
b1 '#
b1 \#
bx1xxx11 f#
bx1xxx11 !%
bx1xxx11 R%
b111 %%
b111 >%
b1xx $%
b1xx =%
b0xxx #%
b0xxxxxx q*
bx @,
bx Y,
b0xxx >,
bx k-
bx &.
b0xxx i-
bx 8/
bx Q/
b0xxx 6/
b1xx ]0
b1xx w0
bx00x l#
bx00x z3
1m#
b1 )
b1 C
b1 n#
b1 x4
0W#
1T#
0z"
1G"
b1 ?
b1 O#
16
#340
06
#350
bx00x Y3
bx1 }2
b0xxxxx 3/
b0xxxxx f-
b0xxxxx ;,
b0xxxxx ~$
b0x ^3
bx00x Z3
bx01 ~2
b0xxxxx "/
b0xxxxx U-
b0xxxxx *,
xv(
b0xxxxx m$
bx p3
bx00x [3
bx00x1 z2
xF.
b0xxxxx #/
xy,
b0xxxxx V-
bx r#
xN+
b0xxxxx +,
b0x s#
x3$
b0xxxxx n$
1H1
1E1
b0x |1
xJ.
x},
xR+
b10 m*
bx11x x#
bx11x (3
bx11x0 Z2
bx C)
xu(
xs(
b0xx B)
x7$
b1 |$
b0xxxxx $/
b0xxxxx W-
b0xxxxx ,,
bx11x0 /$
xU(
bx00x '$
xS(
b0xxxxx o$
15%
b111111xx }1
b0zzz0z11 _1
b11 ]1
b1 w1
b0zzz0z11 b1
b111 `1
b1 u1
b0x j1
b0x (/
b0x [-
b0x 0,
b10 [*
xY(
b1zzz1z1x %)
b1111110x #)
b1zzz1z1x ()
b1111100x &)
bx 2)
b0xx 0)
bx j)
b0x s$
1'%
b1 i$
b0z000xxxxx ./
b0z000xxxxx a-
b0z000xxxxx 6,
bx f*
xt(
xp(
b0z000xxxxx y$
1&%
0<%
b111111xx l1
bz1 ^1
bz1 a1
b0x k1
b1111xxxx t.
b1111xxxx q.
b1111111111111111111111111111xxxx o.
b0xx )/
b1111xxxx I-
b1111xxxx F-
b1111111111111111111111111111xxxx D-
b0xx \-
b1111xxxx |+
b1111xxxx y+
b1111111111111111111111111111xxxx w+
b0xx 1,
bx b*
bx h*
bx Q*
bx N*
b10 \*
b0x 7)
b0x 6)
bzx $)
bzx ')
bx 3)
b0xx 1)
bx p)
b1111xxxx a$
b1111xxxx ^$
b1111111111111111111111111111xxxx \$
b0xx t$
14%
13%
0/%
b1 j$
12%
01%
b0z000xxxx x.
b0z000xxxx M-
b0z000xxxx ",
b0z000xxxx e$
b111111xx m1
b11111110 n1
b1 c1
b0z11111111 x1
bz11111101 g1
b11110110 o1
b0z0000000 d1
bz1111110 \1
b11111111111111111111111100000000 [1
b11111100 F2
b1110111 K2
b11111100 L2
b0z001 z1
b0z00 f1
b1110111 H2
b11001100 I2
b11111100 J2
b1111xxxx w.
b0xxxx %/
xU.
b1111xxxx L-
b0xxxx X-
x*-
b1111xxxx !,
b0xxxx -,
x]+
b0zxxxxxxxx i*
bx d*
bx _*
bx T*
b111111111111111111111111xxxxxxxx L*
b0zxxxxxxx U*
bx `*
b0z010 k*
b0z01 W*
b1x 9)
b0x 4)
b1111111x ))
b0z000000xx >)
bzxxxxxxxx -)
xm(
b100x 5)
b0z000000x *)
bzxxxxxxx ")
b1111111111111111111111111111111x !)
b0z0xx @)
b0z0x ,)
bx n)
b1111xxxx d$
b0xxxx p$
xB$
b0z001 z$
b0z00 f$
b0 P%
x61
x;1
xm#
b11111110 "2
b0 #2
b0 <2
bx ]0
bx w0
b0xxxx 6/
b0xxxx i-
b0xxxx >,
bx q*
b1 r*
b1 -+
b0x F)
b0x G)
b0x `)
b0xxxx #%
bx $%
bx =%
b0 %%
b0 >%
bx f#
bx !%
bx R%
b101 Y#
b101 P"
b101 R"
b1 O"
b1 Q"
b0 2#
b0 5#
b111 1#
b111 4#
b1110111 =
b1110111 M"
b1110111 S"
b1110111 ^"
b1110111 d"
b1110111 o"
b1110111 u"
b1110111 "#
b1110111 (#
b1110111 /#
b1110111 6#
b1 j
b1 l
b0 i
b0 k
16
#360
06
#370
bx 04
x\(
b0xxxxxx ~$
xb(
b0xxxxxx ;,
b0xxxxxx f-
b0xxxxxx 3/
bx00x #$
bx00x }3
xT(
xd(
b0xxxxxx m$
bx B)
xc(
x`(
x[(
xa(
b0xxxxxx *,
b0xxxxxx U-
b0xxxxxx "/
b11111xxx }1
x_(
bx00x s#
xV(
b10 |$
b0xxxxxx n$
bx 0)
xi(
xZ(
b11 m*
b0xxxxxx +,
b0xxxxxx V-
b0xxxxxx #/
b0xx |1
b11111xxx l1
bx u$
bx :)
bx 2,
bx ]-
bx */
b10 i$
05%
bx E%
bx w$
b0xxxxxx o$
bx 1)
bxzzzxzxx %)
xj(
xg(
xl(
bx <)
b11 [*
bx 4,
b0xxxxxx ,,
bx _-
b0xxxxxx W-
bx ,/
b0xxxxxx $/
b0xx j1
b1x1x1xx0 F2
b0zzz0zxx b1
b0zzz0zxx _1
xH1
b0x w1
xE1
b0x u1
b11111xxx m1
0'%
16%
bx q$
b1xxx v$
bxzzzxzxx ()
bx 6)
bx ;)
bx .,
b1xxx 3,
bx Y-
b1xxx ^-
bx &/
b1xxx +/
b10 j$
02%
1(%
b0xxx r$
bx s$
b1xxx x$
b111xxxxx a$
b111xxxxx ^$
xO$
b0z00xxxxxx y$
b0zxxx @)
b0x0 }(
b0xx0 ~(
xh(
xq(
xr(
bx 8)
bx =)
bx &)
bx #)
b11 \*
b0xxx /,
bx 0,
b1xxx 5,
b111xxxxx |+
b111xxxxx y+
xj+
b0z00xxxxxx 6,
b0xxx Z-
bx [-
b1xxx `-
b111xxxxx I-
b111xxxxx F-
x7-
b0z00xxxxxx a-
b0xxx '/
bx (/
b1xxx -/
b111xxxxx t.
b111xxxxx q.
xb.
b0z00xxxxxx ./
b0xx k1
b0xx11xx11 K2
b1x1x1xx0 L2
bzx ^1
bzx a1
b111x q1
b0x0 Z1
b0x0 Y1
b0xx ]1
b1xx `1
xK1
xU$
xp+
x=-
xh.
b0z010 z$
b0z01 f$
b1 P%
b0xxx t$
b111xxxxx d$
b111111111111111111111111111xxxxx \$
b0z00xxxxx e$
xL$
b0xxxxx p$
b0zxx ,)
b0zxxxxxxx *)
xn(
bx 7)
xe(
xw(
xo(
xf(
xx(
bx 9)
bx 4)
bx ))
b0zxxxxxxxx >)
b111111111111111111111111xxxxxxxx !)
bx 5)
b0z011 k*
b0z00 W*
b0xxx 1,
b111xxxxx !,
b111111111111111111111111111xxxxx w+
b0z00xxxxx ",
xg+
b0xxxxx -,
b0xxx \-
b111xxxxx L-
b111111111111111111111111111xxxxx D-
b0z00xxxxx M-
x4-
b0xxxxx X-
b0xxx )/
b111xxxxx w.
b111111111111111111111111111xxxxx o.
b0z00xxxxx x.
x_.
b0xxxxx %/
b0z0xx z1
b0z0x f1
b0xx11xx11 H2
bx0xxxx I2
b1x1x1xx0 J2
bz11111xxx g1
b111x s1
b111111xx n1
b0xx c1
b0zxxxxxxxx x1
b111111111111111111111111000000xx [1
b0zxxxxxxx d1
bz11111xx \1
b111101xx o1
b10 j
b10 l
b1 i
b1 k
b1 2#
b1 5#
b0 1#
b0 4#
b110 P"
b110 R"
b10 O"
b10 Q"
b110 Y#
b1 %%
b1 >%
b0xxxxx #%
b0xx G)
b0xx `)
bx F)
b10 r*
b10 -+
b0xxxxx >,
b0xxxxx i-
b0xxxxx 6/
b0x #2
b0x <2
b111111xx "2
16
#380
06
#390
b0xxxxxxx 3/
b0xxxxxxx f-
b0xxxxxxx ;,
b0xxxxxxx ~$
b0xxxxxxx "/
b0xxxxxxx U-
b0xxxxxxx *,
b0xxxxxxx m$
b1111xxxx }1
bx |1
b0xxxxxxx #/
b0xxxxxxx V-
b0xxxxxxx +,
b0xxxxxxx n$
b1111xxxx l1
bx j1
b100 m*
b11 |$
b0xxxxxxx $/
b0xxxxxxx W-
b0xxxxxxx ,,
b0xxxxxxx o$
bx D%
b1111xxxx m1
bx k1
b100 [*
b11 i$
17%
05%
b0z0xxxxxxx ./
b0z0xxxxxxx a-
b0z0xxxxxxx 6,
b0z0xxxxxxx y$
0&%
1*%
0'%
06%
b1x r1
b0xx0 Z1
b0xxx ]1
b0xxx `1
xR1
bz1111xxxx g1
b0zxxx z1
bx F2
b11xxxxxx t.
b11xxxxxx q.
b11xxxxxx I-
b11xxxxxx F-
b11xxxxxx |+
b11xxxxxx y+
b100 \*
b11xxxxxx a$
b11xxxxxx ^$
03%
1)%
b11 j$
12%
0(%
b0z0xxxxxx x.
b0z0xxxxxx M-
b0z0xxxxxx ",
b0z0xxxxxx e$
b11xx s1
b11111xxx n1
b0xxx c1
b11111111111111111111111100000xxx [1
xC1
bz1111xxx \1
b11110xxx o1
b0zxx f1
bx K2
bx L2
b11xxxxxx w.
b11111111111111111111111111xxxxxx o.
xV.
b0xxxxxx %/
b11xxxxxx L-
b11111111111111111111111111xxxxxx D-
x+-
b0xxxxxx X-
b11xxxxxx !,
b11111111111111111111111111xxxxxx w+
x^+
b0xxxxxx -,
b0z100 k*
b0z11 W*
b11xxxxxx d$
b11111111111111111111111111xxxxxx \$
xC$
b0xxxxxx p$
b0z011 z$
b0z00 f$
b10 P%
b11111xxx "2
b0xx #2
b0xx <2
b0xxxxxx 6/
b0xxxxxx i-
b0xxxxxx >,
b11 r*
b11 -+
bx G)
bx `)
b0xxxxxx #%
b10 %%
b10 >%
bx T%
b111 Y#
b111 P"
b111 R"
b11 O"
b11 Q"
b11111100 5
b11111100 R
b11111100 L"
b11111100 T"
b11111100 q4
b10 2#
b10 5#
b1 1#
b1 4#
b11 j
b11 l
b10 i
b10 k
16
#400
06
#410
bx ~$
bx ;,
bx f-
bx 3/
b111xxxxx }1
bx m$
bx *,
bx U-
bx "/
b111xxxxx l1
b100 |$
bx n$
b101 m*
bx +,
bx V-
bx #/
b0zzzxzxx _1
b111xxxxx m1
b100 i$
07%
bx C%
bx o$
b101 [*
bx ,,
bx W-
bx $/
xJ1
b0x v1
xG1
b0x t1
0*%
18%
bx v$
bx 3,
bx ^-
bx +/
b0zzzxzxx b1
xN1
bz111xxxxx g1
b100 j$
02%
1+%
bx r$
bx x$
b1xxxxxxx a$
b1xxxxxxx ^$
b0zxxxxxxxx y$
b101 \*
bx /,
bx 5,
b1xxxxxxx |+
b1xxxxxxx y+
b0zxxxxxxxx 6,
bx Z-
bx `-
b1xxxxxxx I-
b1xxxxxxx F-
b0zxxxxxxxx a-
bx '/
bx -/
b1xxxxxxx t.
b1xxxxxxx q.
b0zxxxxxxxx ./
b1x p1
b0xx w1
xF1
b0xx u1
b0xxxx `1
b0xxxx ]1
b1111111111111111111111110000xxxx [1
xO1
xL1
bz111xxxx \1
bx J%
b0z100 z$
b0z11 f$
b11 P%
bx t$
b1xxxxxxx d$
b1111111111111111111111111xxxxxxx \$
b0zxxxxxxx e$
b0xxxxxxx p$
b0z00 W*
b0z101 k*
bx 1,
b1xxxxxxx !,
b1111111111111111111111111xxxxxxx w+
b0zxxxxxxx ",
b0xxxxxxx -,
bx \-
b1xxxxxxx L-
b1111111111111111111111111xxxxxxx D-
b0zxxxxxxx M-
b0xxxxxxx X-
bx )/
b1xxxxxxx w.
b1111111111111111111111111xxxxxxx o.
b0zxxxxxxx x.
b0xxxxxxx %/
b11xx q1
b1111xxxx n1
b0xxxx c1
b1111xxxx o1
xU1
b100 j
b100 l
b11 i
b11 k
b11 2#
b11 5#
b10 1#
b10 4#
b0 P"
b0 R"
b100 O"
b100 Q"
b1000 Y#
bx U%
b11 %%
b11 >%
b0xxxxxxx #%
b100 r*
b100 -+
b0xxxxxxx >,
b0xxxxxxx i-
b0xxxxxxx 6/
bx #2
bx <2
b1111xxxx "2
16
#420
06
#430
b11xxxxxx }1
b11xxxxxx l1
b110 m*
b101 |$
bx B%
b11xxxxxx m1
b110 [*
b101 i$
19%
1-%
08%
b0xxxxx `1
b0xxxxx ]1
xS1
bz11xxxxxx g1
bx t.
bx q.
bx I-
bx F-
bx |+
bx y+
b110 \*
bx a$
bx ^$
04%
1,%
13%
0)%
b101 j$
12%
0+%
b111xxxxx n1
b0xxxxx c1
b111111111111111111111111000xxxxx [1
xD1
bz11xxxxx \1
b111xxxxx o1
bx w.
b111111111111111111111111xxxxxxxx o.
bx %/
bx L-
b111111111111111111111111xxxxxxxx D-
bx X-
bx !,
b111111111111111111111111xxxxxxxx w+
bx -,
b0z110 k*
b0z01 W*
bx d$
b111111111111111111111111xxxxxxxx \$
bx p$
b0z101 z$
b0z00 f$
b100 P%
b111xxxxx "2
bx 6/
bx i-
bx >,
b101 r*
b101 -+
bx #%
b100 %%
b100 >%
bx V%
b1001 Y#
b1 P"
b1 R"
b101 O"
b101 Q"
b111100100011 5
b111100100011 R
b111100100011 L"
b111100100011 T"
b111100100011 q4
b100 2#
b100 5#
b11 1#
b11 4#
b101 j
b101 l
b100 i
b100 k
16
#440
06
#450
b1xxxxxxx }1
b1xxxxxxx l1
b110 |$
b111 m*
b1xxxxxxx m1
b110 i$
09%
bx A%
b111 [*
0-%
1:%
b0xxx u1
xQ1
bz1xxxxxxx g1
b110 j$
02%
1.%
b111 \*
b1xxx q1
b0xxx w1
b0xxxxxx `1
b0xxxxxx ]1
xP1
xM1
bz1xxxxxx \1
bx I%
b0z110 z$
b0z01 f$
b101 P%
b0z111 k*
b0z00 W*
b1xxx s1
b11xxxxxx n1
b0xxxxxx c1
b11111111111111111111111100xxxxxx [1
xV1
b11xxxxxx o1
b110 j
b110 l
b101 i
b101 k
b101 2#
b101 5#
b100 1#
b100 4#
b1110111 5
b1110111 R
b1110111 L"
b1110111 T"
b1110111 q4
b10 P"
b10 R"
b110 O"
b110 Q"
b1010 Y#
bx W%
b101 %%
b101 >%
b110 r*
b110 -+
b11xxxxxx "2
16
#460
06
#470
bx }1
bx l1
b0 m*
b111 |$
bx m1
b0 [*
b111 i$
1;%
09%
0,%
10%
0-%
0:%
b0xxxxxxx `1
b0xxxxxxx ]1
xT1
bzxxxxxxxx g1
b0 \*
03%
1/%
b111 j$
12%
0.%
b1xxxxxxx n1
b0xxxxxxx c1
b1111111111111111111111110xxxxxxx [1
bzxxxxxxx \1
b1xxxxxxx o1
b0z000 k*
b0z11 W*
b0z111 z$
b0z00 f$
b110 P%
b1xxxxxxx "2
b111 r*
b111 -+
b110 %%
b110 >%
bx X%
b1011 Y#
b11 P"
b11 R"
b111 O"
b111 Q"
b110 2#
b110 5#
b101 1#
b101 4#
b111 j
b111 l
b110 i
b110 k
16
#480
06
#490
xn2
x]2
xd2
xe2
bx0x0 !3
xu2
xq2
xb2
xi2
xh2
bx10 {2
xt2
xo2
bx00 |2
x[2
xr2
xm2
bx }2
x@1
bx0x ~2
x91
xB1
x=1
x?1
x%$
bx00xx z2
x:1
b0 |$
b1 m*
bx11xx /$
bxzzzxzxx b1
bxzzzxzxx _1
x>1
xA1
xt#
x!$
bx11xx Z2
xy#
bx t1
b0 i$
0;%
b1 [*
x81
x71
bx v1
00%
1<%
bx p1
bx u1
b0 j$
02%
11%
b1 \*
bx q1
bx r1
bx w1
bx `1
bx ]1
b0z000 z$
b0z11 f$
b111 P%
b0z00 W*
b0z001 k*
bx s1
bx n1
bx c1
b111111111111111111111111xxxxxxxx [1
bx o1
b0 j
b0 l
b111 i
b111 k
b111 2#
b111 5#
b110 1#
b110 4#
b100 P"
b100 R"
b0 O"
b0 Q"
b1100 Y#
b111 %%
b111 >%
b0 r*
b0 -+
bx "2
16
#500
06
#510
b10 m*
b1 |$
15%
b10 [*
1'%
b1 i$
1&%
0<%
b10 \*
14%
13%
0/%
b1 j$
12%
01%
x,
x\2
xc2
b0z010 k*
b0z01 W*
b0z001 z$
b0z00 f$
b0 P%
bx0x0 $3
b1 r*
b1 -+
b0 %%
b0 >%
b1101 Y#
b101 P"
b101 R"
b1 O"
b1 Q"
b0 2#
b0 5#
b111 1#
b111 4#
b1 j
b1 l
b0 i
b0 k
16
#520
06
