# compile vhdl design source files
vhdl xil_defaultlib  "../../../Numero_Impar.srcs/sources_1/new/Impar.vhd"
vhdl xil_defaultlib  "../../../Numero_Impar.srcs/sim_1/new/tb_Impar.vhd"

# Do not sort compile order
nosort
