Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May 10 17:14:28 2025
| Host         : mengge running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1657 |          401 |
| Yes          | No                    | No                     |             504 |          137 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1078 |          162 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                                 Enable Signal                                |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG |                                                                              |                                                                             |                2 |              3 |         1.50 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/FSM_sequential_rFSM_reg[2]_rep__1[0] | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |                2 |              7 |         3.50 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/rAddCycleCnt[5]_i_1_n_0                           | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |                2 |              7 |         3.50 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[7]_i_1_n_0           | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_TX_INST/wTxData_Next                         | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |                2 |              8 |         4.00 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__1    | design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[2]_rep__1_0 |                6 |              9 |         1.50 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/rCnt                                              | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |                4 |             15 |         3.75 |
|  iClk_IBUF_BUFG |                                                                              | design_1_i/Debounce_Switch_0/inst/p_0_in                                    |                5 |             18 |         3.60 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_TX_INST/FSM_sequential_rFSM_reg[0]_rep__1    |                                                                             |              137 |            504 |         3.68 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/E[0]                                 | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |               75 |            512 |         6.83 |
|  iClk_IBUF_BUFG | design_1_i/uart_top_0/inst/UART_RX_INST/rRxCnt_reg[6][0]                     | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |               69 |            512 |         7.42 |
|  iClk_IBUF_BUFG |                                                                              | design_1_i/Debounce_Switch_0/inst/o_Switch                                  |              396 |           1639 |         4.14 |
+-----------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+


