
---------- Begin Simulation Statistics ----------
final_tick                               560740576769000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50473                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880136                       # Number of bytes of host memory used
host_op_rate                                   113450                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.13                       # Real time elapsed on the host
host_tick_rate                               33056433                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006549                       # Number of seconds simulated
sim_ticks                                  6549319000                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        60077                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        128643                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35117                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40203                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28187                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35117                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6930                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45688                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329254                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1495460                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468867                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     13001888                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.728774                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.801369                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8191013     63.00%     63.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       765425      5.89%     68.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       869258      6.69%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       284721      2.19%     77.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       571801      4.40%     82.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       278956      2.15%     84.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       343215      2.64%     86.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       202039      1.55%     88.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1495460     11.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13001888                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.309862                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.309862                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9295493                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108061                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           689539                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2372846                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6069                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        699200                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786216                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1494                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366712                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45688                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084028                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              11950330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473092                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12138                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003488                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1107090                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33298                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.799557                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     13063489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.783913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.161401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9569360     73.25%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           109779      0.84%     74.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           226164      1.73%     75.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           169972      1.30%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177982      1.36%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           143551      1.10%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           226041      1.73%     81.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            78938      0.60%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2361702     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     13063489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988320                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171729                       # number of floating regfile writes
system.switch_cpus.idleCycles                   35128                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36995                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.766093                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10315946                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366712                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          164026                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789806                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           18                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418870                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042282                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7949234                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4654                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23133379                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1584                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3050517                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6069                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3055670                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        30660                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       621510                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          244                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138653                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167263                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          244                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28571083                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22918123                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607955                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17369944                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.749660                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22961160                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21304830                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345043                       # number of integer regfile writes
system.switch_cpus.ipc                       0.763439                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.763439                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41150      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237335     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2679      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47760      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476927     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002386     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       764034      3.30%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94654      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7186805     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272211      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23138039                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22499772                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44074647                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21442131                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21670888                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1024504                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044278                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             667      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123430     12.05%     12.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       269543     26.31%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          87060      8.50%     46.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11445      1.12%     48.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       484373     47.28%     95.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        47986      4.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1621621                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     16289967                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936537                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038437                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23138039                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          549                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       280131                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     13063489                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.771199                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.511093                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7592664     58.12%     58.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       711668      5.45%     63.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       766515      5.87%     69.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       643029      4.92%     74.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       917707      7.02%     81.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       730744      5.59%     86.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       753814      5.77%     92.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       461962      3.54%     96.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       485386      3.72%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     13063489                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.766449                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084028                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        18874                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        91927                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789806                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10623684                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 13098617                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3264037                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          75398                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1011347                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1177499                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13663                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67937092                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064339                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906046                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2743616                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4610693                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6069                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6038078                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515068                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040257                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167677                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4281839                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             34386066                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954062                       # The number of ROB writes
system.switch_cpus.timesIdled                     365                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110726                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         6010                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           6010                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              47225                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19832                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40245                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21341                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         47225                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       197209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       197209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 197209                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5657472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5657472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5657472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68566                       # Request fanout histogram
system.membus.reqLayer2.occupancy           219804000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          379522250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   6549319000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81116                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        78563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           94011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30915                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80719                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10903360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10936192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           61964                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1269248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           173995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.182615                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 167985     96.55%     96.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6010      3.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             173995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          170223000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167446500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            593498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           48                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        43417                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43465                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           48                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        43417                       # number of overall hits
system.l2.overall_hits::total                   43465                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          347                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        68214                       # number of demand (read+write) misses
system.l2.demand_misses::total                  68566                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          347                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        68214                       # number of overall misses
system.l2.overall_misses::total                 68566                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     27496000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6984096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7011592000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     27496000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6984096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7011592000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112031                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112031                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.878481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.611067                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.612027                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.878481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.611067                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.612027                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 79239.193084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102385.082241                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102260.478955                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 79239.193084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102385.082241                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102260.478955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               19832                       # number of writebacks
system.l2.writebacks::total                     19832                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        68214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             68561                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        68214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            68561                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6301956000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6325982000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6301956000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6325982000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.878481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.611067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.611982                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.878481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.611067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.611982                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 69239.193084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92385.082241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92267.936582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 69239.193084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92385.082241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92267.936582                       # average overall mshr miss latency
system.l2.replacements                          61964                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        58731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        58731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4123                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4123                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9574                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9574                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        21339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21341                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2110881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2110881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30913                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.690292                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.690312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98921.270912                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98912.000375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        21339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1897491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1897491000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.690292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.690247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88921.270912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88921.270912                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 48                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     27496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27496000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.878481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.879093                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 79239.193084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78785.100287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24026000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24026000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.878481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 69239.193084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69239.193084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        33843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        46875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           46876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   4873215000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4873215000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80719                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.580725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.580731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103961.920000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103959.702193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        46875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        46875                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4404465000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4404465000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.580725                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.580718                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93961.920000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93961.920000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7767.991517                       # Cycle average of tags in use
system.l2.tags.total_refs                      135580                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     61964                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.188045                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      70.730404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.286506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.768512                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    27.246121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7668.959975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.936152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3971                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3560                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    961184                       # Number of tag accesses
system.l2.tags.data_accesses                   961184                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4365696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4388224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1269248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1269248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        68214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               68566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19832                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19832                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             19544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3390887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    666587778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             670027525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        19544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3390887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3410431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193798470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193798470                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193798470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            19544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3390887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    666587778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            863825995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     19832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     68192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000413556250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1205                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1205                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              139151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18618                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       68561                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19832                       # Number of write requests accepted
system.mem_ctrls.readBursts                     68561                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19832                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1324                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2198247500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  342695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3483353750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32072.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50822.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   14318                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 68561                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19832                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65443                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     86.390172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.116462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.032671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        57666     88.12%     88.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4369      6.68%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1837      2.81%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1012      1.55%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          331      0.51%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          135      0.21%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           52      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65443                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.834025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.726816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.049806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1201     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.17%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1205                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.411193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.875028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              957     79.42%     79.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.83%     80.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              205     17.01%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               30      2.49%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1205                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4386496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1267328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4387904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1269248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       669.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       193.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    669.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6549043000                       # Total gap between requests
system.mem_ctrls.avgGap                      74090.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        22208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4364288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1267328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3390886.899844090920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 666372793.873683691025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 193505309.483321875334                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        68214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        19832                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9761750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3473592000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 154603646750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     28131.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50921.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7795665.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    25.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            241424820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128308950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           256832940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           54783900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     516912240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2923717530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         52833600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4174813980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        637.442455                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    113922250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    218660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6216726250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            225859620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            120047235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           232535520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48582540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     516912240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2899045650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         73608480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4116591285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.552569                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    168143500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    218660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6162505000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     6549308500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083625                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083636                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083625                       # number of overall hits
system.cpu.icache.overall_hits::total         1083636                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     29432000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29432000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     29432000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29432000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084041                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084041                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73032.258065                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72671.604938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73032.258065                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72671.604938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     28607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     28607500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     28607500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     28607500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 72424.050633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72424.050633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 72424.050633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72424.050633                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083625                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083636                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     29432000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29432000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084041                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73032.258065                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72671.604938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     28607500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     28607500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 72424.050633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72424.050633                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003265                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.896552                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003242                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168479                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9234588                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9234591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9248138                       # number of overall hits
system.cpu.dcache.overall_hits::total         9248141                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       164185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         164188                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       168009                       # number of overall misses
system.cpu.dcache.overall_misses::total        168012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10576218687                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10576218687                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10576218687                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10576218687                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9398773                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9398779                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9416147                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9416153                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017469                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017843                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017843                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 64416.473411                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64415.296410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62950.310323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62949.186290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1853156                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.230863                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    45.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        58731                       # number of writebacks
system.cpu.dcache.writebacks::total             58731                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        53833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        53833                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53833                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111631                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7507169687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7507169687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7617435187                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7617435187                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011741                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011855                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68029.303384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68029.303384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68237.632799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68237.632799                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110610                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7013945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7013946                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133249                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   8285648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8285648500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7147193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7147195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018643                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 62182.160333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62181.693671                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        53809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53809                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79439                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5247796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5247796500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66060.706958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66060.706958                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220643                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30939                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2290570187                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2290570187                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013741                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74039.828910                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74035.042729                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2259373187                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2259373187                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013729                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73088.124317                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73088.124317                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13550                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13550                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3824                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3824                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.220099                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.220099                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    110265500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    110265500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073616                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073616                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86212.275215                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86212.275215                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560740576769000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011841                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7831227                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.800353                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011839                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          617                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18943940                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18943940                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560759694679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65751                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899896                       # Number of bytes of host memory used
host_op_rate                                   147622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   608.36                       # Real time elapsed on the host
host_tick_rate                               31425568                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019118                       # Number of seconds simulated
sim_ticks                                 19117910000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       195554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        391321                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       201330                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           32                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7598                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       227083                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       126442                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       201330                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        74888                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          269102                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28128                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4061                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112765                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1271350                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7771                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4413169                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1718888                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     37902364                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.776388                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.812565                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     23319569     61.53%     61.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2392610      6.31%     67.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2659642      7.02%     74.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       899899      2.37%     77.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1721106      4.54%     81.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       852027      2.25%     84.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1042600      2.75%     86.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       601742      1.59%     88.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4413169     11.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     37902364                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.274527                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.274527                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      26774114                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69636313                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2087456                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7072627                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24910                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2171394                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23264700                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4801                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7107676                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1858                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              269102                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289310                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              34724492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31682555                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          177                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1166                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           49820                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.007038                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3379719                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154570                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.828609                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     38130501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.843949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.194093                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         27569584     72.30%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           336697      0.88%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           674464      1.77%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           516259      1.35%     76.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           557046      1.46%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           440820      1.16%     78.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           693262      1.82%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           254516      0.67%     81.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7087853     18.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     38130501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106670958                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56829351                       # number of floating regfile writes
system.switch_cpus.idleCycles                  105319                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9974                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212402                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.818997                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30871790                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7107676                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          425942                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23286113                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           10                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7281885                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69355945                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23764114                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26002                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69550827                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8910790                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24910                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8924956                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        97165                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1891813                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          758                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       477080                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550775                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          758                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         3000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85367354                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68876270                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.608609                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51955339                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.801355                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69017536                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64628398                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4730639                       # number of integer regfile writes
system.switch_cpus.ipc                       0.784605                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.784605                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137330      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10274471     14.77%     14.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8775      0.01%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          788      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152251      0.22%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5008      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5165      0.01%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           81      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216463     23.31%     38.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33835      0.05%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860198     17.05%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2435080      3.50%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320424      0.46%     59.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21336286     30.67%     90.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6788556      9.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69576826                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66736914                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130757588                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63616730                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64364985                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3031293                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043568                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           15205      0.50%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            682      0.02%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       360840     11.90%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       791505     26.11%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         261268      8.62%     47.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         36952      1.22%     48.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1423779     46.97%     95.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       140698      4.64%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5733875                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     49562765                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5259540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7018373                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69343447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69576826                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2026664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4904                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11453                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1159954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     38130501                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.824703                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.519425                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     21551988     56.52%     56.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2188791      5.74%     62.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2375569      6.23%     68.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1974275      5.18%     73.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2782984      7.30%     80.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2187926      5.74%     86.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2264862      5.94%     92.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1379514      3.62%     96.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1424592      3.74%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     38130501                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.819677                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289508                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   271                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        44465                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       290757                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23286113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7281885                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31995432                       # number of misc regfile reads
system.switch_cpus.numCycles                 38235820                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9497020                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         146176                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3089590                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2309284                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         47718                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204272672                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69471530                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63154970                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8221549                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14211964                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          24910                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      17297252                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1929944                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106841989                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64436110                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          180                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           18                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13272143                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            102321059                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138324764                       # The number of ROB writes
system.switch_cpus.timesIdled                    1321                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339228                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        17035                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          17036                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  19117910000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             133911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        65611                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129941                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             61856                       # Transaction distribution
system.membus.trans_dist::ReadExResp            61856                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        133911                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       587088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       587088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 587088                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16728192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16728192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16728192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            195769                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  195769    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              195769                       # Request fanout histogram
system.membus.reqLayer2.occupancy           688870500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1083351500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  19117910000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19117910000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  19117910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  19117910000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       264407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1985                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          273748                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96884                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011733                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       268672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     34306496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34575168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200915                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4199296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           540373                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.031539                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.174781                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 523331     96.85%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17041      3.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             540373                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          540125500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505865500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3324000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  19117910000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          934                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       142755                       # number of demand (read+write) hits
system.l2.demand_hits::total                   143689                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          934                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       142755                       # number of overall hits
system.l2.overall_hits::total                  143689                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1279                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       194488                       # number of demand (read+write) misses
system.l2.demand_misses::total                 195767                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1279                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       194488                       # number of overall misses
system.l2.overall_misses::total                195767                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    105111500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20153190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20258301500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    105111500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20153190000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20258301500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339456                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339456                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.577948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.576700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.576708                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.577948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.576700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.576708                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82182.564504                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103621.765867                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103481.697630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82182.564504                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103621.765867                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103481.697630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               65611                       # number of writebacks
system.l2.writebacks::total                     65611                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       194488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            195767                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       194488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           195767                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     92321500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18208310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18300631500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     92321500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18208310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18300631500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.577948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.576700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.576708                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.577948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.576700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.576708                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72182.564504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93621.765867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93481.697630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72182.564504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93621.765867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93481.697630                       # average overall mshr miss latency
system.l2.replacements                         200912                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       198796                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           198796                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       198796                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       198796                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1983                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1983                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1983                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1983                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        11676                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11676                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        35028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35028                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        61856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61856                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6108509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6108509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96884                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.638454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.638454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98753.702147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98753.702147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        61856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          61856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5489949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5489949000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.638454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.638454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88753.702147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88753.702147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    105111500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105111500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.577948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.577948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82182.564504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82182.564504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     92321500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92321500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.577948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.577948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72182.564504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72182.564504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       107727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            107727                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       132632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          132632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14044681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14044681000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.551808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.551808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 105892.099946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105892.099946                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       132632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       132632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12718361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12718361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.551808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.551808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 95892.099946                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95892.099946                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  19117910000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      750060                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    209104                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.587019                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     124.861876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.183719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8053.954405                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.983149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2173                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2915648                       # Number of tag accesses
system.l2.tags.data_accesses                  2915648                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19117910000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        81856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12447232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12529088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        81856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4199104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4199104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       194488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              195767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        65611                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              65611                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4281640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    651077027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             655358666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4281640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4281640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      219642419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            219642419                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      219642419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4281640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    651077027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            875001085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     65611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    194303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000117904250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3996                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3996                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406257                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61717                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      195767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      65611                       # Number of write requests accepted
system.mem_ctrls.readBursts                    195767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    65611                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    185                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6516749500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  977910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10183912000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33319.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52069.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   46992                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                195767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                65611                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  100724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   33110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       189500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.213277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.863083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.005254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       165865     87.53%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12928      6.82%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5618      2.96%     97.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3257      1.72%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1078      0.57%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          445      0.23%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          151      0.08%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           87      0.05%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       189500                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.954705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.259997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.854571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              2      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             5      0.13%      0.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           177      4.43%      4.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           793     19.84%     24.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1197     29.95%     54.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           821     20.55%     74.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           522     13.06%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           211      5.28%     93.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           147      3.68%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            47      1.18%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            29      0.73%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           23      0.58%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      0.25%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.05%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3996                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.397733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.901953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3229     80.81%     80.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      1.15%     81.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              555     13.89%     95.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              139      3.48%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               26      0.65%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3996                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12517248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4199552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12529088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4199104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       654.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    655.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    219.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19117650500                       # Total gap between requests
system.mem_ctrls.avgGap                      73141.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        81856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12435392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4199552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4281639.572526494972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 650457712.166235804558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219665852.595812022686                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       194488                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        65611                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     39692750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  10144219250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 466864285000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31034.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     52158.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7115640.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            711193980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            378004770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           733149480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          182517300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1508941200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8508139770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        176528160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12198474660                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        638.065283                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    388952750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    638300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18090657250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            641878860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            341147730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           663306000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          160008660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1508941200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8385569250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        279745440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11980597140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.668770                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    658627000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    638300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17820983000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    25667218500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370443                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370454                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370443                       # number of overall hits
system.cpu.icache.overall_hits::total         4370454                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2895                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2897                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2895                       # number of overall misses
system.cpu.icache.overall_misses::total          2897                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162375999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162375999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162375999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162375999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373351                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373351                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000662                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000662                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000662                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000662                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56088.427979                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56049.706248                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56088.427979                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56049.706248                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          905                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    75.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2101                       # number of writebacks
system.cpu.icache.writebacks::total              2101                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2611                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2611                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2611                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2611                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    146922999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146922999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    146922999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146922999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56270.777097                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56270.777097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56270.777097                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56270.777097                       # average overall mshr miss latency
system.cpu.icache.replacements                   2101                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370443                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370454                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2895                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2897                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162375999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162375999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000662                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56088.427979                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56049.706248                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2611                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    146922999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146922999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56270.777097                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56270.777097                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373067                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1673.580941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000051                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8749315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8749315                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36784226                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36784229                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36840488                       # number of overall hits
system.cpu.dcache.overall_hits::total        36840491                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       661474                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         661477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       678778                       # number of overall misses
system.cpu.dcache.overall_misses::total        678781                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41576459884                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41576459884                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41576459884                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41576459884                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37445700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37445706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37519266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37519272                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017665                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017665                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018091                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018092                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62854.261670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62853.976607                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61251.926085                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61251.655370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7676286                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          990                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            130679                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.741542                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          165                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       257527                       # number of writebacks
system.cpu.dcache.writebacks::total            257527                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       218038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       218038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       218038                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       218038                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448876                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448876                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29344609384                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29344609384                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29807091884                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29807091884                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011842                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011842                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011964                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011964                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66175.523377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66175.523377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66403.844010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66403.844010                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27929400                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27929401                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       533583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        533584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32562436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32562436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28462983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28462985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018747                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018747                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61025.999704                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61025.885334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       217946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       217946                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20459441500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20459441500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64819.528446                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64819.528446                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854826                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9014023884                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9014023884                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014237                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014238                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70482.081491                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70480.979287                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127799                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8885167884                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8885167884                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014227                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69524.549363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69524.549363                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        56262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         56262                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        17304                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        17304                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73566                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73566                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.235217                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.235217                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    462482500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    462482500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073947                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073947                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 85015.165441                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85015.165441                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560759694679000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.046752                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37289370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448877                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.072579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.046750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000046                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          613                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75487421                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75487421                       # Number of data accesses

---------- End Simulation Statistics   ----------
