Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Jan 23 21:24:51 2024
| Host         : LAPTOP-HLQDUBUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (49)
7. checking multiple_clock (726)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (726)
--------------------------------
 There are 726 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.572        0.000                      0                 1692        0.057        0.000                      0                 1692        3.000        0.000                       0                   732  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          0.572        0.000                      0                 1692        0.130        0.000                      0                 1692        3.650        0.000                       0                   728  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        0.573        0.000                      0                 1692        0.130        0.000                      0                 1692        3.650        0.000                       0                   728  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          0.572        0.000                      0                 1692        0.057        0.000                      0                 1692  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        0.572        0.000                      0                 1692        0.057        0.000                      0                 1692  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 2.292ns (28.472%)  route 5.758ns (71.528%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.913     7.107    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.478     7.716    drawer/clk108mhz
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.276    
                         clock uncertainty           -0.073     8.203    
    SLICE_X60Y123        FDRE (Setup_fdre_C_R)       -0.524     7.679    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 2.241ns (28.558%)  route 5.606ns (71.442%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.787     6.907    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X70Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.579    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.579    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.540ns (29.649%)  route 6.027ns (70.351%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 7.719 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.822     6.152    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.276 r  drawer/vga_r[0]_i_15/O
                         net (fo=1, routed)           0.497     6.773    VGA/hsync/vga_r_reg[0]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.897 r  VGA/hsync/vga_r[0]_i_5/O
                         net (fo=1, routed)           0.603     7.500    drawer/a4/vga_r_reg[0]_1
    SLICE_X57Y132        LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  drawer/a4/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.624    drawer/a4_n_2
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481     7.719    drawer/clk108mhz
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.279    
                         clock uncertainty           -0.073     8.206    
    SLICE_X57Y132        FDRE (Setup_fdre_C_D)        0.031     8.237    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.540ns (29.526%)  route 6.063ns (70.474%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.818     6.148    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.272 r  drawer/vga_r[2]_i_19/O
                         net (fo=1, routed)           0.444     6.716    VGA/hsync/vga_r_reg[2]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  VGA/hsync/vga_r[2]_i_6/O
                         net (fo=1, routed)           0.695     7.536    drawer/a3/vga_r_reg[2]_2
    SLICE_X60Y131        LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  drawer/a3/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.660    drawer/a3_n_1
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.483     7.721    drawer/clk108mhz
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.281    
                         clock uncertainty           -0.073     8.208    
    SLICE_X60Y131        FDRE (Setup_fdre_C_D)        0.077     8.285    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.292ns (28.707%)  route 5.692ns (71.293%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 7.717 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.847     7.041    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.479     7.717    drawer/clk108mhz
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.277    
                         clock uncertainty           -0.073     8.204    
    SLICE_X60Y122        FDRE (Setup_fdre_C_R)       -0.524     7.680    drawer/spaceship_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/data_out[2]
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.559    
    SLICE_X88Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.450    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][7]/Q
                         net (fo=7, routed)           0.124    -0.309    accelerometer/adxl/adxl_configuration_error
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/CLK
                         clock pessimism              0.253    -0.560    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.445    accelerometer/adxl/data_register_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.126    -0.307    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.253    -0.560    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.443    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.314    accelerometer/adxl/data_out[7]
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.814    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.066    -0.473    accelerometer/adxl/data_register_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 microphone/value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.550    -0.614    microphone/clk108mhz
    SLICE_X69Y123        FDRE                                         r  microphone/value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microphone/value_reg[20]/Q
                         net (fo=3, routed)           0.080    -0.393    microphone/rand_value[20]
    SLICE_X68Y123        LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  microphone/star_pos_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.348    drawer/D[9]
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.819    -0.854    drawer/clk108mhz
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092    -0.509    drawer/star_pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/miso_register_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.386    accelerometer/adxl/spi/miso_register[7]
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.013    -0.547    accelerometer/adxl/spi/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/mosi_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.588    -0.576    accelerometer/adxl/clk108mhz
    SLICE_X86Y124        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  accelerometer/adxl/data_send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.349    accelerometer/adxl/spi/mosi_register_reg[6]_0[0]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  accelerometer/adxl/spi/mosi_register[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/spi/p_1_in[0]
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.856    -0.816    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.091    -0.472    accelerometer/adxl/spi/mosi_register_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/miso_register_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.321    accelerometer/adxl/spi/miso_register[1]
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X89Y127        FDRE (Hold_fdre_C_D)         0.070    -0.490    accelerometer/adxl/spi/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 microphone/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.577    -0.587    microphone/clk108mhz
    SLICE_X73Y123        FDRE                                         r  microphone/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microphone/bits_reg[6]/Q
                         net (fo=3, routed)           0.116    -0.330    microphone/p_1_in[7]
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.848    -0.825    microphone/clk108mhz
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.572    
    SLICE_X72Y122        FDRE (Hold_fdre_C_D)         0.072    -0.500    microphone/LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_y_sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X86Y131        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/accel_y_sum_reg[11]/Q
                         net (fo=2, routed)           0.129    -0.300    accelerometer/adxl/accel_y_sum_reg[11]
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X84Y131        FDRE (Hold_fdre_C_D)         0.063    -0.472    accelerometer/adxl/accel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y126    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y126    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 2.292ns (28.472%)  route 5.758ns (71.528%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.913     7.107    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.478     7.716    drawer/clk108mhz
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.276    
                         clock uncertainty           -0.072     8.204    
    SLICE_X60Y123        FDRE (Setup_fdre_C_R)       -0.524     7.680    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 2.241ns (28.558%)  route 5.606ns (71.442%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.787     6.907    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.072     8.215    
    SLICE_X70Y133        FDRE (Setup_fdre_C_R)       -0.731     7.484    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.072     8.216    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.580    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.072     8.216    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.580    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.580    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.540ns (29.649%)  route 6.027ns (70.351%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 7.719 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.822     6.152    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.276 r  drawer/vga_r[0]_i_15/O
                         net (fo=1, routed)           0.497     6.773    VGA/hsync/vga_r_reg[0]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.897 r  VGA/hsync/vga_r[0]_i_5/O
                         net (fo=1, routed)           0.603     7.500    drawer/a4/vga_r_reg[0]_1
    SLICE_X57Y132        LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  drawer/a4/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.624    drawer/a4_n_2
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481     7.719    drawer/clk108mhz
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.279    
                         clock uncertainty           -0.072     8.207    
    SLICE_X57Y132        FDRE (Setup_fdre_C_D)        0.031     8.238    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.238    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.072     8.215    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.484    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.072     8.215    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.484    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.072     8.215    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.484    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.484    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.540ns (29.526%)  route 6.063ns (70.474%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.818     6.148    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.272 r  drawer/vga_r[2]_i_19/O
                         net (fo=1, routed)           0.444     6.716    VGA/hsync/vga_r_reg[2]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  VGA/hsync/vga_r[2]_i_6/O
                         net (fo=1, routed)           0.695     7.536    drawer/a3/vga_r_reg[2]_2
    SLICE_X60Y131        LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  drawer/a3/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.660    drawer/a3_n_1
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.483     7.721    drawer/clk108mhz
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.281    
                         clock uncertainty           -0.072     8.209    
    SLICE_X60Y131        FDRE (Setup_fdre_C_D)        0.077     8.286    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.292ns (28.707%)  route 5.692ns (71.293%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 7.717 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.847     7.041    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.479     7.717    drawer/clk108mhz
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.277    
                         clock uncertainty           -0.072     8.205    
    SLICE_X60Y122        FDRE (Setup_fdre_C_R)       -0.524     7.681    drawer/spaceship_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.640    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/data_out[2]
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.559    
    SLICE_X88Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.450    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][7]/Q
                         net (fo=7, routed)           0.124    -0.309    accelerometer/adxl/adxl_configuration_error
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/CLK
                         clock pessimism              0.253    -0.560    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.445    accelerometer/adxl/data_register_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.126    -0.307    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.253    -0.560    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.443    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.314    accelerometer/adxl/data_out[7]
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.814    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
                         clock pessimism              0.275    -0.539    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.066    -0.473    accelerometer/adxl/data_register_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 microphone/value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.550    -0.614    microphone/clk108mhz
    SLICE_X69Y123        FDRE                                         r  microphone/value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microphone/value_reg[20]/Q
                         net (fo=3, routed)           0.080    -0.393    microphone/rand_value[20]
    SLICE_X68Y123        LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  microphone/star_pos_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.348    drawer/D[9]
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.819    -0.854    drawer/clk108mhz
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/C
                         clock pessimism              0.253    -0.601    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092    -0.509    drawer/star_pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/miso_register_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.386    accelerometer/adxl/spi/miso_register[7]
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.013    -0.547    accelerometer/adxl/spi/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/mosi_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.588    -0.576    accelerometer/adxl/clk108mhz
    SLICE_X86Y124        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  accelerometer/adxl/data_send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.349    accelerometer/adxl/spi/mosi_register_reg[6]_0[0]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  accelerometer/adxl/spi/mosi_register[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/spi/p_1_in[0]
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.856    -0.816    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.091    -0.472    accelerometer/adxl/spi/mosi_register_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/miso_register_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.321    accelerometer/adxl/spi/miso_register[1]
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
                         clock pessimism              0.253    -0.560    
    SLICE_X89Y127        FDRE (Hold_fdre_C_D)         0.070    -0.490    accelerometer/adxl/spi/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 microphone/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.577    -0.587    microphone/clk108mhz
    SLICE_X73Y123        FDRE                                         r  microphone/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microphone/bits_reg[6]/Q
                         net (fo=3, routed)           0.116    -0.330    microphone/p_1_in[7]
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.848    -0.825    microphone/clk108mhz
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.572    
    SLICE_X72Y122        FDRE (Hold_fdre_C_D)         0.072    -0.500    microphone/LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_y_sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X86Y131        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/accel_y_sum_reg[11]/Q
                         net (fo=2, routed)           0.129    -0.300    accelerometer/adxl/accel_y_sum_reg[11]
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X84Y131        FDRE (Hold_fdre_C_D)         0.063    -0.472    accelerometer/adxl/accel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y126    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y125    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X64Y126    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y128    accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X88Y128    accelerometer/adxl/data_register_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 2.292ns (28.472%)  route 5.758ns (71.528%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.913     7.107    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.478     7.716    drawer/clk108mhz
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.276    
                         clock uncertainty           -0.073     8.203    
    SLICE_X60Y123        FDRE (Setup_fdre_C_R)       -0.524     7.679    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 2.241ns (28.558%)  route 5.606ns (71.442%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.787     6.907    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X70Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.579    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.579    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.540ns (29.649%)  route 6.027ns (70.351%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 7.719 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.822     6.152    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.276 r  drawer/vga_r[0]_i_15/O
                         net (fo=1, routed)           0.497     6.773    VGA/hsync/vga_r_reg[0]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.897 r  VGA/hsync/vga_r[0]_i_5/O
                         net (fo=1, routed)           0.603     7.500    drawer/a4/vga_r_reg[0]_1
    SLICE_X57Y132        LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  drawer/a4/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.624    drawer/a4_n_2
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481     7.719    drawer/clk108mhz
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.279    
                         clock uncertainty           -0.073     8.206    
    SLICE_X57Y132        FDRE (Setup_fdre_C_D)        0.031     8.237    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.540ns (29.526%)  route 6.063ns (70.474%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.818     6.148    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.272 r  drawer/vga_r[2]_i_19/O
                         net (fo=1, routed)           0.444     6.716    VGA/hsync/vga_r_reg[2]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  VGA/hsync/vga_r[2]_i_6/O
                         net (fo=1, routed)           0.695     7.536    drawer/a3/vga_r_reg[2]_2
    SLICE_X60Y131        LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  drawer/a3/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.660    drawer/a3_n_1
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.483     7.721    drawer/clk108mhz
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.281    
                         clock uncertainty           -0.073     8.208    
    SLICE_X60Y131        FDRE (Setup_fdre_C_D)        0.077     8.285    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.292ns (28.707%)  route 5.692ns (71.293%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 7.717 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.847     7.041    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.479     7.717    drawer/clk108mhz
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.277    
                         clock uncertainty           -0.073     8.204    
    SLICE_X60Y122        FDRE (Setup_fdre_C_R)       -0.524     7.680    drawer/spaceship_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/data_out[2]
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X88Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.377    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][7]/Q
                         net (fo=7, routed)           0.124    -0.309    accelerometer/adxl/adxl_configuration_error
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/CLK
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.372    accelerometer/adxl/data_register_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.126    -0.307    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.370    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.314    accelerometer/adxl/data_out[7]
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.814    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.073    -0.466    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.066    -0.400    accelerometer/adxl/data_register_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 microphone/value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.550    -0.614    microphone/clk108mhz
    SLICE_X69Y123        FDRE                                         r  microphone/value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microphone/value_reg[20]/Q
                         net (fo=3, routed)           0.080    -0.393    microphone/rand_value[20]
    SLICE_X68Y123        LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  microphone/star_pos_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.348    drawer/D[9]
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.819    -0.854    drawer/clk108mhz
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.073    -0.528    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092    -0.436    drawer/star_pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/miso_register_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.386    accelerometer/adxl/spi/miso_register[7]
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.013    -0.474    accelerometer/adxl/spi/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/mosi_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.588    -0.576    accelerometer/adxl/clk108mhz
    SLICE_X86Y124        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  accelerometer/adxl/data_send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.349    accelerometer/adxl/spi/mosi_register_reg[6]_0[0]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  accelerometer/adxl/spi/mosi_register[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/spi/p_1_in[0]
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.856    -0.816    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.073    -0.490    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.091    -0.399    accelerometer/adxl/spi/mosi_register_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/miso_register_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.321    accelerometer/adxl/spi/miso_register[1]
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X89Y127        FDRE (Hold_fdre_C_D)         0.070    -0.417    accelerometer/adxl/spi/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 microphone/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.577    -0.587    microphone/clk108mhz
    SLICE_X73Y123        FDRE                                         r  microphone/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microphone/bits_reg[6]/Q
                         net (fo=3, routed)           0.116    -0.330    microphone/p_1_in[7]
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.848    -0.825    microphone/clk108mhz
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.073    -0.499    
    SLICE_X72Y122        FDRE (Hold_fdre_C_D)         0.072    -0.427    microphone/LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_y_sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X86Y131        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/accel_y_sum_reg[11]/Q
                         net (fo=2, routed)           0.129    -0.300    accelerometer/adxl/accel_y_sum_reg[11]
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.073    -0.462    
    SLICE_X84Y131        FDRE (Hold_fdre_C_D)         0.063    -0.399    accelerometer/adxl/accel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        0.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 2.292ns (28.472%)  route 5.758ns (71.528%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 7.716 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.913     7.107    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.478     7.716    drawer/clk108mhz
    SLICE_X60Y123        FDRE                                         r  drawer/spaceship_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.276    
                         clock uncertainty           -0.073     8.203    
    SLICE_X60Y123        FDRE (Setup_fdre_C_R)       -0.524     7.679    drawer/spaceship_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 2.241ns (28.558%)  route 5.606ns (71.442%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.787     6.907    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X70Y133        FDRE                                         r  drawer/star_ROM_address_reg[0]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X70Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.907    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[12]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.579    drawer/star_ROM_address_reg[12]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.931ns  (logic 2.241ns (28.258%)  route 5.690ns (71.742%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 7.728 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.871     6.990    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.490     7.728    drawer/clk108mhz
    SLICE_X65Y134        FDRE                                         r  drawer/star_ROM_address_reg[7]/C
                         clock pessimism              0.560     8.288    
                         clock uncertainty           -0.073     8.215    
    SLICE_X65Y134        FDRE (Setup_fdre_C_R)       -0.636     7.579    drawer/star_ROM_address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.579    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 2.540ns (29.649%)  route 6.027ns (70.351%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 7.719 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.822     6.152    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.276 r  drawer/vga_r[0]_i_15/O
                         net (fo=1, routed)           0.497     6.773    VGA/hsync/vga_r_reg[0]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.897 r  VGA/hsync/vga_r[0]_i_5/O
                         net (fo=1, routed)           0.603     7.500    drawer/a4/vga_r_reg[0]_1
    SLICE_X57Y132        LUT6 (Prop_lut6_I5_O)        0.124     7.624 r  drawer/a4/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000     7.624    drawer/a4_n_2
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481     7.719    drawer/clk108mhz
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/C
                         clock pessimism              0.560     8.279    
                         clock uncertainty           -0.073     8.206    
    SLICE_X57Y132        FDRE (Setup_fdre_C_D)        0.031     8.237    drawer/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -7.624    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[10]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[2]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 VGA/vsync/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 2.241ns (28.703%)  route 5.567ns (71.297%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 7.727 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.600    -0.940    VGA/vsync/clk108mhz
    SLICE_X59Y128        FDRE                                         r  VGA/vsync/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.419    -0.521 r  VGA/vsync/count_reg[2]/Q
                         net (fo=18, routed)          1.179     0.658    VGA/vsync/count_reg[2]
    SLICE_X60Y126        LUT5 (Prop_lut5_I2_O)        0.296     0.954 r  VGA/vsync/ROM_address[11]_i_9__4/O
                         net (fo=5, routed)           0.786     1.740    VGA/vsync/ROM_address[11]_i_9__4_n_0
    SLICE_X60Y127        LUT3 (Prop_lut3_I0_O)        0.124     1.864 r  VGA/vsync/ROM_address[11]_i_9__3/O
                         net (fo=3, routed)           0.441     2.305    VGA/vsync/ROM_address[11]_i_9__3_n_0
    SLICE_X60Y129        LUT5 (Prop_lut5_I1_O)        0.117     2.422 r  VGA/vsync/ROM_address[11]_i_5__5/O
                         net (fo=20, routed)          0.948     3.370    drawer/star_ROM_address_reg[12]_i_7_2[7]
    SLICE_X65Y129        LUT6 (Prop_lut6_I0_O)        0.348     3.718 r  drawer/star_ROM_address[12]_i_23/O
                         net (fo=1, routed)           0.511     4.229    drawer/star_ROM_address[12]_i_23_n_0
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     4.717 f  drawer/star_ROM_address_reg[12]_i_6/CO[1]
                         net (fo=1, routed)           0.476     5.194    drawer/vga_r7
    SLICE_X65Y129        LUT5 (Prop_lut5_I3_O)        0.332     5.526 f  drawer/star_ROM_address[12]_i_2/O
                         net (fo=17, routed)          0.477     6.003    VGA/hsync/display_star
    SLICE_X66Y129        LUT2 (Prop_lut2_I1_O)        0.117     6.120 r  VGA/hsync/star_ROM_address[12]_i_1/O
                         net (fo=13, routed)          0.748     6.867    drawer/star_ROM_address_reg[12]_0[0]
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489     7.727    drawer/clk108mhz
    SLICE_X66Y133        FDRE                                         r  drawer/star_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.287    
                         clock uncertainty           -0.073     8.214    
    SLICE_X66Y133        FDRE (Setup_fdre_C_R)       -0.731     7.483    drawer/star_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.483    
                         arrival time                          -6.867    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/vga_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 2.540ns (29.526%)  route 6.063ns (70.474%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 7.721 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 r  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 r  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.818     6.148    drawer/display_spaceship
    SLICE_X58Y126        LUT6 (Prop_lut6_I5_O)        0.124     6.272 r  drawer/vga_r[2]_i_19/O
                         net (fo=1, routed)           0.444     6.716    VGA/hsync/vga_r_reg[2]
    SLICE_X58Y128        LUT6 (Prop_lut6_I5_O)        0.124     6.840 r  VGA/hsync/vga_r[2]_i_6/O
                         net (fo=1, routed)           0.695     7.536    drawer/a3/vga_r_reg[2]_2
    SLICE_X60Y131        LUT6 (Prop_lut6_I5_O)        0.124     7.660 r  drawer/a3/vga_r[2]_i_1/O
                         net (fo=1, routed)           0.000     7.660    drawer/a3_n_1
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.483     7.721    drawer/clk108mhz
    SLICE_X60Y131        FDRE                                         r  drawer/vga_r_reg[2]/C
                         clock pessimism              0.560     8.281    
                         clock uncertainty           -0.073     8.208    
    SLICE_X60Y131        FDRE (Setup_fdre_C_D)        0.077     8.285    drawer/vga_r_reg[2]
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/spaceship_ROM_address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.292ns (28.707%)  route 5.692ns (71.293%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 7.717 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.597    -0.943    VGA/hsync/clk108mhz
    SLICE_X64Y125        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.419    -0.524 f  VGA/hsync/count_reg[4]/Q
                         net (fo=25, routed)          0.764     0.240    VGA/hsync/count_reg[4]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.296     0.536 r  VGA/hsync/ROM_address[11]_i_16/O
                         net (fo=5, routed)           0.410     0.946    VGA/hsync/ROM_address[11]_i_16_n_0
    SLICE_X64Y127        LUT6 (Prop_lut6_I5_O)        0.124     1.070 r  VGA/hsync/spaceship_ROM_address[10]_i_6/O
                         net (fo=44, routed)          0.691     1.760    VGA/hsync/count_reg[9]_1
    SLICE_X64Y128        LUT5 (Prop_lut5_I0_O)        0.118     1.878 r  VGA/hsync/ROM_address[11]_i_19/O
                         net (fo=14, routed)          0.623     2.501    spaceship/spaceship_ROM_address_reg[10]_i_5_0[0]
    SLICE_X71Y128        LUT6 (Prop_lut6_I5_O)        0.326     2.827 r  spaceship/spaceship_ROM_address[10]_i_35/O
                         net (fo=1, routed)           0.568     3.396    VGA/hsync/DI[0]
    SLICE_X70Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     3.792 r  VGA/hsync/spaceship_ROM_address_reg[10]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.792    spaceship/CO[0]
    SLICE_X70Y129        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.949 f  spaceship/spaceship_ROM_address_reg[10]_i_4/CO[1]
                         net (fo=1, routed)           1.050     4.998    spaceship/drawer/vga_r55_in
    SLICE_X61Y131        LUT6 (Prop_lut6_I0_O)        0.332     5.330 f  spaceship/spaceship_ROM_address[10]_i_2/O
                         net (fo=35, routed)          0.739     6.070    VGA/hsync/display_spaceship
    SLICE_X62Y129        LUT2 (Prop_lut2_I1_O)        0.124     6.194 r  VGA/hsync/spaceship_ROM_address[10]_i_1/O
                         net (fo=11, routed)          0.847     7.041    drawer/spaceship_ROM_address_reg[10]_0[0]
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.479     7.717    drawer/clk108mhz
    SLICE_X60Y122        FDRE                                         r  drawer/spaceship_ROM_address_reg[4]/C
                         clock pessimism              0.560     8.277    
                         clock uncertainty           -0.073     8.204    
    SLICE_X60Y122        FDRE (Setup_fdre_C_R)       -0.524     7.680    drawer/spaceship_ROM_address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.680    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  0.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.320    accelerometer/adxl/data_out[2]
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.812    accelerometer/adxl/clk108mhz
    SLICE_X88Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][2]_srl4/CLK
                         clock pessimism              0.253    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X88Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.377    accelerometer/adxl/data_register_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][7]/Q
                         net (fo=7, routed)           0.124    -0.309    accelerometer/adxl/adxl_configuration_error
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][7]_srl3/CLK
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.372    accelerometer/adxl/data_register_reg[3][7]_srl3
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_register_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.590    -0.574    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/data_register_reg[0][0]/Q
                         net (fo=2, routed)           0.126    -0.307    accelerometer/adxl/adxl_data_ready
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.860    -0.813    accelerometer/adxl/clk108mhz
    SLICE_X84Y128        SRL16E                                       r  accelerometer/adxl/data_register_reg[3][0]_srl3/CLK
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X84Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.370    accelerometer/adxl/data_register_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/data_register_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/data_out_reg[7]/Q
                         net (fo=1, routed)           0.118    -0.314    accelerometer/adxl/data_out[7]
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.814    accelerometer/adxl/clk108mhz
    SLICE_X85Y127        FDRE                                         r  accelerometer/adxl/data_register_reg[0][7]/C
                         clock pessimism              0.275    -0.539    
                         clock uncertainty            0.073    -0.466    
    SLICE_X85Y127        FDRE (Hold_fdre_C_D)         0.066    -0.400    accelerometer/adxl/data_register_reg[0][7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 microphone/value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/star_pos_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (70.006%)  route 0.080ns (29.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.550    -0.614    microphone/clk108mhz
    SLICE_X69Y123        FDRE                                         r  microphone/value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  microphone/value_reg[20]/Q
                         net (fo=3, routed)           0.080    -0.393    microphone/rand_value[20]
    SLICE_X68Y123        LUT6 (Prop_lut6_I5_O)        0.045    -0.348 r  microphone/star_pos_y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.348    drawer/D[9]
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.819    -0.854    drawer/clk108mhz
    SLICE_X68Y123        FDRE                                         r  drawer/star_pos_y_reg[9]/C
                         clock pessimism              0.253    -0.601    
                         clock uncertainty            0.073    -0.528    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092    -0.436    drawer/star_pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  accelerometer/adxl/spi/miso_register_reg[7]/Q
                         net (fo=1, routed)           0.059    -0.386    accelerometer/adxl/spi/miso_register[7]
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X86Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[7]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.013    -0.474    accelerometer/adxl/spi/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 accelerometer/adxl/data_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/mosi_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.588    -0.576    accelerometer/adxl/clk108mhz
    SLICE_X86Y124        FDRE                                         r  accelerometer/adxl/data_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  accelerometer/adxl/data_send_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.349    accelerometer/adxl/spi/mosi_register_reg[6]_0[0]
    SLICE_X87Y124        LUT2 (Prop_lut2_I0_O)        0.045    -0.304 r  accelerometer/adxl/spi/mosi_register[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    accelerometer/adxl/spi/p_1_in[0]
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.856    -0.816    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y124        FDRE                                         r  accelerometer/adxl/spi/mosi_register_reg[0]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.073    -0.490    
    SLICE_X87Y124        FDRE (Hold_fdre_C_D)         0.091    -0.399    accelerometer/adxl/spi/mosi_register_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 accelerometer/adxl/spi/miso_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/spi/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.591    -0.573    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  accelerometer/adxl/spi/miso_register_reg[1]/Q
                         net (fo=2, routed)           0.111    -0.321    accelerometer/adxl/spi/miso_register[1]
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X89Y127        FDRE                                         r  accelerometer/adxl/spi/data_out_reg[1]/C
                         clock pessimism              0.253    -0.560    
                         clock uncertainty            0.073    -0.487    
    SLICE_X89Y127        FDRE (Hold_fdre_C_D)         0.070    -0.417    accelerometer/adxl/spi/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 microphone/bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            microphone/LED_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.875%)  route 0.116ns (45.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.577    -0.587    microphone/clk108mhz
    SLICE_X73Y123        FDRE                                         r  microphone/bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  microphone/bits_reg[6]/Q
                         net (fo=3, routed)           0.116    -0.330    microphone/p_1_in[7]
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.848    -0.825    microphone/clk108mhz
    SLICE_X72Y122        FDRE                                         r  microphone/LED_reg[6]_lopt_replica/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.073    -0.499    
    SLICE_X72Y122        FDRE (Hold_fdre_C_D)         0.072    -0.427    microphone/LED_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 accelerometer/adxl/accel_y_sum_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/accel_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.151%)  route 0.129ns (47.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.594    -0.570    accelerometer/adxl/clk108mhz
    SLICE_X86Y131        FDRE                                         r  accelerometer/adxl/accel_y_sum_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  accelerometer/adxl/accel_y_sum_reg[11]/Q
                         net (fo=2, routed)           0.129    -0.300    accelerometer/adxl/accel_y_sum_reg[11]
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.863    -0.810    accelerometer/adxl/clk108mhz
    SLICE_X84Y131        FDRE                                         r  accelerometer/adxl/accel_y_reg[7]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.073    -0.462    
    SLICE_X84Y131        FDRE (Hold_fdre_C_D)         0.063    -0.399    accelerometer/adxl/accel_y_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.099    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.883ns  (logic 5.414ns (34.088%)  route 10.469ns (65.912%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          5.432     6.939    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y113        LUT2 (Prop_lut2_I1_O)        0.152     7.091 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.037    12.128    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    15.883 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.883    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.621ns  (logic 5.169ns (33.091%)  route 10.452ns (66.909%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.170     7.677    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X84Y126        LUT4 (Prop_lut4_I3_O)        0.124     7.801 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.282    12.083    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    15.621 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    15.621    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.399ns  (logic 5.205ns (33.804%)  route 10.193ns (66.196%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          5.038     6.545    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y113        LUT2 (Prop_lut2_I1_O)        0.124     6.669 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.156    11.824    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    15.399 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.399    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.355ns  (logic 5.428ns (35.348%)  route 9.927ns (64.652%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.981     6.488    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I0_O)        0.153     6.641 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.946    11.587    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    15.355 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.355    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.271ns  (logic 5.208ns (34.103%)  route 10.063ns (65.897%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.586     6.093    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.217 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.477    11.694    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.271 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.271    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.177ns  (logic 5.186ns (34.174%)  route 9.990ns (65.826%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.597     6.104    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I0_O)        0.124     6.228 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.393    11.621    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.177 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.177    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.916ns  (logic 5.183ns (34.745%)  route 9.734ns (65.255%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          5.267     6.774    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.898 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.467    11.365    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    14.916 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.916    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.862ns  (logic 5.181ns (34.861%)  route 9.681ns (65.139%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          5.432     6.939    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y113        LUT2 (Prop_lut2_I1_O)        0.124     7.063 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.249    11.312    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    14.862 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.862    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.603ns  (logic 5.165ns (35.366%)  route 9.439ns (64.634%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          4.981     6.488    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I2_O)        0.124     6.612 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.458    11.070    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.603 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.603    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.898ns  (logic 5.183ns (37.295%)  route 8.715ns (62.705%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          5.274     6.781    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.905 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.440    10.346    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    13.898 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.898    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.620ns  (logic 1.590ns (34.414%)  route 3.030ns (65.586%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.009     2.283    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I0_O)        0.048     2.331 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.021     3.353    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.267     4.620 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.620    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.671ns  (logic 1.558ns (33.351%)  route 3.113ns (66.649%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.981     2.255    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I3_O)        0.045     2.300 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.132     3.433    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     4.671 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.671    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.687ns  (logic 1.538ns (32.815%)  route 3.149ns (67.185%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.342     2.617    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.662 r  score/seven_seg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.807     3.469    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         1.219     4.687 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.687    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.822ns  (logic 1.640ns (34.001%)  route 3.183ns (65.999%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.005     2.279    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I0_O)        0.048     2.327 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.178     3.505    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.317     4.822 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.822    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.925ns  (logic 1.556ns (31.589%)  route 3.370ns (68.411%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.128     2.403    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y116        LUT2 (Prop_lut2_I1_O)        0.045     2.448 r  score/seven_seg/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.241     3.689    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.925 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.925    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.983ns  (logic 1.572ns (31.555%)  route 3.411ns (68.445%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.281     2.556    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.045     2.601 r  score/seven_seg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.129     3.730    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     4.983 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.983    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.988ns  (logic 1.556ns (31.192%)  route 3.432ns (68.808%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.191     2.466    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y115        LUT2 (Prop_lut2_I1_O)        0.045     2.511 r  score/seven_seg/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.241     3.752    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.988 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.988    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.326ns  (logic 1.554ns (29.179%)  route 3.772ns (70.821%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.143     2.417    score/counter/CPU_RESETN_IBUF
    SLICE_X62Y119        LUT5 (Prop_lut5_I2_O)        0.045     2.462 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.629     4.091    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     5.326 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.326    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.483ns  (logic 1.572ns (28.671%)  route 3.911ns (71.329%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.271     2.545    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y114        LUT2 (Prop_lut2_I1_O)        0.045     2.590 r  score/seven_seg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.640     4.230    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     5.483 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.483    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.509ns  (logic 1.570ns (28.503%)  route 3.939ns (71.497%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          2.352     2.627    score/seven_seg/CPU_RESETN_IBUF
    SLICE_X64Y113        LUT2 (Prop_lut2_I1_O)        0.045     2.672 r  score/seven_seg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.587     4.258    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     5.509 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.509    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.676ns  (logic 5.123ns (34.909%)  route 9.552ns (65.091%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.170     4.395    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I2_O)        0.298     4.693 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.477    10.170    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.747 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.747    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.562ns  (logic 5.101ns (35.033%)  route 9.460ns (64.967%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.162     4.387    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I1_O)        0.298     4.685 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.393    10.078    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.634 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.634    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.157ns  (logic 5.343ns (37.738%)  route 8.815ns (62.262%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.963     4.188    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I3_O)        0.327     4.515 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.946     9.461    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    13.229 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.229    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.405ns  (logic 5.080ns (37.891%)  route 8.326ns (62.109%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 f  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.963     4.188    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.298     4.486 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.458     8.944    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.477 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.477    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.870ns  (logic 5.322ns (41.354%)  route 7.548ns (58.646%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.170     4.395    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I3_O)        0.320     4.715 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.473     8.188    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    11.942 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.942    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.573ns  (logic 5.291ns (42.082%)  route 7.282ns (57.918%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.162     4.387    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.326     4.713 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.215     7.928    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.717    11.645 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.645    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 5.083ns (41.022%)  route 7.308ns (58.978%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.977     4.202    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.298     4.500 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.426     7.926    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.464 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.464    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 4.154ns (41.031%)  route 5.971ns (58.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.610    -0.930    score/seven_seg/clk108mhz
    SLICE_X64Y115        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.815     0.341    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.124     0.465 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.156     5.620    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.195 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.195    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 4.361ns (43.576%)  route 5.647ns (56.424%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X65Y114        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.611     0.138    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.150     0.288 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.037     5.325    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     9.081 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.081    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/current_state_transaction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.621ns  (logic 4.256ns (44.241%)  route 5.364ns (55.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.697    -0.843    accelerometer/adxl/clk108mhz
    SLICE_X83Y122        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.424 f  accelerometer/adxl/current_state_transaction_reg[2]/Q
                         net (fo=8, routed)           1.083     0.659    accelerometer/adxl/spi/Q[0]
    SLICE_X84Y126        LUT4 (Prop_lut4_I2_O)        0.299     0.958 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.282     5.239    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     8.778 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     8.778    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.353ns (60.970%)  route 0.866ns (39.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.581    -0.583    microphone/clk108mhz
    SLICE_X77Y122        FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.866     0.424    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.635 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.635    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.413ns (62.257%)  route 0.857ns (37.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X58Y135        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDSE (Prop_fdse_C_Q)         0.164    -0.444 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.857     0.412    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.661 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.661    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.365ns (59.038%)  route 0.947ns (40.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.555    -0.609    drawer/clk108mhz
    SLICE_X55Y137        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.947     0.479    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.704 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.704    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.416ns (59.609%)  route 0.960ns (40.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X58Y136        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.960     0.515    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.768 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.768    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.395ns (58.474%)  route 0.991ns (41.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.553    -0.611    drawer/clk108mhz
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.991     0.521    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.775 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.775    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.393ns (58.180%)  route 1.001ns (41.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X55Y140        FDSE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           1.001     0.535    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.787 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.787    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.416ns (58.508%)  route 1.004ns (41.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.553    -0.611    drawer/clk108mhz
    SLICE_X56Y132        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDSE (Prop_fdse_C_Q)         0.164    -0.447 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           1.004     0.557    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.809 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.809    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.388ns (56.558%)  route 1.066ns (43.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.553    -0.611    drawer/clk108mhz
    SLICE_X59Y131        FDRE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           1.066     0.596    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.843 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.843    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.411ns (57.317%)  route 1.051ns (42.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X58Y134        FDRE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           1.051     0.607    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.854 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.854    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microphone/LED_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.362ns (55.877%)  route 1.076ns (44.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.580    -0.584    microphone/clk108mhz
    SLICE_X73Y120        FDRE                                         r  microphone/LED_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  microphone/LED_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.076     0.633    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.854 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.854    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.676ns  (logic 5.123ns (34.909%)  route 9.552ns (65.091%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.170     4.395    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I2_O)        0.298     4.693 r  score/counter/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.477    10.170    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    13.747 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.747    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.562ns  (logic 5.101ns (35.033%)  route 9.460ns (64.967%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.162     4.387    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I1_O)        0.298     4.685 r  score/counter/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.393    10.078    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.634 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.634    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.157ns  (logic 5.343ns (37.738%)  route 8.815ns (62.262%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.963     4.188    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I3_O)        0.327     4.515 r  score/counter/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.946     9.461    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    13.229 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.229    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.405ns  (logic 5.080ns (37.891%)  route 8.326ns (62.109%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 f  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.963     4.188    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.298     4.486 r  score/counter/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.458     8.944    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.477 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.477    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.870ns  (logic 5.322ns (41.354%)  route 7.548ns (58.646%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.170     4.395    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I3_O)        0.320     4.715 r  score/counter/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.473     8.188    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.754    11.942 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.942    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.573ns  (logic 5.291ns (42.082%)  route 7.282ns (57.918%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.162     4.387    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.326     4.713 r  score/counter/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.215     7.928    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.717    11.645 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.645    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 5.083ns (41.022%)  route 7.308ns (58.978%))
  Logic Levels:           5  (LUT4=1 LUT5=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X64Y114        FDRE                                         r  score/seven_seg/anodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[5]/Q
                         net (fo=6, routed)           0.833     0.361    score/seven_seg/ROTATE_LEFT[6]
    SLICE_X64Y114        LUT4 (Prop_lut4_I2_O)        0.152     0.513 r  score/seven_seg/SEG_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.781     1.294    score/seven_seg/SEG_OBUF[6]_inst_i_15_n_0
    SLICE_X64Y115        LUT5 (Prop_lut5_I4_O)        0.326     1.620 r  score/seven_seg/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           1.291     2.911    score/counter/SEG_OBUF[2]_inst_i_1_0
    SLICE_X66Y120        MUXF7 (Prop_muxf7_S_O)       0.314     3.225 r  score/counter/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.977     4.202    score/counter/seven_seg/digit[3]
    SLICE_X62Y119        LUT5 (Prop_lut5_I4_O)        0.298     4.500 r  score/counter/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.426     7.926    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.464 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.464    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 4.154ns (41.031%)  route 5.971ns (58.969%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.610    -0.930    score/seven_seg/clk108mhz
    SLICE_X64Y115        FDRE                                         r  score/seven_seg/anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  score/seven_seg/anodes_reg[2]/Q
                         net (fo=5, routed)           0.815     0.341    score/seven_seg/ROTATE_LEFT[3]
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.124     0.465 r  score/seven_seg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.156     5.620    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.195 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.195    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score/seven_seg/anodes_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.009ns  (logic 4.361ns (43.576%)  route 5.647ns (56.424%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.612    -0.928    score/seven_seg/clk108mhz
    SLICE_X65Y114        FDRE                                         r  score/seven_seg/anodes_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  score/seven_seg/anodes_reg[7]/Q
                         net (fo=6, routed)           0.611     0.138    score/seven_seg/ROTATE_LEFT[0]
    SLICE_X64Y113        LUT2 (Prop_lut2_I0_O)        0.150     0.288 r  score/seven_seg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.037     5.325    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     9.081 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.081    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 accelerometer/adxl/current_state_transaction_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.621ns  (logic 4.256ns (44.241%)  route 5.364ns (55.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.697    -0.843    accelerometer/adxl/clk108mhz
    SLICE_X83Y122        FDRE                                         r  accelerometer/adxl/current_state_transaction_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.419    -0.424 f  accelerometer/adxl/current_state_transaction_reg[2]/Q
                         net (fo=8, routed)           1.083     0.659    accelerometer/adxl/spi/Q[0]
    SLICE_X84Y126        LUT4 (Prop_lut4_I2_O)        0.299     0.958 r  accelerometer/adxl/spi/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.282     5.239    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538     8.778 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     8.778    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 microphone/mic_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            M_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.353ns (60.970%)  route 0.866ns (39.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.581    -0.583    microphone/clk108mhz
    SLICE_X77Y122        FDRE                                         r  microphone/mic_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  microphone/mic_clk_reg/Q
                         net (fo=3, routed)           0.866     0.424    M_CLK_OBUF
    J5                   OBUF (Prop_obuf_I_O)         1.212     1.635 r  M_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     1.635    M_CLK
    J5                                                                r  M_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.413ns (62.257%)  route 0.857ns (37.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X58Y135        FDSE                                         r  drawer/vga_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y135        FDSE (Prop_fdse_C_Q)         0.164    -0.444 r  drawer/vga_r_reg[1]/Q
                         net (fo=1, routed)           0.857     0.412    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.661 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.661    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.365ns (59.038%)  route 0.947ns (40.962%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.555    -0.609    drawer/clk108mhz
    SLICE_X55Y137        FDSE                                         r  drawer/vga_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  drawer/vga_b_reg[2]/Q
                         net (fo=1, routed)           0.947     0.479    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     1.704 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.704    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.416ns (59.609%)  route 0.960ns (40.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X58Y136        FDRE                                         r  drawer/vga_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  drawer/vga_b_reg[3]/Q
                         net (fo=1, routed)           0.960     0.515    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.768 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.768    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.395ns (58.474%)  route 0.991ns (41.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.553    -0.611    drawer/clk108mhz
    SLICE_X57Y132        FDRE                                         r  drawer/vga_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  drawer/vga_r_reg[0]/Q
                         net (fo=1, routed)           0.991     0.521    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.775 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.775    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.393ns (58.180%)  route 1.001ns (41.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.557    -0.607    drawer/clk108mhz
    SLICE_X55Y140        FDSE                                         r  drawer/vga_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y140        FDSE (Prop_fdse_C_Q)         0.141    -0.466 r  drawer/vga_b_reg[1]/Q
                         net (fo=1, routed)           1.001     0.535    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     1.787 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.787    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.416ns (58.508%)  route 1.004ns (41.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.553    -0.611    drawer/clk108mhz
    SLICE_X56Y132        FDSE                                         r  drawer/vga_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y132        FDSE (Prop_fdse_C_Q)         0.164    -0.447 r  drawer/vga_r_reg[3]/Q
                         net (fo=1, routed)           1.004     0.557    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.809 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.809    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.388ns (56.558%)  route 1.066ns (43.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.553    -0.611    drawer/clk108mhz
    SLICE_X59Y131        FDRE                                         r  drawer/vga_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  drawer/vga_g_reg[2]/Q
                         net (fo=1, routed)           1.066     0.596    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.843 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.843    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/vga_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.411ns (57.317%)  route 1.051ns (42.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.556    -0.608    drawer/clk108mhz
    SLICE_X58Y134        FDRE                                         r  drawer/vga_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y134        FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  drawer/vga_g_reg[3]/Q
                         net (fo=1, routed)           1.051     0.607    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.247     1.854 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.854    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 microphone/LED_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.438ns  (logic 1.362ns (55.877%)  route 1.076ns (44.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.580    -0.584    microphone/clk108mhz
    SLICE_X73Y120        FDRE                                         r  microphone/LED_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  microphone/LED_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.076     0.633    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.854 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.854    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           543 Endpoints
Min Delay           543 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/old_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.220ns  (logic 1.631ns (13.347%)  route 10.589ns (86.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.183    12.220    score/seven_seg/SR[0]
    SLICE_X64Y116        FDRE                                         r  score/seven_seg/old_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489    -1.532    score/seven_seg/clk108mhz
    SLICE_X64Y116        FDRE                                         r  score/seven_seg/old_reset_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/hsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.114ns  (logic 1.631ns (13.464%)  route 10.483ns (86.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.077    12.114    VGA/hsync/SR[0]
    SLICE_X63Y128        FDRE                                         r  VGA/hsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.483    -1.538    VGA/hsync/clk108mhz
    SLICE_X63Y128        FDRE                                         r  VGA/hsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/prescaler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.097ns  (logic 1.631ns (13.483%)  route 10.466ns (86.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.060    12.097    score/seven_seg/prescaler/SR[0]
    SLICE_X67Y116        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489    -1.532    score/seven_seg/prescaler/clk108mhz
    SLICE_X67Y116        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            microphone/sampler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.062ns  (logic 1.631ns (13.522%)  route 10.431ns (86.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.025    12.062    microphone/sampler/SR[0]
    SLICE_X69Y118        FDRE                                         r  microphone/sampler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.486    -1.535    microphone/sampler/clk108mhz
    SLICE_X69Y118        FDRE                                         r  microphone/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDSE                                         r  drawer/star_pos_y_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDSE                                         r  drawer/star_pos_y_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X67Y123        FDSE                                         r  drawer/star_pos_y_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X67Y123        FDSE                                         r  drawer/star_pos_y_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.016ns  (logic 1.631ns (13.574%)  route 10.385ns (86.426%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.979    12.016    drawer/SR[0]
    SLICE_X64Y123        FDRE                                         r  drawer/star_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X64Y123        FDRE                                         r  drawer/star_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.243ns (22.119%)  route 0.855ns (77.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.097    microphone/bits_reg[0]_0[0]
    SLICE_X73Y121        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.849    -0.824    microphone/clk108mhz
    SLICE_X73Y121        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.320ns (21.419%)  route 1.172ns (78.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.447    drawer/a2/CPU_RESETN_IBUF
    SLICE_X58Y131        LUT6 (Prop_lut6_I4_O)        0.045     1.492 r  drawer/a2/collision_i_1/O
                         net (fo=1, routed)           0.000     1.492    drawer/a2_n_13
    SLICE_X58Y131        FDRE                                         r  drawer/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.822    -0.851    drawer/clk108mhz
    SLICE_X58Y131        FDRE                                         r  drawer/collision_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.247ns (13.941%)  route 1.528ns (86.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.528     1.775    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.320ns (17.350%)  route 1.522ns (82.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.522     1.797    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.045     1.842 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    spaceship/pos_x[1]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.323ns (17.484%)  route 1.522ns (82.516%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.522     1.797    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.048     1.845 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    spaceship/pos_x[2]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a4/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.319ns (16.707%)  route 1.588ns (83.293%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.422     1.697    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X60Y130        LUT2 (Prop_lut2_I1_O)        0.044     1.741 r  VGA/hsync/valid_i_1__4/O
                         net (fo=7, routed)           0.166     1.907    drawer/a4/valid_reg_12
    SLICE_X61Y130        FDRE                                         r  drawer/a4/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.821    -0.852    drawer/a4/clk108mhz
    SLICE_X61Y130        FDRE                                         r  drawer/a4/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.318ns (16.575%)  route 1.598ns (83.425%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.598     1.873    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.043     1.916 r  spaceship/pos_x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.916    spaceship/pos_x[7]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.320ns (16.662%)  route 1.598ns (83.338%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.598     1.873    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.045     1.918 r  spaceship/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.918    spaceship/pos_x[4]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.320ns (16.627%)  route 1.602ns (83.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.602     1.877    spaceship/CPU_RESETN_IBUF
    SLICE_X69Y128        LUT5 (Prop_lut5_I2_O)        0.045     1.922 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    spaceship/pos_y[0]_i_1_n_0
    SLICE_X69Y128        FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.822    -0.851    spaceship/clk108mhz
    SLICE_X69Y128        FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.320ns (16.311%)  route 1.640ns (83.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.640     1.914    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y129        LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    spaceship/pos_x[0]_i_1_n_0
    SLICE_X71Y129        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.823    -0.850    spaceship/clk108mhz
    SLICE_X71Y129        FDRE                                         r  spaceship/pos_x_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           543 Endpoints
Min Delay           543 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/old_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.220ns  (logic 1.631ns (13.347%)  route 10.589ns (86.653%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.183    12.220    score/seven_seg/SR[0]
    SLICE_X64Y116        FDRE                                         r  score/seven_seg/old_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489    -1.532    score/seven_seg/clk108mhz
    SLICE_X64Y116        FDRE                                         r  score/seven_seg/old_reset_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/hsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.114ns  (logic 1.631ns (13.464%)  route 10.483ns (86.536%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.077    12.114    VGA/hsync/SR[0]
    SLICE_X63Y128        FDRE                                         r  VGA/hsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.483    -1.538    VGA/hsync/clk108mhz
    SLICE_X63Y128        FDRE                                         r  VGA/hsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            score/seven_seg/prescaler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.097ns  (logic 1.631ns (13.483%)  route 10.466ns (86.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.060    12.097    score/seven_seg/prescaler/SR[0]
    SLICE_X67Y116        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.489    -1.532    score/seven_seg/prescaler/clk108mhz
    SLICE_X67Y116        FDRE                                         r  score/seven_seg/prescaler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            microphone/sampler/clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.062ns  (logic 1.631ns (13.522%)  route 10.431ns (86.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.025    12.062    microphone/sampler/SR[0]
    SLICE_X69Y118        FDRE                                         r  microphone/sampler/clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.486    -1.535    microphone/sampler/clk108mhz
    SLICE_X69Y118        FDRE                                         r  microphone/sampler/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDSE                                         r  drawer/star_pos_y_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDSE                                         r  drawer/star_pos_y_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X66Y123        FDRE                                         r  drawer/star_pos_y_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_pos_y_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.050ns  (logic 1.631ns (13.536%)  route 10.418ns (86.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         4.013    12.050    drawer/SR[0]
    SLICE_X67Y123        FDSE                                         r  drawer/star_pos_y_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X67Y123        FDSE                                         r  drawer/star_pos_y_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/star_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.016ns  (logic 1.631ns (13.574%)  route 10.385ns (86.426%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          6.406     7.913    accelerometer/adxl/spi/CPU_RESETN_IBUF
    SLICE_X85Y131        LUT1 (Prop_lut1_I0_O)        0.124     8.037 r  accelerometer/adxl/spi/q_i_1__0/O
                         net (fo=128, routed)         3.979    12.016    drawer/SR[0]
    SLICE_X64Y123        FDRE                                         r  drawer/star_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         1.481    -1.540    drawer/clk108mhz
    SLICE_X64Y123        FDRE                                         r  drawer/star_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_DATA
                            (input port)
  Destination:            microphone/bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.243ns (22.119%)  route 0.855ns (77.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  M_DATA (IN)
                         net (fo=0)                   0.000     0.000    M_DATA
    H5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  M_DATA_IBUF_inst/O
                         net (fo=1, routed)           0.855     1.097    microphone/bits_reg[0]_0[0]
    SLICE_X73Y121        FDRE                                         r  microphone/bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.849    -0.824    microphone/clk108mhz
    SLICE_X73Y121        FDRE                                         r  microphone/bits_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.320ns (21.419%)  route 1.172ns (78.581%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.172     1.447    drawer/a2/CPU_RESETN_IBUF
    SLICE_X58Y131        LUT6 (Prop_lut6_I4_O)        0.045     1.492 r  drawer/a2/collision_i_1/O
                         net (fo=1, routed)           0.000     1.492    drawer/a2_n_13
    SLICE_X58Y131        FDRE                                         r  drawer/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.822    -0.851    drawer/clk108mhz
    SLICE_X58Y131        FDRE                                         r  drawer/collision_reg/C

Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/spi/miso_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.247ns (13.941%)  route 1.528ns (86.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.528     1.775    accelerometer/adxl/spi/miso_register_reg[0]_0[0]
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.859    -0.813    accelerometer/adxl/spi/clk108mhz
    SLICE_X87Y127        FDRE                                         r  accelerometer/adxl/spi/miso_register_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.320ns (17.350%)  route 1.522ns (82.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.522     1.797    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.045     1.842 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    spaceship/pos_x[1]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.845ns  (logic 0.323ns (17.484%)  route 1.522ns (82.516%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.522     1.797    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.048     1.845 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    spaceship/pos_x[2]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            drawer/a4/valid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.319ns (16.707%)  route 1.588ns (83.293%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.422     1.697    VGA/hsync/CPU_RESETN_IBUF
    SLICE_X60Y130        LUT2 (Prop_lut2_I1_O)        0.044     1.741 r  VGA/hsync/valid_i_1__4/O
                         net (fo=7, routed)           0.166     1.907    drawer/a4/valid_reg_12
    SLICE_X61Y130        FDRE                                         r  drawer/a4/valid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.821    -0.852    drawer/a4/clk108mhz
    SLICE_X61Y130        FDRE                                         r  drawer/a4/valid_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.916ns  (logic 0.318ns (16.575%)  route 1.598ns (83.425%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.598     1.873    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.043     1.916 r  spaceship/pos_x[7]_i_1/O
                         net (fo=1, routed)           0.000     1.916    spaceship/pos_x[7]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.320ns (16.662%)  route 1.598ns (83.338%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.598     1.873    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y130        LUT4 (Prop_lut4_I2_O)        0.045     1.918 r  spaceship/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000     1.918    spaceship/pos_x[4]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.824    -0.849    spaceship/clk108mhz
    SLICE_X71Y130        FDRE                                         r  spaceship/pos_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.922ns  (logic 0.320ns (16.627%)  route 1.602ns (83.373%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.602     1.877    spaceship/CPU_RESETN_IBUF
    SLICE_X69Y128        LUT5 (Prop_lut5_I2_O)        0.045     1.922 r  spaceship/pos_y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.922    spaceship/pos_y[0]_i_1_n_0
    SLICE_X69Y128        FDRE                                         r  spaceship/pos_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.822    -0.851    spaceship/clk108mhz
    SLICE_X69Y128        FDRE                                         r  spaceship/pos_y_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.320ns (16.311%)  route 1.640ns (83.689%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=58, routed)          1.640     1.914    spaceship/CPU_RESETN_IBUF
    SLICE_X71Y129        LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     1.959    spaceship/pos_x[0]_i_1_n_0
    SLICE_X71Y129        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=726, routed)         0.823    -0.850    spaceship/clk108mhz
    SLICE_X71Y129        FDRE                                         r  spaceship/pos_x_reg[0]/C





