LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
-------------------------------------
ENTITY Registro_8 IS
	PORT( 	clk					:		IN		STD_LOGIC;		--Reloj del sistema de 50 MHz
				RESET					:		IN		STD_LOGIC;
				FLAG3					:		IN 	STD_LOGIC;		--LLega de control enviado previamente por bloque contar_8_bits 	--
				Registro_8_IN		:		IN		STD_LOGIC_VECTOR (7 DOWNTO 0);
				
				Registro_7_IN		:		OUT	STD_LOGIC_VECTOR(7 DOWNTO 0)
								);												
END ENTITY;

-------------------------------------
architecture Registro_8Arch of Registro_8 is
component dffe is
	port(d, clk, clrn, prn, ena: in std_logic;
		q: out std_logic
			);
end component;
signal Q : std_logic_vector (7 downto 0);
signal D : std_logic_vector (7 downto 0);
signal O :  std_logic;

signal E : std_logic;


begin 

D(0) <= Registro_8_IN(0);
D(1) <= Registro_8_IN(1);
D(2) <= Registro_8_IN(2);
D(3) <= Registro_8_IN(3);
D(4) <= Registro_8_IN(4);
D(5) <= Registro_8_IN(5);
D(6) <= Registro_8_IN(6);
D(7) <= Registro_8_IN(7);

E <= FLAG3;

Registro_7_IN(0) <= Q(0);
Registro_7_IN(1) <= Q(1);
Registro_7_IN(2) <= Q(2);
Registro_7_IN(3) <= Q(3);
Registro_7_IN(4) <= Q(4);
Registro_7_IN(5) <= Q(5);
Registro_7_IN(6) <= Q(6);
Registro_7_IN(7) <= Q(7);

FF1: 	dffe port map (D(0),  clk, RESET, '1',  E  ,Q(0));
FF2: 	dffe port map (D(1),  clk, RESET, '1',  E  ,Q(1));
FF3: 	dffe port map (D(2),  clk, RESET, '1',  E  ,Q(2));
FF4: 	dffe port map (D(3),  clk, RESET, '1',  E  ,Q(3));
FF5: 	dffe port map (D(4),  clk, RESET, '1',  E  ,Q(4));
FF6: 	dffe port map (D(5),  clk, RESET, '1',  E  ,Q(5));
FF7: 	dffe port map (D(6),  clk, RESET, '1',  E  ,Q(6));
FF8: 	dffe port map (D(7),  clk, RESET, '1',  E  ,Q(7));

End Registro_8Arch;
