--Part 1 
--Accumulator


library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;


entity part_1 is
	port(
		KEY : in std_logic_vector(1 downto 0);
		SW  : in std_logic_vector(7 downto 0);
		LEDR : out std_logic_vector(7 downto 0);
		HEX0, HEX1, HEX2, HEX3 : out std_logic_vector(0 to 6)
		);
	end part_1;
	
-----------------------------------------------------------
	
	architecture behav of part_1 is
		signal clk, 
		
		
		component adc
		generic (n : integer := 8);
		port
		(
		
			A		:  in std_logic_vector(n-1 downto 0);
			B		:  in std_logic_vector(n-1 downto 0);
			carry	: 	out std_logic;
			sum 	:  out std_logic_vector(n-1 downto 0)
		);
		
		
		
			