{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 16:25:48 2022 " "Info: Processing started: Thu Mar 31 16:25:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register8_with_clrn_tri -c register8_with_clrn_tri --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register8_with_clrn_tri -c register8_with_clrn_tri --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } } { "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/mc_00/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst16 D0 CP 4.952 ns register " "Info: tsu for register \"inst16\" (data pin = \"D0\", clock pin = \"CP\") is 4.952 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.865 ns + Longest pin register " "Info: + Longest pin to register delay is 7.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns D0 1 PIN PIN_77 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; PIN Node = 'D0'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 1160 88 256 1176 "D0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.431 ns) + CELL(0.460 ns) 7.865 ns inst16 2 REG LCFF_X25_Y4_N23 1 " "Info: 2: + IC(6.431 ns) + CELL(0.460 ns) = 7.865 ns; Loc. = LCFF_X25_Y4_N23; Fanout = 1; REG Node = 'inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.891 ns" { D0 inst16 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 1144 408 472 1224 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.434 ns ( 18.23 % ) " "Info: Total cell delay = 1.434 ns ( 18.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.431 ns ( 81.77 % ) " "Info: Total interconnect delay = 6.431 ns ( 81.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { D0 inst16 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { D0 {} D0~combout {} inst16 {} } { 0.000ns 0.000ns 6.431ns } { 0.000ns 0.974ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 1144 408 472 1224 "inst16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.873 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.873 ns inst16 3 REG LCFF_X25_Y4_N23 1 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N23; Fanout = 1; REG Node = 'inst16'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl inst16 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 1144 408 472 1224 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.21 % ) " "Info: Total cell delay = 1.816 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CP CP~clkctrl inst16 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CP {} CP~combout {} CP~clkctrl {} inst16 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.865 ns" { D0 inst16 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.865 ns" { D0 {} D0~combout {} inst16 {} } { 0.000ns 0.000ns 6.431ns } { 0.000ns 0.974ns 0.460ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CP CP~clkctrl inst16 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CP {} CP~combout {} CP~clkctrl {} inst16 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q7 inst 9.331 ns register " "Info: tco from clock \"CP\" to destination pin \"Q7\" through register \"inst\" is 9.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.873 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.873 ns inst 3 REG LCFF_X25_Y4_N5 1 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N5; Fanout = 1; REG Node = 'inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.21 % ) " "Info: Total cell delay = 1.816 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.154 ns + Longest register pin " "Info: + Longest register to pin delay is 6.154 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X25_Y4_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y4_N5; Fanout = 1; REG Node = 'inst'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 224 408 472 304 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.048 ns) + CELL(3.106 ns) 6.154 ns Q7 2 PIN PIN_150 0 " "Info: 2: + IC(3.048 ns) + CELL(3.106 ns) = 6.154 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'Q7'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { inst Q7 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 240 664 840 256 "Q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.106 ns ( 50.47 % ) " "Info: Total cell delay = 3.106 ns ( 50.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.048 ns ( 49.53 % ) " "Info: Total interconnect delay = 3.048 ns ( 49.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { inst Q7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { inst {} Q7 {} } { 0.000ns 3.048ns } { 0.000ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CP CP~clkctrl inst } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CP {} CP~combout {} CP~clkctrl {} inst {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.154 ns" { inst Q7 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.154 ns" { inst {} Q7 {} } { 0.000ns 3.048ns } { 0.000ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN Q1 11.059 ns Longest " "Info: Longest tpd from source pin \"EN\" to destination pin \"Q1\" is 11.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns EN 1 PIN PIN_67 6 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'EN'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 88 88 256 104 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.920 ns) + CELL(3.145 ns) 11.059 ns Q1 2 PIN PIN_143 0 " "Info: 2: + IC(6.920 ns) + CELL(3.145 ns) = 11.059 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'Q1'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "10.065 ns" { EN Q1 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 1024 664 840 1040 "Q1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.139 ns ( 37.43 % ) " "Info: Total cell delay = 4.139 ns ( 37.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.920 ns ( 62.57 % ) " "Info: Total interconnect delay = 6.920 ns ( 62.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "11.059 ns" { EN Q1 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "11.059 ns" { EN {} EN~combout {} Q1 {} } { 0.000ns 0.000ns 6.920ns } { 0.000ns 0.994ns 3.145ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst9 D5 CP -3.830 ns register " "Info: th for register \"inst9\" (data pin = \"D5\", clock pin = \"CP\") is -3.830 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.873 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.289 ns CP~clkctrl 2 COMB CLKCTRL_G6 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CP~clkctrl'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 104 88 256 120 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.873 ns inst9 3 REG LCFF_X25_Y4_N1 1 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N1; Fanout = 1; REG Node = 'inst9'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { CP~clkctrl inst9 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 496 408 472 576 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.816 ns ( 63.21 % ) " "Info: Total cell delay = 1.816 ns ( 63.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.057 ns ( 36.79 % ) " "Info: Total interconnect delay = 1.057 ns ( 36.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CP CP~clkctrl inst9 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CP {} CP~combout {} CP~clkctrl {} inst9 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 496 408 472 576 "inst9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.009 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns D5 1 PIN PIN_86 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'D5'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 512 88 256 528 "D5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.731 ns) + CELL(0.206 ns) 6.901 ns inst9~feeder 2 COMB LCCOMB_X25_Y4_N0 1 " "Info: 2: + IC(5.731 ns) + CELL(0.206 ns) = 6.901 ns; Loc. = LCCOMB_X25_Y4_N0; Fanout = 1; COMB Node = 'inst9~feeder'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.937 ns" { D5 inst9~feeder } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 496 408 472 576 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.009 ns inst9 3 REG LCFF_X25_Y4_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.009 ns; Loc. = LCFF_X25_Y4_N1; Fanout = 1; REG Node = 'inst9'" {  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst9~feeder inst9 } "NODE_NAME" } } { "register8_with_clrn_tri.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/Experiment4/register8_with_clrn_tri/register8_with_clrn_tri.bdf" { { 496 408 472 576 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.278 ns ( 18.23 % ) " "Info: Total cell delay = 1.278 ns ( 18.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.731 ns ( 81.77 % ) " "Info: Total interconnect delay = 5.731 ns ( 81.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { D5 inst9~feeder inst9 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { D5 {} D5~combout {} inst9~feeder {} inst9 {} } { 0.000ns 0.000ns 5.731ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CP CP~clkctrl inst9 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.873 ns" { CP {} CP~combout {} CP~clkctrl {} inst9 {} } { 0.000ns 0.000ns 0.139ns 0.918ns } { 0.000ns 1.150ns 0.000ns 0.666ns } "" } } { "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/mc_00/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.009 ns" { D5 inst9~feeder inst9 } "NODE_NAME" } } { "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/mc_00/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.009 ns" { D5 {} D5~combout {} inst9~feeder {} inst9 {} } { 0.000ns 0.000ns 5.731ns 0.000ns } { 0.000ns 0.964ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 16:25:48 2022 " "Info: Processing ended: Thu Mar 31 16:25:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
