rename Node to Sig

bool (master constructor)

float val constructor

default val constructor

update master constructor, master connect/disconnect ...

bool : true -> master, false independent. float val ->child (0?)

add out, dsp, call ect

--------------------------------done

add #if AUTO_SUMMING, rename defines, globals to caps

implement output node

add inependent new overload..

implement inlet init ...super(param)...

repeat for Ctl obj ...

make template map

add master driver objs

implement derived classes in Ctl and Sig

test..

add return self on connect
