/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkDM_Abstract_Commands.h"


/* String declarations */
static std::string const __str_literal_7("\n", 1u);
static std::string const __str_literal_4("    ", 4u);
static std::string const __str_literal_2("    DM is busy with a previous abstract command", 47u);
static std::string const __str_literal_10("    For DM_COMMAND_CMDTYPE_ACCESS_REG, ", 39u);
static std::string const __str_literal_9("    For DM_COMMAND_CMDTYPE_ACCESS_REG, no-transfer not supported",
					 64u);
static std::string const __str_literal_8("    For DM_COMMAND_CMDTYPE_ACCESS_REG, postexec not supported",
					 61u);
static std::string const __str_literal_6(" not supported", 14u);
static std::string const __str_literal_18(" not supported in RV64 mode", 27u);
static std::string const __str_literal_19("%0d: DM_Abstract_Commands.write: [", 34u);
static std::string const __str_literal_1("%0d: DM_Abstract_Commands.write: [abstractcs] <= 0x%08h: ERROR",
					 62u);
static std::string const __str_literal_3("%0d: DM_Abstract_Commands.write: [command] <= 0x%08h: ERROR",
					 59u);
static std::string const __str_literal_50("<Unknown dm_abstract_command dm_addr 0x%0h>", 43u);
static std::string const __str_literal_14("DM_COMMAND_ACCESS_REG_SIZE_LOWER128", 35u);
static std::string const __str_literal_13("DM_COMMAND_ACCESS_REG_SIZE_LOWER32", 34u);
static std::string const __str_literal_11("DM_COMMAND_ACCESS_REG_SIZE_UNDEF0", 33u);
static std::string const __str_literal_12("DM_COMMAND_ACCESS_REG_SIZE_UNDEF1", 33u);
static std::string const __str_literal_15("DM_COMMAND_ACCESS_REG_SIZE_UNDEF5", 33u);
static std::string const __str_literal_16("DM_COMMAND_ACCESS_REG_SIZE_UNDEF6", 33u);
static std::string const __str_literal_17("DM_COMMAND_ACCESS_REG_SIZE_UNDEF7", 33u);
static std::string const __str_literal_5("DM_COMMAND_CMDTYPE_QUICK_ACCESS", 31u);
static std::string const __str_literal_51("] <= 0x%08h: ERROR: not supported", 33u);
static std::string const __str_literal_40("dm_addr_abstractauto", 20u);
static std::string const __str_literal_27("dm_addr_authdata", 16u);
static std::string const __str_literal_39("dm_addr_data11", 14u);
static std::string const __str_literal_31("dm_addr_data2", 13u);
static std::string const __str_literal_32("dm_addr_data3", 13u);
static std::string const __str_literal_33("dm_addr_data4", 13u);
static std::string const __str_literal_34("dm_addr_data5", 13u);
static std::string const __str_literal_35("dm_addr_data6", 13u);
static std::string const __str_literal_36("dm_addr_data7", 13u);
static std::string const __str_literal_37("dm_addr_data8", 13u);
static std::string const __str_literal_38("dm_addr_data9", 13u);
static std::string const __str_literal_26("dm_addr_devtreeaddr0", 20u);
static std::string const __str_literal_20("dm_addr_dmcontrol", 17u);
static std::string const __str_literal_21("dm_addr_dmstatus", 16u);
static std::string const __str_literal_28("dm_addr_haltregion0", 19u);
static std::string const __str_literal_29("dm_addr_haltregion31", 20u);
static std::string const __str_literal_23("dm_addr_haltsum", 15u);
static std::string const __str_literal_22("dm_addr_hartinfo", 16u);
static std::string const __str_literal_25("dm_addr_hawindow", 16u);
static std::string const __str_literal_24("dm_addr_hawindowsel", 19u);
static std::string const __str_literal_41("dm_addr_progbuf0", 16u);
static std::string const __str_literal_43("dm_addr_sbaddress0", 18u);
static std::string const __str_literal_44("dm_addr_sbaddress1", 18u);
static std::string const __str_literal_45("dm_addr_sbaddress2", 18u);
static std::string const __str_literal_42("dm_addr_sbcs", 12u);
static std::string const __str_literal_46("dm_addr_sbdata0", 15u);
static std::string const __str_literal_47("dm_addr_sbdata1", 15u);
static std::string const __str_literal_48("dm_addr_sbdata2", 15u);
static std::string const __str_literal_49("dm_addr_sbdata3", 15u);
static std::string const __str_literal_30("dm_addr_verbosity", 17u);


/* Constructor */
MOD_mkDM_Abstract_Commands::MOD_mkDM_Abstract_Commands(tSimStateHdl simHdl,
						       char const *name,
						       Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_f_hart0_csr_reqs(simHdl, "f_hart0_csr_reqs", this, 77u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_csr_rsps(simHdl, "f_hart0_csr_rsps", this, 65u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_fpr_reqs(simHdl, "f_hart0_fpr_reqs", this, 70u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_fpr_rsps(simHdl, "f_hart0_fpr_rsps", this, 65u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_gpr_reqs(simHdl, "f_hart0_gpr_reqs", this, 70u, 2u, (tUInt8)1u, 0u),
    INST_f_hart0_gpr_rsps(simHdl, "f_hart0_gpr_rsps", this, 65u, 2u, (tUInt8)1u, 0u),
    INST_rg_abstractcs_busy(simHdl, "rg_abstractcs_busy", this, 1u),
    INST_rg_abstractcs_cmderr(simHdl, "rg_abstractcs_cmderr", this, 3u),
    INST_rg_command_access_reg_regno(simHdl, "rg_command_access_reg_regno", this, 13u),
    INST_rg_command_access_reg_write(simHdl, "rg_command_access_reg_write", this, 1u),
    INST_rg_data0(simHdl, "rg_data0", this, 32u),
    INST_rg_data1(simHdl, "rg_data1", this, 32u),
    INST_rg_start_reg_access(simHdl, "rg_start_reg_access", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h4348(2863311530u),
    DEF_v__h3793(2863311530u),
    DEF_v__h3658(2863311530u),
    DEF_v__h3470(2863311530u),
    DEF_v__h3295(2863311530u),
    DEF_v__h3152(2863311530u),
    DEF_v__h2913(2863311530u),
    DEF_f_hart0_csr_rsps_first____d20(65u),
    DEF_f_hart0_fpr_rsps_first____d69(65u),
    DEF_f_hart0_gpr_rsps_first____d46(65u),
    DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15(77u),
    DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27(77u),
    DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42(70u),
    DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65(70u),
    DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51(70u),
    DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74(70u),
    DEF_hart0_csr_mem_client_request_get__avValue3(77u),
    DEF_hart0_fpr_mem_client_request_get__avValue2(70u),
    DEF_hart0_gpr_mem_client_request_get__avValue1(70u)
{
  PORT_hart0_gpr_mem_client_response_put.setSize(65u);
  PORT_hart0_gpr_mem_client_response_put.clear();
  PORT_hart0_fpr_mem_client_response_put.setSize(65u);
  PORT_hart0_fpr_mem_client_response_put.clear();
  PORT_hart0_csr_mem_client_response_put.setSize(65u);
  PORT_hart0_csr_mem_client_response_put.clear();
  PORT_hart0_gpr_mem_client_request_get.setSize(70u);
  PORT_hart0_gpr_mem_client_request_get.clear();
  PORT_hart0_fpr_mem_client_request_get.setSize(70u);
  PORT_hart0_fpr_mem_client_request_get.clear();
  PORT_hart0_csr_mem_client_request_get.setSize(77u);
  PORT_hart0_csr_mem_client_request_get.clear();
  symbol_count = 34u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDM_Abstract_Commands::init_symbols_0()
{
  init_symbol(&symbols[0u], "f_hart0_csr_reqs", SYM_MODULE, &INST_f_hart0_csr_reqs);
  init_symbol(&symbols[1u], "f_hart0_csr_rsps", SYM_MODULE, &INST_f_hart0_csr_rsps);
  init_symbol(&symbols[2u], "f_hart0_fpr_reqs", SYM_MODULE, &INST_f_hart0_fpr_reqs);
  init_symbol(&symbols[3u], "f_hart0_fpr_rsps", SYM_MODULE, &INST_f_hart0_fpr_rsps);
  init_symbol(&symbols[4u], "f_hart0_gpr_reqs", SYM_MODULE, &INST_f_hart0_gpr_reqs);
  init_symbol(&symbols[5u], "f_hart0_gpr_rsps", SYM_MODULE, &INST_f_hart0_gpr_rsps);
  init_symbol(&symbols[6u],
	      "hart0_csr_mem_client_request_get",
	      SYM_PORT,
	      &PORT_hart0_csr_mem_client_request_get,
	      77u);
  init_symbol(&symbols[7u],
	      "hart0_csr_mem_client_response_put",
	      SYM_PORT,
	      &PORT_hart0_csr_mem_client_response_put,
	      65u);
  init_symbol(&symbols[8u],
	      "hart0_fpr_mem_client_request_get",
	      SYM_PORT,
	      &PORT_hart0_fpr_mem_client_request_get,
	      70u);
  init_symbol(&symbols[9u],
	      "hart0_fpr_mem_client_response_put",
	      SYM_PORT,
	      &PORT_hart0_fpr_mem_client_response_put,
	      65u);
  init_symbol(&symbols[10u],
	      "hart0_gpr_mem_client_request_get",
	      SYM_PORT,
	      &PORT_hart0_gpr_mem_client_request_get,
	      70u);
  init_symbol(&symbols[11u],
	      "hart0_gpr_mem_client_response_put",
	      SYM_PORT,
	      &PORT_hart0_gpr_mem_client_response_put,
	      65u);
  init_symbol(&symbols[12u], "RL_rl_csr_read_finish", SYM_RULE);
  init_symbol(&symbols[13u], "RL_rl_csr_read_start", SYM_RULE);
  init_symbol(&symbols[14u], "RL_rl_csr_write_finish", SYM_RULE);
  init_symbol(&symbols[15u], "RL_rl_csr_write_start", SYM_RULE);
  init_symbol(&symbols[16u], "RL_rl_fpr_read_finish", SYM_RULE);
  init_symbol(&symbols[17u], "RL_rl_fpr_read_start", SYM_RULE);
  init_symbol(&symbols[18u], "RL_rl_fpr_write_finish", SYM_RULE);
  init_symbol(&symbols[19u], "RL_rl_fpr_write_start", SYM_RULE);
  init_symbol(&symbols[20u], "RL_rl_gpr_read_finish", SYM_RULE);
  init_symbol(&symbols[21u], "RL_rl_gpr_read_start", SYM_RULE);
  init_symbol(&symbols[22u], "RL_rl_gpr_write_finish", SYM_RULE);
  init_symbol(&symbols[23u], "RL_rl_gpr_write_start", SYM_RULE);
  init_symbol(&symbols[24u], "RL_rl_unknown_read_start", SYM_RULE);
  init_symbol(&symbols[25u], "RL_rl_unknown_write_start", SYM_RULE);
  init_symbol(&symbols[26u], "rg_abstractcs_busy", SYM_MODULE, &INST_rg_abstractcs_busy);
  init_symbol(&symbols[27u], "rg_abstractcs_cmderr", SYM_MODULE, &INST_rg_abstractcs_cmderr);
  init_symbol(&symbols[28u],
	      "rg_command_access_reg_regno",
	      SYM_MODULE,
	      &INST_rg_command_access_reg_regno);
  init_symbol(&symbols[29u],
	      "rg_command_access_reg_write",
	      SYM_MODULE,
	      &INST_rg_command_access_reg_write);
  init_symbol(&symbols[30u], "rg_data0", SYM_MODULE, &INST_rg_data0);
  init_symbol(&symbols[31u], "rg_data1", SYM_MODULE, &INST_rg_data1);
  init_symbol(&symbols[32u], "rg_start_reg_access", SYM_MODULE, &INST_rg_start_reg_access);
  init_symbol(&symbols[33u], "x__h2735", SYM_DEF, &DEF_x__h2735, 13u);
}


/* Rule actions */

void MOD_mkDM_Abstract_Commands::RL_rl_csr_write_start()
{
  DEF_x__h2735 = INST_rg_command_access_reg_regno.METH_read();
  DEF__read__h672 = INST_rg_data1.METH_read();
  DEF__read__h648 = INST_rg_data0.METH_read();
  DEF_csr_addr__h770 = (tUInt32)(4095u & DEF_x__h2735);
  DEF_req_data__h850 = (((tUInt64)(DEF__read__h672)) << 32u) | (tUInt64)(DEF__read__h648);
  DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15.build_concat(35184372088831llu & (((((tUInt64)((tUInt8)1u)) << 44u) | (((tUInt64)(DEF_csr_addr__h770)) << 32u)) | (tUInt64)((tUInt32)(DEF_req_data__h850 >> 32u))),
									     32u,
									     45u).set_whole_word((tUInt32)(DEF_req_data__h850),
												 0u);
  INST_f_hart0_csr_reqs.METH_enq(DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_csr_write_finish()
{
  DEF_f_hart0_csr_rsps_first____d20 = INST_f_hart0_csr_rsps.METH_first();
  DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22 = DEF_f_hart0_csr_rsps_first____d20.get_bits_in_word8(2u,
														     0u,
														     1u) ? (tUInt8)0u : (tUInt8)4u;
  INST_f_hart0_csr_rsps.METH_deq();
  INST_rg_abstractcs_cmderr.METH_write(DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_csr_read_start()
{
  DEF_x__h2735 = INST_rg_command_access_reg_regno.METH_read();
  DEF_csr_addr__h770 = (tUInt32)(4095u & DEF_x__h2735);
  DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27.build_concat(35184372088831llu & (((((tUInt64)((tUInt8)0u)) << 44u) | (((tUInt64)(DEF_csr_addr__h770)) << 32u)) | (tUInt64)((tUInt32)(12297829382473034410llu >> 32u))),
									     32u,
									     45u).set_whole_word((tUInt32)(12297829382473034410llu),
												 0u);
  INST_f_hart0_csr_reqs.METH_enq(DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_csr_read_finish()
{
  tUInt32 DEF_x__h1168;
  tUInt32 DEF_x__h1206;
  DEF_f_hart0_csr_rsps_first____d20 = INST_f_hart0_csr_rsps.METH_first();
  DEF_x__h1206 = DEF_f_hart0_csr_rsps_first____d20.get_whole_word(1u);
  DEF_x__h1168 = DEF_f_hart0_csr_rsps_first____d20.get_whole_word(0u);
  DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22 = DEF_f_hart0_csr_rsps_first____d20.get_bits_in_word8(2u,
														     0u,
														     1u) ? (tUInt8)0u : (tUInt8)4u;
  INST_f_hart0_csr_rsps.METH_deq();
  INST_rg_abstractcs_cmderr.METH_write(DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22);
  INST_rg_data0.METH_write(DEF_x__h1168);
  INST_rg_data1.METH_write(DEF_x__h1206);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_gpr_write_start()
{
  DEF_x__h2735 = INST_rg_command_access_reg_regno.METH_read();
  DEF__read__h672 = INST_rg_data1.METH_read();
  DEF__read__h648 = INST_rg_data0.METH_read();
  DEF_x__h1325 = 8191u & (DEF_x__h2735 - 4096u);
  DEF_gpr_addr__h771 = (tUInt8)((tUInt8)31u & DEF_x__h1325);
  DEF_req_data__h850 = (((tUInt64)(DEF__read__h672)) << 32u) | (tUInt64)(DEF__read__h648);
  DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42.build_concat(274877906943llu & (((((tUInt64)((tUInt8)1u)) << 37u) | (((tUInt64)(DEF_gpr_addr__h771)) << 32u)) | (tUInt64)((tUInt32)(DEF_req_data__h850 >> 32u))),
									     32u,
									     38u).set_whole_word((tUInt32)(DEF_req_data__h850),
												 0u);
  INST_f_hart0_gpr_reqs.METH_enq(DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_gpr_write_finish()
{
  DEF_f_hart0_gpr_rsps_first____d46 = INST_f_hart0_gpr_rsps.METH_first();
  DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48 = DEF_f_hart0_gpr_rsps_first____d46.get_bits_in_word8(2u,
														     0u,
														     1u) ? (tUInt8)0u : (tUInt8)4u;
  INST_f_hart0_gpr_rsps.METH_deq();
  INST_rg_abstractcs_cmderr.METH_write(DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_gpr_read_start()
{
  DEF_x__h2735 = INST_rg_command_access_reg_regno.METH_read();
  DEF_x__h1325 = 8191u & (DEF_x__h2735 - 4096u);
  DEF_gpr_addr__h771 = (tUInt8)((tUInt8)31u & DEF_x__h1325);
  DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51.build_concat(274877906943llu & (((((tUInt64)((tUInt8)0u)) << 37u) | (((tUInt64)(DEF_gpr_addr__h771)) << 32u)) | (tUInt64)((tUInt32)(12297829382473034410llu >> 32u))),
									     32u,
									     38u).set_whole_word((tUInt32)(12297829382473034410llu),
												 0u);
  INST_f_hart0_gpr_reqs.METH_enq(DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_gpr_read_finish()
{
  tUInt32 DEF_x__h1593;
  tUInt32 DEF_x__h1626;
  DEF_f_hart0_gpr_rsps_first____d46 = INST_f_hart0_gpr_rsps.METH_first();
  DEF_x__h1626 = DEF_f_hart0_gpr_rsps_first____d46.get_whole_word(1u);
  DEF_x__h1593 = DEF_f_hart0_gpr_rsps_first____d46.get_whole_word(0u);
  DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48 = DEF_f_hart0_gpr_rsps_first____d46.get_bits_in_word8(2u,
														     0u,
														     1u) ? (tUInt8)0u : (tUInt8)4u;
  INST_f_hart0_gpr_rsps.METH_deq();
  INST_rg_data0.METH_write(DEF_x__h1593);
  INST_rg_data1.METH_write(DEF_x__h1626);
  INST_rg_abstractcs_cmderr.METH_write(DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_fpr_write_start()
{
  DEF_x__h2735 = INST_rg_command_access_reg_regno.METH_read();
  DEF__read__h672 = INST_rg_data1.METH_read();
  DEF__read__h648 = INST_rg_data0.METH_read();
  DEF_x__h1764 = 8191u & (DEF_x__h2735 - 4128u);
  DEF_fpr_addr__h772 = (tUInt8)((tUInt8)31u & DEF_x__h1764);
  DEF_req_data__h850 = (((tUInt64)(DEF__read__h672)) << 32u) | (tUInt64)(DEF__read__h648);
  DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65.build_concat(274877906943llu & (((((tUInt64)((tUInt8)1u)) << 37u) | (((tUInt64)(DEF_fpr_addr__h772)) << 32u)) | (tUInt64)((tUInt32)(DEF_req_data__h850 >> 32u))),
									     32u,
									     38u).set_whole_word((tUInt32)(DEF_req_data__h850),
												 0u);
  INST_f_hart0_fpr_reqs.METH_enq(DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_fpr_write_finish()
{
  DEF_f_hart0_fpr_rsps_first____d69 = INST_f_hart0_fpr_rsps.METH_first();
  DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71 = DEF_f_hart0_fpr_rsps_first____d69.get_bits_in_word8(2u,
														     0u,
														     1u) ? (tUInt8)0u : (tUInt8)4u;
  INST_f_hart0_fpr_rsps.METH_deq();
  INST_rg_abstractcs_cmderr.METH_write(DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_fpr_read_start()
{
  DEF_x__h2735 = INST_rg_command_access_reg_regno.METH_read();
  DEF_x__h1764 = 8191u & (DEF_x__h2735 - 4128u);
  DEF_fpr_addr__h772 = (tUInt8)((tUInt8)31u & DEF_x__h1764);
  DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74.build_concat(274877906943llu & (((((tUInt64)((tUInt8)0u)) << 37u) | (((tUInt64)(DEF_fpr_addr__h772)) << 32u)) | (tUInt64)((tUInt32)(12297829382473034410llu >> 32u))),
									     32u,
									     38u).set_whole_word((tUInt32)(12297829382473034410llu),
												 0u);
  INST_f_hart0_fpr_reqs.METH_enq(DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_fpr_read_finish()
{
  tUInt32 DEF_x__h2065;
  tUInt32 DEF_x__h2032;
  DEF_f_hart0_fpr_rsps_first____d69 = INST_f_hart0_fpr_rsps.METH_first();
  DEF_x__h2032 = DEF_f_hart0_fpr_rsps_first____d69.get_whole_word(0u);
  DEF_x__h2065 = DEF_f_hart0_fpr_rsps_first____d69.get_whole_word(1u);
  DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71 = DEF_f_hart0_fpr_rsps_first____d69.get_bits_in_word8(2u,
														     0u,
														     1u) ? (tUInt8)0u : (tUInt8)4u;
  INST_f_hart0_fpr_rsps.METH_deq();
  INST_rg_data0.METH_write(DEF_x__h2032);
  INST_rg_data1.METH_write(DEF_x__h2065);
  INST_rg_abstractcs_cmderr.METH_write(DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_unknown_write_start()
{
  INST_rg_abstractcs_cmderr.METH_write((tUInt8)7u);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}

void MOD_mkDM_Abstract_Commands::RL_rl_unknown_read_start()
{
  INST_rg_abstractcs_cmderr.METH_write((tUInt8)7u);
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
}


/* Methods */

void MOD_mkDM_Abstract_Commands::METH_reset()
{
  INST_rg_start_reg_access.METH_write((tUInt8)0u);
  INST_f_hart0_gpr_reqs.METH_clear();
  INST_f_hart0_gpr_rsps.METH_clear();
  INST_f_hart0_csr_reqs.METH_clear();
  INST_rg_abstractcs_busy.METH_write((tUInt8)0u);
  INST_f_hart0_csr_rsps.METH_clear();
  INST_rg_abstractcs_cmderr.METH_write((tUInt8)0u);
  INST_rg_command_access_reg_write.METH_write((tUInt8)0u);
  INST_rg_command_access_reg_regno.METH_write(4096u);
  INST_rg_data0.METH_write(0u);
  INST_rg_data1.METH_write(0u);
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_reset()
{
  tUInt8 DEF_CAN_FIRE_reset;
  tUInt8 PORT_RDY_reset;
  DEF_CAN_FIRE_reset = (tUInt8)1u;
  PORT_RDY_reset = DEF_CAN_FIRE_reset;
  return PORT_RDY_reset;
}

tUInt32 MOD_mkDM_Abstract_Commands::METH_av_read(tUInt8 ARG_av_read_dm_addr)
{
  tUInt32 DEF_regno__h2725;
  tUInt32 DEF_virt_rg_abstractcs__h720;
  tUInt32 DEF_IF_av_read_dm_addr_EQ_0x5_8_THEN_rg_data1_2_EL_ETC___d99;
  tUInt32 DEF_virt_rg_command__h766;
  tUInt32 PORT_av_read;
  DEF_x__h2735 = INST_rg_command_access_reg_regno.METH_read();
  DEF_rg_abstractcs_busy_read____d2 = INST_rg_abstractcs_busy.METH_read();
  DEF_rg_abstractcs_cmderr_read____d91 = INST_rg_abstractcs_cmderr.METH_read();
  DEF__read__h648 = INST_rg_data0.METH_read();
  DEF__read__h672 = INST_rg_data1.METH_read();
  DEF_rg_command_access_reg_write_read____d5 = INST_rg_command_access_reg_write.METH_read();
  DEF_IF_av_read_dm_addr_EQ_0x5_8_THEN_rg_data1_2_EL_ETC___d99 = DEF__read__h672;
  DEF_virt_rg_abstractcs__h720 = (((((tUInt32)(DEF_rg_abstractcs_busy_read____d2)) << 12u) | (((tUInt32)((tUInt8)0u)) << 11u)) | (((tUInt32)(DEF_rg_abstractcs_cmderr_read____d91)) << 8u)) | (tUInt32)((tUInt8)2u);
  DEF_regno__h2725 = 65535u & ((((tUInt32)((tUInt8)0u)) << 13u) | DEF_x__h2735);
  DEF_virt_rg_command__h766 = ((17u << 17u) | (((tUInt32)(DEF_rg_command_access_reg_write_read____d5)) << 16u)) | DEF_regno__h2725;
  switch (ARG_av_read_dm_addr) {
  case (tUInt8)22u:
    PORT_av_read = DEF_virt_rg_abstractcs__h720;
    break;
  case (tUInt8)23u:
    PORT_av_read = DEF_virt_rg_command__h766;
    break;
  case (tUInt8)4u:
    PORT_av_read = DEF__read__h648;
    break;
  default:
    PORT_av_read = DEF_IF_av_read_dm_addr_EQ_0x5_8_THEN_rg_data1_2_EL_ETC___d99;
  }
  return PORT_av_read;
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_av_read()
{
  tUInt8 DEF_CAN_FIRE_av_read;
  tUInt8 PORT_RDY_av_read;
  DEF_CAN_FIRE_av_read = (tUInt8)1u;
  PORT_RDY_av_read = DEF_CAN_FIRE_av_read;
  return PORT_RDY_av_read;
}

void MOD_mkDM_Abstract_Commands::METH_write(tUInt8 ARG_write_dm_addr, tUInt32 ARG_write_dm_word)
{
  tUInt32 DEF_v__h3146;
  tUInt32 DEF_v__h2907;
  tUInt32 DEF_v__h3289;
  tUInt32 DEF_v__h3652;
  tUInt32 DEF_v__h3787;
  tUInt32 DEF_v__h3464;
  tUInt32 DEF_v__h4342;
  tUInt8 DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d134;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x4_11___d112;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d225;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d226;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d138;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d144;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d152;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d161;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d170;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d176;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d183;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d188;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d193;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d198;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d203;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d208;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d224;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d234;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d236;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d238;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d240;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d242;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d244;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d246;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d248;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d250;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d252;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d254;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d256;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d258;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d260;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d262;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d264;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d266;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d268;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d270;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d272;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d274;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d276;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d278;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d280;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d282;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d284;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d286;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d288;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d290;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d292;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d230;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x16_02___d108;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d356;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x5_13___d114;
  tUInt8 DEF_NOT_rg_abstractcs_busy_read___d141;
  tUInt8 DEF_NOT_write_dm_word_BIT_24_21___d147;
  tUInt8 DEF_NOT_write_dm_word_BIT_18_25___d155;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x17_10___d227;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x4_11_12_AND_NOT_write_d_ETC___d115;
  tUInt8 DEF_NOT_write_dm_word_BITS_22_TO_20_22_EQ_3_23___d124;
  tUInt8 DEF_write_dm_addr_EQ_0x4___d111;
  tUInt8 DEF_write_dm_addr_EQ_0x5___d113;
  tUInt8 DEF_write_dm_addr_EQ_0x6___d255;
  tUInt8 DEF_write_dm_addr_EQ_0x7___d257;
  tUInt8 DEF_write_dm_addr_EQ_0x8___d259;
  tUInt8 DEF_write_dm_addr_EQ_0x9___d261;
  tUInt8 DEF_write_dm_addr_EQ_0xA___d263;
  tUInt8 DEF_write_dm_addr_EQ_0xB___d265;
  tUInt8 DEF_write_dm_addr_EQ_0xC___d267;
  tUInt8 DEF_write_dm_addr_EQ_0xD___d269;
  tUInt8 DEF_write_dm_addr_EQ_0xF___d271;
  tUInt8 DEF_write_dm_addr_EQ_0x10___d233;
  tUInt8 DEF_write_dm_addr_EQ_0x11___d235;
  tUInt8 DEF_write_dm_addr_EQ_0x12___d237;
  tUInt8 DEF_write_dm_addr_EQ_0x13___d239;
  tUInt8 DEF_write_dm_addr_EQ_0x14___d241;
  tUInt8 DEF_write_dm_addr_EQ_0x15___d243;
  tUInt8 DEF_write_dm_addr_EQ_0x18___d273;
  tUInt8 DEF_write_dm_addr_EQ_0x19___d245;
  tUInt8 DEF_write_dm_addr_EQ_0x20___d275;
  tUInt8 DEF_write_dm_addr_EQ_0x30___d247;
  tUInt8 DEF_write_dm_addr_EQ_0x38___d277;
  tUInt8 DEF_write_dm_addr_EQ_0x39___d279;
  tUInt8 DEF_write_dm_addr_EQ_0x3A___d281;
  tUInt8 DEF_write_dm_addr_EQ_0x3B___d283;
  tUInt8 DEF_write_dm_addr_EQ_0x3C___d285;
  tUInt8 DEF_write_dm_addr_EQ_0x3D___d287;
  tUInt8 DEF_write_dm_addr_EQ_0x3E___d289;
  tUInt8 DEF_write_dm_addr_EQ_0x3F___d291;
  tUInt8 DEF_write_dm_addr_EQ_0x40___d249;
  tUInt8 DEF_write_dm_addr_EQ_0x5F___d251;
  tUInt8 DEF_write_dm_addr_EQ_0x60___d253;
  tUInt8 DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20_22_EQ_0___d179;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20_22_EQ_1___d184;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20_22_EQ_2___d189;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20_22_EQ_3___d123;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20_22_EQ_4___d194;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20_22_EQ_5___d199;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20_22_EQ_6___d204;
  tUInt8 DEF_write_dm_addr_EQ_0x16___d102;
  tUInt8 DEF_IF_write_dm_addr_EQ_0x16_02_THEN_IF_rg_abstrac_ETC___d133;
  tUInt8 DEF_write_dm_addr_EQ_0x17___d110;
  tUInt8 DEF_write_dm_word_BIT_16___d162;
  tUInt32 DEF_regno__h3875;
  tUInt8 DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d119;
  tUInt8 DEF_write_dm_word_BIT_24___d121;
  tUInt8 DEF_write_dm_word_BIT_18___d125;
  tUInt8 DEF_write_dm_word_BIT_17___d128;
  tUInt8 DEF_write_dm_word_BITS_22_TO_20___d122;
  DEF_write_dm_word_BITS_22_TO_20___d122 = (tUInt8)((tUInt8)7u & (ARG_write_dm_word >> 20u));
  DEF_write_dm_word_BIT_17___d128 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 17u));
  DEF_write_dm_word_BIT_18___d125 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 18u));
  DEF_write_dm_word_BIT_24___d121 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 24u));
  DEF_rg_abstractcs_cmderr_read____d91 = INST_rg_abstractcs_cmderr.METH_read();
  DEF_rg_abstractcs_busy_read____d2 = INST_rg_abstractcs_busy.METH_read();
  DEF_regno__h3875 = (tUInt32)(8191u & ARG_write_dm_word);
  DEF_write_dm_word_BIT_16___d162 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 16u));
  DEF_write_dm_addr_EQ_0x17___d110 = ARG_write_dm_addr == (tUInt8)23u;
  DEF_write_dm_addr_EQ_0x16___d102 = ARG_write_dm_addr == (tUInt8)22u;
  DEF_write_dm_word_BITS_22_TO_20_22_EQ_6___d204 = DEF_write_dm_word_BITS_22_TO_20___d122 == (tUInt8)6u;
  DEF_write_dm_word_BITS_22_TO_20_22_EQ_5___d199 = DEF_write_dm_word_BITS_22_TO_20___d122 == (tUInt8)5u;
  DEF_write_dm_word_BITS_22_TO_20_22_EQ_4___d194 = DEF_write_dm_word_BITS_22_TO_20___d122 == (tUInt8)4u;
  DEF_write_dm_word_BITS_22_TO_20_22_EQ_2___d189 = DEF_write_dm_word_BITS_22_TO_20___d122 == (tUInt8)2u;
  DEF_write_dm_word_BITS_22_TO_20_22_EQ_3___d123 = DEF_write_dm_word_BITS_22_TO_20___d122 == (tUInt8)3u;
  DEF_write_dm_word_BITS_22_TO_20_22_EQ_1___d184 = DEF_write_dm_word_BITS_22_TO_20___d122 == (tUInt8)1u;
  DEF_write_dm_word_BITS_22_TO_20_22_EQ_0___d179 = DEF_write_dm_word_BITS_22_TO_20___d122 == (tUInt8)0u;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 = DEF_rg_abstractcs_cmderr_read____d91 == (tUInt8)0u;
  DEF_write_dm_addr_EQ_0x60___d253 = ARG_write_dm_addr == (tUInt8)96u;
  DEF_write_dm_addr_EQ_0x40___d249 = ARG_write_dm_addr == (tUInt8)64u;
  DEF_write_dm_addr_EQ_0x5F___d251 = ARG_write_dm_addr == (tUInt8)95u;
  DEF_write_dm_addr_EQ_0x39___d279 = ARG_write_dm_addr == (tUInt8)57u;
  DEF_write_dm_addr_EQ_0x3F___d291 = ARG_write_dm_addr == (tUInt8)63u;
  DEF_write_dm_addr_EQ_0x3E___d289 = ARG_write_dm_addr == (tUInt8)62u;
  DEF_write_dm_addr_EQ_0x3D___d287 = ARG_write_dm_addr == (tUInt8)61u;
  DEF_write_dm_addr_EQ_0x3C___d285 = ARG_write_dm_addr == (tUInt8)60u;
  DEF_write_dm_addr_EQ_0x3A___d281 = ARG_write_dm_addr == (tUInt8)58u;
  DEF_write_dm_addr_EQ_0x3B___d283 = ARG_write_dm_addr == (tUInt8)59u;
  DEF_write_dm_addr_EQ_0x38___d277 = ARG_write_dm_addr == (tUInt8)56u;
  DEF_write_dm_addr_EQ_0x30___d247 = ARG_write_dm_addr == (tUInt8)48u;
  DEF_write_dm_addr_EQ_0x20___d275 = ARG_write_dm_addr == (tUInt8)32u;
  DEF_write_dm_addr_EQ_0x18___d273 = ARG_write_dm_addr == (tUInt8)24u;
  DEF_write_dm_addr_EQ_0x19___d245 = ARG_write_dm_addr == (tUInt8)25u;
  DEF_write_dm_addr_EQ_0x15___d243 = ARG_write_dm_addr == (tUInt8)21u;
  DEF_write_dm_addr_EQ_0x14___d241 = ARG_write_dm_addr == (tUInt8)20u;
  DEF_write_dm_addr_EQ_0x13___d239 = ARG_write_dm_addr == (tUInt8)19u;
  DEF_write_dm_addr_EQ_0x12___d237 = ARG_write_dm_addr == (tUInt8)18u;
  DEF_write_dm_addr_EQ_0x10___d233 = ARG_write_dm_addr == (tUInt8)16u;
  DEF_write_dm_addr_EQ_0x11___d235 = ARG_write_dm_addr == (tUInt8)17u;
  DEF_write_dm_addr_EQ_0xF___d271 = ARG_write_dm_addr == (tUInt8)15u;
  DEF_write_dm_addr_EQ_0xD___d269 = ARG_write_dm_addr == (tUInt8)13u;
  DEF_write_dm_addr_EQ_0xC___d267 = ARG_write_dm_addr == (tUInt8)12u;
  DEF_write_dm_addr_EQ_0xB___d265 = ARG_write_dm_addr == (tUInt8)11u;
  DEF_write_dm_addr_EQ_0x9___d261 = ARG_write_dm_addr == (tUInt8)9u;
  DEF_write_dm_addr_EQ_0xA___d263 = ARG_write_dm_addr == (tUInt8)10u;
  DEF_write_dm_addr_EQ_0x8___d259 = ARG_write_dm_addr == (tUInt8)8u;
  DEF_write_dm_addr_EQ_0x7___d257 = ARG_write_dm_addr == (tUInt8)7u;
  DEF_write_dm_addr_EQ_0x5___d113 = ARG_write_dm_addr == (tUInt8)5u;
  DEF_write_dm_addr_EQ_0x6___d255 = ARG_write_dm_addr == (tUInt8)6u;
  DEF_write_dm_addr_EQ_0x4___d111 = ARG_write_dm_addr == (tUInt8)4u;
  DEF_NOT_write_dm_word_BITS_22_TO_20_22_EQ_3_23___d124 = !DEF_write_dm_word_BITS_22_TO_20_22_EQ_3___d123;
  switch (ARG_write_dm_addr) {
  case (tUInt8)22u:
    DEF_IF_write_dm_addr_EQ_0x16_02_THEN_IF_rg_abstrac_ETC___d133 = DEF_rg_abstractcs_busy_read____d2 ? (tUInt8)1u : (tUInt8)0u;
    break;
  case (tUInt8)23u:
    DEF_IF_write_dm_addr_EQ_0x16_02_THEN_IF_rg_abstrac_ETC___d133 = DEF_rg_abstractcs_busy_read____d2 ? (tUInt8)1u : (DEF_write_dm_word_BIT_24___d121 || (DEF_NOT_write_dm_word_BITS_22_TO_20_22_EQ_3_23___d124 || DEF_write_dm_word_BIT_18___d125) ? (tUInt8)2u : (DEF_write_dm_word_BIT_17___d128 ? (tUInt8)0u : (tUInt8)2u));
    break;
  default:
    DEF_IF_write_dm_addr_EQ_0x16_02_THEN_IF_rg_abstrac_ETC___d133 = (tUInt8)2u;
  }
  DEF_NOT_write_dm_addr_EQ_0x17_10___d227 = !DEF_write_dm_addr_EQ_0x17___d110;
  DEF_NOT_write_dm_word_BIT_18_25___d155 = !DEF_write_dm_word_BIT_18___d125;
  DEF_NOT_write_dm_word_BIT_24_21___d147 = !DEF_write_dm_word_BIT_24___d121;
  DEF_NOT_rg_abstractcs_busy_read___d141 = !DEF_rg_abstractcs_busy_read____d2;
  DEF_NOT_write_dm_addr_EQ_0x5_13___d114 = !DEF_write_dm_addr_EQ_0x5___d113;
  DEF_NOT_write_dm_addr_EQ_0x16_02___d108 = !DEF_write_dm_addr_EQ_0x16___d102;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d292 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x3F___d291;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d290 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x3E___d289;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d288 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x3D___d287;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d286 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x3C___d285;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d284 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x3B___d283;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d282 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x3A___d281;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d280 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x39___d279;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d278 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x38___d277;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d276 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x20___d275;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d274 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x18___d273;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d272 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0xF___d271;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d270 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0xD___d269;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d268 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0xC___d267;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d266 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0xB___d265;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d264 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0xA___d263;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d262 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x9___d261;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d260 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x8___d259;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d258 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x7___d257;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d256 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x6___d255;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d252 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x5F___d251;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d254 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x60___d253;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d250 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x40___d249;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d248 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x30___d247;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d246 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x19___d245;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d244 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x15___d243;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d242 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x14___d241;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d240 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x13___d239;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d238 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x12___d237;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d236 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x11___d235;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d234 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x10___d233;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d224 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && (DEF_NOT_write_dm_word_BITS_22_TO_20_22_EQ_3_23___d124 && (!DEF_write_dm_word_BITS_22_TO_20_22_EQ_0___d179 && (!DEF_write_dm_word_BITS_22_TO_20_22_EQ_1___d184 && (!DEF_write_dm_word_BITS_22_TO_20_22_EQ_2___d189 && (!DEF_write_dm_word_BITS_22_TO_20_22_EQ_4___d194 && (!DEF_write_dm_word_BITS_22_TO_20_22_EQ_5___d199 && !DEF_write_dm_word_BITS_22_TO_20_22_EQ_6___d204)))))))));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d203 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && DEF_write_dm_word_BITS_22_TO_20_22_EQ_5___d199)));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d208 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && DEF_write_dm_word_BITS_22_TO_20_22_EQ_6___d204)));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d161 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && (DEF_write_dm_word_BITS_22_TO_20_22_EQ_3___d123 && (DEF_NOT_write_dm_word_BIT_18_25___d155 && DEF_write_dm_word_BIT_17___d128)))));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d198 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && DEF_write_dm_word_BITS_22_TO_20_22_EQ_4___d194)));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d193 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && DEF_write_dm_word_BITS_22_TO_20_22_EQ_2___d189)));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d188 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && DEF_write_dm_word_BITS_22_TO_20_22_EQ_1___d184)));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d183 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && DEF_write_dm_word_BITS_22_TO_20_22_EQ_0___d179)));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d170 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && (DEF_write_dm_word_BITS_22_TO_20_22_EQ_3___d123 && (DEF_NOT_write_dm_word_BIT_18_25___d155 && !DEF_write_dm_word_BIT_17___d128)))));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d176 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && DEF_NOT_write_dm_word_BITS_22_TO_20_22_EQ_3_23___d124)));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d152 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && (DEF_NOT_write_dm_word_BIT_24_21___d147 && (DEF_write_dm_word_BITS_22_TO_20_22_EQ_3___d123 && DEF_write_dm_word_BIT_18___d125))));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d144 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && (DEF_NOT_rg_abstractcs_busy_read___d141 && DEF_write_dm_word_BIT_24___d121));
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d138 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 && DEF_rg_abstractcs_busy_read____d2);
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d225 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x4___d111;
  DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d226 = DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && DEF_write_dm_addr_EQ_0x5___d113;
  DEF_NOT_write_dm_addr_EQ_0x4_11___d112 = !DEF_write_dm_addr_EQ_0x4___d111;
  DEF_NOT_write_dm_addr_EQ_0x4_11_12_AND_NOT_write_d_ETC___d115 = DEF_NOT_write_dm_addr_EQ_0x4_11___d112 && DEF_NOT_write_dm_addr_EQ_0x5_13___d114;
  DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d119 = (DEF_write_dm_addr_EQ_0x16___d102 && (DEF_rg_abstractcs_busy_read____d2 || !(((tUInt8)((tUInt8)7u & (ARG_write_dm_word >> 8u))) == (tUInt8)0u))) || (DEF_NOT_write_dm_addr_EQ_0x16_02___d108 && (DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_write_dm_addr_EQ_0x17___d110 || DEF_NOT_write_dm_addr_EQ_0x4_11_12_AND_NOT_write_d_ETC___d115)));
  DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d356 = DEF_NOT_write_dm_addr_EQ_0x16_02___d108 && (DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_NOT_write_dm_addr_EQ_0x17_10___d227 && (DEF_NOT_write_dm_addr_EQ_0x4_11___d112 && (DEF_NOT_write_dm_addr_EQ_0x5_13___d114 && (!DEF_write_dm_addr_EQ_0x10___d233 && (!DEF_write_dm_addr_EQ_0x11___d235 && (!DEF_write_dm_addr_EQ_0x12___d237 && (!DEF_write_dm_addr_EQ_0x13___d239 && (!DEF_write_dm_addr_EQ_0x14___d241 && (!DEF_write_dm_addr_EQ_0x15___d243 && (!DEF_write_dm_addr_EQ_0x19___d245 && (!DEF_write_dm_addr_EQ_0x30___d247 && (!DEF_write_dm_addr_EQ_0x40___d249 && (!DEF_write_dm_addr_EQ_0x5F___d251 && (!DEF_write_dm_addr_EQ_0x60___d253 && (!DEF_write_dm_addr_EQ_0x6___d255 && (!DEF_write_dm_addr_EQ_0x7___d257 && (!DEF_write_dm_addr_EQ_0x8___d259 && (!DEF_write_dm_addr_EQ_0x9___d261 && (!DEF_write_dm_addr_EQ_0xA___d263 && (!DEF_write_dm_addr_EQ_0xB___d265 && (!DEF_write_dm_addr_EQ_0xC___d267 && (!DEF_write_dm_addr_EQ_0xD___d269 && (!DEF_write_dm_addr_EQ_0xF___d271 && (!DEF_write_dm_addr_EQ_0x18___d273 && (!DEF_write_dm_addr_EQ_0x20___d275 && (!DEF_write_dm_addr_EQ_0x38___d277 && (!DEF_write_dm_addr_EQ_0x39___d279 && (!DEF_write_dm_addr_EQ_0x3A___d281 && (!DEF_write_dm_addr_EQ_0x3B___d283 && (!DEF_write_dm_addr_EQ_0x3C___d285 && (!DEF_write_dm_addr_EQ_0x3D___d287 && (!DEF_write_dm_addr_EQ_0x3E___d289 && !DEF_write_dm_addr_EQ_0x3F___d291)))))))))))))))))))))))))))))))));
  DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d230 = DEF_NOT_write_dm_addr_EQ_0x16_02___d108 && (DEF_rg_abstractcs_cmderr_read__1_EQ_0___d109 && (DEF_NOT_write_dm_addr_EQ_0x17_10___d227 && DEF_NOT_write_dm_addr_EQ_0x4_11_12_AND_NOT_write_d_ETC___d115));
  DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d134 = DEF_write_dm_addr_EQ_0x16___d102 && DEF_rg_abstractcs_busy_read____d2;
  if (DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d119)
    INST_rg_abstractcs_cmderr.METH_write(DEF_IF_write_dm_addr_EQ_0x16_02_THEN_IF_rg_abstrac_ETC___d133);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d134)
      DEF_v__h2913 = dollar_stime(sim_hdl);
    else
      DEF_v__h2913 = 2863311530u;
  DEF_v__h2907 = DEF_v__h2913 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d134)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_1, DEF_v__h2907, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x16_02_AND_rg_abstractcs_bus_ETC___d134)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d138)
      DEF_v__h3152 = dollar_stime(sim_hdl);
    else
      DEF_v__h3152 = 2863311530u;
  }
  DEF_v__h3146 = DEF_v__h3152 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d138)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_3, DEF_v__h3146, ARG_write_dm_word);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d138)
      dollar_display(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d144)
      DEF_v__h3295 = dollar_stime(sim_hdl);
    else
      DEF_v__h3295 = 2863311530u;
  }
  DEF_v__h3289 = DEF_v__h3295 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d144)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_3, DEF_v__h3289, ARG_write_dm_word);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d144)
      dollar_write(sim_hdl, this, "s", &__str_literal_4);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d144)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d144)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_7);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d152)
      DEF_v__h3658 = dollar_stime(sim_hdl);
    else
      DEF_v__h3658 = 2863311530u;
  }
  DEF_v__h3652 = DEF_v__h3658 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d152)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_3, DEF_v__h3652, ARG_write_dm_word);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d152)
      dollar_display(sim_hdl, this, "s", &__str_literal_8);
  }
  if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d161)
    INST_rg_command_access_reg_write.METH_write(DEF_write_dm_word_BIT_16___d162);
  if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d161)
    INST_rg_command_access_reg_regno.METH_write(DEF_regno__h3875);
  if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d161)
    INST_rg_abstractcs_busy.METH_write((tUInt8)1u);
  if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d161)
    INST_rg_start_reg_access.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d170)
      DEF_v__h3793 = dollar_stime(sim_hdl);
    else
      DEF_v__h3793 = 2863311530u;
  DEF_v__h3787 = DEF_v__h3793 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d170)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_3, DEF_v__h3787, ARG_write_dm_word);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d170)
      dollar_display(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d176)
      DEF_v__h3470 = dollar_stime(sim_hdl);
    else
      DEF_v__h3470 = 2863311530u;
  }
  DEF_v__h3464 = DEF_v__h3470 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d176)
      dollar_display(sim_hdl, this, "s,32,32", &__str_literal_3, DEF_v__h3464, ARG_write_dm_word);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d176)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d183)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d188)
      dollar_write(sim_hdl, this, "s", &__str_literal_12);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d193)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d198)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d203)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d208)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d224)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d176)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_18, &__str_literal_7);
  }
  if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d225)
    INST_rg_data0.METH_write(ARG_write_dm_word);
  if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d226)
    INST_rg_data1.METH_write(ARG_write_dm_word);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d230)
      DEF_v__h4348 = dollar_stime(sim_hdl);
    else
      DEF_v__h4348 = 2863311530u;
  DEF_v__h4342 = DEF_v__h4348 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d230)
      dollar_write(sim_hdl, this, "s,32", &__str_literal_19, DEF_v__h4342);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d234)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d236)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d238)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d240)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d242)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d244)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d246)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d248)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d250)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d252)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d254)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d256)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d258)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d260)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d262)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d264)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d266)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d268)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d270)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d272)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d274)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d276)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d278)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d280)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d282)
      dollar_write(sim_hdl, this, "s", &__str_literal_44);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d284)
      dollar_write(sim_hdl, this, "s", &__str_literal_45);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d286)
      dollar_write(sim_hdl, this, "s", &__str_literal_46);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d288)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d290)
      dollar_write(sim_hdl, this, "s", &__str_literal_48);
    if (DEF_rg_abstractcs_cmderr_read__1_EQ_0_09_AND_write_ETC___d292)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d356)
      dollar_write(sim_hdl, this, "s,7", &__str_literal_50, ARG_write_dm_addr);
    if (DEF_NOT_write_dm_addr_EQ_0x16_02_08_AND_rg_abstrac_ETC___d230)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_51, ARG_write_dm_word, &__str_literal_7);
  }
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_write()
{
  tUInt8 DEF_CAN_FIRE_write;
  tUInt8 PORT_RDY_write;
  DEF_CAN_FIRE_write = (tUInt8)1u;
  PORT_RDY_write = DEF_CAN_FIRE_write;
  return PORT_RDY_write;
}

tUWide MOD_mkDM_Abstract_Commands::METH_hart0_gpr_mem_client_request_get()
{
  DEF_hart0_gpr_mem_client_request_get__avValue1 = INST_f_hart0_gpr_reqs.METH_first();
  PORT_hart0_gpr_mem_client_request_get = DEF_hart0_gpr_mem_client_request_get__avValue1;
  INST_f_hart0_gpr_reqs.METH_deq();
  return PORT_hart0_gpr_mem_client_request_get;
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_hart0_gpr_mem_client_request_get()
{
  tUInt8 DEF_CAN_FIRE_hart0_gpr_mem_client_request_get;
  tUInt8 PORT_RDY_hart0_gpr_mem_client_request_get;
  DEF_CAN_FIRE_hart0_gpr_mem_client_request_get = INST_f_hart0_gpr_reqs.METH_i_notEmpty();
  PORT_RDY_hart0_gpr_mem_client_request_get = DEF_CAN_FIRE_hart0_gpr_mem_client_request_get;
  return PORT_RDY_hart0_gpr_mem_client_request_get;
}

void MOD_mkDM_Abstract_Commands::METH_hart0_gpr_mem_client_response_put(tUWide ARG_hart0_gpr_mem_client_response_put)
{
  PORT_hart0_gpr_mem_client_response_put = ARG_hart0_gpr_mem_client_response_put;
  INST_f_hart0_gpr_rsps.METH_enq(ARG_hart0_gpr_mem_client_response_put);
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_hart0_gpr_mem_client_response_put()
{
  tUInt8 DEF_CAN_FIRE_hart0_gpr_mem_client_response_put;
  tUInt8 PORT_RDY_hart0_gpr_mem_client_response_put;
  DEF_CAN_FIRE_hart0_gpr_mem_client_response_put = INST_f_hart0_gpr_rsps.METH_i_notFull();
  PORT_RDY_hart0_gpr_mem_client_response_put = DEF_CAN_FIRE_hart0_gpr_mem_client_response_put;
  return PORT_RDY_hart0_gpr_mem_client_response_put;
}

tUWide MOD_mkDM_Abstract_Commands::METH_hart0_fpr_mem_client_request_get()
{
  DEF_hart0_fpr_mem_client_request_get__avValue2 = INST_f_hart0_fpr_reqs.METH_first();
  PORT_hart0_fpr_mem_client_request_get = DEF_hart0_fpr_mem_client_request_get__avValue2;
  INST_f_hart0_fpr_reqs.METH_deq();
  return PORT_hart0_fpr_mem_client_request_get;
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_hart0_fpr_mem_client_request_get()
{
  tUInt8 DEF_CAN_FIRE_hart0_fpr_mem_client_request_get;
  tUInt8 PORT_RDY_hart0_fpr_mem_client_request_get;
  DEF_CAN_FIRE_hart0_fpr_mem_client_request_get = INST_f_hart0_fpr_reqs.METH_i_notEmpty();
  PORT_RDY_hart0_fpr_mem_client_request_get = DEF_CAN_FIRE_hart0_fpr_mem_client_request_get;
  return PORT_RDY_hart0_fpr_mem_client_request_get;
}

void MOD_mkDM_Abstract_Commands::METH_hart0_fpr_mem_client_response_put(tUWide ARG_hart0_fpr_mem_client_response_put)
{
  PORT_hart0_fpr_mem_client_response_put = ARG_hart0_fpr_mem_client_response_put;
  INST_f_hart0_fpr_rsps.METH_enq(ARG_hart0_fpr_mem_client_response_put);
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_hart0_fpr_mem_client_response_put()
{
  tUInt8 DEF_CAN_FIRE_hart0_fpr_mem_client_response_put;
  tUInt8 PORT_RDY_hart0_fpr_mem_client_response_put;
  DEF_CAN_FIRE_hart0_fpr_mem_client_response_put = INST_f_hart0_fpr_rsps.METH_i_notFull();
  PORT_RDY_hart0_fpr_mem_client_response_put = DEF_CAN_FIRE_hart0_fpr_mem_client_response_put;
  return PORT_RDY_hart0_fpr_mem_client_response_put;
}

tUWide MOD_mkDM_Abstract_Commands::METH_hart0_csr_mem_client_request_get()
{
  DEF_hart0_csr_mem_client_request_get__avValue3 = INST_f_hart0_csr_reqs.METH_first();
  PORT_hart0_csr_mem_client_request_get = DEF_hart0_csr_mem_client_request_get__avValue3;
  INST_f_hart0_csr_reqs.METH_deq();
  return PORT_hart0_csr_mem_client_request_get;
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_hart0_csr_mem_client_request_get()
{
  tUInt8 DEF_CAN_FIRE_hart0_csr_mem_client_request_get;
  tUInt8 PORT_RDY_hart0_csr_mem_client_request_get;
  DEF_CAN_FIRE_hart0_csr_mem_client_request_get = INST_f_hart0_csr_reqs.METH_i_notEmpty();
  PORT_RDY_hart0_csr_mem_client_request_get = DEF_CAN_FIRE_hart0_csr_mem_client_request_get;
  return PORT_RDY_hart0_csr_mem_client_request_get;
}

void MOD_mkDM_Abstract_Commands::METH_hart0_csr_mem_client_response_put(tUWide ARG_hart0_csr_mem_client_response_put)
{
  PORT_hart0_csr_mem_client_response_put = ARG_hart0_csr_mem_client_response_put;
  INST_f_hart0_csr_rsps.METH_enq(ARG_hart0_csr_mem_client_response_put);
}

tUInt8 MOD_mkDM_Abstract_Commands::METH_RDY_hart0_csr_mem_client_response_put()
{
  tUInt8 DEF_CAN_FIRE_hart0_csr_mem_client_response_put;
  tUInt8 PORT_RDY_hart0_csr_mem_client_response_put;
  DEF_CAN_FIRE_hart0_csr_mem_client_response_put = INST_f_hart0_csr_rsps.METH_i_notFull();
  PORT_RDY_hart0_csr_mem_client_response_put = DEF_CAN_FIRE_hart0_csr_mem_client_response_put;
  return PORT_RDY_hart0_csr_mem_client_response_put;
}


/* Reset routines */

void MOD_mkDM_Abstract_Commands::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rg_start_reg_access.reset_RST(ARG_rst_in);
  INST_f_hart0_gpr_rsps.reset_RST(ARG_rst_in);
  INST_f_hart0_gpr_reqs.reset_RST(ARG_rst_in);
  INST_f_hart0_fpr_rsps.reset_RST(ARG_rst_in);
  INST_f_hart0_fpr_reqs.reset_RST(ARG_rst_in);
  INST_f_hart0_csr_rsps.reset_RST(ARG_rst_in);
  INST_f_hart0_csr_reqs.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDM_Abstract_Commands::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDM_Abstract_Commands::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_f_hart0_csr_reqs.dump_state(indent + 2u);
  INST_f_hart0_csr_rsps.dump_state(indent + 2u);
  INST_f_hart0_fpr_reqs.dump_state(indent + 2u);
  INST_f_hart0_fpr_rsps.dump_state(indent + 2u);
  INST_f_hart0_gpr_reqs.dump_state(indent + 2u);
  INST_f_hart0_gpr_rsps.dump_state(indent + 2u);
  INST_rg_abstractcs_busy.dump_state(indent + 2u);
  INST_rg_abstractcs_cmderr.dump_state(indent + 2u);
  INST_rg_command_access_reg_regno.dump_state(indent + 2u);
  INST_rg_command_access_reg_write.dump_state(indent + 2u);
  INST_rg_data0.dump_state(indent + 2u);
  INST_rg_data1.dump_state(indent + 2u);
  INST_rg_start_reg_access.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDM_Abstract_Commands::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 54u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48", 3u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h648", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h672", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csr_addr__h770", 12u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_hart0_csr_rsps_first____d20", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_hart0_fpr_rsps_first____d69", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "f_hart0_gpr_rsps_first____d46", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "fpr_addr__h772", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "gpr_addr__h771", 5u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_csr_mem_client_request_get__avValue3", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_fpr_mem_client_request_get__avValue2", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_gpr_mem_client_request_get__avValue1", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "req_data__h850", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_abstractcs_busy_read____d2", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_abstractcs_cmderr_read____d91", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_command_access_reg_write_read____d5", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2913", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3152", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3295", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3470", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3658", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3793", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h4348", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1325", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h1764", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h2735", 13u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_csr_mem_client_request_get", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_csr_mem_client_response_put", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_fpr_mem_client_request_get", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_fpr_mem_client_response_put", 65u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_gpr_mem_client_request_get", 70u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "hart0_gpr_mem_client_response_put", 65u);
  num = INST_f_hart0_csr_reqs.dump_VCD_defs(num);
  num = INST_f_hart0_csr_rsps.dump_VCD_defs(num);
  num = INST_f_hart0_fpr_reqs.dump_VCD_defs(num);
  num = INST_f_hart0_fpr_rsps.dump_VCD_defs(num);
  num = INST_f_hart0_gpr_reqs.dump_VCD_defs(num);
  num = INST_f_hart0_gpr_rsps.dump_VCD_defs(num);
  num = INST_rg_abstractcs_busy.dump_VCD_defs(num);
  num = INST_rg_abstractcs_cmderr.dump_VCD_defs(num);
  num = INST_rg_command_access_reg_regno.dump_VCD_defs(num);
  num = INST_rg_command_access_reg_write.dump_VCD_defs(num);
  num = INST_rg_data0.dump_VCD_defs(num);
  num = INST_rg_data1.dump_VCD_defs(num);
  num = INST_rg_start_reg_access.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDM_Abstract_Commands::dump_VCD(tVCDDumpType dt,
					  unsigned int levels,
					  MOD_mkDM_Abstract_Commands &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkDM_Abstract_Commands::vcd_defs(tVCDDumpType dt, MOD_mkDM_Abstract_Commands &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 12u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 5u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 13u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 65u);
    vcd_write_x(sim_hdl, num++, 70u);
    vcd_write_x(sim_hdl, num++, 65u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22) != DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22, 3u);
	backing.DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22 = DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22;
      }
      ++num;
      if ((backing.DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71) != DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71, 3u);
	backing.DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71 = DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71;
      }
      ++num;
      if ((backing.DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48) != DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48, 3u);
	backing.DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48 = DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27) != DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27, 77u);
	backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27 = DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51) != DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51, 70u);
	backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51 = DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74) != DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74, 70u);
	backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74 = DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15) != DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15, 77u);
	backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15 = DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42) != DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42, 70u);
	backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42 = DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42;
      }
      ++num;
      if ((backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65) != DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65)
      {
	vcd_write_val(sim_hdl, num, DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65, 70u);
	backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65 = DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65;
      }
      ++num;
      if ((backing.DEF__read__h648) != DEF__read__h648)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h648, 32u);
	backing.DEF__read__h648 = DEF__read__h648;
      }
      ++num;
      if ((backing.DEF__read__h672) != DEF__read__h672)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h672, 32u);
	backing.DEF__read__h672 = DEF__read__h672;
      }
      ++num;
      if ((backing.DEF_csr_addr__h770) != DEF_csr_addr__h770)
      {
	vcd_write_val(sim_hdl, num, DEF_csr_addr__h770, 12u);
	backing.DEF_csr_addr__h770 = DEF_csr_addr__h770;
      }
      ++num;
      if ((backing.DEF_f_hart0_csr_rsps_first____d20) != DEF_f_hart0_csr_rsps_first____d20)
      {
	vcd_write_val(sim_hdl, num, DEF_f_hart0_csr_rsps_first____d20, 65u);
	backing.DEF_f_hart0_csr_rsps_first____d20 = DEF_f_hart0_csr_rsps_first____d20;
      }
      ++num;
      if ((backing.DEF_f_hart0_fpr_rsps_first____d69) != DEF_f_hart0_fpr_rsps_first____d69)
      {
	vcd_write_val(sim_hdl, num, DEF_f_hart0_fpr_rsps_first____d69, 65u);
	backing.DEF_f_hart0_fpr_rsps_first____d69 = DEF_f_hart0_fpr_rsps_first____d69;
      }
      ++num;
      if ((backing.DEF_f_hart0_gpr_rsps_first____d46) != DEF_f_hart0_gpr_rsps_first____d46)
      {
	vcd_write_val(sim_hdl, num, DEF_f_hart0_gpr_rsps_first____d46, 65u);
	backing.DEF_f_hart0_gpr_rsps_first____d46 = DEF_f_hart0_gpr_rsps_first____d46;
      }
      ++num;
      if ((backing.DEF_fpr_addr__h772) != DEF_fpr_addr__h772)
      {
	vcd_write_val(sim_hdl, num, DEF_fpr_addr__h772, 5u);
	backing.DEF_fpr_addr__h772 = DEF_fpr_addr__h772;
      }
      ++num;
      if ((backing.DEF_gpr_addr__h771) != DEF_gpr_addr__h771)
      {
	vcd_write_val(sim_hdl, num, DEF_gpr_addr__h771, 5u);
	backing.DEF_gpr_addr__h771 = DEF_gpr_addr__h771;
      }
      ++num;
      if ((backing.DEF_hart0_csr_mem_client_request_get__avValue3) != DEF_hart0_csr_mem_client_request_get__avValue3)
      {
	vcd_write_val(sim_hdl, num, DEF_hart0_csr_mem_client_request_get__avValue3, 77u);
	backing.DEF_hart0_csr_mem_client_request_get__avValue3 = DEF_hart0_csr_mem_client_request_get__avValue3;
      }
      ++num;
      if ((backing.DEF_hart0_fpr_mem_client_request_get__avValue2) != DEF_hart0_fpr_mem_client_request_get__avValue2)
      {
	vcd_write_val(sim_hdl, num, DEF_hart0_fpr_mem_client_request_get__avValue2, 70u);
	backing.DEF_hart0_fpr_mem_client_request_get__avValue2 = DEF_hart0_fpr_mem_client_request_get__avValue2;
      }
      ++num;
      if ((backing.DEF_hart0_gpr_mem_client_request_get__avValue1) != DEF_hart0_gpr_mem_client_request_get__avValue1)
      {
	vcd_write_val(sim_hdl, num, DEF_hart0_gpr_mem_client_request_get__avValue1, 70u);
	backing.DEF_hart0_gpr_mem_client_request_get__avValue1 = DEF_hart0_gpr_mem_client_request_get__avValue1;
      }
      ++num;
      if ((backing.DEF_req_data__h850) != DEF_req_data__h850)
      {
	vcd_write_val(sim_hdl, num, DEF_req_data__h850, 64u);
	backing.DEF_req_data__h850 = DEF_req_data__h850;
      }
      ++num;
      if ((backing.DEF_rg_abstractcs_busy_read____d2) != DEF_rg_abstractcs_busy_read____d2)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_abstractcs_busy_read____d2, 1u);
	backing.DEF_rg_abstractcs_busy_read____d2 = DEF_rg_abstractcs_busy_read____d2;
      }
      ++num;
      if ((backing.DEF_rg_abstractcs_cmderr_read____d91) != DEF_rg_abstractcs_cmderr_read____d91)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_abstractcs_cmderr_read____d91, 3u);
	backing.DEF_rg_abstractcs_cmderr_read____d91 = DEF_rg_abstractcs_cmderr_read____d91;
      }
      ++num;
      if ((backing.DEF_rg_command_access_reg_write_read____d5) != DEF_rg_command_access_reg_write_read____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_command_access_reg_write_read____d5, 1u);
	backing.DEF_rg_command_access_reg_write_read____d5 = DEF_rg_command_access_reg_write_read____d5;
      }
      ++num;
      if ((backing.DEF_v__h2913) != DEF_v__h2913)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2913, 32u);
	backing.DEF_v__h2913 = DEF_v__h2913;
      }
      ++num;
      if ((backing.DEF_v__h3152) != DEF_v__h3152)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3152, 32u);
	backing.DEF_v__h3152 = DEF_v__h3152;
      }
      ++num;
      if ((backing.DEF_v__h3295) != DEF_v__h3295)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3295, 32u);
	backing.DEF_v__h3295 = DEF_v__h3295;
      }
      ++num;
      if ((backing.DEF_v__h3470) != DEF_v__h3470)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3470, 32u);
	backing.DEF_v__h3470 = DEF_v__h3470;
      }
      ++num;
      if ((backing.DEF_v__h3658) != DEF_v__h3658)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3658, 32u);
	backing.DEF_v__h3658 = DEF_v__h3658;
      }
      ++num;
      if ((backing.DEF_v__h3793) != DEF_v__h3793)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3793, 32u);
	backing.DEF_v__h3793 = DEF_v__h3793;
      }
      ++num;
      if ((backing.DEF_v__h4348) != DEF_v__h4348)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h4348, 32u);
	backing.DEF_v__h4348 = DEF_v__h4348;
      }
      ++num;
      if ((backing.DEF_x__h1325) != DEF_x__h1325)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1325, 13u);
	backing.DEF_x__h1325 = DEF_x__h1325;
      }
      ++num;
      if ((backing.DEF_x__h1764) != DEF_x__h1764)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h1764, 13u);
	backing.DEF_x__h1764 = DEF_x__h1764;
      }
      ++num;
      if ((backing.DEF_x__h2735) != DEF_x__h2735)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h2735, 13u);
	backing.DEF_x__h2735 = DEF_x__h2735;
      }
      ++num;
      if ((backing.PORT_hart0_csr_mem_client_request_get) != PORT_hart0_csr_mem_client_request_get)
      {
	vcd_write_val(sim_hdl, num, PORT_hart0_csr_mem_client_request_get, 77u);
	backing.PORT_hart0_csr_mem_client_request_get = PORT_hart0_csr_mem_client_request_get;
      }
      ++num;
      if ((backing.PORT_hart0_csr_mem_client_response_put) != PORT_hart0_csr_mem_client_response_put)
      {
	vcd_write_val(sim_hdl, num, PORT_hart0_csr_mem_client_response_put, 65u);
	backing.PORT_hart0_csr_mem_client_response_put = PORT_hart0_csr_mem_client_response_put;
      }
      ++num;
      if ((backing.PORT_hart0_fpr_mem_client_request_get) != PORT_hart0_fpr_mem_client_request_get)
      {
	vcd_write_val(sim_hdl, num, PORT_hart0_fpr_mem_client_request_get, 70u);
	backing.PORT_hart0_fpr_mem_client_request_get = PORT_hart0_fpr_mem_client_request_get;
      }
      ++num;
      if ((backing.PORT_hart0_fpr_mem_client_response_put) != PORT_hart0_fpr_mem_client_response_put)
      {
	vcd_write_val(sim_hdl, num, PORT_hart0_fpr_mem_client_response_put, 65u);
	backing.PORT_hart0_fpr_mem_client_response_put = PORT_hart0_fpr_mem_client_response_put;
      }
      ++num;
      if ((backing.PORT_hart0_gpr_mem_client_request_get) != PORT_hart0_gpr_mem_client_request_get)
      {
	vcd_write_val(sim_hdl, num, PORT_hart0_gpr_mem_client_request_get, 70u);
	backing.PORT_hart0_gpr_mem_client_request_get = PORT_hart0_gpr_mem_client_request_get;
      }
      ++num;
      if ((backing.PORT_hart0_gpr_mem_client_response_put) != PORT_hart0_gpr_mem_client_response_put)
      {
	vcd_write_val(sim_hdl, num, PORT_hart0_gpr_mem_client_response_put, 65u);
	backing.PORT_hart0_gpr_mem_client_response_put = PORT_hart0_gpr_mem_client_response_put;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22, 3u);
      backing.DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22 = DEF_IF_f_hart0_csr_rsps_first__0_BIT_64_1_THEN_0_E_ETC___d22;
      vcd_write_val(sim_hdl, num++, DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71, 3u);
      backing.DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71 = DEF_IF_f_hart0_fpr_rsps_first__9_BIT_64_0_THEN_0_E_ETC___d71;
      vcd_write_val(sim_hdl, num++, DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48, 3u);
      backing.DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48 = DEF_IF_f_hart0_gpr_rsps_first__6_BIT_64_7_THEN_0_E_ETC___d48;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27, 77u);
      backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27 = DEF__0_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d27;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51, 70u);
      backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51 = DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d51;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74, 70u);
      backing.DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74 = DEF__0_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d74;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15, 77u);
      backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15 = DEF__1_CONCAT_rg_command_access_reg_regno_read_BITS_ETC___d15;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42, 70u);
      backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42 = DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d42;
      vcd_write_val(sim_hdl, num++, DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65, 70u);
      backing.DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65 = DEF__1_CONCAT_rg_command_access_reg_regno_read_MINU_ETC___d65;
      vcd_write_val(sim_hdl, num++, DEF__read__h648, 32u);
      backing.DEF__read__h648 = DEF__read__h648;
      vcd_write_val(sim_hdl, num++, DEF__read__h672, 32u);
      backing.DEF__read__h672 = DEF__read__h672;
      vcd_write_val(sim_hdl, num++, DEF_csr_addr__h770, 12u);
      backing.DEF_csr_addr__h770 = DEF_csr_addr__h770;
      vcd_write_val(sim_hdl, num++, DEF_f_hart0_csr_rsps_first____d20, 65u);
      backing.DEF_f_hart0_csr_rsps_first____d20 = DEF_f_hart0_csr_rsps_first____d20;
      vcd_write_val(sim_hdl, num++, DEF_f_hart0_fpr_rsps_first____d69, 65u);
      backing.DEF_f_hart0_fpr_rsps_first____d69 = DEF_f_hart0_fpr_rsps_first____d69;
      vcd_write_val(sim_hdl, num++, DEF_f_hart0_gpr_rsps_first____d46, 65u);
      backing.DEF_f_hart0_gpr_rsps_first____d46 = DEF_f_hart0_gpr_rsps_first____d46;
      vcd_write_val(sim_hdl, num++, DEF_fpr_addr__h772, 5u);
      backing.DEF_fpr_addr__h772 = DEF_fpr_addr__h772;
      vcd_write_val(sim_hdl, num++, DEF_gpr_addr__h771, 5u);
      backing.DEF_gpr_addr__h771 = DEF_gpr_addr__h771;
      vcd_write_val(sim_hdl, num++, DEF_hart0_csr_mem_client_request_get__avValue3, 77u);
      backing.DEF_hart0_csr_mem_client_request_get__avValue3 = DEF_hart0_csr_mem_client_request_get__avValue3;
      vcd_write_val(sim_hdl, num++, DEF_hart0_fpr_mem_client_request_get__avValue2, 70u);
      backing.DEF_hart0_fpr_mem_client_request_get__avValue2 = DEF_hart0_fpr_mem_client_request_get__avValue2;
      vcd_write_val(sim_hdl, num++, DEF_hart0_gpr_mem_client_request_get__avValue1, 70u);
      backing.DEF_hart0_gpr_mem_client_request_get__avValue1 = DEF_hart0_gpr_mem_client_request_get__avValue1;
      vcd_write_val(sim_hdl, num++, DEF_req_data__h850, 64u);
      backing.DEF_req_data__h850 = DEF_req_data__h850;
      vcd_write_val(sim_hdl, num++, DEF_rg_abstractcs_busy_read____d2, 1u);
      backing.DEF_rg_abstractcs_busy_read____d2 = DEF_rg_abstractcs_busy_read____d2;
      vcd_write_val(sim_hdl, num++, DEF_rg_abstractcs_cmderr_read____d91, 3u);
      backing.DEF_rg_abstractcs_cmderr_read____d91 = DEF_rg_abstractcs_cmderr_read____d91;
      vcd_write_val(sim_hdl, num++, DEF_rg_command_access_reg_write_read____d5, 1u);
      backing.DEF_rg_command_access_reg_write_read____d5 = DEF_rg_command_access_reg_write_read____d5;
      vcd_write_val(sim_hdl, num++, DEF_v__h2913, 32u);
      backing.DEF_v__h2913 = DEF_v__h2913;
      vcd_write_val(sim_hdl, num++, DEF_v__h3152, 32u);
      backing.DEF_v__h3152 = DEF_v__h3152;
      vcd_write_val(sim_hdl, num++, DEF_v__h3295, 32u);
      backing.DEF_v__h3295 = DEF_v__h3295;
      vcd_write_val(sim_hdl, num++, DEF_v__h3470, 32u);
      backing.DEF_v__h3470 = DEF_v__h3470;
      vcd_write_val(sim_hdl, num++, DEF_v__h3658, 32u);
      backing.DEF_v__h3658 = DEF_v__h3658;
      vcd_write_val(sim_hdl, num++, DEF_v__h3793, 32u);
      backing.DEF_v__h3793 = DEF_v__h3793;
      vcd_write_val(sim_hdl, num++, DEF_v__h4348, 32u);
      backing.DEF_v__h4348 = DEF_v__h4348;
      vcd_write_val(sim_hdl, num++, DEF_x__h1325, 13u);
      backing.DEF_x__h1325 = DEF_x__h1325;
      vcd_write_val(sim_hdl, num++, DEF_x__h1764, 13u);
      backing.DEF_x__h1764 = DEF_x__h1764;
      vcd_write_val(sim_hdl, num++, DEF_x__h2735, 13u);
      backing.DEF_x__h2735 = DEF_x__h2735;
      vcd_write_val(sim_hdl, num++, PORT_hart0_csr_mem_client_request_get, 77u);
      backing.PORT_hart0_csr_mem_client_request_get = PORT_hart0_csr_mem_client_request_get;
      vcd_write_val(sim_hdl, num++, PORT_hart0_csr_mem_client_response_put, 65u);
      backing.PORT_hart0_csr_mem_client_response_put = PORT_hart0_csr_mem_client_response_put;
      vcd_write_val(sim_hdl, num++, PORT_hart0_fpr_mem_client_request_get, 70u);
      backing.PORT_hart0_fpr_mem_client_request_get = PORT_hart0_fpr_mem_client_request_get;
      vcd_write_val(sim_hdl, num++, PORT_hart0_fpr_mem_client_response_put, 65u);
      backing.PORT_hart0_fpr_mem_client_response_put = PORT_hart0_fpr_mem_client_response_put;
      vcd_write_val(sim_hdl, num++, PORT_hart0_gpr_mem_client_request_get, 70u);
      backing.PORT_hart0_gpr_mem_client_request_get = PORT_hart0_gpr_mem_client_request_get;
      vcd_write_val(sim_hdl, num++, PORT_hart0_gpr_mem_client_response_put, 65u);
      backing.PORT_hart0_gpr_mem_client_response_put = PORT_hart0_gpr_mem_client_response_put;
    }
}

void MOD_mkDM_Abstract_Commands::vcd_prims(tVCDDumpType dt, MOD_mkDM_Abstract_Commands &backing)
{
  INST_f_hart0_csr_reqs.dump_VCD(dt, backing.INST_f_hart0_csr_reqs);
  INST_f_hart0_csr_rsps.dump_VCD(dt, backing.INST_f_hart0_csr_rsps);
  INST_f_hart0_fpr_reqs.dump_VCD(dt, backing.INST_f_hart0_fpr_reqs);
  INST_f_hart0_fpr_rsps.dump_VCD(dt, backing.INST_f_hart0_fpr_rsps);
  INST_f_hart0_gpr_reqs.dump_VCD(dt, backing.INST_f_hart0_gpr_reqs);
  INST_f_hart0_gpr_rsps.dump_VCD(dt, backing.INST_f_hart0_gpr_rsps);
  INST_rg_abstractcs_busy.dump_VCD(dt, backing.INST_rg_abstractcs_busy);
  INST_rg_abstractcs_cmderr.dump_VCD(dt, backing.INST_rg_abstractcs_cmderr);
  INST_rg_command_access_reg_regno.dump_VCD(dt, backing.INST_rg_command_access_reg_regno);
  INST_rg_command_access_reg_write.dump_VCD(dt, backing.INST_rg_command_access_reg_write);
  INST_rg_data0.dump_VCD(dt, backing.INST_rg_data0);
  INST_rg_data1.dump_VCD(dt, backing.INST_rg_data1);
  INST_rg_start_reg_access.dump_VCD(dt, backing.INST_rg_start_reg_access);
}
