{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737151712673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737151712682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 14:08:32 2025 " "Processing started: Fri Jan 17 14:08:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737151712682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151712682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151712682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737151713084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737151713084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR LedR DE1_SoC.sv(15) " "Verilog HDL Declaration information at DE1_SoC.sv(15): object \"LEDR\" differs only in case from object \"LedR\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737151722530 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR LedR DE1_SoC.sv(91) " "Verilog HDL Declaration information at DE1_SoC.sv(91): object \"LEDR\" differs only in case from object \"LedR\" in the same scope" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737151722530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151722531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_testbench " "Found entity 2: counter_testbench" {  } { { "counter.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/counter.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151722531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensorfsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file sensorfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sensorFSM " "Found entity 1: sensorFSM" {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""} { "Info" "ISGN_ENTITY_NAME" "2 sensorFSM_testbench " "Found entity 2: sensorFSM_testbench" {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151722531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplayer.sv 2 2 " "Found 2 design units, including 2 entities, in source file hexdisplayer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplayer " "Found entity 1: hexDisplayer" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexDisplayer_testbench " "Found entity 2: hexDisplayer_testbench" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151722531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_50 sensorFSM.sv(85) " "Verilog HDL Implicit Net warning at sensorFSM.sv(85): created implicit net for \"CLOCK_50\"" {  } { { "sensorFSM.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/sensorFSM.sv" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151722531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737151722578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 DE1_SoC.sv(19) " "Verilog HDL assignment warning at DE1_SoC.sv(19): truncated value with size 32 to match size of target (1)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737151722578 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(15) " "Output port \"LEDR\" at DE1_SoC.sv(15) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737151722578 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[27\] V_GPIO\[29\] DE1_SoC.sv(16) " "Bidirectional port \"V_GPIO\[29\]\" at DE1_SoC.sv(16) has a one-way connection to bidirectional port \"V_GPIO\[27\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151722578 "|DE1_SoC"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "V_GPIO\[26\] V_GPIO\[28\] DE1_SoC.sv(16) " "Bidirectional port \"V_GPIO\[28\]\" at DE1_SoC.sv(16) has a one-way connection to bidirectional port \"V_GPIO\[26\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151722578 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDisplayer hexDisplayer:hexdisplay " "Elaborating entity \"hexDisplayer\" for hierarchy \"hexDisplayer:hexdisplay\"" {  } { { "DE1_SoC.sv" "hexdisplay" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151722599 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexDisplayer.sv(25) " "Verilog HDL assignment warning at hexDisplayer.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737151722599 "|DE1_SoC|hexDisplayer:hexdisplay"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hexDisplayer.sv(26) " "Verilog HDL assignment warning at hexDisplayer.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737151722599 "|DE1_SoC|hexDisplayer:hexdisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensorFSM sensorFSM:sensors " "Elaborating entity \"sensorFSM\" for hierarchy \"sensorFSM:sensors\"" {  } { { "DE1_SoC.sv" "sensors" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151722610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt " "Elaborating entity \"counter\" for hierarchy \"counter:cnt\"" {  } { { "DE1_SoC.sv" "cnt" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151722610 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexDisplayer:hexdisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexDisplayer:hexdisplay\|Mod0\"" {  } { { "hexDisplayer.sv" "Mod0" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151722922 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hexDisplayer:hexdisplay\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hexDisplayer:hexdisplay\|Div0\"" {  } { { "hexDisplayer.sv" "Div0" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151722922 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737151722922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hexDisplayer:hexdisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hexDisplayer:hexdisplay\|lpm_divide:Mod0\"" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151722949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexDisplayer:hexdisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"hexDisplayer:hexdisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151722949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151722949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151722949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151722949 ""}  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737151722949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_52m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_52m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_52m " "Found entity 1: lpm_divide_52m" {  } { { "db/lpm_divide_52m.tdf" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/db/lpm_divide_52m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151722978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151722981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mse " "Found entity 1: alt_u_div_mse" {  } { { "db/alt_u_div_mse.tdf" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/db/alt_u_div_mse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151722988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151722988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hexDisplayer:hexdisplay\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hexDisplayer:hexdisplay\|lpm_divide:Div0\"" {  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151723004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hexDisplayer:hexdisplay\|lpm_divide:Div0 " "Instantiated megafunction \"hexDisplayer:hexdisplay\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151723004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151723004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151723004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737151723004 ""}  } { { "hexDisplayer.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/hexDisplayer.sv" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737151723004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2am " "Found entity 1: lpm_divide_2am" {  } { { "db/lpm_divide_2am.tdf" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/db/lpm_divide_2am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737151723020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151723020 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[28\] " "bidirectional pin \"V_GPIO\[28\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[29\] " "bidirectional pin \"V_GPIO\[29\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[30\] " "bidirectional pin \"V_GPIO\[30\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[23\] " "bidirectional pin \"V_GPIO\[23\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[24\] " "bidirectional pin \"V_GPIO\[24\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[25\] " "bidirectional pin \"V_GPIO\[25\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[31\] " "bidirectional pin \"V_GPIO\[31\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[32\] " "bidirectional pin \"V_GPIO\[32\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[33\] " "bidirectional pin \"V_GPIO\[33\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[34\] " "bidirectional pin \"V_GPIO\[34\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "V_GPIO\[35\] " "bidirectional pin \"V_GPIO\[35\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737151723161 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737151723161 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "a~synth " "Node \"a~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723210 ""} { "Warning" "WMLS_MLS_NODE_NAME" "b~synth " "Node \"b~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723210 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737151723210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737151723210 "|DE1_SoC|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737151723210 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737151723272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rubyw/Downloads/EE 371/lab0/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/rubyw/Downloads/EE 371/lab0/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151723493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737151723619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737151723619 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/rubyw/Downloads/EE 371/lab0/DE1_SoC.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737151723673 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737151723673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737151723683 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737151723683 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "13 " "Implemented 13 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737151723683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737151723683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737151723683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737151723728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 14:08:43 2025 " "Processing ended: Fri Jan 17 14:08:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737151723728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737151723728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737151723728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737151723728 ""}
