# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ../run.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap xil_defaultlib xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:47 on May 29,2024
# vlog -reportprogress 300 -sv -incr -work xil_defaultlib ../testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 17:03:47 on May 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:47 on May 29,2024
# vlog -reportprogress 300 -incr "+cover" -work xil_defaultlib -f ../design_ver.f 
# -- Compiling module generate_3x3_winndows
# -- Compiling module sync_fifo
# -- Compiling module avg_fliter
# 
# Top level modules:
# 	avg_fliter
# End time: 17:03:47 on May 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t ps -quiet -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.testbench 
# Start time: 17:03:47 on May 29,2024
# ======image_result_check begin=========
##############image result check end##############
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(133): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308525 ns  Iteration: 1  Instance: /testbench
# ** Error (suppressible): (vsim-PLI-3085) ../testbench.sv(138): $fwrite : Argument 1 is an unknown file descriptor.
#    Time: 12308525 ns  Iteration: 1  Instance: /testbench
add wave -position insertpoint sim:/testbench/u_avg_fliter/u_generate_3x3_winndows/*
# End time: 10:40:55 on May 30,2024, Elapsed time: 17:37:08
# Errors: 2, Warnings: 0
