INFO:sim:172 - Generating IP...
<<<<<<< HEAD
Cancelled executing Tcl generator.
Wrote CGP file for project 'Write'.
=======
Applying current project options...
Finished applying current project options.
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'ROM_MUL' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'ROM_MUL'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
WARNING:sim - A core named 'ROM_MUL' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'ROM_MUL'...
Delivering associated files for 'ROM_MUL'...
Generating implementation netlist for 'ROM_MUL'...
INFO:sim - Pre-processing HDL files for 'ROM_MUL'...
Running synthesis for 'ROM_MUL'
Running ngcbuild...
Writing VEO instantiation template for 'ROM_MUL'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Writing Verilog structural simulation model for 'ROM_MUL'...
WARNING:sim - Verilog simulation file type 'Behavioral' is not valid for this
   core. Overriding with simulation file type 'Structural'.
Delivered 3 files into directory
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ROM_MUL'...
Generating metadata file...
Generating ISE project...
XCO file found: ROM_MUL.xco
XMDF file found: ROM_MUL_xmdf.tcl
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL.
asy -view all -origin_type imported
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL.
ngc -view all -origin_type created
Checking file
"C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL
.ngc" for project device match ...
File
"C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL
.ngc" device information matches project device.
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL.
sym -view all -origin_type imported
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL.
v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_
   MUL.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/evan/Documents/FFT_FPGA/FFT_FPGA/Final_FPGA/ipcore_dir/tmp/_cg/ROM_MUL.
veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ROM_MUL"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ROM_MUL'.
>>>>>>> 194f826d70e3551998efa86c0b2fe416ccd177d3
