INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.sim/sim_1/synth/func/xsim/tb_POKEY_Top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AUDCTL_reg
INFO: [VRFC 10-311] analyzing module IO_core
INFO: [VRFC 10-311] analyzing module IRQ_core
INFO: [VRFC 10-311] analyzing module KEY_core
INFO: [VRFC 10-311] analyzing module POKEY_Top
INFO: [VRFC 10-311] analyzing module POT_core
INFO: [VRFC 10-311] analyzing module SER_core
INFO: [VRFC 10-311] analyzing module SKCTLS_reg
INFO: [VRFC 10-311] analyzing module SKSTAT_reg
INFO: [VRFC 10-311] analyzing module aud_control
INFO: [VRFC 10-311] analyzing module aud_control_1
INFO: [VRFC 10-311] analyzing module aud_control_hp
INFO: [VRFC 10-311] analyzing module aud_control_hp_0
INFO: [VRFC 10-311] analyzing module cell15
INFO: [VRFC 10-311] analyzing module cell15_10
INFO: [VRFC 10-311] analyzing module cell15_11
INFO: [VRFC 10-311] analyzing module cell15_12
INFO: [VRFC 10-311] analyzing module cell15_13
INFO: [VRFC 10-311] analyzing module cell15_14
INFO: [VRFC 10-311] analyzing module cell15_15
INFO: [VRFC 10-311] analyzing module cell15_16
INFO: [VRFC 10-311] analyzing module cell16
INFO: [VRFC 10-311] analyzing module cell17
INFO: [VRFC 10-311] analyzing module cell17_17
INFO: [VRFC 10-311] analyzing module cell17_2
INFO: [VRFC 10-311] analyzing module cell17_3
INFO: [VRFC 10-311] analyzing module cell17_4
INFO: [VRFC 10-311] analyzing module cell17_5
INFO: [VRFC 10-311] analyzing module cell17_6
INFO: [VRFC 10-311] analyzing module cell17_7
INFO: [VRFC 10-311] analyzing module cell17_8
INFO: [VRFC 10-311] analyzing module cell17_9
INFO: [VRFC 10-311] analyzing module cell20
INFO: [VRFC 10-311] analyzing module cell20_39
INFO: [VRFC 10-311] analyzing module cell20_42
INFO: [VRFC 10-311] analyzing module cell20_46
INFO: [VRFC 10-311] analyzing module cell20_50
INFO: [VRFC 10-311] analyzing module cell20_54
INFO: [VRFC 10-311] analyzing module cell20_58
INFO: [VRFC 10-311] analyzing module cell20_62
INFO: [VRFC 10-311] analyzing module cell23
INFO: [VRFC 10-311] analyzing module cell23_19
INFO: [VRFC 10-311] analyzing module cell23_20
INFO: [VRFC 10-311] analyzing module cell23_21
INFO: [VRFC 10-311] analyzing module cell23_22
INFO: [VRFC 10-311] analyzing module cell23_23
INFO: [VRFC 10-311] analyzing module cell23_24
INFO: [VRFC 10-311] analyzing module cell23_25
INFO: [VRFC 10-311] analyzing module cell24
INFO: [VRFC 10-311] analyzing module cell24_37
INFO: [VRFC 10-311] analyzing module cell24_38
INFO: [VRFC 10-311] analyzing module cell24_40
INFO: [VRFC 10-311] analyzing module cell24_41
INFO: [VRFC 10-311] analyzing module cell24_43
INFO: [VRFC 10-311] analyzing module cell24_44
INFO: [VRFC 10-311] analyzing module cell24_45
INFO: [VRFC 10-311] analyzing module cell24_47
INFO: [VRFC 10-311] analyzing module cell24_48
INFO: [VRFC 10-311] analyzing module cell24_51
INFO: [VRFC 10-311] analyzing module cell24_52
INFO: [VRFC 10-311] analyzing module cell24_53
INFO: [VRFC 10-311] analyzing module cell24_55
INFO: [VRFC 10-311] analyzing module cell24_56
INFO: [VRFC 10-311] analyzing module cell24_59
INFO: [VRFC 10-311] analyzing module cell24_60
INFO: [VRFC 10-311] analyzing module cell24_61
INFO: [VRFC 10-311] analyzing module cell24_63
INFO: [VRFC 10-311] analyzing module cell24_64
INFO: [VRFC 10-311] analyzing module cell24option1
INFO: [VRFC 10-311] analyzing module cell24option1_49
INFO: [VRFC 10-311] analyzing module cell24option1_57
INFO: [VRFC 10-311] analyzing module cell24option1_65
INFO: [VRFC 10-311] analyzing module cell25
INFO: [VRFC 10-311] analyzing module cell2p
INFO: [VRFC 10-311] analyzing module cell2p_18
INFO: [VRFC 10-311] analyzing module cell2p_26
INFO: [VRFC 10-311] analyzing module cell2p_27
INFO: [VRFC 10-311] analyzing module cell2p_68
INFO: [VRFC 10-311] analyzing module cell2p_70
INFO: [VRFC 10-311] analyzing module cell2pr
INFO: [VRFC 10-311] analyzing module cell2r
INFO: [VRFC 10-311] analyzing module cell2r_66
INFO: [VRFC 10-311] analyzing module cell2r_67
INFO: [VRFC 10-311] analyzing module cell2r_69
INFO: [VRFC 10-311] analyzing module cell2r_71
INFO: [VRFC 10-311] analyzing module cell3
INFO: [VRFC 10-311] analyzing module cell3_33
INFO: [VRFC 10-311] analyzing module cell3_35
INFO: [VRFC 10-311] analyzing module cell4
INFO: [VRFC 10-311] analyzing module cell4_28
INFO: [VRFC 10-311] analyzing module cell4_29
INFO: [VRFC 10-311] analyzing module cell4_30
INFO: [VRFC 10-311] analyzing module cell4_31
INFO: [VRFC 10-311] analyzing module cell4_32
INFO: [VRFC 10-311] analyzing module cell6
INFO: [VRFC 10-311] analyzing module cell6_34
INFO: [VRFC 10-311] analyzing module cell6_36
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module clock_gen_core
INFO: [VRFC 10-311] analyzing module freq_control
INFO: [VRFC 10-311] analyzing module poly_core
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype/Prototype/Prototype.srcs/sim_1/new/tb_POKEY_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_POKEY_Top
