Classic Timing Analyzer report for DE2Bot
Thu Nov 03 20:33:08 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'
  7. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'
  8. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'
  9. Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'
 10. Clock Setup: 'AUD_DACLR'
 11. Clock Setup: 'AUD_BCLK'
 12. Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'
 13. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'
 14. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'
 15. Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'
 16. tsu
 17. tco
 18. tpd
 19. th
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                                    ; From                                                                                                                         ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 35.200 ns                                      ; KEY[0]                                                                                                                       ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                                                                                        ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 13.632 ns                                      ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                               ; HEX1[1]                                                                                                                                 ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 16.156 ns                                      ; KEY[0]                                                                                                                       ; WATCH_ST                                                                                                                                ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 1.659 ns                                       ; SW[6]                                                                                                                        ; DIG_IN:inst5|B_DI[6]                                                                                                                    ; --                                           ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'   ; -6.649 ns ; 25.00 MHz ( period = 40.000 ns )  ; 18.76 MHz ( period = 53.298 ns )               ; VEL_CONTROL:inst52|POSITION_INT[0]                                                                                           ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 1662         ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'   ; 0.514 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                                                                              ; VEL_CONTROL:inst52|MOTOR_PHASE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'   ; 9.220 ns  ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; TIMER:inst20|COUNT[10]                                                                                                       ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk0   ; 0            ;
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0' ; 63.672 ns ; 14.73 MHz ( period = 67.901 ns )  ; 236.46 MHz ( period = 4.229 ns )               ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'AUD_DACLR'                                    ; N/A       ; None                              ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]                                                                                                     ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2                                     ; AUD_DACLR                                    ; AUD_DACLR                                    ; 0            ;
; Clock Setup: 'AUD_BCLK'                                     ; N/A       ; None                              ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]                                                                              ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]                                                                                         ; AUD_BCLK                                     ; AUD_BCLK                                     ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'    ; -2.402 ns ; 12.50 MHz ( period = 80.000 ns )  ; N/A                                            ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3] ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                               ; altpll0:inst|altpll:altpll_component|_clk0   ; altpll0:inst|altpll:altpll_component|_clk0   ; 57           ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'    ; -1.863 ns ; 25.00 MHz ( period = 40.000 ns )  ; N/A                                            ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                           ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                                       ; altpll0:inst|altpll:altpll_component|_clk1   ; altpll0:inst|altpll:altpll_component|_clk1   ; 20           ;
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 14.73 MHz ( period = 67.901 ns )  ; N/A                                            ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                        ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'    ; 0.521 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                                            ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]                                                               ; altpll0:inst|altpll:altpll_component|_clk2   ; altpll0:inst|altpll:altpll_component|_clk2   ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                                ;                                                                                                                              ;                                                                                                                                         ;                                              ;                                              ; 1739         ;
+-------------------------------------------------------------+-----------+-----------------------------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                                                               ; Setting            ; From            ; To                        ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;                 ;                           ;             ;
; Timing Models                                                                                        ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                                                               ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                                                                ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                                                 ; On                 ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;                 ;                           ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;                 ;                           ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;                 ;                           ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                                                                ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                                                            ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                                                               ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                                                           ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;                 ;                           ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;                 ;                           ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;                 ;                           ;             ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_31m1 ;
; Cut Timing Path                                                                                      ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a ; dcfifo_qtl1 ;
; Cut Timing Path                                                                                      ; On                 ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a ; dcfifo_qtl1 ;
+------------------------------------------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                            ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; altpll1:inst11|altpll:altpll_component|_clk0 ;                    ; PLL output ; 14.73 MHz        ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 6                     ; 11                  ; AUTO   ;              ;
; altpll1:inst11|altpll:altpll_component|_clk1 ;                    ; PLL output ; 12.0 MHz         ; -2.384 ns     ; -2.384 ns    ; CLOCK_27 ; 4                     ; 9                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk0   ;                    ; PLL output ; 12.5 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 4                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk1   ;                    ; PLL output ; 25.0 MHz         ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 1                     ; 2                   ; AUTO   ;              ;
; altpll0:inst|altpll:altpll_component|_clk2   ;                    ; PLL output ; 100.0 MHz        ; -2.358 ns     ; -2.358 ns    ; CLOCK_50 ; 2                     ; 1                   ; AUTO   ;              ;
; CLOCK_27                                     ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]                                       ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_DACLR                                    ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; AUD_BCLK                                     ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                  ; To                                                                                                                                      ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 63.672 ns                               ; 236.46 MHz ( period = 4.229 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.011 ns                ;
; 63.673 ns                               ; 236.52 MHz ( period = 4.228 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 4.010 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.947 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.947 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.947 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.947 ns                ;
; 63.697 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.947 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.946 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.946 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.946 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.946 ns                ;
; 63.698 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.946 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.704 ns                               ; 238.27 MHz ( period = 4.197 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.978 ns                ;
; 63.713 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.931 ns                ;
; 63.713 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.931 ns                ;
; 63.713 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.931 ns                ;
; 63.713 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.931 ns                ;
; 63.713 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.931 ns                ;
; 63.720 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.924 ns                ;
; 63.720 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.924 ns                ;
; 63.720 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.924 ns                ;
; 63.720 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.924 ns                ;
; 63.720 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.924 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.722 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.922 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.921 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.921 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.921 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.921 ns                ;
; 63.723 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.921 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.748 ns                               ; 240.79 MHz ( period = 4.153 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.934 ns                ;
; 63.869 ns                               ; 248.02 MHz ( period = 4.032 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.816 ns                ;
; 63.870 ns                               ; 248.08 MHz ( period = 4.031 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.815 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 63.915 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.767 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.643 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg3 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.643 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg2 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.643 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg1 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.643 ns                ;
; 64.001 ns                               ; Restricted to 235.07 MHz ( period = 4.25 ns )       ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg0 ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.644 ns                 ; 3.643 ns                ;
; 64.018 ns                               ; 257.53 MHz ( period = 3.883 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.667 ns                ;
; 64.031 ns                               ; 258.40 MHz ( period = 3.870 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.654 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.038 ns                               ; 258.87 MHz ( period = 3.863 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.644 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.048 ns                               ; 259.54 MHz ( period = 3.853 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.634 ns                ;
; 64.062 ns                               ; 260.48 MHz ( period = 3.839 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.623 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.065 ns                               ; 260.69 MHz ( period = 3.836 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.617 ns                ;
; 64.182 ns                               ; 268.89 MHz ( period = 3.719 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.502 ns                ;
; 64.183 ns                               ; 268.96 MHz ( period = 3.718 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.501 ns                ;
; 64.228 ns                               ; 272.26 MHz ( period = 3.673 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.459 ns                ;
; 64.229 ns                               ; 272.33 MHz ( period = 3.672 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.456 ns                ;
; 64.277 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.409 ns                ;
; 64.277 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.409 ns                ;
; 64.277 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.409 ns                ;
; 64.277 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.409 ns                ;
; 64.277 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.409 ns                ;
; 64.277 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.409 ns                ;
; 64.277 ns                               ; 275.94 MHz ( period = 3.624 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.409 ns                ;
; 64.328 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.358 ns                ;
; 64.328 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.358 ns                ;
; 64.328 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.358 ns                ;
; 64.328 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.358 ns                ;
; 64.328 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.358 ns                ;
; 64.328 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.358 ns                ;
; 64.328 ns                               ; 279.88 MHz ( period = 3.573 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.358 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.340 ns                               ; 280.82 MHz ( period = 3.561 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.342 ns                ;
; 64.350 ns                               ; 281.61 MHz ( period = 3.551 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.334 ns                ;
; 64.352 ns                               ; 281.77 MHz ( period = 3.549 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.333 ns                ;
; 64.362 ns                               ; 282.57 MHz ( period = 3.539 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.323 ns                ;
; 64.379 ns                               ; 283.93 MHz ( period = 3.522 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.306 ns                ;
; 64.394 ns                               ; 285.14 MHz ( period = 3.507 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.292 ns                ;
; 64.395 ns                               ; 285.23 MHz ( period = 3.506 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.287 ns                ;
; 64.415 ns                               ; 286.86 MHz ( period = 3.486 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.271 ns                ;
; 64.418 ns                               ; 287.11 MHz ( period = 3.483 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.264 ns                ;
; 64.438 ns                               ; 288.77 MHz ( period = 3.463 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.248 ns                ;
; 64.446 ns                               ; 289.44 MHz ( period = 3.455 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.236 ns                ;
; 64.453 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.233 ns                ;
; 64.453 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.233 ns                ;
; 64.453 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.233 ns                ;
; 64.453 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.233 ns                ;
; 64.453 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.233 ns                ;
; 64.453 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.233 ns                ;
; 64.453 ns                               ; 290.02 MHz ( period = 3.448 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.233 ns                ;
; 64.466 ns                               ; 291.12 MHz ( period = 3.435 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.220 ns                ;
; 64.469 ns                               ; 291.38 MHz ( period = 3.432 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.213 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.489 ns                               ; 293.08 MHz ( period = 3.412 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.193 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.189 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.189 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.189 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.189 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.189 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.189 ns                ;
; 64.498 ns                               ; 293.86 MHz ( period = 3.403 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.189 ns                ;
; 64.541 ns                               ; 297.62 MHz ( period = 3.360 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.145 ns                ;
; 64.547 ns                               ; 298.15 MHz ( period = 3.354 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                             ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.139 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.116 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.116 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.116 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.116 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.116 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.116 ns                ;
; 64.570 ns                               ; 300.21 MHz ( period = 3.331 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.116 ns                ;
; 64.571 ns                               ; 300.30 MHz ( period = 3.330 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.111 ns                ;
; 64.591 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.095 ns                ;
; 64.594 ns                               ; 302.39 MHz ( period = 3.307 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 3.088 ns                ;
; 64.605 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 3.081 ns                ;
; 64.605 ns                               ; 303.40 MHz ( period = 3.296 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.079 ns                ;
; 64.606 ns                               ; 303.49 MHz ( period = 3.295 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.684 ns                 ; 3.078 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.611 ns                               ; 303.95 MHz ( period = 3.290 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.072 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.062 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.062 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.062 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.062 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.062 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.062 ns                ;
; 64.625 ns                               ; 305.25 MHz ( period = 3.276 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.687 ns                 ; 3.062 ns                ;
; 64.653 ns                               ; 307.88 MHz ( period = 3.248 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 3.030 ns                ;
; 64.654 ns                               ; 307.98 MHz ( period = 3.247 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 3.031 ns                ;
; 64.688 ns                               ; 311.24 MHz ( period = 3.213 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 2.994 ns                ;
; 64.707 ns                               ; 313.09 MHz ( period = 3.194 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.976 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.978 ns                ;
; 64.708 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.975 ns                ;
; 64.711 ns                               ; 313.48 MHz ( period = 3.190 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.682 ns                 ; 2.971 ns                ;
; 64.728 ns                               ; 315.16 MHz ( period = 3.173 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.958 ns                ;
; 64.729 ns                               ; 315.26 MHz ( period = 3.172 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.956 ns                ;
; 64.729 ns                               ; 315.26 MHz ( period = 3.172 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb                                                                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.685 ns                 ; 2.956 ns                ;
; 64.738 ns                               ; 316.16 MHz ( period = 3.163 ns )                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.948 ns                ;
; 64.743 ns                               ; 316.66 MHz ( period = 3.158 ns )                    ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.683 ns                 ; 2.940 ns                ;
; 64.755 ns                               ; 317.86 MHz ( period = 3.146 ns )                    ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.686 ns                 ; 2.931 ns                ;
; 64.759 ns                               ; 318.27 MHz ( period = 3.142 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 2.931 ns                ;
; 64.759 ns                               ; 318.27 MHz ( period = 3.142 ns )                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 67.901 ns                   ; 67.690 ns                 ; 2.931 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                       ;                                                                                                                                         ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                   ; To                                                                                                                                                   ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 9.220 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 11.105 ns               ;
; 9.357 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.968 ns               ;
; 9.437 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.888 ns               ;
; 9.517 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.808 ns               ;
; 9.535 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.790 ns               ;
; 9.553 ns                                ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.772 ns               ;
; 9.576 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.749 ns               ;
; 9.579 ns                                ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.746 ns               ;
; 9.625 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.700 ns               ;
; 9.627 ns                                ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.698 ns               ;
; 9.700 ns                                ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.625 ns               ;
; 9.713 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.612 ns               ;
; 9.744 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.581 ns               ;
; 9.754 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.571 ns               ;
; 9.793 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.532 ns               ;
; 9.793 ns                                ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.532 ns               ;
; 9.797 ns                                ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.528 ns               ;
; 9.798 ns                                ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.527 ns               ;
; 9.826 ns                                ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.499 ns               ;
; 9.867 ns                                ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.458 ns               ;
; 9.871 ns                                ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.454 ns               ;
; 9.873 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.452 ns               ;
; 9.890 ns                                ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 10.437 ns               ;
; 9.891 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.434 ns               ;
; 9.894 ns                                ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.431 ns               ;
; 9.940 ns                                ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.385 ns               ;
; 9.944 ns                                ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.381 ns               ;
; 9.956 ns                                ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.369 ns               ;
; 9.964 ns                                ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 10.363 ns               ;
; 9.981 ns                                ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.344 ns               ;
; 10.037 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 10.290 ns               ;
; 10.038 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.287 ns               ;
; 10.042 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.283 ns               ;
; 10.066 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.259 ns               ;
; 10.070 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.255 ns               ;
; 10.100 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.225 ns               ;
; 10.103 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.222 ns               ;
; 10.110 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.215 ns               ;
; 10.123 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.202 ns               ;
; 10.127 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.198 ns               ;
; 10.135 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.190 ns               ;
; 10.135 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 10.192 ns               ;
; 10.152 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.173 ns               ;
; 10.163 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 10.164 ns               ;
; 10.205 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.120 ns               ;
; 10.209 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.116 ns               ;
; 10.220 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 10.107 ns               ;
; 10.282 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.043 ns               ;
; 10.312 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 10.013 ns               ;
; 10.363 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.962 ns                ;
; 10.380 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.945 ns                ;
; 10.392 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.933 ns                ;
; 10.393 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.932 ns                ;
; 10.396 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.929 ns                ;
; 10.408 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.917 ns                ;
; 10.427 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.898 ns                ;
; 10.431 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.894 ns                ;
; 10.465 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.860 ns                ;
; 10.480 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.845 ns                ;
; 10.486 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.839 ns                ;
; 10.489 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 9.838 ns                ;
; 10.492 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.833 ns                ;
; 10.509 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.816 ns                ;
; 10.524 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 9.803 ns                ;
; 10.561 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.764 ns                ;
; 10.580 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.745 ns                ;
; 10.588 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.737 ns                ;
; 10.604 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.721 ns                ;
; 10.629 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.696 ns                ;
; 10.633 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.692 ns                ;
; 10.637 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.688 ns                ;
; 10.653 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.672 ns                ;
; 10.657 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.668 ns                ;
; 10.660 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.665 ns                ;
; 10.662 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.663 ns                ;
; 10.678 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.647 ns                ;
; 10.678 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.647 ns                ;
; 10.693 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.632 ns                ;
; 10.709 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.616 ns                ;
; 10.730 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 9.597 ns                ;
; 10.734 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.591 ns                ;
; 10.735 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.590 ns                ;
; 10.750 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.327 ns                 ; 9.577 ns                ;
; 10.751 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.574 ns                ;
; 10.767 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.558 ns                ;
; 10.768 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.557 ns                ;
; 10.769 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.556 ns                ;
; 10.789 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.536 ns                ;
; 10.797 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 10.114 ns               ;
; 10.798 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; SCOMP:inst8|AC[15]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.383 ns                 ; 6.585 ns                ;
; 10.803 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.522 ns                ;
; 10.807 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.518 ns                ;
; 10.813 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.512 ns                ;
; 10.822 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.503 ns                ;
; 10.833 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.492 ns                ;
; 10.835 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; SCOMP:inst8|AC[8]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.383 ns                 ; 6.548 ns                ;
; 10.840 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.485 ns                ;
; 10.845 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.480 ns                ;
; 10.849 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.476 ns                ;
; 10.857 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.468 ns                ;
; 10.861 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.464 ns                ;
; 10.867 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.458 ns                ;
; 10.873 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.452 ns                ;
; 10.877 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.448 ns                ;
; 10.883 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.442 ns                ;
; 10.887 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.438 ns                ;
; 10.896 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.429 ns                ;
; 10.897 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.428 ns                ;
; 10.918 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.407 ns                ;
; 10.934 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.391 ns                ;
; 10.938 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.387 ns                ;
; 10.966 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.359 ns                ;
; 10.969 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.356 ns                ;
; 10.975 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.350 ns                ;
; 10.985 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.926 ns                ;
; 10.991 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.334 ns                ;
; 10.995 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.330 ns                ;
; 11.016 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.309 ns                ;
; 11.023 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.302 ns                ;
; 11.026 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.299 ns                ;
; 11.047 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.278 ns                ;
; 11.062 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.263 ns                ;
; 11.067 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.258 ns                ;
; 11.079 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.246 ns                ;
; 11.085 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.240 ns                ;
; 11.094 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.817 ns                ;
; 11.095 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.230 ns                ;
; 11.142 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.183 ns                ;
; 11.152 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.173 ns                ;
; 11.153 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.758 ns                ;
; 11.160 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.165 ns                ;
; 11.174 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; SCOMP:inst8|AC[10]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.376 ns                 ; 6.202 ns                ;
; 11.187 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.138 ns                ;
; 11.203 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.122 ns                ;
; 11.222 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.103 ns                ;
; 11.225 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.686 ns                ;
; 11.228 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.097 ns                ;
; 11.229 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.682 ns                ;
; 11.238 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.087 ns                ;
; 11.244 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.081 ns                ;
; 11.250 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.075 ns                ;
; 11.292 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.033 ns                ;
; 11.320 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 9.005 ns                ;
; 11.322 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.913 ns                 ; 9.591 ns                ;
; 11.326 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.999 ns                ;
; 11.327 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.998 ns                ;
; 11.337 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; SCOMP:inst8|AC[11]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.391 ns                 ; 6.054 ns                ;
; 11.338 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[3]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.987 ns                ;
; 11.369 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.956 ns                ;
; 11.412 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[2]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.913 ns                ;
; 11.421 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.904 ns                ;
; 11.425 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.486 ns                ;
; 11.428 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.897 ns                ;
; 11.444 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.881 ns                ;
; 11.446 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; SCOMP:inst8|AC[3]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.383 ns                 ; 5.937 ns                ;
; 11.448 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.877 ns                ;
; 11.450 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.461 ns                ;
; 11.453 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.458 ns                ;
; 11.456 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.869 ns                ;
; 11.456 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.869 ns                ;
; 11.464 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.861 ns                ;
; 11.477 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.848 ns                ;
; 11.485 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[8]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.840 ns                ;
; 11.486 ns                               ; None                                                ; TIMER:inst20|COUNT[10] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.425 ns                ;
; 11.497 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.414 ns                ;
; 11.533 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.792 ns                ;
; 11.553 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.772 ns                ;
; 11.567 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.344 ns                ;
; 11.583 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[7]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.742 ns                ;
; 11.611 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.714 ns                ;
; 11.616 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; SCOMP:inst8|AC[9]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.376 ns                 ; 5.760 ns                ;
; 11.662 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.663 ns                ;
; 11.668 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[0]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.657 ns                ;
; 11.682 ns                               ; None                                                ; TIMER:inst20|COUNT[7]  ; VEL_CONTROL:inst52|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.643 ns                ;
; 11.697 ns                               ; None                                                ; TIMER:inst20|COUNT[14] ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.628 ns                ;
; 11.737 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.174 ns                ;
; 11.741 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.170 ns                ;
; 11.781 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.130 ns                ;
; 11.791 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg2 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.387 ns                 ; 5.596 ns                ;
; 11.826 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg0 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.389 ns                 ; 5.563 ns                ;
; 11.834 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.913 ns                 ; 9.079 ns                ;
; 11.842 ns                               ; None                                                ; TIMER:inst20|COUNT[11] ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.069 ns                ;
; 11.845 ns                               ; None                                                ; TIMER:inst20|COUNT[9]  ; VEL_CONTROL:inst51|IO_DATA_INT[9]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 9.066 ns                ;
; 11.911 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; SCOMP:inst8|AC[2]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.376 ns                 ; 5.465 ns                ;
; 11.912 ns                               ; None                                                ; TIMER:inst20|COUNT[13] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.999 ns                ;
; 11.918 ns                               ; None                                                ; TIMER:inst20|COUNT[15] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.993 ns                ;
; 11.934 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; SCOMP:inst8|AC[4]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.396 ns                 ; 5.462 ns                ;
; 11.937 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[5]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.388 ns                ;
; 11.972 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.353 ns                ;
; 11.986 ns                               ; None                                                ; TIMER:inst20|COUNT[2]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.925 ns                ;
; 11.990 ns                               ; None                                                ; TIMER:inst20|COUNT[8]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.921 ns                ;
; 12.020 ns                               ; None                                                ; TIMER:inst20|COUNT[4]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.891 ns                ;
; 12.036 ns                               ; None                                                ; TIMER:inst20|COUNT[6]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.875 ns                ;
; 12.067 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~porta_datain_reg3 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.387 ns                 ; 5.320 ns                ;
; 12.069 ns                               ; None                                                ; TIMER:inst20|COUNT[12] ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.842 ns                ;
; 12.079 ns                               ; None                                                ; TIMER:inst20|COUNT[1]  ; VEL_CONTROL:inst51|IO_DATA_INT[1]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.832 ns                ;
; 12.083 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; VEL_CONTROL:inst51|IO_DATA_INT[6]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.913 ns                 ; 8.830 ns                ;
; 12.125 ns                               ; None                                                ; TIMER:inst20|COUNT[3]  ; VEL_CONTROL:inst51|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.911 ns                 ; 8.786 ns                ;
; 12.143 ns                               ; None                                                ; TIMER:inst20|COUNT[0]  ; SCOMP:inst8|AC[0]                                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 17.382 ns                 ; 5.239 ns                ;
; 12.178 ns                               ; None                                                ; TIMER:inst20|COUNT[5]  ; VEL_CONTROL:inst52|IO_DATA_INT[4]                                                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 20.000 ns                   ; 20.325 ns                 ; 8.147 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                        ;                                                                                                                                                      ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                               ; To                               ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -6.649 ns                               ; 18.76 MHz ( period = 53.298 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.417 ns               ;
; -6.649 ns                               ; 18.76 MHz ( period = 53.298 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.417 ns               ;
; -6.573 ns                               ; 18.82 MHz ( period = 53.146 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.341 ns               ;
; -6.573 ns                               ; 18.82 MHz ( period = 53.146 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.341 ns               ;
; -6.507 ns                               ; 18.86 MHz ( period = 53.014 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.275 ns               ;
; -6.507 ns                               ; 18.86 MHz ( period = 53.014 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.275 ns               ;
; -6.408 ns                               ; 18.93 MHz ( period = 52.816 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.179 ns               ;
; -6.408 ns                               ; 18.93 MHz ( period = 52.816 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.179 ns               ;
; -6.407 ns                               ; 18.93 MHz ( period = 52.814 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.178 ns               ;
; -6.407 ns                               ; 18.93 MHz ( period = 52.814 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.178 ns               ;
; -6.401 ns                               ; 18.94 MHz ( period = 52.802 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.172 ns               ;
; -6.401 ns                               ; 18.94 MHz ( period = 52.802 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.172 ns               ;
; -6.398 ns                               ; 18.94 MHz ( period = 52.796 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.169 ns               ;
; -6.398 ns                               ; 18.94 MHz ( period = 52.796 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.169 ns               ;
; -6.356 ns                               ; 18.97 MHz ( period = 52.712 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.124 ns               ;
; -6.356 ns                               ; 18.97 MHz ( period = 52.712 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 26.124 ns               ;
; -6.332 ns                               ; 18.99 MHz ( period = 52.664 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.103 ns               ;
; -6.332 ns                               ; 18.99 MHz ( period = 52.664 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.103 ns               ;
; -6.331 ns                               ; 18.99 MHz ( period = 52.662 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.102 ns               ;
; -6.331 ns                               ; 18.99 MHz ( period = 52.662 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.102 ns               ;
; -6.325 ns                               ; 18.99 MHz ( period = 52.650 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.096 ns               ;
; -6.325 ns                               ; 18.99 MHz ( period = 52.650 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.096 ns               ;
; -6.322 ns                               ; 19.00 MHz ( period = 52.644 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.093 ns               ;
; -6.322 ns                               ; 19.00 MHz ( period = 52.644 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.093 ns               ;
; -6.306 ns                               ; 19.01 MHz ( period = 52.612 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.077 ns               ;
; -6.306 ns                               ; 19.01 MHz ( period = 52.612 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.077 ns               ;
; -6.305 ns                               ; 19.01 MHz ( period = 52.610 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.076 ns               ;
; -6.305 ns                               ; 19.01 MHz ( period = 52.610 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.076 ns               ;
; -6.303 ns                               ; 19.01 MHz ( period = 52.606 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.074 ns               ;
; -6.303 ns                               ; 19.01 MHz ( period = 52.606 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.074 ns               ;
; -6.303 ns                               ; 19.01 MHz ( period = 52.606 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.074 ns               ;
; -6.302 ns                               ; 19.01 MHz ( period = 52.604 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.073 ns               ;
; -6.299 ns                               ; 19.01 MHz ( period = 52.598 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 26.053 ns               ;
; -6.299 ns                               ; 19.01 MHz ( period = 52.598 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 26.053 ns               ;
; -6.298 ns                               ; 19.01 MHz ( period = 52.596 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 26.052 ns               ;
; -6.297 ns                               ; 19.01 MHz ( period = 52.594 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 26.051 ns               ;
; -6.297 ns                               ; 19.01 MHz ( period = 52.594 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 26.051 ns               ;
; -6.296 ns                               ; 19.01 MHz ( period = 52.592 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 26.050 ns               ;
; -6.296 ns                               ; 19.01 MHz ( period = 52.592 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 26.050 ns               ;
; -6.266 ns                               ; 19.04 MHz ( period = 52.532 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.037 ns               ;
; -6.266 ns                               ; 19.04 MHz ( period = 52.532 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.037 ns               ;
; -6.265 ns                               ; 19.04 MHz ( period = 52.530 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.036 ns               ;
; -6.265 ns                               ; 19.04 MHz ( period = 52.530 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.036 ns               ;
; -6.259 ns                               ; 19.04 MHz ( period = 52.518 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.030 ns               ;
; -6.259 ns                               ; 19.04 MHz ( period = 52.518 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.030 ns               ;
; -6.256 ns                               ; 19.04 MHz ( period = 52.512 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.027 ns               ;
; -6.256 ns                               ; 19.04 MHz ( period = 52.512 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.027 ns               ;
; -6.230 ns                               ; 19.06 MHz ( period = 52.460 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.001 ns               ;
; -6.230 ns                               ; 19.06 MHz ( period = 52.460 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.001 ns               ;
; -6.229 ns                               ; 19.06 MHz ( period = 52.458 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.000 ns               ;
; -6.229 ns                               ; 19.06 MHz ( period = 52.458 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 26.000 ns               ;
; -6.227 ns                               ; 19.06 MHz ( period = 52.454 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.998 ns               ;
; -6.227 ns                               ; 19.06 MHz ( period = 52.454 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.998 ns               ;
; -6.227 ns                               ; 19.06 MHz ( period = 52.454 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.998 ns               ;
; -6.226 ns                               ; 19.07 MHz ( period = 52.452 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.997 ns               ;
; -6.219 ns                               ; 19.07 MHz ( period = 52.438 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.973 ns               ;
; -6.219 ns                               ; 19.07 MHz ( period = 52.438 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.973 ns               ;
; -6.218 ns                               ; 19.07 MHz ( period = 52.436 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.972 ns               ;
; -6.217 ns                               ; 19.07 MHz ( period = 52.434 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.971 ns               ;
; -6.217 ns                               ; 19.07 MHz ( period = 52.434 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.971 ns               ;
; -6.216 ns                               ; 19.07 MHz ( period = 52.432 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.970 ns               ;
; -6.216 ns                               ; 19.07 MHz ( period = 52.432 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.970 ns               ;
; -6.214 ns                               ; 19.07 MHz ( period = 52.428 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.983 ns               ;
; -6.214 ns                               ; 19.07 MHz ( period = 52.428 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.983 ns               ;
; -6.213 ns                               ; 19.07 MHz ( period = 52.426 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.982 ns               ;
; -6.211 ns                               ; 19.08 MHz ( period = 52.422 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.980 ns               ;
; -6.207 ns                               ; 19.08 MHz ( period = 52.414 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.976 ns               ;
; -6.203 ns                               ; 19.08 MHz ( period = 52.406 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.972 ns               ;
; -6.203 ns                               ; 19.08 MHz ( period = 52.406 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.972 ns               ;
; -6.202 ns                               ; 19.08 MHz ( period = 52.404 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.970 ns               ;
; -6.202 ns                               ; 19.08 MHz ( period = 52.404 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.970 ns               ;
; -6.191 ns                               ; 19.09 MHz ( period = 52.382 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.959 ns               ;
; -6.191 ns                               ; 19.09 MHz ( period = 52.382 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.959 ns               ;
; -6.177 ns                               ; 19.10 MHz ( period = 52.354 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.931 ns               ;
; -6.177 ns                               ; 19.10 MHz ( period = 52.354 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.931 ns               ;
; -6.176 ns                               ; 19.10 MHz ( period = 52.352 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.930 ns               ;
; -6.175 ns                               ; 19.10 MHz ( period = 52.350 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.929 ns               ;
; -6.175 ns                               ; 19.10 MHz ( period = 52.350 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.929 ns               ;
; -6.174 ns                               ; 19.10 MHz ( period = 52.348 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.928 ns               ;
; -6.174 ns                               ; 19.10 MHz ( period = 52.348 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.928 ns               ;
; -6.164 ns                               ; 19.11 MHz ( period = 52.328 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.935 ns               ;
; -6.164 ns                               ; 19.11 MHz ( period = 52.328 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.935 ns               ;
; -6.163 ns                               ; 19.11 MHz ( period = 52.326 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.934 ns               ;
; -6.163 ns                               ; 19.11 MHz ( period = 52.326 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.934 ns               ;
; -6.161 ns                               ; 19.11 MHz ( period = 52.322 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.932 ns               ;
; -6.161 ns                               ; 19.11 MHz ( period = 52.322 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.932 ns               ;
; -6.161 ns                               ; 19.11 MHz ( period = 52.322 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.932 ns               ;
; -6.160 ns                               ; 19.11 MHz ( period = 52.320 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.931 ns               ;
; -6.146 ns                               ; 19.12 MHz ( period = 52.292 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.914 ns               ;
; -6.146 ns                               ; 19.12 MHz ( period = 52.292 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.914 ns               ;
; -6.138 ns                               ; 19.13 MHz ( period = 52.276 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.907 ns               ;
; -6.138 ns                               ; 19.13 MHz ( period = 52.276 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.907 ns               ;
; -6.137 ns                               ; 19.13 MHz ( period = 52.274 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.906 ns               ;
; -6.135 ns                               ; 19.13 MHz ( period = 52.270 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.904 ns               ;
; -6.131 ns                               ; 19.13 MHz ( period = 52.262 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.900 ns               ;
; -6.127 ns                               ; 19.14 MHz ( period = 52.254 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.896 ns               ;
; -6.127 ns                               ; 19.14 MHz ( period = 52.254 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[1] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.896 ns               ;
; -6.115 ns                               ; 19.15 MHz ( period = 52.230 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.886 ns               ;
; -6.115 ns                               ; 19.15 MHz ( period = 52.230 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.886 ns               ;
; -6.114 ns                               ; 19.15 MHz ( period = 52.228 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.885 ns               ;
; -6.114 ns                               ; 19.15 MHz ( period = 52.228 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.885 ns               ;
; -6.108 ns                               ; 19.15 MHz ( period = 52.216 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.879 ns               ;
; -6.108 ns                               ; 19.15 MHz ( period = 52.216 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.879 ns               ;
; -6.105 ns                               ; 19.15 MHz ( period = 52.210 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.876 ns               ;
; -6.105 ns                               ; 19.15 MHz ( period = 52.210 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.876 ns               ;
; -6.073 ns                               ; 19.18 MHz ( period = 52.146 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.841 ns               ;
; -6.073 ns                               ; 19.18 MHz ( period = 52.146 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[6] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.841 ns               ;
; -6.072 ns                               ; 19.18 MHz ( period = 52.144 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.841 ns               ;
; -6.072 ns                               ; 19.18 MHz ( period = 52.144 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.841 ns               ;
; -6.071 ns                               ; 19.18 MHz ( period = 52.142 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.840 ns               ;
; -6.069 ns                               ; 19.18 MHz ( period = 52.138 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.838 ns               ;
; -6.065 ns                               ; 19.18 MHz ( period = 52.130 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.834 ns               ;
; -6.061 ns                               ; 19.19 MHz ( period = 52.122 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.830 ns               ;
; -6.061 ns                               ; 19.19 MHz ( period = 52.122 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[3] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.830 ns               ;
; -6.013 ns                               ; 19.22 MHz ( period = 52.026 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.784 ns               ;
; -6.013 ns                               ; 19.22 MHz ( period = 52.026 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.784 ns               ;
; -6.012 ns                               ; 19.22 MHz ( period = 52.024 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[2]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.783 ns               ;
; -6.012 ns                               ; 19.22 MHz ( period = 52.024 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[4]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.783 ns               ;
; -6.012 ns                               ; 19.22 MHz ( period = 52.024 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.766 ns               ;
; -6.012 ns                               ; 19.22 MHz ( period = 52.024 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.766 ns               ;
; -6.011 ns                               ; 19.22 MHz ( period = 52.022 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.765 ns               ;
; -6.010 ns                               ; 19.22 MHz ( period = 52.020 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[1]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.781 ns               ;
; -6.010 ns                               ; 19.22 MHz ( period = 52.020 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[6]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.781 ns               ;
; -6.010 ns                               ; 19.22 MHz ( period = 52.020 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[7]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.781 ns               ;
; -6.010 ns                               ; 19.22 MHz ( period = 52.020 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.764 ns               ;
; -6.010 ns                               ; 19.22 MHz ( period = 52.020 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.764 ns               ;
; -6.009 ns                               ; 19.22 MHz ( period = 52.018 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[3]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.780 ns               ;
; -6.009 ns                               ; 19.22 MHz ( period = 52.018 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.763 ns               ;
; -6.009 ns                               ; 19.22 MHz ( period = 52.018 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[5] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.763 ns               ;
; -6.008 ns                               ; 19.22 MHz ( period = 52.016 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.764 ns               ;
; -6.008 ns                               ; 19.22 MHz ( period = 52.016 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.764 ns               ;
; -6.008 ns                               ; 19.22 MHz ( period = 52.016 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.764 ns               ;
; -6.004 ns                               ; 19.23 MHz ( period = 52.008 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.758 ns               ;
; -6.004 ns                               ; 19.23 MHz ( period = 52.008 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.758 ns               ;
; -6.004 ns                               ; 19.23 MHz ( period = 52.008 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.760 ns               ;
; -6.003 ns                               ; 19.23 MHz ( period = 52.006 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.757 ns               ;
; -6.002 ns                               ; 19.23 MHz ( period = 52.004 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.756 ns               ;
; -6.002 ns                               ; 19.23 MHz ( period = 52.004 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.756 ns               ;
; -6.002 ns                               ; 19.23 MHz ( period = 52.004 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[1] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.758 ns               ;
; -6.001 ns                               ; 19.23 MHz ( period = 52.002 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.755 ns               ;
; -6.001 ns                               ; 19.23 MHz ( period = 52.002 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[3] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.755 ns               ;
; -5.961 ns                               ; 19.26 MHz ( period = 51.922 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.732 ns               ;
; -5.961 ns                               ; 19.26 MHz ( period = 51.922 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.732 ns               ;
; -5.960 ns                               ; 19.26 MHz ( period = 51.920 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.731 ns               ;
; -5.960 ns                               ; 19.26 MHz ( period = 51.920 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.731 ns               ;
; -5.954 ns                               ; 19.26 MHz ( period = 51.908 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.725 ns               ;
; -5.954 ns                               ; 19.26 MHz ( period = 51.908 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.725 ns               ;
; -5.951 ns                               ; 19.27 MHz ( period = 51.902 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.722 ns               ;
; -5.951 ns                               ; 19.27 MHz ( period = 51.902 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.722 ns               ;
; -5.950 ns                               ; 19.27 MHz ( period = 51.900 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.721 ns               ;
; -5.950 ns                               ; 19.27 MHz ( period = 51.900 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.721 ns               ;
; -5.949 ns                               ; 19.27 MHz ( period = 51.898 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.720 ns               ;
; -5.949 ns                               ; 19.27 MHz ( period = 51.898 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.720 ns               ;
; -5.943 ns                               ; 19.27 MHz ( period = 51.886 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.714 ns               ;
; -5.943 ns                               ; 19.27 MHz ( period = 51.886 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.714 ns               ;
; -5.940 ns                               ; 19.28 MHz ( period = 51.880 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.711 ns               ;
; -5.940 ns                               ; 19.28 MHz ( period = 51.880 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[7] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.711 ns               ;
; -5.940 ns                               ; 19.28 MHz ( period = 51.880 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.694 ns               ;
; -5.940 ns                               ; 19.28 MHz ( period = 51.880 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.694 ns               ;
; -5.939 ns                               ; 19.28 MHz ( period = 51.878 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.693 ns               ;
; -5.938 ns                               ; 19.28 MHz ( period = 51.876 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.692 ns               ;
; -5.938 ns                               ; 19.28 MHz ( period = 51.876 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.692 ns               ;
; -5.937 ns                               ; 19.28 MHz ( period = 51.874 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.691 ns               ;
; -5.937 ns                               ; 19.28 MHz ( period = 51.874 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[6] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.691 ns               ;
; -5.928 ns                               ; 19.28 MHz ( period = 51.856 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.684 ns               ;
; -5.928 ns                               ; 19.28 MHz ( period = 51.856 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.684 ns               ;
; -5.928 ns                               ; 19.28 MHz ( period = 51.856 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.684 ns               ;
; -5.924 ns                               ; 19.29 MHz ( period = 51.848 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.680 ns               ;
; -5.922 ns                               ; 19.29 MHz ( period = 51.844 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[2] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.678 ns               ;
; -5.921 ns                               ; 19.29 MHz ( period = 51.842 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.690 ns               ;
; -5.921 ns                               ; 19.29 MHz ( period = 51.842 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.690 ns               ;
; -5.920 ns                               ; 19.29 MHz ( period = 51.840 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[22] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.689 ns               ;
; -5.918 ns                               ; 19.29 MHz ( period = 51.836 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.687 ns               ;
; -5.914 ns                               ; 19.29 MHz ( period = 51.828 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.683 ns               ;
; -5.910 ns                               ; 19.30 MHz ( period = 51.820 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[18] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.679 ns               ;
; -5.910 ns                               ; 19.30 MHz ( period = 51.820 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[2] ; VEL_CONTROL:inst52|MOTOR_CMD[19] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.769 ns                 ; 25.679 ns               ;
; -5.905 ns                               ; 19.30 MHz ( period = 51.810 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.676 ns               ;
; -5.905 ns                               ; 19.30 MHz ( period = 51.810 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.676 ns               ;
; -5.904 ns                               ; 19.30 MHz ( period = 51.808 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.675 ns               ;
; -5.904 ns                               ; 19.30 MHz ( period = 51.808 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.675 ns               ;
; -5.898 ns                               ; 19.31 MHz ( period = 51.796 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.669 ns               ;
; -5.898 ns                               ; 19.31 MHz ( period = 51.796 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.669 ns               ;
; -5.895 ns                               ; 19.31 MHz ( period = 51.790 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.666 ns               ;
; -5.895 ns                               ; 19.31 MHz ( period = 51.790 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[5] ; VEL_CONTROL:inst52|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.666 ns               ;
; -5.889 ns                               ; 19.31 MHz ( period = 51.778 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.643 ns               ;
; -5.889 ns                               ; 19.31 MHz ( period = 51.778 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.643 ns               ;
; -5.888 ns                               ; 19.31 MHz ( period = 51.776 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.642 ns               ;
; -5.887 ns                               ; 19.31 MHz ( period = 51.774 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.641 ns               ;
; -5.887 ns                               ; 19.31 MHz ( period = 51.774 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[16] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.641 ns               ;
; -5.886 ns                               ; 19.32 MHz ( period = 51.772 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.640 ns               ;
; -5.886 ns                               ; 19.32 MHz ( period = 51.772 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[4] ; VEL_CONTROL:inst51|MOTOR_CMD[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.754 ns                 ; 25.640 ns               ;
; -5.886 ns                               ; 19.32 MHz ( period = 51.772 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.642 ns               ;
; -5.886 ns                               ; 19.32 MHz ( period = 51.772 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.642 ns               ;
; -5.886 ns                               ; 19.32 MHz ( period = 51.772 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.642 ns               ;
; -5.882 ns                               ; 19.32 MHz ( period = 51.764 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.638 ns               ;
; -5.880 ns                               ; 19.32 MHz ( period = 51.760 ns )                    ; VEL_CONTROL:inst51|POSITION_INT[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.756 ns                 ; 25.636 ns               ;
; -5.865 ns                               ; 19.33 MHz ( period = 51.730 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[17] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.633 ns               ;
; -5.865 ns                               ; 19.33 MHz ( period = 51.730 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[8] ; VEL_CONTROL:inst52|MOTOR_CMD[24] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.768 ns                 ; 25.633 ns               ;
; -5.859 ns                               ; 19.34 MHz ( period = 51.718 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[0]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.630 ns               ;
; -5.859 ns                               ; 19.34 MHz ( period = 51.718 ns )                    ; VEL_CONTROL:inst52|POSITION_INT[4] ; VEL_CONTROL:inst52|MOTOR_CMD[5]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 20.000 ns                   ; 19.771 ns                 ; 25.630 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                    ;                                  ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.514 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.805 ns                ;
; 0.552 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.767 ns                ;
; 0.578 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.741 ns                ;
; 0.581 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.738 ns                ;
; 0.586 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.733 ns                ;
; 0.612 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.707 ns                ;
; 0.714 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[11]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.628 ns                ;
; 0.723 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.596 ns                ;
; 0.741 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[10]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.601 ns                ;
; 0.784 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.535 ns                ;
; 0.793 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.526 ns                ;
; 0.828 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.491 ns                ;
; 0.828 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[2]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.514 ns                ;
; 0.861 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.458 ns                ;
; 0.884 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[1]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.458 ns                ;
; 0.888 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 5.431 ns                ;
; 0.917 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[9]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.425 ns                ;
; 1.016 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[12]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.326 ns                ;
; 1.041 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[0]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.301 ns                ;
; 1.089 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[4]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.253 ns                ;
; 1.120 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[5]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.222 ns                ;
; 1.130 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[3]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.212 ns                ;
; 1.195 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.147 ns                ;
; 1.282 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[7]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 5.060 ns                ;
; 1.343 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.318 ns                  ; 4.975 ns                ;
; 1.398 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[6]                                           ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 4.944 ns                ;
; 1.423 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[8]                                           ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 4.896 ns                ;
; 1.572 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[31]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.335 ns                  ; 4.763 ns                ;
; 1.945 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 4.397 ns                ;
; 1.969 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 4.350 ns                ;
; 2.029 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.339 ns                  ; 4.310 ns                ;
; 2.064 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.339 ns                  ; 4.275 ns                ;
; 2.070 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.321 ns                  ; 4.251 ns                ;
; 2.093 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.321 ns                  ; 4.228 ns                ;
; 2.162 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 4.157 ns                ;
; 2.216 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.339 ns                  ; 4.123 ns                ;
; 2.268 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.340 ns                  ; 4.072 ns                ;
; 2.314 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.322 ns                  ; 4.008 ns                ;
; 2.337 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.339 ns                  ; 4.002 ns                ;
; 2.345 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.339 ns                  ; 3.994 ns                ;
; 2.400 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.321 ns                  ; 3.921 ns                ;
; 2.453 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.342 ns                  ; 3.889 ns                ;
; 2.507 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.321 ns                  ; 3.814 ns                ;
; 2.581 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.321 ns                  ; 3.740 ns                ;
; 2.584 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.340 ns                  ; 3.756 ns                ;
; 2.708 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.321 ns                  ; 3.613 ns                ;
; 2.734 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.340 ns                  ; 3.606 ns                ;
; 2.751 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.321 ns                  ; 3.570 ns                ;
; 2.788 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.340 ns                  ; 3.552 ns                ;
; 2.841 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.319 ns                  ; 3.478 ns                ;
; 2.955 ns                                ; None                                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.322 ns                  ; 3.367 ns                ;
; 3.696 ns                                ; None                                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 6.340 ns                  ; 2.644 ns                ;
; 6.064 ns                                ; 254.07 MHz ( period = 3.936 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 3.728 ns                ;
; 6.347 ns                                ; 273.75 MHz ( period = 3.653 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 3.440 ns                ;
; 6.638 ns                                ; 297.44 MHz ( period = 3.362 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 3.154 ns                ;
; 6.656 ns                                ; 299.04 MHz ( period = 3.344 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 3.136 ns                ;
; 6.839 ns                                ; 316.36 MHz ( period = 3.161 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.948 ns                ;
; 6.978 ns                                ; 330.91 MHz ( period = 3.022 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.814 ns                ;
; 6.983 ns                                ; 331.46 MHz ( period = 3.017 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.809 ns                ;
; 7.028 ns                                ; 336.47 MHz ( period = 2.972 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.764 ns                ;
; 7.058 ns                                ; 339.90 MHz ( period = 2.942 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.734 ns                ;
; 7.063 ns                                ; 340.48 MHz ( period = 2.937 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.729 ns                ;
; 7.067 ns                                ; 340.95 MHz ( period = 2.933 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.725 ns                ;
; 7.126 ns                                ; 347.95 MHz ( period = 2.874 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.666 ns                ;
; 7.139 ns                                ; 349.53 MHz ( period = 2.861 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.648 ns                ;
; 7.166 ns                                ; 352.86 MHz ( period = 2.834 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.621 ns                ;
; 7.196 ns                                ; 356.63 MHz ( period = 2.804 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.596 ns                ;
; 7.197 ns                                ; 356.76 MHz ( period = 2.803 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.590 ns                ;
; 7.213 ns                                ; 358.81 MHz ( period = 2.787 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.574 ns                ;
; 7.275 ns                                ; 366.97 MHz ( period = 2.725 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.512 ns                ;
; 7.337 ns                                ; 375.52 MHz ( period = 2.663 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.450 ns                ;
; 7.350 ns                                ; 377.36 MHz ( period = 2.650 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.792 ns                  ; 2.442 ns                ;
; 7.422 ns                                ; 387.90 MHz ( period = 2.578 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.365 ns                ;
; 7.509 ns                                ; 401.45 MHz ( period = 2.491 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.278 ns                ;
; 7.639 ns                                ; 423.55 MHz ( period = 2.361 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 2.148 ns                ;
; 7.736 ns                                ; 441.70 MHz ( period = 2.264 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.050 ns                ;
; 7.772 ns                                ; 448.83 MHz ( period = 2.228 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 2.014 ns                ;
; 7.807 ns                                ; 456.00 MHz ( period = 2.193 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.979 ns                ;
; 7.808 ns                                ; 456.20 MHz ( period = 2.192 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.978 ns                ;
; 7.831 ns                                ; 461.04 MHz ( period = 2.169 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.787 ns                  ; 1.956 ns                ;
; 7.843 ns                                ; 463.61 MHz ( period = 2.157 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.943 ns                ;
; 7.851 ns                                ; 465.33 MHz ( period = 2.149 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.935 ns                ;
; 7.878 ns                                ; 471.25 MHz ( period = 2.122 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.908 ns                ;
; 7.878 ns                                ; 471.25 MHz ( period = 2.122 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.908 ns                ;
; 7.879 ns                                ; 471.48 MHz ( period = 2.121 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.907 ns                ;
; 7.913 ns                                ; 479.16 MHz ( period = 2.087 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.873 ns                ;
; 7.914 ns                                ; 479.39 MHz ( period = 2.086 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.872 ns                ;
; 7.922 ns                                ; 481.23 MHz ( period = 2.078 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.864 ns                ;
; 7.949 ns                                ; 487.57 MHz ( period = 2.051 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.837 ns                ;
; 7.949 ns                                ; 487.57 MHz ( period = 2.051 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.837 ns                ;
; 7.949 ns                                ; 487.57 MHz ( period = 2.051 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.837 ns                ;
; 7.950 ns                                ; 487.80 MHz ( period = 2.050 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.836 ns                ;
; 7.953 ns                                ; 488.52 MHz ( period = 2.047 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.833 ns                ;
; 7.984 ns                                ; 496.03 MHz ( period = 2.016 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.802 ns                ;
; 7.985 ns                                ; 496.28 MHz ( period = 2.015 ns )                    ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.801 ns                ;
; 7.993 ns                                ; 498.26 MHz ( period = 2.007 ns )                    ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.793 ns                ;
; 8.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.766 ns                ;
; 8.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.766 ns                ;
; 8.020 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.766 ns                ;
; 8.021 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.765 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.024 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.762 ns                ;
; 8.055 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.731 ns                ;
; 8.056 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.730 ns                ;
; 8.063 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.723 ns                ;
; 8.064 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.722 ns                ;
; 8.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.695 ns                ;
; 8.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.695 ns                ;
; 8.091 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.695 ns                ;
; 8.092 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.694 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.095 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.691 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.126 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.660 ns                ;
; 8.127 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.659 ns                ;
; 8.134 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.652 ns                ;
; 8.135 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.651 ns                ;
; 8.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.624 ns                ;
; 8.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.624 ns                ;
; 8.162 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.624 ns                ;
; 8.163 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.623 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.166 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.620 ns                ;
; 8.188 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.598 ns                ;
; 8.197 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.589 ns                ;
; 8.197 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.589 ns                ;
; 8.205 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.581 ns                ;
; 8.206 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.580 ns                ;
; 8.233 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.553 ns                ;
; 8.233 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.553 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.237 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.549 ns                ;
; 8.259 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.527 ns                ;
; 8.262 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.524 ns                ;
; 8.268 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.518 ns                ;
; 8.268 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.518 ns                ;
; 8.276 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.510 ns                ;
; 8.277 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.509 ns                ;
; 8.286 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.500 ns                ;
; 8.297 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.489 ns                ;
; 8.304 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.482 ns                ;
; 8.304 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.482 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.308 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.478 ns                ;
; 8.321 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.465 ns                ;
; 8.322 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.464 ns                ;
; 8.329 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.457 ns                ;
; 8.330 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.456 ns                ;
; 8.333 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.453 ns                ;
; 8.339 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.447 ns                ;
; 8.347 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.439 ns                ;
; 8.357 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.429 ns                ;
; 8.368 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.418 ns                ;
; 8.373 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.413 ns                ;
; 8.379 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.407 ns                ;
; 8.379 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.407 ns                ;
; 8.392 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.394 ns                ;
; 8.393 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.393 ns                ;
; 8.400 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.386 ns                ;
; 8.401 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.385 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.404 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.382 ns                ;
; 8.410 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.376 ns                ;
; 8.418 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.368 ns                ;
; 8.427 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.359 ns                ;
; 8.428 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.358 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.436 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.350 ns                ;
; 8.439 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.347 ns                ;
; 8.444 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.342 ns                ;
; 8.463 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.323 ns                ;
; 8.463 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.323 ns                ;
; 8.463 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.323 ns                ;
; 8.464 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.322 ns                ;
; 8.468 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.318 ns                ;
; 8.471 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.315 ns                ;
; 8.472 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.314 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.475 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.311 ns                ;
; 8.481 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.305 ns                ;
; 8.489 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.297 ns                ;
; 8.498 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.288 ns                ;
; 8.499 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.287 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.507 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.279 ns                ;
; 8.510 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.276 ns                ;
; 8.514 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.272 ns                ;
; 8.515 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.271 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.534 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.252 ns                ;
; 8.535 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.251 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.538 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.248 ns                ;
; 8.539 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.247 ns                ;
; 8.542 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.244 ns                ;
; 8.543 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.243 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; 8.546 ns                                ; Restricted to 500.0 MHz ( period = 2.0 ns )         ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.786 ns                  ; 1.240 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                           ;                                                                           ;                                            ;                                            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_DACLR'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                                                                                                  ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.257 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns )               ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.722 ns                ;
; N/A   ; 349.04 MHz ( period = 2.865 ns )               ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.052 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.028 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.580 ns                ;
; N/A   ; 367.24 MHz ( period = 2.723 ns )               ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 377.07 MHz ( period = 2.652 ns )               ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.438 ns                ;
; N/A   ; 401.12 MHz ( period = 2.493 ns )               ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.279 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns )               ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 2.208 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg1 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg2 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.740 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg5 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg4 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg3 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.746 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a0~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.998 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.993 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg7 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg8 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg0 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 260.01 MHz ( period = 3.846 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.709 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.927 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[3]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.821 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.785 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.772 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.709 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.680 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.673 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.609 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.467 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.443 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.396 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.329 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[3]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.275 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.237 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[5]  ; DAC_BEEP:inst35|phase[5]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.204 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[2]  ; DAC_BEEP:inst35|phase[2]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[6]  ; DAC_BEEP:inst35|phase[6]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[8]  ; DAC_BEEP:inst35|phase[8]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[10] ; DAC_BEEP:inst35|phase[10]                                                                           ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[4]  ; DAC_BEEP:inst35|phase[4]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[1]  ; DAC_BEEP:inst35|phase[1]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[9]  ; DAC_BEEP:inst35|phase[9]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[7]  ; DAC_BEEP:inst35|phase[7]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.817 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|phase[0]  ; DAC_BEEP:inst35|phase[0]                                                                            ; AUD_DACLR  ; AUD_DACLR ; None                        ; None                      ; 0.804 ns                ;
+-------+------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'AUD_BCLK'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                            ; To                                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.463 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.405 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.992 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.989 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.845 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.844 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.815 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.810 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.662 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26] ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27] ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]  ; AUD_BCLK   ; AUD_BCLK ; None                        ; None                      ; 0.530 ns                ;
+-------+------------------------------------------------+-------------------------------------------------+-------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll1:inst11|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                         ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[0]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[1]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.532 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[5]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.537 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[4]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[2]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.543 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.547 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.550 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.557 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.560 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.564 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_stop_bit                                                                                              ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.654 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|parity9                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.658 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.661 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.666 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.669 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.684 ns                 ;
; 0.674 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.674 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[6]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.676 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|uart_rx_sync_clock[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.679 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.695 ns                 ;
; 0.700 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[0] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[0] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.715 ns                 ;
; 0.701 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.716 ns                 ;
; 0.701 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.716 ns                 ;
; 0.701 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.716 ns                 ;
; 0.719 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.wait_for_tick                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.719 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.736 ns                 ;
; 0.719 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[1] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[1] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.732 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[6] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[6] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.747 ns                 ;
; 0.752 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|delayed_wrptr_g[0]                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.769 ns                 ;
; 0.753 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.770 ns                 ;
; 0.792 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.798 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.803 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[5]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.816 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.823 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.823 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.823 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a5                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.825 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.830 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.846 ns                 ;
; 0.835 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.852 ns                 ;
; 0.836 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_tx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.839 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[0]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.843 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_filter[1]                                                                                                          ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[5] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[5] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.859 ns                 ;
; 0.855 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[1]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.872 ns                 ;
; 0.863 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a0                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.863 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.863 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.869 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_data                                                                                                  ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.870 ns                                ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.886 ns                 ;
; 0.871 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.887 ns                 ;
; 0.886 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg0     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.931 ns                 ;
; 0.890 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg7     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.935 ns                 ;
; 0.894 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.910 ns                 ;
; 0.897 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg2     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.942 ns                 ;
; 0.897 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg1     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.942 ns                 ;
; 0.898 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg4     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.943 ns                 ;
; 0.902 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg5     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.947 ns                 ;
; 0.905 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg3     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.950 ns                 ;
; 0.906 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]                                                                                                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_datain_reg6     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.045 ns                   ; 0.951 ns                 ;
; 0.928 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.944 ns                 ;
; 0.930 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.946 ns                 ;
; 0.942 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg3    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 0.985 ns                 ;
; 0.942 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg1    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 0.985 ns                 ;
; 0.943 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[1]                                                                                                 ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_counter[5]                                                                                                 ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.959 ns                 ;
; 0.948 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.962 ns                 ;
; 0.960 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram|ram_block14a0~porta_address_reg2    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.043 ns                   ; 1.003 ns                 ;
; 0.977 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.994 ns                 ;
; 0.978 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_start_bit                                                                                               ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.012 ns                   ; 0.990 ns                 ;
; 0.984 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a4                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a6                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.999 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[3]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.002 ns                 ;
; 0.985 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.002 ns                 ;
; 0.992 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]                                                                                                           ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[1]                                                                                                           ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.009 ns                 ;
; 0.994 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[3]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.010 ns                 ;
; 0.995 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.013 ns                 ;
; 0.997 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.012 ns                 ;
; 1.007 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[4]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.028 ns                 ;
; 1.008 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a0                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.025 ns                 ;
; 1.013 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|parity5                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.029 ns                 ;
; 1.013 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.029 ns                 ;
; 1.014 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.031 ns                 ;
; 1.015 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[1]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.037 ns                 ;
; 1.025 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a1                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a2                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.042 ns                 ;
; 1.033 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|counter8a3                      ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p|sub_parity10a[0]                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.049 ns                 ;
; 1.036 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[5]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 1.057 ns                 ;
; 1.059 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.076 ns                 ;
; 1.067 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[3] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.083 ns                 ;
; 1.076 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 1.091 ns                 ;
; 1.087 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|sub_parity6a1                     ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.103 ns                 ;
; 1.089 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a0                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 1.103 ns                 ;
; 1.090 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.106 ns                 ;
; 1.109 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[2]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_lsb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.125 ns                 ;
; 1.110 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdemp_eq_comp_msb_aeb                                         ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.126 ns                 ;
; 1.116 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_in_ack                                                                                                        ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.129 ns                 ;
; 1.119 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.idle                                                                                                         ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                                                                                                               ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.135 ns                 ;
; 1.119 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_get_start_bit                                                                                             ; UART_INTERFACE:inst1|UART:inst2|uart_rx_state.rx_wait_start_synchronise                                                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.135 ns                 ;
; 1.122 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe17a[1]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16|dffe18a[1]   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.140 ns                 ;
; 1.126 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|sub_parity12a1                   ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.144 ns                 ;
; 1.129 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|uart_rx_bit                                                                                                                ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.145 ns                 ;
; 1.130 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe20a[4] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19|dffe21a[4] ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.018 ns                   ; 1.148 ns                 ;
; 1.131 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|parity11                         ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[2]                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.148 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[2]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.153 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[3]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.153 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[1]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.153 ns                 ;
; 1.136 ns                                ; UART_INTERFACE:inst1|UART:inst2|oversample_baud_tick                                                                                                       ; UART_INTERFACE:inst1|UART:inst2|baud_counter[0]                                                                                                            ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 1.153 ns                 ;
; 1.147 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.167 ns                 ;
; 1.148 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.168 ns                 ;
; 1.150 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.170 ns                 ;
; 1.150 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p|counter7a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|rdptr_g[0]                                                    ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.022 ns                   ; 1.172 ns                 ;
; 1.154 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.174 ns                 ;
; 1.154 ns                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data                                                                                                ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]                                                                                                      ; altpll1:inst11|altpll:altpll_component|_clk0 ; altpll1:inst11|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.020 ns                   ; 1.174 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                            ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                       ; To                                                                                                                                                       ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.402 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.870 ns                   ; 1.468 ns                 ;
; -2.389 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.480 ns                 ;
; -2.387 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.482 ns                 ;
; -2.365 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.504 ns                 ;
; -2.363 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[0]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.506 ns                 ;
; -2.348 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.870 ns                   ; 1.522 ns                 ;
; -2.334 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.870 ns                   ; 1.536 ns                 ;
; -2.063 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.867 ns                   ; 1.804 ns                 ;
; -2.019 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.870 ns                   ; 1.851 ns                 ;
; -2.006 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.863 ns                 ;
; -2.003 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.866 ns                 ;
; -1.983 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.886 ns                 ;
; -1.979 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.890 ns                 ;
; -1.962 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.870 ns                   ; 1.908 ns                 ;
; -1.935 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.934 ns                 ;
; -1.933 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.936 ns                 ;
; -1.932 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.937 ns                 ;
; -1.912 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.957 ns                 ;
; -1.906 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[2]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 1.963 ns                 ;
; -1.891 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.870 ns                   ; 1.979 ns                 ;
; -1.862 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 2.007 ns                 ;
; -1.861 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 2.008 ns                 ;
; -1.841 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 2.028 ns                 ;
; -1.835 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 2.034 ns                 ;
; -1.810 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.865 ns                   ; 2.055 ns                 ;
; -1.803 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.862 ns                   ; 2.059 ns                 ;
; -1.791 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 2.078 ns                 ;
; -1.764 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[4]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.869 ns                   ; 2.105 ns                 ;
; -1.663 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.201 ns                 ;
; -1.646 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.218 ns                 ;
; -1.371 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.865 ns                   ; 2.494 ns                 ;
; -1.371 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.865 ns                   ; 2.494 ns                 ;
; -1.331 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[3]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.533 ns                 ;
; -1.287 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.577 ns                 ;
; -1.281 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.583 ns                 ;
; -1.254 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.610 ns                 ;
; -1.243 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[2]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.865 ns                   ; 2.622 ns                 ;
; -1.213 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.651 ns                 ;
; -1.193 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[1]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.671 ns                 ;
; -1.143 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.721 ns                 ;
; -1.116 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.864 ns                   ; 2.748 ns                 ;
; -1.103 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[4]                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.862 ns                   ; 2.759 ns                 ;
; -0.980 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.364 ns                   ; 2.384 ns                 ;
; -0.958 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.343 ns                   ; 2.385 ns                 ;
; -0.814 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.364 ns                   ; 2.550 ns                 ;
; -0.792 ns                               ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[15]                                                                                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.343 ns                   ; 2.551 ns                 ;
; -0.420 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.851 ns                   ; 3.431 ns                 ;
; -0.352 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; SLCD:inst55|data_in[5]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.920 ns                   ; 3.568 ns                 ;
; -0.269 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; LEDS:inst58|BLED[6]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.689 ns                   ; 3.420 ns                 ;
; -0.248 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; LEDS:inst58|BLED[0]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.689 ns                   ; 3.441 ns                 ;
; -0.218 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; LEDS:inst59|BLED[5]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.775 ns                   ; 3.557 ns                 ;
; -0.216 ns                               ; DIG_IN:inst5|B_DI[0]                                                                                                                                       ; LEDS:inst58|BLED[0]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.311 ns                   ; 3.095 ns                 ;
; -0.188 ns                               ; SCOMP:inst8|AC[5]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.346 ns                   ; 5.158 ns                 ;
; -0.180 ns                               ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[6]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.820 ns                   ; 3.640 ns                 ;
; -0.101 ns                               ; DIG_IN:inst6|B_DI[0]                                                                                                                                       ; LEDS:inst58|BLED[0]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.513 ns                   ; 3.412 ns                 ;
; -0.040 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.314 ns                   ; 3.274 ns                 ;
; -0.018 ns                               ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                          ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[11]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.164 ns                   ; 3.146 ns                 ;
; 0.039 ns                                ; SCOMP:inst8|IR[0]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.319 ns                   ; 5.358 ns                 ;
; 0.055 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.617 ns                   ; 3.672 ns                 ;
; 0.073 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                                                   ; LEDS:inst58|BLED[2]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.741 ns                   ; 3.814 ns                 ;
; 0.099 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; LEDS:inst58|BLED[5]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.689 ns                   ; 3.788 ns                 ;
; 0.117 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                          ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[5]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 2.980 ns                   ; 3.097 ns                 ;
; 0.172 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; LEDS:inst59|BLED[7]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.775 ns                   ; 3.947 ns                 ;
; 0.224 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[10]                                                                                                          ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[10]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 3.440 ns                 ;
; 0.236 ns                                ; DIG_IN:inst6|B_DI[15]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.860 ns                   ; 4.096 ns                 ;
; 0.247 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[0]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.820 ns                   ; 4.067 ns                 ;
; 0.252 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                          ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[14]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.185 ns                   ; 3.437 ns                 ;
; 0.263 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.319 ns                   ; 5.582 ns                 ;
; 0.279 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; DAC_BEEP:inst35|step[5]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.331 ns                   ; 5.610 ns                 ;
; 0.279 ns                                ; DIG_IN:inst5|B_DI[0]                                                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[0]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.442 ns                   ; 3.721 ns                 ;
; 0.292 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.335 ns                   ; 3.627 ns                 ;
; 0.298 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                          ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|cmd_in[4]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.001 ns                   ; 3.299 ns                 ;
; 0.309 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[9]                                                                                                           ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.314 ns                   ; 3.623 ns                 ;
; 0.316 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                          ; SLCD:inst55|data_in[14]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.285 ns                   ; 3.601 ns                 ;
; 0.325 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[7]                                                                                   ; SLCD:inst55|data_in[7]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.920 ns                   ; 4.245 ns                 ;
; 0.326 ns                                ; DIG_IN:inst6|B_DI[1]                                                                                                                                       ; LEDS:inst58|BLED[1]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.698 ns                   ; 4.024 ns                 ;
; 0.372 ns                                ; DIG_IN:inst5|B_DI[1]                                                                                                                                       ; LEDS:inst58|BLED[1]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.311 ns                   ; 3.683 ns                 ;
; 0.375 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 4.198 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a1                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[5]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[3]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[1]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[0]                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[2]                                                                                                                                         ; SCOMP:inst8|IIE[2]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[0]                                                                                                                                         ; SCOMP:inst8|IIE[0]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[1]                                                                                                                                         ; SCOMP:inst8|IIE[1]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IIE[3]                                                                                                                                         ; SCOMP:inst8|IIE[3]                                                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[3]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[2]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|GIE                                                                                                                                            ; SCOMP:inst8|GIE                                                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|MW                                                                                                                                             ; SCOMP:inst8|MW                                                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                   ; SCOMP:inst8|IO_WRITE_INT                                                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.394 ns                                ; DIG_IN:inst6|B_DI[0]                                                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[0]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.644 ns                   ; 4.038 ns                 ;
; 0.397 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                                                   ; LEDS:inst58|BLED[1]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.689 ns                   ; 4.086 ns                 ;
; 0.400 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                          ; SLCD:inst55|data_in[11]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.170 ns                   ; 3.570 ns                 ;
; 0.402 ns                                ; SCOMP:inst8|IR[2]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.319 ns                   ; 5.721 ns                 ;
; 0.412 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; LEDS:inst59|BLED[7]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.424 ns                   ; 3.836 ns                 ;
; 0.421 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.617 ns                   ; 4.038 ns                 ;
; 0.429 ns                                ; SCOMP:inst8|STATE.EX_OUT2                                                                                                                                  ; DAC_BEEP:inst35|step[5]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.319 ns                   ; 5.748 ns                 ;
; 0.429 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|INHIBIT                                                                                                           ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 1.040 ns                   ; 1.469 ns                 ;
; 0.447 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[8]                                                                                  ; LEDS:inst58|BLED[8]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.338 ns                   ; 3.785 ns                 ;
; 0.447 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[13]                                                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.314 ns                   ; 3.761 ns                 ;
; 0.453 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 4.276 ns                 ;
; 0.461 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; LEDS:inst59|BLED[0]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.775 ns                   ; 4.236 ns                 ;
; 0.461 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; SLCD:inst55|data_in[6]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.920 ns                   ; 4.381 ns                 ;
; 0.485 ns                                ; DIG_IN:inst5|B_DI[0]                                                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.445 ns                   ; 3.930 ns                 ;
; 0.487 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                          ; LEDS:inst58|BLED[14]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.065 ns                   ; 3.552 ns                 ;
; 0.487 ns                                ; DIG_IN:inst5|B_DI[5]                                                                                                                                       ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[5]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.473 ns                   ; 3.960 ns                 ;
; 0.489 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                                                   ; SLCD:inst55|data_in[0]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.826 ns                   ; 4.315 ns                 ;
; 0.491 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[14]                                                                                                          ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.335 ns                   ; 3.826 ns                 ;
; 0.493 ns                                ; DIG_IN:inst5|B_DI[0]                                                                                                                                       ; LEDS:inst59|BLED[0]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.397 ns                   ; 3.890 ns                 ;
; 0.499 ns                                ; SCOMP:inst8|IR[0]                                                                                                                                          ; DAC_BEEP:inst35|step[7]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.300 ns                   ; 5.799 ns                 ;
; 0.502 ns                                ; DIG_IN:inst6|B_DI[9]                                                                                                                                       ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.979 ns                   ; 4.481 ns                 ;
; 0.502 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                          ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[12]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 3.718 ns                 ;
; 0.503 ns                                ; SCOMP:inst8|AC[7]                                                                                                                                          ; DAC_BEEP:inst35|step[7]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.327 ns                   ; 5.830 ns                 ;
; 0.504 ns                                ; DIG_IN:inst5|B_DI[15]                                                                                                                                      ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_in[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.718 ns                   ; 4.222 ns                 ;
; 0.505 ns                                ; SCOMP:inst8|AC[6]                                                                                                                                          ; DAC_BEEP:inst35|step[6]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.325 ns                   ; 5.830 ns                 ;
; 0.513 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[11]                                                                                                          ; LEDS:inst58|BLED[11]                                                                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.033 ns                   ; 3.546 ns                 ;
; 0.515 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                                                   ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.823 ns                   ; 4.338 ns                 ;
; 0.520 ns                                ; SCOMP:inst8|PC_SAVED[3]                                                                                                                                    ; SCOMP:inst8|PC[3]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; DIG_IN:inst5|B_DI[0]                                                                                                                                       ; SLCD:inst55|data_in[0]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.448 ns                   ; 3.969 ns                 ;
; 0.521 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.523 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[4]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[4] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; SCOMP:inst8|PC_SAVED[6]                                                                                                                                    ; SCOMP:inst8|PC[6]                                                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; SCOMP:inst8|PC_STACK[5][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe20a[0]   ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19|dffe21a[0] ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; SCOMP:inst8|PC[0]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[0]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; SCOMP:inst8|PC_STACK[2][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; DIG_IN:inst6|B_DI[8]                                                                                                                                       ; LEDS:inst58|BLED[8]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.698 ns                   ; 4.226 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[4]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|delayed_wrptr_g[4]                                          ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[9][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC_STACK[2][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][2]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[1]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[1]                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[1]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[0]                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; SCOMP:inst8|PC[2]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[2]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[3][9]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][9]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[3][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                   ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|parity5                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC[8]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[8]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst8|PC_STACK[1][2]                                                                                                                                 ; SCOMP:inst8|PC_STACK[0][2]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC_STACK[8][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC[9]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[9]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SCOMP:inst8|PC[1]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[1]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[4][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[5][4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst8|PC_STACK[3][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[0]                  ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|parity9                         ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|counter13a[2]                      ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp|sub_parity12a0                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[8][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst8|PC_STACK[8][10]                                                                                                                                ; SCOMP:inst8|PC_STACK[9][10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; SCOMP:inst8|PC[4]                                                                                                                                          ; SCOMP:inst8|PC_SAVED[4]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[1]                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[8][8]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][8]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[7][1]                                                                                                                                 ; SCOMP:inst8|PC_STACK[8][1]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; SCOMP:inst8|PC_STACK[0][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[1][4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC_STACK[8][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[9][7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst8|PC_STACK[7][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; SCOMP:inst8|PC_STACK[7][3]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][3]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[6][5]                                                                                                                                 ; SCOMP:inst8|PC_STACK[7][5]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst8|PC_STACK[3][7]                                                                                                                                 ; SCOMP:inst8|PC_STACK[4][7]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[6]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[4]                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SCOMP:inst8|STATE.RESET_PC                                                                                                                                 ; SCOMP:inst8|IN_HOLD                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; SCOMP:inst8|PC_STACK[7][10]                                                                                                                                ; SCOMP:inst8|PC_STACK[6][10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; SCOMP:inst8|PC_STACK[5][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[6][4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; SCOMP:inst8|PC_STACK[3][10]                                                                                                                                ; SCOMP:inst8|PC_STACK[4][10]                                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; SCOMP:inst8|PC_STACK[2][4]                                                                                                                                 ; SCOMP:inst8|PC_STACK[3][4]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; SCOMP:inst8|PC_STACK[3][6]                                                                                                                                 ; SCOMP:inst8|PC_STACK[2][6]                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16|dffe18a[2] ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[2]                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[6]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a1                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rs_dgwp_reg[6]                                              ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5]                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.545 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[4]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[5]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.548 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdptr_g[1]                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[0]                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                                                                                                           ; LEDS:inst58|BLED[2]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.106 ns                   ; 3.655 ns                 ;
; 0.552 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdptr_g[5]                                                  ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp|dffe15a[5]                             ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.553 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a5                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.555 ns                                ; SCOMP:inst8|IR[5]                                                                                                                                          ; DAC_BEEP:inst35|step[5]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.319 ns                   ; 5.874 ns                 ;
; 0.555 ns                                ; DIG_IN:inst5|B_DI[5]                                                                                                                                       ; SLCD:inst55|data_in[5]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.542 ns                   ; 4.097 ns                 ;
; 0.557 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[12]                                                                                                          ; SLCD:inst55|data_in[12]                                                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.285 ns                   ; 3.842 ns                 ;
; 0.558 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a4                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|parity9                           ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.559 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[1]                  ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.559 ns                                ; SCOMP:inst8|IR[12]                                                                                                                                         ; SCOMP:inst8|STATE.EX_ILOAD                                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.565 ns                                ; SCOMP:inst8|IR[1]                                                                                                                                          ; DAC_BEEP:inst35|step[6]~latch                                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 5.298 ns                   ; 5.863 ns                 ;
; 0.565 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[7]                                                                                  ; SLCD:inst55|data_in[7]                                                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.569 ns                   ; 4.134 ns                 ;
; 0.565 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|counter7a[0]                    ; UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p|sub_parity6a0                 ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.581 ns                 ;
; 0.583 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a0                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|sub_parity10a[0]                ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.599 ns                 ;
; 0.584 ns                                ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a2                        ; UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p|counter8a3                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.600 ns                 ;
; 0.585 ns                                ; UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component|dffs[6]                                                                                   ; LEDS:inst59|BLED[6]                                                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.775 ns                   ; 4.360 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                        ;                                                                                                                                                          ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                              ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; -1.863 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.590 ns                   ; 0.727 ns                 ;
; -1.766 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[1]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[1]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 0.876 ns                 ;
; -1.633 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[2]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.009 ns                 ;
; -1.512 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.stop                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.130 ns                 ;
; -1.499 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[6]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[6]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.143 ns                 ;
; -1.494 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.588 ns                   ; 1.094 ns                 ;
; -1.491 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[3]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.151 ns                 ;
; -1.490 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[4]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[4]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.152 ns                 ;
; -1.484 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[0]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.158 ns                 ;
; -1.472 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[7]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.643 ns                   ; 1.171 ns                 ;
; -1.452 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[5]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|data_tx[5]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.190 ns                 ;
; -1.373 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.269 ns                 ;
; -0.963 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.start                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.679 ns                 ;
; -0.736 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|busy                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 1.906 ns                 ;
; -0.632 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.643 ns                   ; 2.011 ns                 ;
; -0.629 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.643 ns                   ; 2.014 ns                 ;
; -0.331 ns                               ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|comm_en                                                                               ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.642 ns                   ; 2.311 ns                 ;
; -0.285 ns                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.958 ns                   ; 0.673 ns                 ;
; -0.246 ns                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst9                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.924 ns                   ; 0.678 ns                 ;
; -0.118 ns                               ; VEL_CONTROL:inst52|SH_REQ                                                                                                       ; VEL_CONTROL:inst51|SH_ACK                                                                                                       ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.201 ns                   ; 1.083 ns                 ;
; 0.009 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[19] ; ODOMETRY:inst53|LPOS[12]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.421 ns                   ; 1.430 ns                 ;
; 0.032 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; ODOMETRY:inst53|LPOS[1]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.417 ns                   ; 1.449 ns                 ;
; 0.033 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[16] ; ODOMETRY:inst53|LPOS[9]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.421 ns                   ; 1.454 ns                 ;
; 0.050 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; ODOMETRY:inst53|LPOS[13]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.421 ns                   ; 1.471 ns                 ;
; 0.066 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.055 ns                   ; 1.121 ns                 ;
; 0.077 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.076 ns                   ; 1.153 ns                 ;
; 0.085 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.055 ns                   ; 1.140 ns                 ;
; 0.088 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.055 ns                   ; 1.143 ns                 ;
; 0.090 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.start                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.113 ns                   ; 1.203 ns                 ;
; 0.091 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.076 ns                   ; 1.167 ns                 ;
; 0.103 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.076 ns                   ; 1.179 ns                 ;
; 0.105 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.076 ns                   ; 1.181 ns                 ;
; 0.122 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.070 ns                   ; 1.192 ns                 ;
; 0.128 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.070 ns                   ; 1.198 ns                 ;
; 0.131 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.070 ns                   ; 1.201 ns                 ;
; 0.181 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; ODOMETRY:inst53|RPOS[7]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.351 ns                   ; 1.532 ns                 ;
; 0.216 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.055 ns                   ; 1.271 ns                 ;
; 0.224 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.055 ns                   ; 1.279 ns                 ;
; 0.229 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.055 ns                   ; 1.284 ns                 ;
; 0.259 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.497 ns                 ;
; 0.261 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_addr[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.055 ns                   ; 1.316 ns                 ;
; 0.288 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.099 ns                   ; 1.387 ns                 ;
; 0.307 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.086 ns                   ; 1.393 ns                 ;
; 0.309 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.086 ns                   ; 1.395 ns                 ;
; 0.311 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; ODOMETRY:inst53|LPOS[7]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.417 ns                   ; 1.728 ns                 ;
; 0.320 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; ODOMETRY:inst53|LPOS[3]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.413 ns                   ; 1.733 ns                 ;
; 0.320 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[20] ; ODOMETRY:inst53|RPOS[13]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.354 ns                   ; 1.674 ns                 ;
; 0.321 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; ODOMETRY:inst53|RPOS[4]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.351 ns                   ; 1.672 ns                 ;
; 0.349 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|tx_byte[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.070 ns                   ; 1.419 ns                 ;
; 0.363 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.113 ns                   ; 1.476 ns                 ;
; 0.381 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.238 ns                   ; 1.619 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[6]                                                                                                            ; SLCD:inst55|LCD_D[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_D[7]                                                                                                            ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|LISTEN                                                                                                             ; SONAR:inst54|LISTEN                                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|INIT_INT                                                                                                           ; SONAR:inst54|INIT_INT                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_RS                                                                                                              ; SLCD:inst55|LCD_RS                                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|LCD_E                                                                                                               ; SLCD:inst55|LCD_E                                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[7]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|scl_req                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; oneshot_i2c:inst18|i2c_master:inst|bit_cnt[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; oneshot_i2c:inst18|i2c_master:inst|state.ready                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.delay                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[3]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|cmd_num[0]                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SLCD:inst55|state.RESET                                                                                                         ; SLCD:inst55|state.RESET                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|sda_int                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst52|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.ready                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx2                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst52|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst52|I_WARN_INT                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; VEL_CONTROL:inst51|I_WARN_INT                                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_INT                                                                                                          ; SONAR:inst54|SONAR_INT                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][1]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_400Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][0]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_32hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; ACC_CLK_GEN:inst60|clock_10hz_int                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][4]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][5]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][2]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][3]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][7]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_100hz_int                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; SONAR:inst54|SONAR_RESULT[17][6]                                                                                                ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|PING_DONE                                                                                                          ; SONAR:inst54|PING_DONE                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TIMER:inst20|COUNT[0]                                                                                                           ; TIMER:inst20|COUNT[0]                                                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|running                                                                                    ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[0]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[2]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; SONAR:inst54|SELECTED_SONAR[1]                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.401 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; ODOMETRY:inst53|LPOS[6]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.417 ns                   ; 1.818 ns                 ;
; 0.424 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; ODOMETRY:inst53|RPOS[10]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.343 ns                   ; 1.767 ns                 ;
; 0.452 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[2]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.641 ns                   ; 3.093 ns                 ;
; 0.456 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; ODOMETRY:inst53|LPOS[5]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.413 ns                   ; 1.869 ns                 ;
; 0.456 ns                                ; SCOMP:inst8|IR[4]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 3.915 ns                 ;
; 0.457 ns                                ; SCOMP:inst8|IR[4]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 3.916 ns                 ;
; 0.458 ns                                ; SCOMP:inst8|IR[4]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 3.917 ns                 ;
; 0.463 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; ODOMETRY:inst53|LPOS[0]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.417 ns                   ; 1.880 ns                 ;
; 0.463 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 3.922 ns                 ;
; 0.464 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 3.923 ns                 ;
; 0.465 ns                                ; SCOMP:inst8|IR[0]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 3.924 ns                 ;
; 0.470 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[21] ; ODOMETRY:inst53|LPOS[14]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.410 ns                   ; 1.880 ns                 ;
; 0.470 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.099 ns                   ; 1.569 ns                 ;
; 0.472 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[17] ; ODOMETRY:inst53|LPOS[10]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.406 ns                   ; 1.878 ns                 ;
; 0.473 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                                                                                        ; I2C_INTERFACE:inst16|i2c_master:inst|state.wr                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.084 ns                   ; 1.557 ns                 ;
; 0.489 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|comm_en                                                                                    ; I2C_INTERFACE:inst16|i2c_master:inst|busy                                                                                       ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.113 ns                   ; 1.602 ns                 ;
; 0.500 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; ODOMETRY:inst53|LPOS[8]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.406 ns                   ; 1.906 ns                 ;
; 0.505 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.921 ns                 ;
; 0.505 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[12] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.921 ns                 ;
; 0.506 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.922 ns                 ;
; 0.506 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.922 ns                 ;
; 0.506 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.922 ns                 ;
; 0.506 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[14] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.922 ns                 ;
; 0.506 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[13] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.922 ns                 ;
; 0.507 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[15] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.416 ns                   ; 2.923 ns                 ;
; 0.516 ns                                ; ACC_CLK_GEN:inst60|clock_12500KHz_int                                                                                           ; ACC_CLK_GEN:inst60|clock_12500KHz                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.519 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[9]  ; ODOMETRY:inst53|RPOS[2]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.340 ns                   ; 1.859 ns                 ;
; 0.520 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; ODOMETRY:inst53|XPOS[26]                                                                                                        ; ODOMETRY:inst53|XPOS[26]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[31] ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx2                                                                                  ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Tx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.417 ns                   ; 0.938 ns                 ;
; 0.522 ns                                ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst12                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4                                                               ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.524 ns                                ; ACC_CLK_GEN:inst60|clock_170Khz_int                                                                                             ; ACC_CLK_GEN:inst60|clock_170KHz                                                                                                 ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst19                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.527 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[2]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; TIMER:inst20|COUNT[15]                                                                                                          ; TIMER:inst20|COUNT[15]                                                                                                          ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.529 ns                                ; SLCD:inst55|delay[6]                                                                                                            ; SLCD:inst55|delay[6]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10                                                              ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.417 ns                   ; 0.946 ns                 ;
; 0.530 ns                                ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; ACC_CLK_GEN:inst60|count_10Khz[10]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[1]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CTIMER:inst21|COUNT[15]                                                                                                         ; CTIMER:inst21|COUNT[15]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; SONAR:inst54|PING_TIME[15]                                                                                                      ; SONAR:inst54|PING_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; ACC_CLK_GEN:inst60|clock_10Khz_int                                                                                              ; ACC_CLK_GEN:inst60|clock_10KHz                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[0]                                                                           ; UART_INTERFACE:inst1|UART_LIMITER:inst11|byte_time[3]                                                                           ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                                                                                              ; VEL_CONTROL:inst52|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; ACC_CLK_GEN:inst60|count_32hz[18]                                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.539 ns                                ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; SONAR:inst54|ECHO_TIME[15]                                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; ACC_CLK_GEN:inst60|count_170Khz[6]                                                                                              ; ACC_CLK_GEN:inst60|count_170Khz[6]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[18] ; ODOMETRY:inst53|RPOS[11]                                                                                                        ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.354 ns                   ; 1.894 ns                 ;
; 0.541 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|bit_cnt[0]                                                                                 ; I2C_INTERFACE:inst16|i2c_master:inst|state.slv_ack2                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.546 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx2                                                                             ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|state.Tx1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.548 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|count[1]                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|count[0]                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.550 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.command                                                                                ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack1                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.566 ns                 ;
; 0.551 ns                                ; oneshot_i2c:inst18|i2c_master:inst|state.wr                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|state.slv_ack2                                                                               ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.552 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[1]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|stretch                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.552 ns                                ; SLCD:inst55|state.CURPOS                                                                                                        ; SLCD:inst55|state.CURPOS_CLOCK                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.568 ns                 ;
; 0.554 ns                                ; oneshot_i2c:inst18|i2c_master:inst|count[1]                                                                                     ; oneshot_i2c:inst18|i2c_master:inst|count[0]                                                                                     ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns                                ; SLCD:inst55|count[9]                                                                                                            ; SLCD:inst55|count[9]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.554 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|state.SWRITE_CLOCK                                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.555 ns                                ; SLCD:inst55|state.SWRITE                                                                                                        ; SLCD:inst55|LCD_D[7]                                                                                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.555 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.command                                                                              ; I2C_INTERFACE:inst16|i2c_master:inst|state.slv_ack1                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.559 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; I2C_INTERFACE:inst16|i2c_master:inst|state.mstr_ack                                                                             ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.560 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.mstr_ack                                                                             ; I2C_INTERFACE:inst16|i2c_master:inst|state.rd                                                                                   ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.562 ns                                ; I2C_INTERFACE:inst16|i2c_master:inst|state.mstr_ack                                                                             ; I2C_INTERFACE:inst16|i2c_master:inst|state.restart                                                                              ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.584 ns                                ; oneshot_i2c:inst18|i2c_oneshot_ctrl:inst3|tx_byte[3]                                                                            ; oneshot_i2c:inst18|i2c_master:inst|sda_int                                                                                      ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 2.641 ns                   ; 3.225 ns                 ;
; 0.606 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 4.065 ns                 ;
; 0.607 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 4.066 ns                 ;
; 0.608 ns                                ; SCOMP:inst8|IR[3]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 4.067 ns                 ;
; 0.622 ns                                ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|lpm_counter_oe0:inst2|lpm_counter:lpm_counter_component|cntr_mrg:auto_generated|safe_q[7]  ; ODOMETRY:inst53|RPOS[0]                                                                                                         ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 1.340 ns                   ; 1.962 ns                 ;
; 0.624 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated                                                                                    ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 4.083 ns                 ;
; 0.625 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[7]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 4.084 ns                 ;
; 0.626 ns                                ; SCOMP:inst8|IR[1]                                                                                                               ; VEL_CONTROL:inst51|WATCHDOG_INT[0]                                                                                              ; altpll0:inst|altpll:altpll_component|_clk0 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 3.459 ns                   ; 4.085 ns                 ;
; 0.630 ns                                ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx1p                                                                                 ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|state.Rx1                                                                                  ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.646 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                 ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                      ; To                                                                        ; From Clock                                 ; To Clock                                   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.521 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.527 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.801 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.814 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.817 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.841 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.845 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.849 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.850 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 1.184 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.189 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.192 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.200 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.216 ns                 ;
; 1.201 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.217 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.227 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.243 ns                 ;
; 1.228 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.231 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.232 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.235 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.251 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.236 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.255 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.271 ns                 ;
; 1.256 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.272 ns                 ;
; 1.260 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.263 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.279 ns                 ;
; 1.271 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.287 ns                 ;
; 1.272 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.288 ns                 ;
; 1.281 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.289 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.305 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.298 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.314 ns                 ;
; 1.299 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.302 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.306 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.322 ns                 ;
; 1.307 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.307 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.307 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.323 ns                 ;
; 1.326 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.331 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.334 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.350 ns                 ;
; 1.342 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.358 ns                 ;
; 1.343 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.352 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.368 ns                 ;
; 1.360 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.376 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.366 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.382 ns                 ;
; 1.369 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.385 ns                 ;
; 1.370 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.386 ns                 ;
; 1.377 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.393 ns                 ;
; 1.378 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.394 ns                 ;
; 1.391 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.391 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.407 ns                 ;
; 1.397 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.413 ns                 ;
; 1.402 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.418 ns                 ;
; 1.413 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.429 ns                 ;
; 1.423 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.439 ns                 ;
; 1.431 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.447 ns                 ;
; 1.437 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.453 ns                 ;
; 1.440 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.456 ns                 ;
; 1.441 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.457 ns                 ;
; 1.448 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.464 ns                 ;
; 1.449 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.465 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.462 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.478 ns                 ;
; 1.466 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.482 ns                 ;
; 1.466 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.482 ns                 ;
; 1.473 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.489 ns                 ;
; 1.482 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.499 ns                 ;
; 1.484 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.500 ns                 ;
; 1.493 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.509 ns                 ;
; 1.494 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.502 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.502 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.518 ns                 ;
; 1.508 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.524 ns                 ;
; 1.511 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.527 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.533 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.549 ns                 ;
; 1.537 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.537 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.553 ns                 ;
; 1.564 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.580 ns                 ;
; 1.565 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.581 ns                 ;
; 1.573 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.573 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.589 ns                 ;
; 1.582 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.598 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.604 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.620 ns                 ;
; 1.607 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.623 ns                 ;
; 1.608 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.608 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.608 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.624 ns                 ;
; 1.635 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.651 ns                 ;
; 1.636 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.652 ns                 ;
; 1.643 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.659 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.661 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.644 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.660 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.675 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.691 ns                 ;
; 1.678 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.694 ns                 ;
; 1.679 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.679 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.679 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.695 ns                 ;
; 1.706 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.722 ns                 ;
; 1.707 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.723 ns                 ;
; 1.711 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.728 ns                 ;
; 1.714 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.730 ns                 ;
; 1.715 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.731 ns                 ;
; 1.719 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.736 ns                 ;
; 1.726 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.748 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.746 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.762 ns                 ;
; 1.749 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.765 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.766 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.766 ns                 ;
; 1.750 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.766 ns                 ;
; 1.777 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.793 ns                 ;
; 1.785 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.807 ns                 ;
; 1.785 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.801 ns                 ;
; 1.786 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.802 ns                 ;
; 1.817 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.833 ns                 ;
; 1.820 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.836 ns                 ;
; 1.821 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.837 ns                 ;
; 1.821 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.837 ns                 ;
; 1.821 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.837 ns                 ;
; 1.848 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.864 ns                 ;
; 1.856 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.872 ns                 ;
; 1.857 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.873 ns                 ;
; 1.862 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.879 ns                 ;
; 1.879 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.896 ns                 ;
; 1.891 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.907 ns                 ;
; 1.892 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.908 ns                 ;
; 1.892 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.908 ns                 ;
; 1.919 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.935 ns                 ;
; 1.926 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.943 ns                 ;
; 1.927 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.943 ns                 ;
; 1.930 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[2]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.952 ns                 ;
; 1.933 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.950 ns                 ;
; 1.939 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[3]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 1.961 ns                 ;
; 1.962 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[1]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.978 ns                 ;
; 1.963 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.979 ns                 ;
; 1.998 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.014 ns                 ;
; 2.027 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.044 ns                 ;
; 2.034 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[0]  ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 2.050 ns                 ;
; 2.121 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.138 ns                 ;
; 2.176 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[8]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.198 ns                 ;
; 2.202 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.224 ns                 ;
; 2.230 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.247 ns                 ;
; 2.246 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[7]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.268 ns                 ;
; 2.298 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[5]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.320 ns                 ;
; 2.495 ns                                ; VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 2.512 ns                 ;
; 2.652 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[4]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.674 ns                 ;
; 2.745 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[9]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.767 ns                 ;
; 2.870 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[10] ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 2.892 ns                 ;
; 3.066 ns                                ; VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[6]  ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk2 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.022 ns                   ; 3.088 ns                 ;
; 5.781 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.430 ns                  ; 2.351 ns                 ;
; 6.314 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.430 ns                  ; 2.884 ns                 ;
; 6.333 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[24]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.448 ns                  ; 2.885 ns                 ;
; 6.338 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[16]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.428 ns                  ; 2.910 ns                 ;
; 6.374 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.430 ns                  ; 2.944 ns                 ;
; 6.393 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.451 ns                  ; 2.942 ns                 ;
; 6.398 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.449 ns                  ; 2.949 ns                 ;
; 6.406 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[14]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.431 ns                  ; 2.975 ns                 ;
; 6.428 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[18]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.431 ns                  ; 2.997 ns                 ;
; 6.490 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[22]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.449 ns                  ; 3.041 ns                 ;
; 6.500 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.431 ns                  ; 3.069 ns                 ;
; 6.527 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.451 ns                  ; 3.076 ns                 ;
; 6.535 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[21]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.449 ns                  ; 3.086 ns                 ;
; 6.539 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[13]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.428 ns                  ; 3.111 ns                 ;
; 6.561 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.430 ns                  ; 3.131 ns                 ;
; 6.563 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[17]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.448 ns                  ; 3.115 ns                 ;
; 6.597 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[20]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.449 ns                  ; 3.148 ns                 ;
; 6.632 ns                                ; VEL_CONTROL:inst52|MOTOR_CMD[15]                                          ; VEL_CONTROL:inst52|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.449 ns                  ; 3.183 ns                 ;
; 6.677 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[23]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.430 ns                  ; 3.247 ns                 ;
; 6.714 ns                                ; VEL_CONTROL:inst51|MOTOR_CMD[19]                                          ; VEL_CONTROL:inst51|MOTOR_PHASE                                            ; altpll0:inst|altpll:altpll_component|_clk1 ; altpll0:inst|altpll:altpll_component|_clk2 ; 0.000 ns                   ; -3.431 ns                  ; 3.283 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                       ;                                                                           ;                                            ;                                            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------------------------------------+--------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                                          ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+-----------+
; N/A                                     ; None                                                ; 35.200 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.200 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.199 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.198 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.198 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.197 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.197 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.066 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 35.066 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.909 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[24]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.909 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.909 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.905 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[17]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.903 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.825 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[16]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.825 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[13]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.824 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[10]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.824 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[9]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.818 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[23]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.818 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[8]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.815 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[12]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.815 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[11]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.753 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.753 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.752 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.750 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.748 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.747 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.747 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.747 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.723 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[5]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.723 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[0]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.722 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[4]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.722 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[2]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.720 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[7]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.720 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[6]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.720 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[1]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.719 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[3]                             ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.699 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.698 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.696 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.695 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.691 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.631 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[21]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.631 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[20]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.630 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[22]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.628 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[15]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.624 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[14]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.620 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[19]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 34.620 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[18]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 32.380 ns  ; KEY[0] ; VEL_CONTROL:inst51|MOTOR_CMD[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 32.243 ns  ; KEY[0] ; VEL_CONTROL:inst52|MOTOR_CMD[31]                            ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.706 ns  ; KEY[0] ; VEL_CONTROL:inst52|I_WARN_INT                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 24.654 ns  ; KEY[0] ; VEL_CONTROL:inst51|I_WARN_INT                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.476 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[29]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.242 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[31]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.241 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[30]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.164 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[30]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.131 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[1]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.091 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[19]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.090 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[16]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.089 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[23]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.089 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[17]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.088 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[21]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.088 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[27]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.087 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[22]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.086 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[18]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.085 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[26]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.083 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[24]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.081 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[25]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.081 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[28]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.081 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[20]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.068 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[6]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.068 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[15]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.068 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[11]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.067 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[8]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.066 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[9]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.062 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[2]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.058 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[3]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.020 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[10]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.019 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[7]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.019 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[13]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.017 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[6]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.013 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[11]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 23.007 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[8]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.990 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[14]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.989 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[13]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.986 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[7]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.985 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[4]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.984 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[10]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.983 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[12]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.950 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[0]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.948 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[29]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.943 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[27]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.938 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[28]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.817 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[12]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.816 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[5]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.812 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[3]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.811 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[4]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.808 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[9]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.807 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[14]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.801 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[20]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.801 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[17]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.800 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[19]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.800 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[18]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.798 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[21]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.796 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[1]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.794 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[24]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.794 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[25]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.791 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[23]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.787 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[26]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.787 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[16]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.779 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[22]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.779 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[15]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.577 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[5]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.515 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[0]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.493 ns  ; KEY[0] ; VEL_CONTROL:inst51|CUM_VEL_ERR[31]                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 22.312 ns  ; KEY[0] ; VEL_CONTROL:inst52|CUM_VEL_ERR[2]                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[2]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[1]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[0]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[3]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[4]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[5]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[6]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[7]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[8]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[9]                                    ; AUD_DACLR ;
; N/A                                     ; None                                                ; 14.615 ns  ; KEY[0] ; DAC_BEEP:inst35|phase[10]                                   ; AUD_DACLR ;
; N/A                                     ; None                                                ; 12.651 ns  ; KEY[0] ; DAC_BEEP:inst35|step[3]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.651 ns  ; KEY[0] ; DAC_BEEP:inst35|step[5]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.651 ns  ; KEY[0] ; DAC_BEEP:inst35|step[4]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.589 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.553 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[4]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.553 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[5]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.553 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[6]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.509 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[1]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.509 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[2]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.509 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[3]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.475 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[29]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.446 ns  ; KEY[0] ; DAC_BEEP:inst35|step[2]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.446 ns  ; KEY[0] ; DAC_BEEP:inst35|step[6]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.446 ns  ; KEY[0] ; DAC_BEEP:inst35|step[0]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.446 ns  ; KEY[0] ; DAC_BEEP:inst35|step[7]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.426 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[7]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.370 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[11]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.370 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[10]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.370 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[14]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.370 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[13]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.370 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[15]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.370 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[12]~_emulated                         ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.258 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[28]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.243 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[9]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.237 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[30]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.205 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[0]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 12.108 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[30]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.996 ns  ; KEY[0] ; DAC_BEEP:inst35|step[1]~_emulated                           ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.888 ns  ; KEY[0] ; DAC_BEEP:inst35|timer[8]~_emulated                          ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.878 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[31]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.865 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[29]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.779 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[20]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[0]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[1]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[2]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[3]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[4]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[5]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[6]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.777 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_data_block[7]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.746 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[21]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.721 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[7]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.653 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[24]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.586 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[26]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.541 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.503 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[25]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.500 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[28]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.463 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[0]            ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.430 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[27]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.271 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[9]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.261 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[9]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.257 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[8]                               ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.133 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.087 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[19]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.087 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_rx_count[2]            ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.080 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[27]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.064 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[0]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.064 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[1]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.064 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[2]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.064 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[3]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.064 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[4]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.064 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[5]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.064 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[6]       ; CLOCK_27  ;
; N/A                                     ; None                                                ; 11.053 ns  ; KEY[0] ; VEL_CONTROL:inst51|CMD_VEL[10]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.013 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[23]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 11.009 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[26]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.946 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.send_stop_bit ; CLOCK_27  ;
; N/A                                     ; None                                                ; 10.926 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_data                ; CLOCK_27  ;
; N/A                                     ; None                                                ; 10.923 ns  ; KEY[0] ; UART_INTERFACE:inst1|UART:inst2|uart_tx_state.transmit_data ; CLOCK_27  ;
; N/A                                     ; None                                                ; 10.915 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[22]                              ; CLOCK_50  ;
; N/A                                     ; None                                                ; 10.868 ns  ; KEY[0] ; VEL_CONTROL:inst52|CMD_VEL[25]                              ; CLOCK_50  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                                             ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+-------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                           ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 13.632 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.392 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.318 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.263 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.252 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.246 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.244 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.188 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.161 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.152 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.138 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.130 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.119 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.079 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.078 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.075 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.005 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.005 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.999 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.996 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.993 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.990 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.982 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.962 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.949 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.938 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.937 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.936 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.877 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.864 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.855 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.850 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.834 ns  ; SCOMP:inst8|IO_WRITE_INT                       ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.831 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.818 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.813 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.811 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.805 ns  ; VEL_CONTROL:inst52|MOTOR_EN                    ; NMOTR_L  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.785 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.734 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.732 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.720 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.693 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.686 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.670 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.660 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.637 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.634 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.600 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.573 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.529 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.498 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.481 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.476 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.464 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.440 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.386 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.367 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.365 ns  ; SCOMP:inst8|IR[6]                              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.364 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[2] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.334 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.317 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.316 ns  ; LEDS:inst59|BLED[4]                            ; LEDG[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.309 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[0] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.303 ns  ; LEDS:inst59|BLED[7]                            ; LEDG[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.253 ns  ; LEDS:inst58|BLED[0]                            ; LEDR[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.207 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.196 ns  ; LEDS:inst59|BLED[3]                            ; LEDG[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.193 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.176 ns  ; LEDS:inst58|BLED[1]                            ; LEDR[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.148 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.146 ns  ; LEDS:inst58|BLED[3]                            ; LEDR[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.142 ns  ; LEDS:inst58|BLED[2]                            ; LEDR[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.135 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.073 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.044 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[1] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.035 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.035 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.029 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.029 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.997 ns  ; LEDS:inst58|BLED[5]                            ; LEDR[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.994 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.981 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[2] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.957 ns  ; SCOMP:inst8|STATE.EX_IN                        ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.950 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[6]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.947 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[3] ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.945 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[3] ; HEX3[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.933 ns  ; LEDS:inst58|BLED[6]                            ; LEDR[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.920 ns  ; SCOMP:inst8|STATE.EX_OUT2                      ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.914 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.907 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[7]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.878 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.877 ns  ; SCOMP:inst8|IR[1]                              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.867 ns  ; QUAD_HEX:inst57|HEX_DISP:inst15|latched_hex[1] ; HEX3[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.854 ns  ; LEDS:inst59|BLED[6]                            ; LEDG[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.832 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[5]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.814 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[0]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.786 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[0]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.772 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.750 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.718 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[0] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.716 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2] ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.716 ns  ; SCOMP:inst8|IR[0]                              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.682 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[5]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.671 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.652 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[4]~_emulated   ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.648 ns  ; SCOMP:inst8|IR[5]                              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.633 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.599 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.597 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.591 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.590 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[1] ; HEX1[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.588 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[2]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.580 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.574 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.571 ns  ; VEL_CONTROL:inst51|MOTOR_EN                    ; NMOTR_R  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.559 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.552 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[7]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.545 ns  ; QUAD_HEX:inst57|HEX_DISP:inst21|latched_hex[3] ; HEX2[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.542 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.539 ns  ; LEDS:inst58|BLED[4]                            ; LEDR[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.539 ns  ; QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] ; HEX1[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.526 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.497 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.495 ns  ; SCOMP:inst8|IR[2]                              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.485 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.483 ns  ; LEDS:inst59|BLED[5]                            ; LEDG[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.480 ns  ; SCOMP:inst8|IR[7]                              ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.462 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.459 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.455 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[3]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.453 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.450 ns  ; oneshot_i2c:inst18|i2c_master:inst|state.stop  ; SDA_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.435 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.432 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.422 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[4]~_emulated   ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.420 ns  ; VEL_CONTROL:inst51|WATCHDOG_INT[6]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.417 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.414 ns  ; LEDS:inst59|BLED[2]                            ; LEDG[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.414 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.409 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.400 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.391 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[0] ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.388 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.384 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.383 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.383 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.371 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.350 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[3] ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.344 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.342 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[1] ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.338 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.336 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[2] ; HEX7[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.336 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.328 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.325 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.307 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.293 ns  ; oneshot_i2c:inst18|i2c_master:inst|state.start ; SDA_DE2  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.290 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.283 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[3] ; HEX0[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.281 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[2] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.279 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.275 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.266 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[3]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.265 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.262 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[3] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.261 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.257 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.252 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.251 ns  ; LEDS:inst59|BLED[0]                            ; LEDG[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.251 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.246 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.246 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.244 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.241 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.239 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.231 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[1] ; HEX7[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.231 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[1] ; HEX6[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.218 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.217 ns  ; QUAD_HEX:inst57|HEX_DISP:inst27|latched_hex[2] ; HEX0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.207 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.202 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.202 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.196 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[0] ; HEX4[4]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.193 ns  ; QUAD_HEX:inst56|HEX_DISP:inst21|latched_hex[0] ; HEX6[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.193 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.189 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[2] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.181 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[1] ; HEX4[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.180 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.180 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.167 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.164 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.160 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[0] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.160 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.149 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[2]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.146 ns  ; QUAD_HEX:inst56|HEX_DISP:inst22|latched_hex[2] ; HEX5[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.143 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[3] ; HEX7[6]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.143 ns  ; QUAD_HEX:inst56|HEX_DISP:inst27|latched_hex[3] ; HEX4[0]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.123 ns  ; VEL_CONTROL:inst52|WATCHDOG_INT[2]             ; WATCH_ST ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.105 ns  ; QUAD_HEX:inst56|HEX_DISP:inst15|latched_hex[0] ; HEX7[1]  ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------+----------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+-----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To       ;
+-------+-------------------+-----------------+-----------+----------+
; N/A   ; None              ; 16.156 ns       ; KEY[0]    ; WATCH_ST ;
; N/A   ; None              ; 11.516 ns       ; ASLEEP    ; LEDG[8]  ;
; N/A   ; None              ; 11.337 ns       ; BATT_GOOD ; LEDG[8]  ;
+-------+-------------------+-----------------+-----------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                 ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 1.659 ns  ; SW[6]      ; DIG_IN:inst5|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.502 ns  ; SW[3]      ; DIG_IN:inst5|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.483 ns  ; SW[5]      ; DIG_IN:inst5|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.192 ns  ; SW[2]      ; DIG_IN:inst5|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.120 ns  ; SW[1]      ; DIG_IN:inst5|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.117 ns  ; SW[0]      ; DIG_IN:inst5|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 1.110 ns  ; SW[8]      ; DIG_IN:inst5|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.926 ns  ; SW[4]      ; DIG_IN:inst5|B_DI[4]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.780 ns  ; SW[11]     ; DIG_IN:inst5|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.728 ns  ; SW[10]     ; DIG_IN:inst5|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.668 ns  ; SW[12]     ; DIG_IN:inst5|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.657 ns  ; SW[7]      ; DIG_IN:inst5|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; 0.551 ns  ; SW[9]      ; DIG_IN:inst5|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -1.784 ns ; SDA_DE2    ; oneshot_i2c:inst18|i2c_master:inst|ack_error                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.469 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.469 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.469 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.469 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.482 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.482 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.482 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|addr_in[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.795 ns ; DI[9]      ; DIG_IN:inst6|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.813 ns ; KEY[1]     ; DIG_IN:inst6|B_DI[0]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.916 ns ; DI[1]      ; DIG_IN:inst6|B_DI[6]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.933 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.933 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.937 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.938 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.945 ns ; SW[14]     ; DIG_IN:inst5|B_DI[14]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.964 ns ; DI[0]      ; DIG_IN:inst6|B_DI[5]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.007 ns ; KEY[2]     ; DIG_IN:inst6|B_DI[1]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.055 ns ; SW[15]     ; DIG_IN:inst5|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.104 ns ; SONAR_ECHO ; SONAR:inst54|PING_DONE                                             ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.108 ns ; DI[4]      ; DIG_IN:inst6|B_DI[9]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.110 ns ; DI[8]      ; DIG_IN:inst6|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.139 ns ; DI[2]      ; DIG_IN:inst6|B_DI[7]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.166 ns ; SW[13]     ; DIG_IN:inst5|B_DI[13]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.197 ns ; SW[16]     ; DIG_IN:inst6|B_DI[3]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.217 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.221 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.221 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.224 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.228 ns ; DI[10]     ; DIG_IN:inst6|B_DI[15]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.252 ns ; KEY[3]     ; DIG_IN:inst6|B_DI[2]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.298 ns ; DI[7]      ; DIG_IN:inst6|B_DI[12]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.325 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[25]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.388 ns ; DI[6]      ; DIG_IN:inst6|B_DI[11]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.446 ns ; DI[3]      ; DIG_IN:inst6|B_DI[8]                                               ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.453 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.453 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[14]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.454 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[22]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.454 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[6]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.455 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[0]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.462 ns ; DI[5]      ; DIG_IN:inst6|B_DI[10]                                              ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.471 ns ; SDA_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|ack_error                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.474 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[7]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.477 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[12]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.479 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.479 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[1]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.480 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[4]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.482 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[28]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.483 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[26]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.484 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[5]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.485 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[17]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.489 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[18]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.596 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[10]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.598 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[27]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.600 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[2]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.621 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[3]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.625 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[19]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.626 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[9]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.635 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[23]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.789 ns ; SCL_DE2    ; oneshot_i2c:inst18|i2c_master:inst|stretch                         ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.920 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[29]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.945 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[15]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -3.980 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.021 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[11]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.027 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[16]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.053 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[24]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.071 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.085 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.085 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.091 ns ; SCL_BOT    ; I2C_INTERFACE:inst16|i2c_master:inst|stretch                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.107 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.111 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.135 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.142 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.181 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[8]                     ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.184 ns ; ENC_L_B    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.185 ns ; ENC_L_A    ; OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.201 ns ; ENC_R_B    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst10 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.217 ns ; ENC_R_A    ; OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst4  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.426 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.443 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[17][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.473 ns ; AUD_DACLR  ; DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[13]                    ; AUD_BCLK ;
; N/A                                     ; None                                                ; -4.606 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][1]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.661 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][0]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.667 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][6]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.669 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][3]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.784 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][5]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -4.947 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|prev_busy                     ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.019 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|scl_ena                       ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.036 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][7]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.058 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][4]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.098 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[16][2]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.255 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.260 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.316 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_tx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.388 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.388 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.388 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.388 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.389 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[6]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.389 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[2]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.389 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[4]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.389 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[0]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.402 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.402 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.402 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.443 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.444 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[4]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[1]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[2]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.462 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|addr_rw[0]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.506 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.507 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|rnw                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.515 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.515 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.515 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.515 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.515 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.515 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.518 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][7]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.518 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.518 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.518 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][1]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.518 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.518 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.518 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[3][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.519 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[7]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.520 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[6][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.521 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[0][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.522 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[6]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.533 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][6]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.533 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][4]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.533 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.533 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.533 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][13]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.540 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][3]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.540 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][5]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.540 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][0]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.558 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][15]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.558 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][8]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.558 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][14]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.558 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[5]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.561 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_master:inst|data_rx[3]                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.586 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][2]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.586 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][9]                                    ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.586 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[7][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.609 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[7]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.609 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[3]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.609 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[5]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.609 ns ; KEY[0]     ; I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[1]                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.651 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][10]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.651 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][11]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.651 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][12]                                   ; CLOCK_50 ;
; N/A                                     ; None                                                ; -5.651 ns ; SONAR_ECHO ; SONAR:inst54|SONAR_RESULT[4][13]                                   ; CLOCK_50 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                    ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu Nov 03 20:33:05 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "VEL_CONTROL:inst51|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "VEL_CONTROL:inst52|WATCHDOG_INT[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[0]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|step[7]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[1]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[2]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[3]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[15]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[9]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[8]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[4]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[5]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[6]~latch" is a latch
    Warning: Node "DAC_BEEP:inst35|timer[7]~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "AUD_DACLR" is an undefined clock
    Info: Assuming node "AUD_BCLK" is an undefined clock
Warning: Found 78 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst70" as buffer
    Info: Detected gated clock "inst71" as buffer
    Info: Detected gated clock "inst68" as buffer
    Info: Detected gated clock "inst73" as buffer
    Info: Detected gated clock "inst74" as buffer
    Info: Detected ripple clock "oneshot_i2c:inst18|i2c_master:inst|data_clk" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~17" as buffer
    Info: Detected gated clock "DAC_BEEP:inst35|step[0]~18" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst13" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst5" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10KHz" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART_LIMITER:inst11|inhibit_bt" as buffer
    Info: Detected gated clock "inst25~1" as buffer
    Info: Detected gated clock "inst25~0" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH~0" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst12" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst52|LATCH" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst52|I_WARN_INT" as buffer
    Info: Detected ripple clock "VEL_CONTROL:inst51|I_WARN_INT" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst20" as buffer
    Info: Detected ripple clock "SONAR:inst54|SONAR_INT" as buffer
    Info: Detected ripple clock "CTIMER:inst21|INT" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected ripple clock "I2C_INTERFACE:inst16|i2c_master:inst|data_clk" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" as buffer
    Info: Detected gated clock "inst15" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected gated clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2" as buffer
    Info: Detected gated clock "I2C_INTERFACE:inst16|inst6" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_lsb_aeb" as buffer
    Info: Detected ripple clock "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|rdemp_eq_comp_msb_aeb" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst22|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_400KHz" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst23" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_12500KHz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_100Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_32Hz" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_10Hz" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24" as buffer
    Info: Detected ripple clock "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst" as buffer
    Info: Detected gated clock "inst76~0" as buffer
    Info: Detected gated clock "inst77~1" as buffer
    Info: Detected gated clock "inst77~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~0" as buffer
    Info: Detected gated clock "inst76" as buffer
    Info: Detected gated clock "inst77" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal17~1" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal2~0" as buffer
    Info: Detected gated clock "VEL_CONTROL:inst51|LATCH~0" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal11~4" as buffer
    Info: Detected gated clock "SONAR:inst54|Equal13~4" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst6" as buffer
    Info: Detected gated clock "UART_INTERFACE:inst1|inst3" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal24~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_IN" as buffer
    Info: Detected ripple clock "SCOMP:inst8|STATE.EX_OUT2" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[7]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[6]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[3]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[2]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|Equal19~0" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~0" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[5]" as buffer
    Info: Detected gated clock "IO_DECODER:inst24|SONAR_EN~1" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IO_WRITE_INT" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[4]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[1]" as buffer
    Info: Detected ripple clock "SCOMP:inst8|IR[0]" as buffer
    Info: Detected gated clock "SONAR:inst54|LATCH" as buffer
    Info: Detected ripple clock "ACC_CLK_GEN:inst60|clock_170KHz" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 63.672 ns for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb" and destination register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]"
    Info: Fmax is 236.46 MHz (period= 4.229 ns)
    Info: + Largest register to register requirement is 67.683 ns
        Info: + Setup relationship between source and destination is 67.901 ns
            Info: + Latch edge is 67.901 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.004 ns
            Info: + Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.636 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X23_Y16_N25; Fanout = 5; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]'
                Info: Total cell delay = 0.537 ns ( 20.37 % )
                Info: Total interconnect delay = 2.099 ns ( 79.63 % )
            Info: - Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.640 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.640 ns; Loc. = LCFF_X25_Y17_N5; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
                Info: Total cell delay = 0.537 ns ( 20.34 % )
                Info: Total interconnect delay = 2.103 ns ( 79.66 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.011 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y17_N5; Fanout = 4; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_rx_data_out_stb'
        Info: 2: + IC(0.536 ns) + CELL(0.438 ns) = 0.974 ns; Loc. = LCCOMB_X24_Y17_N14; Fanout = 34; COMB Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|valid_wrreq~0'
        Info: 3: + IC(0.457 ns) + CELL(0.408 ns) = 1.839 ns; Loc. = LCCOMB_X25_Y17_N20; Fanout = 3; COMB Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|_~2'
        Info: 4: + IC(0.976 ns) + CELL(0.438 ns) = 3.253 ns; Loc. = LCCOMB_X23_Y16_N8; Fanout = 2; COMB Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|_~3'
        Info: 5: + IC(0.254 ns) + CELL(0.420 ns) = 3.927 ns; Loc. = LCCOMB_X23_Y16_N24; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]~4'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.011 ns; Loc. = LCFF_X23_Y16_N25; Fanout = 5; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp|counter13a[6]'
        Info: Total cell delay = 1.788 ns ( 44.58 % )
        Info: Total interconnect delay = 2.223 ns ( 55.42 % )
Info: No valid register-to-register data paths exist for clock "altpll1:inst11|altpll:altpll_component|_clk1"
Info: Slack time is 9.22 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "TIMER:inst20|COUNT[10]" and destination register "VEL_CONTROL:inst52|IO_DATA_INT[0]"
    Info: + Largest register to register requirement is 20.325 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.539 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 3.231 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 0.559 ns; Loc. = LCFF_X32_Y16_N15; Fanout = 120; REG Node = 'SCOMP:inst8|IR[3]'
                Info: 4: + IC(0.318 ns) + CELL(0.371 ns) = 1.248 ns; Loc. = LCCOMB_X32_Y16_N30; Fanout = 14; COMB Node = 'VEL_CONTROL:inst52|LATCH'
                Info: 5: + IC(1.446 ns) + CELL(0.537 ns) = 3.231 ns; Loc. = LCFF_X43_Y15_N3; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[0]'
                Info: Total cell delay = 1.695 ns ( 30.33 % )
                Info: Total interconnect delay = 3.894 ns ( 69.67 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 2.692 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 0.556 ns; Loc. = LCFF_X64_Y19_N7; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60|clock_10Hz'
                Info: 4: + IC(0.589 ns) + CELL(0.000 ns) = 1.145 ns; Loc. = CLKCTRL_G7; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60|clock_10Hz~clkctrl'
                Info: 5: + IC(1.010 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X35_Y14_N19; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[10]'
                Info: Total cell delay = 1.324 ns ( 26.22 % )
                Info: Total interconnect delay = 3.726 ns ( 73.78 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 11.105 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y14_N19; Fanout = 3; REG Node = 'TIMER:inst20|COUNT[10]'
        Info: 2: + IC(1.000 ns) + CELL(0.420 ns) = 1.420 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 1; COMB Node = 'TIMER:inst20|lpm_bustri:IO_BUS|dout[10]~1'
        Info: 3: + IC(0.426 ns) + CELL(0.150 ns) = 1.996 ns; Loc. = LCCOMB_X33_Y15_N24; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[10]~20'
        Info: 4: + IC(0.460 ns) + CELL(0.150 ns) = 2.606 ns; Loc. = LCCOMB_X34_Y15_N30; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[10]~21'
        Info: 5: + IC(0.764 ns) + CELL(0.410 ns) = 3.780 ns; Loc. = LCCOMB_X35_Y12_N8; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16|inst1[10]~22'
        Info: 6: + IC(0.444 ns) + CELL(0.419 ns) = 4.643 ns; Loc. = LCCOMB_X34_Y12_N20; Fanout = 12; COMB Node = 'I2C_INTERFACE:inst16|inst1[10]~23'
        Info: 7: + IC(2.043 ns) + CELL(0.150 ns) = 6.836 ns; Loc. = LCCOMB_X25_Y23_N6; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Equal0~0'
        Info: 8: + IC(0.300 ns) + CELL(0.438 ns) = 7.574 ns; Loc. = LCCOMB_X25_Y23_N16; Fanout = 10; COMB Node = 'VEL_CONTROL:inst51|Equal0~1'
        Info: 9: + IC(0.335 ns) + CELL(0.438 ns) = 8.347 ns; Loc. = LCCOMB_X25_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|IO_DATA_INT~9'
        Info: 10: + IC(2.392 ns) + CELL(0.366 ns) = 11.105 ns; Loc. = LCFF_X43_Y15_N3; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|IO_DATA_INT[0]'
        Info: Total cell delay = 2.941 ns ( 26.48 % )
        Info: Total interconnect delay = 8.164 ns ( 73.52 % )
Info: Slack time is -6.649 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "VEL_CONTROL:inst52|POSITION_INT[0]" and destination register "VEL_CONTROL:inst52|MOTOR_CMD[17]"
    Info: Fmax is 18.76 MHz (period= 53.298 ns)
    Info: + Largest register to register requirement is 19.768 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.018 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.102 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.787 ns) = 2.896 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.649 ns) + CELL(0.000 ns) = 4.545 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.020 ns) + CELL(0.537 ns) = 6.102 ns; Loc. = LCFF_X36_Y16_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[17]'
                Info: Total cell delay = 1.324 ns ( 21.70 % )
                Info: Total interconnect delay = 4.778 ns ( 78.30 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 6.120 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.787 ns) = 2.896 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.649 ns) + CELL(0.000 ns) = 4.545 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.038 ns) + CELL(0.537 ns) = 6.120 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|POSITION_INT[0]'
                Info: Total cell delay = 1.324 ns ( 21.63 % )
                Info: Total interconnect delay = 4.796 ns ( 78.37 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 26.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y18_N15; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|POSITION_INT[0]'
        Info: 2: + IC(0.470 ns) + CELL(0.393 ns) = 0.863 ns; Loc. = LCCOMB_X47_Y18_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.934 ns; Loc. = LCCOMB_X47_Y18_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.005 ns; Loc. = LCCOMB_X47_Y18_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.076 ns; Loc. = LCCOMB_X47_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.147 ns; Loc. = LCCOMB_X47_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.218 ns; Loc. = LCCOMB_X47_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.289 ns; Loc. = LCCOMB_X47_Y18_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~13'
        Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.448 ns; Loc. = LCCOMB_X47_Y18_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~15'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.519 ns; Loc. = LCCOMB_X47_Y18_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~17'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.590 ns; Loc. = LCCOMB_X47_Y18_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add3~19'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 2.000 ns; Loc. = LCCOMB_X47_Y18_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst52|Add3~20'
        Info: 13: + IC(0.684 ns) + CELL(0.414 ns) = 3.098 ns; Loc. = LCCOMB_X46_Y18_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~21'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.169 ns; Loc. = LCCOMB_X46_Y18_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~23'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.240 ns; Loc. = LCCOMB_X46_Y18_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~25'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.311 ns; Loc. = LCCOMB_X46_Y18_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~27'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.382 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add4~29'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 3.792 ns; Loc. = LCCOMB_X46_Y18_N30; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|Add4~30'
        Info: 19: + IC(1.193 ns) + CELL(0.420 ns) = 5.405 ns; Loc. = LCCOMB_X45_Y17_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~8'
        Info: 20: + IC(0.254 ns) + CELL(0.420 ns) = 6.079 ns; Loc. = LCCOMB_X45_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan4~9'
        Info: 21: + IC(0.240 ns) + CELL(0.149 ns) = 6.468 ns; Loc. = LCCOMB_X45_Y17_N2; Fanout = 29; COMB Node = 'VEL_CONTROL:inst52|LessThan4~10'
        Info: 22: + IC(0.799 ns) + CELL(0.275 ns) = 7.542 ns; Loc. = LCCOMB_X45_Y18_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|VEL_ERR~30'
        Info: 23: + IC(0.724 ns) + CELL(0.393 ns) = 8.659 ns; Loc. = LCCOMB_X44_Y17_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~3'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.730 ns; Loc. = LCCOMB_X44_Y17_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~5'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.801 ns; Loc. = LCCOMB_X44_Y17_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~7'
        Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.872 ns; Loc. = LCCOMB_X44_Y17_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~9'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.943 ns; Loc. = LCCOMB_X44_Y17_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~11'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.014 ns; Loc. = LCCOMB_X44_Y17_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~13'
        Info: 29: + IC(0.000 ns) + CELL(0.159 ns) = 9.173 ns; Loc. = LCCOMB_X44_Y17_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~15'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.244 ns; Loc. = LCCOMB_X44_Y17_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~17'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.315 ns; Loc. = LCCOMB_X44_Y17_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~19'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.386 ns; Loc. = LCCOMB_X44_Y17_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~21'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.457 ns; Loc. = LCCOMB_X44_Y17_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~23'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 9.528 ns; Loc. = LCCOMB_X44_Y17_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~25'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 9.599 ns; Loc. = LCCOMB_X44_Y17_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~27'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 9.670 ns; Loc. = LCCOMB_X44_Y17_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~29'
        Info: 37: + IC(0.000 ns) + CELL(0.146 ns) = 9.816 ns; Loc. = LCCOMB_X44_Y17_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~31'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 9.887 ns; Loc. = LCCOMB_X44_Y16_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~33'
        Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 9.958 ns; Loc. = LCCOMB_X44_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~35'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 10.029 ns; Loc. = LCCOMB_X44_Y16_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~37'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 10.100 ns; Loc. = LCCOMB_X44_Y16_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~39'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 10.171 ns; Loc. = LCCOMB_X44_Y16_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~41'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 10.242 ns; Loc. = LCCOMB_X44_Y16_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~43'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 10.313 ns; Loc. = LCCOMB_X44_Y16_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~45'
        Info: 45: + IC(0.000 ns) + CELL(0.159 ns) = 10.472 ns; Loc. = LCCOMB_X44_Y16_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~47'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 10.543 ns; Loc. = LCCOMB_X44_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~49'
        Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 10.614 ns; Loc. = LCCOMB_X44_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add6~51'
        Info: 48: + IC(0.000 ns) + CELL(0.410 ns) = 11.024 ns; Loc. = LCCOMB_X44_Y16_N20; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|Add6~52'
        Info: 49: + IC(0.699 ns) + CELL(0.150 ns) = 11.873 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan7~8'
        Info: 50: + IC(0.466 ns) + CELL(0.438 ns) = 12.777 ns; Loc. = LCCOMB_X43_Y16_N10; Fanout = 3; COMB Node = 'VEL_CONTROL:inst52|LessThan7~10'
        Info: 51: + IC(0.260 ns) + CELL(0.150 ns) = 13.187 ns; Loc. = LCCOMB_X43_Y16_N0; Fanout = 30; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~29'
        Info: 52: + IC(0.617 ns) + CELL(0.275 ns) = 14.079 ns; Loc. = LCCOMB_X42_Y16_N24; Fanout = 20; COMB Node = 'VEL_CONTROL:inst52|CUM_VEL_ERR~35'
        Info: 53: + IC(0.673 ns) + CELL(2.663 ns) = 17.415 ns; Loc. = DSPMULT_X39_Y16_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6'
        Info: 54: + IC(0.000 ns) + CELL(0.224 ns) = 17.639 ns; Loc. = DSPOUT_X39_Y16_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6'
        Info: 55: + IC(0.613 ns) + CELL(0.393 ns) = 18.645 ns; Loc. = LCCOMB_X41_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1'
        Info: 56: + IC(0.000 ns) + CELL(0.410 ns) = 19.055 ns; Loc. = LCCOMB_X41_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2'
        Info: 57: + IC(0.442 ns) + CELL(0.393 ns) = 19.890 ns; Loc. = LCCOMB_X40_Y16_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15'
        Info: 58: + IC(0.000 ns) + CELL(0.410 ns) = 20.300 ns; Loc. = LCCOMB_X40_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16'
        Info: 59: + IC(0.674 ns) + CELL(0.393 ns) = 21.367 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~49'
        Info: 60: + IC(0.000 ns) + CELL(0.410 ns) = 21.777 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add10~50'
        Info: 61: + IC(0.668 ns) + CELL(0.414 ns) = 22.859 ns; Loc. = LCCOMB_X37_Y16_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~51'
        Info: 62: + IC(0.000 ns) + CELL(0.410 ns) = 23.269 ns; Loc. = LCCOMB_X37_Y16_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add11~52'
        Info: 63: + IC(0.729 ns) + CELL(0.149 ns) = 24.147 ns; Loc. = LCCOMB_X37_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|LessThan10~9'
        Info: 64: + IC(0.436 ns) + CELL(0.438 ns) = 25.021 ns; Loc. = LCCOMB_X37_Y15_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|LessThan10~13'
        Info: 65: + IC(0.245 ns) + CELL(0.150 ns) = 25.416 ns; Loc. = LCCOMB_X37_Y15_N2; Fanout = 17; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[21]~27'
        Info: 66: + IC(0.767 ns) + CELL(0.150 ns) = 26.333 ns; Loc. = LCCOMB_X36_Y16_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|MOTOR_CMD[17]~7'
        Info: 67: + IC(0.000 ns) + CELL(0.084 ns) = 26.417 ns; Loc. = LCFF_X36_Y16_N31; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[17]'
        Info: Total cell delay = 14.764 ns ( 55.89 % )
        Info: Total interconnect delay = 11.653 ns ( 44.11 % )
Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst|altpll:altpll_component|_clk1' along 1662 path(s). See Report window for details.
Info: Slack time is 514 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|MOTOR_CMD[5]" and destination register "VEL_CONTROL:inst52|MOTOR_PHASE"
    Info: + Largest register to register requirement is 6.319 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.467 ns
            Info: + Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 0.280 ns
                Info: + Early clock latency of clock "altpll0:inst|altpll:altpll_component|_clk2" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 0.280 ns; Loc. = LCFF_X38_Y13_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_PHASE'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 3.747 ns
                Info: + Late clock latency of clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.018 ns) + CELL(0.787 ns) = 0.538 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
                Info: 4: + IC(1.649 ns) + CELL(0.000 ns) = 2.187 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
                Info: 5: + IC(1.023 ns) + CELL(0.537 ns) = 3.747 ns; Loc. = LCFF_X36_Y17_N17; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[5]'
                Info: Total cell delay = 1.324 ns ( 21.69 % )
                Info: Total interconnect delay = 4.781 ns ( 78.31 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.805 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y17_N17; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_CMD[5]'
        Info: 2: + IC(0.330 ns) + CELL(0.438 ns) = 0.768 ns; Loc. = LCCOMB_X36_Y17_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|WideOr0~0'
        Info: 3: + IC(0.752 ns) + CELL(0.438 ns) = 1.958 ns; Loc. = LCCOMB_X37_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|WideOr0~3'
        Info: 4: + IC(0.243 ns) + CELL(0.393 ns) = 2.594 ns; Loc. = LCCOMB_X37_Y13_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~1'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.665 ns; Loc. = LCCOMB_X37_Y13_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~3'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.736 ns; Loc. = LCCOMB_X37_Y13_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~5'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.807 ns; Loc. = LCCOMB_X37_Y13_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~7'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 2.966 ns; Loc. = LCCOMB_X37_Y13_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~9'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.037 ns; Loc. = LCCOMB_X37_Y13_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~11'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.108 ns; Loc. = LCCOMB_X37_Y13_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~13'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.179 ns; Loc. = LCCOMB_X37_Y13_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~15'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.250 ns; Loc. = LCCOMB_X37_Y13_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~17'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 3.660 ns; Loc. = LCCOMB_X37_Y13_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52|Add12~18'
        Info: 14: + IC(0.261 ns) + CELL(0.275 ns) = 4.196 ns; Loc. = LCCOMB_X37_Y13_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~1'
        Info: 15: + IC(0.455 ns) + CELL(0.410 ns) = 5.061 ns; Loc. = LCCOMB_X38_Y13_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4'
        Info: 16: + IC(0.241 ns) + CELL(0.419 ns) = 5.721 ns; Loc. = LCCOMB_X38_Y13_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 5.805 ns; Loc. = LCFF_X38_Y13_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52|MOTOR_PHASE'
        Info: Total cell delay = 3.523 ns ( 60.69 % )
        Info: Total interconnect delay = 2.282 ns ( 39.31 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: No valid register-to-register data paths exist for clock "CLOCK_50"
Info: No valid register-to-register data paths exist for clock "SW[17]"
Info: Clock "AUD_DACLR" Internal fmax is restricted to 260.01 MHz between source register "DAC_BEEP:inst35|phase[4]" and destination memory "DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2"
    Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.257 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[4]'
            Info: 2: + IC(2.115 ns) + CELL(0.142 ns) = 2.257 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2'
            Info: Total cell delay = 0.142 ns ( 6.29 % )
            Info: Total interconnect delay = 2.115 ns ( 93.71 % )
        Info: - Smallest clock skew is 0.913 ns
            Info: + Shortest clock path from clock "AUD_DACLR" to destination memory is 3.297 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(1.776 ns) + CELL(0.661 ns) = 3.297 ns; Loc. = M4K_X13_Y34; Fanout = 9; MEM Node = 'DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg2'
                Info: Total cell delay = 1.521 ns ( 46.13 % )
                Info: Total interconnect delay = 1.776 ns ( 53.87 % )
            Info: - Longest clock path from clock "AUD_DACLR" to source register is 2.384 ns
                Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'
                Info: 2: + IC(0.987 ns) + CELL(0.537 ns) = 2.384 ns; Loc. = LCFF_X2_Y32_N13; Fanout = 4; REG Node = 'DAC_BEEP:inst35|phase[4]'
                Info: Total cell delay = 1.397 ns ( 58.60 % )
                Info: Total interconnect delay = 0.987 ns ( 41.40 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is 0.035 ns
        Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "AUD_BCLK" Internal fmax is restricted to 450.05 MHz between source register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]" and destination register "DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.564 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y35_N15; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]'
            Info: 2: + IC(0.458 ns) + CELL(0.438 ns) = 0.896 ns; Loc. = LCCOMB_X3_Y35_N4; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~0'
            Info: 3: + IC(0.435 ns) + CELL(0.149 ns) = 1.480 ns; Loc. = LCCOMB_X2_Y35_N0; Fanout = 1; COMB Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]~feeder'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.564 ns; Loc. = LCFF_X2_Y35_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]'
            Info: Total cell delay = 0.671 ns ( 42.90 % )
            Info: Total interconnect delay = 0.893 ns ( 57.10 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "AUD_BCLK" to destination register is 2.362 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.955 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X2_Y35_N1; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[31]'
                Info: Total cell delay = 1.407 ns ( 59.57 % )
                Info: Total interconnect delay = 0.955 ns ( 40.43 % )
            Info: - Longest clock path from clock "AUD_BCLK" to source register is 2.362 ns
                Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'
                Info: 2: + IC(0.955 ns) + CELL(0.537 ns) = 2.362 ns; Loc. = LCFF_X2_Y35_N15; Fanout = 1; REG Node = 'DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[30]'
                Info: Total cell delay = 1.407 ns ( 59.57 % )
                Info: Total interconnect delay = 0.955 ns ( 40.43 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Minimum slack time is 391 ps for clock "altpll1:inst11|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]" and destination register "UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y21_N29; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y21_N28; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y21_N29; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll1:inst11|altpll:altpll_component|_clk0" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to destination register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X27_Y21_N29; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
            Info: - Shortest clock path from clock "altpll1:inst11|altpll:altpll_component|_clk0" to source register is 2.641 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X27_Y21_N29; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]'
                Info: Total cell delay = 0.537 ns ( 20.33 % )
                Info: Total interconnect delay = 2.104 ns ( 79.67 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is -2.402 ns for clock "altpll0:inst|altpll:altpll_component|_clk0" between source register "UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]" and destination register "UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]"
    Info: + Shortest register to register delay is 1.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N11; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]'
        Info: 2: + IC(0.964 ns) + CELL(0.420 ns) = 1.384 ns; Loc. = LCCOMB_X31_Y15_N8; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]~12'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.468 ns; Loc. = LCFF_X31_Y15_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.504 ns ( 34.33 % )
        Info: Total interconnect delay = 0.964 ns ( 65.67 % )
    Info: - Smallest register to register requirement is 3.870 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk0" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.854 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.512 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X32_Y16_N25; Fanout = 11; REG Node = 'SCOMP:inst8|STATE.EX_IN'
                Info: 4: + IC(0.347 ns) + CELL(0.438 ns) = 3.702 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 7; COMB Node = 'IO_DECODER:inst24|Equal17~0'
                Info: 5: + IC(0.267 ns) + CELL(0.150 ns) = 4.119 ns; Loc. = LCCOMB_X32_Y16_N0; Fanout = 8; COMB Node = 'IO_DECODER:inst24|Equal17~1'
                Info: 6: + IC(0.824 ns) + CELL(0.275 ns) = 5.218 ns; Loc. = LCCOMB_X31_Y13_N24; Fanout = 18; COMB Node = 'UART_INTERFACE:inst1|inst3'
                Info: 7: + IC(0.757 ns) + CELL(0.537 ns) = 6.512 ns; Loc. = LCFF_X31_Y15_N9; Fanout = 1; REG Node = 'UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[3]'
                Info: Total cell delay = 2.187 ns ( 33.58 % )
                Info: Total interconnect delay = 4.325 ns ( 66.42 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 2.658 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X24_Y15_N11; Fanout = 2; REG Node = 'UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[3]'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.121 ns ( 79.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk0 along 57 path(s). See Report window for details.
Info: Minimum slack time is -1.863 ns for clock "altpll0:inst|altpll:altpll_component|_clk1" between source register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24" and destination register "OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7"
    Info: + Shortest register to register delay is 0.727 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y19_N23; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
        Info: 2: + IC(0.494 ns) + CELL(0.149 ns) = 0.643 ns; Loc. = LCCOMB_X61_Y19_N14; Fanout = 1; COMB Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.727 ns; Loc. = LCFF_X61_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
        Info: Total cell delay = 0.233 ns ( 32.05 % )
        Info: Total interconnect delay = 0.494 ns ( 67.95 % )
    Info: - Smallest register to register requirement is 2.590 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk1" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.574 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.720 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N5; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.695 ns) + CELL(0.787 ns) = 4.396 ns; Loc. = LCFF_X62_Y19_N3; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1'
                Info: 5: + IC(0.296 ns) + CELL(0.787 ns) = 5.479 ns; Loc. = LCFF_X62_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5'
                Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.802 ns; Loc. = LCCOMB_X62_Y19_N14; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2'
                Info: 7: + IC(0.381 ns) + CELL(0.537 ns) = 6.720 ns; Loc. = LCFF_X61_Y19_N15; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7'
                Info: Total cell delay = 3.221 ns ( 47.93 % )
                Info: Total interconnect delay = 3.499 ns ( 52.07 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to source register is 4.146 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X64_Y19_N5; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60|clock_12500KHz'
                Info: 4: + IC(0.695 ns) + CELL(0.537 ns) = 4.146 ns; Loc. = LCFF_X62_Y19_N23; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24'
                Info: Total cell delay = 1.324 ns ( 31.93 % )
                Info: Total interconnect delay = 2.822 ns ( 68.07 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst|altpll:altpll_component|_clk1 along 20 path(s). See Report window for details.
Info: Minimum slack time is 521 ps for clock "altpll0:inst|altpll:altpll_component|_clk2" between source register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]" and destination register "VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]"
    Info: + Shortest register to register delay is 0.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y13_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: 2: + IC(0.303 ns) + CELL(0.150 ns) = 0.453 ns; Loc. = LCCOMB_X36_Y13_N26; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.537 ns; Loc. = LCFF_X36_Y13_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
        Info: Total cell delay = 0.234 ns ( 43.58 % )
        Info: Total interconnect delay = 0.303 ns ( 56.42 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "altpll0:inst|altpll:altpll_component|_clk2" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to destination register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X36_Y13_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
            Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk2" to source register is 2.632 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X36_Y13_N27; Fanout = 3; REG Node = 'VEL_CONTROL:inst52|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11]'
                Info: Total cell delay = 0.537 ns ( 20.40 % )
                Info: Total interconnect delay = 2.095 ns ( 79.60 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "VEL_CONTROL:inst51|MOTOR_CMD[13]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 35.200 ns
    Info: + Longest pin to register delay is 38.957 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.128 ns) + CELL(0.150 ns) = 7.140 ns; Loc. = LCCOMB_X35_Y11_N12; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
        Info: 3: + IC(1.792 ns) + CELL(0.398 ns) = 9.330 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut'
        Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 9.738 ns; Loc. = LCCOMB_X31_Y20_N2; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51|Mux0~2'
        Info: 5: + IC(1.264 ns) + CELL(0.150 ns) = 11.152 ns; Loc. = LCCOMB_X25_Y22_N2; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51|Add0~2'
        Info: 6: + IC(1.056 ns) + CELL(0.393 ns) = 12.601 ns; Loc. = LCCOMB_X29_Y23_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~6'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 12.672 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~8'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 12.831 ns; Loc. = LCCOMB_X29_Y23_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~10'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 12.902 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~12'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 12.973 ns; Loc. = LCCOMB_X29_Y23_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~14'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 13.044 ns; Loc. = LCCOMB_X29_Y23_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~16'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 13.115 ns; Loc. = LCCOMB_X29_Y23_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~18'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 13.186 ns; Loc. = LCCOMB_X29_Y23_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~20'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 13.257 ns; Loc. = LCCOMB_X29_Y23_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~22'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 13.328 ns; Loc. = LCCOMB_X29_Y23_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~24'
        Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 13.474 ns; Loc. = LCCOMB_X29_Y23_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add0~26'
        Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 13.884 ns; Loc. = LCCOMB_X29_Y22_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|Add0~27'
        Info: 18: + IC(0.465 ns) + CELL(0.437 ns) = 14.786 ns; Loc. = LCCOMB_X30_Y22_N24; Fanout = 23; COMB Node = 'VEL_CONTROL:inst51|CMD_VEL[19]~12'
        Info: 19: + IC(1.273 ns) + CELL(0.414 ns) = 16.473 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~39'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.544 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add4~41'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 16.954 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 25; COMB Node = 'VEL_CONTROL:inst51|Add4~42'
        Info: 22: + IC(0.715 ns) + CELL(0.410 ns) = 18.079 ns; Loc. = LCCOMB_X30_Y18_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~4'
        Info: 23: + IC(0.257 ns) + CELL(0.275 ns) = 18.611 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~8'
        Info: 24: + IC(0.265 ns) + CELL(0.275 ns) = 19.151 ns; Loc. = LCCOMB_X30_Y18_N22; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~9'
        Info: 25: + IC(0.790 ns) + CELL(0.150 ns) = 20.091 ns; Loc. = LCCOMB_X30_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|VEL_ERR~29'
        Info: 26: + IC(0.679 ns) + CELL(0.393 ns) = 21.163 ns; Loc. = LCCOMB_X34_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~5'
        Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 21.234 ns; Loc. = LCCOMB_X34_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~7'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 21.305 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~9'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 21.376 ns; Loc. = LCCOMB_X34_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~11'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 21.447 ns; Loc. = LCCOMB_X34_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~13'
        Info: 31: + IC(0.000 ns) + CELL(0.159 ns) = 21.606 ns; Loc. = LCCOMB_X34_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~15'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 21.677 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~17'
        Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 21.748 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~19'
        Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 21.819 ns; Loc. = LCCOMB_X34_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~21'
        Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 21.890 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~23'
        Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 21.961 ns; Loc. = LCCOMB_X34_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~25'
        Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 22.032 ns; Loc. = LCCOMB_X34_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~27'
        Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 22.103 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~29'
        Info: 39: + IC(0.000 ns) + CELL(0.146 ns) = 22.249 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~31'
        Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 22.320 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~33'
        Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 22.391 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~35'
        Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 22.462 ns; Loc. = LCCOMB_X34_Y20_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~37'
        Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 22.533 ns; Loc. = LCCOMB_X34_Y20_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~39'
        Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 22.604 ns; Loc. = LCCOMB_X34_Y20_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~41'
        Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 22.675 ns; Loc. = LCCOMB_X34_Y20_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~43'
        Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 22.746 ns; Loc. = LCCOMB_X34_Y20_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~45'
        Info: 47: + IC(0.000 ns) + CELL(0.159 ns) = 22.905 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~47'
        Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 22.976 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~49'
        Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 23.047 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~51'
        Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 23.118 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add6~53'
        Info: 51: + IC(0.000 ns) + CELL(0.410 ns) = 23.528 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|Add6~54'
        Info: 52: + IC(0.697 ns) + CELL(0.438 ns) = 24.663 ns; Loc. = LCCOMB_X35_Y20_N2; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan6~4'
        Info: 53: + IC(0.240 ns) + CELL(0.150 ns) = 25.053 ns; Loc. = LCCOMB_X35_Y20_N0; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51|LessThan6~5'
        Info: 54: + IC(0.281 ns) + CELL(0.378 ns) = 25.712 ns; Loc. = LCCOMB_X35_Y20_N8; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~29'
        Info: 55: + IC(0.751 ns) + CELL(0.275 ns) = 26.738 ns; Loc. = LCCOMB_X34_Y22_N18; Fanout = 9; COMB Node = 'VEL_CONTROL:inst51|CUM_VEL_ERR~31'
        Info: 56: + IC(0.887 ns) + CELL(2.663 ns) = 30.288 ns; Loc. = DSPMULT_X39_Y22_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult1~DATAOUT18'
        Info: 57: + IC(0.000 ns) + CELL(0.224 ns) = 30.512 ns; Loc. = DSPOUT_X39_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out2~DATAOUT18'
        Info: 58: + IC(0.923 ns) + CELL(0.393 ns) = 31.828 ns; Loc. = LCCOMB_X40_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~1'
        Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 31.899 ns; Loc. = LCCOMB_X40_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~3'
        Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 31.970 ns; Loc. = LCCOMB_X40_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~5'
        Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 32.041 ns; Loc. = LCCOMB_X40_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~7'
        Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 32.112 ns; Loc. = LCCOMB_X40_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~9'
        Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 32.183 ns; Loc. = LCCOMB_X40_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~11'
        Info: 64: + IC(0.000 ns) + CELL(0.410 ns) = 32.593 ns; Loc. = LCCOMB_X40_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~12'
        Info: 65: + IC(0.716 ns) + CELL(0.504 ns) = 33.813 ns; Loc. = LCCOMB_X38_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~45'
        Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 33.884 ns; Loc. = LCCOMB_X38_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~47'
        Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 33.955 ns; Loc. = LCCOMB_X38_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~49'
        Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 34.365 ns; Loc. = LCCOMB_X38_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add10~50'
        Info: 69: + IC(0.679 ns) + CELL(0.393 ns) = 35.437 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~51'
        Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 35.847 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|Add11~52'
        Info: 71: + IC(0.682 ns) + CELL(0.149 ns) = 36.678 ns; Loc. = LCCOMB_X36_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51|LessThan10~9'
        Info: 72: + IC(0.450 ns) + CELL(0.420 ns) = 37.548 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|LessThan10~13'
        Info: 73: + IC(0.241 ns) + CELL(0.150 ns) = 37.939 ns; Loc. = LCCOMB_X36_Y21_N18; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[8]~27'
        Info: 74: + IC(0.784 ns) + CELL(0.150 ns) = 38.873 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51|MOTOR_CMD[13]~11'
        Info: 75: + IC(0.000 ns) + CELL(0.084 ns) = 38.957 ns; Loc. = LCFF_X36_Y22_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[13]'
        Info: Total cell delay = 16.684 ns ( 42.83 % )
        Info: Total interconnect delay = 22.273 ns ( 57.17 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "altpll0:inst|altpll:altpll_component|_clk1" to destination register is 6.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.018 ns) + CELL(0.787 ns) = 2.896 ns; Loc. = LCFF_X36_Y19_N1; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60|clock_32Hz'
        Info: 4: + IC(1.649 ns) + CELL(0.000 ns) = 4.545 ns; Loc. = CLKCTRL_G4; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60|clock_32Hz~clkctrl'
        Info: 5: + IC(0.997 ns) + CELL(0.537 ns) = 6.079 ns; Loc. = LCFF_X36_Y22_N19; Fanout = 3; REG Node = 'VEL_CONTROL:inst51|MOTOR_CMD[13]'
        Info: Total cell delay = 1.324 ns ( 21.78 % )
        Info: Total interconnect delay = 4.755 ns ( 78.22 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX1[1]" through register "QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]" is 13.632 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to source register is 8.382 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X32_Y16_N7; Fanout = 101; REG Node = 'SCOMP:inst8|IR[0]'
        Info: 4: + IC(1.282 ns) + CELL(0.150 ns) = 4.349 ns; Loc. = LCCOMB_X31_Y13_N26; Fanout = 17; COMB Node = 'SONAR:inst54|Equal13~4'
        Info: 5: + IC(1.533 ns) + CELL(0.389 ns) = 6.271 ns; Loc. = LCCOMB_X32_Y14_N30; Fanout = 16; COMB Node = 'inst74'
        Info: 6: + IC(1.574 ns) + CELL(0.537 ns) = 8.382 ns; Loc. = LCFF_X31_Y11_N23; Fanout = 7; REG Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]'
        Info: Total cell delay = 1.863 ns ( 22.23 % )
        Info: Total interconnect delay = 6.519 ns ( 77.77 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.358 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y11_N23; Fanout = 7; REG Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[2]'
        Info: 2: + IC(0.764 ns) + CELL(0.438 ns) = 1.202 ns; Loc. = LCCOMB_X32_Y11_N22; Fanout = 1; COMB Node = 'QUAD_HEX:inst57|HEX_DISP:inst22|Mux5~0'
        Info: 3: + IC(3.339 ns) + CELL(2.817 ns) = 7.358 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1[1]'
        Info: Total cell delay = 3.255 ns ( 44.24 % )
        Info: Total interconnect delay = 4.103 ns ( 55.76 % )
Info: Longest tpd from source pin "KEY[0]" to destination pin "WATCH_ST" is 16.156 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY[0]'
    Info: 2: + IC(6.128 ns) + CELL(0.150 ns) = 7.140 ns; Loc. = LCCOMB_X35_Y11_N12; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4'
    Info: 3: + IC(1.792 ns) + CELL(0.398 ns) = 9.330 ns; Loc. = LCCOMB_X31_Y20_N10; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut'
    Info: 4: + IC(0.258 ns) + CELL(0.150 ns) = 9.738 ns; Loc. = LCCOMB_X31_Y20_N2; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51|Mux0~2'
    Info: 5: + IC(1.212 ns) + CELL(0.275 ns) = 11.225 ns; Loc. = LCCOMB_X36_Y19_N24; Fanout = 1; COMB Node = 'inst7~0'
    Info: 6: + IC(2.281 ns) + CELL(2.650 ns) = 16.156 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'
    Info: Total cell delay = 4.485 ns ( 27.76 % )
    Info: Total interconnect delay = 11.671 ns ( 72.24 % )
Info: th for register "DIG_IN:inst5|B_DI[6]" (data pin = "SW[6]", clock pin = "CLOCK_50") is 1.659 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "altpll0:inst|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst|altpll:altpll_component|_clk0" to destination register is 6.094 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X32_Y13_N31; Fanout = 53; REG Node = 'SCOMP:inst8|IO_WRITE_INT'
        Info: 4: + IC(1.096 ns) + CELL(0.371 ns) = 4.372 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 1; COMB Node = 'inst77~1'
        Info: 5: + IC(0.246 ns) + CELL(0.393 ns) = 5.011 ns; Loc. = LCCOMB_X33_Y16_N0; Fanout = 33; COMB Node = 'inst77'
        Info: 6: + IC(0.546 ns) + CELL(0.537 ns) = 6.094 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 2.088 ns ( 34.26 % )
        Info: Total interconnect delay = 4.006 ns ( 65.74 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW[6]'
        Info: 2: + IC(1.121 ns) + CELL(0.149 ns) = 2.259 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'DIG_IN:inst5|B_DI[6]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.343 ns; Loc. = LCFF_X34_Y16_N1; Fanout = 1; REG Node = 'DIG_IN:inst5|B_DI[6]'
        Info: Total cell delay = 1.222 ns ( 52.16 % )
        Info: Total interconnect delay = 1.121 ns ( 47.84 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Thu Nov 03 20:33:09 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


