
library IEEE;
use IEEE.std_logic_1164.all;

entity FSM is

end FSM;

architecture behavioral of FSM is
begin

end behavioral;