TimeQuest Timing Analyzer report for top
Fri Jul 24 15:57:00 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top                                                               ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-24        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { CLOCK_50 }                                         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
+--------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                               ;
+-----------+-----------------+--------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                       ; Note ;
+-----------+-----------------+--------------------------------------------------+------+
; 35.88 MHz ; 35.88 MHz       ; CLOCK_50                                         ;      ;
; 84.0 MHz  ; 84.0 MHz        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;      ;
+-----------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; -7.872 ; -123.754      ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.095  ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow Model Hold Summary                                                  ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 0.445 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.445 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 8.889 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.889 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.872 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.904     ;
; -7.870 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.902     ;
; -7.832 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.864     ;
; -7.830 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.862     ;
; -7.759 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.791     ;
; -7.752 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.784     ;
; -7.750 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.782     ;
; -7.735 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.767     ;
; -7.733 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.765     ;
; -7.732 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.764     ;
; -7.730 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.762     ;
; -7.729 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.761     ;
; -7.729 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.761     ;
; -7.719 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.751     ;
; -7.692 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.724     ;
; -7.690 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.722     ;
; -7.689 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.721     ;
; -7.689 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.721     ;
; -7.639 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.671     ;
; -7.622 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.654     ;
; -7.612 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.644     ;
; -7.610 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.642     ;
; -7.609 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.641     ;
; -7.609 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.641     ;
; -7.595 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.627     ;
; -7.593 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.625     ;
; -7.592 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.624     ;
; -7.592 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.624     ;
; -7.340 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.372     ;
; -7.335 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.367     ;
; -7.300 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.332     ;
; -7.295 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.327     ;
; -7.220 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.252     ;
; -7.215 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.247     ;
; -7.203 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.235     ;
; -7.198 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.230     ;
; -7.138 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.170     ;
; -7.135 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.167     ;
; -7.098 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.130     ;
; -7.095 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.127     ;
; -7.018 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.050     ;
; -7.015 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.047     ;
; -7.001 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.033     ;
; -6.998 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 27.030     ;
; -6.865 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.897     ;
; -6.864 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.896     ;
; -6.825 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.857     ;
; -6.824 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.856     ;
; -6.759 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.791     ;
; -6.757 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.789     ;
; -6.745 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.777     ;
; -6.744 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.776     ;
; -6.728 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.760     ;
; -6.727 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.759     ;
; -6.646 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.678     ;
; -6.619 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.651     ;
; -6.617 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.649     ;
; -6.616 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.648     ;
; -6.616 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.648     ;
; -6.419 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.451     ;
; -6.417 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.449     ;
; -6.306 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.338     ;
; -6.279 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.311     ;
; -6.277 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.309     ;
; -6.276 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.308     ;
; -6.276 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.308     ;
; -6.257 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 26.288     ;
; -6.227 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.259     ;
; -6.222 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.254     ;
; -6.217 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 26.248     ;
; -6.137 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 26.168     ;
; -6.120 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 26.151     ;
; -6.025 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.057     ;
; -6.022 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 26.054     ;
; -5.887 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.919     ;
; -5.882 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.914     ;
; -5.752 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.784     ;
; -5.751 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.783     ;
; -5.685 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.717     ;
; -5.682 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.714     ;
; -5.572 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.604     ;
; -5.570 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.602     ;
; -5.459 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.491     ;
; -5.432 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.464     ;
; -5.430 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.462     ;
; -5.429 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.461     ;
; -5.429 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.461     ;
; -5.412 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.444     ;
; -5.411 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.443     ;
; -5.366 ; numericaldisplay:display|number_to_show_reg[31] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.398     ;
; -5.326 ; numericaldisplay:display|number_to_show_reg[29] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.358     ;
; -5.246 ; numericaldisplay:display|number_to_show_reg[30] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.278     ;
; -5.229 ; numericaldisplay:display|number_to_show_reg[28] ; numericaldisplay:display|number_to_show_reg[2]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.261     ;
; -5.144 ; numericaldisplay:display|number_to_show_reg[27] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 25.175     ;
; -5.040 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.072     ;
; -5.035 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 25.067     ;
; -4.838 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 24.870     ;
; -4.835 ; numericaldisplay:display|number_to_show_reg[25] ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 24.867     ;
; -4.804 ; numericaldisplay:display|number_to_show_reg[26] ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.007     ; 24.835     ;
; -4.734 ; numericaldisplay:display|number_to_show_reg[24] ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.006     ; 24.766     ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                          ; To Node                                                              ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 8.095  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.165     ; 11.651     ;
; 8.228  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.168     ; 11.515     ;
; 8.448  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.168     ; 11.295     ;
; 8.453  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.168     ; 11.290     ;
; 8.645  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 11.092     ;
; 8.776  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[7]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.176     ; 10.959     ;
; 8.778  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.956     ;
; 8.936  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[6]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.176     ; 10.799     ;
; 8.998  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.736     ;
; 9.003  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.731     ;
; 9.203  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 10.534     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.323  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.007      ; 10.722     ;
; 9.326  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.008     ; 10.704     ;
; 9.326  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.008     ; 10.704     ;
; 9.326  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.008     ; 10.704     ;
; 9.326  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.008     ; 10.704     ;
; 9.326  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.008     ; 10.704     ;
; 9.326  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[7]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.185     ; 10.400     ;
; 9.336  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.398     ;
; 9.419  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 10.318     ;
; 9.486  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[6]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.185     ; 10.240     ;
; 9.552  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.182     ;
; 9.556  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.178     ;
; 9.561  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.173     ;
; 9.590  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.004      ; 10.452     ;
; 9.590  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.004      ; 10.452     ;
; 9.590  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.004      ; 10.452     ;
; 9.590  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.004      ; 10.452     ;
; 9.590  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.004      ; 10.452     ;
; 9.590  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.004      ; 10.452     ;
; 9.590  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.004      ; 10.452     ;
; 9.592  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 10.145     ;
; 9.598  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.005      ; 10.445     ;
; 9.598  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.005      ; 10.445     ;
; 9.598  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.005      ; 10.445     ;
; 9.598  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.005      ; 10.445     ;
; 9.598  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.005      ; 10.445     ;
; 9.598  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.005      ; 10.445     ;
; 9.598  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.005      ; 10.445     ;
; 9.656  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.002      ; 10.384     ;
; 9.656  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; 0.002      ; 10.384     ;
; 9.725  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 10.009     ;
; 9.737  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 10.000     ;
; 9.772  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.962      ;
; 9.777  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.957      ;
; 9.781  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[5]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.190     ; 9.940      ;
; 9.812  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.173     ; 9.926      ;
; 9.821  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.167     ; 9.923      ;
; 9.851  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[4]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.190     ; 9.870      ;
; 9.854  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.171     ; 9.886      ;
; 9.854  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[7]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.171     ; 9.886      ;
; 9.858  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.171     ; 9.882      ;
; 9.870  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.864      ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.873  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.002     ; 10.163     ;
; 9.876  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.017     ; 10.145     ;
; 9.876  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.017     ; 10.145     ;
; 9.876  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.017     ; 10.145     ;
; 9.876  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.017     ; 10.145     ;
; 9.876  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.017     ; 10.145     ;
; 9.884  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[7]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.185     ; 9.842      ;
; 9.899  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 9.838      ;
; 9.915  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 9.822      ;
; 9.945  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.789      ;
; 9.945  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.176     ; 9.790      ;
; 9.950  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.784      ;
; 9.954  ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.170     ; 9.787      ;
; 9.956  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_bank[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.165     ; 9.790      ;
; 9.990  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.173     ; 9.748      ;
; 10.032 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.702      ;
; 10.035 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.173     ; 9.703      ;
; 10.044 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[6]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.185     ; 9.682      ;
; 10.048 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.686      ;
; 10.067 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 9.670      ;
; 10.090 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[2]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.644      ;
; 10.095 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[0]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.177     ; 9.639      ;
; 10.100 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[7]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.185     ; 9.626      ;
; 10.105 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_bank[0]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.175     ; 9.631      ;
; 10.109 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.175     ; 9.627      ;
; 10.110 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[1]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.174     ; 9.627      ;
; 10.123 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; sdram_system_new_sdram_controller_0:sdram_controller|m_addr[3]       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.176     ; 9.612      ;
; 10.140 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 9.893      ;
; 10.140 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 20.000       ; -0.005     ; 9.893      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; numericaldisplay:display|state.STATE_DIVIDE      ; numericaldisplay:display|state.STATE_DIVIDE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; numericaldisplay:display|display_number_index[0] ; numericaldisplay:display|display_number_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; numericaldisplay:display|display_number_index[1] ; numericaldisplay:display|display_number_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; numericaldisplay:display|display_number_index[2] ; numericaldisplay:display|display_number_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_write_state.RAM_WRITE_DONE                   ; ram_write_state.RAM_WRITE_DONE                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_write_state.WRITE_TO_RAM                     ; ram_write_state.WRITE_TO_RAM                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000011                                   ; state.00000011                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000100                                   ; state.00000100                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_state.LATCH_RAM_READ_ADDRESS            ; ram_read_state.LATCH_RAM_READ_ADDRESS            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_state.START_READ_FROM_RAM               ; ram_read_state.START_READ_FROM_RAM               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_state.WAIT_FOR_RAM_READ                 ; ram_read_state.WAIT_FOR_RAM_READ                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_controller_wr_n_i                          ; sdram_controller_wr_n_i                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000101                                   ; state.00000101                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000000                                   ; state.00000000                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; state.00000001                                   ; state.00000001                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ram_read_complete                                ; ram_read_complete                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; shadow_registers[7][17]                          ; registers[7][17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.898      ;
; 0.614 ; shadow_registers[5][27]                          ; registers[5][27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; shadow_registers[3][25]                          ; registers[3][25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; shadow_registers[8][30]                          ; registers[8][30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.618 ; shadow_registers[2][11]                          ; registers[2][11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; shadow_registers[5][23]                          ; registers[5][23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; registers[2][6]                                  ; shadow_registers[2][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; registers[8][28]                                 ; shadow_registers[8][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; registers[8][20]                                 ; shadow_registers[8][20]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; shadow_registers[7][24]                          ; registers[7][24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; shadow_registers[8][24]                          ; registers[8][24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; shadow_registers[2][12]                          ; registers[2][12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; shadow_registers[5][17]                          ; registers[5][17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; registers[3][25]                                 ; shadow_registers[3][25]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; shadow_registers[3][7]                           ; registers[3][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; number_to_show[11]                               ; numericaldisplay:display|number_to_show_reg[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; registers[7][19]                                 ; shadow_registers[7][19]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; shadow_registers[3][30]                          ; registers[3][30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; shadow_registers[5][24]                          ; registers[5][24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; registers[8][23]                                 ; shadow_registers[8][23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; shadow_registers[2][15]                          ; registers[2][15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; registers[8][18]                                 ; shadow_registers[8][18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; shadow_registers[2][7]                           ; registers[2][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; registers[7][20]                                 ; shadow_registers[7][20]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; registers[1][13]                                 ; shadow_registers[1][13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; registers[3][30]                                 ; shadow_registers[3][30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; registers[4][14]                                 ; shadow_registers[4][14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; shadow_registers[7][16]                          ; registers[7][16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; registers[1][5]                                  ; shadow_registers[1][5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; registers[2][28]                                 ; shadow_registers[2][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; registers[2][21]                                 ; shadow_registers[2][21]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.628 ; registers[2][14]                                 ; shadow_registers[2][14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; registers[3][26]                                 ; shadow_registers[3][26]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; shadow_registers[3][26]                          ; registers[3][26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; registers[8][10]                                 ; shadow_registers[8][10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; registers[8][24]                                 ; shadow_registers[8][24]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; registers[3][2]                                  ; shadow_registers[3][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; registers[5][6]                                  ; shadow_registers[5][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; registers[8][25]                                 ; shadow_registers[8][25]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; operand_byte_index[7]                            ; operand_byte_index[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; registers[7][24]                                 ; shadow_registers[7][24]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; registers[3][31]                                 ; shadow_registers[3][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; registers[2][3]                                  ; shadow_registers[2][3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; registers[8][4]                                  ; shadow_registers[8][4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; registers[2][16]                                 ; shadow_registers[2][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; registers[8][16]                                 ; shadow_registers[8][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; registers[2][19]                                 ; shadow_registers[2][19]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[4][28]                                 ; shadow_registers[4][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[3][12]                                 ; shadow_registers[3][12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[2][29]                                 ; shadow_registers[2][29]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[8][30]                                 ; shadow_registers[8][30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[2][15]                                 ; shadow_registers[2][15]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[7][23]                                 ; shadow_registers[7][23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[8][7]                                  ; shadow_registers[8][7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[2][8]                                  ; shadow_registers[2][8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.631 ; registers[1][22]                                 ; shadow_registers[1][22]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; registers[2][31]                                 ; shadow_registers[2][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; registers[2][25]                                 ; shadow_registers[2][25]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; registers[1][28]                                 ; shadow_registers[1][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; registers[7][6]                                  ; shadow_registers[7][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; registers[2][17]                                 ; shadow_registers[2][17]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; numericaldisplay:display|state.STATE_DIVIDE      ; numericaldisplay:display|display_number_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; registers[8][26]                                 ; shadow_registers[8][26]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; registers[5][29]                                 ; shadow_registers[5][29]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; registers[1][16]                                 ; shadow_registers[1][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; registers[7][16]                                 ; shadow_registers[7][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; registers[1][18]                                 ; shadow_registers[1][18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; registers[5][8]                                  ; shadow_registers[5][8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; registers[2][18]                                 ; shadow_registers[2][18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; registers[5][10]                                 ; shadow_registers[5][10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; registers[1][6]                                  ; shadow_registers[1][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; ram_stabilization_counter[7]                     ; ram_stabilization_counter[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; registers[1][12]                                 ; shadow_registers[1][12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; registers[7][13]                                 ; shadow_registers[7][13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; registers[5][23]                                 ; shadow_registers[5][23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; registers[4][31]                                 ; shadow_registers[4][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; registers[7][30]                                 ; shadow_registers[7][30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.922      ;
; 0.636 ; registers[3][7]                                  ; shadow_registers[3][7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; registers[1][7]                                  ; shadow_registers[1][7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; registers[1][31]                                 ; shadow_registers[1][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; registers[7][26]                                 ; shadow_registers[7][26]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.637 ; registers[5][5]                                  ; shadow_registers[5][5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; registers[1][9]                                  ; shadow_registers[1][9]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; registers[8][15]                                 ; shadow_registers[8][15]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.924      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.616 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.904      ;
; 0.639 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.663 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.949      ;
; 0.664 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.950      ;
; 0.669 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.955      ;
; 0.677 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.963      ;
; 0.677 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.963      ;
; 0.774 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.801 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.087      ;
; 0.808 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.093      ;
; 0.810 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.095      ;
; 0.815 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.101      ;
; 0.829 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.114      ;
; 0.830 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.115      ;
; 0.872 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.159      ;
; 0.893 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.178      ;
; 0.894 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.179      ;
; 0.900 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.186      ;
; 0.909 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.194      ;
; 0.910 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.195      ;
; 0.910 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.195      ;
; 0.913 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.198      ;
; 0.913 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.199      ;
; 0.927 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.213      ;
; 0.952 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.238      ;
; 0.961 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.247      ;
; 0.967 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000010000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.252      ;
; 0.968 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.976 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.979 ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop                                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.265      ;
; 0.984 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.270      ;
; 0.990 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.276      ;
; 0.993 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.279      ;
; 0.993 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.279      ;
; 1.013 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.299      ;
; 1.013 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.299      ;
; 1.014 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.014 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.300      ;
; 1.025 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.311      ;
; 1.026 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.312      ;
; 1.029 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.315      ;
; 1.050 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.100000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.336      ;
; 1.060 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.346      ;
; 1.064 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.350      ;
; 1.066 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.352      ;
; 1.066 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.352      ;
; 1.066 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.352      ;
; 1.116 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.402      ;
; 1.136 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.423      ;
; 1.143 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.429      ;
; 1.167 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.452      ;
; 1.188 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000010000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.475      ;
; 1.190 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.002      ; 1.478      ;
; 1.207 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.494      ;
; 1.216 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.001000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.003     ; 1.499      ;
; 1.216 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.502      ;
; 1.226 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.512      ;
; 1.237 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.523      ;
; 1.242 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000001000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.529      ;
; 1.243 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.529      ;
; 1.257 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.543      ;
; 1.259 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[7]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.545      ;
; 1.260 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[2]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.546      ;
; 1.261 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.547      ;
; 1.263 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.549      ;
; 1.263 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.549      ;
; 1.265 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[3]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.551      ;
; 1.265 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.551      ;
; 1.295 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.581      ;
; 1.297 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[5]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 1.583      ;
; 1.306 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 1.591      ;
; 1.310 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 1.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]  ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 10.644 ; 10.644 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 10.644 ; 10.644 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 14.533 ; 14.533 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 14.533 ; 14.533 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -4.767  ; -4.767  ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -4.767  ; -4.767  ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.263  ; -4.263  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.244  ; -4.244  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.214  ; -4.214  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.254  ; -4.254  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -13.036 ; -13.036 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -13.036 ; -13.036 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+---------+---------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 7.793  ; 7.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]       ; CLOCK_50   ; 7.634  ; 7.634  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]       ; CLOCK_50   ; 7.755  ; 7.755  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]       ; CLOCK_50   ; 7.430  ; 7.430  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]       ; CLOCK_50   ; 7.443  ; 7.443  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]       ; CLOCK_50   ; 7.793  ; 7.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]       ; CLOCK_50   ; 7.790  ; 7.790  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]       ; CLOCK_50   ; 7.673  ; 7.673  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]        ; CLOCK_50   ; 8.718  ; 8.718  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]       ; CLOCK_50   ; 8.377  ; 8.377  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]       ; CLOCK_50   ; 8.664  ; 8.664  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]       ; CLOCK_50   ; 8.575  ; 8.575  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]       ; CLOCK_50   ; 8.705  ; 8.705  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]       ; CLOCK_50   ; 8.718  ; 8.718  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]       ; CLOCK_50   ; 8.709  ; 8.709  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]        ; CLOCK_50   ; 9.270  ; 9.270  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]       ; CLOCK_50   ; 8.915  ; 8.915  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]       ; CLOCK_50   ; 8.945  ; 8.945  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]       ; CLOCK_50   ; 8.941  ; 8.941  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]       ; CLOCK_50   ; 8.982  ; 8.982  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]       ; CLOCK_50   ; 8.965  ; 8.965  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]       ; CLOCK_50   ; 8.943  ; 8.943  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]       ; CLOCK_50   ; 9.270  ; 9.270  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]        ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]       ; CLOCK_50   ; 8.570  ; 8.570  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]       ; CLOCK_50   ; 8.765  ; 8.765  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]       ; CLOCK_50   ; 8.767  ; 8.767  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]       ; CLOCK_50   ; 8.552  ; 8.552  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]       ; CLOCK_50   ; 8.533  ; 8.533  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]       ; CLOCK_50   ; 8.572  ; 8.572  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]       ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.166  ; 1.166  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.166  ; 1.166  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 7.086  ; 7.086  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]       ; CLOCK_50   ; 7.272  ; 7.272  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]       ; CLOCK_50   ; 7.404  ; 7.404  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]       ; CLOCK_50   ; 7.086  ; 7.086  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]       ; CLOCK_50   ; 7.086  ; 7.086  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]       ; CLOCK_50   ; 7.432  ; 7.432  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]       ; CLOCK_50   ; 7.430  ; 7.430  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]       ; CLOCK_50   ; 7.323  ; 7.323  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]        ; CLOCK_50   ; 7.988  ; 7.988  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]       ; CLOCK_50   ; 7.988  ; 7.988  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]       ; CLOCK_50   ; 8.270  ; 8.270  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]       ; CLOCK_50   ; 8.276  ; 8.276  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]       ; CLOCK_50   ; 8.188  ; 8.188  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]       ; CLOCK_50   ; 8.312  ; 8.312  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]       ; CLOCK_50   ; 8.341  ; 8.341  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]       ; CLOCK_50   ; 8.325  ; 8.325  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]        ; CLOCK_50   ; 8.528  ; 8.528  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]       ; CLOCK_50   ; 8.528  ; 8.528  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]       ; CLOCK_50   ; 8.548  ; 8.548  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]       ; CLOCK_50   ; 8.585  ; 8.585  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]       ; CLOCK_50   ; 8.582  ; 8.582  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]       ; CLOCK_50   ; 8.579  ; 8.579  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]       ; CLOCK_50   ; 8.562  ; 8.562  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]       ; CLOCK_50   ; 8.872  ; 8.872  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]        ; CLOCK_50   ; 7.539  ; 7.539  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]       ; CLOCK_50   ; 7.580  ; 7.580  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]       ; CLOCK_50   ; 7.773  ; 7.773  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]       ; CLOCK_50   ; 7.768  ; 7.768  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]       ; CLOCK_50   ; 7.558  ; 7.558  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]       ; CLOCK_50   ; 7.539  ; 7.539  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]       ; CLOCK_50   ; 7.580  ; 7.580  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]       ; CLOCK_50   ; 7.901  ; 7.901  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.423 ; -0.423 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.404 ; -0.404 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.434 ; -0.434 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.394 ; -0.394 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.166  ; 1.166  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.166  ; 1.166  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------+
; Fast Model Setup Summary                                                  ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; CLOCK_50                                         ; 3.619  ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 13.515 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast Model Hold Summary                                                  ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 0.215 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.215 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                   ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK_50                                         ; 9.000 ; 0.000         ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9.000 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                                               ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[0]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[1]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[2]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[3]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[4]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[5]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[6]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.619  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; ram_stabilization_counter[7]                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.053      ; 1.466      ;
; 3.693  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000000                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.399      ;
; 3.694  ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; state.00000001                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.060      ; 1.398      ;
; 3.777  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.LATCH_RAM_READ_ADDRESS                 ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.067      ; 1.322      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[7]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[6]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[5]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[1]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[0]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[2]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[3]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 3.810  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_data[4]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.068      ; 1.290      ;
; 4.046  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WRITE_TO_RAM                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 1.056      ;
; 4.086  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[7]                                                                                                                   ; ram_read_data[7]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.212      ; 1.158      ;
; 4.110  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[6]                                                                                                                   ; ram_read_data[6]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.212      ; 1.134      ;
; 4.120  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 0.982      ;
; 4.128  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WRITE_TO_RAM                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 0.974      ;
; 4.130  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[2]                                                                                                                   ; ram_read_data[2]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.222      ; 1.124      ;
; 4.154  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[3]                                                                                                                   ; ram_read_data[3]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.222      ; 1.100      ;
; 4.162  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[5]                                                                                                                   ; ram_read_data[5]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.212      ; 1.082      ;
; 4.170  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_complete                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.067      ; 0.929      ;
; 4.183  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[4]                                                                                                                   ; ram_read_data[4]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.212      ; 1.061      ;
; 4.204  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; ram_write_state.WAIT_FOR_RAM_WRITE                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.070      ; 0.898      ;
; 4.259  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[0]                                                                                                                   ; ram_read_data[0]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.228      ; 1.001      ;
; 4.265  ; sdram_system_new_sdram_controller_0:sdram_controller|za_data[1]                                                                                                                   ; ram_read_data[1]                                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.228      ; 0.995      ;
; 4.476  ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; ram_read_state.WAIT_FOR_RAM_READ                      ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50    ; 3.000        ; 2.067      ; 0.623      ;
; 10.049 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.978      ;
; 10.052 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.975      ;
; 10.058 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.969      ;
; 10.060 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.967      ;
; 10.061 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.966      ;
; 10.069 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.958      ;
; 10.069 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.958      ;
; 10.070 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.957      ;
; 10.070 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.957      ;
; 10.071 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.956      ;
; 10.073 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.954      ;
; 10.076 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.951      ;
; 10.078 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.949      ;
; 10.079 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.948      ;
; 10.079 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.948      ;
; 10.080 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.947      ;
; 10.082 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.945      ;
; 10.084 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.943      ;
; 10.085 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.942      ;
; 10.093 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.934      ;
; 10.093 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.934      ;
; 10.094 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.933      ;
; 10.094 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.933      ;
; 10.095 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.932      ;
; 10.102 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.925      ;
; 10.103 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.924      ;
; 10.103 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.924      ;
; 10.104 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.923      ;
; 10.247 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.780      ;
; 10.248 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.779      ;
; 10.256 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.771      ;
; 10.257 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.770      ;
; 10.271 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.756      ;
; 10.272 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.755      ;
; 10.280 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.747      ;
; 10.281 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.746      ;
; 10.311 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 9.715      ;
; 10.313 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.714      ;
; 10.320 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 9.706      ;
; 10.322 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.705      ;
; 10.335 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 9.691      ;
; 10.337 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.690      ;
; 10.344 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[0]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 9.682      ;
; 10.346 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.681      ;
; 10.411 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.616      ;
; 10.412 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.615      ;
; 10.420 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.607      ;
; 10.421 ; numericaldisplay:display|number_to_show_reg[29]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.606      ;
; 10.422 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.605      ;
; 10.425 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.602      ;
; 10.433 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.594      ;
; 10.435 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.592      ;
; 10.436 ; numericaldisplay:display|number_to_show_reg[30]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.591      ;
; 10.442 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.585      ;
; 10.443 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.584      ;
; 10.443 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.584      ;
; 10.444 ; numericaldisplay:display|number_to_show_reg[27]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.583      ;
; 10.444 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.583      ;
; 10.445 ; numericaldisplay:display|number_to_show_reg[28]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.582      ;
; 10.547 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[2][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.480      ;
; 10.550 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[1][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.477      ;
; 10.558 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][2] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.469      ;
; 10.567 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.460      ;
; 10.568 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.459      ;
; 10.568 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[3][1] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.459      ;
; 10.569 ; numericaldisplay:display|number_to_show_reg[26]                                                                                                                                   ; numericaldisplay:display|display_numbers_buffer[0][3] ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.005     ; 9.458      ;
; 10.587 ; numericaldisplay:display|number_to_show_reg[31]                                                                                                                                   ; numericaldisplay:display|number_to_show_reg[1]        ; CLOCK_50                                         ; CLOCK_50    ; 20.000       ; -0.006     ; 9.439      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                             ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+
; 13.515 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.452      ;
; 13.515 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.452      ;
; 13.515 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.452      ;
; 13.515 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.452      ;
; 13.515 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.452      ;
; 13.515 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.452      ;
; 13.515 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.452      ;
; 13.555 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.412      ;
; 13.555 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.412      ;
; 13.555 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.412      ;
; 13.555 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.412      ;
; 13.555 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.412      ;
; 13.555 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.412      ;
; 13.555 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.412      ;
; 13.631 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.064     ; 1.337      ;
; 13.633 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.334      ;
; 13.633 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.334      ;
; 13.633 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.334      ;
; 13.633 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.334      ;
; 13.633 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.334      ;
; 13.633 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.334      ;
; 13.633 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.334      ;
; 13.635 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.064     ; 1.333      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.650 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.651 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.321      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.654 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.318      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.662 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.309      ;
; 13.671 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.064     ; 1.297      ;
; 13.673 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[7]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.294      ;
; 13.673 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[6]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.294      ;
; 13.673 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[5]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.294      ;
; 13.673 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[1]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.294      ;
; 13.673 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[0]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.294      ;
; 13.673 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[2]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.294      ;
; 13.673 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[4]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.065     ; 1.294      ;
; 13.675 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[3]  ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.064     ; 1.293      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.690 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.691 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.281      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[40] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[35] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[27] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[39] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[30] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[26] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[37] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.694 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[36] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.060     ; 1.278      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[34] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[29] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[31] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[38] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[32] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[33] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.702 ; sdram_controller_rd_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[22] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.061     ; 1.269      ;
; 13.852 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.121      ;
; 13.852 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[18] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.121      ;
; 13.852 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.121      ;
; 13.852 ; sdram_controller_wr_n_i ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[19] ; CLOCK_50     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 17.000       ; -2.059     ; 1.121      ;
+--------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                       ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; numericaldisplay:display|state.STATE_DIVIDE      ; numericaldisplay:display|state.STATE_DIVIDE      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; numericaldisplay:display|display_number_index[0] ; numericaldisplay:display|display_number_index[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; numericaldisplay:display|display_number_index[1] ; numericaldisplay:display|display_number_index[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; numericaldisplay:display|display_number_index[2] ; numericaldisplay:display|display_number_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_write_state.RAM_WRITE_DONE                   ; ram_write_state.RAM_WRITE_DONE                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_write_state.WRITE_TO_RAM                     ; ram_write_state.WRITE_TO_RAM                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000011                                   ; state.00000011                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000100                                   ; state.00000100                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_state.LATCH_RAM_READ_ADDRESS            ; ram_read_state.LATCH_RAM_READ_ADDRESS            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_state.START_READ_FROM_RAM               ; ram_read_state.START_READ_FROM_RAM               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_state.WAIT_FOR_RAM_READ                 ; ram_read_state.WAIT_FOR_RAM_READ                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_controller_wr_n_i                          ; sdram_controller_wr_n_i                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000101                                   ; state.00000101                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000000                                   ; state.00000000                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; state.00000001                                   ; state.00000001                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ram_read_complete                                ; ram_read_complete                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.236 ; shadow_registers[7][17]                          ; registers[7][17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; registers[2][6]                                  ; shadow_registers[2][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; shadow_registers[5][27]                          ; registers[5][27]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; registers[8][28]                                 ; shadow_registers[8][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; registers[8][20]                                 ; shadow_registers[8][20]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; shadow_registers[8][30]                          ; registers[8][30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; shadow_registers[3][25]                          ; registers[3][25]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; shadow_registers[2][11]                          ; registers[2][11]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; shadow_registers[5][23]                          ; registers[5][23]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; registers[3][25]                                 ; shadow_registers[3][25]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; shadow_registers[7][24]                          ; registers[7][24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; shadow_registers[8][24]                          ; registers[8][24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; registers[7][19]                                 ; shadow_registers[7][19]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; registers[8][23]                                 ; shadow_registers[8][23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; registers[8][18]                                 ; shadow_registers[8][18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; shadow_registers[5][17]                          ; registers[5][17]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; number_to_show[11]                               ; numericaldisplay:display|number_to_show_reg[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; registers[7][20]                                 ; shadow_registers[7][20]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; shadow_registers[2][12]                          ; registers[2][12]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; registers[1][13]                                 ; shadow_registers[1][13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; shadow_registers[3][30]                          ; registers[3][30]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; registers[4][14]                                 ; shadow_registers[4][14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; registers[1][5]                                  ; shadow_registers[1][5]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; registers[8][25]                                 ; shadow_registers[8][25]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; shadow_registers[3][7]                           ; registers[3][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; registers[7][24]                                 ; shadow_registers[7][24]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[3][26]                                 ; shadow_registers[3][26]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[8][10]                                 ; shadow_registers[8][10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[8][24]                                 ; shadow_registers[8][24]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[2][28]                                 ; shadow_registers[2][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[2][21]                                 ; shadow_registers[2][21]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[3][30]                                 ; shadow_registers[3][30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[2][14]                                 ; shadow_registers[2][14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[8][16]                                 ; shadow_registers[8][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; registers[5][6]                                  ; shadow_registers[5][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; operand_byte_index[7]                            ; operand_byte_index[7]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; registers[3][31]                                 ; shadow_registers[3][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; registers[2][3]                                  ; shadow_registers[2][3]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; registers[2][19]                                 ; shadow_registers[2][19]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; registers[4][28]                                 ; shadow_registers[4][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; registers[8][4]                                  ; shadow_registers[8][4]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; shadow_registers[2][15]                          ; registers[2][15]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; registers[2][16]                                 ; shadow_registers[2][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; shadow_registers[7][16]                          ; registers[7][16]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; registers[3][2]                                  ; shadow_registers[3][2]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; shadow_registers[2][7]                           ; registers[2][7]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; numericaldisplay:display|state.STATE_DIVIDE      ; numericaldisplay:display|display_number_index[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; shadow_registers[5][24]                          ; registers[5][24]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[2][31]                                 ; shadow_registers[2][31]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; shadow_registers[3][26]                          ; registers[3][26]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[3][12]                                 ; shadow_registers[3][12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[8][30]                                 ; shadow_registers[8][30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[2][15]                                 ; shadow_registers[2][15]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[7][23]                                 ; shadow_registers[7][23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[1][16]                                 ; shadow_registers[1][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[7][16]                                 ; shadow_registers[7][16]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[1][18]                                 ; shadow_registers[1][18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[2][17]                                 ; shadow_registers[2][17]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[8][7]                                  ; shadow_registers[8][7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[2][8]                                  ; shadow_registers[2][8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; registers[1][22]                                 ; shadow_registers[1][22]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; ram_stabilization_counter[7]                     ; ram_stabilization_counter[7]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; registers[7][6]                                  ; shadow_registers[7][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; registers[1][6]                                  ; shadow_registers[1][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; registers[8][6]                                  ; shadow_registers[8][6]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; registers[7][26]                                 ; shadow_registers[7][26]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; registers[8][26]                                 ; shadow_registers[8][26]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; registers[1][9]                                  ; shadow_registers[1][9]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; registers[1][12]                                 ; shadow_registers[1][12]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; registers[1][28]                                 ; shadow_registers[1][28]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; registers[5][29]                                 ; shadow_registers[5][29]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; registers[2][29]                                 ; shadow_registers[2][29]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; registers[8][14]                                 ; shadow_registers[8][14]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; registers[1][7]                                  ; shadow_registers[1][7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; registers[2][18]                                 ; shadow_registers[2][18]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; registers[5][8]                                  ; shadow_registers[5][8]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; registers[2][25]                                 ; shadow_registers[2][25]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; registers[1][19]                                 ; shadow_registers[1][19]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; registers[7][13]                                 ; shadow_registers[7][13]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; registers[7][30]                                 ; shadow_registers[7][30]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; registers[5][23]                                 ; shadow_registers[5][23]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; registers[5][10]                                 ; shadow_registers[5][10]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; registers[3][7]                                  ; shadow_registers[3][7]                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; registers[8][15]                                 ; shadow_registers[8][15]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.402      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                           ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|init_done                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|wr_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                               ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000000001                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                      ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[2]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|za_valid                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                           ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_request                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.253 ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[1]                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[2]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.405      ;
; 0.261 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.413      ;
; 0.264 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.416      ;
; 0.266 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.418      ;
; 0.267 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.419      ;
; 0.267 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.419      ;
; 0.314 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.466      ;
; 0.318 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.470      ;
; 0.319 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                             ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.472      ;
; 0.330 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.010000000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.483      ;
; 0.330 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.481      ;
; 0.330 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.481      ;
; 0.337 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.489      ;
; 0.343 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.494      ;
; 0.346 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.497      ;
; 0.350 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.501      ;
; 0.351 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.502      ;
; 0.354 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.505      ;
; 0.355 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[0]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                            ; sdram_system_new_sdram_controller_0:sdram_controller|refresh_counter[2]                                                                                                           ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.507      ;
; 0.358 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop                                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|rd_address ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.373 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000010000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[0]~_Duplicate_1                                                                                                        ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.373 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.528      ;
; 0.379 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.385 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.540      ;
; 0.388 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.540      ;
; 0.390 ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.100000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.544      ;
; 0.397 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.111                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.549      ;
; 0.397 ; sdram_system_new_sdram_controller_0:sdram_controller|m_cmd[1]~_Duplicate_1                                                                                                         ; sdram_system_new_sdram_controller_0:sdram_controller|rd_valid[0]                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.549      ;
; 0.398 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.550      ;
; 0.401 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.553      ;
; 0.402 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.554      ;
; 0.413 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[1]  ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entries[0] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.565      ;
; 0.431 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.583      ;
; 0.431 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.583      ;
; 0.443 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.001                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.596      ;
; 0.446 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000010000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000010000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.598      ;
; 0.451 ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]                                                                                                                     ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]                                                                                                                    ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.603      ;
; 0.453 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request                                                                                                          ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.003      ; 0.608      ;
; 0.454 ; sdram_system_new_sdram_controller_0:sdram_controller|m_next.000001000                                                                                                              ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000001000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.606      ;
; 0.458 ; sdram_system_new_sdram_controller_0:sdram_controller|m_count[1]                                                                                                                    ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.010000000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.611      ;
; 0.458 ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                        ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[1]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.610      ;
; 0.462 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.614      ;
; 0.465 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.617      ;
; 0.469 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                             ; sdram_system_new_sdram_controller_0:sdram_controller|m_state.000100000                                                                                                            ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.622      ;
; 0.473 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_1[28] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.624      ;
; 0.481 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.010                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.633      ;
; 0.495 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[6]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[7]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[0]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[2]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[3]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]                                                                                                                ; sdram_system_new_sdram_controller_0:sdram_controller|m_data[4]~_Duplicate_1                                                                                                       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.652      ;
; 0.501 ; sdram_system_new_sdram_controller_0:sdram_controller|sdram_system_new_sdram_controller_0_input_efifo_module:the_sdram_system_new_sdram_controller_0_input_efifo_module|entry_0[28] ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]                                                                                                              ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.652      ;
; 0.502 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.101                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]                                                                                                                   ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; 0.001      ; 0.655      ;
; 0.502 ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.011                                                                                                                   ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]                                                                                                                     ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000        ; -0.001     ; 0.653      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[16] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[17] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[18] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[19] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[20] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[21] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[22] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[23] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[24] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[25] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[26] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[27] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[28] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[29] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[30] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[31] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[7]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[8]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; code_section_start_address[9]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][0]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][10]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][11]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][12]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][13]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][14]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][15]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][16]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][17]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][18]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][19]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][1]   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][20]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][21]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][22]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][23]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][24]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; interrupt_vector_table[0][25]  ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'up_clocks_0|DE_Clock_Generator_System|pll|clk[1]'                                                                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|ack_refresh_request ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[10]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[11]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[12]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[13]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[14]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[15]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[16]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[17]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[18]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[19]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[20]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[21]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[8]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_addr[9]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_cs_n         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_data[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|active_rnw          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|f_pop               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_addr[11]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[0]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[1]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[2]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_cmd[3]            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[0]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[1]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_count[2]          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.000          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.010          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.101          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_next.111          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[0]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[1]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_refs[2]           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Rise       ; sdram_system_new_sdram_controller_0:sdram_controller|i_state.000         ;
+-------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                              ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 4.633 ; 4.633 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 4.633 ; 4.633 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.165 ; 4.165 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.149 ; 4.149 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.119 ; 4.119 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.159 ; 4.159 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 9.057 ; 9.057 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 9.057 ; 9.057 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -2.221 ; -2.221 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -2.221 ; -2.221 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -8.452 ; -8.452 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -8.452 ; -8.452 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 4.053  ; 4.053  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]       ; CLOCK_50   ; 3.963  ; 3.963  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]       ; CLOCK_50   ; 4.020  ; 4.020  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]       ; CLOCK_50   ; 3.914  ; 3.914  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]       ; CLOCK_50   ; 3.917  ; 3.917  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]       ; CLOCK_50   ; 4.053  ; 4.053  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]       ; CLOCK_50   ; 4.052  ; 4.052  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]       ; CLOCK_50   ; 3.987  ; 3.987  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]        ; CLOCK_50   ; 4.428  ; 4.428  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]       ; CLOCK_50   ; 4.287  ; 4.287  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]       ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]       ; CLOCK_50   ; 4.380  ; 4.380  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]       ; CLOCK_50   ; 4.364  ; 4.364  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]       ; CLOCK_50   ; 4.404  ; 4.404  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]       ; CLOCK_50   ; 4.428  ; 4.428  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]       ; CLOCK_50   ; 4.411  ; 4.411  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]        ; CLOCK_50   ; 4.632  ; 4.632  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]       ; CLOCK_50   ; 4.477  ; 4.477  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]       ; CLOCK_50   ; 4.501  ; 4.501  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]       ; CLOCK_50   ; 4.532  ; 4.532  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]       ; CLOCK_50   ; 4.539  ; 4.539  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]       ; CLOCK_50   ; 4.522  ; 4.522  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]       ; CLOCK_50   ; 4.513  ; 4.513  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]       ; CLOCK_50   ; 4.632  ; 4.632  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]        ; CLOCK_50   ; 4.516  ; 4.516  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]       ; CLOCK_50   ; 4.368  ; 4.368  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]       ; CLOCK_50   ; 4.516  ; 4.516  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]       ; CLOCK_50   ; 4.515  ; 4.515  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]       ; CLOCK_50   ; 4.352  ; 4.352  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]       ; CLOCK_50   ; 4.334  ; 4.334  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]       ; CLOCK_50   ; 4.369  ; 4.369  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]       ; CLOCK_50   ; 4.497  ; 4.497  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -1.310 ; -1.310 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -2.067 ; -2.067 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -2.051 ; -2.051 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -2.081 ; -2.081 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -2.041 ; -2.041 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -1.310 ; -1.310 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.310 ; -1.310 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.315 ; -1.315 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.315 ; -1.315 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]       ; CLOCK_50   ; 3.832  ; 3.832  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]       ; CLOCK_50   ; 3.911  ; 3.911  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]       ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]       ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]       ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]       ; CLOCK_50   ; 3.925  ; 3.925  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]       ; CLOCK_50   ; 3.882  ; 3.882  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]        ; CLOCK_50   ; 4.155  ; 4.155  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]       ; CLOCK_50   ; 4.155  ; 4.155  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]       ; CLOCK_50   ; 4.233  ; 4.233  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]       ; CLOCK_50   ; 4.238  ; 4.238  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]       ; CLOCK_50   ; 4.234  ; 4.234  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]       ; CLOCK_50   ; 4.269  ; 4.269  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]       ; CLOCK_50   ; 4.299  ; 4.299  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]       ; CLOCK_50   ; 4.287  ; 4.287  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]        ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]       ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]       ; CLOCK_50   ; 4.349  ; 4.349  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]       ; CLOCK_50   ; 4.389  ; 4.389  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]       ; CLOCK_50   ; 4.384  ; 4.384  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]       ; CLOCK_50   ; 4.379  ; 4.379  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]       ; CLOCK_50   ; 4.365  ; 4.365  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]       ; CLOCK_50   ; 4.478  ; 4.478  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]        ; CLOCK_50   ; 3.946  ; 3.946  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]       ; CLOCK_50   ; 3.985  ; 3.985  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]       ; CLOCK_50   ; 4.128  ; 4.128  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]       ; CLOCK_50   ; 4.119  ; 4.119  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]       ; CLOCK_50   ; 3.962  ; 3.962  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]       ; CLOCK_50   ; 3.946  ; 3.946  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]       ; CLOCK_50   ; 3.982  ; 3.982  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]       ; CLOCK_50   ; 4.104  ; 4.104  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -1.310 ; -1.310 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.310 ; -1.310 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.315 ; -1.315 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.315 ; -1.315 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -7.872   ; 0.215 ; N/A      ; N/A     ; 8.889               ;
;  CLOCK_50                                         ; -7.872   ; 0.215 ; N/A      ; N/A     ; 8.889               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 8.095    ; 0.215 ; N/A      ; N/A     ; 8.889               ;
; Design-wide TNS                                   ; -123.754 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                         ; -123.754 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; 10.644 ; 10.644 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; 10.644 ; 10.644 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; 4.449  ; 4.449  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; 4.430  ; 4.430  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; 4.400  ; 4.400  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; 4.440  ; 4.440  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; 14.533 ; 14.533 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; 14.533 ; 14.533 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                 ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]      ; CLOCK_50   ; -2.221 ; -2.221 ; Rise       ; CLOCK_50                                         ;
;  KEY[0]     ; CLOCK_50   ; -2.221 ; -2.221 ; Rise       ; CLOCK_50                                         ;
; DRAM_DQ[*]  ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1] ; CLOCK_50   ; -4.079 ; -4.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4] ; CLOCK_50   ; -4.063 ; -4.063 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5] ; CLOCK_50   ; -4.033 ; -4.033 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7] ; CLOCK_50   ; -4.073 ; -4.073 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; KEY[*]      ; CLOCK_50   ; -8.452 ; -8.452 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  KEY[0]     ; CLOCK_50   ; -8.452 ; -8.452 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+-------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 7.793  ; 7.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]       ; CLOCK_50   ; 7.634  ; 7.634  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]       ; CLOCK_50   ; 7.755  ; 7.755  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]       ; CLOCK_50   ; 7.430  ; 7.430  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]       ; CLOCK_50   ; 7.443  ; 7.443  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]       ; CLOCK_50   ; 7.793  ; 7.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]       ; CLOCK_50   ; 7.790  ; 7.790  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]       ; CLOCK_50   ; 7.673  ; 7.673  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]        ; CLOCK_50   ; 8.718  ; 8.718  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]       ; CLOCK_50   ; 8.377  ; 8.377  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]       ; CLOCK_50   ; 8.664  ; 8.664  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]       ; CLOCK_50   ; 8.638  ; 8.638  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]       ; CLOCK_50   ; 8.575  ; 8.575  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]       ; CLOCK_50   ; 8.705  ; 8.705  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]       ; CLOCK_50   ; 8.718  ; 8.718  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]       ; CLOCK_50   ; 8.709  ; 8.709  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]        ; CLOCK_50   ; 9.270  ; 9.270  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]       ; CLOCK_50   ; 8.915  ; 8.915  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]       ; CLOCK_50   ; 8.945  ; 8.945  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]       ; CLOCK_50   ; 8.941  ; 8.941  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]       ; CLOCK_50   ; 8.982  ; 8.982  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]       ; CLOCK_50   ; 8.965  ; 8.965  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]       ; CLOCK_50   ; 8.943  ; 8.943  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]       ; CLOCK_50   ; 9.270  ; 9.270  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]        ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]       ; CLOCK_50   ; 8.570  ; 8.570  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]       ; CLOCK_50   ; 8.765  ; 8.765  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]       ; CLOCK_50   ; 8.767  ; 8.767  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]       ; CLOCK_50   ; 8.552  ; 8.552  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]       ; CLOCK_50   ; 8.533  ; 8.533  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]       ; CLOCK_50   ; 8.572  ; 8.572  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]       ; CLOCK_50   ; 8.898  ; 8.898  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -0.392 ; -0.392 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -0.444 ; -0.444 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -0.430 ; -0.430 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -0.416 ; -0.416 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -0.426 ; -0.426 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -0.402 ; -0.402 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -0.433 ; -0.433 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -0.409 ; -0.409 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -0.419 ; -0.419 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -1.928 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -0.429 ; -0.429 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -0.414 ; -0.414 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -0.405 ; -0.405 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -0.395 ; -0.395 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -0.385 ; -0.385 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.171  ; 1.171  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.166  ; 1.166  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.166  ; 1.166  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 0.799  ; 0.799  ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -0.425 ; -0.425 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -0.410 ; -0.410 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.928 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; HEX0[*]        ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[0]       ; CLOCK_50   ; 3.832  ; 3.832  ; Rise       ; CLOCK_50                                         ;
;  HEX0[1]       ; CLOCK_50   ; 3.911  ; 3.911  ; Rise       ; CLOCK_50                                         ;
;  HEX0[2]       ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[3]       ; CLOCK_50   ; 3.793  ; 3.793  ; Rise       ; CLOCK_50                                         ;
;  HEX0[4]       ; CLOCK_50   ; 3.926  ; 3.926  ; Rise       ; CLOCK_50                                         ;
;  HEX0[5]       ; CLOCK_50   ; 3.925  ; 3.925  ; Rise       ; CLOCK_50                                         ;
;  HEX0[6]       ; CLOCK_50   ; 3.882  ; 3.882  ; Rise       ; CLOCK_50                                         ;
; HEX1[*]        ; CLOCK_50   ; 4.155  ; 4.155  ; Rise       ; CLOCK_50                                         ;
;  HEX1[0]       ; CLOCK_50   ; 4.155  ; 4.155  ; Rise       ; CLOCK_50                                         ;
;  HEX1[1]       ; CLOCK_50   ; 4.233  ; 4.233  ; Rise       ; CLOCK_50                                         ;
;  HEX1[2]       ; CLOCK_50   ; 4.238  ; 4.238  ; Rise       ; CLOCK_50                                         ;
;  HEX1[3]       ; CLOCK_50   ; 4.234  ; 4.234  ; Rise       ; CLOCK_50                                         ;
;  HEX1[4]       ; CLOCK_50   ; 4.269  ; 4.269  ; Rise       ; CLOCK_50                                         ;
;  HEX1[5]       ; CLOCK_50   ; 4.299  ; 4.299  ; Rise       ; CLOCK_50                                         ;
;  HEX1[6]       ; CLOCK_50   ; 4.287  ; 4.287  ; Rise       ; CLOCK_50                                         ;
; HEX2[*]        ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; CLOCK_50                                         ;
;  HEX2[0]       ; CLOCK_50   ; 4.337  ; 4.337  ; Rise       ; CLOCK_50                                         ;
;  HEX2[1]       ; CLOCK_50   ; 4.349  ; 4.349  ; Rise       ; CLOCK_50                                         ;
;  HEX2[2]       ; CLOCK_50   ; 4.389  ; 4.389  ; Rise       ; CLOCK_50                                         ;
;  HEX2[3]       ; CLOCK_50   ; 4.384  ; 4.384  ; Rise       ; CLOCK_50                                         ;
;  HEX2[4]       ; CLOCK_50   ; 4.379  ; 4.379  ; Rise       ; CLOCK_50                                         ;
;  HEX2[5]       ; CLOCK_50   ; 4.365  ; 4.365  ; Rise       ; CLOCK_50                                         ;
;  HEX2[6]       ; CLOCK_50   ; 4.478  ; 4.478  ; Rise       ; CLOCK_50                                         ;
; HEX3[*]        ; CLOCK_50   ; 3.946  ; 3.946  ; Rise       ; CLOCK_50                                         ;
;  HEX3[0]       ; CLOCK_50   ; 3.985  ; 3.985  ; Rise       ; CLOCK_50                                         ;
;  HEX3[1]       ; CLOCK_50   ; 4.128  ; 4.128  ; Rise       ; CLOCK_50                                         ;
;  HEX3[2]       ; CLOCK_50   ; 4.119  ; 4.119  ; Rise       ; CLOCK_50                                         ;
;  HEX3[3]       ; CLOCK_50   ; 3.962  ; 3.962  ; Rise       ; CLOCK_50                                         ;
;  HEX3[4]       ; CLOCK_50   ; 3.946  ; 3.946  ; Rise       ; CLOCK_50                                         ;
;  HEX3[5]       ; CLOCK_50   ; 3.982  ; 3.982  ; Rise       ; CLOCK_50                                         ;
;  HEX3[6]       ; CLOCK_50   ; 4.104  ; 4.104  ; Rise       ; CLOCK_50                                         ;
; DRAM_ADDR[*]   ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; -2.061 ; -2.061 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; -2.110 ; -2.110 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; -2.085 ; -2.085 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; -2.095 ; -2.095 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; -2.071 ; -2.071 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; -2.102 ; -2.102 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_0      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_BA_1      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CAS_N     ; CLOCK_50   ; -2.089 ; -2.089 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; -3.119 ;        ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CS_N      ; CLOCK_50   ; -2.099 ; -2.099 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_DQ[*]     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; -2.080 ; -2.080 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; -2.074 ; -2.074 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; -2.064 ; -2.064 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; -2.054 ; -2.054 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; -1.310 ; -1.310 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; -1.310 ; -1.310 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; -1.315 ; -1.315 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; -1.315 ; -1.315 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; -1.467 ; -1.467 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_RAS_N     ; CLOCK_50   ; -2.094 ; -2.094 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_WE_N      ; CLOCK_50   ; -2.079 ; -2.079 ; Rise       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -3.119 ; Fall       ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 46           ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192          ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9980         ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
; CLOCK_50                                         ; CLOCK_50                                         ; > 2147483647 ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; CLOCK_50                                         ; 46           ; 0        ; 0        ; 0        ;
; CLOCK_50                                         ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 192          ; 0        ; 0        ; 0        ;
; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; 9980         ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 1293  ; 1293 ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 155   ; 155  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jul 24 15:56:58 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 24 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.872
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.872      -123.754 CLOCK_50 
    Info (332119):     8.095         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
    Info (332119):     0.445         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 8.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.889         0.000 CLOCK_50 
    Info (332119):     8.889         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 3.619
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.619         0.000 CLOCK_50 
    Info (332119):    13.515         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.215         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 CLOCK_50 
    Info (332119):     9.000         0.000 up_clocks_0|DE_Clock_Generator_System|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 557 megabytes
    Info: Processing ended: Fri Jul 24 15:57:00 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


