<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Mar 21 13:53:51 2018" VIVADOVERSION="2017.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="reset_rtl" SIGIS="rst" SIGNAME="External_Ports_reset_rtl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi4stream_vip_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clock_rtl" SIGIS="clk" SIGNAME="External_Ports_clock_rtl">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi4stream_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="AXIBus" RIGHT="0" SIGIS="data" SIGNAME="axi4stream_vip_0_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="valid" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="ChorusFilter_0_s00_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="dataOut" RIGHT="0" SIGIS="undef" SIGNAME="ChorusFilter_0_dataOut">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ChorusFilter_0" PORT="dataOut"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/ChorusFilter_0" HWVERSION="1.0" INSTANCE="ChorusFilter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ChorusFilter" VLNV="user.org:user:ChorusFilter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXIS_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ChorusFilter_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="dataOut" RIGHT="0" SIGIS="undef" SIGNAME="ChorusFilter_0_dataOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dataOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tdata"/>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axis_tstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s00_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="s00_axis_tvalid" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tvalid"/>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axis_tready" SIGIS="undef" SIGNAME="ChorusFilter_0_s00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ready"/>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi4stream_vip_0" PORT="m_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clock_rtl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock_rtl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axis_aresetn" SIGIS="rst" SIGNAME="External_Ports_reset_rtl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_rtl"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4stream_vip_0_M_AXIS" NAME="S00_AXIS" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="WIZ_DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clock_rtl"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s00_axis_tdata"/>
            <PORTMAP LOGICAL="TSTRB" PHYSICAL="s00_axis_tstrb"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s00_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s00_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s00_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi4stream_vip_0" HWVERSION="1.0" INSTANCE="axi4stream_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi4stream_vip" VLNV="xilinx.com:ip:axi4stream_vip:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi4stream_vip;v=v1_0;d=pg277-axi4stream-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI4STREAM_SIGNAL_SET" VALUE="0b00000000000000000000000000000011"/>
        <PARAMETER NAME="C_AXI4STREAM_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_DEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_USER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI4STREAM_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
        <PARAMETER NAME="USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_TUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi4stream_vip_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clock_rtl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock_rtl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="External_Ports_reset_rtl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_rtl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_tvalid" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_tvalid"/>
            <CONNECTION INSTANCE="External_Ports" PORT="valid"/>
            <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_axis_tready" RIGHT="0" SIGIS="undef" SIGNAME="ChorusFilter_0_s00_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_tready"/>
          </CONNECTIONS>
          <CONNECTIONS>
            <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi4stream_vip_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_tdata"/>
            <CONNECTION INSTANCE="External_Ports" PORT="AXIBus"/>
            <CONNECTION INSTANCE="ChorusFilter_0" PORT="s00_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi4stream_vip_0_M_AXIS" NAME="M_AXIS" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="design_1_clock_rtl"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
