
*** Running vivado
    with args -log chip_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source chip_module.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue May 13 08:04:29 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source chip_module.tcl -notrace
Command: synth_design -top chip_module -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 75874
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1801.176 ; gain = 386.777 ; free physical = 1068 ; free virtual = 8642
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'i_start', assumed default net type 'wire' [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/fsm_module.sv:138]
ERROR: [Synth 8-2577] procedural assignment to a non-register i_trigger is not permitted, left-hand side should be reg/integer/time/genvar [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/generator_module.sv:75]
INFO: [Synth 8-10285] module 'generator_module' is ignored due to previous errors [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/generator_module.sv:101]
INFO: [Synth 8-9084] Verilog file '/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/generator_module.sv' ignored due to errors
ERROR: [Synth 8-439] module 'chip_module' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1876.145 ; gain = 461.746 ; free physical = 973 ; free virtual = 8547
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue May 13 08:04:43 2025...
