// Seed: 1512095412
module module_0;
  wire id_2;
  assign id_1 = (1 ^ 1);
  wire id_3;
  wire id_4;
  wire id_5;
  module_2(
      id_4, id_4
  ); timeprecision 1ps;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    output wor id_5,
    input tri1 id_6
);
  assign id_1 = 1'b0 - id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  id_3(
      .id_0(1 != 1), .id_1(1), .id_2(id_2), .id_3(id_1 == 1), .id_4(1)
  );
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
