{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1511223376570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1511223376570 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2Gen1x1If64 EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"DE2Gen1x1If64\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1511223376758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511223376820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1511223376820 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1511223377614 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1511223377630 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511223378099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511223378099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511223378099 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1511223378099 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1511223378099 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511223378130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511223378130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511223378130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511223378130 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1511223378130 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1511223378130 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1511223378130 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1511223381231 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_OUT\[0\] PCIE_TX_OUT\[0\](n) " "Pin \"PCIE_TX_OUT\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_OUT\[0\](n)\"" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 47406 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1511223383012 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_IN\[0\] PCIE_RX_IN\[0\](n) " "Pin \"PCIE_RX_IN\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_IN\[0\](n)\"" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 47408 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1511223383012 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK PCIE_REFCLK(n) " "Pin \"PCIE_REFCLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK(n)\"" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 47409 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_REFCLK(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1511223383012 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1511223383012 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1511223383465 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1511223383465 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1961 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cal_blk0" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 13828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf" 36 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0 " "CMU_X0_Y28_N6                PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_IN\[0\] " "PIN_AC2                      PCIE_RX_IN\[0\]" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_RX_IN[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_IN\[0\]" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_IN\[0\]~input " "PIN_AC2                      PCIE_RX_IN\[0\]~input" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 706 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 13031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 596 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 16341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 859 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 16536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_OUT\[0\] " "PIN_AB4                      PCIE_TX_OUT\[0\]" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { PCIE_TX_OUT[0] } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_OUT\[0\]" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_OUT\[0\]~output " "PIN_AB4                      PCIE_TX_OUT\[0\]~output" {  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Design Software" 0 -1 1511223383591 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1511223383591 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1511223383809 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1511223383872 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1511223383872 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1511223383872 ""}  } { { "db/altpll_nn81.tdf" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1511223383872 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 16828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1511223383887 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 16829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1511223383887 ""}  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 16828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1511223383887 ""}
{ "Info" "ISTA_SDC_FOUND" "../constr/DE2Gen1x1If64.sdc " "Reading SDC File: '../constr/DE2Gen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1511223385247 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 16 *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] net " "Ignored filter at DE2Gen1x1If64.sdc(16): *\|altpll_component\|auto_generated\|wire_pll1_clk\[2\] could not be matched with a net" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385450 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2Gen1x1If64.sdc 16 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2Gen1x1If64.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\] " "create_generated_clock -name clk250 -multiply_by 5 -source \[get_ports \{CLK1_50\}\] \[get_nets \{*\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]\}\]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385450 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 16 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385450 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIORESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIOLOAD \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLEDPRIODISABLE \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: ALTPLL50I50O125O250O_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 refclk*clkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): refclk*clkout could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 22 *div0*coreclkout clock " "Ignored filter at DE2Gen1x1If64.sdc(22): *div0*coreclkout could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ refclk*clkout \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\] " "set_clock_groups -exclusive -group \[get_clocks \{ refclk*clkout \}\] -group \[get_clocks \{ *div0*coreclkout\}\]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 22 Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements " "Ignored set_clock_groups at DE2Gen1x1If64.sdc(22): Argument -group with value \[get_clocks \{ *div0*coreclkout\}\] contains zero elements" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div0* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div0* could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2Gen1x1If64.sdc 23 *central_clk_div1* clock " "Ignored filter at DE2Gen1x1If64.sdc(23): *central_clk_div1* could not be matched with a clock" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div0* \}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\] " "set_clock_groups -exclusive -group \[get_clocks \{ *central_clk_div0* \}\] -group \[get_clocks \{ *_hssi_pcie_hip* \}\] -group \[get_clocks \{ *central_clk_div1* \}\]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups DE2Gen1x1If64.sdc 23 Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at DE2Gen1x1If64.sdc(23): Argument -group with value \[get_clocks \{ *central_clk_div1* \}\] contains zero elements" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/constr/DE2Gen1x1If64.sdc" 23 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Info" "ISTA_SDC_FOUND" "../ip/PCIeGen1x1If64.sdc " "Reading SDC File: '../ip/PCIeGen1x1If64.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 3 refclk port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen1x1If64.sdc(3): refclk could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x1If64.sdc 3 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x1If64.sdc(3): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\} " "create_clock -period \"100 MHz\" -name \{refclk\} \{refclk\}" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 4 fixedclk_serdes port or pin or register or keeper or net or combinational node or node " "Ignored filter at PCIeGen1x1If64.sdc(4): fixedclk_serdes could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock PCIeGen1x1If64.sdc 4 Argument <targets> is not an object ID " "Ignored create_clock at PCIeGen1x1If64.sdc(4): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\} " "create_clock -period \"100 MHz\" -name \{fixedclk_serdes\} \{fixedclk_serdes\}" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385466 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385466 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 6 *hssi_pcie_hip\|testin\[*\] pin " "Ignored filter at PCIeGen1x1If64.sdc(6): *hssi_pcie_hip\|testin\[*\] could not be matched with a pin" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385481 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x1If64.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at PCIeGen1x1If64.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \] " "set_false_path -to \[get_pins -hierarchical \{*hssi_pcie_hip\|testin\[*\]\} \]" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385481 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385481 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 8 *\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at PCIeGen1x1If64.sdc(8): *\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path PCIeGen1x1If64.sdc 8 Argument <to> is not an object ID " "Ignored set_false_path at PCIeGen1x1If64.sdc(8): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\} " "set_false_path -to \{*\|PCIeGen1x1If64:*map\|altpcie_rs_serdes:rs_serdes\|busy_altgxb_reconfig_r\[0\]\}" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385497 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 16 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr keeper " "Ignored filter at PCIeGen1x1If64.sdc(16): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 16 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385497 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385497 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 17 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl_wr\}\] 1" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385497 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 18 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] keeper " "Ignored filter at PCIeGen1x1If64.sdc(18): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\] could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 18 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 3" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385513 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 19 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_ctl\[*\]\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385513 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 21 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr keeper " "Ignored filter at PCIeGen1x1If64.sdc(21): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 21 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385513 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385513 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 22 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr\}\] 1" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385513 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385513 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "PCIeGen1x1If64.sdc 23 *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] keeper " "Ignored filter at PCIeGen1x1If64.sdc(23): *\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\] could not be matched with a keeper" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1511223385528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 23 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3 " "set_multicycle_path -end -setup -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 3" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385528 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path PCIeGen1x1If64.sdc 24 Argument <from> is an empty collection " "Ignored set_multicycle_path at PCIeGen1x1If64.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2 " "set_multicycle_path -end -hold  -from \[get_keepers \{*\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts\[*\]\}\] 2" {  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1511223385528 ""}  } { { "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1511223385528 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|rx_port_64:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223385591 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511223385591 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Node: riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\] " "Register riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|async_cmp:asyncCompare\|rDir is being clocked by riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_64:channel\|tx_port_64:txPort\|tx_port_channel_gate_64:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\|rRdPtr\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1511223385591 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1511223385591 "|DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtr[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout " "From: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\|dpclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|wire_cent_unit0_dprioout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223385606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223385606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|tl_cfg_sts_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223385606 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status " "From: pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|reset_status" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511223385606 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1511223385606 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1511223385771 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1511223385771 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK1_50 " "  20.000      CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK2_50 " "  20.000      CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK3_50 " "  20.000      CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000       clk125 " "   8.000       clk125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout " "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout " "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout " "   4.000 pcie_inst\|serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 pcie_inst\|wrapper\|altpcie_hip_pipen1b_inst\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1511223385771 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1511223385771 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511223387053 ""}  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 16828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511223387053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst\|altpll:altpll_component\|ALTPLL50I50O125O250O_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511223387053 ""}  } { { "db/altpll50i50o125o250o_altpll.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 16828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511223387053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK1_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLK1_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G27 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G27" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511223387053 ""}  } { { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 47191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511223387053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out  " "Automatically promoted node PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_core:wrapper\|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511223387053 ""}  } { { "altpcie_hip_pipen1b.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v" 1961 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511223387053 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\]  " "Automatically promoted node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|shiftreg:rst_shiftreg\|rDataShift\[3\]\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[0\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[0\]" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[1\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[1\]" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[2\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[2\]" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[3\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[3\]" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[4\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|interrupt:intr\|rVect0\[4\]" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rTagFinished " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rTagFinished" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_output.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 5015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rValid " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|rValid" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 5542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rDataAddr\[6\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rDataAddr\[6\]" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_output.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rDataAddr\[7\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rDataAddr\[7\]" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_output.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rDataAddr\[8\] " "Destination node riffa_wrapper_de2i:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\|rDataAddr\[8\]" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_output.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 4991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1511223387053 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1511223387053 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1511223387053 ""}  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/shiftreg.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 18022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1511223387053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1511223389069 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511223389100 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1511223389100 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511223389131 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1511223389178 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1511223389241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1511223389241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1511223389256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1511223390260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "192 Block RAM " "Packed 192 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1511223390291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1511223390291 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1511223390588 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 13828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1511223390588 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"PCIeGen1x1If64:pcie_inst\|PCIeGen1x1If64_serdes:serdes\|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "pciegen1x1if64_serdes.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v" 449 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 7959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1511223390588 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_WAKE_N " "Node \"PCIE_WAKE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PCIE_WAKE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1511223394134 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1511223394134 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511223394134 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1511223394165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1511223400268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511223406253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1511223406487 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1511223446897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511223446897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1511223449692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X35_Y46 X46_Y56 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56" {  } { { "loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X35_Y46 to location X46_Y56"} { { 12 { 0 ""} 35 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1511223464296 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1511223464296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1511223473812 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1511223473812 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1511223473812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511223473828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 17.54 " "Total time spent on timing analysis during the Fitter is 17.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1511223474750 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511223476172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511223478016 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1511223478016 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1511223479861 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1511223483830 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1511223488335 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 Cyclone IV GX " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK2_50 3.3-V LVTTL A15 " "Pin CLK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK2_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK2_50" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511223488429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK3_50 2.5 V V11 " "Pin CLK3_50 uses I/O standard 2.5 V at V11" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK3_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK3_50" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511223488429 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK1_50 3.3-V LVTTL AJ16 " "Pin CLK1_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK1_50 } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK1_50" } } } } { "../hdl/DE2Gen1x1If64.v" "" { Text "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1511223488429 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1511223488429 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/bit/DE2Gen1x1If64.fit.smsg " "Generated suppressed messages file C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/bit/DE2Gen1x1If64.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1511223489570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 43 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1679 " "Peak virtual memory: 1679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511223492429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 20 18:18:12 2017 " "Processing ended: Mon Nov 20 18:18:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511223492429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:57 " "Elapsed time: 00:01:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511223492429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511223492429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1511223492429 ""}
