#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Sep  3 12:38:49 2023
# Process ID: 10432
# Current directory: E:/works/hdl/HDLbits_solution/12-hour_clock/project
# Command line: vivado.exe .\project.xpr
# Log file: E:/works/hdl/HDLbits_solution/12-hour_clock/project/vivado.log
# Journal file: E:/works/hdl/HDLbits_solution/12-hour_clock/project\vivado.jou
# Running On: miikiyoshi, OS: Windows, CPU Frequency: 3500 MHz, CPU Physical cores: 4, Host memory: 17128 MB
#-----------------------------------------------------------
start_gui
open_project ./project.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  E:/works/hdl/HDLbits_solution/12-hour_clock/project/project.srcs/sources_1/bd/design_1/design_1.bd
import_files -norecurse E:/works/hdl/HDLbits_solution/12-hour_clock/clock_12_hour.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse E:/works/hdl/HDLbits_solution/12-hour_clock/clock_12_hour_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
source clock_12_hour_tb.tcl
run all
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
source clock_12_hour_tb.tcl
restart
run all
launch_simulation -mode post-synthesis -type timing
source clock_12_hour_tb.tcl
close_sim
current_sim simulation_2
close_sim
close_sim
