#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_intClock */
#define ADC_intClock__DIVIDER_MASK 0x0000FFFFu
#define ADC_intClock__ENABLE CYREG_CLK_DIVIDER_B00
#define ADC_intClock__ENABLE_MASK 0x80000000u
#define ADC_intClock__MASK 0x80000000u
#define ADC_intClock__REGISTER CYREG_CLK_DIVIDER_B00

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x4000u
#define ADC_IRQ__INTC_NUMBER 14u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC00000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Ldg */
#define Ldg__0__DM__MASK 0x7000u
#define Ldg__0__DM__SHIFT 12
#define Ldg__0__DR CYREG_PRT2_DR
#define Ldg__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Ldg__0__HSIOM_MASK 0x000F0000u
#define Ldg__0__HSIOM_SHIFT 16u
#define Ldg__0__INTCFG CYREG_PRT2_INTCFG
#define Ldg__0__INTSTAT CYREG_PRT2_INTSTAT
#define Ldg__0__MASK 0x10u
#define Ldg__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Ldg__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Ldg__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Ldg__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Ldg__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Ldg__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Ldg__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Ldg__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Ldg__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Ldg__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Ldg__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Ldg__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Ldg__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Ldg__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Ldg__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Ldg__0__PC CYREG_PRT2_PC
#define Ldg__0__PC2 CYREG_PRT2_PC2
#define Ldg__0__PORT 2u
#define Ldg__0__PS CYREG_PRT2_PS
#define Ldg__0__SHIFT 4
#define Ldg__DR CYREG_PRT2_DR
#define Ldg__INTCFG CYREG_PRT2_INTCFG
#define Ldg__INTSTAT CYREG_PRT2_INTSTAT
#define Ldg__MASK 0x10u
#define Ldg__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Ldg__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Ldg__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Ldg__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Ldg__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Ldg__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Ldg__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Ldg__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Ldg__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Ldg__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Ldg__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Ldg__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Ldg__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Ldg__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Ldg__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Ldg__PC CYREG_PRT2_PC
#define Ldg__PC2 CYREG_PRT2_PC2
#define Ldg__PORT 2u
#define Ldg__PS CYREG_PRT2_PS
#define Ldg__SHIFT 4

/* SW1 */
#define SW1__0__DM__MASK 0xE00000u
#define SW1__0__DM__SHIFT 21
#define SW1__0__DR CYREG_PRT0_DR
#define SW1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW1__0__HSIOM_MASK 0xF0000000u
#define SW1__0__HSIOM_SHIFT 28u
#define SW1__0__INTCFG CYREG_PRT0_INTCFG
#define SW1__0__INTSTAT CYREG_PRT0_INTSTAT
#define SW1__0__MASK 0x80u
#define SW1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW1__0__PC CYREG_PRT0_PC
#define SW1__0__PC2 CYREG_PRT0_PC2
#define SW1__0__PORT 0u
#define SW1__0__PS CYREG_PRT0_PS
#define SW1__0__SHIFT 7
#define SW1__DR CYREG_PRT0_DR
#define SW1__INTCFG CYREG_PRT0_INTCFG
#define SW1__INTSTAT CYREG_PRT0_INTSTAT
#define SW1__MASK 0x80u
#define SW1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW1__PC CYREG_PRT0_PC
#define SW1__PC2 CYREG_PRT0_PC2
#define SW1__PORT 0u
#define SW1__PS CYREG_PRT0_PS
#define SW1__SHIFT 7
#define SW1__SNAP CYREG_PRT0_INTSTAT

/* I2CM_SCB */
#define I2CM_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define I2CM_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define I2CM_SCB__CTRL CYREG_SCB1_CTRL
#define I2CM_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define I2CM_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define I2CM_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define I2CM_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define I2CM_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define I2CM_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define I2CM_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define I2CM_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define I2CM_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define I2CM_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define I2CM_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define I2CM_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define I2CM_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define I2CM_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define I2CM_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define I2CM_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define I2CM_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define I2CM_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define I2CM_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define I2CM_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define I2CM_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define I2CM_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define I2CM_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define I2CM_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define I2CM_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define I2CM_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define I2CM_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define I2CM_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define I2CM_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define I2CM_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define I2CM_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define I2CM_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define I2CM_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define I2CM_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define I2CM_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define I2CM_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define I2CM_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define I2CM_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define I2CM_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define I2CM_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define I2CM_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define I2CM_SCB__INTR_M CYREG_SCB1_INTR_M
#define I2CM_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define I2CM_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define I2CM_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define I2CM_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define I2CM_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define I2CM_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define I2CM_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define I2CM_SCB__INTR_S CYREG_SCB1_INTR_S
#define I2CM_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define I2CM_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define I2CM_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define I2CM_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define I2CM_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define I2CM_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define I2CM_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define I2CM_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define I2CM_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define I2CM_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define I2CM_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define I2CM_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define I2CM_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define I2CM_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define I2CM_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define I2CM_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define I2CM_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define I2CM_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define I2CM_SCB__SS0_POSISTION 0u
#define I2CM_SCB__SS1_POSISTION 1u
#define I2CM_SCB__SS2_POSISTION 2u
#define I2CM_SCB__SS3_POSISTION 3u
#define I2CM_SCB__STATUS CYREG_SCB1_STATUS
#define I2CM_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define I2CM_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define I2CM_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define I2CM_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define I2CM_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define I2CM_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define I2CM_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define I2CM_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* I2CM_SCB_IRQ */
#define I2CM_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2CM_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2CM_SCB_IRQ__INTC_MASK 0x800u
#define I2CM_SCB_IRQ__INTC_NUMBER 11u
#define I2CM_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define I2CM_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2CM_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2CM_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2CM_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2CM_SCBCLK */
#define I2CM_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define I2CM_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define I2CM_SCBCLK__ENABLE_MASK 0x80000000u
#define I2CM_SCBCLK__MASK 0x80000000u
#define I2CM_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* I2CM_scl */
#define I2CM_scl__0__DM__MASK 0x07u
#define I2CM_scl__0__DM__SHIFT 0
#define I2CM_scl__0__DR CYREG_PRT3_DR
#define I2CM_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2CM_scl__0__HSIOM_MASK 0x0000000Fu
#define I2CM_scl__0__HSIOM_SHIFT 0u
#define I2CM_scl__0__INTCFG CYREG_PRT3_INTCFG
#define I2CM_scl__0__INTSTAT CYREG_PRT3_INTSTAT
#define I2CM_scl__0__MASK 0x01u
#define I2CM_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_scl__0__PC CYREG_PRT3_PC
#define I2CM_scl__0__PC2 CYREG_PRT3_PC2
#define I2CM_scl__0__PORT 3u
#define I2CM_scl__0__PS CYREG_PRT3_PS
#define I2CM_scl__0__SHIFT 0
#define I2CM_scl__DR CYREG_PRT3_DR
#define I2CM_scl__INTCFG CYREG_PRT3_INTCFG
#define I2CM_scl__INTSTAT CYREG_PRT3_INTSTAT
#define I2CM_scl__MASK 0x01u
#define I2CM_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_scl__PC CYREG_PRT3_PC
#define I2CM_scl__PC2 CYREG_PRT3_PC2
#define I2CM_scl__PORT 3u
#define I2CM_scl__PS CYREG_PRT3_PS
#define I2CM_scl__SHIFT 0

/* I2CM_sda */
#define I2CM_sda__0__DM__MASK 0x38u
#define I2CM_sda__0__DM__SHIFT 3
#define I2CM_sda__0__DR CYREG_PRT3_DR
#define I2CM_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2CM_sda__0__HSIOM_MASK 0x000000F0u
#define I2CM_sda__0__HSIOM_SHIFT 4u
#define I2CM_sda__0__INTCFG CYREG_PRT3_INTCFG
#define I2CM_sda__0__INTSTAT CYREG_PRT3_INTSTAT
#define I2CM_sda__0__MASK 0x02u
#define I2CM_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_sda__0__PC CYREG_PRT3_PC
#define I2CM_sda__0__PC2 CYREG_PRT3_PC2
#define I2CM_sda__0__PORT 3u
#define I2CM_sda__0__PS CYREG_PRT3_PS
#define I2CM_sda__0__SHIFT 1
#define I2CM_sda__DR CYREG_PRT3_DR
#define I2CM_sda__INTCFG CYREG_PRT3_INTCFG
#define I2CM_sda__INTSTAT CYREG_PRT3_INTSTAT
#define I2CM_sda__MASK 0x02u
#define I2CM_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2CM_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2CM_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2CM_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2CM_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2CM_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2CM_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2CM_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2CM_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2CM_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2CM_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2CM_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2CM_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2CM_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2CM_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2CM_sda__PC CYREG_PRT3_PC
#define I2CM_sda__PC2 CYREG_PRT3_PC2
#define I2CM_sda__PORT 3u
#define I2CM_sda__PS CYREG_PRT3_PS
#define I2CM_sda__SHIFT 1

/* NavB */
#define NavB__0__DM__MASK 0x1C0u
#define NavB__0__DM__SHIFT 6
#define NavB__0__DR CYREG_PRT2_DR
#define NavB__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define NavB__0__HSIOM_MASK 0x00000F00u
#define NavB__0__HSIOM_SHIFT 8u
#define NavB__0__INTCFG CYREG_PRT2_INTCFG
#define NavB__0__INTSTAT CYREG_PRT2_INTSTAT
#define NavB__0__MASK 0x04u
#define NavB__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define NavB__0__OUT_SEL_SHIFT 4u
#define NavB__0__OUT_SEL_VAL 0u
#define NavB__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define NavB__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define NavB__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define NavB__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define NavB__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define NavB__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define NavB__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define NavB__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define NavB__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define NavB__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define NavB__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define NavB__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define NavB__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define NavB__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define NavB__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define NavB__0__PC CYREG_PRT2_PC
#define NavB__0__PC2 CYREG_PRT2_PC2
#define NavB__0__PORT 2u
#define NavB__0__PS CYREG_PRT2_PS
#define NavB__0__SHIFT 2
#define NavB__DR CYREG_PRT2_DR
#define NavB__INTCFG CYREG_PRT2_INTCFG
#define NavB__INTSTAT CYREG_PRT2_INTSTAT
#define NavB__MASK 0x04u
#define NavB__PA__CFG0 CYREG_UDB_PA2_CFG0
#define NavB__PA__CFG1 CYREG_UDB_PA2_CFG1
#define NavB__PA__CFG10 CYREG_UDB_PA2_CFG10
#define NavB__PA__CFG11 CYREG_UDB_PA2_CFG11
#define NavB__PA__CFG12 CYREG_UDB_PA2_CFG12
#define NavB__PA__CFG13 CYREG_UDB_PA2_CFG13
#define NavB__PA__CFG14 CYREG_UDB_PA2_CFG14
#define NavB__PA__CFG2 CYREG_UDB_PA2_CFG2
#define NavB__PA__CFG3 CYREG_UDB_PA2_CFG3
#define NavB__PA__CFG4 CYREG_UDB_PA2_CFG4
#define NavB__PA__CFG5 CYREG_UDB_PA2_CFG5
#define NavB__PA__CFG6 CYREG_UDB_PA2_CFG6
#define NavB__PA__CFG7 CYREG_UDB_PA2_CFG7
#define NavB__PA__CFG8 CYREG_UDB_PA2_CFG8
#define NavB__PA__CFG9 CYREG_UDB_PA2_CFG9
#define NavB__PC CYREG_PRT2_PC
#define NavB__PC2 CYREG_PRT2_PC2
#define NavB__PORT 2u
#define NavB__PS CYREG_PRT2_PS
#define NavB__SHIFT 2

/* NavLR */
#define NavLR__0__DM__MASK 0x38u
#define NavLR__0__DM__SHIFT 3
#define NavLR__0__DR CYREG_PRT2_DR
#define NavLR__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define NavLR__0__HSIOM_MASK 0x000000F0u
#define NavLR__0__HSIOM_SHIFT 4u
#define NavLR__0__INTCFG CYREG_PRT2_INTCFG
#define NavLR__0__INTSTAT CYREG_PRT2_INTSTAT
#define NavLR__0__MASK 0x02u
#define NavLR__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define NavLR__0__OUT_SEL_SHIFT 2u
#define NavLR__0__OUT_SEL_VAL 0u
#define NavLR__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define NavLR__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define NavLR__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define NavLR__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define NavLR__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define NavLR__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define NavLR__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define NavLR__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define NavLR__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define NavLR__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define NavLR__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define NavLR__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define NavLR__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define NavLR__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define NavLR__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define NavLR__0__PC CYREG_PRT2_PC
#define NavLR__0__PC2 CYREG_PRT2_PC2
#define NavLR__0__PORT 2u
#define NavLR__0__PS CYREG_PRT2_PS
#define NavLR__0__SHIFT 1
#define NavLR__DR CYREG_PRT2_DR
#define NavLR__INTCFG CYREG_PRT2_INTCFG
#define NavLR__INTSTAT CYREG_PRT2_INTSTAT
#define NavLR__MASK 0x02u
#define NavLR__PA__CFG0 CYREG_UDB_PA2_CFG0
#define NavLR__PA__CFG1 CYREG_UDB_PA2_CFG1
#define NavLR__PA__CFG10 CYREG_UDB_PA2_CFG10
#define NavLR__PA__CFG11 CYREG_UDB_PA2_CFG11
#define NavLR__PA__CFG12 CYREG_UDB_PA2_CFG12
#define NavLR__PA__CFG13 CYREG_UDB_PA2_CFG13
#define NavLR__PA__CFG14 CYREG_UDB_PA2_CFG14
#define NavLR__PA__CFG2 CYREG_UDB_PA2_CFG2
#define NavLR__PA__CFG3 CYREG_UDB_PA2_CFG3
#define NavLR__PA__CFG4 CYREG_UDB_PA2_CFG4
#define NavLR__PA__CFG5 CYREG_UDB_PA2_CFG5
#define NavLR__PA__CFG6 CYREG_UDB_PA2_CFG6
#define NavLR__PA__CFG7 CYREG_UDB_PA2_CFG7
#define NavLR__PA__CFG8 CYREG_UDB_PA2_CFG8
#define NavLR__PA__CFG9 CYREG_UDB_PA2_CFG9
#define NavLR__PC CYREG_PRT2_PC
#define NavLR__PC2 CYREG_PRT2_PC2
#define NavLR__PORT 2u
#define NavLR__PS CYREG_PRT2_PS
#define NavLR__SHIFT 1

/* PPMIN */
#define PPMIN__0__DM__MASK 0x1C0000u
#define PPMIN__0__DM__SHIFT 18
#define PPMIN__0__DR CYREG_PRT2_DR
#define PPMIN__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define PPMIN__0__HSIOM_MASK 0x0F000000u
#define PPMIN__0__HSIOM_SHIFT 24u
#define PPMIN__0__INTCFG CYREG_PRT2_INTCFG
#define PPMIN__0__INTSTAT CYREG_PRT2_INTSTAT
#define PPMIN__0__MASK 0x40u
#define PPMIN__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PPMIN__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PPMIN__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PPMIN__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PPMIN__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PPMIN__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PPMIN__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PPMIN__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PPMIN__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PPMIN__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PPMIN__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PPMIN__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PPMIN__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PPMIN__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PPMIN__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PPMIN__0__PC CYREG_PRT2_PC
#define PPMIN__0__PC2 CYREG_PRT2_PC2
#define PPMIN__0__PORT 2u
#define PPMIN__0__PS CYREG_PRT2_PS
#define PPMIN__0__SHIFT 6
#define PPMIN__DR CYREG_PRT2_DR
#define PPMIN__INTCFG CYREG_PRT2_INTCFG
#define PPMIN__INTSTAT CYREG_PRT2_INTSTAT
#define PPMIN__MASK 0x40u
#define PPMIN__PA__CFG0 CYREG_UDB_PA2_CFG0
#define PPMIN__PA__CFG1 CYREG_UDB_PA2_CFG1
#define PPMIN__PA__CFG10 CYREG_UDB_PA2_CFG10
#define PPMIN__PA__CFG11 CYREG_UDB_PA2_CFG11
#define PPMIN__PA__CFG12 CYREG_UDB_PA2_CFG12
#define PPMIN__PA__CFG13 CYREG_UDB_PA2_CFG13
#define PPMIN__PA__CFG14 CYREG_UDB_PA2_CFG14
#define PPMIN__PA__CFG2 CYREG_UDB_PA2_CFG2
#define PPMIN__PA__CFG3 CYREG_UDB_PA2_CFG3
#define PPMIN__PA__CFG4 CYREG_UDB_PA2_CFG4
#define PPMIN__PA__CFG5 CYREG_UDB_PA2_CFG5
#define PPMIN__PA__CFG6 CYREG_UDB_PA2_CFG6
#define PPMIN__PA__CFG7 CYREG_UDB_PA2_CFG7
#define PPMIN__PA__CFG8 CYREG_UDB_PA2_CFG8
#define PPMIN__PA__CFG9 CYREG_UDB_PA2_CFG9
#define PPMIN__PC CYREG_PRT2_PC
#define PPMIN__PC2 CYREG_PRT2_PC2
#define PPMIN__PORT 2u
#define PPMIN__PS CYREG_PRT2_PS
#define PPMIN__SHIFT 6

/* Collis */
#define Collis__0__DM__MASK 0xE00u
#define Collis__0__DM__SHIFT 9
#define Collis__0__DR CYREG_PRT2_DR
#define Collis__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Collis__0__HSIOM_MASK 0x0000F000u
#define Collis__0__HSIOM_SHIFT 12u
#define Collis__0__INTCFG CYREG_PRT2_INTCFG
#define Collis__0__INTSTAT CYREG_PRT2_INTSTAT
#define Collis__0__MASK 0x08u
#define Collis__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Collis__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Collis__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Collis__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Collis__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Collis__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Collis__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Collis__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Collis__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Collis__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Collis__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Collis__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Collis__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Collis__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Collis__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Collis__0__PC CYREG_PRT2_PC
#define Collis__0__PC2 CYREG_PRT2_PC2
#define Collis__0__PORT 2u
#define Collis__0__PS CYREG_PRT2_PS
#define Collis__0__SHIFT 3
#define Collis__DR CYREG_PRT2_DR
#define Collis__INTCFG CYREG_PRT2_INTCFG
#define Collis__INTSTAT CYREG_PRT2_INTSTAT
#define Collis__MASK 0x08u
#define Collis__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Collis__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Collis__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Collis__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Collis__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Collis__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Collis__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Collis__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Collis__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Collis__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Collis__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Collis__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Collis__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Collis__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Collis__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Collis__PC CYREG_PRT2_PC
#define Collis__PC2 CYREG_PRT2_PC2
#define Collis__PORT 2u
#define Collis__PS CYREG_PRT2_PS
#define Collis__SHIFT 3

/* PPMISR */
#define PPMISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PPMISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PPMISR__INTC_MASK 0x80000u
#define PPMISR__INTC_NUMBER 19u
#define PPMISR__INTC_PRIOR_MASK 0xC0000000u
#define PPMISR__INTC_PRIOR_NUM 3u
#define PPMISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define PPMISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define PPMISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_1_rx */
#define UART_1_rx__0__DM__MASK 0x07u
#define UART_1_rx__0__DM__SHIFT 0
#define UART_1_rx__0__DR CYREG_PRT4_DR
#define UART_1_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_1_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_1_rx__0__HSIOM_SHIFT 0u
#define UART_1_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_1_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_rx__0__MASK 0x01u
#define UART_1_rx__0__PC CYREG_PRT4_PC
#define UART_1_rx__0__PC2 CYREG_PRT4_PC2
#define UART_1_rx__0__PORT 4u
#define UART_1_rx__0__PS CYREG_PRT4_PS
#define UART_1_rx__0__SHIFT 0
#define UART_1_rx__DR CYREG_PRT4_DR
#define UART_1_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_1_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_rx__MASK 0x01u
#define UART_1_rx__PC CYREG_PRT4_PC
#define UART_1_rx__PC2 CYREG_PRT4_PC2
#define UART_1_rx__PORT 4u
#define UART_1_rx__PS CYREG_PRT4_PS
#define UART_1_rx__SHIFT 0

/* UART_1_SCB */
#define UART_1_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_1_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_1_SCB__CTRL CYREG_SCB0_CTRL
#define UART_1_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_1_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_1_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_1_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_1_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_1_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_1_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_1_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_1_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_1_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_1_SCB__SS0_POSISTION 0u
#define UART_1_SCB__SS1_POSISTION 1u
#define UART_1_SCB__SS2_POSISTION 2u
#define UART_1_SCB__SS3_POSISTION 3u
#define UART_1_SCB__STATUS CYREG_SCB0_STATUS
#define UART_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
#define UART_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_C01
#define UART_1_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_1_SCBCLK__MASK 0x80000000u
#define UART_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_C01

/* UART_1_tx */
#define UART_1_tx__0__DM__MASK 0x38u
#define UART_1_tx__0__DM__SHIFT 3
#define UART_1_tx__0__DR CYREG_PRT4_DR
#define UART_1_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_1_tx__0__HSIOM_MASK 0x000000F0u
#define UART_1_tx__0__HSIOM_SHIFT 4u
#define UART_1_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_1_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_tx__0__MASK 0x02u
#define UART_1_tx__0__PC CYREG_PRT4_PC
#define UART_1_tx__0__PC2 CYREG_PRT4_PC2
#define UART_1_tx__0__PORT 4u
#define UART_1_tx__0__PS CYREG_PRT4_PS
#define UART_1_tx__0__SHIFT 1
#define UART_1_tx__DR CYREG_PRT4_DR
#define UART_1_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_1_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_1_tx__MASK 0x02u
#define UART_1_tx__PC CYREG_PRT4_PC
#define UART_1_tx__PC2 CYREG_PRT4_PC2
#define UART_1_tx__PORT 4u
#define UART_1_tx__PS CYREG_PRT4_PS
#define UART_1_tx__SHIFT 1

/* BootISR */
#define BootISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define BootISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define BootISR__INTC_MASK 0x01u
#define BootISR__INTC_NUMBER 0u
#define BootISR__INTC_PRIOR_MASK 0xC0u
#define BootISR__INTC_PRIOR_NUM 3u
#define BootISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define BootISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define BootISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_1 */
#define Clock_1__DIVIDER_MASK 0x0000FFFFu
#define Clock_1__ENABLE CYREG_CLK_DIVIDER_A01
#define Clock_1__ENABLE_MASK 0x80000000u
#define Clock_1__MASK 0x80000000u
#define Clock_1__REGISTER CYREG_CLK_DIVIDER_A01

/* Clock_2 */
#define Clock_2__DIVIDER_MASK 0x0000FFFFu
#define Clock_2__ENABLE CYREG_CLK_DIVIDER_C00
#define Clock_2__ENABLE_MASK 0x80000000u
#define Clock_2__MASK 0x80000000u
#define Clock_2__REGISTER CYREG_CLK_DIVIDER_C00

/* Clock_3 */
#define Clock_3__DIVIDER_MASK 0x0000FFFFu
#define Clock_3__ENABLE CYREG_CLK_DIVIDER_B01
#define Clock_3__ENABLE_MASK 0x80000000u
#define Clock_3__MASK 0x80000000u
#define Clock_3__REGISTER CYREG_CLK_DIVIDER_B01

/* Strobes */
#define Strobes__0__DM__MASK 0x07u
#define Strobes__0__DM__SHIFT 0
#define Strobes__0__DR CYREG_PRT2_DR
#define Strobes__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Strobes__0__HSIOM_MASK 0x0000000Fu
#define Strobes__0__HSIOM_SHIFT 0u
#define Strobes__0__INTCFG CYREG_PRT2_INTCFG
#define Strobes__0__INTSTAT CYREG_PRT2_INTSTAT
#define Strobes__0__MASK 0x01u
#define Strobes__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strobes__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strobes__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strobes__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strobes__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strobes__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strobes__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strobes__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strobes__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strobes__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strobes__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strobes__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strobes__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strobes__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strobes__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strobes__0__PC CYREG_PRT2_PC
#define Strobes__0__PC2 CYREG_PRT2_PC2
#define Strobes__0__PORT 2u
#define Strobes__0__PS CYREG_PRT2_PS
#define Strobes__0__SHIFT 0
#define Strobes__DR CYREG_PRT2_DR
#define Strobes__INTCFG CYREG_PRT2_INTCFG
#define Strobes__INTSTAT CYREG_PRT2_INTSTAT
#define Strobes__MASK 0x01u
#define Strobes__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strobes__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strobes__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strobes__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strobes__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strobes__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strobes__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strobes__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strobes__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strobes__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strobes__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strobes__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strobes__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strobes__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strobes__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strobes__PC CYREG_PRT2_PC
#define Strobes__PC2 CYREG_PRT2_PC2
#define Strobes__PORT 2u
#define Strobes__PS CYREG_PRT2_PS
#define Strobes__SHIFT 0

/* TaskISR */
#define TaskISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define TaskISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define TaskISR__INTC_MASK 0x10000u
#define TaskISR__INTC_NUMBER 16u
#define TaskISR__INTC_PRIOR_MASK 0xC0u
#define TaskISR__INTC_PRIOR_NUM 3u
#define TaskISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define TaskISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define TaskISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* In_Speed */
#define In_Speed__0__DM__MASK 0xE00000u
#define In_Speed__0__DM__SHIFT 21
#define In_Speed__0__DR CYREG_PRT2_DR
#define In_Speed__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define In_Speed__0__HSIOM_MASK 0xF0000000u
#define In_Speed__0__HSIOM_SHIFT 28u
#define In_Speed__0__INTCFG CYREG_PRT2_INTCFG
#define In_Speed__0__INTSTAT CYREG_PRT2_INTSTAT
#define In_Speed__0__MASK 0x80u
#define In_Speed__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define In_Speed__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define In_Speed__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define In_Speed__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define In_Speed__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define In_Speed__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define In_Speed__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define In_Speed__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define In_Speed__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define In_Speed__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define In_Speed__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define In_Speed__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define In_Speed__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define In_Speed__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define In_Speed__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define In_Speed__0__PC CYREG_PRT2_PC
#define In_Speed__0__PC2 CYREG_PRT2_PC2
#define In_Speed__0__PORT 2u
#define In_Speed__0__PS CYREG_PRT2_PS
#define In_Speed__0__SHIFT 7
#define In_Speed__DR CYREG_PRT2_DR
#define In_Speed__INTCFG CYREG_PRT2_INTCFG
#define In_Speed__INTSTAT CYREG_PRT2_INTSTAT
#define In_Speed__MASK 0x80u
#define In_Speed__PA__CFG0 CYREG_UDB_PA2_CFG0
#define In_Speed__PA__CFG1 CYREG_UDB_PA2_CFG1
#define In_Speed__PA__CFG10 CYREG_UDB_PA2_CFG10
#define In_Speed__PA__CFG11 CYREG_UDB_PA2_CFG11
#define In_Speed__PA__CFG12 CYREG_UDB_PA2_CFG12
#define In_Speed__PA__CFG13 CYREG_UDB_PA2_CFG13
#define In_Speed__PA__CFG14 CYREG_UDB_PA2_CFG14
#define In_Speed__PA__CFG2 CYREG_UDB_PA2_CFG2
#define In_Speed__PA__CFG3 CYREG_UDB_PA2_CFG3
#define In_Speed__PA__CFG4 CYREG_UDB_PA2_CFG4
#define In_Speed__PA__CFG5 CYREG_UDB_PA2_CFG5
#define In_Speed__PA__CFG6 CYREG_UDB_PA2_CFG6
#define In_Speed__PA__CFG7 CYREG_UDB_PA2_CFG7
#define In_Speed__PA__CFG8 CYREG_UDB_PA2_CFG8
#define In_Speed__PA__CFG9 CYREG_UDB_PA2_CFG9
#define In_Speed__PC CYREG_PRT2_PC
#define In_Speed__PC2 CYREG_PRT2_PC2
#define In_Speed__PORT 2u
#define In_Speed__PS CYREG_PRT2_PS
#define In_Speed__SHIFT 7

/* ServoISR */
#define ServoISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ServoISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ServoISR__INTC_MASK 0x20000u
#define ServoISR__INTC_NUMBER 17u
#define ServoISR__INTC_PRIOR_MASK 0xC000u
#define ServoISR__INTC_PRIOR_NUM 3u
#define ServoISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ServoISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define ServoISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* PPMRstISR */
#define PPMRstISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define PPMRstISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define PPMRstISR__INTC_MASK 0x02u
#define PPMRstISR__INTC_NUMBER 1u
#define PPMRstISR__INTC_PRIOR_MASK 0xC000u
#define PPMRstISR__INTC_PRIOR_NUM 3u
#define PPMRstISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define PPMRstISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define PPMRstISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* TaskTimer_cy_m0s8_tcpwm_1 */
#define TaskTimer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define TaskTimer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define TaskTimer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define TaskTimer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define TaskTimer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define TaskTimer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define TaskTimer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define TaskTimer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define TaskTimer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define TaskTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define TaskTimer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define TaskTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define TaskTimer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* TelemUART_BUART */
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_UDB_CAT16_A_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_UDB_W8_A0_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_UDB_W8_A1_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_UDB_CAT16_D_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_UDB_W8_D0_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_UDB_W8_D1_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_UDB_CAT16_F_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_UDB_W8_F0_02
#define TelemUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_UDB_W8_F1_02
#define TelemUART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define TelemUART_BUART_sTX_TxShifter_u0__A0_REG CYREG_UDB_W8_A0_03
#define TelemUART_BUART_sTX_TxShifter_u0__A1_REG CYREG_UDB_W8_A1_03
#define TelemUART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define TelemUART_BUART_sTX_TxShifter_u0__D0_REG CYREG_UDB_W8_D0_03
#define TelemUART_BUART_sTX_TxShifter_u0__D1_REG CYREG_UDB_W8_D1_03
#define TelemUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define TelemUART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define TelemUART_BUART_sTX_TxShifter_u0__F0_REG CYREG_UDB_W8_F0_03
#define TelemUART_BUART_sTX_TxShifter_u0__F1_REG CYREG_UDB_W8_F1_03
#define TelemUART_BUART_sTX_TxSts__0__MASK 0x01u
#define TelemUART_BUART_sTX_TxSts__0__POS 0
#define TelemUART_BUART_sTX_TxSts__1__MASK 0x02u
#define TelemUART_BUART_sTX_TxSts__1__POS 1
#define TelemUART_BUART_sTX_TxSts__2__MASK 0x04u
#define TelemUART_BUART_sTX_TxSts__2__POS 2
#define TelemUART_BUART_sTX_TxSts__3__MASK 0x08u
#define TelemUART_BUART_sTX_TxSts__3__POS 3
#define TelemUART_BUART_sTX_TxSts__MASK 0x0Fu
#define TelemUART_BUART_sTX_TxSts__MASK_REG CYREG_UDB_W8_MSK_03
#define TelemUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define TelemUART_BUART_sTX_TxSts__STATUS_REG CYREG_UDB_W8_ST_03

/* TelemUART_IntClock */
#define TelemUART_IntClock__DIVIDER_MASK 0x0000FFFFu
#define TelemUART_IntClock__ENABLE CYREG_CLK_DIVIDER_A02
#define TelemUART_IntClock__ENABLE_MASK 0x80000000u
#define TelemUART_IntClock__MASK 0x80000000u
#define TelemUART_IntClock__REGISTER CYREG_CLK_DIVIDER_A02

/* OnBoardLED */
#define OnBoardLED__0__DM__MASK 0x1C0000u
#define OnBoardLED__0__DM__SHIFT 18
#define OnBoardLED__0__DR CYREG_PRT1_DR
#define OnBoardLED__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define OnBoardLED__0__HSIOM_MASK 0x0F000000u
#define OnBoardLED__0__HSIOM_SHIFT 24u
#define OnBoardLED__0__INTCFG CYREG_PRT1_INTCFG
#define OnBoardLED__0__INTSTAT CYREG_PRT1_INTSTAT
#define OnBoardLED__0__MASK 0x40u
#define OnBoardLED__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OnBoardLED__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OnBoardLED__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OnBoardLED__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OnBoardLED__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OnBoardLED__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OnBoardLED__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OnBoardLED__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OnBoardLED__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OnBoardLED__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OnBoardLED__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OnBoardLED__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OnBoardLED__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OnBoardLED__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OnBoardLED__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OnBoardLED__0__PC CYREG_PRT1_PC
#define OnBoardLED__0__PC2 CYREG_PRT1_PC2
#define OnBoardLED__0__PORT 1u
#define OnBoardLED__0__PS CYREG_PRT1_PS
#define OnBoardLED__0__SHIFT 6
#define OnBoardLED__DR CYREG_PRT1_DR
#define OnBoardLED__INTCFG CYREG_PRT1_INTCFG
#define OnBoardLED__INTSTAT CYREG_PRT1_INTSTAT
#define OnBoardLED__MASK 0x40u
#define OnBoardLED__PA__CFG0 CYREG_UDB_PA1_CFG0
#define OnBoardLED__PA__CFG1 CYREG_UDB_PA1_CFG1
#define OnBoardLED__PA__CFG10 CYREG_UDB_PA1_CFG10
#define OnBoardLED__PA__CFG11 CYREG_UDB_PA1_CFG11
#define OnBoardLED__PA__CFG12 CYREG_UDB_PA1_CFG12
#define OnBoardLED__PA__CFG13 CYREG_UDB_PA1_CFG13
#define OnBoardLED__PA__CFG14 CYREG_UDB_PA1_CFG14
#define OnBoardLED__PA__CFG2 CYREG_UDB_PA1_CFG2
#define OnBoardLED__PA__CFG3 CYREG_UDB_PA1_CFG3
#define OnBoardLED__PA__CFG4 CYREG_UDB_PA1_CFG4
#define OnBoardLED__PA__CFG5 CYREG_UDB_PA1_CFG5
#define OnBoardLED__PA__CFG6 CYREG_UDB_PA1_CFG6
#define OnBoardLED__PA__CFG7 CYREG_UDB_PA1_CFG7
#define OnBoardLED__PA__CFG8 CYREG_UDB_PA1_CFG8
#define OnBoardLED__PA__CFG9 CYREG_UDB_PA1_CFG9
#define OnBoardLED__PC CYREG_PRT1_PC
#define OnBoardLED__PC2 CYREG_PRT1_PC2
#define OnBoardLED__PORT 1u
#define OnBoardLED__PS CYREG_PRT1_PS
#define OnBoardLED__SHIFT 6

/* PPMCounter_cy_m0s8_tcpwm_1 */
#define PPMCounter_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PPMCounter_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PPMCounter_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PPMCounter_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PPMCounter_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PPMCounter_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PPMCounter_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PPMCounter_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PPMCounter_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PPMCounter_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PPMCounter_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3
#define PPMCounter_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PPMCounter_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* ServoTimer_cy_m0s8_tcpwm_1 */
#define ServoTimer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define ServoTimer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define ServoTimer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define ServoTimer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define ServoTimer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define ServoTimer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define ServoTimer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define ServoTimer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define ServoTimer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define ServoTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define ServoTimer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define ServoTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define ServoTimer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* SpareLight */
#define SpareLight__0__DM__MASK 0x38000u
#define SpareLight__0__DM__SHIFT 15
#define SpareLight__0__DR CYREG_PRT2_DR
#define SpareLight__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SpareLight__0__HSIOM_MASK 0x00F00000u
#define SpareLight__0__HSIOM_SHIFT 20u
#define SpareLight__0__INTCFG CYREG_PRT2_INTCFG
#define SpareLight__0__INTSTAT CYREG_PRT2_INTSTAT
#define SpareLight__0__MASK 0x20u
#define SpareLight__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SpareLight__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SpareLight__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SpareLight__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SpareLight__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SpareLight__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SpareLight__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SpareLight__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SpareLight__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SpareLight__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SpareLight__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SpareLight__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SpareLight__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SpareLight__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SpareLight__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SpareLight__0__PC CYREG_PRT2_PC
#define SpareLight__0__PC2 CYREG_PRT2_PC2
#define SpareLight__0__PORT 2u
#define SpareLight__0__PS CYREG_PRT2_PS
#define SpareLight__0__SHIFT 5
#define SpareLight__DR CYREG_PRT2_DR
#define SpareLight__INTCFG CYREG_PRT2_INTCFG
#define SpareLight__INTSTAT CYREG_PRT2_INTSTAT
#define SpareLight__MASK 0x20u
#define SpareLight__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SpareLight__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SpareLight__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SpareLight__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SpareLight__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SpareLight__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SpareLight__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SpareLight__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SpareLight__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SpareLight__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SpareLight__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SpareLight__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SpareLight__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SpareLight__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SpareLight__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SpareLight__PC CYREG_PRT2_PC
#define SpareLight__PC2 CYREG_PRT2_PC2
#define SpareLight__PORT 2u
#define SpareLight__PS CYREG_PRT2_PS
#define SpareLight__SHIFT 5

/* NavLightPWM_cy_m0s8_tcpwm_1 */
#define NavLightPWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define NavLightPWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define NavLightPWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define NavLightPWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define NavLightPWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define NavLightPWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define NavLightPWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define NavLightPWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define NavLightPWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define NavLightPWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define NavLightPWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define NavLightPWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* Out_Fl1_Pin */
#define Out_Fl1_Pin__0__DM__MASK 0x7000u
#define Out_Fl1_Pin__0__DM__SHIFT 12
#define Out_Fl1_Pin__0__DR CYREG_PRT0_DR
#define Out_Fl1_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_Fl1_Pin__0__HSIOM_MASK 0x000F0000u
#define Out_Fl1_Pin__0__HSIOM_SHIFT 16u
#define Out_Fl1_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Out_Fl1_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Fl1_Pin__0__MASK 0x10u
#define Out_Fl1_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Fl1_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Fl1_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Fl1_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Fl1_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Fl1_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Fl1_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Fl1_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Fl1_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Fl1_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Fl1_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Fl1_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Fl1_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Fl1_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Fl1_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Fl1_Pin__0__PC CYREG_PRT0_PC
#define Out_Fl1_Pin__0__PC2 CYREG_PRT0_PC2
#define Out_Fl1_Pin__0__PORT 0u
#define Out_Fl1_Pin__0__PS CYREG_PRT0_PS
#define Out_Fl1_Pin__0__SHIFT 4
#define Out_Fl1_Pin__DR CYREG_PRT0_DR
#define Out_Fl1_Pin__INTCFG CYREG_PRT0_INTCFG
#define Out_Fl1_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Fl1_Pin__MASK 0x10u
#define Out_Fl1_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Fl1_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Fl1_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Fl1_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Fl1_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Fl1_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Fl1_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Fl1_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Fl1_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Fl1_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Fl1_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Fl1_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Fl1_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Fl1_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Fl1_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Fl1_Pin__PC CYREG_PRT0_PC
#define Out_Fl1_Pin__PC2 CYREG_PRT0_PC2
#define Out_Fl1_Pin__PORT 0u
#define Out_Fl1_Pin__PS CYREG_PRT0_PS
#define Out_Fl1_Pin__SHIFT 4

/* Out_Fl2_Pin */
#define Out_Fl2_Pin__0__DM__MASK 0x38000u
#define Out_Fl2_Pin__0__DM__SHIFT 15
#define Out_Fl2_Pin__0__DR CYREG_PRT0_DR
#define Out_Fl2_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_Fl2_Pin__0__HSIOM_MASK 0x00F00000u
#define Out_Fl2_Pin__0__HSIOM_SHIFT 20u
#define Out_Fl2_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Out_Fl2_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Fl2_Pin__0__MASK 0x20u
#define Out_Fl2_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Fl2_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Fl2_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Fl2_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Fl2_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Fl2_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Fl2_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Fl2_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Fl2_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Fl2_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Fl2_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Fl2_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Fl2_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Fl2_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Fl2_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Fl2_Pin__0__PC CYREG_PRT0_PC
#define Out_Fl2_Pin__0__PC2 CYREG_PRT0_PC2
#define Out_Fl2_Pin__0__PORT 0u
#define Out_Fl2_Pin__0__PS CYREG_PRT0_PS
#define Out_Fl2_Pin__0__SHIFT 5
#define Out_Fl2_Pin__DR CYREG_PRT0_DR
#define Out_Fl2_Pin__INTCFG CYREG_PRT0_INTCFG
#define Out_Fl2_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Fl2_Pin__MASK 0x20u
#define Out_Fl2_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Fl2_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Fl2_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Fl2_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Fl2_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Fl2_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Fl2_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Fl2_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Fl2_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Fl2_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Fl2_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Fl2_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Fl2_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Fl2_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Fl2_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Fl2_Pin__PC CYREG_PRT0_PC
#define Out_Fl2_Pin__PC2 CYREG_PRT0_PC2
#define Out_Fl2_Pin__PORT 0u
#define Out_Fl2_Pin__PS CYREG_PRT0_PS
#define Out_Fl2_Pin__SHIFT 5

/* Out_Ge1_Pin */
#define Out_Ge1_Pin__0__DM__MASK 0x38000u
#define Out_Ge1_Pin__0__DM__SHIFT 15
#define Out_Ge1_Pin__0__DR CYREG_PRT3_DR
#define Out_Ge1_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Out_Ge1_Pin__0__HSIOM_MASK 0x00F00000u
#define Out_Ge1_Pin__0__HSIOM_SHIFT 20u
#define Out_Ge1_Pin__0__INTCFG CYREG_PRT3_INTCFG
#define Out_Ge1_Pin__0__INTSTAT CYREG_PRT3_INTSTAT
#define Out_Ge1_Pin__0__MASK 0x20u
#define Out_Ge1_Pin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Out_Ge1_Pin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Out_Ge1_Pin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Out_Ge1_Pin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Out_Ge1_Pin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Out_Ge1_Pin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Out_Ge1_Pin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Out_Ge1_Pin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Out_Ge1_Pin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Out_Ge1_Pin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Out_Ge1_Pin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Out_Ge1_Pin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Out_Ge1_Pin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Out_Ge1_Pin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Out_Ge1_Pin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Out_Ge1_Pin__0__PC CYREG_PRT3_PC
#define Out_Ge1_Pin__0__PC2 CYREG_PRT3_PC2
#define Out_Ge1_Pin__0__PORT 3u
#define Out_Ge1_Pin__0__PS CYREG_PRT3_PS
#define Out_Ge1_Pin__0__SHIFT 5
#define Out_Ge1_Pin__DR CYREG_PRT3_DR
#define Out_Ge1_Pin__INTCFG CYREG_PRT3_INTCFG
#define Out_Ge1_Pin__INTSTAT CYREG_PRT3_INTSTAT
#define Out_Ge1_Pin__MASK 0x20u
#define Out_Ge1_Pin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Out_Ge1_Pin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Out_Ge1_Pin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Out_Ge1_Pin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Out_Ge1_Pin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Out_Ge1_Pin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Out_Ge1_Pin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Out_Ge1_Pin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Out_Ge1_Pin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Out_Ge1_Pin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Out_Ge1_Pin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Out_Ge1_Pin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Out_Ge1_Pin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Out_Ge1_Pin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Out_Ge1_Pin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Out_Ge1_Pin__PC CYREG_PRT3_PC
#define Out_Ge1_Pin__PC2 CYREG_PRT3_PC2
#define Out_Ge1_Pin__PORT 3u
#define Out_Ge1_Pin__PS CYREG_PRT3_PS
#define Out_Ge1_Pin__SHIFT 5

/* Out_Ge2_Pin */
#define Out_Ge2_Pin__0__DM__MASK 0x1C0000u
#define Out_Ge2_Pin__0__DM__SHIFT 18
#define Out_Ge2_Pin__0__DR CYREG_PRT3_DR
#define Out_Ge2_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Out_Ge2_Pin__0__HSIOM_MASK 0x0F000000u
#define Out_Ge2_Pin__0__HSIOM_SHIFT 24u
#define Out_Ge2_Pin__0__INTCFG CYREG_PRT3_INTCFG
#define Out_Ge2_Pin__0__INTSTAT CYREG_PRT3_INTSTAT
#define Out_Ge2_Pin__0__MASK 0x40u
#define Out_Ge2_Pin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Out_Ge2_Pin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Out_Ge2_Pin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Out_Ge2_Pin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Out_Ge2_Pin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Out_Ge2_Pin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Out_Ge2_Pin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Out_Ge2_Pin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Out_Ge2_Pin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Out_Ge2_Pin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Out_Ge2_Pin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Out_Ge2_Pin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Out_Ge2_Pin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Out_Ge2_Pin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Out_Ge2_Pin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Out_Ge2_Pin__0__PC CYREG_PRT3_PC
#define Out_Ge2_Pin__0__PC2 CYREG_PRT3_PC2
#define Out_Ge2_Pin__0__PORT 3u
#define Out_Ge2_Pin__0__PS CYREG_PRT3_PS
#define Out_Ge2_Pin__0__SHIFT 6
#define Out_Ge2_Pin__DR CYREG_PRT3_DR
#define Out_Ge2_Pin__INTCFG CYREG_PRT3_INTCFG
#define Out_Ge2_Pin__INTSTAT CYREG_PRT3_INTSTAT
#define Out_Ge2_Pin__MASK 0x40u
#define Out_Ge2_Pin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Out_Ge2_Pin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Out_Ge2_Pin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Out_Ge2_Pin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Out_Ge2_Pin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Out_Ge2_Pin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Out_Ge2_Pin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Out_Ge2_Pin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Out_Ge2_Pin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Out_Ge2_Pin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Out_Ge2_Pin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Out_Ge2_Pin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Out_Ge2_Pin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Out_Ge2_Pin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Out_Ge2_Pin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Out_Ge2_Pin__PC CYREG_PRT3_PC
#define Out_Ge2_Pin__PC2 CYREG_PRT3_PC2
#define Out_Ge2_Pin__PORT 3u
#define Out_Ge2_Pin__PS CYREG_PRT3_PS
#define Out_Ge2_Pin__SHIFT 6

/* Out_Ge3_Pin */
#define Out_Ge3_Pin__0__DM__MASK 0xE00000u
#define Out_Ge3_Pin__0__DM__SHIFT 21
#define Out_Ge3_Pin__0__DR CYREG_PRT3_DR
#define Out_Ge3_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Out_Ge3_Pin__0__HSIOM_MASK 0xF0000000u
#define Out_Ge3_Pin__0__HSIOM_SHIFT 28u
#define Out_Ge3_Pin__0__INTCFG CYREG_PRT3_INTCFG
#define Out_Ge3_Pin__0__INTSTAT CYREG_PRT3_INTSTAT
#define Out_Ge3_Pin__0__MASK 0x80u
#define Out_Ge3_Pin__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Out_Ge3_Pin__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Out_Ge3_Pin__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Out_Ge3_Pin__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Out_Ge3_Pin__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Out_Ge3_Pin__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Out_Ge3_Pin__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Out_Ge3_Pin__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Out_Ge3_Pin__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Out_Ge3_Pin__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Out_Ge3_Pin__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Out_Ge3_Pin__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Out_Ge3_Pin__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Out_Ge3_Pin__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Out_Ge3_Pin__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Out_Ge3_Pin__0__PC CYREG_PRT3_PC
#define Out_Ge3_Pin__0__PC2 CYREG_PRT3_PC2
#define Out_Ge3_Pin__0__PORT 3u
#define Out_Ge3_Pin__0__PS CYREG_PRT3_PS
#define Out_Ge3_Pin__0__SHIFT 7
#define Out_Ge3_Pin__DR CYREG_PRT3_DR
#define Out_Ge3_Pin__INTCFG CYREG_PRT3_INTCFG
#define Out_Ge3_Pin__INTSTAT CYREG_PRT3_INTSTAT
#define Out_Ge3_Pin__MASK 0x80u
#define Out_Ge3_Pin__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Out_Ge3_Pin__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Out_Ge3_Pin__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Out_Ge3_Pin__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Out_Ge3_Pin__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Out_Ge3_Pin__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Out_Ge3_Pin__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Out_Ge3_Pin__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Out_Ge3_Pin__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Out_Ge3_Pin__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Out_Ge3_Pin__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Out_Ge3_Pin__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Out_Ge3_Pin__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Out_Ge3_Pin__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Out_Ge3_Pin__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Out_Ge3_Pin__PC CYREG_PRT3_PC
#define Out_Ge3_Pin__PC2 CYREG_PRT3_PC2
#define Out_Ge3_Pin__PORT 3u
#define Out_Ge3_Pin__PS CYREG_PRT3_PS
#define Out_Ge3_Pin__SHIFT 7

/* Out_Mot_Pin */
#define Out_Mot_Pin__0__DM__MASK 0x1C0u
#define Out_Mot_Pin__0__DM__SHIFT 6
#define Out_Mot_Pin__0__DR CYREG_PRT4_DR
#define Out_Mot_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Out_Mot_Pin__0__HSIOM_MASK 0x00000F00u
#define Out_Mot_Pin__0__HSIOM_SHIFT 8u
#define Out_Mot_Pin__0__INTCFG CYREG_PRT4_INTCFG
#define Out_Mot_Pin__0__INTSTAT CYREG_PRT4_INTSTAT
#define Out_Mot_Pin__0__MASK 0x04u
#define Out_Mot_Pin__0__PC CYREG_PRT4_PC
#define Out_Mot_Pin__0__PC2 CYREG_PRT4_PC2
#define Out_Mot_Pin__0__PORT 4u
#define Out_Mot_Pin__0__PS CYREG_PRT4_PS
#define Out_Mot_Pin__0__SHIFT 2
#define Out_Mot_Pin__DR CYREG_PRT4_DR
#define Out_Mot_Pin__INTCFG CYREG_PRT4_INTCFG
#define Out_Mot_Pin__INTSTAT CYREG_PRT4_INTSTAT
#define Out_Mot_Pin__MASK 0x04u
#define Out_Mot_Pin__PC CYREG_PRT4_PC
#define Out_Mot_Pin__PC2 CYREG_PRT4_PC2
#define Out_Mot_Pin__PORT 4u
#define Out_Mot_Pin__PS CYREG_PRT4_PS
#define Out_Mot_Pin__SHIFT 2

/* Out_Rud_Pin */
#define Out_Rud_Pin__0__DM__MASK 0xE00u
#define Out_Rud_Pin__0__DM__SHIFT 9
#define Out_Rud_Pin__0__DR CYREG_PRT0_DR
#define Out_Rud_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_Rud_Pin__0__HSIOM_MASK 0x0000F000u
#define Out_Rud_Pin__0__HSIOM_SHIFT 12u
#define Out_Rud_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Out_Rud_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Rud_Pin__0__MASK 0x08u
#define Out_Rud_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Rud_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Rud_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Rud_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Rud_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Rud_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Rud_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Rud_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Rud_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Rud_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Rud_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Rud_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Rud_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Rud_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Rud_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Rud_Pin__0__PC CYREG_PRT0_PC
#define Out_Rud_Pin__0__PC2 CYREG_PRT0_PC2
#define Out_Rud_Pin__0__PORT 0u
#define Out_Rud_Pin__0__PS CYREG_PRT0_PS
#define Out_Rud_Pin__0__SHIFT 3
#define Out_Rud_Pin__DR CYREG_PRT0_DR
#define Out_Rud_Pin__INTCFG CYREG_PRT0_INTCFG
#define Out_Rud_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Rud_Pin__MASK 0x08u
#define Out_Rud_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Rud_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Rud_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Rud_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Rud_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Rud_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Rud_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Rud_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Rud_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Rud_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Rud_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Rud_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Rud_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Rud_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Rud_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Rud_Pin__PC CYREG_PRT0_PC
#define Out_Rud_Pin__PC2 CYREG_PRT0_PC2
#define Out_Rud_Pin__PORT 0u
#define Out_Rud_Pin__PS CYREG_PRT0_PS
#define Out_Rud_Pin__SHIFT 3

/* Out_Sp1_Pin */
#define Out_Sp1_Pin__0__DM__MASK 0x1C0000u
#define Out_Sp1_Pin__0__DM__SHIFT 18
#define Out_Sp1_Pin__0__DR CYREG_PRT0_DR
#define Out_Sp1_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_Sp1_Pin__0__HSIOM_MASK 0x0F000000u
#define Out_Sp1_Pin__0__HSIOM_SHIFT 24u
#define Out_Sp1_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Out_Sp1_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Sp1_Pin__0__MASK 0x40u
#define Out_Sp1_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Sp1_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Sp1_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Sp1_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Sp1_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Sp1_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Sp1_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Sp1_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Sp1_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Sp1_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Sp1_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Sp1_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Sp1_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Sp1_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Sp1_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Sp1_Pin__0__PC CYREG_PRT0_PC
#define Out_Sp1_Pin__0__PC2 CYREG_PRT0_PC2
#define Out_Sp1_Pin__0__PORT 0u
#define Out_Sp1_Pin__0__PS CYREG_PRT0_PS
#define Out_Sp1_Pin__0__SHIFT 6
#define Out_Sp1_Pin__DR CYREG_PRT0_DR
#define Out_Sp1_Pin__INTCFG CYREG_PRT0_INTCFG
#define Out_Sp1_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Sp1_Pin__MASK 0x40u
#define Out_Sp1_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Sp1_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Sp1_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Sp1_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Sp1_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Sp1_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Sp1_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Sp1_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Sp1_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Sp1_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Sp1_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Sp1_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Sp1_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Sp1_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Sp1_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Sp1_Pin__PC CYREG_PRT0_PC
#define Out_Sp1_Pin__PC2 CYREG_PRT0_PC2
#define Out_Sp1_Pin__PORT 0u
#define Out_Sp1_Pin__PS CYREG_PRT0_PS
#define Out_Sp1_Pin__SHIFT 6

/* Out_Sp2_Pin */
#define Out_Sp2_Pin__0__DM__MASK 0x07u
#define Out_Sp2_Pin__0__DM__SHIFT 0
#define Out_Sp2_Pin__0__DR CYREG_PRT1_DR
#define Out_Sp2_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Out_Sp2_Pin__0__HSIOM_MASK 0x0000000Fu
#define Out_Sp2_Pin__0__HSIOM_SHIFT 0u
#define Out_Sp2_Pin__0__INTCFG CYREG_PRT1_INTCFG
#define Out_Sp2_Pin__0__INTSTAT CYREG_PRT1_INTSTAT
#define Out_Sp2_Pin__0__MASK 0x01u
#define Out_Sp2_Pin__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_Sp2_Pin__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_Sp2_Pin__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_Sp2_Pin__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_Sp2_Pin__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_Sp2_Pin__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_Sp2_Pin__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_Sp2_Pin__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_Sp2_Pin__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_Sp2_Pin__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_Sp2_Pin__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_Sp2_Pin__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_Sp2_Pin__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_Sp2_Pin__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_Sp2_Pin__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_Sp2_Pin__0__PC CYREG_PRT1_PC
#define Out_Sp2_Pin__0__PC2 CYREG_PRT1_PC2
#define Out_Sp2_Pin__0__PORT 1u
#define Out_Sp2_Pin__0__PS CYREG_PRT1_PS
#define Out_Sp2_Pin__0__SHIFT 0
#define Out_Sp2_Pin__DR CYREG_PRT1_DR
#define Out_Sp2_Pin__INTCFG CYREG_PRT1_INTCFG
#define Out_Sp2_Pin__INTSTAT CYREG_PRT1_INTSTAT
#define Out_Sp2_Pin__MASK 0x01u
#define Out_Sp2_Pin__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Out_Sp2_Pin__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Out_Sp2_Pin__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Out_Sp2_Pin__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Out_Sp2_Pin__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Out_Sp2_Pin__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Out_Sp2_Pin__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Out_Sp2_Pin__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Out_Sp2_Pin__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Out_Sp2_Pin__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Out_Sp2_Pin__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Out_Sp2_Pin__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Out_Sp2_Pin__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Out_Sp2_Pin__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Out_Sp2_Pin__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Out_Sp2_Pin__PC CYREG_PRT1_PC
#define Out_Sp2_Pin__PC2 CYREG_PRT1_PC2
#define Out_Sp2_Pin__PORT 1u
#define Out_Sp2_Pin__PS CYREG_PRT1_PS
#define Out_Sp2_Pin__SHIFT 0

/* Out_Ail1_Pin */
#define Out_Ail1_Pin__0__DM__MASK 0xE00u
#define Out_Ail1_Pin__0__DM__SHIFT 9
#define Out_Ail1_Pin__0__DR CYREG_PRT4_DR
#define Out_Ail1_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Out_Ail1_Pin__0__HSIOM_MASK 0x0000F000u
#define Out_Ail1_Pin__0__HSIOM_SHIFT 12u
#define Out_Ail1_Pin__0__INTCFG CYREG_PRT4_INTCFG
#define Out_Ail1_Pin__0__INTSTAT CYREG_PRT4_INTSTAT
#define Out_Ail1_Pin__0__MASK 0x08u
#define Out_Ail1_Pin__0__PC CYREG_PRT4_PC
#define Out_Ail1_Pin__0__PC2 CYREG_PRT4_PC2
#define Out_Ail1_Pin__0__PORT 4u
#define Out_Ail1_Pin__0__PS CYREG_PRT4_PS
#define Out_Ail1_Pin__0__SHIFT 3
#define Out_Ail1_Pin__DR CYREG_PRT4_DR
#define Out_Ail1_Pin__INTCFG CYREG_PRT4_INTCFG
#define Out_Ail1_Pin__INTSTAT CYREG_PRT4_INTSTAT
#define Out_Ail1_Pin__MASK 0x08u
#define Out_Ail1_Pin__PC CYREG_PRT4_PC
#define Out_Ail1_Pin__PC2 CYREG_PRT4_PC2
#define Out_Ail1_Pin__PORT 4u
#define Out_Ail1_Pin__PS CYREG_PRT4_PS
#define Out_Ail1_Pin__SHIFT 3

/* Out_Ail2_Pin */
#define Out_Ail2_Pin__0__DM__MASK 0x07u
#define Out_Ail2_Pin__0__DM__SHIFT 0
#define Out_Ail2_Pin__0__DR CYREG_PRT0_DR
#define Out_Ail2_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_Ail2_Pin__0__HSIOM_MASK 0x0000000Fu
#define Out_Ail2_Pin__0__HSIOM_SHIFT 0u
#define Out_Ail2_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Out_Ail2_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Ail2_Pin__0__MASK 0x01u
#define Out_Ail2_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Ail2_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Ail2_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Ail2_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Ail2_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Ail2_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Ail2_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Ail2_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Ail2_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Ail2_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Ail2_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Ail2_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Ail2_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Ail2_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Ail2_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Ail2_Pin__0__PC CYREG_PRT0_PC
#define Out_Ail2_Pin__0__PC2 CYREG_PRT0_PC2
#define Out_Ail2_Pin__0__PORT 0u
#define Out_Ail2_Pin__0__PS CYREG_PRT0_PS
#define Out_Ail2_Pin__0__SHIFT 0
#define Out_Ail2_Pin__DR CYREG_PRT0_DR
#define Out_Ail2_Pin__INTCFG CYREG_PRT0_INTCFG
#define Out_Ail2_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Ail2_Pin__MASK 0x01u
#define Out_Ail2_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Ail2_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Ail2_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Ail2_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Ail2_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Ail2_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Ail2_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Ail2_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Ail2_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Ail2_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Ail2_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Ail2_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Ail2_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Ail2_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Ail2_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Ail2_Pin__PC CYREG_PRT0_PC
#define Out_Ail2_Pin__PC2 CYREG_PRT0_PC2
#define Out_Ail2_Pin__PORT 0u
#define Out_Ail2_Pin__PS CYREG_PRT0_PS
#define Out_Ail2_Pin__SHIFT 0

/* Out_Ele1_Pin */
#define Out_Ele1_Pin__0__DM__MASK 0x38u
#define Out_Ele1_Pin__0__DM__SHIFT 3
#define Out_Ele1_Pin__0__DR CYREG_PRT0_DR
#define Out_Ele1_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_Ele1_Pin__0__HSIOM_MASK 0x000000F0u
#define Out_Ele1_Pin__0__HSIOM_SHIFT 4u
#define Out_Ele1_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Out_Ele1_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Ele1_Pin__0__MASK 0x02u
#define Out_Ele1_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Ele1_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Ele1_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Ele1_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Ele1_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Ele1_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Ele1_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Ele1_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Ele1_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Ele1_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Ele1_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Ele1_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Ele1_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Ele1_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Ele1_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Ele1_Pin__0__PC CYREG_PRT0_PC
#define Out_Ele1_Pin__0__PC2 CYREG_PRT0_PC2
#define Out_Ele1_Pin__0__PORT 0u
#define Out_Ele1_Pin__0__PS CYREG_PRT0_PS
#define Out_Ele1_Pin__0__SHIFT 1
#define Out_Ele1_Pin__DR CYREG_PRT0_DR
#define Out_Ele1_Pin__INTCFG CYREG_PRT0_INTCFG
#define Out_Ele1_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Ele1_Pin__MASK 0x02u
#define Out_Ele1_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Ele1_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Ele1_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Ele1_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Ele1_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Ele1_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Ele1_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Ele1_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Ele1_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Ele1_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Ele1_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Ele1_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Ele1_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Ele1_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Ele1_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Ele1_Pin__PC CYREG_PRT0_PC
#define Out_Ele1_Pin__PC2 CYREG_PRT0_PC2
#define Out_Ele1_Pin__PORT 0u
#define Out_Ele1_Pin__PS CYREG_PRT0_PS
#define Out_Ele1_Pin__SHIFT 1

/* Out_Ele2_Pin */
#define Out_Ele2_Pin__0__DM__MASK 0x1C0u
#define Out_Ele2_Pin__0__DM__SHIFT 6
#define Out_Ele2_Pin__0__DR CYREG_PRT0_DR
#define Out_Ele2_Pin__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define Out_Ele2_Pin__0__HSIOM_MASK 0x00000F00u
#define Out_Ele2_Pin__0__HSIOM_SHIFT 8u
#define Out_Ele2_Pin__0__INTCFG CYREG_PRT0_INTCFG
#define Out_Ele2_Pin__0__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Ele2_Pin__0__MASK 0x04u
#define Out_Ele2_Pin__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Ele2_Pin__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Ele2_Pin__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Ele2_Pin__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Ele2_Pin__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Ele2_Pin__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Ele2_Pin__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Ele2_Pin__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Ele2_Pin__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Ele2_Pin__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Ele2_Pin__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Ele2_Pin__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Ele2_Pin__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Ele2_Pin__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Ele2_Pin__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Ele2_Pin__0__PC CYREG_PRT0_PC
#define Out_Ele2_Pin__0__PC2 CYREG_PRT0_PC2
#define Out_Ele2_Pin__0__PORT 0u
#define Out_Ele2_Pin__0__PS CYREG_PRT0_PS
#define Out_Ele2_Pin__0__SHIFT 2
#define Out_Ele2_Pin__DR CYREG_PRT0_DR
#define Out_Ele2_Pin__INTCFG CYREG_PRT0_INTCFG
#define Out_Ele2_Pin__INTSTAT CYREG_PRT0_INTSTAT
#define Out_Ele2_Pin__MASK 0x04u
#define Out_Ele2_Pin__PA__CFG0 CYREG_UDB_PA0_CFG0
#define Out_Ele2_Pin__PA__CFG1 CYREG_UDB_PA0_CFG1
#define Out_Ele2_Pin__PA__CFG10 CYREG_UDB_PA0_CFG10
#define Out_Ele2_Pin__PA__CFG11 CYREG_UDB_PA0_CFG11
#define Out_Ele2_Pin__PA__CFG12 CYREG_UDB_PA0_CFG12
#define Out_Ele2_Pin__PA__CFG13 CYREG_UDB_PA0_CFG13
#define Out_Ele2_Pin__PA__CFG14 CYREG_UDB_PA0_CFG14
#define Out_Ele2_Pin__PA__CFG2 CYREG_UDB_PA0_CFG2
#define Out_Ele2_Pin__PA__CFG3 CYREG_UDB_PA0_CFG3
#define Out_Ele2_Pin__PA__CFG4 CYREG_UDB_PA0_CFG4
#define Out_Ele2_Pin__PA__CFG5 CYREG_UDB_PA0_CFG5
#define Out_Ele2_Pin__PA__CFG6 CYREG_UDB_PA0_CFG6
#define Out_Ele2_Pin__PA__CFG7 CYREG_UDB_PA0_CFG7
#define Out_Ele2_Pin__PA__CFG8 CYREG_UDB_PA0_CFG8
#define Out_Ele2_Pin__PA__CFG9 CYREG_UDB_PA0_CFG9
#define Out_Ele2_Pin__PC CYREG_PRT0_PC
#define Out_Ele2_Pin__PC2 CYREG_PRT0_PC2
#define Out_Ele2_Pin__PORT 0u
#define Out_Ele2_Pin__PS CYREG_PRT0_PS
#define Out_Ele2_Pin__SHIFT 2

/* Tx_Telemetry */
#define Tx_Telemetry__0__DM__MASK 0x7000u
#define Tx_Telemetry__0__DM__SHIFT 12
#define Tx_Telemetry__0__DR CYREG_PRT3_DR
#define Tx_Telemetry__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Tx_Telemetry__0__HSIOM_MASK 0x000F0000u
#define Tx_Telemetry__0__HSIOM_SHIFT 16u
#define Tx_Telemetry__0__INTCFG CYREG_PRT3_INTCFG
#define Tx_Telemetry__0__INTSTAT CYREG_PRT3_INTSTAT
#define Tx_Telemetry__0__MASK 0x10u
#define Tx_Telemetry__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define Tx_Telemetry__0__OUT_SEL_SHIFT 8u
#define Tx_Telemetry__0__OUT_SEL_VAL 3u
#define Tx_Telemetry__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Tx_Telemetry__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Tx_Telemetry__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Tx_Telemetry__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Tx_Telemetry__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Tx_Telemetry__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Tx_Telemetry__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Tx_Telemetry__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Tx_Telemetry__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Tx_Telemetry__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Tx_Telemetry__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Tx_Telemetry__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Tx_Telemetry__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Tx_Telemetry__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Tx_Telemetry__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Tx_Telemetry__0__PC CYREG_PRT3_PC
#define Tx_Telemetry__0__PC2 CYREG_PRT3_PC2
#define Tx_Telemetry__0__PORT 3u
#define Tx_Telemetry__0__PS CYREG_PRT3_PS
#define Tx_Telemetry__0__SHIFT 4
#define Tx_Telemetry__DR CYREG_PRT3_DR
#define Tx_Telemetry__INTCFG CYREG_PRT3_INTCFG
#define Tx_Telemetry__INTSTAT CYREG_PRT3_INTSTAT
#define Tx_Telemetry__MASK 0x10u
#define Tx_Telemetry__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Tx_Telemetry__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Tx_Telemetry__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Tx_Telemetry__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Tx_Telemetry__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Tx_Telemetry__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Tx_Telemetry__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Tx_Telemetry__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Tx_Telemetry__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Tx_Telemetry__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Tx_Telemetry__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Tx_Telemetry__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Tx_Telemetry__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Tx_Telemetry__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Tx_Telemetry__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Tx_Telemetry__PC CYREG_PRT3_PC
#define Tx_Telemetry__PC2 CYREG_PRT3_PC2
#define Tx_Telemetry__PORT 3u
#define Tx_Telemetry__PS CYREG_PRT3_PS
#define Tx_Telemetry__SHIFT 4

/* Miscellaneous */
#define CY_VERSION "PSoC Creator  3.1 SP1"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 6u
#define CYDEV_CHIP_DIE_PSOC4A 3u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 3u
#define CYDEV_CHIP_MEMBER_4D 2u
#define CYDEV_CHIP_MEMBER_4F 4u
#define CYDEV_CHIP_MEMBER_5A 6u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
