<stg><name>nn_inference</name>


<trans_list>

<trans id="217" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:0 %max_idx_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_idx_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:5 %temp_output_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:6 %temp_output2_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:7 %temp_output3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="temp_output3_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:8 %call_ln0 = call void @nn_inference_Pipeline_1, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:11 %call_ln0 = call void @nn_inference_Pipeline_2, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:14 %call_ln0 = call void @nn_inference_Pipeline_3, i32 %temp_output3_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:8 %call_ln0 = call void @nn_inference_Pipeline_1, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:11 %call_ln0 = call void @nn_inference_Pipeline_2, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:14 %call_ln0 = call void @nn_inference_Pipeline_3, i32 %temp_output3_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:9 %temp_output_0_addr = getelementptr i32 %temp_output_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output_0_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
codeRepl:10 %store_ln112 = store i32 1, i5 %temp_output_0_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:15 %temp_output3_0_addr = getelementptr i32 %temp_output3_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output3_0_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:16 %store_ln114 = store i32 1, i4 %temp_output3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="0" op_36_bw="0">
<![CDATA[
codeRepl:17 %call_ln117 = call void @hwmm_layer1, i32 %input_img, i32 %temp_output_0, i32 %layer1_weights_0, i32 %layer1_weights_1, i32 %layer1_weights_2, i32 %layer1_weights_3, i32 %layer1_weights_4, i32 %layer1_weights_5, i32 %layer1_weights_6, i32 %layer1_weights_7, i32 %layer1_weights_8, i32 %layer1_weights_9, i32 %layer1_weights_10, i32 %layer1_weights_11, i32 %layer1_weights_12, i32 %layer1_weights_13, i32 %layer1_weights_14, i32 %layer1_weights_15, i32 %layer1_weights_16, i32 %layer1_weights_17, i32 %layer1_weights_18, i32 %layer1_weights_19, i32 %layer1_weights_20, i32 %layer1_weights_21, i32 %layer1_weights_22, i32 %layer1_weights_23, i32 %layer1_weights_24, i32 %layer1_weights_25, i32 %layer1_weights_26, i32 %layer1_weights_27, i32 %layer1_weights_28, i32 %layer1_weights_29, i32 %layer1_weights_30, i32 %layer1_weights_31

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="0" op_36_bw="0">
<![CDATA[
codeRepl:17 %call_ln117 = call void @hwmm_layer1, i32 %input_img, i32 %temp_output_0, i32 %layer1_weights_0, i32 %layer1_weights_1, i32 %layer1_weights_2, i32 %layer1_weights_3, i32 %layer1_weights_4, i32 %layer1_weights_5, i32 %layer1_weights_6, i32 %layer1_weights_7, i32 %layer1_weights_8, i32 %layer1_weights_9, i32 %layer1_weights_10, i32 %layer1_weights_11, i32 %layer1_weights_12, i32 %layer1_weights_13, i32 %layer1_weights_14, i32 %layer1_weights_15, i32 %layer1_weights_16, i32 %layer1_weights_17, i32 %layer1_weights_18, i32 %layer1_weights_19, i32 %layer1_weights_20, i32 %layer1_weights_21, i32 %layer1_weights_22, i32 %layer1_weights_23, i32 %layer1_weights_24, i32 %layer1_weights_25, i32 %layer1_weights_26, i32 %layer1_weights_27, i32 %layer1_weights_28, i32 %layer1_weights_29, i32 %layer1_weights_30, i32 %layer1_weights_31

]]></Node>
<StgValue><ssdm name="call_ln117"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:18 %call_ln0 = call void @nn_inference_Pipeline_loop1, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="58" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
codeRepl:18 %call_ln0 = call void @nn_inference_Pipeline_loop1, i32 %temp_output_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:19 %temp_output_0_load = load i5 %temp_output_0_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_load"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:20 %temp_output_0_addr_1 = getelementptr i32 %temp_output_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:21 %temp_output_0_load_1 = load i5 %temp_output_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output_0_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:19 %temp_output_0_load = load i5 %temp_output_0_addr

]]></Node>
<StgValue><ssdm name="temp_output_0_load"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:21 %temp_output_0_load_1 = load i5 %temp_output_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output_0_load_1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:22 %temp_output_0_addr_2 = getelementptr i32 %temp_output_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:23 %temp_output_0_load_2 = load i5 %temp_output_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_0_load_2"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:24 %temp_output_0_addr_3 = getelementptr i32 %temp_output_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:25 %temp_output_0_load_3 = load i5 %temp_output_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_0_load_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="68" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:23 %temp_output_0_load_2 = load i5 %temp_output_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output_0_load_2"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:25 %temp_output_0_load_3 = load i5 %temp_output_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output_0_load_3"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:26 %temp_output_0_addr_4 = getelementptr i32 %temp_output_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_4"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:27 %temp_output_0_load_4 = load i5 %temp_output_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_0_load_4"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:28 %temp_output_0_addr_5 = getelementptr i32 %temp_output_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_5"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:29 %temp_output_0_load_5 = load i5 %temp_output_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_0_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:27 %temp_output_0_load_4 = load i5 %temp_output_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output_0_load_4"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:29 %temp_output_0_load_5 = load i5 %temp_output_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output_0_load_5"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:30 %temp_output_0_addr_6 = getelementptr i32 %temp_output_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_6"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:31 %temp_output_0_load_6 = load i5 %temp_output_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_0_load_6"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:32 %temp_output_0_addr_7 = getelementptr i32 %temp_output_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_7"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:33 %temp_output_0_load_7 = load i5 %temp_output_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_0_load_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="80" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:31 %temp_output_0_load_6 = load i5 %temp_output_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output_0_load_6"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:33 %temp_output_0_load_7 = load i5 %temp_output_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output_0_load_7"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:34 %temp_output_0_addr_8 = getelementptr i32 %temp_output_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_8"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:35 %temp_output_0_load_8 = load i5 %temp_output_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_0_load_8"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:36 %temp_output_0_addr_9 = getelementptr i32 %temp_output_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_9"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:37 %temp_output_0_load_9 = load i5 %temp_output_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_0_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="86" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:35 %temp_output_0_load_8 = load i5 %temp_output_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output_0_load_8"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:37 %temp_output_0_load_9 = load i5 %temp_output_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output_0_load_9"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:38 %temp_output_0_addr_10 = getelementptr i32 %temp_output_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_10"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:39 %temp_output_0_load_10 = load i5 %temp_output_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_0_load_10"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:40 %temp_output_0_addr_11 = getelementptr i32 %temp_output_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_11"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:41 %temp_output_0_load_11 = load i5 %temp_output_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_0_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="92" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:39 %temp_output_0_load_10 = load i5 %temp_output_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output_0_load_10"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:41 %temp_output_0_load_11 = load i5 %temp_output_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output_0_load_11"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:42 %temp_output_0_addr_12 = getelementptr i32 %temp_output_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_12"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:43 %temp_output_0_load_12 = load i5 %temp_output_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_0_load_12"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:44 %temp_output_0_addr_13 = getelementptr i32 %temp_output_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_13"/></StgValue>
</operation>

<operation id="97" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:45 %temp_output_0_load_13 = load i5 %temp_output_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_0_load_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="98" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:43 %temp_output_0_load_12 = load i5 %temp_output_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output_0_load_12"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:45 %temp_output_0_load_13 = load i5 %temp_output_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output_0_load_13"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:46 %temp_output_0_addr_14 = getelementptr i32 %temp_output_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_14"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:47 %temp_output_0_load_14 = load i5 %temp_output_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_0_load_14"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:48 %temp_output_0_addr_15 = getelementptr i32 %temp_output_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_15"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:49 %temp_output_0_load_15 = load i5 %temp_output_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_0_load_15"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="104" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:47 %temp_output_0_load_14 = load i5 %temp_output_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output_0_load_14"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:49 %temp_output_0_load_15 = load i5 %temp_output_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output_0_load_15"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:50 %temp_output_0_addr_16 = getelementptr i32 %temp_output_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_16"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:51 %temp_output_0_load_16 = load i5 %temp_output_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_0_load_16"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:52 %temp_output_0_addr_17 = getelementptr i32 %temp_output_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_17"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:53 %temp_output_0_load_17 = load i5 %temp_output_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_0_load_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:51 %temp_output_0_load_16 = load i5 %temp_output_0_addr_16

]]></Node>
<StgValue><ssdm name="temp_output_0_load_16"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:53 %temp_output_0_load_17 = load i5 %temp_output_0_addr_17

]]></Node>
<StgValue><ssdm name="temp_output_0_load_17"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:54 %temp_output_0_addr_18 = getelementptr i32 %temp_output_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_18"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:55 %temp_output_0_load_18 = load i5 %temp_output_0_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_0_load_18"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:56 %temp_output_0_addr_19 = getelementptr i32 %temp_output_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_19"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:57 %temp_output_0_load_19 = load i5 %temp_output_0_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_0_load_19"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="116" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:55 %temp_output_0_load_18 = load i5 %temp_output_0_addr_18

]]></Node>
<StgValue><ssdm name="temp_output_0_load_18"/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:57 %temp_output_0_load_19 = load i5 %temp_output_0_addr_19

]]></Node>
<StgValue><ssdm name="temp_output_0_load_19"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:58 %temp_output_0_addr_20 = getelementptr i32 %temp_output_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_20"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:59 %temp_output_0_load_20 = load i5 %temp_output_0_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_0_load_20"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:60 %temp_output_0_addr_21 = getelementptr i32 %temp_output_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_21"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:61 %temp_output_0_load_21 = load i5 %temp_output_0_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_0_load_21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="122" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:59 %temp_output_0_load_20 = load i5 %temp_output_0_addr_20

]]></Node>
<StgValue><ssdm name="temp_output_0_load_20"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:61 %temp_output_0_load_21 = load i5 %temp_output_0_addr_21

]]></Node>
<StgValue><ssdm name="temp_output_0_load_21"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:62 %temp_output_0_addr_22 = getelementptr i32 %temp_output_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_22"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:63 %temp_output_0_load_22 = load i5 %temp_output_0_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_0_load_22"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:64 %temp_output_0_addr_23 = getelementptr i32 %temp_output_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_23"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:65 %temp_output_0_load_23 = load i5 %temp_output_0_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_0_load_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:63 %temp_output_0_load_22 = load i5 %temp_output_0_addr_22

]]></Node>
<StgValue><ssdm name="temp_output_0_load_22"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:65 %temp_output_0_load_23 = load i5 %temp_output_0_addr_23

]]></Node>
<StgValue><ssdm name="temp_output_0_load_23"/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:66 %temp_output_0_addr_24 = getelementptr i32 %temp_output_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_24"/></StgValue>
</operation>

<operation id="131" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:67 %temp_output_0_load_24 = load i5 %temp_output_0_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_0_load_24"/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:68 %temp_output_0_addr_25 = getelementptr i32 %temp_output_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_25"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:69 %temp_output_0_load_25 = load i5 %temp_output_0_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_0_load_25"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="134" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:67 %temp_output_0_load_24 = load i5 %temp_output_0_addr_24

]]></Node>
<StgValue><ssdm name="temp_output_0_load_24"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:69 %temp_output_0_load_25 = load i5 %temp_output_0_addr_25

]]></Node>
<StgValue><ssdm name="temp_output_0_load_25"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:70 %temp_output_0_addr_26 = getelementptr i32 %temp_output_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_26"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:71 %temp_output_0_load_26 = load i5 %temp_output_0_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_0_load_26"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:72 %temp_output_0_addr_27 = getelementptr i32 %temp_output_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_27"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:73 %temp_output_0_load_27 = load i5 %temp_output_0_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_0_load_27"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:71 %temp_output_0_load_26 = load i5 %temp_output_0_addr_26

]]></Node>
<StgValue><ssdm name="temp_output_0_load_26"/></StgValue>
</operation>

<operation id="141" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:73 %temp_output_0_load_27 = load i5 %temp_output_0_addr_27

]]></Node>
<StgValue><ssdm name="temp_output_0_load_27"/></StgValue>
</operation>

<operation id="142" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:74 %temp_output_0_addr_28 = getelementptr i32 %temp_output_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_28"/></StgValue>
</operation>

<operation id="143" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:75 %temp_output_0_load_28 = load i5 %temp_output_0_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_0_load_28"/></StgValue>
</operation>

<operation id="144" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:76 %temp_output_0_addr_29 = getelementptr i32 %temp_output_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_29"/></StgValue>
</operation>

<operation id="145" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:77 %temp_output_0_load_29 = load i5 %temp_output_0_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_0_load_29"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="146" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:12 %temp_output2_0_addr = getelementptr i32 %temp_output2_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr"/></StgValue>
</operation>

<operation id="147" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
codeRepl:13 %store_ln113 = store i32 1, i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="148" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:75 %temp_output_0_load_28 = load i5 %temp_output_0_addr_28

]]></Node>
<StgValue><ssdm name="temp_output_0_load_28"/></StgValue>
</operation>

<operation id="149" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:77 %temp_output_0_load_29 = load i5 %temp_output_0_addr_29

]]></Node>
<StgValue><ssdm name="temp_output_0_load_29"/></StgValue>
</operation>

<operation id="150" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:78 %temp_output_0_addr_30 = getelementptr i32 %temp_output_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_30"/></StgValue>
</operation>

<operation id="151" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:79 %temp_output_0_load_30 = load i5 %temp_output_0_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_0_load_30"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:80 %temp_output_0_addr_31 = getelementptr i32 %temp_output_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="temp_output_0_addr_31"/></StgValue>
</operation>

<operation id="153" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:81 %temp_output_0_load_31 = load i5 %temp_output_0_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_0_load_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="154" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:79 %temp_output_0_load_30 = load i5 %temp_output_0_addr_30

]]></Node>
<StgValue><ssdm name="temp_output_0_load_30"/></StgValue>
</operation>

<operation id="155" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
codeRepl:81 %temp_output_0_load_31 = load i5 %temp_output_0_addr_31

]]></Node>
<StgValue><ssdm name="temp_output_0_load_31"/></StgValue>
</operation>

<operation id="156" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="0">
<![CDATA[
codeRepl:82 %call_ln31 = call void @nn_inference_Pipeline_col, i32 %temp_output_0_load, i32 %temp_output_0_load_1, i32 %temp_output_0_load_2, i32 %temp_output_0_load_3, i32 %temp_output_0_load_4, i32 %temp_output_0_load_5, i32 %temp_output_0_load_6, i32 %temp_output_0_load_7, i32 %temp_output_0_load_8, i32 %temp_output_0_load_9, i32 %temp_output_0_load_10, i32 %temp_output_0_load_11, i32 %temp_output_0_load_12, i32 %temp_output_0_load_13, i32 %temp_output_0_load_14, i32 %temp_output_0_load_15, i32 %temp_output_0_load_16, i32 %temp_output_0_load_17, i32 %temp_output_0_load_18, i32 %temp_output_0_load_19, i32 %temp_output_0_load_20, i32 %temp_output_0_load_21, i32 %temp_output_0_load_22, i32 %temp_output_0_load_23, i32 %temp_output_0_load_24, i32 %temp_output_0_load_25, i32 %temp_output_0_load_26, i32 %temp_output_0_load_27, i32 %temp_output_0_load_28, i32 %temp_output_0_load_29, i32 %temp_output_0_load_30, i32 %temp_output_0_load_31, i32 %temp_output2_0, i32 %layer2_weights_0, i32 %layer2_weights_1, i32 %layer2_weights_2, i32 %layer2_weights_3, i32 %layer2_weights_4, i32 %layer2_weights_5, i32 %layer2_weights_6, i32 %layer2_weights_7, i32 %layer2_weights_8, i32 %layer2_weights_9, i32 %layer2_weights_10, i32 %layer2_weights_11, i32 %layer2_weights_12, i32 %layer2_weights_13, i32 %layer2_weights_14, i32 %layer2_weights_15, i32 %layer2_weights_16, i32 %layer2_weights_17, i32 %layer2_weights_18, i32 %layer2_weights_19, i32 %layer2_weights_20, i32 %layer2_weights_21, i32 %layer2_weights_22, i32 %layer2_weights_23, i32 %layer2_weights_24, i32 %layer2_weights_25, i32 %layer2_weights_26, i32 %layer2_weights_27, i32 %layer2_weights_28, i32 %layer2_weights_29, i32 %layer2_weights_30, i32 %layer2_weights_31

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="157" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="0">
<![CDATA[
codeRepl:82 %call_ln31 = call void @nn_inference_Pipeline_col, i32 %temp_output_0_load, i32 %temp_output_0_load_1, i32 %temp_output_0_load_2, i32 %temp_output_0_load_3, i32 %temp_output_0_load_4, i32 %temp_output_0_load_5, i32 %temp_output_0_load_6, i32 %temp_output_0_load_7, i32 %temp_output_0_load_8, i32 %temp_output_0_load_9, i32 %temp_output_0_load_10, i32 %temp_output_0_load_11, i32 %temp_output_0_load_12, i32 %temp_output_0_load_13, i32 %temp_output_0_load_14, i32 %temp_output_0_load_15, i32 %temp_output_0_load_16, i32 %temp_output_0_load_17, i32 %temp_output_0_load_18, i32 %temp_output_0_load_19, i32 %temp_output_0_load_20, i32 %temp_output_0_load_21, i32 %temp_output_0_load_22, i32 %temp_output_0_load_23, i32 %temp_output_0_load_24, i32 %temp_output_0_load_25, i32 %temp_output_0_load_26, i32 %temp_output_0_load_27, i32 %temp_output_0_load_28, i32 %temp_output_0_load_29, i32 %temp_output_0_load_30, i32 %temp_output_0_load_31, i32 %temp_output2_0, i32 %layer2_weights_0, i32 %layer2_weights_1, i32 %layer2_weights_2, i32 %layer2_weights_3, i32 %layer2_weights_4, i32 %layer2_weights_5, i32 %layer2_weights_6, i32 %layer2_weights_7, i32 %layer2_weights_8, i32 %layer2_weights_9, i32 %layer2_weights_10, i32 %layer2_weights_11, i32 %layer2_weights_12, i32 %layer2_weights_13, i32 %layer2_weights_14, i32 %layer2_weights_15, i32 %layer2_weights_16, i32 %layer2_weights_17, i32 %layer2_weights_18, i32 %layer2_weights_19, i32 %layer2_weights_20, i32 %layer2_weights_21, i32 %layer2_weights_22, i32 %layer2_weights_23, i32 %layer2_weights_24, i32 %layer2_weights_25, i32 %layer2_weights_26, i32 %layer2_weights_27, i32 %layer2_weights_28, i32 %layer2_weights_29, i32 %layer2_weights_30, i32 %layer2_weights_31

]]></Node>
<StgValue><ssdm name="call_ln31"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="158" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:83 %call_ln0 = call void @nn_inference_Pipeline_loop11, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="159" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
codeRepl:83 %call_ln0 = call void @nn_inference_Pipeline_loop11, i32 %temp_output2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="160" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:84 %temp_output2_0_load = load i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_load"/></StgValue>
</operation>

<operation id="161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:85 %temp_output2_0_addr_1 = getelementptr i32 %temp_output2_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_1"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:86 %temp_output2_0_load_1 = load i4 %temp_output2_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="163" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:84 %temp_output2_0_load = load i4 %temp_output2_0_addr

]]></Node>
<StgValue><ssdm name="temp_output2_0_load"/></StgValue>
</operation>

<operation id="164" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:86 %temp_output2_0_load_1 = load i4 %temp_output2_0_addr_1

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_1"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:87 %temp_output2_0_addr_2 = getelementptr i32 %temp_output2_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_2"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:88 %temp_output2_0_load_2 = load i4 %temp_output2_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_2"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:89 %temp_output2_0_addr_3 = getelementptr i32 %temp_output2_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_3"/></StgValue>
</operation>

<operation id="168" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:90 %temp_output2_0_load_3 = load i4 %temp_output2_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="169" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:88 %temp_output2_0_load_2 = load i4 %temp_output2_0_addr_2

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_2"/></StgValue>
</operation>

<operation id="170" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:90 %temp_output2_0_load_3 = load i4 %temp_output2_0_addr_3

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_3"/></StgValue>
</operation>

<operation id="171" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:91 %temp_output2_0_addr_4 = getelementptr i32 %temp_output2_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_4"/></StgValue>
</operation>

<operation id="172" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:92 %temp_output2_0_load_4 = load i4 %temp_output2_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_4"/></StgValue>
</operation>

<operation id="173" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:93 %temp_output2_0_addr_5 = getelementptr i32 %temp_output2_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:94 %temp_output2_0_load_5 = load i4 %temp_output2_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="175" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:92 %temp_output2_0_load_4 = load i4 %temp_output2_0_addr_4

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_4"/></StgValue>
</operation>

<operation id="176" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:94 %temp_output2_0_load_5 = load i4 %temp_output2_0_addr_5

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_5"/></StgValue>
</operation>

<operation id="177" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:95 %temp_output2_0_addr_6 = getelementptr i32 %temp_output2_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:96 %temp_output2_0_load_6 = load i4 %temp_output2_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_6"/></StgValue>
</operation>

<operation id="179" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:97 %temp_output2_0_addr_7 = getelementptr i32 %temp_output2_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_7"/></StgValue>
</operation>

<operation id="180" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:98 %temp_output2_0_load_7 = load i4 %temp_output2_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="181" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:96 %temp_output2_0_load_6 = load i4 %temp_output2_0_addr_6

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_6"/></StgValue>
</operation>

<operation id="182" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:98 %temp_output2_0_load_7 = load i4 %temp_output2_0_addr_7

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_7"/></StgValue>
</operation>

<operation id="183" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:99 %temp_output2_0_addr_8 = getelementptr i32 %temp_output2_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_8"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:100 %temp_output2_0_load_8 = load i4 %temp_output2_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_8"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:101 %temp_output2_0_addr_9 = getelementptr i32 %temp_output2_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:102 %temp_output2_0_load_9 = load i4 %temp_output2_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="187" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:100 %temp_output2_0_load_8 = load i4 %temp_output2_0_addr_8

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_8"/></StgValue>
</operation>

<operation id="188" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:102 %temp_output2_0_load_9 = load i4 %temp_output2_0_addr_9

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_9"/></StgValue>
</operation>

<operation id="189" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:103 %temp_output2_0_addr_10 = getelementptr i32 %temp_output2_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_10"/></StgValue>
</operation>

<operation id="190" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:104 %temp_output2_0_load_10 = load i4 %temp_output2_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_10"/></StgValue>
</operation>

<operation id="191" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:105 %temp_output2_0_addr_11 = getelementptr i32 %temp_output2_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_11"/></StgValue>
</operation>

<operation id="192" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:106 %temp_output2_0_load_11 = load i4 %temp_output2_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_11"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="193" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:104 %temp_output2_0_load_10 = load i4 %temp_output2_0_addr_10

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_10"/></StgValue>
</operation>

<operation id="194" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:106 %temp_output2_0_load_11 = load i4 %temp_output2_0_addr_11

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_11"/></StgValue>
</operation>

<operation id="195" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:107 %temp_output2_0_addr_12 = getelementptr i32 %temp_output2_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_12"/></StgValue>
</operation>

<operation id="196" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:108 %temp_output2_0_load_12 = load i4 %temp_output2_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_12"/></StgValue>
</operation>

<operation id="197" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:109 %temp_output2_0_addr_13 = getelementptr i32 %temp_output2_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_13"/></StgValue>
</operation>

<operation id="198" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:110 %temp_output2_0_load_13 = load i4 %temp_output2_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="199" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:108 %temp_output2_0_load_12 = load i4 %temp_output2_0_addr_12

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_12"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:110 %temp_output2_0_load_13 = load i4 %temp_output2_0_addr_13

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_13"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:111 %temp_output2_0_addr_14 = getelementptr i32 %temp_output2_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_14"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:112 %temp_output2_0_load_14 = load i4 %temp_output2_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_14"/></StgValue>
</operation>

<operation id="203" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:113 %temp_output2_0_addr_15 = getelementptr i32 %temp_output2_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="temp_output2_0_addr_15"/></StgValue>
</operation>

<operation id="204" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:114 %temp_output2_0_load_15 = load i4 %temp_output2_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_15"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="205" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:112 %temp_output2_0_load_14 = load i4 %temp_output2_0_addr_14

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_14"/></StgValue>
</operation>

<operation id="206" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
codeRepl:114 %temp_output2_0_load_15 = load i4 %temp_output2_0_addr_15

]]></Node>
<StgValue><ssdm name="temp_output2_0_load_15"/></StgValue>
</operation>

<operation id="207" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="0">
<![CDATA[
codeRepl:115 %call_ln51 = call void @nn_inference_Pipeline_col2, i32 %temp_output2_0_load, i32 %temp_output2_0_load_1, i32 %temp_output2_0_load_2, i32 %temp_output2_0_load_3, i32 %temp_output2_0_load_4, i32 %temp_output2_0_load_5, i32 %temp_output2_0_load_6, i32 %temp_output2_0_load_7, i32 %temp_output2_0_load_8, i32 %temp_output2_0_load_9, i32 %temp_output2_0_load_10, i32 %temp_output2_0_load_11, i32 %temp_output2_0_load_12, i32 %temp_output2_0_load_13, i32 %temp_output2_0_load_14, i32 %temp_output2_0_load_15, i32 %temp_output3_0, i32 %layer3_weights_0, i32 %layer3_weights_1, i32 %layer3_weights_2, i32 %layer3_weights_3, i32 %layer3_weights_4, i32 %layer3_weights_5, i32 %layer3_weights_6, i32 %layer3_weights_7, i32 %layer3_weights_8, i32 %layer3_weights_9, i32 %layer3_weights_10, i32 %layer3_weights_11, i32 %layer3_weights_12, i32 %layer3_weights_13, i32 %layer3_weights_14, i32 %layer3_weights_15

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="208" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="0">
<![CDATA[
codeRepl:115 %call_ln51 = call void @nn_inference_Pipeline_col2, i32 %temp_output2_0_load, i32 %temp_output2_0_load_1, i32 %temp_output2_0_load_2, i32 %temp_output2_0_load_3, i32 %temp_output2_0_load_4, i32 %temp_output2_0_load_5, i32 %temp_output2_0_load_6, i32 %temp_output2_0_load_7, i32 %temp_output2_0_load_8, i32 %temp_output2_0_load_9, i32 %temp_output2_0_load_10, i32 %temp_output2_0_load_11, i32 %temp_output2_0_load_12, i32 %temp_output2_0_load_13, i32 %temp_output2_0_load_14, i32 %temp_output2_0_load_15, i32 %temp_output3_0, i32 %layer3_weights_0, i32 %layer3_weights_1, i32 %layer3_weights_2, i32 %layer3_weights_3, i32 %layer3_weights_4, i32 %layer3_weights_5, i32 %layer3_weights_6, i32 %layer3_weights_7, i32 %layer3_weights_8, i32 %layer3_weights_9, i32 %layer3_weights_10, i32 %layer3_weights_11, i32 %layer3_weights_12, i32 %layer3_weights_13, i32 %layer3_weights_14, i32 %layer3_weights_15

]]></Node>
<StgValue><ssdm name="call_ln51"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="209" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:116 %call_ln0 = call void @nn_inference_Pipeline_loop13, i32 %temp_output3_0, i32 %max_idx_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="210" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:116 %call_ln0 = call void @nn_inference_Pipeline_loop13, i32 %temp_output3_0, i32 %max_idx_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="211" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="212" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="213" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="215" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:117 %max_idx_loc_load = load i32 %max_idx_loc

]]></Node>
<StgValue><ssdm name="max_idx_loc_load"/></StgValue>
</operation>

<operation id="216" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32">
<![CDATA[
codeRepl:118 %ret_ln124 = ret i32 %max_idx_loc_load

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
