Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,122
design__inferred_latch__count,0
design__instance__count,4339
design__instance__area,56553
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002263322239741683
power__switching__total,0.001529795816168189
power__leakage__total,8.34376294278627E-7
power__total,0.0037939525209367275
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.3571582020115243
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3630370551377848
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10689827103853262
timing__setup__ws__corner:nom_fast_1p32V_m40C,12.357730299952294
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.106898
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,13.619866
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5091690546639416
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5217075807917645
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6030591752219531
timing__setup__ws__corner:nom_slow_1p08V_125C,5.403018629875947
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.603059
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,5.403018
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.41441060089823706
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.42290080967457255
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2891211241141669
timing__setup__ws__corner:nom_typ_1p20V_25C,10.596447574878717
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.289121
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,10.596448
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.3571582020115243
clock__skew__worst_setup,0.3630370551377848
timing__hold__ws,0.10689827103853262
timing__setup__ws,5.403018629875947
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106898
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.403018
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,4339
design__instance__area__stdcell,56553
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.940837
design__instance__utilization__stdcell,0.940837
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:inverter,184
design__instance__area__class:inverter,1079.57
design__instance__count__class:sequential_cell,284
design__instance__area__class:sequential_cell,13397.5
design__instance__count__class:multi_input_combinational_cell,3112
design__instance__area__class:multi_input_combinational_cell,31755.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,690
design__instance__area__class:timing_repair_buffer,9723.37
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,157269
design__violations,0
design__instance__count__class:clock_buffer,55
design__instance__area__class:clock_buffer,486.259
design__instance__count__class:clock_inverter,10
design__instance__area__class:clock_inverter,88.9056
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,413
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,4
design__instance__count__class:antenna_cell,4
design__instance__area__class:antenna_cell,21.7728
route__net,4621
route__net__special,2
route__drc_errors__iter:0,4827
route__wirelength__iter:0,174828
route__drc_errors__iter:1,2889
route__wirelength__iter:1,173675
route__drc_errors__iter:2,2842
route__wirelength__iter:2,173319
route__drc_errors__iter:3,655
route__wirelength__iter:3,171902
route__drc_errors__iter:4,100
route__wirelength__iter:4,171720
route__drc_errors__iter:5,25
route__wirelength__iter:5,171695
route__drc_errors__iter:6,12
route__wirelength__iter:6,171678
route__drc_errors__iter:7,7
route__wirelength__iter:7,171675
route__drc_errors__iter:8,0
route__wirelength__iter:8,171678
route__drc_errors,0
route__wirelength,171678
route__vias,34229
route__vias__singlecut,34229
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,576.22
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,192
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,192
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,192
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,192
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000439219
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000434325
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000235135
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000434325
design_powergrid__voltage__worst,0.0000434325
design_powergrid__voltage__worst__net:VPWR,1.19996
design_powergrid__drop__worst,0.0000439219
design_powergrid__drop__worst__net:VPWR,0.0000439219
design_powergrid__voltage__worst__net:VGND,0.0000434325
design_powergrid__drop__worst__net:VGND,0.0000434325
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000237000000000000000922005527481672970679937861859798431396484375
ir__drop__worst,0.0000439000000000000032015189110889963330919272266328334808349609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
