--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19011 paths analyzed, 1473 endpoints analyzed, 52 failing endpoints
 52 timing errors detected. (52 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 136.582ns.
--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_0 (SLICE_X79Y83.F4), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.995ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.356ns (1.765 - 3.121)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    SLICE_X77Y91.G1      net (fanout=1)        2.550   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9
    SLICE_X77Y91.F5      Tif5                  0.875   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y90.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y90.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/MUXF6
    SLICE_X76Y91.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6
    SLICE_X76Y91.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF7
    SLICE_X77Y91.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
    SLICE_X77Y91.Y       Tif6y                 0.521   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X79Y83.G3      net (fanout=1)        0.846   rd_d1<0>
    SLICE_X79Y83.Y       Tilo                  0.704   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>18_SW0
    SLICE_X79Y83.F4      net (fanout=1)        0.023   N90
    SLICE_X79Y83.CLK     Tfck                  0.837   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>18
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.995ns (6.576ns logic, 3.419ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.068ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.366ns (1.765 - 3.131)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    SLICE_X79Y67.G3      net (fanout=1)        1.807   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_956
    SLICE_X79Y67.F5      Tif5                  0.875   rd_d1<8>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_956_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_41
    SLICE_X79Y66.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f542
    SLICE_X79Y66.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_27/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_27/MUXF6
    SLICE_X78Y67.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f628
    SLICE_X78Y67.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_13/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_13/MUXF7
    SLICE_X79Y67.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f714
    SLICE_X79Y67.Y       Tif6y                 0.521   rd_d1<8>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_13
    SLICE_X79Y83.G4      net (fanout=1)        0.662   rd_d1<8>
    SLICE_X79Y83.Y       Tilo                  0.704   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>18_SW0
    SLICE_X79Y83.F4      net (fanout=1)        0.023   N90
    SLICE_X79Y83.CLK     Tfck                  0.837   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>18
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (6.576ns logic, 2.492ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B (RAM)
  Destination:          spi_data_byte_data_0 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.050ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.293ns (1.765 - 3.058)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B to spi_data_byte_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y6.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B
    SLICE_X77Y91.F3      net (fanout=1)        1.605   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<0>
    SLICE_X77Y91.F5      Tif5                  0.875   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y90.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5
    SLICE_X77Y90.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6/MUXF6
    SLICE_X76Y91.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6
    SLICE_X76Y91.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7/MUXF7
    SLICE_X77Y91.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7
    SLICE_X77Y91.Y       Tif6y                 0.521   rd_d1<0>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8
    SLICE_X79Y83.G3      net (fanout=1)        0.846   rd_d1<0>
    SLICE_X79Y83.Y       Tilo                  0.704   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>18_SW0
    SLICE_X79Y83.F4      net (fanout=1)        0.023   N90
    SLICE_X79Y83.CLK     Tfck                  0.837   spi_data_byte_data<0>
                                                       spi_data_byte_data_mux0000<0>18
                                                       spi_data_byte_data_0
    -------------------------------------------------  ---------------------------
    Total                                      9.050ns (6.576ns logic, 2.474ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_5 (SLICE_X89Y65.F4), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B (RAM)
  Destination:          spi_data_byte_data_5 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.951ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.319ns (1.802 - 3.121)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B to spi_data_byte_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOB5     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp9x9.ram.B
    SLICE_X77Y81.G1      net (fanout=1)        2.185   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944
    SLICE_X77Y81.F5      Tif5                  0.875   rd_d1<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_32
    SLICE_X77Y80.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f533
    SLICE_X77Y80.FX      Tinbfx                0.463   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_21/F5.I1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_21/MUXF6
    SLICE_X76Y81.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f622
    SLICE_X76Y81.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_10/MUXF6.I1/F5.I0
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_10/MUXF7
    SLICE_X77Y81.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f711
    SLICE_X77Y81.Y       Tif6y                 0.521   rd_d1<5>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_10
    SLICE_X89Y65.G2      net (fanout=1)        1.167   rd_d1<5>
    SLICE_X89Y65.Y       Tilo                  0.704   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>22_SW0
    SLICE_X89Y65.F4      net (fanout=1)        0.023   N92
    SLICE_X89Y65.CLK     Tfck                  0.837   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>22
                                                       spi_data_byte_data_5
    -------------------------------------------------  ---------------------------
    Total                                      9.951ns (6.576ns logic, 3.375ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_5 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.675ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.278ns (1.802 - 3.080)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y7.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X90Y68.G3      net (fanout=8)        2.669   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X90Y68.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f514
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104_rt_pack_1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f5_13
    SLICE_X90Y68.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f514
    SLICE_X90Y68.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f514
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_8
    SLICE_X90Y69.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f69
    SLICE_X90Y69.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f513
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_3
    SLICE_X91Y67.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f74
    SLICE_X91Y67.Y       Tif6y                 0.521   rd_d1<13>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_3
    SLICE_X89Y65.G4      net (fanout=1)        0.348   rd_d1<13>
    SLICE_X89Y65.Y       Tilo                  0.704   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>22_SW0
    SLICE_X89Y65.F4      net (fanout=1)        0.023   N92
    SLICE_X89Y65.CLK     Tfck                  0.837   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>22
                                                       spi_data_byte_data_5
    -------------------------------------------------  ---------------------------
    Total                                      9.675ns (6.635ns logic, 3.040ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_5 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.675ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.278ns (1.802 - 3.080)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y7.DOB0     Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X90Y69.G3      net (fanout=8)        2.669   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104
    SLICE_X90Y69.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f513
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104_rt_pack_1.1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_12
    SLICE_X90Y68.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f513
    SLICE_X90Y68.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f514
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_8
    SLICE_X90Y69.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f69
    SLICE_X90Y69.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f513
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_3
    SLICE_X91Y67.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f74
    SLICE_X91Y67.Y       Tif6y                 0.521   rd_d1<13>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_3
    SLICE_X89Y65.G4      net (fanout=1)        0.348   rd_d1<13>
    SLICE_X89Y65.Y       Tilo                  0.704   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>22_SW0
    SLICE_X89Y65.F4      net (fanout=1)        0.023   N92
    SLICE_X89Y65.CLK     Tfck                  0.837   spi_data_byte_data<5>
                                                       spi_data_byte_data_mux0000<5>22
                                                       spi_data_byte_data_5
    -------------------------------------------------  ---------------------------
    Total                                      9.675ns (6.635ns logic, 3.040ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------

Paths for end point spi_data_byte_data_2 (SLICE_X88Y77.F3), 46 paths
--------------------------------------------------------------------------------
Slack (setup path):     -10.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_2 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.879ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.289ns (1.789 - 3.078)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X78Y80.G3      net (fanout=8)        2.502   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108
    SLICE_X78Y80.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f526
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108_rt_pack_1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f5_25
    SLICE_X78Y80.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f526
    SLICE_X78Y80.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f526
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_16
    SLICE_X78Y81.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f617
    SLICE_X78Y81.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f525
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_7
    SLICE_X79Y79.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f78
    SLICE_X79Y79.Y       Tif6y                 0.521   rd_d1<2>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X88Y77.G3      net (fanout=1)        0.609   rd_d1<2>
    SLICE_X88Y77.Y       Tilo                  0.759   spi_data_byte_data<2>
                                                       spi_data_byte_data_mux0000<2>18_SW0
    SLICE_X88Y77.F3      net (fanout=1)        0.023   N88
    SLICE_X88Y77.CLK     Tfck                  0.892   spi_data_byte_data<2>
                                                       spi_data_byte_data_mux0000<2>18
                                                       spi_data_byte_data_2
    -------------------------------------------------  ---------------------------
    Total                                      9.879ns (6.745ns logic, 3.134ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_2 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.879ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.289ns (1.789 - 3.078)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X78Y81.G3      net (fanout=8)        2.502   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108
    SLICE_X78Y81.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f525
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108_rt_pack_1.1
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_24
    SLICE_X78Y80.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f525
    SLICE_X78Y80.FX      Tinbfx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f526
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_16
    SLICE_X78Y81.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f617
    SLICE_X78Y81.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f525
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_7
    SLICE_X79Y79.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f78
    SLICE_X79Y79.Y       Tif6y                 0.521   rd_d1<2>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X88Y77.G3      net (fanout=1)        0.609   rd_d1<2>
    SLICE_X88Y77.Y       Tilo                  0.759   spi_data_byte_data<2>
                                                       spi_data_byte_data_mux0000<2>18_SW0
    SLICE_X88Y77.F3      net (fanout=1)        0.023   N88
    SLICE_X88Y77.CLK     Tfck                  0.892   spi_data_byte_data<2>
                                                       spi_data_byte_data_mux0000<2>18
                                                       spi_data_byte_data_2
    -------------------------------------------------  ---------------------------
    Total                                      9.879ns (6.745ns logic, 3.134ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -10.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Destination:          spi_data_byte_data_2 (FF)
  Requirement:          0.834ns
  Data Path Delay:      9.879ns (Levels of Logic = 6)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.289ns (1.789 - 3.078)
  Source Clock:         cc rising at 229.166ns
  Destination Clock:    clkcambuf rising at 230.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B to spi_data_byte_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y10.DOB0    Tbcko                 2.812   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    SLICE_X78Y80.F3      net (fanout=8)        2.502   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108
    SLICE_X78Y80.F5      Tif5                  1.033   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f526
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108_rt
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f5_25
    SLICE_X78Y80.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f526
    SLICE_X78Y80.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_6_f526
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_16
    SLICE_X78Y81.FXINA   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f617
    SLICE_X78Y81.FX      Tinafx                0.364   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f525
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f7_7
    SLICE_X79Y79.FXINB   net (fanout=1)        0.000   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_f78
    SLICE_X79Y79.Y       Tif6y                 0.521   rd_d1<2>
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_7
    SLICE_X88Y77.G3      net (fanout=1)        0.609   rd_d1<2>
    SLICE_X88Y77.Y       Tilo                  0.759   spi_data_byte_data<2>
                                                       spi_data_byte_data_mux0000<2>18_SW0
    SLICE_X88Y77.F3      net (fanout=1)        0.023   N88
    SLICE_X88Y77.CLK     Tfck                  0.892   spi_data_byte_data<2>
                                                       spi_data_byte_data_mux0000<2>18
                                                       spi_data_byte_data_2
    -------------------------------------------------  ---------------------------
    Total                                      9.879ns (6.745ns logic, 3.134ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd10 (SLICE_X67Y70.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd11 (FF)
  Destination:          state0_FSM_FFd10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.008 - 0.004)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd11 to state0_FSM_FFd10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y73.YQ      Tcko                  0.522   state0_FSM_FFd12
                                                       state0_FSM_FFd11
    SLICE_X67Y70.BY      net (fanout=3)        0.406   state0_FSM_FFd11
    SLICE_X67Y70.CLK     Tckdi       (-Th)    -0.135   state0_FSM_FFd10
                                                       state0_FSM_FFd10
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.657ns logic, 0.406ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd8 (SLICE_X75Y118.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd9 (FF)
  Destination:          c1/state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.013 - 0.012)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd9 to c1/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y116.YQ     Tcko                  0.522   c1/state_FSM_FFd9
                                                       c1/state_FSM_FFd9
    SLICE_X75Y118.BY     net (fanout=5)        0.406   c1/state_FSM_FFd9
    SLICE_X75Y118.CLK    Tckdi       (-Th)    -0.135   c1/state_FSM_FFd8
                                                       c1/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      1.063ns (0.657ns logic, 0.406ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd30 (SLICE_X70Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd31 (FF)
  Destination:          state0_FSM_FFd30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.044 - 0.053)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd31 to state0_FSM_FFd30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y77.YQ      Tcko                  0.470   state0_FSM_FFd32
                                                       state0_FSM_FFd31
    SLICE_X70Y78.BY      net (fanout=3)        0.446   state0_FSM_FFd31
    SLICE_X70Y78.CLK     Tckdi       (-Th)    -0.152   state0_FSM_FFd30
                                                       state0_FSM_FFd30
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.622ns logic, 0.446ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_xcam/CLKIN
  Logical resource: DCM_xcam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.48 HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 290 paths analyzed, 280 endpoints analyzed, 280 failing endpoints
 280 timing errors detected. (280 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 182.770ns.
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y11.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_a1_5 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.833ns
  Data Path Delay:      7.268ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rd_a1_5 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.XQ      Tcko                  0.591   rd_a1<5>
                                                       rd_a1_5
    RAMB16_X0Y11.ADDRB5  net (fanout=20)       6.300   rd_a1<5>
    RAMB16_X0Y11.CLKB    Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      7.268ns (0.968ns logic, 6.300ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y11.ADDRB1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_a1_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.833ns
  Data Path Delay:      6.975ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rd_a1_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y71.XQ      Tcko                  0.592   rd_a1<1>
                                                       rd_a1_1
    RAMB16_X0Y11.ADDRB1  net (fanout=20)       6.006   rd_a1<1>
    RAMB16_X0Y11.CLKB    Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (0.969ns logic, 6.006ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X0Y11.ADDRB4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -6.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rd_a1_4 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          0.833ns
  Data Path Delay:      6.807ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 20.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rd_a1_4 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.YQ      Tcko                  0.587   rd_a1<5>
                                                       rd_a1_4
    RAMB16_X0Y11.ADDRB4  net (fanout=20)       5.843   rd_a1<4>
    RAMB16_X0Y11.CLKB    Tback                 0.377   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      6.807ns (0.964ns logic, 5.843ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.48 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y7.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rd_a1_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          9.167ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      1.291ns (3.060 - 1.769)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: rd_a1_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y65.XQ      Tcko                  0.473   rd_a1<9>
                                                       rd_a1_9
    RAMB16_X1Y7.ADDRB9   net (fanout=20)       0.598   rd_a1<9>
    RAMB16_X1Y7.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.342ns logic, 0.598ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y7.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rd_a1_8 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          9.167ns
  Data Path Delay:      0.945ns (Levels of Logic = 0)
  Clock Path Skew:      1.291ns (3.060 - 1.769)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: rd_a1_8 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y65.YQ      Tcko                  0.470   rd_a1<9>
                                                       rd_a1_8
    RAMB16_X1Y7.ADDRB8   net (fanout=20)       0.606   rd_a1<8>
    RAMB16_X1Y7.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.339ns logic, 0.606ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAMB16_X1Y7.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rd_a1_10_1 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          9.167ns
  Data Path Delay:      0.946ns (Levels of Logic = 0)
  Clock Path Skew:      1.291ns (3.060 - 1.769)
  Source Clock:         clkcambuf rising at 30.000ns
  Destination Clock:    cc rising at 20.833ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: rd_a1_10_1 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y65.XQ      Tcko                  0.474   rd_a1_10_1
                                                       rd_a1_10_1
    RAMB16_X1Y7.ADDRB10  net (fanout=20)       0.603   rd_a1_10_1
    RAMB16_X1Y7.CLKB     Tbcka       (-Th)     0.131   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_init.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.343ns logic, 0.603ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cc1 = PERIOD TIMEGRP "cc1" TS_clkcam / 0.48 HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 17.657ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKB
  Logical resource: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: cc
--------------------------------------------------------------------------------
Slack: 17.657ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKB
  Logical resource: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram.B/CLKB
  Location pin: RAMB16_X1Y6.CLKB
  Clock network: cc
--------------------------------------------------------------------------------
Slack: 17.657ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram/CLKB
  Logical resource: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s3_init.ram/dpram.dp1x1.ram.B/CLKB
  Location pin: RAMB16_X1Y3.CLKB
  Clock network: cc
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|    136.582ns|     87.730ns|           52|          280|        19011|          290|
| TS_cc1                        |     20.833ns|    182.770ns|          N/A|          280|            0|          290|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |   11.868|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 332  Score: 1106843  (Setup/Max: 1106843, Hold: 0)

Constraints cover 19301 paths, 0 nets, and 4186 connections

Design statistics:
   Minimum period: 182.770ns{1}   (Maximum frequency:   5.471MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 14 20:23:50 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



