Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov 20 16:49:15 2024
| Host         : DESKTOP-MARKUS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   231 |
|    Minimum number of control sets                        |   231 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   730 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   231 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |    51 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |    19 |
| >= 16              |    87 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             508 |          189 |
| No           | No                    | Yes                    |             158 |           51 |
| No           | Yes                   | No                     |             522 |          192 |
| Yes          | No                    | No                     |             595 |          159 |
| Yes          | No                    | Yes                    |              69 |           16 |
| Yes          | Yes                   | No                     |            2258 |          637 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                            Clock Signal                           |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/CLK                           |                                                                                                                                                                                                                                                                   | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel4/U0/send/output_data_sig__0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel1/U0/send/output_data_sig__0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel2/U0/send/output_data_sig__0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel3/U0/send/output_data_sig__0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[2]                                                                                                                                                                                                 | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2_n_0                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/CLK                           |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_memory_init_0/inst/beat                                                                                                                                                                                                                            | design_1_i/axi_memory_init_0/inst/areset                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_memory_init_0/inst/outstanding                                                                                                                                                                                                                     | design_1_i/axi_memory_init_0/inst/areset                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/gen_no_arbiter.m_amesg_i_reg[7]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/CLK                           | design_1_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                           | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/CLK                           |                                                                                                                                                                                                                                                                   | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_0                                                                                                                                                                         |                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I | design_1_i/mdm_0/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                      | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                            | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[4]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                            | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/gen_no_arbiter.m_amesg_i_reg[7]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                                                                                          | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                           | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__2_n_0                                                                                                           | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                           | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[4].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                              | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/gen_no_arbiter.m_amesg_i_reg[7]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                         | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                             | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                         | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                       | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/gen_no_arbiter.m_amesg_i_reg[7]                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[4]_i_1_n_0                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                            |                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                  | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                          | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                        |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel3/U0/shift/counter[4]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel4/U0/shift/counter[4]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel1/U0/shift/counter[4]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Channel2/U0/shift/counter[4]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                                            |                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/CLK                           | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0                                                                                                                                               |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                       | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    |                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                           |                2 |              8 |         4.00 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/CLK                           | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                            | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/empty_fwft_i_reg                                                                                                           | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                     |                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                                                 |                                                                                                                                                                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                     |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]           | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                    | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                       | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_Register/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                      | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Channel4/U0/Clk_en_2400kHz/reset                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Channel3/U0/Clk_en_2400kHz/reset                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Channel2/U0/Clk_en_2400kHz/reset                                                                                                                                                                                                   |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Channel1/U0/Clk_en_2400kHz/reset                                                                                                                                                                                                   |                8 |             22 |         2.75 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Use_E2.BSCANE2_I |                                                                                                                                                                                                                                                                   | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                               |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                  | design_1_i/Interconnect_Register/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_memory_init_0/inst/init_awaddr                                                                                                                                                                                                                     | design_1_i/axi_memory_init_0/inst/areset                                                                                                                                                                                                      |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_memory_init_0/inst/wcnt[0]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/axi_memory_init_0/inst/areset                                                                                                                                                                                                      |                8 |             30 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               11 |             30 |         2.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_1_i/axi_dma_CH1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                      | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_1_i/axi_dma_CH2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                 | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               13 |             34 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                               |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               12 |             34 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                   |               14 |             34 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                               |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                 | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                     |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                               |                8 |             38 |         4.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                               |                9 |             38 |         4.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                               |                5 |             39 |         7.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               15 |             40 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |               21 |             40 |         1.90 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               13 |             40 |         3.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |               11 |             40 |         3.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                 | design_1_i/Interconnect_DMA/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                            |               16 |             42 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                       |                6 |             42 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                       |                8 |             42 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                       |                6 |             42 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                       |                8 |             42 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                       | design_1_i/Interconnect_DMA/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                     |               10 |             44 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                               |                8 |             46 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                               |                8 |             46 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                               |               12 |             46 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                         | design_1_i/axi_dma_CH3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                               |                9 |             47 |         5.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/Interconnect_Register/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                               |               10 |             47 |         4.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | design_1_i/axi_dma_CH3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                   |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | design_1_i/axi_dma_CH4/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |               11 |             57 |         5.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | design_1_i/axi_dma_CH2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |               13 |             57 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                        | design_1_i/axi_dma_CH1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |               13 |             57 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | design_1_i/axi_dma_CH2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               15 |             58 |         3.87 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | design_1_i/axi_dma_CH1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               18 |             58 |         3.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | design_1_i/axi_dma_CH4/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                   |               13 |             58 |         4.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                               |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                               |              184 |            494 |         2.68 |
+-------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


