/*

 */
/dts-v1/;

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include "imx6q.dtsi"


/ {
	model = "Access IS VAL100";
	compatible = "fsl,imx6q";
	
	aliases {
		mxcfb0 = &mxcfb1;
	};
	
	regulators {
		compatible = "simple-bus";

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usbh1_vbus: usb-h1-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio1 0 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_cubox_i_usbh1_vbus>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_usbotg_vbus: usb-otg-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio3 22 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_cubox_i_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};
	};
	
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str ="ACCESS43";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};
	
	lcd: lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <1>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};
};

&iomuxc {

		pinctrl-names = "default";

	ipu1 {
		pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK      0x10
				MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15        0x10
				MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02        0x10
				MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03        0x10
				MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS        0x10
//				MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS        0x10

				MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00  	   0x10
				MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01      0x10
				MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02      0x10
				MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03      0x10
				MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04      0x10
				MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05      0x10
				MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06      0x10
				MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07      0x10

				MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08      0x10
				MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09      0x10
				MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10      0x10
				MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11      0x10
				MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12      0x10
				MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13      0x10
				MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14      0x10
				MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15      0x10

				MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16      0x10
				MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17      0x10
				MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18      0x10
				MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19      0x10
				MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20      0x10
				MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21      0x10
				MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22      0x10
				MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23      0x10
			>;
		};
	}; // ipu1

		
		enet {
		pinctrl_enet_ar8035: ar8035 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b8b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				/* AR8035 reset */
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x130b0
				/* AR8035 interrupt */
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18		0x80000000
				/* GPIO16 -> AR8035 25MHz */
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0xc0000000
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x80000000
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b030
				/* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x0a0b1
				/* AR8035 pin strapping: IO voltage: pull up */
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b030
				/* AR8035 pin strapping: PHYADDR#0: pull down */
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x13030
				/* AR8035 pin strapping: PHYADDR#1: pull down */
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x13030
				/* AR8035 pin strapping: MODE#1: pull up */
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b030
				/* AR8035 pin strapping: MODE#3: pull up */
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b030
				/* AR8035 pin strapping: MODE#0: pull down */
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x13030

				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x03000
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x03000
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x03000
			>;
		};
	};
	
			
		val {
		pinctrl_cubox_i_usbh1_vbus: cubox-i-usbh1-vbus {
			fsl,pins = <MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x4001b0b0>;
		};
		
		pinctrl_cubox_i_usbotg_vbus: cubox-i-usbotg-vbus {
			fsl,pins = <MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x4001b0b0>;
		};
		
		pinctrl_ais_usdhc2_aux: ais-usdhc2-aux {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04    0x1f071
			>;
		};

		
		pinctrl_ais_usdhc2: ais-usdhc2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
		
		pinctrl_microsom_uart1: microsom-uart1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};
		};
}; // &iomuxc


&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <
		&pinctrl_ais_usdhc2_aux
		&pinctrl_ais_usdhc2
	>;
	bus-width = <4>;
	/*cd-gpios = <&gpio1 4 0>;*/
	no-1-8-v;
	pm-ignore-notify;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_microsom_uart1>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_ar8035>;
	phy-mode = "rgmii";
	phy-reset-duration = <2>;
	phy-reset-gpios = <&gpio4 15 0>;
	status = "okay";
};


