stmt (3):1:1 ;
    expr (4):1:1 ()=>
        expr (2):1:7 0
        type (1):1:1 (inferred)
stmt (3):2:1 ;
    expr (4):2:1 ()=>
        expr (4):2:7 ()=>
            expr (2):2:13 0
            type (1):2:7 (inferred)
        type (1):2:1 (inferred)
stmt (3):3:1 ;
    expr (4):3:1 ()=>
        param   :3:2 x
        type (1):3:2 (inferred)
        expr (1):3:2 (empty)
        expr (2):3:8 x
        type (1):3:1 (inferred)
stmt (3):4:1 ;
    expr (4):4:1 ()=>
        param   :4:2 x
        type (1):4:2 (inferred)
        expr (1):4:2 (empty)
        param   :4:5 y
        type (1):4:5 (inferred)
        expr (1):4:5 (empty)
        param   :4:8 z
        type (1):4:8 (inferred)
        expr (1):4:8 (empty)
        expr (2):4:14 x
        type (1):4:1 (inferred)
stmt (3):5:1 ;
    expr (4):5:1 ()=>
        param   :5:2 x
        type (2):5:5 i32
        expr (1):5:2 (empty)
        expr (2):5:18 x
        type (2):5:11 u32
stmt (3):6:1 ;
    expr (4):6:1 ()=>
        param   :6:2 x
        type (1):6:2 (inferred)
        expr (2):6:6 1
        expr (2):6:12 x
        type (1):6:1 (inferred)
stmt (3):7:1 ;
    expr (4):7:1 ()=>
        param   :7:2 x
        type (2):7:5 i32
        expr (2):7:11 1
        expr (2):7:17 x
        type (1):7:1 (inferred)
