
*** Running vivado
    with args -log controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source controller.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Apr  3 18:00:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source controller.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Engineering/Projects/verilog-breadboard-computer/verilog-breadboard-computer.srcs/utils_1/imports/synth_1/ALU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Engineering/Projects/verilog-breadboard-computer/verilog-breadboard-computer.srcs/utils_1/imports/synth_1/ALU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top controller -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18236
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 826.184 ; gain = 471.750
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:1]
WARNING: [Synth 8-11581] system task call 'finish' not supported [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:12]
WARNING: [Synth 8-85] always block has no event control specified [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:15]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/program-counter.v:1]
WARNING: [Synth 8-567] referenced signal 'PC' should be on the sensitivity list [C:/Engineering/Projects/verilog-breadboard-computer/components/design/program-counter.v:17]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (0#1) [C:/Engineering/Projects/verilog-breadboard-computer/components/design/program-counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_4bit' [C:/Engineering/Projects/verilog-breadboard-computer/components/primitive/behavioural/register-4bit-b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_4bit' (0#1) [C:/Engineering/Projects/verilog-breadboard-computer/components/primitive/behavioural/register-4bit-b.v:1]
WARNING: [Synth 8-7071] port 'display' of module 'reg_4bit' is unconnected for instance 'mar' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:44]
WARNING: [Synth 8-7023] instance 'mar' of module 'reg_4bit' has 6 connections declared, but only 5 given [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:44]
INFO: [Synth 8-6157] synthesizing module 'ram_16_word' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/ram-16-word-b.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ram_16_word' (0#1) [C:/Engineering/Projects/verilog-breadboard-computer/components/design/ram-16-word-b.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_register' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/instruction-register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_register' (0#1) [C:/Engineering/Projects/verilog-breadboard-computer/components/design/instruction-register.v:1]
WARNING: [Synth 8-7071] port 'display' of module 'instruction_register' is unconnected for instance 'ir' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:65]
WARNING: [Synth 8-7023] instance 'ir' of module 'instruction_register' has 7 connections declared, but only 6 given [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:65]
INFO: [Synth 8-6157] synthesizing module 'cpu_register' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/cpu-register.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cpu_register' (0#1) [C:/Engineering/Projects/verilog-breadboard-computer/components/design/cpu-register.v:1]
WARNING: [Synth 8-6090] variable 'state' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:198]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:1]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:99]
WARNING: [Synth 8-6014] Unused sequential element MAROe_reg was removed.  [C:/Engineering/Projects/verilog-breadboard-computer/components/design/controller.v:132]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 933.941 ; gain = 579.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 933.941 ; gain = 579.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 933.941 ; gain = 579.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Engineering/Projects/verilog-breadboard-computer/verilog-breadboard-computer.srcs/utils_1/imports/synth_1/ALU.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 933.941 ; gain = 579.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 933.941 ; gain = 579.508
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'controller'
WARNING: [Synth 8-327] inferring latch for variable 'PC_reg' [C:/Engineering/Projects/verilog-breadboard-computer/components/design/program-counter.v:11]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                             0000
                  iSTATE |                            00010 |                             0001
                 iSTATE0 |                            00100 |                             0010
                 iSTATE1 |                            01000 |                             0011
                 iSTATE2 |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 933.941 ; gain = 579.508
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   5 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (pc/PC_reg[3]__0) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (pc/PC_reg[2]__0) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (pc/PC_reg[1]__0) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (pc/PC_reg[0]__0) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[4]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[3]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[2]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[1]) is unused and will be removed from module controller.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[0]) is unused and will be removed from module controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1076.730 ; gain = 722.297
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1101.574 ; gain = 747.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1101.574 ; gain = 747.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1303.422 ; gain = 948.988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1304.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e603e7ca
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1427.848 ; gain = 1080.004
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Engineering/Projects/verilog-breadboard-computer/verilog-breadboard-computer.runs/synth_1/controller.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file controller_utilization_synth.rpt -pb controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 18:00:57 2025...
