# ğŸ§  VHDL-Based Microcontroller Simulation (FPGA4 Adaptation)

A fully modular **microcontroller simulation in VHDL**, adapted and extended from the **FPGA4 Student Series**.  
This project demonstrates instruction decoding, memory handling, and I/O port simulation using a clocked architecture â€” verified through waveform simulation.

---

## ğŸ”¹ Overview

This project implements the **core components of a simple microcontroller** entirely in **VHDL**, with a structured approach to simulate the instruction execution process.  
Each hardware module â€” including ALU, Control Unit, Memory, and I/O ports â€” is individually designed, then integrated into a top-level entity for complete system simulation.

---

## âš™ï¸ Features

- ğŸ§© **Instruction Execution:** Supports arithmetic and logic operations via ALU.  
- ğŸ’¾ **Memory Design:** Separate ROM and RAM for instruction and data handling.  
- ğŸ”Œ **I/O Interfacing:** `port_in_xx` and `port_out_xx` modules emulate hardware interfacing.  
- â±ï¸ **Clocked Synchronization:** All modules operate on rising-edge clock signals.  
- ğŸ§  **Simulation Verified:** Verified using ModelSim for waveform and opcode analysis.

---

## ğŸ§© Project Architecture

+-----------------------+
| Control Unit |
| (Instruction Decode) |
+----------+------------+
|
v
+----------+------------+
| ALU |
| (Arithmetic & Logic) |
+----------+------------+
|
v
+----------+------------+
| Memory (RAM / ROM) |
| Data & Instruction |
+----------+------------+
|
v
+----------+------------+
| Input / Output Ports |
| External Interaction |
+-----------------------+


---

## ğŸ§ª Simulation Environment

- **Language:** VHDL  
- **Tools:**  Vivado  
- **Target FPGA (optional):** Nexys A7 or Spartan-6  
- **Verification:** All modules tested using custom testbench files  

Simulation focuses on:
- Instruction fetch â†’ decode â†’ execute cycle  
- Signal propagation across modules  
- Timing and synchronization verification  

---

## ğŸ“ Directory Structure
Microcontroller_Simulation
â”‚
â”œâ”€â”€ /src
â”‚ â”œâ”€â”€ ALU.vhd
â”‚ â”œâ”€â”€ Control_Unit.vhd
â”‚ â”œâ”€â”€ Input_Ports.vhd
â”‚ â”œâ”€â”€ Output_Ports.vhd
â”‚ â”œâ”€â”€ RAM.vhd
â”‚ â”œâ”€â”€ ROM.vhd
â”‚ â””â”€â”€ Top_Level.vhd
â”‚
â”œâ”€â”€ /tb
â”‚ â””â”€â”€ testbench.vhd
â”‚
â”œâ”€â”€ /simulation
â”‚ â”œâ”€â”€ waveform_screenshots/
â”‚ â””â”€â”€ results.txt
â”‚
â””â”€â”€ README.md


---

## ğŸ“Š Example Simulation Output

| Operation | Opcode | Input | Output | Verified On |
|------------|--------|--------|----------|--------------|
| ADD        | 0001   | 5 + 3  | 8        | ModelSim     |
| AND        | 0010   | 1010 & 1100 | 1000 | ModelSim     |
| OUT PORT   | 1000   | 0xFF  | LED Port High | ModelSim     |

---

## ğŸ§  Key Learnings

- Understanding of **microcontroller datapath design**  
- Practical use of **VHDL modular design**  
- Simulation-based debugging and waveform interpretation  
- Insight into **opcode control and execution flow**  

---

## ğŸ”— Credits & References

This project is **inspired by and adapted from the FPGA4 Student Series**:  
> [FPGA4Student â€“ Simple VHDL Microcontroller](https://www.fpga4student.com/)

All base modules (ALU, Control Unit, Memory, I/O) were studied from FPGA4 and restructured for deeper simulation analysis, improved modularity, and educational enhancement.

---

## âš–ï¸ License

This project is licensed under the **MIT License** â€” see the [LICENSE](LICENSE) file for details.  

**Â© 2025 Bharat Y S**

---

## ğŸ¤ Acknowledgements

Special thanks to **FPGA4 Student Series** for their foundational material and clear architectural explanations, which formed the basis of this simulation work.

---

## ğŸš€ Future Improvements

- Implement UART interface for serial communication  
- Add stack memory and interrupt handling  
- Expand instruction set and support pipelined operations  
- Deploy on FPGA board (Nexys A7 or Spartan-6)

---

## ğŸ§© Author

**Bharat Y S**  
_M.Tech in Embedded Systems_  
Focus Areas: Embedded Design | VLSI | Chip Verification | FPGA-based Systems  

