
ubuntu-preinstalled/printerbanner:     file format elf32-littlearm


Disassembly of section .init:

000006a4 <.init>:
 6a4:	push	{r3, lr}
 6a8:	bl	f04 <abort@plt+0x744>
 6ac:	pop	{r3, pc}

Disassembly of section .plt:

000006b0 <raise@plt-0x14>:
 6b0:	push	{lr}		; (str lr, [sp, #-4]!)
 6b4:	ldr	lr, [pc, #4]	; 6c0 <raise@plt-0x4>
 6b8:	add	lr, pc, lr
 6bc:	ldr	pc, [lr, #8]!
 6c0:	andeq	r3, r1, ip, lsr #17

000006c4 <raise@plt>:
 6c4:	add	ip, pc, #0, 12
 6c8:	add	ip, ip, #77824	; 0x13000
 6cc:	ldr	pc, [ip, #2220]!	; 0x8ac

000006d0 <__cxa_finalize@plt>:
 6d0:	add	ip, pc, #0, 12
 6d4:	add	ip, ip, #77824	; 0x13000
 6d8:	ldr	pc, [ip, #2212]!	; 0x8a4

000006dc <strtol@plt>:
 6dc:	add	ip, pc, #0, 12
 6e0:	add	ip, ip, #77824	; 0x13000
 6e4:	ldr	pc, [ip, #2204]!	; 0x89c

000006e8 <free@plt>:
 6e8:	add	ip, pc, #0, 12
 6ec:	add	ip, ip, #77824	; 0x13000
 6f0:	ldr	pc, [ip, #2196]!	; 0x894

000006f4 <fgets@plt>:
 6f4:	add	ip, pc, #0, 12
 6f8:	add	ip, ip, #77824	; 0x13000
 6fc:	ldr	pc, [ip, #2188]!	; 0x88c

00000700 <strlcat@plt>:
 700:	add	ip, pc, #0, 12
 704:	add	ip, ip, #77824	; 0x13000
 708:	ldr	pc, [ip, #2180]!	; 0x884

0000070c <err@plt>:
 70c:	add	ip, pc, #0, 12
 710:	add	ip, ip, #77824	; 0x13000
 714:	ldr	pc, [ip, #2172]!	; 0x87c

00000718 <fwrite@plt>:
 718:	add	ip, pc, #0, 12
 71c:	add	ip, ip, #77824	; 0x13000
 720:	ldr	pc, [ip, #2164]!	; 0x874

00000724 <puts@plt>:
 724:	add	ip, pc, #0, 12
 728:	add	ip, ip, #77824	; 0x13000
 72c:	ldr	pc, [ip, #2156]!	; 0x86c

00000730 <malloc@plt>:
 730:	add	ip, pc, #0, 12
 734:	add	ip, ip, #77824	; 0x13000
 738:	ldr	pc, [ip, #2148]!	; 0x864

0000073c <__libc_start_main@plt>:
 73c:	add	ip, pc, #0, 12
 740:	add	ip, ip, #77824	; 0x13000
 744:	ldr	pc, [ip, #2140]!	; 0x85c

00000748 <__gmon_start__@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #77824	; 0x13000
 750:	ldr	pc, [ip, #2132]!	; 0x854

00000754 <exit@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #77824	; 0x13000
 75c:	ldr	pc, [ip, #2124]!	; 0x84c

00000760 <strlcpy@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #77824	; 0x13000
 768:	ldr	pc, [ip, #2116]!	; 0x844

0000076c <strlen@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #77824	; 0x13000
 774:	ldr	pc, [ip, #2108]!	; 0x83c

00000778 <warnx@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #77824	; 0x13000
 780:	ldr	pc, [ip, #2100]!	; 0x834

00000784 <getopt@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #77824	; 0x13000
 78c:	ldr	pc, [ip, #2092]!	; 0x82c

00000790 <putchar@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #77824	; 0x13000
 798:	ldr	pc, [ip, #2084]!	; 0x824

0000079c <__printf_chk@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #77824	; 0x13000
 7a4:	ldr	pc, [ip, #2076]!	; 0x81c

000007a8 <errx@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #77824	; 0x13000
 7b0:	ldr	pc, [ip, #2068]!	; 0x814

000007b4 <putc@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #77824	; 0x13000
 7bc:	ldr	pc, [ip, #2060]!	; 0x80c

000007c0 <abort@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #77824	; 0x13000
 7c8:	ldr	pc, [ip, #2052]!	; 0x804

Disassembly of section .text:

000007d0 <.text>:
     7d0:	svcmi	0x00f0e92d
     7d4:			; <UNDEFINED> instruction: 0xf8dfb08b
     7d8:	strmi	r7, [r4], -r4, ror #11
     7dc:	strbls	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
     7e0:			; <UNDEFINED> instruction: 0xf8df460d
     7e4:	ldrbtmi	r8, [pc], #-1504	; 7ec <abort@plt+0x2c>
     7e8:	ldrbvs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
     7ec:	ldrbtmi	r4, [r8], #1273	; 0x4f9
     7f0:			; <UNDEFINED> instruction: 0x4629447e
     7f4:			; <UNDEFINED> instruction: 0x4620463a
     7f8:	svc	0x00c4f7ff
     7fc:	andsle	r1, pc, r1, asr #24
     800:	andsle	r2, r3, r4, ror r8
     804:			; <UNDEFINED> instruction: 0xf0002877
     808:	stmdacs	r4!, {r0, r1, r2, r7, r8, pc}^
     80c:	cmnhi	pc, r0	; <UNPREDICTABLE>
     810:	ldrcc	pc, [r8, #2271]!	; 0x8df
     814:			; <UNDEFINED> instruction: 0xf8df222f
     818:			; <UNDEFINED> instruction: 0x210105b8
     81c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
     820:			; <UNDEFINED> instruction: 0xf7ff681b
     824:	andcs	lr, r1, sl, ror pc
     828:	svc	0x0094f7ff
     82c:	ldrtmi	r4, [sl], -r9, lsr #12
     830:	movwcs	r4, #5664	; 0x1620
     834:	andcc	pc, r4, r9, asr #17
     838:	svc	0x00a4f7ff
     83c:	bicsle	r1, pc, r1, asr #24
     840:	ldrne	pc, [r0, #2271]	; 0x8df
     844:			; <UNDEFINED> instruction: 0xf8df2300
     848:			; <UNDEFINED> instruction: 0xf8df2590
     84c:	ldmdapl	r0!, {r4, r7, r8, sl, pc}^
     850:	ldrbtmi	r4, [r8], #1146	; 0x47a
     854:	stmdavs	r2, {r0, r1, r2, r4, fp, sp, lr}
     858:			; <UNDEFINED> instruction: 0xf8c8429f
     85c:	bl	fe90c884 <abort@plt+0xfe90c0c4>
     860:	andls	r0, r6, #33554432	; 0x2000000
     864:	addeq	lr, r2, #5120	; 0x1400
     868:	lfmle	f1, 1, [r6, #-20]	; 0xffffffec
     86c:	stmibeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     870:	blx	2522e2 <abort@plt+0x251b22>
     874:			; <UNDEFINED> instruction: 0xf04ff907
     878:	ldrbmi	r0, [r0], -r1, lsl #22
     87c:			; <UNDEFINED> instruction: 0xf0004639
     880:			; <UNDEFINED> instruction: 0xf10afba7
     884:	strbmi	r0, [sl, #2692]	; 0xa84
     888:	movweq	lr, #2824	; 0xb08
     88c:	andlt	pc, ip, r3, lsl #17
     890:			; <UNDEFINED> instruction: 0xf8c8d1f3
     894:			; <UNDEFINED> instruction: 0xf8c80090
     898:	blls	19c8c0 <abort@plt+0x19c100>
     89c:	eorls	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     8a0:	svceq	0x0000f1b9
     8a4:	subhi	pc, sp, #0
     8a8:	ldrge	pc, [r4, #-2271]!	; 0xfffff721
     8ac:	adcmi	r2, ip, #0, 10
     8b0:			; <UNDEFINED> instruction: 0xf8ca44fa
     8b4:			; <UNDEFINED> instruction: 0xf8ca5008
     8b8:	ldcle	0, cr5, [r3, #-576]	; 0xfffffdc0
     8bc:			; <UNDEFINED> instruction: 0xf04f9b05
     8c0:	strbmi	r0, [r7], -r1, lsl #16
     8c4:	bleq	13cf58 <abort@plt+0x13c798>
     8c8:	svceq	0x0004f85b
     8cc:			; <UNDEFINED> instruction: 0xf7ff3501
     8d0:	adcmi	lr, r7, #312	; 0x138
     8d4:	andvc	pc, r8, sl, asr #17
     8d8:	streq	pc, [r1, -r7, lsl #2]
     8dc:			; <UNDEFINED> instruction: 0xf8ca4405
     8e0:			; <UNDEFINED> instruction: 0xd1f15090
     8e4:	ldrbtmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
     8e8:			; <UNDEFINED> instruction: 0xf8d4447c
     8ec:			; <UNDEFINED> instruction: 0x46102090
     8f0:			; <UNDEFINED> instruction: 0xf7ff9206
     8f4:	bls	1bc574 <abort@plt+0x1bbdb4>
     8f8:	addseq	pc, r4, r4, asr #17
     8fc:			; <UNDEFINED> instruction: 0xf0002800
     900:			; <UNDEFINED> instruction: 0x46498257
     904:	svc	0x002cf7ff
     908:	vldrne	s18, [r7, #-20]	; 0xffffffec
     90c:			; <UNDEFINED> instruction: 0xb1a36853
     910:	ldrbpl	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     914:			; <UNDEFINED> instruction: 0xf8d4447d
     918:			; <UNDEFINED> instruction: 0x46292090
     91c:			; <UNDEFINED> instruction: 0x0094f8d4
     920:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     924:			; <UNDEFINED> instruction: 0xf8d46839
     928:			; <UNDEFINED> instruction: 0xf8d42090
     92c:			; <UNDEFINED> instruction: 0xf7ff0094
     930:			; <UNDEFINED> instruction: 0xf857eee8
     934:	blcs	1054c <abort@plt+0xfd8c>
     938:			; <UNDEFINED> instruction: 0xf8dfd1ed
     93c:	ldrbtmi	r4, [ip], #-1200	; 0xfffffb50
     940:			; <UNDEFINED> instruction: 0x0094f8d4
     944:	svc	0x0012f7ff
     948:	addseq	pc, r8, r4, asr #17
     94c:	strthi	pc, [r0], #2271	; 0x8df
     950:			; <UNDEFINED> instruction: 0xf8d844f8
     954:	blcs	c95c <abort@plt+0xc19c>
     958:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
     95c:	ldrpl	pc, [r4], #2271	; 0x8df
     960:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
     964:			; <UNDEFINED> instruction: 0x2098f8d5
     968:	addscc	pc, r0, r5, asr #17
     96c:	umlalvs	r4, fp, sl, r2
     970:			; <UNDEFINED> instruction: 0xf8dfdd27
     974:			; <UNDEFINED> instruction: 0xf8df4484
     978:	ldrbtmi	r7, [ip], #-1156	; 0xfffffb7c
     97c:			; <UNDEFINED> instruction: 0xf8d5447f
     980:	ldclpl	0, cr2, [r1], {148}	; 0x94
     984:	strle	r0, [r5], #-1547	; 0xfffff9f5
     988:	ldrbtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     98c:			; <UNDEFINED> instruction: 0xf853447b
     990:	ldmdblt	fp!, {r0, r5, ip, sp}
     994:			; <UNDEFINED> instruction: 0xf7ff4620
     998:			; <UNDEFINED> instruction: 0xf8d7eef0
     99c:	movwcc	r3, #4240	; 0x1090
     9a0:	addscc	pc, r0, r7, asr #17
     9a4:	ldrbcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     9a8:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
     9ac:			; <UNDEFINED> instruction: 0x1098f8d2
     9b0:	addsvs	r3, r3, r1, lsl #6
     9b4:	blle	ff8913e8 <abort@plt+0xff890c28>
     9b8:			; <UNDEFINED> instruction: 0x3090f8d2
     9bc:			; <UNDEFINED> instruction: 0xf0402b00
     9c0:			; <UNDEFINED> instruction: 0xf8df8133
     9c4:	ldrbtmi	r3, [fp], #-1092	; 0xfffffbbc
     9c8:	bcs	1ab38 <abort@plt+0x1a378>
     9cc:			; <UNDEFINED> instruction: 0x81b1f040
     9d0:	ldrtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     9d4:			; <UNDEFINED> instruction: 0xf8df2200
     9d8:			; <UNDEFINED> instruction: 0xf8df9438
     9dc:	ldrbtmi	r7, [fp], #-1080	; 0xfffffbc8
     9e0:			; <UNDEFINED> instruction: 0x960844f9
     9e4:	addsvs	r4, sl, pc, ror r4
     9e8:	moveq	pc, #1073741826	; 0x40000002
     9ec:			; <UNDEFINED> instruction: 0xf1079309
     9f0:	movwls	r0, #21260	; 0x530c
     9f4:	strtcc	pc, [r0], #-2271	; 0xfffff721
     9f8:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
     9fc:	ldrdeq	lr, [r5, -r3]!
     a00:	vsubl.s8	q2, d16, d10
     a04:	ldmdavs	fp, {r1, r3, r6, r7, r8, pc}^
     a08:			; <UNDEFINED> instruction: 0xf0402b00
     a0c:			; <UNDEFINED> instruction: 0xf8df8110
     a10:	eorcs	r4, r0, #12, 8	; 0xc000000
     a14:			; <UNDEFINED> instruction: 0xf104447c
     a18:			; <UNDEFINED> instruction: 0xf104039f
     a1c:	vrhadd.s8	d0, d20, d16
     a20:	movwls	r1, #25635	; 0x6423
     a24:			; <UNDEFINED> instruction: 0xf8039107
     a28:	addsmi	r2, ip, #1, 30
     a2c:	blmi	fff35220 <abort@plt+0xfff34a60>
     a30:	bmi	fff0a448 <abort@plt+0xfff09c88>
     a34:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
     a38:			; <UNDEFINED> instruction: 0xf8d3447a
     a3c:	ldmvs	r9, {r2, r4, r7}
     a40:	addsvs	pc, r0, r3, asr #17
     a44:	mcrrpl	14, 15, r4, r1, cr8
     a48:			; <UNDEFINED> instruction: 0xf8c3447e
     a4c:	stmib	r3, {r3, r5, r8, ip, lr}^
     a50:	ldrmi	r5, [sp], -fp, asr #10
     a54:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
     a58:	smlawtcs	r4, r3, r8, pc	; <UNPREDICTABLE>
     a5c:	ldrdcs	pc, [r4, -r5]!
     a60:	teqmi	r7, #536870916	; 0x20000004	; <UNPREDICTABLE>
     a64:	vqsub.s8	d4, d16, d10
     a68:	ldcpl	0, cr8, [r0], #872	; 0x368
     a6c:			; <UNDEFINED> instruction: 0xf8c5686b
     a70:	blcs	ce8 <abort@plt+0x528>
     a74:	sbchi	pc, r3, r0, asr #32
     a78:	ldclle	8, cr2, [pc, #-508]	; 884 <abort@plt+0xc4>
     a7c:	stcle	8, cr2, [r6, #-768]	; 0xfffffd00
     a80:	ldrbtmi	r4, [sl], #-2794	; 0xfffff516
     a84:	ldrdcc	pc, [r8, -r2]!
     a88:			; <UNDEFINED> instruction: 0xf8c23301
     a8c:	blmi	ffa0cf34 <abort@plt+0xffa0c774>
     a90:	eorseq	pc, pc, r0
     a94:			; <UNDEFINED> instruction: 0xf8c3447b
     a98:			; <UNDEFINED> instruction: 0xf8d7009c
     a9c:			; <UNDEFINED> instruction: 0xf04f3130
     aa0:			; <UNDEFINED> instruction: 0xf8d70c00
     aa4:	bls	140d1c <abort@plt+0x14055c>
     aa8:	ldrmi	r4, [sl], #-1048	; 0xfffffbe8
     aac:	ldmcc	pc!, {r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     ab0:			; <UNDEFINED> instruction: 0xf812e006
     ab4:	movwcc	r1, #6913	; 0x1b01
     ab8:	stceq	0, cr15, [r1], {79}	; 0x4f
     abc:	cmnle	ip, r0, lsl #18
     ac0:	bl	fea114d4 <abort@plt+0xfea10d14>
     ac4:	mvnsle	r0, r3, lsl #28
     ac8:	ldrbtmi	r4, [sl], #-2778	; 0xfffff526
     acc:	adds	pc, ip, r2, asr #17
     ad0:	svceq	0x0000f1bc
     ad4:			; <UNDEFINED> instruction: 0xf8c2d001
     ad8:	blls	18cfa0 <abort@plt+0x18c7e0>
     adc:			; <UNDEFINED> instruction: 0xf8032220
     ae0:	addsmi	r2, ip, #1, 30
     ae4:	blmi	ff5352d8 <abort@plt+0xff534b18>
     ae8:	ldrbtmi	r2, [fp], #-388	; 0xfffffe7c
     aec:	ldrdcs	pc, [r4, -r3]!
     af0:	addsne	pc, r0, r3, asr #17
     af4:			; <UNDEFINED> instruction: 0xf8c33201
     af8:	blmi	ff408f90 <abort@plt+0xff4087d0>
     afc:			; <UNDEFINED> instruction: 0xf8d3447b
     b00:	bcs	8fa8 <abort@plt+0x87e8>
     b04:	ldmvs	sl, {r1, r3, r5, r7, ip, lr, pc}
     b08:	addsvs	r3, sl, r1, lsl #4
     b0c:	blmi	ff33a8dc <abort@plt+0xff33a11c>
     b10:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     b14:			; <UNDEFINED> instruction: 0xe66c601a
     b18:	andcs	r4, sl, #206848	; 0x32800
     b1c:	ldmpl	r3!, {r8, sp}^
     b20:			; <UNDEFINED> instruction: 0xf7ff6818
     b24:	mcrne	13, 2, lr, cr3, cr12, {6}
     b28:	andeq	pc, r0, r8, asr #17
     b2c:			; <UNDEFINED> instruction: 0xf67f2b83
     b30:	stmibmi	r5, {r5, r6, r9, sl, fp, sp, pc}^
     b34:	ldrbtmi	r2, [r9], #-1
     b38:	mrc	7, 1, APSR_nzcv, cr6, cr15, {7}
     b3c:			; <UNDEFINED> instruction: 0xf8d94bc3
     b40:	ldrbtmi	ip, [fp], #-292	; 0xfffffedc
     b44:			; <UNDEFINED> instruction: 0xf8934463
     b48:	bl	3b8b54 <abort@plt+0x3b8394>
     b4c:			; <UNDEFINED> instruction: 0xf8c90300
     b50:	addmi	r3, r3, #44, 2
     b54:	stmdbls	r7, {r0, r2, r3, r8, sl, fp, ip, lr, pc}
     b58:	strmi	r9, [r2], #-2569	; 0xfffff5f7
     b5c:	smlawtcs	r3, r8, r8, r1
     b60:	blne	7eb70 <abort@plt+0x7e3b0>
     b64:			; <UNDEFINED> instruction: 0xd1fb4290
     b68:			; <UNDEFINED> instruction: 0x46184ab9
     b6c:			; <UNDEFINED> instruction: 0xf8c2447a
     b70:	bmi	fee0cde8 <abort@plt+0xfee0c628>
     b74:	tsteq	r2, ip, lsl #2	; <UNPREDICTABLE>
     b78:			; <UNDEFINED> instruction: 0xf8d2447a
     b7c:			; <UNDEFINED> instruction: 0xf8c2c004
     b80:			; <UNDEFINED> instruction: 0xf1bc1124
     b84:	adcsle	r0, r8, r0, lsl #30
     b88:			; <UNDEFINED> instruction: 0x460249b3
     b8c:	andcs	r9, r1, r0, lsl #6
     b90:			; <UNDEFINED> instruction: 0x46734479
     b94:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     b98:			; <UNDEFINED> instruction: 0xf8dfe7af
     b9c:	andcs	sl, r0, r0, asr #5
     ba0:	ldrbtmi	r4, [sl], #2735	; 0xaaf
     ba4:	teqcc	r0, sl, asr #17	; <UNPREDICTABLE>
     ba8:	bls	2123fc <abort@plt+0x211c3c>
     bac:	adds	pc, ip, sl, asr #17
     bb0:	addseq	pc, r0, sl, asr #17
     bb4:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
     bb8:	ldrdcs	pc, [ip, -sl]!
     bbc:			; <UNDEFINED> instruction: 0xf8db4282
     bc0:	blle	584bc8 <abort@plt+0x584408>
     bc4:	ldrbmi	r4, [r0], r3, lsl #12
     bc8:			; <UNDEFINED> instruction: 0xf8d8e008
     bcc:			; <UNDEFINED> instruction: 0xf8d83090
     bd0:	movwcc	r2, #4396	; 0x112c
     bd4:	addscc	pc, r0, r8, asr #17
     bd8:	sfmle	f4, 4, [sl], {147}	; 0x93
     bdc:	blvc	691d30 <abort@plt+0x691570>
     be0:	rscsle	r2, r2, r0, lsl #20
     be4:	umlaleq	pc, r0, r3, r8	; <UNPREDICTABLE>
     be8:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
     bec:	ldrdne	pc, [r0], -fp
     bf0:			; <UNDEFINED> instruction: 0xf8dbe7eb
     bf4:	andcs	r1, sl, r0
     bf8:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
     bfc:			; <UNDEFINED> instruction: 0xf8d5e74d
     c00:	movwcs	r1, #304	; 0x130
     c04:	andcs	r9, r1, r2
     c08:			; <UNDEFINED> instruction: 0xf8d59101
     c0c:	tstls	r0, ip, lsr #2
     c10:	ldrbtmi	r4, [r9], #-2452	; 0xfffff66c
     c14:	stcl	7, cr15, [r2, #1020]	; 0x3fc
     c18:			; <UNDEFINED> instruction: 0x009cf8d5
     c1c:	ldmibmi	r2, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
     c20:	ldrbtmi	r2, [r9], #-1
     c24:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
     c28:			; <UNDEFINED> instruction: 0xf7ff2001
     c2c:	stmibmi	pc, {r2, r4, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
     c30:	andcs	r5, r1, r3, lsl #25
     c34:			; <UNDEFINED> instruction: 0xf7ff4479
     c38:			; <UNDEFINED> instruction: 0xe6e8edb2
     c3c:	strbmi	r4, [r5], -ip, lsl #17
     c40:	svcmi	0x008d4c8c
     c44:			; <UNDEFINED> instruction: 0xf7ff4478
     c48:	ldrbtmi	lr, [ip], #-3438	; 0xfffff292
     c4c:	ldrbtmi	r2, [pc], #-768	; c54 <abort@plt+0x494>
     c50:	andcc	pc, r8, r8, asr #17
     c54:			; <UNDEFINED> instruction: 0xf8dfe009
     c58:	ldrbtmi	r8, [r8], #548	; 0x224
     c5c:	ldrdcc	pc, [r8], -r8
     c60:			; <UNDEFINED> instruction: 0xf8c83301
     c64:	blcs	1fccc8c <abort@plt+0x1fcc4cc>
     c68:			; <UNDEFINED> instruction: 0xf854dc0d
     c6c:	ldrtmi	r2, [r9], -r3, lsr #32
     c70:			; <UNDEFINED> instruction: 0xf7ff2001
     c74:	stmiavs	fp!, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
     c78:	ldrbeq	r3, [sl, -r1, lsl #6]
     c7c:	andcs	sp, sl, fp, ror #3
     c80:	stc	7, cr15, [r6, #1020]	; 0x3fc
     c84:	ldmdami	lr!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     c88:	ldclmi	6, cr4, [lr, #-272]!	; 0xfffffef0
     c8c:			; <UNDEFINED> instruction: 0xf7ff4478
     c90:	ldmdbmi	sp!, {r1, r3, r6, r8, sl, fp, sp, lr, pc}^
     c94:	ldrbtmi	r2, [sp], #-1
     c98:			; <UNDEFINED> instruction: 0xf7ff4479
     c9c:	movwcs	lr, #3456	; 0xd80
     ca0:			; <UNDEFINED> instruction: 0xf8c8461a
     ca4:	strtmi	r3, [r9], -r8
     ca8:			; <UNDEFINED> instruction: 0xf7ff2001
     cac:	stmiavs	r2!, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     cb0:	adcvs	r3, r2, r1, lsl #4
     cb4:			; <UNDEFINED> instruction: 0xddf62a09
     cb8:			; <UNDEFINED> instruction: 0xf8df4874
     cbc:	ldrbtmi	r9, [r8], #-468	; 0xfffffe2c
     cc0:			; <UNDEFINED> instruction: 0xf7ff4f74
     cc4:	blmi	19bc18c <abort@plt+0x19bb9cc>
     cc8:	adcvs	r2, r2, r0, lsl #4
     ccc:	ldrbtmi	r4, [pc], #-1273	; cd4 <abort@plt+0x514>
     cd0:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
     cd4:			; <UNDEFINED> instruction: 0x46494d70
     cd8:	andcs	r4, r1, r0, ror ip
     cdc:	ldrdge	pc, [r0, #143]	; 0x8f
     ce0:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     ce4:	ldrbtmi	r6, [sp], #-2235	; 0xfffff745
     ce8:	ldrbtmi	r4, [sl], #1148	; 0x47c
     cec:	addscc	pc, r0, r7, asr #17
     cf0:	ldrbmi	r5, [r1], -sl, ror #25
     cf4:			; <UNDEFINED> instruction: 0xf8c42001
     cf8:			; <UNDEFINED> instruction: 0xf7ff209c
     cfc:			; <UNDEFINED> instruction: 0xf8d4ed50
     d00:	stmiavs	r2!, {r4, r7, ip, sp}
     d04:			; <UNDEFINED> instruction: 0xf8c43301
     d08:	andcc	r3, r9, #144	; 0x90
     d0c:	sfmle	f4, 2, [pc, #588]!	; f60 <abort@plt+0x7a0>
     d10:	ldrdne	pc, [r0], -r8
     d14:			; <UNDEFINED> instruction: 0xf7ff200a
     d18:	stmiavs	r2!, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
     d1c:	teqmi	r6, #536870916	; 0x20000004	; <UNPREDICTABLE>
     d20:	adcvs	r3, r2, sl, lsl #4
     d24:	lfmle	f4, 2, [r5, #616]	; 0x268
     d28:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
     d2c:	ldcl	7, cr15, [sl], #1020	; 0x3fc
     d30:	ldmdbmi	sp, {r2, r4, r9, sl, sp, lr, pc}^
     d34:			; <UNDEFINED> instruction: 0xf8d32001
     d38:	ldrbtmi	r2, [r9], #-148	; 0xffffff6c
     d3c:	stc	7, cr15, [lr, #-1020]!	; 0xfffffc04
     d40:	vst1.16	{d30-d32}, [pc], r6
     d44:	mrrcmi	0, 8, r6, r9, cr0
     d48:	ldcl	7, cr15, [r2], #1020	; 0x3fc
     d4c:			; <UNDEFINED> instruction: 0xf8c4447c
     d50:	cmnlt	r8, #148	; 0x94
     d54:	andcs	r4, r9, #29696	; 0x7400
     d58:	tstcs	r1, r5, asr r8
     d5c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
     d60:			; <UNDEFINED> instruction: 0xf7ff681b
     d64:	blmi	14fc0d4 <abort@plt+0x14fb914>
     d68:			; <UNDEFINED> instruction: 0x0094f8d4
     d6c:	orrvs	pc, r0, pc, asr #8
     d70:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
     d74:	ldc	7, cr15, [lr], #1020	; 0x3fc
     d78:			; <UNDEFINED> instruction: 0xf8d4b1a0
     d7c:			; <UNDEFINED> instruction: 0x46285094
     d80:	ldcl	7, cr15, [r4], #1020	; 0x3fc
     d84:			; <UNDEFINED> instruction: 0xf8c41e43
     d88:	stclpl	0, cr0, [sl], #608	; 0x260
     d8c:	svclt	0x00042a0a
     d90:	addscc	pc, r8, r4, asr #17
     d94:	andls	pc, r3, r5, lsl #16
     d98:			; <UNDEFINED> instruction: 0xf7ffe5d8
     d9c:	andcs	lr, r0, r6, lsr #25
     da0:	ldcl	7, cr15, [r8], {255}	; 0xff
     da4:			; <UNDEFINED> instruction: 0x3094f8d4
     da8:	addseq	pc, r8, r4, asr #17
     dac:	strb	r7, [sp, #24]
     db0:	andcs	r4, r1, r1, asr #18
     db4:			; <UNDEFINED> instruction: 0xf7ff4479
     db8:	svclt	0x0000ecaa
     dbc:	andeq	r0, r0, r2, asr #22
     dc0:	andeq	r3, r1, r0, lsr #16
     dc4:	andeq	r3, r1, r6, lsl r8
     dc8:	andeq	r3, r1, r8, ror r7
     dcc:	andeq	r0, r0, r4, ror r0
     dd0:	ldrdeq	r0, [r0], -sl
     dd4:	andeq	r0, r0, r0, ror r0
     dd8:			; <UNDEFINED> instruction: 0x000137b4
     ddc:			; <UNDEFINED> instruction: 0x000137ba
     de0:	andeq	r3, r1, ip, asr r7
     de4:	andeq	r3, r1, r4, lsr #14
     de8:	andeq	r0, r0, ip, lsr #20
     dec:	andeq	r3, r1, lr, asr #13
     df0:			; <UNDEFINED> instruction: 0x000136bc
     df4:	andeq	r3, r1, sl, lsr #13
     df8:	andeq	r0, r0, r6, asr sl
     dfc:	muleq	r1, r0, r6
     e00:	andeq	r0, r0, r0, ror #21
     e04:	andeq	r3, r1, r4, ror #12
     e08:	andeq	r3, r1, r6, asr #12
     e0c:	andeq	r3, r1, lr, lsr #12
     e10:	andeq	r3, r1, ip, lsr #12
     e14:	andeq	r3, r1, r8, lsr #12
     e18:	andeq	r3, r1, r4, lsl r6
     e1c:	strdeq	r3, [r1], -r8
     e20:	ldrdeq	r3, [r1], -r6
     e24:	andeq	r0, r0, r4, lsr sl
     e28:	andeq	r0, r0, r4, lsr #24
     e2c:	andeq	r3, r1, sl, lsl #11
     e30:	andeq	r3, r1, r8, ror r5
     e34:	andeq	r3, r1, r2, asr #10
     e38:	andeq	r3, r1, r2, lsr #10
     e3c:	andeq	r3, r1, r0, lsl r5
     e40:	strdeq	r3, [r1], -sl
     e44:	muleq	r0, r0, r0
     e48:	andeq	r0, r0, r2, lsr #15
     e4c:	andeq	r0, r0, sl, lsr #22
     e50:	andeq	r3, r1, r0, lsr #9
     e54:	muleq	r1, r4, r4
     e58:	andeq	r0, r0, r8, asr #17
     e5c:	andeq	r3, r1, sl, ror #8
     e60:	andeq	r0, r0, r4, lsl #1
     e64:	andeq	r0, r0, lr, lsl r8
     e68:	andeq	r0, r0, r2, lsl #16
     e6c:	andeq	r0, r0, r0, ror #15
     e70:	andeq	r0, r0, r0, lsl #14
     e74:	andeq	r0, r0, r2, lsr #16
     e78:	andeq	r0, r0, r6, lsl r7
     e7c:			; <UNDEFINED> instruction: 0x000133b2
     e80:	andeq	r0, r0, r0, ror #13
     e84:	andeq	r0, r0, r6, lsl r7
     e88:	andeq	r0, r0, r4, lsl #14
     e8c:	strdeq	r0, [r0], -r6
     e90:	andeq	r0, r0, ip, ror #13
     e94:	andeq	r3, r1, lr, lsr r3
     e98:	andeq	r0, r0, r6, lsl #19
     e9c:	andeq	r3, r1, r4, lsr #6
     ea0:	ldrdeq	r0, [r0], -sl
     ea4:	andeq	r0, r0, r2, lsr #13
     ea8:	andeq	r0, r0, r6, asr #13
     eac:	andeq	r3, r1, r0, asr #5
     eb0:	ldrdeq	r0, [r0], -sl
     eb4:	andeq	r0, r0, ip, ror r0
     eb8:	andeq	r0, r0, ip, ror r5
     ebc:	bleq	3d000 <abort@plt+0x3c840>
     ec0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     ec4:	strbtmi	fp, [sl], -r2, lsl #24
     ec8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     ecc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     ed0:	ldrmi	sl, [sl], #776	; 0x308
     ed4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     ed8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     edc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     ee0:			; <UNDEFINED> instruction: 0xf85a4b06
     ee4:	stmdami	r6, {r0, r1, ip, sp}
     ee8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     eec:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
     ef0:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
     ef4:	andeq	r3, r1, r8, ror r0
     ef8:	andeq	r0, r0, r4, rrx
     efc:	andeq	r0, r0, r0, lsl #1
     f00:	andeq	r0, r0, r8, lsl #1
     f04:	ldr	r3, [pc, #20]	; f20 <abort@plt+0x760>
     f08:	ldr	r2, [pc, #20]	; f24 <abort@plt+0x764>
     f0c:	add	r3, pc, r3
     f10:	ldr	r2, [r3, r2]
     f14:	cmp	r2, #0
     f18:	bxeq	lr
     f1c:	b	748 <__gmon_start__@plt>
     f20:	andeq	r3, r1, r8, asr r0
     f24:	andeq	r0, r0, r8, ror r0
     f28:	blmi	1d2f48 <abort@plt+0x1d2788>
     f2c:	bmi	1d2114 <abort@plt+0x1d1954>
     f30:	addmi	r4, r3, #2063597568	; 0x7b000000
     f34:	andle	r4, r3, sl, ror r4
     f38:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f3c:	ldrmi	fp, [r8, -r3, lsl #2]
     f40:	svclt	0x00004770
     f44:	ldrdeq	r3, [r1], -ip
     f48:	ldrdeq	r3, [r1], -r8
     f4c:	andeq	r3, r1, r4, lsr r0
     f50:	andeq	r0, r0, ip, rrx
     f54:	stmdbmi	r9, {r3, fp, lr}
     f58:	bmi	252140 <abort@plt+0x251980>
     f5c:	bne	252148 <abort@plt+0x251988>
     f60:	svceq	0x00cb447a
     f64:			; <UNDEFINED> instruction: 0x01a1eb03
     f68:	andle	r1, r3, r9, asr #32
     f6c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f70:	ldrmi	fp, [r8, -r3, lsl #2]
     f74:	svclt	0x00004770
     f78:	strheq	r3, [r1], -r0
     f7c:	andeq	r3, r1, ip, lsr #1
     f80:	andeq	r3, r1, r8
     f84:	andeq	r0, r0, ip, lsl #1
     f88:	blmi	2ae3b0 <abort@plt+0x2adbf0>
     f8c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     f90:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     f94:	blmi	26f548 <abort@plt+0x26ed88>
     f98:	ldrdlt	r5, [r3, -r3]!
     f9c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     fa0:			; <UNDEFINED> instruction: 0xf7ff6818
     fa4:			; <UNDEFINED> instruction: 0xf7ffeb96
     fa8:	blmi	1c0eac <abort@plt+0x1c06ec>
     fac:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     fb0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     fb4:	andeq	r3, r1, sl, ror r0
     fb8:	ldrdeq	r2, [r1], -r8
     fbc:	andeq	r0, r0, r8, rrx
     fc0:	andeq	r3, r1, r2, rrx
     fc4:	andeq	r3, r1, sl, asr r0
     fc8:	svclt	0x0000e7c4
     fcc:	andeq	r0, r0, r0
     fd0:			; <UNDEFINED> instruction: 0xf0002900
     fd4:	b	fe0214d4 <abort@plt+0xfe020d14>
     fd8:	svclt	0x00480c01
     fdc:	cdpne	2, 4, cr4, cr10, cr9, {2}
     fe0:	tsthi	pc, r0	; <UNPREDICTABLE>
     fe4:	svclt	0x00480003
     fe8:	addmi	r4, fp, #805306372	; 0x30000004
     fec:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
     ff0:			; <UNDEFINED> instruction: 0xf0004211
     ff4:	blx	fece1488 <abort@plt+0xfece0cc8>
     ff8:	blx	fec7da0c <abort@plt+0xfec7d24c>
     ffc:	bl	fe83d208 <abort@plt+0xfe83ca48>
    1000:			; <UNDEFINED> instruction: 0xf1c20202
    1004:	andge	r0, r4, pc, lsl r2
    1008:	andne	lr, r2, #0, 22
    100c:	andeq	pc, r0, pc, asr #32
    1010:	svclt	0x00004697
    1014:	andhi	pc, r0, pc, lsr #7
    1018:	svcvc	0x00c1ebb3
    101c:	bl	1030c24 <abort@plt+0x1030464>
    1020:	svclt	0x00280000
    1024:	bicvc	lr, r1, #166912	; 0x28c00
    1028:	svcvc	0x0081ebb3
    102c:	bl	1030c34 <abort@plt+0x1030474>
    1030:	svclt	0x00280000
    1034:	orrvc	lr, r1, #166912	; 0x28c00
    1038:	svcvc	0x0041ebb3
    103c:	bl	1030c44 <abort@plt+0x1030484>
    1040:	svclt	0x00280000
    1044:	movtvc	lr, #7075	; 0x1ba3
    1048:	svcvc	0x0001ebb3
    104c:	bl	1030c54 <abort@plt+0x1030494>
    1050:	svclt	0x00280000
    1054:	movwvc	lr, #7075	; 0x1ba3
    1058:	svcvs	0x00c1ebb3
    105c:	bl	1030c64 <abort@plt+0x10304a4>
    1060:	svclt	0x00280000
    1064:	bicvs	lr, r1, #166912	; 0x28c00
    1068:	svcvs	0x0081ebb3
    106c:	bl	1030c74 <abort@plt+0x10304b4>
    1070:	svclt	0x00280000
    1074:	orrvs	lr, r1, #166912	; 0x28c00
    1078:	svcvs	0x0041ebb3
    107c:	bl	1030c84 <abort@plt+0x10304c4>
    1080:	svclt	0x00280000
    1084:	movtvs	lr, #7075	; 0x1ba3
    1088:	svcvs	0x0001ebb3
    108c:	bl	1030c94 <abort@plt+0x10304d4>
    1090:	svclt	0x00280000
    1094:	movwvs	lr, #7075	; 0x1ba3
    1098:	svcpl	0x00c1ebb3
    109c:	bl	1030ca4 <abort@plt+0x10304e4>
    10a0:	svclt	0x00280000
    10a4:	bicpl	lr, r1, #166912	; 0x28c00
    10a8:	svcpl	0x0081ebb3
    10ac:	bl	1030cb4 <abort@plt+0x10304f4>
    10b0:	svclt	0x00280000
    10b4:	orrpl	lr, r1, #166912	; 0x28c00
    10b8:	svcpl	0x0041ebb3
    10bc:	bl	1030cc4 <abort@plt+0x1030504>
    10c0:	svclt	0x00280000
    10c4:	movtpl	lr, #7075	; 0x1ba3
    10c8:	svcpl	0x0001ebb3
    10cc:	bl	1030cd4 <abort@plt+0x1030514>
    10d0:	svclt	0x00280000
    10d4:	movwpl	lr, #7075	; 0x1ba3
    10d8:	svcmi	0x00c1ebb3
    10dc:	bl	1030ce4 <abort@plt+0x1030524>
    10e0:	svclt	0x00280000
    10e4:	bicmi	lr, r1, #166912	; 0x28c00
    10e8:	svcmi	0x0081ebb3
    10ec:	bl	1030cf4 <abort@plt+0x1030534>
    10f0:	svclt	0x00280000
    10f4:	orrmi	lr, r1, #166912	; 0x28c00
    10f8:	svcmi	0x0041ebb3
    10fc:	bl	1030d04 <abort@plt+0x1030544>
    1100:	svclt	0x00280000
    1104:	movtmi	lr, #7075	; 0x1ba3
    1108:	svcmi	0x0001ebb3
    110c:	bl	1030d14 <abort@plt+0x1030554>
    1110:	svclt	0x00280000
    1114:	movwmi	lr, #7075	; 0x1ba3
    1118:	svccc	0x00c1ebb3
    111c:	bl	1030d24 <abort@plt+0x1030564>
    1120:	svclt	0x00280000
    1124:	biccc	lr, r1, #166912	; 0x28c00
    1128:	svccc	0x0081ebb3
    112c:	bl	1030d34 <abort@plt+0x1030574>
    1130:	svclt	0x00280000
    1134:	orrcc	lr, r1, #166912	; 0x28c00
    1138:	svccc	0x0041ebb3
    113c:	bl	1030d44 <abort@plt+0x1030584>
    1140:	svclt	0x00280000
    1144:	movtcc	lr, #7075	; 0x1ba3
    1148:	svccc	0x0001ebb3
    114c:	bl	1030d54 <abort@plt+0x1030594>
    1150:	svclt	0x00280000
    1154:	movwcc	lr, #7075	; 0x1ba3
    1158:	svccs	0x00c1ebb3
    115c:	bl	1030d64 <abort@plt+0x10305a4>
    1160:	svclt	0x00280000
    1164:	biccs	lr, r1, #166912	; 0x28c00
    1168:	svccs	0x0081ebb3
    116c:	bl	1030d74 <abort@plt+0x10305b4>
    1170:	svclt	0x00280000
    1174:	orrcs	lr, r1, #166912	; 0x28c00
    1178:	svccs	0x0041ebb3
    117c:	bl	1030d84 <abort@plt+0x10305c4>
    1180:	svclt	0x00280000
    1184:	movtcs	lr, #7075	; 0x1ba3
    1188:	svccs	0x0001ebb3
    118c:	bl	1030d94 <abort@plt+0x10305d4>
    1190:	svclt	0x00280000
    1194:	movwcs	lr, #7075	; 0x1ba3
    1198:	svcne	0x00c1ebb3
    119c:	bl	1030da4 <abort@plt+0x10305e4>
    11a0:	svclt	0x00280000
    11a4:	bicne	lr, r1, #166912	; 0x28c00
    11a8:	svcne	0x0081ebb3
    11ac:	bl	1030db4 <abort@plt+0x10305f4>
    11b0:	svclt	0x00280000
    11b4:	orrne	lr, r1, #166912	; 0x28c00
    11b8:	svcne	0x0041ebb3
    11bc:	bl	1030dc4 <abort@plt+0x1030604>
    11c0:	svclt	0x00280000
    11c4:	movtne	lr, #7075	; 0x1ba3
    11c8:	svcne	0x0001ebb3
    11cc:	bl	1030dd4 <abort@plt+0x1030614>
    11d0:	svclt	0x00280000
    11d4:	movwne	lr, #7075	; 0x1ba3
    11d8:	svceq	0x00c1ebb3
    11dc:	bl	1030de4 <abort@plt+0x1030624>
    11e0:	svclt	0x00280000
    11e4:	biceq	lr, r1, #166912	; 0x28c00
    11e8:	svceq	0x0081ebb3
    11ec:	bl	1030df4 <abort@plt+0x1030634>
    11f0:	svclt	0x00280000
    11f4:	orreq	lr, r1, #166912	; 0x28c00
    11f8:	svceq	0x0041ebb3
    11fc:	bl	1030e04 <abort@plt+0x1030644>
    1200:	svclt	0x00280000
    1204:	movteq	lr, #7075	; 0x1ba3
    1208:	svceq	0x0001ebb3
    120c:	bl	1030e14 <abort@plt+0x1030654>
    1210:	svclt	0x00280000
    1214:	movweq	lr, #7075	; 0x1ba3
    1218:	svceq	0x0000f1bc
    121c:	submi	fp, r0, #72, 30	; 0x120
    1220:	b	fe712fe8 <abort@plt+0xfe712828>
    1224:	svclt	0x00480f00
    1228:	ldrbmi	r4, [r0, -r0, asr #4]!
    122c:	andcs	fp, r0, r8, lsr pc
    1230:	b	13f0e48 <abort@plt+0x13f0688>
    1234:			; <UNDEFINED> instruction: 0xf04070ec
    1238:	ldrbmi	r0, [r0, -r1]!
    123c:			; <UNDEFINED> instruction: 0xf281fab1
    1240:	andseq	pc, pc, #-2147483600	; 0x80000030
    1244:	svceq	0x0000f1bc
    1248:			; <UNDEFINED> instruction: 0xf002fa23
    124c:	submi	fp, r0, #72, 30	; 0x120
    1250:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    1254:			; <UNDEFINED> instruction: 0xf06fbfc8
    1258:	svclt	0x00b84000
    125c:	andmi	pc, r0, pc, asr #32
    1260:	stmdalt	lr, {ip, sp, lr, pc}
    1264:	rscsle	r2, r4, r0, lsl #18
    1268:	andmi	lr, r3, sp, lsr #18
    126c:	mrc2	7, 5, pc, cr3, cr15, {7}
    1270:			; <UNDEFINED> instruction: 0x4006e8bd
    1274:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    1278:	smlatbeq	r3, r1, fp, lr
    127c:	svclt	0x00004770
    1280:			; <UNDEFINED> instruction: 0xf04fb502
    1284:			; <UNDEFINED> instruction: 0xf7ff0008
    1288:	vstrlt	s28, [r2, #-120]	; 0xffffff88
    128c:	mvnsmi	lr, #737280	; 0xb4000
    1290:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1294:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1298:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    129c:	b	bf2a0 <abort@plt+0xbeae0>
    12a0:	blne	1d9249c <abort@plt+0x1d91cdc>
    12a4:	strhle	r1, [sl], -r6
    12a8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    12ac:	svccc	0x0004f855
    12b0:	strbmi	r3, [sl], -r1, lsl #8
    12b4:	ldrtmi	r4, [r8], -r1, asr #12
    12b8:	adcmi	r4, r6, #152, 14	; 0x2600000
    12bc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    12c0:	svclt	0x000083f8
    12c4:	andeq	r2, r1, sl, asr #23
    12c8:	andeq	r2, r1, r0, asr #23
    12cc:	svclt	0x00004770

Disassembly of section .fini:

000012d0 <.fini>:
    12d0:	push	{r3, lr}
    12d4:	pop	{r3, pc}
