
*** Running vivado
    with args -log shake_sha2_ip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shake_sha2_ip_v1_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source shake_sha2_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/Vivado_prj/shake_sha2/ip/ip_repo/shake_sha2_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Downloads/vivado_2020/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.cache/ip 
Command: synth_design -top shake_sha2_ip_v1_0 -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14800
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1118.852 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'shake_sha2_ip_v1_0' [D:/Project/Vivado_prj/shake_sha2/ip/ip_repo/shake_sha2_ip_1.0/hdl/shake_sha2_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shake_sha2_ip_v1_0_S00_AXI' [D:/Project/Vivado_prj/shake_sha2/ip/ip_repo/shake_sha2_ip_1.0/hdl/shake_sha2_ip_v1_0_S00_AXI.v:3]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shake_sha2_top' [D:/Project/Vivado_prj/shake_sha2/rtl/shake_sha2_top0.v:14]
	Parameter ALGO_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha2_top' [D:/Project/Vivado_prj/shake_sha2/rtl/sha2/sha2_top.v:11]
	Parameter MODE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sha256' [D:/Project/Vivado_prj/shake_sha2/rtl/sha2/sha256.v:10]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter ADD8 bound to: 3'b010 
	Parameter ADD0 bound to: 3'b011 
	Parameter ADDLEN bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'sha256' (1#1) [D:/Project/Vivado_prj/shake_sha2/rtl/sha2/sha256.v:10]
INFO: [Synth 8-6157] synthesizing module 'sha512' [D:/Project/Vivado_prj/shake_sha2/rtl/sha2/sha512.v:10]
	Parameter IDLE bound to: 3'b000 
	Parameter RUN bound to: 3'b001 
	Parameter ADD8 bound to: 3'b010 
	Parameter ADD0 bound to: 3'b011 
	Parameter ADDLEN bound to: 3'b100 
	Parameter DONE bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'sha512' (2#1) [D:/Project/Vivado_prj/shake_sha2/rtl/sha2/sha512.v:10]
INFO: [Synth 8-6155] done synthesizing module 'sha2_top' (3#1) [D:/Project/Vivado_prj/shake_sha2/rtl/sha2/sha2_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'shake_top' [D:/Project/Vivado_prj/shake_sha2/rtl/shake/shake_top.v:2]
	Parameter MODE_SHAKE128 bound to: 3'b000 
	Parameter MODE_SHAKE256 bound to: 3'b001 
	Parameter MODE_SHA3_256 bound to: 3'b010 
	Parameter MODE_SHA3_512 bound to: 3'b011 
	Parameter MODE_SHA3_224 bound to: 3'b100 
	Parameter MODE_SHA3_384 bound to: 3'b101 
	Parameter DELIMITER_SHAKE bound to: 8'b00011111 
	Parameter DELIMITER_SHA3 bound to: 8'b00000110 
	Parameter RATE_SHAKE128 bound to: 168 - type: integer 
	Parameter RATE_SHAKE256 bound to: 136 - type: integer 
	Parameter RATE_SHA3_256 bound to: 136 - type: integer 
	Parameter RATE_SHA3_512 bound to: 72 - type: integer 
	Parameter RATE_SHA3_224 bound to: 144 - type: integer 
	Parameter RATE_SHA3_384 bound to: 104 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_ABSORB bound to: 3'b001 
	Parameter S_FULL bound to: 3'b010 
	Parameter S_APPEND bound to: 3'b011 
	Parameter S_LAST_FULL bound to: 3'b100 
	Parameter S_SQUEEZE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Project/Vivado_prj/shake_sha2/rtl/shake/shake_top.v:193]
INFO: [Synth 8-6157] synthesizing module 'keccak_top' [D:/Project/Vivado_prj/shake_sha2/rtl/shake/keccak_top.v:1]
	Parameter N bound to: 64 - type: integer 
	Parameter IN_BUF_SIZE bound to: 200 - type: integer 
	Parameter OUT_BUF_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'keccak_round' [D:/Project/Vivado_prj/shake_sha2/rtl/shake/keccak_round.v:1]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (4#1) [D:/Project/Vivado_prj/shake_sha2/rtl/shake/keccak_round.v:1]
INFO: [Synth 8-6157] synthesizing module 'keccak_round_constants_gen' [D:/Project/Vivado_prj/shake_sha2/rtl/shake/keccak_round_constants_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keccak_round_constants_gen' (5#1) [D:/Project/Vivado_prj/shake_sha2/rtl/shake/keccak_round_constants_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'keccak_top' (6#1) [D:/Project/Vivado_prj/shake_sha2/rtl/shake/keccak_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shake_top' (7#1) [D:/Project/Vivado_prj/shake_sha2/rtl/shake/shake_top.v:2]
INFO: [Synth 8-6155] done synthesizing module 'shake_sha2_top' (8#1) [D:/Project/Vivado_prj/shake_sha2/rtl/shake_sha2_top0.v:14]
INFO: [Synth 8-6155] done synthesizing module 'shake_sha2_ip_v1_0_S00_AXI' (9#1) [D:/Project/Vivado_prj/shake_sha2/ip/ip_repo/shake_sha2_ip_1.0/hdl/shake_sha2_ip_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shake_sha2_ip_v1_0' (10#1) [D:/Project/Vivado_prj/shake_sha2/ip/ip_repo/shake_sha2_ip_1.0/hdl/shake_sha2_ip_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1118.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1118.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1118.852 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                     RUN |                              001 |                              001
                    ADD8 |                              010 |                              010
                    ADD0 |                              011 |                              011
                  ADDLEN |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'sha256'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                     RUN |                              001 |                              001
                    ADD8 |                              010 |                              010
                    ADD0 |                              011 |                              011
                  ADDLEN |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'sha512'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1257.367 ; gain = 138.516
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 3     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   64 Bit       Adders := 1     
	   2 Input   61 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input   1344 Bit         XORs := 1     
	   2 Input   1152 Bit         XORs := 1     
	   2 Input   1088 Bit         XORs := 1     
	   2 Input    832 Bit         XORs := 1     
	   2 Input    576 Bit         XORs := 1     
	   3 Input     64 Bit         XORs := 5     
	   2 Input     64 Bit         XORs := 1     
	   3 Input     32 Bit         XORs := 5     
	   2 Input     32 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 320   
	   3 Input      1 Bit         XORs := 1600  
	   2 Input      1 Bit         XORs := 1665  
+---Registers : 
	             1344 Bit    Registers := 1     
	               64 Bit    Registers := 42    
	               61 Bit    Registers := 12    
	               32 Bit    Registers := 108   
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 196   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 46    
+---Muxes : 
	   2 Input 1600 Bit        Muxes := 1     
	   2 Input 1344 Bit        Muxes := 4     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 16    
	   6 Input   61 Bit        Muxes := 4     
	   2 Input   61 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 29    
	   8 Input   32 Bit        Muxes := 7     
	   6 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 3     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 13    
	   3 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 228   
	   6 Input    1 Bit        Muxes := 14    
	   4 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sha256      | k          | 64x32         | LUT            | 
|sha512      | k          | 128x64        | LUT            | 
|sha256      | k          | 64x32         | LUT            | 
|sha512      | k          | 128x64        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|shake_sha2_ip_v1_0 | shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[6][31]  | 5      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|shake_sha2_ip_v1_0 | shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha256/w_reg[14][31] | 8      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|shake_sha2_ip_v1_0 | shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[6][63]  | 5      | 64    | YES          | NO                 | YES               | 64     | 0       | 
|shake_sha2_ip_v1_0 | shake_sha2_ip_v1_0_S00_AXI_inst/u_shake_sha2_top/u_sha2_top/u_sha512/w_reg[14][63] | 8      | 64    | YES          | NO                 | YES               | 64     | 0       | 
+-------------------+------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   295|
|3     |LUT1   |     2|
|4     |LUT2   |  1913|
|5     |LUT3   |  4325|
|6     |LUT4   |   725|
|7     |LUT5   |  3158|
|8     |LUT6   |  4770|
|9     |MUXF7  |  1570|
|10    |MUXF8  |    51|
|11    |SRL16E |   192|
|12    |FDCE   |  7294|
|13    |FDPE   |     1|
|14    |FDRE   |  3422|
|15    |FDSE   |     1|
|16    |IBUF   |    55|
|17    |OBUF   |    41|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+---------------------------+------+
|      |Instance                          |Module                     |Cells |
+------+----------------------------------+---------------------------+------+
|1     |top                               |                           | 27816|
|2     |  shake_sha2_ip_v1_0_S00_AXI_inst |shake_sha2_ip_v1_0_S00_AXI | 27696|
|3     |    u_shake_sha2_top              |shake_sha2_top             | 25049|
|4     |      u_sha2_top                  |sha2_top                   | 12073|
|5     |        u_sha256                  |sha256                     |  4117|
|6     |        u_sha512                  |sha512                     |  7857|
|7     |      u_shake_top                 |shake_top                  | 12816|
|8     |        keccak_top                |keccak_top                 | 10241|
+------+----------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1543.355 ; gain = 424.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1543.355 ; gain = 424.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1543.355 ; gain = 424.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1543.355 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1916 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1543.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1543.355 ; gain = 424.504
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado_prj/shake_sha2/ip/managed_ip_project/managed_ip_project.tmp/shake_sha2_ip_v1_0_project/shake_sha2_ip_v1_0_project.runs/synth_1/shake_sha2_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file shake_sha2_ip_v1_0_utilization_synth.rpt -pb shake_sha2_ip_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 15 11:18:37 2025...
