{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698609793667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698609793667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 15:03:13 2023 " "Processing started: Sun Oct 29 15:03:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698609793667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609793667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avg8 -c avg8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off avg8 -c avg8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609793667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698609793922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698609793922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Verilog2.v(466) " "Verilog HDL warning at Verilog2.v(466): extended using \"x\" or \"z\"" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 466 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1698609799751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 29 29 " "Found 29 design units, including 29 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ave8 " "Found entity 1: ave8" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "2 ave8_fsm " "Found entity 2: ave8_fsm" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "3 ave8_dat " "Found entity 3: ave8_dat" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "4 ave8_add48s_47_47 " "Found entity 4: ave8_add48s_47_47" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "5 ave8_add44s_43_43 " "Found entity 5: ave8_add44s_43_43" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "6 ave8_add12u_11_10 " "Found entity 6: ave8_add12u_11_10" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "7 ave8_add8u_9_1 " "Found entity 7: ave8_add8u_9_1" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "8 ave8_add8u_9 " "Found entity 8: ave8_add8u_9" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "9 ave8_sub44s_43 " "Found entity 9: ave8_sub44s_43" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "10 ave8_sub40u " "Found entity 10: ave8_sub40u" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "11 ave8_sub36u_34 " "Found entity 11: ave8_sub36u_34" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "12 ave8_sub32s " "Found entity 12: ave8_sub32s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 568 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "13 ave8_sub20u " "Found entity 13: ave8_sub20u" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "14 ave8_sub16s " "Found entity 14: ave8_sub16s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 586 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "15 ave8_sub16u_14 " "Found entity 15: ave8_sub16u_14" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "16 ave8_sub4s " "Found entity 16: ave8_sub4s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "17 ave8_add81_81s " "Found entity 17: ave8_add81_81s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "18 ave8_add71_71s " "Found entity 18: ave8_add71_71s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "19 ave8_add56s_55 " "Found entity 19: ave8_add56s_55" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "20 ave8_add48s_47 " "Found entity 20: ave8_add48s_47" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "21 ave8_add44s_43 " "Found entity 21: ave8_add44s_43" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "22 ave8_add36u_34 " "Found entity 22: ave8_add36u_34" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "23 ave8_add32s " "Found entity 23: ave8_add32s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "24 ave8_add12s " "Found entity 24: ave8_add12s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "25 ave8_add12u_11 " "Found entity 25: ave8_add12u_11" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "26 ave8_add8u " "Found entity 26: ave8_add8u" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 694 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "27 ave8_add4s " "Found entity 27: ave8_add4s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "28 ave8_add3s " "Found entity 28: ave8_add3s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 712 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""} { "Info" "ISGN_ENTITY_NAME" "29 ave8_add1s " "Found entity 29: ave8_add1s" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698609799752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609799752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ave8 " "Elaborating entity \"ave8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698609799771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_fsm ave8_fsm:INST_fsm " "Elaborating entity \"ave8_fsm\" for hierarchy \"ave8_fsm:INST_fsm\"" {  } { { "Verilog2.v" "INST_fsm" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_dat ave8_dat:INST_dat " "Elaborating entity \"ave8_dat\" for hierarchy \"ave8_dat:INST_dat\"" {  } { { "Verilog2.v" "INST_dat" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799776 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog2.v(460) " "Verilog HDL Case Statement information at Verilog2.v(460): all case item expressions in this case statement are onehot" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698609799779 "|ave8|ave8_dat:INST_dat"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Verilog2.v(476) " "Verilog HDL Case Statement information at Verilog2.v(476): all case item expressions in this case statement are onehot" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 476 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1698609799779 "|ave8|ave8_dat:INST_dat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add48s_47_47 ave8_dat:INST_dat\|ave8_add48s_47_47:INST_add48s_47_47_1 " "Elaborating entity \"ave8_add48s_47_47\" for hierarchy \"ave8_dat:INST_dat\|ave8_add48s_47_47:INST_add48s_47_47_1\"" {  } { { "Verilog2.v" "INST_add48s_47_47_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add44s_43_43 ave8_dat:INST_dat\|ave8_add44s_43_43:INST_add44s_43_43_1 " "Elaborating entity \"ave8_add44s_43_43\" for hierarchy \"ave8_dat:INST_dat\|ave8_add44s_43_43:INST_add44s_43_43_1\"" {  } { { "Verilog2.v" "INST_add44s_43_43_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11_10 ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1 " "Elaborating entity \"ave8_add12u_11_10\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1\"" {  } { { "Verilog2.v" "INST_add12u_11_10_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u_9_1 ave8_dat:INST_dat\|ave8_add8u_9_1:INST_add8u_9_1_1 " "Elaborating entity \"ave8_add8u_9_1\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u_9_1:INST_add8u_9_1_1\"" {  } { { "Verilog2.v" "INST_add8u_9_1_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u_9 ave8_dat:INST_dat\|ave8_add8u_9:INST_add8u_9_1 " "Elaborating entity \"ave8_add8u_9\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u_9:INST_add8u_9_1\"" {  } { { "Verilog2.v" "INST_add8u_9_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub44s_43 ave8_dat:INST_dat\|ave8_sub44s_43:INST_sub44s_43_1 " "Elaborating entity \"ave8_sub44s_43\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub44s_43:INST_sub44s_43_1\"" {  } { { "Verilog2.v" "INST_sub44s_43_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub40u ave8_dat:INST_dat\|ave8_sub40u:INST_sub40u_1 " "Elaborating entity \"ave8_sub40u\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub40u:INST_sub40u_1\"" {  } { { "Verilog2.v" "INST_sub40u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub36u_34 ave8_dat:INST_dat\|ave8_sub36u_34:INST_sub36u_34_1 " "Elaborating entity \"ave8_sub36u_34\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub36u_34:INST_sub36u_34_1\"" {  } { { "Verilog2.v" "INST_sub36u_34_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub32s ave8_dat:INST_dat\|ave8_sub32s:INST_sub32s_1 " "Elaborating entity \"ave8_sub32s\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub32s:INST_sub32s_1\"" {  } { { "Verilog2.v" "INST_sub32s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub20u ave8_dat:INST_dat\|ave8_sub20u:INST_sub20u_1 " "Elaborating entity \"ave8_sub20u\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub20u:INST_sub20u_1\"" {  } { { "Verilog2.v" "INST_sub20u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub16s ave8_dat:INST_dat\|ave8_sub16s:INST_sub16s_1 " "Elaborating entity \"ave8_sub16s\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub16s:INST_sub16s_1\"" {  } { { "Verilog2.v" "INST_sub16s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub16u_14 ave8_dat:INST_dat\|ave8_sub16u_14:INST_sub16u_14_1 " "Elaborating entity \"ave8_sub16u_14\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub16u_14:INST_sub16u_14_1\"" {  } { { "Verilog2.v" "INST_sub16u_14_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_sub4s ave8_dat:INST_dat\|ave8_sub4s:INST_sub4s_1 " "Elaborating entity \"ave8_sub4s\" for hierarchy \"ave8_dat:INST_dat\|ave8_sub4s:INST_sub4s_1\"" {  } { { "Verilog2.v" "INST_sub4s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add81_81s ave8_dat:INST_dat\|ave8_add81_81s:INST_add81_81s_1 " "Elaborating entity \"ave8_add81_81s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add81_81s:INST_add81_81s_1\"" {  } { { "Verilog2.v" "INST_add81_81s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add71_71s ave8_dat:INST_dat\|ave8_add71_71s:INST_add71_71s_1 " "Elaborating entity \"ave8_add71_71s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add71_71s:INST_add71_71s_1\"" {  } { { "Verilog2.v" "INST_add71_71s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add56s_55 ave8_dat:INST_dat\|ave8_add56s_55:INST_add56s_55_1 " "Elaborating entity \"ave8_add56s_55\" for hierarchy \"ave8_dat:INST_dat\|ave8_add56s_55:INST_add56s_55_1\"" {  } { { "Verilog2.v" "INST_add56s_55_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add48s_47 ave8_dat:INST_dat\|ave8_add48s_47:INST_add48s_47_1 " "Elaborating entity \"ave8_add48s_47\" for hierarchy \"ave8_dat:INST_dat\|ave8_add48s_47:INST_add48s_47_1\"" {  } { { "Verilog2.v" "INST_add48s_47_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add44s_43 ave8_dat:INST_dat\|ave8_add44s_43:INST_add44s_43_1 " "Elaborating entity \"ave8_add44s_43\" for hierarchy \"ave8_dat:INST_dat\|ave8_add44s_43:INST_add44s_43_1\"" {  } { { "Verilog2.v" "INST_add44s_43_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add36u_34 ave8_dat:INST_dat\|ave8_add36u_34:INST_add36u_34_1 " "Elaborating entity \"ave8_add36u_34\" for hierarchy \"ave8_dat:INST_dat\|ave8_add36u_34:INST_add36u_34_1\"" {  } { { "Verilog2.v" "INST_add36u_34_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add32s ave8_dat:INST_dat\|ave8_add32s:INST_add32s_1 " "Elaborating entity \"ave8_add32s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add32s:INST_add32s_1\"" {  } { { "Verilog2.v" "INST_add32s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12s ave8_dat:INST_dat\|ave8_add12s:INST_add12s_1 " "Elaborating entity \"ave8_add12s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12s:INST_add12s_1\"" {  } { { "Verilog2.v" "INST_add12s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11 ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1 " "Elaborating entity \"ave8_add12u_11\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1\"" {  } { { "Verilog2.v" "INST_add12u_11_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1 " "Elaborating entity \"ave8_add8u\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1\"" {  } { { "Verilog2.v" "INST_add8u_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add4s ave8_dat:INST_dat\|ave8_add4s:INST_add4s_1 " "Elaborating entity \"ave8_add4s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add4s:INST_add4s_1\"" {  } { { "Verilog2.v" "INST_add4s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add3s ave8_dat:INST_dat\|ave8_add3s:INST_add3s_1 " "Elaborating entity \"ave8_add3s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add3s:INST_add3s_1\"" {  } { { "Verilog2.v" "INST_add3s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add1s ave8_dat:INST_dat\|ave8_add1s:INST_add1s_1 " "Elaborating entity \"ave8_add1s\" for hierarchy \"ave8_dat:INST_dat\|ave8_add1s:INST_add1s_1\"" {  } { { "Verilog2.v" "INST_add1s_1" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609799792 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[31\] GND " "Pin \"ave8_ret\[31\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[23\] GND " "Pin \"ave8_ret\[23\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[15\] GND " "Pin \"ave8_ret\[15\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[13\] GND " "Pin \"ave8_ret\[13\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[7\] GND " "Pin \"ave8_ret\[7\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[6\] GND " "Pin \"ave8_ret\[6\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[5\] GND " "Pin \"ave8_ret\[5\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[4\] GND " "Pin \"ave8_ret\[4\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[3\] GND " "Pin \"ave8_ret\[3\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[2\] GND " "Pin \"ave8_ret\[2\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[1\] GND " "Pin \"ave8_ret\[1\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ave8_ret\[0\] GND " "Pin \"ave8_ret\[0\]\" is stuck at GND" {  } { { "Verilog2.v" "" { Text "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/Verilog2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698609800199 "|ave8|ave8_ret[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698609800199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698609800256 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698609800412 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/domid/OneDrive/Desktop/Quartus/HW6/output_files/avg8.map.smsg " "Generated suppressed messages file C:/Users/domid/OneDrive/Desktop/Quartus/HW6/output_files/avg8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609800439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698609800543 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698609800543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "802 " "Implemented 802 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698609800583 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698609800583 ""} { "Info" "ICUT_CUT_TM_LCELLS" "759 " "Implemented 759 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698609800583 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698609800583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698609800608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 15:03:20 2023 " "Processing ended: Sun Oct 29 15:03:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698609800608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698609800608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698609800608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698609800608 ""}
