[["The impact of VLSI on microprogramming.", ["Nick Tredennick"], "https://doi.org/10.1145/19551.19531", 4], ["Microcode development tools for a capability-based processor.", ["John Rosenberg", "David Abramson"], "https://doi.org/10.1145/19551.19532", 7], ["MIDETT: Microprogrammed-system design technique and tools.", ["M. Annunziata", "L. Lisca", "Giacomo R. Sechi"], "https://doi.org/10.1145/19551.19533", 8], ["A development environment for horizontal microcode programs.", ["Alexander Aiken", "Alexandru Nicolau"], "https://doi.org/10.1145/19551.19534", 9], ["A microarchitecture description language for retargeting firmware tools.", ["J. Fredrick Nixon", "Stephen R. Schach", "Robert I. Winner"], "https://doi.org/10.1145/19551.19535", 10], ["An efficient retargetable microcode generator.", ["M. Balakrishnan", "P. C. P. Bhatt", "B. B. Madan"], "https://doi.org/10.1145/19551.19536", 10], ["Algorithmic state machine implementation with hybrid microprocessing/microprogramming scheme.", ["Yau-Hwang Kuo", "Ling-Yang Kung"], "https://doi.org/10.1145/19551.19537", 14], ["The implementation of Prolog via VAX 8600 microcode.", ["Jeff Gee", "Stephen W. Melvin", "Yale N. Patt"], "https://doi.org/10.1145/19551.19538", 7], ["Run-time generation of HPS microinstructions from a VAX instruction stream.", ["Yale N. Patt", "Stephen W. Melvin", "Wen-mei W. Hwu", "Michael Shebanow", "Chein Chen"], "https://doi.org/10.1145/19551.19539", 7], ["Data flow graph partitioning to reduce communication cost.", ["Cris Koutsougeras", "Christos A. Papachristou", "Ranga Vemuri"], "https://doi.org/10.1145/19551.19540", 10], ["URPR - An extension of URCR for software pipelining.", ["Bogong Su", "Shiyuan Ding", "Jinshi Xia"], "https://doi.org/10.1145/19551.19541", 10], ["A case study in signal processing microprogramming using the URPR software pipelining technique.", ["Robert A. Mueller", "Bogong Su", "Michael R. Duda", "Brian L. Plomondon"], "https://doi.org/10.1145/19551.19542", 12], ["The sociology of microprogramming.", ["William J. Tracz", "Rich Belgard"], "https://doi.org/10.1145/19551.19543", 5], ["A microcoded RISC.", ["David K. DuBose", "Dimitris K. Fotakis", "Daniel Tabak"], "https://doi.org/10.1145/19551.19544", 5], ["Design and realization of MLM: a multilingual machine.", ["Felipe M. G. Franca", "Nelson Q. Vasconcelos", "Edil S. T. Fernandes"], "https://doi.org/10.1145/19551.19545", 9], ["The microarchitecture of a capability-based computer.", ["David Abramson", "John Rosenberg"], "https://doi.org/10.1145/19551.19546", 8], ["A dynamic very high-level debugger for low-level microprograms.", ["Nancy J. Wahl", "Stephen R. Schach", "Robert I. Winner"], "https://doi.org/10.1145/19551.19547", 8], ["BBMSS: A bit-splice based microprogram simulation system.", ["Naixing Li", "Yi Tang", "Shiyi Xu"], "https://doi.org/10.1145/19551.19548", 6], ["Formally based static analysis of microcode.", ["J. M. Foster"], "https://doi.org/10.1145/19551.19549", 9], ["A microcode-based environment for noninvasive performance analysis.", ["Stephen W. Melvin", "Yale N. Patt"], "https://doi.org/10.1145/19551.19550", 7]]