   1              		.syntax unified
   2              		.cpu cortex-r4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"hal_axi2mipi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.convert_in_halfword,"ax",%progbits
  19              		.align	1
  20              		.thumb
  21              		.thumb_func
  23              	convert_in_halfword:
  24              	.LFB1:
  25              		.file 1 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c"
   1:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /*******************************************************************************
   2:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * Copyright (c) 2016, The LightCo
   3:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * All rights reserved.
   4:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * Redistribution and use in source and binary forms,
   5:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * with or without modification,
   6:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * are strictly prohibited without prior permission of The LightCo.
   7:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  *
   8:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * @file    hal_axi2mipi.c
   9:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * @author  The LightCo
  10:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * @version V1.0.0
  11:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * @date    July-01-2016
  12:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * @brief	This file contains functions used to initialize
  13:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * 			module AXI to MIPI
  14:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  *
  15:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  ******************************************************************************/
  16:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Includes ------------------------------------------------------------------*/
  17:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #include "os.h"
  18:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #include "hal_axi2mipi.h"
  19:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #include "hal_vic.h"
  20:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #include "assert.h"
  21:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #include "board_config.h"
  22:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #include "cortex_r4.h"
  23:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  24:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Private define ------------------------------------------------------------*/
  25:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* MIPI TX Controller register (not AXI to MIPI module) */
  26:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define PHY_STATUS  			0x110
  27:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define PHY_RSTZ_AD				0xE0
  28:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define PHY_CTRL0_AD			0x114
  29:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define PHY_CTRL1_AD			0x118
  30:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define CSI2_RESETN_AD			0x4
  31:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define PHY_IF_CFG_AD			0xE4
  32:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define CLKMGR_CFG_AD			0xF0
  33:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define LPCLK_CTRL				0xE8
  34:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  35:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define	INSTANCE_OFFSET			0x1000
  36:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  37:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT0			0
  38:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT1			1
  39:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT2			2
  40:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT3			3
  41:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT4			4
  42:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT5			5
  43:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT6			6
  44:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT7			7
  45:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT8			8
  46:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT9			9
  47:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT10			10
  48:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT11			11
  49:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT12			12
  50:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT13			13
  51:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT14			14
  52:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT15			15
  53:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT16			16
  54:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT17			17
  55:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT18			18
  56:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT19			19
  57:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT20			20
  58:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT21			21
  59:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT22			22
  60:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT23			23
  61:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT24			24
  62:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT25			25
  63:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT26			26
  64:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT27			27
  65:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT28			28
  66:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT29			29
  67:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT30			30
  68:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SHIFT_TO_BIT31			31
  69:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  70:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define ISR_DISABLE_ALL			(uint32_t)(0x0fffffff)
  71:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  72:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define	HALF_DWORD_MASK			0xffff0000
  73:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  74:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define	EIGHT_BITS_PER_PIXEL				8
  75:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define	TEN_BITS_PER_PIXEL					10
  76:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define	TWELVE_BITS_PER_PIXEL				12
  77:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define	FOURTEEN_BITS_PER_PIXEL				14
  78:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  79:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* This is the best value in real testing */
  80:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define HS_WIDTH_VAL	10
  81:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  82:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Private macro -------------------------------------------------------------*/
  83:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Macro to align number x in multiple of 16 */
  84:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define GET_MULTIPLES_16(x) (((x - 1) | 15) + 1)
  85:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  86:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Write and Read directly to register macros */
  87:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define SET_REG(addr, val) (*((volatile uint32_t *)(addr)) = (uint32_t)val)
  88:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #define READ_REG(addr) (*(volatile uint32_t *)(addr));
  89:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  90:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Private typedef -----------------------------------------------------------*/
  91:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** typedef struct mipi_struct
  92:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
  93:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	axi2mipi_callback callback;
  94:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	void *user_data;
  95:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint8_t is_init;
  96:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** } mipi_struct_t;
  97:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  98:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Private variables ---------------------------------------------------------*/
  99:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** mipi_struct_t axi2mipi_hw[2] =
 100:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 101:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 102:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		.callback	= NULL,
 103:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		.user_data	= NULL,
 104:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		.is_init = 0
 105:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	},
 106:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 107:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 108:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		.callback	= NULL,
 109:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		.user_data	= NULL,
 110:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		.is_init = 0
 111:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 112:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** };
 113:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 114:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* This variable used for backup configurations to BRIDGE_CTRL_REG, because when
 115:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  * read back from register, several bits (enable bits) cannot read back
 116:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  */
 117:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** __IO uint32_t bridge_reg[2];
 118:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 119:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Private function prototypes -----------------------------------------------*/
 120:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void hal_axi2mipi_0_isr(void);
 121:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void hal_axi2mipi_1_isr(void);
 122:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void axi2mipi_isr_hdl(axi2mipi_channel_t channel);
 123:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 124:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Private functions ---------------------------------------------------------*/
 125:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static int convert_in_halfword(uint16_t width, axi2mipi_data_type_t data_type,
 126:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 								axi2mipi_stream_mode_t mode)
 127:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
  26              		.loc 1 127 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31              	.LVL0:
  32 0000 2B39     		subs	r1, r1, #43
  33              	.LVL1:
  34 0002 C9B2     		uxtb	r1, r1
  35 0004 0229     		cmp	r1, #2
  36              		.loc 1 127 0
  37 0006 8EBF     		itee	hi
  38 0008 0823     		movhi	r3, #8
  39 000a 084B     		ldrls	r3, .L8
  40 000c 5B56     		ldrsbls	r3, [r3, r1]
  41              	.LVL2:
 128:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	int num_of_halfword;
 129:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	int bits_per_pixel;
 130:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	switch(data_type)
 131:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 132:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW10:
 133:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 134:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = TEN_BITS_PER_PIXEL;
 135:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 136:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 137:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW12:
 138:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 139:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = TWELVE_BITS_PER_PIXEL;
 140:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 141:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 142:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW14:
 143:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 144:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = FOURTEEN_BITS_PER_PIXEL;
 145:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 146:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 147:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW8:
 148:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		default:
 149:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 150:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = EIGHT_BITS_PER_PIXEL;
 151:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 152:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 153:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 154:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(mode == AXI2MIPI_SNAPSHOT_MODE)
  42              		.loc 1 154 0
  43 000e 5AB9     		cbnz	r2, .L3
 155:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 156:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		/* 10bits per pixel would be packed in 16 bytes */
 157:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		num_of_halfword = (width * bits_per_pixel) / 8;
  44              		.loc 1 157 0
  45 0010 5843     		muls	r0, r3, r0
  46              	.LVL3:
  47 0012 0823     		movs	r3, #8
  48              	.LVL4:
  49 0014 90FBF3F0 		sdiv	r0, r0, r3
  50              	.LVL5:
  51 0018 1023     		movs	r3, #16
 158:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		/* If it is not exactly multiple of 16 then do +1 to it */
 159:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		if((num_of_halfword % 16) != 0)
  52              		.loc 1 159 0
  53 001a 10F00F0F 		tst	r0, #15
 160:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			num_of_halfword = (num_of_halfword / 16) + 1;
  54              		.loc 1 160 0
  55 001e 90FBF3F0 		sdiv	r0, r0, r3
  56              	.LVL6:
  57 0022 18BF     		it	ne
  58 0024 0130     		addne	r0, r0, #1
  59              	.LVL7:
  60 0026 7047     		bx	lr
  61              	.LVL8:
  62              	.L3:
 161:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		else
 162:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			num_of_halfword = (num_of_halfword / 16);
 163:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 164:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	else
 165:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 166:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		/* num_of_halfword should be num_of_pixels*2/16
 167:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		 * because 1 pixel occupies 2 bytes */
 168:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		num_of_halfword = (width * 2) / 16;
  63              		.loc 1 168 0
  64 0028 C010     		asrs	r0, r0, #3
  65              	.LVL9:
 169:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 170:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	return num_of_halfword;
 171:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
  66              		.loc 1 171 0
  67 002a 7047     		bx	lr
  68              	.L9:
  69              		.align	2
  70              	.L8:
  71 002c 00000000 		.word	.LANCHOR0
  72              		.cfi_endproc
  73              	.LFE1:
  75              		.section	.text.axi2mipi_isr_hdl,"ax",%progbits
  76              		.align	1
  77              		.thumb
  78              		.thumb_func
  80              	axi2mipi_isr_hdl:
  81              	.LFB2:
 172:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 173:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void axi2mipi_isr_hdl(axi2mipi_channel_t channel)
 174:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
  82              		.loc 1 174 0
  83              		.cfi_startproc
  84              		@ args = 0, pretend = 0, frame = 8
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              	.LVL10:
 175:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t isr_flag = 0;
  87              		.loc 1 175 0
  88 0000 0023     		movs	r3, #0
 174:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t isr_flag = 0;
  89              		.loc 1 174 0
  90 0002 37B5     		push	{r0, r1, r2, r4, r5, lr}
  91              	.LCFI0:
  92              		.cfi_def_cfa_offset 24
  93              		.cfi_offset 4, -12
  94              		.cfi_offset 5, -8
  95              		.cfi_offset 14, -4
 176:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 177:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Read interrupt status register */
 178:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	isr_flag = READ_AXI2MIPI_REG(channel, INTR_STS_REG);
  96              		.loc 1 178 0
  97 0004 0403     		lsls	r4, r0, #12
 175:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
  98              		.loc 1 175 0
  99 0006 0193     		str	r3, [sp, #4]
 100              		.loc 1 178 0
 101 0008 084B     		ldr	r3, .L15
 179:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(axi2mipi_hw[channel].callback)
 102              		.loc 1 179 0
 103 000a 094A     		ldr	r2, .L15+4
 178:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(axi2mipi_hw[channel].callback)
 104              		.loc 1 178 0
 105 000c E358     		ldr	r3, [r4, r3]
 106 000e 0193     		str	r3, [sp, #4]
 107              		.loc 1 179 0
 108 0010 0C23     		movs	r3, #12
 109 0012 4343     		muls	r3, r0, r3
 110 0014 D518     		adds	r5, r2, r3
 111 0016 D358     		ldr	r3, [r2, r3]
 112 0018 13B1     		cbz	r3, .L11
 180:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		/* Check all interrupt flags */
 181:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		axi2mipi_hw[channel].callback(
 113              		.loc 1 181 0
 114 001a 0199     		ldr	r1, [sp, #4]
 115 001c 6A68     		ldr	r2, [r5, #4]
 116 001e 9847     		blx	r3
 117              	.LVL11:
 118              	.L11:
 182:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 									channel,
 183:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 									isr_flag,
 184:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 									axi2mipi_hw[channel].user_data);
 185:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 186:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Clear interrupt register */
 187:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(channel, INTR_CLR_REG, isr_flag);
 119              		.loc 1 187 0
 120 0020 019A     		ldr	r2, [sp, #4]
 121 0022 044B     		ldr	r3, .L15+8
 122 0024 E250     		str	r2, [r4, r3]
 188:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 123              		.loc 1 188 0
 124 0026 03B0     		add	sp, sp, #12
 125              	.LCFI1:
 126              		.cfi_def_cfa_offset 12
 127              		@ sp needed
 128 0028 30BD     		pop	{r4, r5, pc}
 129              	.L16:
 130 002a 00BF     		.align	2
 131              	.L15:
 132 002c 28D00202 		.word	33738792
 133 0030 00000000 		.word	.LANCHOR1
 134 0034 2CD00202 		.word	33738796
 135              		.cfi_endproc
 136              	.LFE2:
 138              		.section	.text.hal_axi2mipi_0_isr,"ax",%progbits
 139              		.align	1
 140              		.thumb
 141              		.thumb_func
 143              	hal_axi2mipi_0_isr:
 144              	.LFB4:
 189:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void csi2_device_isr(void)
 190:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 191:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	unsigned int isr_st = readl(CSLDS0_BASE + 0x20);
 192:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 193:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_MAIN: 0x%x \r\n", isr_st);
 194:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 195:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	isr_st = readl(CSLDS0_BASE + 0x24);
 196:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 197:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_VPG: 0x%x \r\n", isr_st);
 198:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 199:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	isr_st = readl(CSLDS0_BASE + 0x28);
 200:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 201:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_IDI: 0x%x \r\n", isr_st);
 202:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 203:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	isr_st = readl(CSLDS0_BASE + 0x2c);
 204:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 205:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_MEM: 0x%x \r\n", isr_st);
 206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 207:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void hal_axi2mipi_0_isr(void)
 208:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 145              		.loc 1 208 0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149 0000 08B5     		push	{r3, lr}
 150              	.LCFI2:
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 3, -8
 153              		.cfi_offset 14, -4
 209:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	axi2mipi_isr_hdl(AXI2MIPI_BRIDGE_0);
 154              		.loc 1 209 0
 155 0002 0020     		movs	r0, #0
 156 0004 014B     		ldr	r3, .L18
 157 0006 9847     		blx	r3
 158              	.LVL12:
 159 0008 08BD     		pop	{r3, pc}
 160              	.L19:
 161 000a 00BF     		.align	2
 162              	.L18:
 163 000c 00000000 		.word	axi2mipi_isr_hdl
 164              		.cfi_endproc
 165              	.LFE4:
 167              		.section	.text.hal_axi2mipi_1_isr,"ax",%progbits
 168              		.align	1
 169              		.thumb
 170              		.thumb_func
 172              	hal_axi2mipi_1_isr:
 173              	.LFB5:
 210:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 211:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 212:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void hal_axi2mipi_1_isr(void)
 213:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 174              		.loc 1 213 0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178 0000 08B5     		push	{r3, lr}
 179              	.LCFI3:
 180              		.cfi_def_cfa_offset 8
 181              		.cfi_offset 3, -8
 182              		.cfi_offset 14, -4
 214:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	axi2mipi_isr_hdl(AXI2MIPI_BRIDGE_1);
 183              		.loc 1 214 0
 184 0002 0120     		movs	r0, #1
 185 0004 014B     		ldr	r3, .L21
 186 0006 9847     		blx	r3
 187              	.LVL13:
 188 0008 08BD     		pop	{r3, pc}
 189              	.L22:
 190 000a 00BF     		.align	2
 191              	.L21:
 192 000c 00000000 		.word	axi2mipi_isr_hdl
 193              		.cfi_endproc
 194              	.LFE5:
 196              		.section	.text.mipi_tx_dphy_init,"ax",%progbits
 197              		.align	1
 198              		.thumb
 199              		.thumb_func
 201              	mipi_tx_dphy_init:
 202              	.LFB8:
 215:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 216:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 217:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void phy_set_ctrl1(unsigned int addr_offset, unsigned int testen, unsigned int testdin)
 218:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(addr_offset, (testen << SHIFT_TO_BIT16) + testdin);
 220:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 221:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 222:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void phy_set_ctrl0(unsigned int addr_offset, unsigned int testclk, unsigned int testclr)
 223:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(addr_offset, (testclk << SHIFT_TO_BIT1) + testclr);
 225:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 226:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 227:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #if BURST
 228:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void mipi_tx_dphy_init(int ins_idx)
 229:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 230:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t CSIDPHY_base = CSLDS0_BASE + (INSTANCE_OFFSET * ins_idx);
 231:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #ifdef MIPI_SPEED_1500MHZ
 232:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000000);	/*phy rstz in reset*/
 233:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 234:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x0);
 235:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x1);
 236:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 237:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 238:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 239:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 240:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 241:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 242:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 243:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 244:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x44);	/*for normal operation*/
 245:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 246:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x78);	/*1.5G*/
 247:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0) ;
 248:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 249:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x19);
 250:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 251:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x30);
 252:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 253:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 254:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x17);
 255:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 256:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x02);
 257:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 258:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 259:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 260:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 261:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x05);	/*m bit[4:0]*/
 262:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 263:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 264:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 265:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 266:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x85);	/*m bit[7:5]*/
 267:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 268:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 269:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x10);
 270:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 271:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xb8);	/*vcorang=7*/
 272:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 273:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 274:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x11);
 275:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 276:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x07);	/*icpctrl=7*/
 277:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 278:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 279:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x12);
 280:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 281:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xc8);	/*lpfctrl=8*/
 282:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 283:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 284:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 285:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 286:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xd8);
 287:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 289:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 290:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 291:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x1b);
 292:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 293:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c ****  
 294:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* macro is used for switching the mipi speed to 400Mhz*/
 295:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #else
 296:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000000);  /*phy rstz in reset*/
 297:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 298:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x0);
 299:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x1);
 300:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 301:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 302:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 303:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 304:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 305:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 306:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 307:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 308:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x44);	/*for normal operation*/
 309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 310:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x4A);	/*400Mhz*/
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0) ;
 312:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x19);
 314:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 315:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x30);
 316:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 317:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 318:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x17);
 319:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 320:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x02); /* n*/
 321:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 322:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 323:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 324:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 325:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x0b);	/*m bit[4:0]*/
 326:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 327:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 328:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 329:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 330:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x81);	/*m bit[7:5]*/
 331:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 332:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 333:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x10);
 334:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 335:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x90);	/*vcorang=2*/
 336:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 337:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 338:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x11);
 339:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 340:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x05);	/*icpctrl=5*/
 341:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 342:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 343:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x12);
 344:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 345:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xc8);	/*lpfctrl=8*/
 346:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 347:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 348:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 349:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 350:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xd8);
 351:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 352:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 353:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 354:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 355:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x1b);
 356:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 357:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #endif
 358:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 359:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 360:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000004);	/*phy rstz  enable clck*/ 
 361:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000007);	/*phy rstz  disable rstz*/
 362:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + LPCLK_CTRL,  0x00000001);	/*continuous clock mode*/
 363:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + CSI2_RESETN_AD, 0x00000001);	/*deassert csi2_reset*/
 364:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_IF_CFG_AD, 0x00003003);	/*config number of lanes*/
 365:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + CLKMGR_CFG_AD, 0x00000060);	/*config esc mode clock <20Mhz.*/
 366:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #ifdef P2
 367:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	unsigned int get_value;
 368:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	do 
 369:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 370:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		get_value = readl(CSIDPHY_base + PHY_STATUS);
 371:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		vTaskDelay(1);
 372:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	} while((get_value & 0x40) != 0x40);
 373:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #endif
 374:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 375:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #else
 376:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** static void mipi_tx_dphy_init(int ins_idx)
 377:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 203              		.loc 1 377 0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 8
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207              	.LVL14:
 208 0000 2DE9F341 		push	{r0, r1, r4, r5, r6, r7, r8, lr}
 209              	.LCFI4:
 210              		.cfi_def_cfa_offset 32
 211              		.cfi_offset 4, -24
 212              		.cfi_offset 5, -20
 213              		.cfi_offset 6, -16
 214              		.cfi_offset 7, -12
 215              		.cfi_offset 8, -8
 216              		.cfi_offset 14, -4
 378:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t CSIDPHY_base = CSLDS0_BASE + (INSTANCE_OFFSET * ins_idx);
 217              		.loc 1 378 0
 218 0004 0003     		lsls	r0, r0, #12
 219              	.LVL15:
 220 0006 00F10070 		add	r0, r0, #33554432
 221 000a 00F51430 		add	r0, r0, #151552
 379:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #ifdef MIPI_SPEED_1500MHZ
 380:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/*printf("\r\nMIPI TX DPHY INIT \r\n");*/
 381:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000000);  /*phy rstz in reset*/
 222              		.loc 1 381 0
 223 000e 0024     		movs	r4, #0
 378:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t CSIDPHY_base = CSLDS0_BASE + (INSTANCE_OFFSET * ins_idx);
 224              		.loc 1 378 0
 225 0010 0190     		str	r0, [sp, #4]
 226              	.LBB90:
 227              	.LBB91:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 228              		.loc 1 224 0
 229 0012 0127     		movs	r7, #1
 230              	.LBE91:
 231              	.LBE90:
 232              		.loc 1 381 0
 233 0014 019B     		ldr	r3, [sp, #4]
 382:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 383:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x0);
 384:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x1);
 385:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 386:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 234              		.loc 1 386 0
 235 0016 3846     		mov	r0, r7
 381:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 236              		.loc 1 381 0
 237 0018 C3F8E040 		str	r4, [r3, #224]
 238              	.LBB93:
 239              	.LBB94:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 240              		.loc 1 224 0
 241 001c 0225     		movs	r5, #2
 242              	.LBE94:
 243              	.LBE93:
 383:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x1);
 244              		.loc 1 383 0
 245 001e 019B     		ldr	r3, [sp, #4]
 246              	.LVL16:
 247              	.LBB96:
 248              	.LBB97:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 249              		.loc 1 219 0
 250 0020 4FF00708 		mov	r8, #7
 251              	.LBE97:
 252              	.LBE96:
 253              	.LBB99:
 254              	.LBB100:
 255 0024 C3F81841 		str	r4, [r3, #280]
 256              	.LBE100:
 257              	.LBE99:
 384:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 258              		.loc 1 384 0
 259 0028 019B     		ldr	r3, [sp, #4]
 260              	.LVL17:
 261              		.loc 1 386 0
 262 002a 5A4E     		ldr	r6, .L26
 263              	.LBB101:
 264              	.LBB92:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 265              		.loc 1 224 0
 266 002c C3F81471 		str	r7, [r3, #276]
 267              	.LBE92:
 268              	.LBE101:
 269              		.loc 1 386 0
 270 0030 B047     		blx	r6
 271              	.LVL18:
 387:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 388:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 272              		.loc 1 388 0
 273 0032 019B     		ldr	r3, [sp, #4]
 274              	.LVL19:
 275              	.LBB102:
 276              	.LBB103:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 277              		.loc 1 224 0
 278 0034 C3F81441 		str	r4, [r3, #276]
 279              	.LBE103:
 280              	.LBE102:
 389:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 390:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 391:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 281              		.loc 1 391 0
 282 0038 3846     		mov	r0, r7
 389:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 283              		.loc 1 389 0
 284 003a 019B     		ldr	r3, [sp, #4]
 285              	.LVL20:
 286              	.LBB104:
 287              	.LBB95:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 288              		.loc 1 224 0
 289 003c C3F81451 		str	r5, [r3, #276]
 290              	.LBE95:
 291              	.LBE104:
 292              		.loc 1 391 0
 293 0040 B047     		blx	r6
 294              	.LVL21:
 392:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 393:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x44);	/*for normal operation*/
 295              		.loc 1 393 0
 296 0042 019B     		ldr	r3, [sp, #4]
 297              	.LVL22:
 298              	.LBB105:
 299              	.LBB106:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 300              		.loc 1 219 0
 301 0044 544A     		ldr	r2, .L26+4
 302              	.LBE106:
 303              	.LBE105:
 304              	.LBB108:
 305              	.LBB109:
 306 0046 0521     		movs	r1, #5
 307              	.LBE109:
 308              	.LBE108:
 309              	.LBB111:
 310              	.LBB107:
 311 0048 C3F81821 		str	r2, [r3, #280]
 312              	.LBE107:
 313              	.LBE111:
 314              	.LBB112:
 315              	.LBB113:
 316 004c 7822     		movs	r2, #120
 317              	.LBE113:
 318              	.LBE112:
 394:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 319              		.loc 1 394 0
 320 004e 019B     		ldr	r3, [sp, #4]
 321              	.LVL23:
 395:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x78);	/*1.5G*/
 396:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0) ;
 397:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 398:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x19);
 399:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 400:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x30);
 401:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 402:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 403:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x17);
 404:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 405:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x02);
 406:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 407:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 408:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 409:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 410:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x05);	/*m bit[4:0]*/
 411:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 412:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 413:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 414:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 415:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x85);	/*m bit[7:5]*/
 416:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 417:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 418:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x10);
 419:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 420:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xb8);	/*vcorang=7*/
 421:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 422:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 423:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x11);
 424:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 425:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x07);	/*icpctrl=7*/
 426:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 427:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 428:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x12);
 429:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 430:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xc8);	/*lpfctrl=8*/
 431:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 432:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 433:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 434:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 435:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xd8);
 436:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 437:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 438:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 439:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 440:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x1b);
 441:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 442:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* This is a macro to switch the mipi speed to 400Mhz.*/
 443:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #else
 444:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000000);	/*phy rstz in reset*/
 445:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 446:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x0);
 447:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x1);
 448:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 449:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 450:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 452:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 453:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 454:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 455:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 456:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x44);	/*for normal operation*/
 457:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 458:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x4A);	/*400Mhz*/
 459:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0) ;
 460:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 461:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x19);
 462:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 463:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x30);
 464:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 465:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 466:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x17);
 467:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 468:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x02); /* n*/
 469:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 470:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 471:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 472:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 473:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x0b);	/*m bit[4:0]*/
 474:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 475:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 476:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x18);
 477:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 478:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x81);	/*m bit[7:5]*/
 479:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 480:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 481:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x10);
 482:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 483:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x90);	/*vcorang=2*/
 484:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 485:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 486:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x11);
 487:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 488:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x05);	/*icpctrl=5*/
 489:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 490:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 491:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x12);
 492:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 493:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xc8);	/*lpfctrl=8*/
 494:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 495:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 496:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 497:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 498:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xd8);
 499:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 500:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 501:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x1, 0x22);
 502:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 503:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x1b);
 504:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 505:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #endif
 506:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vTaskDelay(1);
 322              		.loc 1 506 0
 323 0050 3846     		mov	r0, r7
 324              	.LBB115:
 325              	.LBB116:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 326              		.loc 1 224 0
 327 0052 C3F81441 		str	r4, [r3, #276]
 328              	.LBE116:
 329              	.LBE115:
 395:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x78);	/*1.5G*/
 330              		.loc 1 395 0
 331 0056 019B     		ldr	r3, [sp, #4]
 332              	.LVL24:
 333              	.LBB117:
 334              	.LBB114:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 335              		.loc 1 219 0
 336 0058 C3F81821 		str	r2, [r3, #280]
 337              	.LBE114:
 338              	.LBE117:
 396:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 339              		.loc 1 396 0
 340 005c 019B     		ldr	r3, [sp, #4]
 341              	.LVL25:
 342              	.LBB118:
 343              	.LBB119:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 344              		.loc 1 224 0
 345 005e C3F81451 		str	r5, [r3, #276]
 346              	.LBE119:
 347              	.LBE118:
 398:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 348              		.loc 1 398 0
 349 0062 019B     		ldr	r3, [sp, #4]
 350              	.LVL26:
 351              	.LBB120:
 352              	.LBB121:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 353              		.loc 1 219 0
 354 0064 4D4A     		ldr	r2, .L26+8
 355 0066 C3F81821 		str	r2, [r3, #280]
 356              	.LBE121:
 357              	.LBE120:
 358              	.LBB122:
 359              	.LBB123:
 360 006a 3022     		movs	r2, #48
 361              	.LBE123:
 362              	.LBE122:
 399:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x30);
 363              		.loc 1 399 0
 364 006c 019B     		ldr	r3, [sp, #4]
 365              	.LVL27:
 366              	.LBB125:
 367              	.LBB126:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 368              		.loc 1 224 0
 369 006e C3F81441 		str	r4, [r3, #276]
 370              	.LBE126:
 371              	.LBE125:
 400:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 372              		.loc 1 400 0
 373 0072 019B     		ldr	r3, [sp, #4]
 374              	.LVL28:
 375              	.LBB127:
 376              	.LBB124:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 377              		.loc 1 219 0
 378 0074 C3F81821 		str	r2, [r3, #280]
 379              	.LBE124:
 380              	.LBE127:
 401:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 381              		.loc 1 401 0
 382 0078 019B     		ldr	r3, [sp, #4]
 383              	.LVL29:
 384              	.LBB128:
 385              	.LBB129:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 386              		.loc 1 224 0
 387 007a C3F81451 		str	r5, [r3, #276]
 388              	.LBE129:
 389              	.LBE128:
 403:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 390              		.loc 1 403 0
 391 007e 019B     		ldr	r3, [sp, #4]
 392              	.LVL30:
 393              	.LBB130:
 394              	.LBB131:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 395              		.loc 1 219 0
 396 0080 474A     		ldr	r2, .L26+12
 397 0082 C3F81821 		str	r2, [r3, #280]
 398              	.LBE131:
 399              	.LBE130:
 404:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x02);
 400              		.loc 1 404 0
 401 0086 019B     		ldr	r3, [sp, #4]
 402              	.LVL31:
 403              	.LBB132:
 404              	.LBB133:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 405              		.loc 1 224 0
 406 0088 C3F81441 		str	r4, [r3, #276]
 407              	.LBE133:
 408              	.LBE132:
 405:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 409              		.loc 1 405 0
 410 008c 019B     		ldr	r3, [sp, #4]
 411              	.LVL32:
 412              	.LBB134:
 413              	.LBB135:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 414              		.loc 1 219 0
 415 008e C3F81851 		str	r5, [r3, #280]
 416              	.LBE135:
 417              	.LBE134:
 406:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 418              		.loc 1 406 0
 419 0092 019B     		ldr	r3, [sp, #4]
 420              	.LVL33:
 421              	.LBB136:
 422              	.LBB137:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 423              		.loc 1 224 0
 424 0094 C3F81451 		str	r5, [r3, #276]
 425              	.LBE137:
 426              	.LBE136:
 408:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 427              		.loc 1 408 0
 428 0098 019A     		ldr	r2, [sp, #4]
 429              	.LVL34:
 430              	.LBB138:
 431              	.LBB139:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 432              		.loc 1 219 0
 433 009a 424B     		ldr	r3, .L26+16
 434              	.LVL35:
 435 009c C2F81831 		str	r3, [r2, #280]
 436              	.LBE139:
 437              	.LBE138:
 409:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x05);	/*m bit[4:0]*/
 438              		.loc 1 409 0
 439 00a0 019A     		ldr	r2, [sp, #4]
 440              	.LVL36:
 441              	.LBB140:
 442              	.LBB141:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 443              		.loc 1 224 0
 444 00a2 C2F81441 		str	r4, [r2, #276]
 445              	.LBE141:
 446              	.LBE140:
 410:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 447              		.loc 1 410 0
 448 00a6 019A     		ldr	r2, [sp, #4]
 449              	.LVL37:
 450              	.LBB142:
 451              	.LBB110:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 452              		.loc 1 219 0
 453 00a8 C2F81811 		str	r1, [r2, #280]
 454              	.LBE110:
 455              	.LBE142:
 456              	.LBB143:
 457              	.LBB144:
 458 00ac D821     		movs	r1, #216
 459              	.LBE144:
 460              	.LBE143:
 411:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 461              		.loc 1 411 0
 462 00ae 019A     		ldr	r2, [sp, #4]
 463              	.LVL38:
 464              	.LBB146:
 465              	.LBB147:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 466              		.loc 1 224 0
 467 00b0 C2F81451 		str	r5, [r2, #276]
 468              	.LBE147:
 469              	.LBE146:
 413:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 470              		.loc 1 413 0
 471 00b4 019A     		ldr	r2, [sp, #4]
 472              	.LVL39:
 473              	.LBB148:
 474              	.LBB149:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 475              		.loc 1 219 0
 476 00b6 C2F81831 		str	r3, [r2, #280]
 477              	.LBE149:
 478              	.LBE148:
 479              	.LBB150:
 480              	.LBB151:
 481 00ba 8522     		movs	r2, #133
 482              	.LVL40:
 483              	.LBE151:
 484              	.LBE150:
 414:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x85);	/*m bit[7:5]*/
 485              		.loc 1 414 0
 486 00bc 019B     		ldr	r3, [sp, #4]
 487              	.LVL41:
 488              	.LBB153:
 489              	.LBB154:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 490              		.loc 1 224 0
 491 00be C3F81441 		str	r4, [r3, #276]
 492              	.LBE154:
 493              	.LBE153:
 415:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 494              		.loc 1 415 0
 495 00c2 019B     		ldr	r3, [sp, #4]
 496              	.LVL42:
 497              	.LBB155:
 498              	.LBB152:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 499              		.loc 1 219 0
 500 00c4 C3F81821 		str	r2, [r3, #280]
 501              	.LBE152:
 502              	.LBE155:
 416:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 503              		.loc 1 416 0
 504 00c8 019B     		ldr	r3, [sp, #4]
 505              	.LVL43:
 506              	.LBB156:
 507              	.LBB157:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 508              		.loc 1 224 0
 509 00ca C3F81451 		str	r5, [r3, #276]
 510              	.LBE157:
 511              	.LBE156:
 418:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 512              		.loc 1 418 0
 513 00ce 019B     		ldr	r3, [sp, #4]
 514              	.LVL44:
 515              	.LBB158:
 516              	.LBB159:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 517              		.loc 1 219 0
 518 00d0 354A     		ldr	r2, .L26+20
 519 00d2 C3F81821 		str	r2, [r3, #280]
 520              	.LBE159:
 521              	.LBE158:
 522              	.LBB160:
 523              	.LBB161:
 524 00d6 B822     		movs	r2, #184
 525              	.LBE161:
 526              	.LBE160:
 419:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xb8);	/*vcorang=7*/
 527              		.loc 1 419 0
 528 00d8 019B     		ldr	r3, [sp, #4]
 529              	.LVL45:
 530              	.LBB163:
 531              	.LBB164:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 532              		.loc 1 224 0
 533 00da C3F81441 		str	r4, [r3, #276]
 534              	.LBE164:
 535              	.LBE163:
 420:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 536              		.loc 1 420 0
 537 00de 019B     		ldr	r3, [sp, #4]
 538              	.LVL46:
 539              	.LBB165:
 540              	.LBB162:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 541              		.loc 1 219 0
 542 00e0 C3F81821 		str	r2, [r3, #280]
 543              	.LBE162:
 544              	.LBE165:
 421:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 545              		.loc 1 421 0
 546 00e4 019B     		ldr	r3, [sp, #4]
 547              	.LVL47:
 548              	.LBB166:
 549              	.LBB167:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 550              		.loc 1 224 0
 551 00e6 C3F81451 		str	r5, [r3, #276]
 552              	.LBE167:
 553              	.LBE166:
 423:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 554              		.loc 1 423 0
 555 00ea 019B     		ldr	r3, [sp, #4]
 556              	.LVL48:
 557              	.LBB168:
 558              	.LBB169:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 559              		.loc 1 219 0
 560 00ec 2F4A     		ldr	r2, .L26+24
 561 00ee C3F81821 		str	r2, [r3, #280]
 562              	.LBE169:
 563              	.LBE168:
 424:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x07);	/*icpctrl=7*/
 564              		.loc 1 424 0
 565 00f2 019B     		ldr	r3, [sp, #4]
 566              	.LVL49:
 567              	.LBB170:
 568              	.LBB171:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 569              		.loc 1 219 0
 570 00f4 3A44     		add	r2, r2, r7
 571              	.LBE171:
 572              	.LBE170:
 573              	.LBB173:
 574              	.LBB174:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 575              		.loc 1 224 0
 576 00f6 C3F81441 		str	r4, [r3, #276]
 577              	.LBE174:
 578              	.LBE173:
 425:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 579              		.loc 1 425 0
 580 00fa 019B     		ldr	r3, [sp, #4]
 581              	.LVL50:
 582              	.LBB175:
 583              	.LBB98:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 584              		.loc 1 219 0
 585 00fc C3F81881 		str	r8, [r3, #280]
 586              	.LBE98:
 587              	.LBE175:
 426:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 588              		.loc 1 426 0
 589 0100 019B     		ldr	r3, [sp, #4]
 590              	.LVL51:
 591              	.LBB176:
 592              	.LBB177:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 593              		.loc 1 224 0
 594 0102 C3F81451 		str	r5, [r3, #276]
 595              	.LBE177:
 596              	.LBE176:
 428:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 597              		.loc 1 428 0
 598 0106 019B     		ldr	r3, [sp, #4]
 599              	.LVL52:
 600              	.LBB178:
 601              	.LBB172:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 602              		.loc 1 219 0
 603 0108 C3F81821 		str	r2, [r3, #280]
 604              	.LBE172:
 605              	.LBE178:
 606              	.LBB179:
 607              	.LBB180:
 608 010c C822     		movs	r2, #200
 609              	.LBE180:
 610              	.LBE179:
 429:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xc8);	/*lpfctrl=8*/
 611              		.loc 1 429 0
 612 010e 019B     		ldr	r3, [sp, #4]
 613              	.LVL53:
 614              	.LBB182:
 615              	.LBB183:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 616              		.loc 1 224 0
 617 0110 C3F81441 		str	r4, [r3, #276]
 618              	.LBE183:
 619              	.LBE182:
 430:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 620              		.loc 1 430 0
 621 0114 019B     		ldr	r3, [sp, #4]
 622              	.LVL54:
 623              	.LBB184:
 624              	.LBB181:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 625              		.loc 1 219 0
 626 0116 C3F81821 		str	r2, [r3, #280]
 627              	.LBE181:
 628              	.LBE184:
 431:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 629              		.loc 1 431 0
 630 011a 019B     		ldr	r3, [sp, #4]
 631              	.LVL55:
 632              	.LBB185:
 633              	.LBB186:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 634              		.loc 1 224 0
 635 011c C3F81451 		str	r5, [r3, #276]
 636              	.LBE186:
 637              	.LBE185:
 433:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 638              		.loc 1 433 0
 639 0120 019A     		ldr	r2, [sp, #4]
 640              	.LVL56:
 641              	.LBB187:
 642              	.LBB188:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 643              		.loc 1 219 0
 644 0122 234B     		ldr	r3, .L26+28
 645              	.LVL57:
 646 0124 C2F81831 		str	r3, [r2, #280]
 647              	.LBE188:
 648              	.LBE187:
 434:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0xd8);
 649              		.loc 1 434 0
 650 0128 019A     		ldr	r2, [sp, #4]
 651              	.LVL58:
 652              	.LBB189:
 653              	.LBB190:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 654              		.loc 1 224 0
 655 012a C2F81441 		str	r4, [r2, #276]
 656              	.LBE190:
 657              	.LBE189:
 435:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 658              		.loc 1 435 0
 659 012e 019A     		ldr	r2, [sp, #4]
 660              	.LVL59:
 661              	.LBB191:
 662              	.LBB145:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 663              		.loc 1 219 0
 664 0130 C2F81811 		str	r1, [r2, #280]
 665              	.LBE145:
 666              	.LBE191:
 436:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 667              		.loc 1 436 0
 668 0134 019A     		ldr	r2, [sp, #4]
 669              	.LVL60:
 670              	.LBB192:
 671              	.LBB193:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 672              		.loc 1 224 0
 673 0136 C2F81451 		str	r5, [r2, #276]
 674              	.LBE193:
 675              	.LBE192:
 438:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x0, 0x0);
 676              		.loc 1 438 0
 677 013a 019A     		ldr	r2, [sp, #4]
 678              	.LVL61:
 679              	.LBB194:
 680              	.LBB195:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 681              		.loc 1 219 0
 682 013c C2F81831 		str	r3, [r2, #280]
 683              	.LBE195:
 684              	.LBE194:
 685              	.LBB196:
 686              	.LBB197:
 687 0140 1B22     		movs	r2, #27
 688              	.LVL62:
 689              	.LBE197:
 690              	.LBE196:
 439:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl1(CSIDPHY_base + PHY_CTRL1_AD, 0x0, 0x1b);
 691              		.loc 1 439 0
 692 0142 019B     		ldr	r3, [sp, #4]
 693              	.LVL63:
 694              	.LBB199:
 695              	.LBB200:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 696              		.loc 1 224 0
 697 0144 C3F81441 		str	r4, [r3, #276]
 698              	.LBE200:
 699              	.LBE199:
 440:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	phy_set_ctrl0(CSIDPHY_base + PHY_CTRL0_AD, 0x1, 0x0);
 700              		.loc 1 440 0
 701 0148 019B     		ldr	r3, [sp, #4]
 702              	.LVL64:
 703              	.LBB201:
 704              	.LBB198:
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 705              		.loc 1 219 0
 706 014a C3F81821 		str	r2, [r3, #280]
 707              	.LBE198:
 708              	.LBE201:
 441:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* This is a macro to switch the mipi speed to 400Mhz.*/
 709              		.loc 1 441 0
 710 014e 019B     		ldr	r3, [sp, #4]
 711              	.LVL65:
 712              	.LBB202:
 713              	.LBB203:
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 714              		.loc 1 224 0
 715 0150 C3F81451 		str	r5, [r3, #276]
 716              	.LBE203:
 717              	.LBE202:
 718              		.loc 1 506 0
 719 0154 B047     		blx	r6
 720              	.LVL66:
 507:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 508:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000004);	/*phy rstz  enable clck*/
 721              		.loc 1 508 0
 722 0156 0422     		movs	r2, #4
 723 0158 019B     		ldr	r3, [sp, #4]
 724 015a C3F8E020 		str	r2, [r3, #224]
 509:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000007);	/*phy rstz  disable rstz*/
 510:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #if 0
 511:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + LPCLK_CTRL,  0x00000001);	/*Continuous clock mode*/
 512:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #endif
 513:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + CSI2_RESETN_AD, 0x00000001);	/* Deassert csi2_reset*/
 514:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_IF_CFG_AD, 0x00002003);	/*config number of lanes*/
 725              		.loc 1 514 0
 726 015e 42F20302 		movw	r2, #8195
 509:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_RSTZ_AD, 0x00000007);	/*phy rstz  disable rstz*/
 727              		.loc 1 509 0
 728 0162 019B     		ldr	r3, [sp, #4]
 729 0164 C3F8E080 		str	r8, [r3, #224]
 513:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + PHY_IF_CFG_AD, 0x00002003);	/*config number of lanes*/
 730              		.loc 1 513 0
 731 0168 019B     		ldr	r3, [sp, #4]
 732 016a 5F60     		str	r7, [r3, #4]
 733              		.loc 1 514 0
 734 016c 019B     		ldr	r3, [sp, #4]
 735 016e C3F8E420 		str	r2, [r3, #228]
 515:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	SET_REG(CSIDPHY_base + CLKMGR_CFG_AD, 0x00000060);	/*config esc mode clock <20Mhz.*/
 736              		.loc 1 515 0
 737 0172 6022     		movs	r2, #96
 738 0174 019B     		ldr	r3, [sp, #4]
 739 0176 C3F8F020 		str	r2, [r3, #240]
 740              	.L24:
 516:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/*printf("No burst mode \r\n");*/
 517:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #ifdef P2
 518:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	unsigned int get_value;	
 519:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	do 
 520:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 521:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		get_value = readl(CSIDPHY_base + PHY_STATUS);
 741              		.loc 1 521 0 discriminator 1
 742 017a 019B     		ldr	r3, [sp, #4]
 522:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		vTaskDelay(1);
 743              		.loc 1 522 0 discriminator 1
 744 017c 0120     		movs	r0, #1
 521:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		vTaskDelay(1);
 745              		.loc 1 521 0 discriminator 1
 746 017e D3F81041 		ldr	r4, [r3, #272]
 747              	.LVL67:
 748              		.loc 1 522 0 discriminator 1
 749 0182 B047     		blx	r6
 750              	.LVL68:
 523:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	} while((get_value & 0x48) != 0x48);
 751              		.loc 1 523 0 discriminator 1
 752 0184 04F04804 		and	r4, r4, #72
 753              	.LVL69:
 754 0188 482C     		cmp	r4, #72
 755 018a F6D1     		bne	.L24
 524:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #endif
 525:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 756              		.loc 1 525 0
 757 018c 02B0     		add	sp, sp, #8
 758              	.LCFI5:
 759              		.cfi_def_cfa_offset 24
 760              		@ sp needed
 761 018e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 762              	.L27:
 763 0192 00BF     		.align	2
 764              	.L26:
 765 0194 00000000 		.word	vTaskDelay
 766 0198 44000100 		.word	65604
 767 019c 19000100 		.word	65561
 768 01a0 17000100 		.word	65559
 769 01a4 18000100 		.word	65560
 770 01a8 10000100 		.word	65552
 771 01ac 11000100 		.word	65553
 772 01b0 22000100 		.word	65570
 773              		.cfi_endproc
 774              	.LFE8:
 776              		.section	.text.csi2_device_isr,"ax",%progbits
 777              		.align	1
 778              		.thumb
 779              		.thumb_func
 781              	csi2_device_isr:
 782              	.LFB3:
 190:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	unsigned int isr_st = readl(CSLDS0_BASE + 0x20);
 783              		.loc 1 190 0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 0
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787 0000 08B5     		push	{r3, lr}
 788              	.LCFI6:
 789              		.cfi_def_cfa_offset 8
 790              		.cfi_offset 3, -8
 791              		.cfi_offset 14, -4
 191:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 792              		.loc 1 191 0
 793 0002 0C4B     		ldr	r3, .L45
 794 0004 1968     		ldr	r1, [r3]
 795              	.LVL70:
 192:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_MAIN: 0x%x \r\n", isr_st);
 796              		.loc 1 192 0
 797 0006 11B1     		cbz	r1, .L29
 193:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 798              		.loc 1 193 0
 799 0008 0B48     		ldr	r0, .L45+4
 800 000a 0C4B     		ldr	r3, .L45+8
 801 000c 9847     		blx	r3
 802              	.LVL71:
 803              	.L29:
 195:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 804              		.loc 1 195 0
 805 000e 0C4B     		ldr	r3, .L45+12
 806 0010 1968     		ldr	r1, [r3]
 807              	.LVL72:
 196:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_VPG: 0x%x \r\n", isr_st);
 808              		.loc 1 196 0
 809 0012 11B1     		cbz	r1, .L30
 197:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 810              		.loc 1 197 0
 811 0014 0B48     		ldr	r0, .L45+16
 812 0016 094B     		ldr	r3, .L45+8
 813 0018 9847     		blx	r3
 814              	.LVL73:
 815              	.L30:
 199:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 816              		.loc 1 199 0
 817 001a 0B4B     		ldr	r3, .L45+20
 818 001c 1968     		ldr	r1, [r3]
 819              	.LVL74:
 200:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_IDI: 0x%x \r\n", isr_st);
 820              		.loc 1 200 0
 821 001e 11B1     		cbz	r1, .L31
 201:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 822              		.loc 1 201 0
 823 0020 0A48     		ldr	r0, .L45+24
 824 0022 064B     		ldr	r3, .L45+8
 825 0024 9847     		blx	r3
 826              	.LVL75:
 827              	.L31:
 203:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(isr_st)
 828              		.loc 1 203 0
 829 0026 0A4B     		ldr	r3, .L45+28
 830 0028 1968     		ldr	r1, [r3]
 831              	.LVL76:
 204:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		printf("\r\nTX INT_ST_MEM: 0x%x \r\n", isr_st);
 832              		.loc 1 204 0
 833 002a 11B1     		cbz	r1, .L28
 205:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 834              		.loc 1 205 0
 835 002c 0948     		ldr	r0, .L45+32
 836 002e 034B     		ldr	r3, .L45+8
 837 0030 9847     		blx	r3
 838              	.LVL77:
 839              	.L28:
 840 0032 08BD     		pop	{r3, pc}
 841              	.L46:
 842              		.align	2
 843              	.L45:
 844 0034 20500202 		.word	33706016
 845 0038 00000000 		.word	.LC0
 846 003c 00000000 		.word	printf
 847 0040 24500202 		.word	33706020
 848 0044 1A000000 		.word	.LC1
 849 0048 28500202 		.word	33706024
 850 004c 33000000 		.word	.LC2
 851 0050 2C500202 		.word	33706028
 852 0054 4C000000 		.word	.LC3
 853              		.cfi_endproc
 854              	.LFE3:
 856              		.section	.text.hal_axi2mipi_set_stream_property,"ax",%progbits
 857              		.align	1
 858              		.global	hal_axi2mipi_set_stream_property
 859              		.thumb
 860              		.thumb_func
 862              	hal_axi2mipi_set_stream_property:
 863              	.LFB9:
 526:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** #endif
 527:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** /* Exported functions --------------------------------------------------------*/
 528:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_set_stream_property(axi2mipi_channel_t channel,
 529:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 										axi2mipi_property_t *opt)
 530:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 864              		.loc 1 530 0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 16
 867              		@ frame_needed = 0, uses_anonymous_args = 0
 868              	.LVL78:
 531:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 532:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 869              		.loc 1 532 0
 870 0000 0128     		cmp	r0, #1
 530:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 871              		.loc 1 530 0
 872 0002 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 873              	.LCFI7:
 874              		.cfi_def_cfa_offset 36
 875              		.cfi_offset 4, -36
 876              		.cfi_offset 5, -32
 877              		.cfi_offset 6, -28
 878              		.cfi_offset 7, -24
 879              		.cfi_offset 8, -20
 880              		.cfi_offset 9, -16
 881              		.cfi_offset 10, -12
 882              		.cfi_offset 11, -8
 883              		.cfi_offset 14, -4
 884 0006 0546     		mov	r5, r0
 885 0008 85B0     		sub	sp, sp, #20
 886              	.LCFI8:
 887              		.cfi_def_cfa_offset 56
 530:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 888              		.loc 1 530 0
 889 000a 0C46     		mov	r4, r1
 890              		.loc 1 532 0
 891 000c 04D9     		bls	.L48
 892              		.loc 1 532 0 is_stmt 0 discriminator 1
 893 000e 6248     		ldr	r0, .L97
 894              	.LVL79:
 895 0010 4FF40571 		mov	r1, #532
 896              	.LVL80:
 897 0014 614B     		ldr	r3, .L97+4
 898 0016 9847     		blx	r3
 899              	.LVL81:
 900              	.L48:
 533:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_AXI2MIPI_FIFO(opt->fifo_x));
 901              		.loc 1 533 0 is_stmt 1
 902 0018 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 903 001a 13F0F00F 		tst	r3, #240
 904 001e 04D0     		beq	.L49
 905              		.loc 1 533 0 is_stmt 0 discriminator 1
 906 0020 5D48     		ldr	r0, .L97
 907 0022 40F21521 		movw	r1, #533
 908 0026 5D4B     		ldr	r3, .L97+4
 909 0028 9847     		blx	r3
 910              	.LVL82:
 911              	.L49:
 534:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_DATA_TYPE(opt->img_type.rx_dt));
 912              		.loc 1 534 0 is_stmt 1
 913 002a A37A     		ldrb	r3, [r4, #10]	@ zero_extendqisi2
 914 002c A3F12A02 		sub	r2, r3, #42
 915 0030 032A     		cmp	r2, #3
 916 0032 06D9     		bls	.L50
 917              		.loc 1 534 0 is_stmt 0 discriminator 1
 918 0034 302B     		cmp	r3, #48
 919 0036 04D0     		beq	.L50
 920              		.loc 1 534 0 discriminator 2
 921 0038 5748     		ldr	r0, .L97
 922 003a 40F21621 		movw	r1, #534
 923 003e 574B     		ldr	r3, .L97+4
 924 0040 9847     		blx	r3
 925              	.LVL83:
 926              	.L50:
 535:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_DATA_TYPE(opt->img_type.tx_dt));
 927              		.loc 1 535 0 is_stmt 1
 928 0042 637A     		ldrb	r3, [r4, #9]	@ zero_extendqisi2
 929 0044 A3F12A02 		sub	r2, r3, #42
 930 0048 032A     		cmp	r2, #3
 931 004a 06D9     		bls	.L51
 932              		.loc 1 535 0 is_stmt 0 discriminator 1
 933 004c 302B     		cmp	r3, #48
 934 004e 04D0     		beq	.L51
 935              		.loc 1 535 0 discriminator 2
 936 0050 5148     		ldr	r0, .L97
 937 0052 40F21721 		movw	r1, #535
 938 0056 514B     		ldr	r3, .L97+4
 939 0058 9847     		blx	r3
 940              	.LVL84:
 941              	.L51:
 536:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_DIRECTLY_PASS(opt->img_type.ff_bypass));
 942              		.loc 1 536 0 is_stmt 1
 943 005a 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
 944 005c 062B     		cmp	r3, #6
 945 005e 04D9     		bls	.L52
 946              		.loc 1 536 0 is_stmt 0 discriminator 1
 947 0060 4D48     		ldr	r0, .L97
 948 0062 4FF40671 		mov	r1, #536
 949 0066 4D4B     		ldr	r3, .L97+4
 950 0068 9847     		blx	r3
 951              	.LVL85:
 952              	.L52:
 537:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_VC_FOR_FIFO(opt->vc_for_ff));
 953              		.loc 1 537 0 is_stmt 1
 954 006a A37C     		ldrb	r3, [r4, #18]	@ zero_extendqisi2
 955 006c 032B     		cmp	r3, #3
 956 006e 04D9     		bls	.L53
 957              		.loc 1 537 0 is_stmt 0 discriminator 1
 958 0070 4948     		ldr	r0, .L97
 959 0072 40F21921 		movw	r1, #537
 960 0076 494B     		ldr	r3, .L97+4
 961 0078 9847     		blx	r3
 962              	.LVL86:
 963              	.L53:
 538:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_STATUS(opt->wrap.wrap_en));
 964              		.loc 1 538 0 is_stmt 1
 965 007a A37D     		ldrb	r3, [r4, #22]	@ zero_extendqisi2
 966 007c 012B     		cmp	r3, #1
 967 007e 04D9     		bls	.L54
 968              		.loc 1 538 0 is_stmt 0 discriminator 1
 969 0080 4548     		ldr	r0, .L97
 970 0082 40F21A21 		movw	r1, #538
 971 0086 454B     		ldr	r3, .L97+4
 972 0088 9847     		blx	r3
 973              	.LVL87:
 974              	.L54:
 539:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_STREAM_MODE(opt->stream_mode));
 975              		.loc 1 539 0 is_stmt 1
 976 008a 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 977 008c 032B     		cmp	r3, #3
 978 008e 04D9     		bls	.L55
 979              		.loc 1 539 0 is_stmt 0 discriminator 1
 980 0090 4148     		ldr	r0, .L97
 981 0092 40F21B21 		movw	r1, #539
 982 0096 414B     		ldr	r3, .L97+4
 983 0098 9847     		blx	r3
 984              	.LVL88:
 985              	.L55:
 540:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_PACKED(opt->img_type.pack));
 986              		.loc 1 540 0 is_stmt 1
 987 009a E37A     		ldrb	r3, [r4, #11]	@ zero_extendqisi2
 988 009c 012B     		cmp	r3, #1
 989 009e 04D9     		bls	.L56
 990              		.loc 1 540 0 is_stmt 0 discriminator 1
 991 00a0 3D48     		ldr	r0, .L97
 992 00a2 4FF40771 		mov	r1, #540
 993 00a6 3D4B     		ldr	r3, .L97+4
 994 00a8 9847     		blx	r3
 995              	.LVL89:
 996              	.L56:
 541:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 542:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t offset = 0;
 543:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t tmp = 0;
 544:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t fifo_option = opt->fifo_x;
 545:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t current_fifo = 0;
 546:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 547:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t img_data_type;
 548:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* 1: data from master port; 0: data from slave */
 549:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t axi_is_ms_or_slv = 1;
 997              		.loc 1 549 0 is_stmt 1
 998 00aa 0123     		movs	r3, #1
 550:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 /* 0 is packed (in snapshot) and 1 is unpacked (other mode) */
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	__IO uint32_t packing_mode = 0;
 552:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 553:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/*
 554:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 * Configure Virtual channel for FIFO
 555:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 */
 556:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	tmp = READ_AXI2MIPI_REG(channel, VC_SELECT_REG);
 557:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(opt->fifo_x & AXI2MIPI_FIFO_A)
 558:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 559:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp &= ~((uint32_t)((BIT1 | BIT0) << SHIFT_TO_BIT0));
 560:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT0);
 561:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 562:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(opt->fifo_x & AXI2MIPI_FIFO_B)
 563:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 564:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp &= ~((uint32_t)((BIT1 | BIT0) << SHIFT_TO_BIT2));
 565:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT2);
 566:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 567:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(opt->fifo_x & AXI2MIPI_FIFO_C)
 568:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 569:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp &= ~((uint32_t)((BIT1 | BIT0) << SHIFT_TO_BIT4));
 570:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT4);
 571:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 572:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(opt->fifo_x & AXI2MIPI_FIFO_D)
 573:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 574:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp &= ~((uint32_t)((BIT1 | BIT0) << SHIFT_TO_BIT6));
 575:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT6);
 576:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 577:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(channel, VC_SELECT_REG, tmp);
 578:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 579:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/*
 580:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 * Calculate bits/frame
 581:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 */
 582:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t hde_width = 0, hs_width = 0;
 583:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t bits_per_pixel = 0;
 584:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t hsync_val = 0;
 585:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 586:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	switch(opt->img_type.rx_dt)
 999              		.loc 1 586 0
 1000 00ac 94F80AA0 		ldrb	r10, [r4, #10]	@ zero_extendqisi2
 556:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(opt->fifo_x & AXI2MIPI_FIFO_A)
 1001              		.loc 1 556 0
 1002 00b0 2803     		lsls	r0, r5, #12
 557:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1003              		.loc 1 557 0
 1004 00b2 2578     		ldrb	r5, [r4]	@ zero_extendqisi2
 556:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(opt->fifo_x & AXI2MIPI_FIFO_A)
 1005              		.loc 1 556 0
 1006 00b4 3A4A     		ldr	r2, .L97+8
 557:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1007              		.loc 1 557 0
 1008 00b6 E907     		lsls	r1, r5, #31
 549:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 /* 0 is packed (in snapshot) and 1 is unpacked (other mode) */
 1009              		.loc 1 549 0
 1010 00b8 0293     		str	r3, [sp, #8]
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 1011              		.loc 1 551 0
 1012 00ba 4FF00003 		mov	r3, #0
 560:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1013              		.loc 1 560 0
 1014 00be 48BF     		it	mi
 1015 00c0 A17C     		ldrbmi	r1, [r4, #18]	@ zero_extendqisi2
 587:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 588:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW10:
 589:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 590:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = TEN_BITS_PER_PIXEL;
 591:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 592:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 593:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW12:
 594:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 595:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = TWELVE_BITS_PER_PIXEL;
 596:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 597:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 598:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW14:
 599:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 600:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = FOURTEEN_BITS_PER_PIXEL;
 601:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 602:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 603:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_RAW8:
 604:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		default:
 605:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 606:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bits_per_pixel = EIGHT_BITS_PER_PIXEL;
 607:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 608:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 609:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 610:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 611:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	hde_width = (uint32_t)(opt->img_size.width * bits_per_pixel) / 8;
 1016              		.loc 1 611 0
 1017 00c2 B4F80EB0 		ldrh	fp, [r4, #14]
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 1018              		.loc 1 551 0
 1019 00c6 0393     		str	r3, [sp, #12]
 556:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(opt->fifo_x & AXI2MIPI_FIFO_A)
 1020              		.loc 1 556 0
 1021 00c8 8358     		ldr	r3, [r0, r2]
 1022              	.LVL90:
 1023 00ca DFF8E490 		ldr	r9, .L97+24
 559:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT0);
 1024              		.loc 1 559 0
 1025 00ce 44BF     		itt	mi
 1026 00d0 23F00303 		bicmi	r3, r3, #3
 1027              	.LVL91:
 560:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1028              		.loc 1 560 0
 1029 00d4 0B43     		orrmi	r3, r3, r1
 1030              	.LVL92:
 562:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1031              		.loc 1 562 0
 1032 00d6 AF07     		lsls	r7, r5, #30
 565:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1033              		.loc 1 565 0
 1034 00d8 42BF     		ittt	mi
 1035 00da A17C     		ldrbmi	r1, [r4, #18]	@ zero_extendqisi2
 564:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT2);
 1036              		.loc 1 564 0
 1037 00dc 23F00C03 		bicmi	r3, r3, #12
 1038              	.LVL93:
 565:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1039              		.loc 1 565 0
 1040 00e0 43EA8103 		orrmi	r3, r3, r1, lsl #2
 1041              	.LVL94:
 567:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1042              		.loc 1 567 0
 1043 00e4 6E07     		lsls	r6, r5, #29
 570:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1044              		.loc 1 570 0
 1045 00e6 42BF     		ittt	mi
 1046 00e8 A17C     		ldrbmi	r1, [r4, #18]	@ zero_extendqisi2
 569:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT4);
 1047              		.loc 1 569 0
 1048 00ea 23F03003 		bicmi	r3, r3, #48
 1049              	.LVL95:
 570:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1050              		.loc 1 570 0
 1051 00ee 43EA0113 		orrmi	r3, r3, r1, lsl #4
 1052              	.LVL96:
 572:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1053              		.loc 1 572 0
 1054 00f2 2907     		lsls	r1, r5, #28
 575:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1055              		.loc 1 575 0
 1056 00f4 42BF     		ittt	mi
 1057 00f6 A17C     		ldrbmi	r1, [r4, #18]	@ zero_extendqisi2
 574:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		tmp |= (uint32_t)(opt->vc_for_ff << SHIFT_TO_BIT6);
 1058              		.loc 1 574 0
 1059 00f8 23F0C003 		bicmi	r3, r3, #192
 1060              	.LVL97:
 575:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 1061              		.loc 1 575 0
 1062 00fc 43EA8113 		orrmi	r3, r3, r1, lsl #6
 1063              	.LVL98:
 1064 0100 284F     		ldr	r7, .L97+12
 1065 0102 8144     		add	r9, r9, r0
 577:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 1066              		.loc 1 577 0
 1067 0104 8350     		str	r3, [r0, r2]
 1068              	.LVL99:
 1069 0106 AAF12B03 		sub	r3, r10, #43
 1070              	.LVL100:
 1071 010a DFF8A880 		ldr	r8, .L97+28
 1072 010e 0744     		add	r7, r7, r0
 1073 0110 DBB2     		uxtb	r3, r3
 1074 0112 022B     		cmp	r3, #2
 586:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1075              		.loc 1 586 0
 1076 0114 88BF     		it	hi
 1077 0116 0826     		movhi	r6, #8
 1078 0118 8044     		add	r8, r8, r0
 1079 011a 9CBF     		itt	ls
 1080 011c 224A     		ldrls	r2, .L97+16
 1081              	.LVL101:
 1082 011e D65C     		ldrbls	r6, [r2, r3]	@ zero_extendqisi2
 1083              	.LVL102:
 1084              		.loc 1 611 0
 1085 0120 0BFB06F6 		mul	r6, fp, r6
 1086              	.LVL103:
 1087 0124 F608     		lsrs	r6, r6, #3
 612:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	hs_width = HS_WIDTH_VAL;
 613:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	hsync_val = (uint32_t)((hs_width << SHIFT_TO_BIT16) + (hde_width << SHIFT_TO_BIT0));
 1088              		.loc 1 613 0
 1089 0126 06F52026 		add	r6, r6, #655360
 1090              	.LVL104:
 1091              	.L62:
 614:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/*
 615:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 * Scan all FIFO selected
 616:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	 */
 617:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	fifo_option = opt->fifo_x;
 618:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	current_fifo = 0;
 619:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	while(fifo_option)
 1092              		.loc 1 619 0
 1093 012a 002D     		cmp	r5, #0
 1094 012c 30D0     		beq	.L96
 620:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 621:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		if(fifo_option & 1)
 1095              		.loc 1 621 0
 1096 012e EB07     		lsls	r3, r5, #31
 1097 0130 27D5     		bpl	.L63
 622:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 623:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			/*
 624:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 * Configure source address
 625:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 */
 626:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			offset = current_fifo * (DMA_SRC_B_REG - DMA_SRC_A_REG);
 627:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, DMA_SRC_A_REG + offset, opt->src_addr);
 1098              		.loc 1 627 0
 1099 0132 6368     		ldr	r3, [r4, #4]
 628:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 629:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			/*
 630:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 * Configure Image Control Register
 631:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 */
 632:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			offset = current_fifo * (IMG_CTRL_B_REG - IMG_CTRL_A_REG);
 633:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 634:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			if(opt->stream_mode == AXI2MIPI_SNAPSHOT_MODE)
 1100              		.loc 1 634 0
 1101 0134 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 627:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 1102              		.loc 1 627 0
 1103 0136 47F8043C 		str	r3, [r7, #-4]
 1104              		.loc 1 634 0
 1105 013a 0AB9     		cbnz	r2, .L64
 635:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			{
 636:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 				axi_is_ms_or_slv = IS_MASTER_PORT;
 1106              		.loc 1 636 0
 1107 013c 0123     		movs	r3, #1
 1108 013e 00E0     		b	.L94
 1109              	.L64:
 637:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			}
 638:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			else
 639:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			{
 640:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 				axi_is_ms_or_slv = IS_SLAVE_PORT;
 1110              		.loc 1 640 0
 1111 0140 0023     		movs	r3, #0
 1112              	.L94:
 1113 0142 0293     		str	r3, [sp, #8]
 641:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			}
 642:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 643:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			packing_mode = opt->img_type.pack;
 1114              		.loc 1 643 0
 1115 0144 E37A     		ldrb	r3, [r4, #11]	@ zero_extendqisi2
 1116 0146 0393     		str	r3, [sp, #12]
 644:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			img_data_type = opt->img_type.tx_dt;
 1117              		.loc 1 644 0
 1118 0148 637A     		ldrb	r3, [r4, #9]	@ zero_extendqisi2
 1119 014a 0193     		str	r3, [sp, #4]
 645:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			tmp = (img_data_type << SHIFT_TO_BIT24)
 1120              		.loc 1 645 0
 1121 014c 0199     		ldr	r1, [sp, #4]
 646:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 					+ (packing_mode << SHIFT_TO_BIT20)
 1122              		.loc 1 646 0
 1123 014e 039B     		ldr	r3, [sp, #12]
 647:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 					+ (opt->img_type.ff_bypass << SHIFT_TO_BIT17)
 648:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 					+ (axi_is_ms_or_slv << SHIFT_TO_BIT16);
 1124              		.loc 1 648 0
 1125 0150 0298     		ldr	r0, [sp, #8]
 645:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 					+ (packing_mode << SHIFT_TO_BIT20)
 1126              		.loc 1 645 0
 1127 0152 0906     		lsls	r1, r1, #24
 1128 0154 01EB0353 		add	r3, r1, r3, lsl #20
 647:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 					+ (opt->img_type.ff_bypass << SHIFT_TO_BIT17)
 1129              		.loc 1 647 0
 1130 0158 217B     		ldrb	r1, [r4, #12]	@ zero_extendqisi2
 1131 015a 03EB0043 		add	r3, r3, r0, lsl #16
 645:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 					+ (packing_mode << SHIFT_TO_BIT20)
 1132              		.loc 1 645 0
 1133 015e 03EB4143 		add	r3, r3, r1, lsl #17
 1134              	.LVL105:
 649:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, IMG_CTRL_A_REG + offset, tmp);
 650:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 651:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			/*
 652:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 * Configure width and height pixel
 653:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 */
 654:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			offset = current_fifo * (DMA_TRANS_B_REG - DMA_TRANS_A_REG);
 655:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			tmp = convert_in_halfword(opt->img_size.width,
 1135              		.loc 1 655 0
 1136 0162 5846     		mov	r0, fp
 1137 0164 5146     		mov	r1, r10
 649:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, IMG_CTRL_A_REG + offset, tmp);
 1138              		.loc 1 649 0
 1139 0166 C8F80030 		str	r3, [r8]
 1140              		.loc 1 655 0
 1141 016a 104B     		ldr	r3, .L97+20
 1142              	.LVL106:
 1143 016c 9847     		blx	r3
 1144              	.LVL107:
 656:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 										opt->img_type.rx_dt,
 657:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 										opt->stream_mode);
 658:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			if(opt->wrap.wrap_en == DISABLE)
 1145              		.loc 1 658 0
 1146 016e A37D     		ldrb	r3, [r4, #22]	@ zero_extendqisi2
 1147 0170 0BB9     		cbnz	r3, .L66
 659:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			{
 660:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 				tmp |= (uint32_t)((opt->img_size.height << SHIFT_TO_BIT16) & HALF_DWORD_MASK);
 1148              		.loc 1 660 0
 1149 0172 238A     		ldrh	r3, [r4, #16]
 1150 0174 00E0     		b	.L95
 1151              	.L66:
 661:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			}
 662:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			else
 663:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			{
 664:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 				tmp |= (uint32_t)((opt->wrap.wrap_num << SHIFT_TO_BIT16) & HALF_DWORD_MASK);
 1152              		.loc 1 664 0
 1153 0176 A38A     		ldrh	r3, [r4, #20]
 1154              	.L95:
 1155 0178 40EA0340 		orr	r0, r0, r3, lsl #16
 1156              	.LVL108:
 665:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			}
 666:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, DMA_TRANS_A_REG + offset, tmp);
 1157              		.loc 1 666 0
 1158 017c 3860     		str	r0, [r7]
 667:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 668:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			/*
 669:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 * Configure Horizontal control
 670:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			 */
 671:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			offset = current_fifo * (HOR_CTRL_B_REG - HOR_CTRL_A_REG);
 672:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, HOR_CTRL_A_REG + offset, hsync_val);
 1159              		.loc 1 672 0
 1160 017e C9F80060 		str	r6, [r9]
 1161              	.LVL109:
 1162              	.L63:
 673:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 674:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_option >>= 1;
 1163              		.loc 1 674 0
 1164 0182 6D08     		lsrs	r5, r5, #1
 1165              	.LVL110:
 1166 0184 0837     		adds	r7, r7, #8
 1167 0186 09F11009 		add	r9, r9, #16
 1168 018a 08F10408 		add	r8, r8, #4
 1169 018e CCE7     		b	.L62
 1170              	.L96:
 675:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		current_fifo++;
 676:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 677:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 1171              		.loc 1 677 0
 1172 0190 05B0     		add	sp, sp, #20
 1173              	.LCFI9:
 1174              		.cfi_def_cfa_offset 36
 1175              		@ sp needed
 1176 0192 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1177              	.LVL111:
 1178              	.L98:
 1179 0196 00BF     		.align	2
 1180              	.L97:
 1181 0198 00000000 		.word	.LANCHOR2
 1182 019c 00000000 		.word	assert_failed
 1183 01a0 34D00202 		.word	33738804
 1184 01a4 08D00202 		.word	33738760
 1185 01a8 00000000 		.word	.LANCHOR3
 1186 01ac 00000000 		.word	convert_in_halfword
 1187 01b0 00D10202 		.word	33739008
 1188 01b4 38D00202 		.word	33738808
 1189              		.cfi_endproc
 1190              	.LFE9:
 1192              		.section	.text.hal_axi2mipi_hsync_cfg,"ax",%progbits
 1193              		.align	1
 1194              		.global	hal_axi2mipi_hsync_cfg
 1195              		.thumb
 1196              		.thumb_func
 1198              	hal_axi2mipi_hsync_cfg:
 1199              	.LFB10:
 678:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 679:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_hsync_cfg(axi2mipi_channel_t channel,
 680:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 								axi2mipi_hsync_t *hsync)
 681:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1200              		.loc 1 681 0
 1201              		.cfi_startproc
 1202              		@ args = 0, pretend = 0, frame = 0
 1203              		@ frame_needed = 0, uses_anonymous_args = 0
 1204              	.LVL112:
 682:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 683:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1205              		.loc 1 683 0
 1206 0000 0128     		cmp	r0, #1
 681:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1207              		.loc 1 681 0
 1208 0002 38B5     		push	{r3, r4, r5, lr}
 1209              	.LCFI10:
 1210              		.cfi_def_cfa_offset 16
 1211              		.cfi_offset 3, -16
 1212              		.cfi_offset 4, -12
 1213              		.cfi_offset 5, -8
 1214              		.cfi_offset 14, -4
 681:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1215              		.loc 1 681 0
 1216 0004 0546     		mov	r5, r0
 1217 0006 0C46     		mov	r4, r1
 1218              		.loc 1 683 0
 1219 0008 04D9     		bls	.L100
 1220              		.loc 1 683 0 is_stmt 0 discriminator 1
 1221 000a 1148     		ldr	r0, .L112
 1222              	.LVL113:
 1223 000c 40F2AB21 		movw	r1, #683
 1224              	.LVL114:
 1225 0010 104B     		ldr	r3, .L112+4
 1226 0012 9847     		blx	r3
 1227              	.LVL115:
 1228              	.L100:
 684:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_AXI2MIPI_FIFO(hsync->fifo_x));
 1229              		.loc 1 684 0 is_stmt 1
 1230 0014 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1231 0016 13F0F00F 		tst	r3, #240
 1232 001a 04D0     		beq	.L101
 1233              		.loc 1 684 0 is_stmt 0 discriminator 1
 1234 001c 0C48     		ldr	r0, .L112
 1235 001e 4FF42B71 		mov	r1, #684
 1236 0022 0C4B     		ldr	r3, .L112+4
 1237 0024 9847     		blx	r3
 1238              	.LVL116:
 1239              	.L101:
 1240 0026 0C4B     		ldr	r3, .L112+8
 685:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 686:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t hor_ctr_offset = 0, hor_blank_offset = 0;
 687:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t tmp = 0;
 688:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 689:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t fifo_option = hsync->fifo_x;
 690:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t current_fifo = 0;
 691:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 692:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Scan all virtual channel selected */
 693:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	while(fifo_option)
 694:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 695:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		if(fifo_option & 1)
 696:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 697:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			hor_ctr_offset = current_fifo * (HOR_CTRL_B_REG - HOR_CTRL_A_REG);
 698:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			hor_blank_offset = current_fifo * (HOR_BLANK_B_REG - HOR_BLANK_A_REG);
 699:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 700:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			/* Configure Horizontal control */
 701:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			tmp = (uint32_t)((hsync->hs_width << SHIFT_TO_BIT16) + (hsync->hde_width << SHIFT_TO_BIT0));
 702:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, HOR_CTRL_A_REG + hor_ctr_offset, tmp);
 1241              		.loc 1 702 0 is_stmt 1
 1242 0028 2D03     		lsls	r5, r5, #12
 689:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t current_fifo = 0;
 1243              		.loc 1 689 0
 1244 002a 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 1245              	.LVL117:
 1246 002c 2B44     		add	r3, r3, r5
 1247              	.LVL118:
 1248              	.L102:
 693:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1249              		.loc 1 693 0
 1250 002e 72B1     		cbz	r2, .L111
 695:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 1251              		.loc 1 695 0
 1252 0030 D107     		lsls	r1, r2, #31
 1253 0032 09D5     		bpl	.L103
 701:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, HOR_CTRL_A_REG + hor_ctr_offset, tmp);
 1254              		.loc 1 701 0
 1255 0034 A088     		ldrh	r0, [r4, #4]
 1256 0036 6188     		ldrh	r1, [r4, #2]
 1257 0038 01EB0041 		add	r1, r1, r0, lsl #16
 1258              	.LVL119:
 703:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 704:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			tmp = (uint32_t)((hsync->hbp_width << SHIFT_TO_BIT16) + (hsync->hfp_width << SHIFT_TO_BIT0));
 1259              		.loc 1 704 0
 1260 003c 2089     		ldrh	r0, [r4, #8]
 702:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 1261              		.loc 1 702 0
 1262 003e 1960     		str	r1, [r3]
 1263              		.loc 1 704 0
 1264 0040 E188     		ldrh	r1, [r4, #6]
 1265              	.LVL120:
 1266 0042 01EB0041 		add	r1, r1, r0, lsl #16
 1267              	.LVL121:
 705:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, HOR_BLANK_A_REG + hor_blank_offset, tmp);
 1268              		.loc 1 705 0
 1269 0046 5960     		str	r1, [r3, #4]
 1270              	.LVL122:
 1271              	.L103:
 706:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 707:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 708:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_option >>= 1;
 1272              		.loc 1 708 0
 1273 0048 5208     		lsrs	r2, r2, #1
 1274              	.LVL123:
 1275 004a 1033     		adds	r3, r3, #16
 1276 004c EFE7     		b	.L102
 1277              	.L111:
 709:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		current_fifo++;
 710:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 711:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 1278              		.loc 1 711 0
 1279 004e 38BD     		pop	{r3, r4, r5, pc}
 1280              	.LVL124:
 1281              	.L113:
 1282              		.align	2
 1283              	.L112:
 1284 0050 00000000 		.word	.LANCHOR4
 1285 0054 00000000 		.word	assert_failed
 1286 0058 00D10202 		.word	33739008
 1287              		.cfi_endproc
 1288              	.LFE10:
 1290              		.section	.text.hal_axi2mipi_init,"ax",%progbits
 1291              		.align	1
 1292              		.global	hal_axi2mipi_init
 1293              		.thumb
 1294              		.thumb_func
 1296              	hal_axi2mipi_init:
 1297              	.LFB11:
 712:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 713:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_init(axi2mipi_channel_t channel)
 714:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1298              		.loc 1 714 0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302              	.LVL125:
 715:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 716:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1303              		.loc 1 716 0
 1304 0000 0128     		cmp	r0, #1
 714:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1305              		.loc 1 714 0
 1306 0002 38B5     		push	{r3, r4, r5, lr}
 1307              	.LCFI11:
 1308              		.cfi_def_cfa_offset 16
 1309              		.cfi_offset 3, -16
 1310              		.cfi_offset 4, -12
 1311              		.cfi_offset 5, -8
 1312              		.cfi_offset 14, -4
 714:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1313              		.loc 1 714 0
 1314 0004 0446     		mov	r4, r0
 1315              		.loc 1 716 0
 1316 0006 04D9     		bls	.L115
 1317              		.loc 1 716 0 is_stmt 0 discriminator 1
 1318 0008 0C48     		ldr	r0, .L117
 1319              	.LVL126:
 1320 000a 4FF43371 		mov	r1, #716
 1321 000e 0C4B     		ldr	r3, .L117+4
 1322 0010 9847     		blx	r3
 1323              	.LVL127:
 1324              	.L115:
 717:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(!axi2mipi_hw[channel].is_init)
 1325              		.loc 1 717 0 is_stmt 1
 1326 0012 0C4D     		ldr	r5, .L117+8
 1327 0014 0C23     		movs	r3, #12
 1328 0016 03FB0455 		mla	r5, r3, r4, r5
 1329 001a 2B7A     		ldrb	r3, [r5, #8]	@ zero_extendqisi2
 1330 001c 23B9     		cbnz	r3, .L116
 718:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 719:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		mipi_tx_dphy_init(channel);
 1331              		.loc 1 719 0
 1332 001e 0A4B     		ldr	r3, .L117+12
 1333 0020 2046     		mov	r0, r4
 1334 0022 9847     		blx	r3
 1335              	.LVL128:
 720:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		axi2mipi_hw[channel].is_init = 1;
 1336              		.loc 1 720 0
 1337 0024 0123     		movs	r3, #1
 1338 0026 2B72     		strb	r3, [r5, #8]
 1339              	.L116:
 721:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 722:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 723:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Reset configurations */
 724:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	bridge_reg[channel] = 0;
 1340              		.loc 1 724 0
 1341 0028 0022     		movs	r2, #0
 1342 002a 084B     		ldr	r3, .L117+16
 1343 002c 43F82420 		str	r2, [r3, r4, lsl #2]
 725:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 726:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Disable all interrupt */
 727:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(channel, INTR_MSK_REG, ISR_DISABLE_ALL);
 1344              		.loc 1 727 0
 1345 0030 2403     		lsls	r4, r4, #12
 1346 0032 6FF07042 		mvn	r2, #-268435456
 1347 0036 064B     		ldr	r3, .L117+20
 1348 0038 E250     		str	r2, [r4, r3]
 1349 003a 38BD     		pop	{r3, r4, r5, pc}
 1350              	.L118:
 1351              		.align	2
 1352              	.L117:
 1353 003c 00000000 		.word	.LANCHOR5
 1354 0040 00000000 		.word	assert_failed
 1355 0044 00000000 		.word	.LANCHOR1
 1356 0048 00000000 		.word	mipi_tx_dphy_init
 1357 004c 00000000 		.word	.LANCHOR6
 1358 0050 24D00202 		.word	33738788
 1359              		.cfi_endproc
 1360              	.LFE11:
 1362              		.section	.text.hal_axi2mipi_programming_valid,"ax",%progbits
 1363              		.align	1
 1364              		.global	hal_axi2mipi_programming_valid
 1365              		.thumb
 1366              		.thumb_func
 1368              	hal_axi2mipi_programming_valid:
 1369              	.LFB12:
 728:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 729:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 730:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 731:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_programming_valid(axi2mipi_channel_t channel,
 732:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 									axi2mipi_ff_t fifo_x,
 733:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 									flag_status_t valid_en)
 734:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1370              		.loc 1 734 0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 1374              	.LVL129:
 735:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 736:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1375              		.loc 1 736 0
 1376 0000 0128     		cmp	r0, #1
 734:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1377              		.loc 1 734 0
 1378 0002 70B5     		push	{r4, r5, r6, lr}
 1379              	.LCFI12:
 1380              		.cfi_def_cfa_offset 16
 1381              		.cfi_offset 4, -16
 1382              		.cfi_offset 5, -12
 1383              		.cfi_offset 6, -8
 1384              		.cfi_offset 14, -4
 734:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1385              		.loc 1 734 0
 1386 0004 0546     		mov	r5, r0
 1387 0006 0C46     		mov	r4, r1
 1388 0008 1646     		mov	r6, r2
 1389              		.loc 1 736 0
 1390 000a 04D9     		bls	.L120
 1391              		.loc 1 736 0 is_stmt 0 discriminator 1
 1392 000c 1048     		ldr	r0, .L133
 1393              	.LVL130:
 1394 000e 4FF43871 		mov	r1, #736
 1395              	.LVL131:
 1396 0012 104B     		ldr	r3, .L133+4
 1397 0014 9847     		blx	r3
 1398              	.LVL132:
 1399              	.L120:
 737:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_AXI2MIPI_FIFO(fifo_x));
 1400              		.loc 1 737 0 is_stmt 1
 1401 0016 14F0F00F 		tst	r4, #240
 1402 001a 04D0     		beq	.L121
 1403              		.loc 1 737 0 is_stmt 0 discriminator 1
 1404 001c 0C48     		ldr	r0, .L133
 1405 001e 40F2E121 		movw	r1, #737
 1406 0022 0C4B     		ldr	r3, .L133+4
 1407 0024 9847     		blx	r3
 1408              	.LVL133:
 1409              	.L121:
 738:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_FRAME_CONT(valid_en));
 1410              		.loc 1 738 0 is_stmt 1
 1411 0026 012E     		cmp	r6, #1
 1412 0028 04D9     		bls	.L122
 1413              		.loc 1 738 0 is_stmt 0 discriminator 1
 1414 002a 0948     		ldr	r0, .L133
 1415 002c 40F2E221 		movw	r1, #738
 1416 0030 084B     		ldr	r3, .L133+4
 1417 0032 9847     		blx	r3
 1418              	.LVL134:
 1419              	.L122:
 1420 0034 084B     		ldr	r3, .L133+8
 739:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 740:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t offset = 0, tmp = 0;
 741:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t fifo_option = fifo_x;
 742:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t current_fifo = 0;
 743:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 744:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Scan all FIFOs selected */
 745:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	tmp = (uint32_t)(valid_en);
 746:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	while(fifo_option)
 747:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 748:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		if(fifo_option & 1)
 749:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 750:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			offset = current_fifo * (FRAME_CTRL_B_REG - FRAME_CTRL_A_REG);
 751:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			WRITE_AXI2MIPI_REG(channel, FRAME_CTRL_A_REG + offset, tmp);
 1421              		.loc 1 751 0 is_stmt 1
 1422 0036 2D03     		lsls	r5, r5, #12
 1423 0038 2B44     		add	r3, r3, r5
 1424              	.LVL135:
 1425              	.L123:
 746:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1426              		.loc 1 746 0
 1427 003a 3CB1     		cbz	r4, .L132
 748:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 1428              		.loc 1 748 0
 1429 003c E207     		lsls	r2, r4, #31
 1430 003e 03F10403 		add	r3, r3, #4
 1431              		.loc 1 751 0
 1432 0042 48BF     		it	mi
 1433 0044 43F8046C 		strmi	r6, [r3, #-4]
 752:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 753:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_option >>= 1;
 1434              		.loc 1 753 0
 1435 0048 6408     		lsrs	r4, r4, #1
 1436              	.LVL136:
 1437 004a F6E7     		b	.L123
 1438              	.L132:
 754:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		current_fifo++;
 755:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 756:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 1439              		.loc 1 756 0
 1440 004c 70BD     		pop	{r4, r5, r6, pc}
 1441              	.LVL137:
 1442              	.L134:
 1443 004e 00BF     		.align	2
 1444              	.L133:
 1445 0050 00000000 		.word	.LANCHOR7
 1446 0054 00000000 		.word	assert_failed
 1447 0058 48D00202 		.word	33738824
 1448              		.cfi_endproc
 1449              	.LFE12:
 1451              		.section	.text.hal_axi2mipi_start,"ax",%progbits
 1452              		.align	1
 1453              		.global	hal_axi2mipi_start
 1454              		.thumb
 1455              		.thumb_func
 1457              	hal_axi2mipi_start:
 1458              	.LFB13:
 757:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 758:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_start(axi2mipi_channel_t channel, axi2mipi_ff_t fifo_x)
 759:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1459              		.loc 1 759 0
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 0
 1462              		@ frame_needed = 0, uses_anonymous_args = 0
 1463              	.LVL138:
 760:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 761:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1464              		.loc 1 761 0
 1465 0000 0128     		cmp	r0, #1
 759:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1466              		.loc 1 759 0
 1467 0002 70B5     		push	{r4, r5, r6, lr}
 1468              	.LCFI13:
 1469              		.cfi_def_cfa_offset 16
 1470              		.cfi_offset 4, -16
 1471              		.cfi_offset 5, -12
 1472              		.cfi_offset 6, -8
 1473              		.cfi_offset 14, -4
 759:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1474              		.loc 1 759 0
 1475 0004 0546     		mov	r5, r0
 1476 0006 0C46     		mov	r4, r1
 1477              		.loc 1 761 0
 1478 0008 04D9     		bls	.L136
 1479              		.loc 1 761 0 is_stmt 0 discriminator 1
 1480 000a 1448     		ldr	r0, .L148
 1481              	.LVL139:
 1482 000c 40F2F921 		movw	r1, #761
 1483              	.LVL140:
 1484 0010 134B     		ldr	r3, .L148+4
 1485 0012 9847     		blx	r3
 1486              	.LVL141:
 1487              	.L136:
 762:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_AXI2MIPI_FIFO(fifo_x));
 1488              		.loc 1 762 0 is_stmt 1
 1489 0014 14F0F00F 		tst	r4, #240
 1490 0018 04D0     		beq	.L137
 1491              		.loc 1 762 0 is_stmt 0 discriminator 1
 1492 001a 1048     		ldr	r0, .L148
 1493 001c 40F2FA21 		movw	r1, #762
 1494 0020 0F4B     		ldr	r3, .L148+4
 1495 0022 9847     		blx	r3
 1496              	.LVL142:
 1497              	.L137:
 759:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1498              		.loc 1 759 0 is_stmt 1
 1499 0024 2146     		mov	r1, r4
 1500 0026 0023     		movs	r3, #0
 1501              	.L138:
 1502              	.LVL143:
 763:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 764:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint8_t fifo_opt = fifo_x;
 765:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint8_t fifo_idx = 0;
 766:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	while(fifo_opt)
 1503              		.loc 1 766 0
 1504 0028 71B1     		cbz	r1, .L147
 767:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 768:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		if(fifo_opt & 1)
 1505              		.loc 1 768 0
 1506 002a CA07     		lsls	r2, r1, #31
 1507 002c 09D5     		bpl	.L139
 769:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 770:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bridge_reg[channel] |= ((uint32_t)(AXI2MIPI_FIFO_A << (SHIFT_TO_BIT4 + fifo_idx)));
 1508              		.loc 1 770 0
 1509 002e 0D4E     		ldr	r6, .L148+8
 1510 0030 DCB2     		uxtb	r4, r3
 1511              	.LVL144:
 1512 0032 0122     		movs	r2, #1
 1513 0034 0434     		adds	r4, r4, #4
 1514              	.LVL145:
 1515 0036 56F82500 		ldr	r0, [r6, r5, lsl #2]
 1516 003a A240     		lsls	r2, r2, r4
 1517 003c 0243     		orrs	r2, r2, r0
 1518 003e 46F82520 		str	r2, [r6, r5, lsl #2]
 1519              	.LVL146:
 1520              	.L139:
 771:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 772:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_idx++;
 773:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_opt >>= 1;
 1521              		.loc 1 773 0
 1522 0042 4908     		lsrs	r1, r1, #1
 1523              	.LVL147:
 1524 0044 0133     		adds	r3, r3, #1
 1525              	.LVL148:
 1526 0046 EFE7     		b	.L138
 1527              	.LVL149:
 1528              	.L147:
 774:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 775:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(channel, BRIDGE_CTRL_REG, bridge_reg[channel]);
 1529              		.loc 1 775 0
 1530 0048 2B03     		lsls	r3, r5, #12
 1531              	.LVL150:
 1532 004a 064A     		ldr	r2, .L148+8
 1533 004c 03F10073 		add	r3, r3, #33554432
 1534 0050 03F53433 		add	r3, r3, #184320
 1535 0054 52F82520 		ldr	r2, [r2, r5, lsl #2]
 1536 0058 1A60     		str	r2, [r3]
 1537 005a 70BD     		pop	{r4, r5, r6, pc}
 1538              	.L149:
 1539              		.align	2
 1540              	.L148:
 1541 005c 00000000 		.word	.LANCHOR8
 1542 0060 00000000 		.word	assert_failed
 1543 0064 00000000 		.word	.LANCHOR6
 1544              		.cfi_endproc
 1545              	.LFE13:
 1547              		.section	.text.hal_axi2mipi_stop,"ax",%progbits
 1548              		.align	1
 1549              		.global	hal_axi2mipi_stop
 1550              		.thumb
 1551              		.thumb_func
 1553              	hal_axi2mipi_stop:
 1554              	.LFB14:
 776:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 777:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 778:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_stop(axi2mipi_channel_t channel, axi2mipi_ff_t fifo_x)
 779:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1555              		.loc 1 779 0
 1556              		.cfi_startproc
 1557              		@ args = 0, pretend = 0, frame = 0
 1558              		@ frame_needed = 0, uses_anonymous_args = 0
 1559              	.LVL151:
 780:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 781:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1560              		.loc 1 781 0
 1561 0000 0128     		cmp	r0, #1
 779:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1562              		.loc 1 779 0
 1563 0002 70B5     		push	{r4, r5, r6, lr}
 1564              	.LCFI14:
 1565              		.cfi_def_cfa_offset 16
 1566              		.cfi_offset 4, -16
 1567              		.cfi_offset 5, -12
 1568              		.cfi_offset 6, -8
 1569              		.cfi_offset 14, -4
 779:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1570              		.loc 1 779 0
 1571 0004 0546     		mov	r5, r0
 1572 0006 0C46     		mov	r4, r1
 1573              		.loc 1 781 0
 1574 0008 04D9     		bls	.L151
 1575              		.loc 1 781 0 is_stmt 0 discriminator 1
 1576 000a 1548     		ldr	r0, .L163
 1577              	.LVL152:
 1578 000c 40F20D31 		movw	r1, #781
 1579              	.LVL153:
 1580 0010 144B     		ldr	r3, .L163+4
 1581 0012 9847     		blx	r3
 1582              	.LVL154:
 1583              	.L151:
 782:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_AXI2MIPI_FIFO(fifo_x));
 1584              		.loc 1 782 0 is_stmt 1
 1585 0014 14F0F00F 		tst	r4, #240
 1586 0018 04D0     		beq	.L152
 1587              		.loc 1 782 0 is_stmt 0 discriminator 1
 1588 001a 1148     		ldr	r0, .L163
 1589 001c 40F20E31 		movw	r1, #782
 1590 0020 104B     		ldr	r3, .L163+4
 1591 0022 9847     		blx	r3
 1592              	.LVL155:
 1593              	.L152:
 779:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1594              		.loc 1 779 0 is_stmt 1
 1595 0024 2146     		mov	r1, r4
 1596 0026 0023     		movs	r3, #0
 1597              	.L153:
 1598              	.LVL156:
 783:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 784:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Enable by clear bit */
 785:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint8_t fifo_opt = fifo_x;
 786:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint8_t fifo_idx = 0;
 787:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	while(fifo_opt)
 1599              		.loc 1 787 0
 1600 0028 79B1     		cbz	r1, .L162
 788:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 789:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		if(fifo_opt & 1)
 1601              		.loc 1 789 0
 1602 002a CA07     		lsls	r2, r1, #31
 1603 002c 0AD5     		bpl	.L154
 790:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 791:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bridge_reg[channel] &= ~((uint32_t)(AXI2MIPI_FIFO_A << (SHIFT_TO_BIT4 + fifo_idx)));
 1604              		.loc 1 791 0
 1605 002e 0E4E     		ldr	r6, .L163+8
 1606 0030 DCB2     		uxtb	r4, r3
 1607              	.LVL157:
 1608 0032 0122     		movs	r2, #1
 1609 0034 0434     		adds	r4, r4, #4
 1610              	.LVL158:
 1611 0036 56F82500 		ldr	r0, [r6, r5, lsl #2]
 1612 003a A240     		lsls	r2, r2, r4
 1613 003c 20EA0202 		bic	r2, r0, r2
 1614 0040 46F82520 		str	r2, [r6, r5, lsl #2]
 1615              	.LVL159:
 1616              	.L154:
 792:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 793:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_idx++;
 794:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_opt >>= 1;
 1617              		.loc 1 794 0
 1618 0044 4908     		lsrs	r1, r1, #1
 1619              	.LVL160:
 1620 0046 0133     		adds	r3, r3, #1
 1621              	.LVL161:
 1622 0048 EEE7     		b	.L153
 1623              	.LVL162:
 1624              	.L162:
 795:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 796:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(channel, BRIDGE_CTRL_REG, bridge_reg[channel]);
 1625              		.loc 1 796 0
 1626 004a 2B03     		lsls	r3, r5, #12
 1627              	.LVL163:
 1628 004c 064A     		ldr	r2, .L163+8
 1629 004e 03F10073 		add	r3, r3, #33554432
 1630 0052 03F53433 		add	r3, r3, #184320
 1631 0056 52F82520 		ldr	r2, [r2, r5, lsl #2]
 1632 005a 1A60     		str	r2, [r3]
 1633 005c 70BD     		pop	{r4, r5, r6, pc}
 1634              	.L164:
 1635 005e 00BF     		.align	2
 1636              	.L163:
 1637 0060 00000000 		.word	.LANCHOR9
 1638 0064 00000000 		.word	assert_failed
 1639 0068 00000000 		.word	.LANCHOR6
 1640              		.cfi_endproc
 1641              	.LFE14:
 1643              		.section	.text.hal_axi2mipi_set_frame_mode,"ax",%progbits
 1644              		.align	1
 1645              		.global	hal_axi2mipi_set_frame_mode
 1646              		.thumb
 1647              		.thumb_func
 1649              	hal_axi2mipi_set_frame_mode:
 1650              	.LFB15:
 797:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 798:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 799:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 800:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_set_frame_mode(axi2mipi_channel_t channel,
 801:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 								axi2mipi_ff_t fifo_x,
 802:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 								axi2mipi_cont_frame_t cont_mode)
 803:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1651              		.loc 1 803 0
 1652              		.cfi_startproc
 1653              		@ args = 0, pretend = 0, frame = 0
 1654              		@ frame_needed = 0, uses_anonymous_args = 0
 1655              	.LVL164:
 804:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 805:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1656              		.loc 1 805 0
 1657 0000 0128     		cmp	r0, #1
 803:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1658              		.loc 1 803 0
 1659 0002 70B5     		push	{r4, r5, r6, lr}
 1660              	.LCFI15:
 1661              		.cfi_def_cfa_offset 16
 1662              		.cfi_offset 4, -16
 1663              		.cfi_offset 5, -12
 1664              		.cfi_offset 6, -8
 1665              		.cfi_offset 14, -4
 803:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1666              		.loc 1 803 0
 1667 0004 0446     		mov	r4, r0
 1668 0006 0D46     		mov	r5, r1
 1669 0008 1646     		mov	r6, r2
 1670              		.loc 1 805 0
 1671 000a 04D9     		bls	.L166
 1672              		.loc 1 805 0 is_stmt 0 discriminator 1
 1673 000c 1B48     		ldr	r0, .L179
 1674              	.LVL165:
 1675 000e 40F22531 		movw	r1, #805
 1676              	.LVL166:
 1677 0012 1B4B     		ldr	r3, .L179+4
 1678 0014 9847     		blx	r3
 1679              	.LVL167:
 1680              	.L166:
 806:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_AXI2MIPI_FIFO(fifo_x));
 1681              		.loc 1 806 0 is_stmt 1
 1682 0016 15F0F00F 		tst	r5, #240
 1683 001a 04D0     		beq	.L167
 1684              		.loc 1 806 0 is_stmt 0 discriminator 1
 1685 001c 1748     		ldr	r0, .L179
 1686 001e 40F22631 		movw	r1, #806
 1687 0022 174B     		ldr	r3, .L179+4
 1688 0024 9847     		blx	r3
 1689              	.LVL168:
 1690              	.L167:
 807:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_FRAME_CONT(cont_mode));
 1691              		.loc 1 807 0 is_stmt 1
 1692 0026 012E     		cmp	r6, #1
 1693 0028 04D9     		bls	.L168
 1694              		.loc 1 807 0 is_stmt 0 discriminator 1
 1695 002a 1448     		ldr	r0, .L179
 1696 002c 40F22731 		movw	r1, #807
 1697 0030 134B     		ldr	r3, .L179+4
 1698 0032 9847     		blx	r3
 1699              	.LVL169:
 1700              	.L168:
 808:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 809:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t fifo_option = fifo_x;
 810:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t current_fifo = 0;
 811:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 812:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Scan all FIFOs selected */
 813:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	while(fifo_option)
 814:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 815:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		if(fifo_option & 1)
 816:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 817:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bridge_reg[channel] &= ~((uint32_t)(BIT8 << current_fifo));
 818:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bridge_reg[channel] |= (uint32_t)(((cont_mode) << SHIFT_TO_BIT8) << current_fifo);
 1701              		.loc 1 818 0 is_stmt 1
 1702 0034 3602     		lsls	r6, r6, #8
 1703 0036 0023     		movs	r3, #0
 1704              	.L169:
 1705              	.LVL170:
 813:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 1706              		.loc 1 813 0
 1707 0038 ADB1     		cbz	r5, .L178
 815:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 1708              		.loc 1 815 0
 1709 003a EA07     		lsls	r2, r5, #31
 1710 003c 10D5     		bpl	.L170
 817:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bridge_reg[channel] |= (uint32_t)(((cont_mode) << SHIFT_TO_BIT8) << current_fifo);
 1711              		.loc 1 817 0
 1712 003e 114A     		ldr	r2, .L179+8
 1713 0040 4FF48071 		mov	r1, #256
 1714 0044 9940     		lsls	r1, r1, r3
 1715 0046 52F82400 		ldr	r0, [r2, r4, lsl #2]
 1716 004a 20EA0101 		bic	r1, r0, r1
 1717              		.loc 1 818 0
 1718 004e 06FA03F0 		lsl	r0, r6, r3
 817:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			bridge_reg[channel] |= (uint32_t)(((cont_mode) << SHIFT_TO_BIT8) << current_fifo);
 1719              		.loc 1 817 0
 1720 0052 42F82410 		str	r1, [r2, r4, lsl #2]
 1721              		.loc 1 818 0
 1722 0056 52F82410 		ldr	r1, [r2, r4, lsl #2]
 1723 005a 0143     		orrs	r1, r1, r0
 1724 005c 42F82410 		str	r1, [r2, r4, lsl #2]
 1725              	.L170:
 819:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 820:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		fifo_option >>= 1;
 1726              		.loc 1 820 0
 1727 0060 6D08     		lsrs	r5, r5, #1
 1728              	.LVL171:
 821:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		current_fifo++;
 1729              		.loc 1 821 0
 1730 0062 0133     		adds	r3, r3, #1
 1731              	.LVL172:
 1732 0064 E8E7     		b	.L169
 1733              	.L178:
 822:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 823:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(channel, BRIDGE_CTRL_REG, bridge_reg[channel]);
 1734              		.loc 1 823 0
 1735 0066 2303     		lsls	r3, r4, #12
 1736              	.LVL173:
 1737 0068 064A     		ldr	r2, .L179+8
 1738 006a 03F10073 		add	r3, r3, #33554432
 1739 006e 03F53433 		add	r3, r3, #184320
 1740 0072 52F82420 		ldr	r2, [r2, r4, lsl #2]
 1741 0076 1A60     		str	r2, [r3]
 1742 0078 70BD     		pop	{r4, r5, r6, pc}
 1743              	.LVL174:
 1744              	.L180:
 1745 007a 00BF     		.align	2
 1746              	.L179:
 1747 007c 00000000 		.word	.LANCHOR10
 1748 0080 00000000 		.word	assert_failed
 1749 0084 00000000 		.word	.LANCHOR6
 1750              		.cfi_endproc
 1751              	.LFE15:
 1753              		.section	.text.hal_axi2mipi_irq_enable,"ax",%progbits
 1754              		.align	1
 1755              		.global	hal_axi2mipi_irq_enable
 1756              		.thumb
 1757              		.thumb_func
 1759              	hal_axi2mipi_irq_enable:
 1760              	.LFB16:
 824:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 825:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 826:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_irq_enable(axi2mipi_channel_t channel,
 827:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 							axi2mipi_callback irq_callback,
 828:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 							void *user_data)
 829:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1761              		.loc 1 829 0
 1762              		.cfi_startproc
 1763              		@ args = 0, pretend = 0, frame = 0
 1764              		@ frame_needed = 0, uses_anonymous_args = 0
 1765              	.LVL175:
 830:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 831:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1766              		.loc 1 831 0
 1767 0000 0128     		cmp	r0, #1
 829:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1768              		.loc 1 829 0
 1769 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1770              	.LCFI16:
 1771              		.cfi_def_cfa_offset 24
 1772              		.cfi_offset 3, -24
 1773              		.cfi_offset 4, -20
 1774              		.cfi_offset 5, -16
 1775              		.cfi_offset 6, -12
 1776              		.cfi_offset 7, -8
 1777              		.cfi_offset 14, -4
 829:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1778              		.loc 1 829 0
 1779 0004 0646     		mov	r6, r0
 1780 0006 0D46     		mov	r5, r1
 1781 0008 1746     		mov	r7, r2
 1782              		.loc 1 831 0
 1783 000a 04D9     		bls	.L182
 1784              		.loc 1 831 0 is_stmt 0 discriminator 1
 1785 000c 1348     		ldr	r0, .L188
 1786              	.LVL176:
 1787 000e 40F23F31 		movw	r1, #831
 1788              	.LVL177:
 1789 0012 134B     		ldr	r3, .L188+4
 1790 0014 9847     		blx	r3
 1791              	.LVL178:
 1792              	.L182:
 832:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(irq_callback != NULL);
 1793              		.loc 1 832 0 is_stmt 1
 1794 0016 25B9     		cbnz	r5, .L183
 1795              		.loc 1 832 0 is_stmt 0 discriminator 1
 1796 0018 1048     		ldr	r0, .L188
 1797 001a 4FF45071 		mov	r1, #832
 1798 001e 104B     		ldr	r3, .L188+4
 1799 0020 9847     		blx	r3
 1800              	.LVL179:
 1801              	.L183:
 1802 0022 104C     		ldr	r4, .L188+8
 833:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 834:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	switch(channel)
 1803              		.loc 1 834 0 is_stmt 1
 1804 0024 3EB1     		cbz	r6, .L185
 1805 0026 012E     		cmp	r6, #1
 1806 0028 0BD1     		bne	.L184
 835:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 836:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_BRIDGE_0:
 837:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 838:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			axi2mipi_hw[channel].callback = irq_callback;
 839:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			axi2mipi_hw[channel].user_data = user_data;
 840:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			vic_register_irq(MIPI0_TX_IRQn, hal_axi2mipi_0_isr);
 841:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 842:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 843:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		case AXI2MIPI_BRIDGE_1:
 844:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 845:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			axi2mipi_hw[channel].callback = irq_callback;
 1807              		.loc 1 845 0
 1808 002a 0F4B     		ldr	r3, .L188+12
 846:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			axi2mipi_hw[channel].user_data = user_data;
 847:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			vic_register_irq(MIPI1_TX_IRQn, hal_axi2mipi_1_isr);
 1809              		.loc 1 847 0
 1810 002c 2720     		movs	r0, #39
 845:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			axi2mipi_hw[channel].user_data = user_data;
 1811              		.loc 1 845 0
 1812 002e DD60     		str	r5, [r3, #12]
 846:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			axi2mipi_hw[channel].user_data = user_data;
 1813              		.loc 1 846 0
 1814 0030 1F61     		str	r7, [r3, #16]
 1815              		.loc 1 847 0
 1816 0032 0E49     		ldr	r1, .L188+16
 1817 0034 04E0     		b	.L187
 1818              	.L185:
 840:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 1819              		.loc 1 840 0
 1820 0036 0E49     		ldr	r1, .L188+20
 1821 0038 2620     		movs	r0, #38
 838:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			axi2mipi_hw[channel].user_data = user_data;
 1822              		.loc 1 838 0
 1823 003a 0B4B     		ldr	r3, .L188+12
 839:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			vic_register_irq(MIPI0_TX_IRQn, hal_axi2mipi_0_isr);
 1824              		.loc 1 839 0
 1825 003c 83E8A000 		stmia	r3, {r5, r7}
 1826              	.L187:
 1827              		.loc 1 847 0
 1828 0040 A047     		blx	r4
 1829              	.LVL180:
 1830              	.L184:
 848:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 849:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 850:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		default:
 851:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		{
 852:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 			break;
 853:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		}
 854:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 855:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* TODO: Configure interrupt for CSI2 device */
 856:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vic_register_irq(CSID0_IRQn, csi2_device_isr);
 1831              		.loc 1 856 0
 1832 0042 1E20     		movs	r0, #30
 1833 0044 0B49     		ldr	r1, .L188+24
 1834 0046 A047     		blx	r4
 1835              	.LVL181:
 857:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	vic_enable_irq(CSID0_IRQn);
 1836              		.loc 1 857 0
 1837 0048 0B4B     		ldr	r3, .L188+28
 1838 004a 1E20     		movs	r0, #30
 1839 004c 9847     		blx	r3
 1840              	.LVL182:
 858:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Write all interrupt mask */
 859:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	writel(CSLDS0_BASE + 0x40, 0xFFFFFFFF);
 1841              		.loc 1 859 0
 1842 004e 4FF0FF33 		mov	r3, #-1
 1843 0052 0A4A     		ldr	r2, .L188+32
 1844 0054 1360     		str	r3, [r2]
 860:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	writel(CSLDS0_BASE + 0x48, 0xFFFFFFFF);
 1845              		.loc 1 860 0
 1846 0056 9360     		str	r3, [r2, #8]
 861:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	writel(CSLDS0_BASE + 0x50, 0xFFFFFFFF);
 1847              		.loc 1 861 0
 1848 0058 1361     		str	r3, [r2, #16]
 1849 005a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1850              	.LVL183:
 1851              	.L189:
 1852              		.align	2
 1853              	.L188:
 1854 005c 00000000 		.word	.LANCHOR11
 1855 0060 00000000 		.word	assert_failed
 1856 0064 00000000 		.word	vic_register_irq
 1857 0068 00000000 		.word	.LANCHOR1
 1858 006c 00000000 		.word	hal_axi2mipi_1_isr
 1859 0070 00000000 		.word	hal_axi2mipi_0_isr
 1860 0074 00000000 		.word	csi2_device_isr
 1861 0078 00000000 		.word	vic_enable_irq
 1862 007c 40500202 		.word	33706048
 1863              		.cfi_endproc
 1864              	.LFE16:
 1866              		.section	.text.hal_axi2mipi_irq_disable,"ax",%progbits
 1867              		.align	1
 1868              		.global	hal_axi2mipi_irq_disable
 1869              		.thumb
 1870              		.thumb_func
 1872              	hal_axi2mipi_irq_disable:
 1873              	.LFB17:
 862:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 863:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 864:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_irq_disable(axi2mipi_channel_t channel)
 865:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1874              		.loc 1 865 0
 1875              		.cfi_startproc
 1876              		@ args = 0, pretend = 0, frame = 0
 1877              		@ frame_needed = 0, uses_anonymous_args = 0
 1878              	.LVL184:
 866:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 867:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1879              		.loc 1 867 0
 1880 0000 0128     		cmp	r0, #1
 865:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1881              		.loc 1 865 0
 1882 0002 10B5     		push	{r4, lr}
 1883              	.LCFI17:
 1884              		.cfi_def_cfa_offset 8
 1885              		.cfi_offset 4, -8
 1886              		.cfi_offset 14, -4
 865:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1887              		.loc 1 865 0
 1888 0004 0446     		mov	r4, r0
 1889              		.loc 1 867 0
 1890 0006 05D9     		bls	.L191
 1891              		.loc 1 867 0 is_stmt 0 discriminator 1
 1892 0008 0B48     		ldr	r0, .L194
 1893              	.LVL185:
 1894 000a 40F26331 		movw	r1, #867
 1895 000e 0B4B     		ldr	r3, .L194+4
 1896 0010 9847     		blx	r3
 1897              	.LVL186:
 1898 0012 10BD     		pop	{r4, pc}
 1899              	.LVL187:
 1900              	.L191:
 868:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 869:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(channel == AXI2MIPI_BRIDGE_0)
 1901              		.loc 1 869 0 is_stmt 1
 1902 0014 30B9     		cbnz	r0, .L193
 870:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 871:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		vic_unregister_irq(MIPI0_TX_IRQn);
 1903              		.loc 1 871 0
 1904 0016 0A4B     		ldr	r3, .L194+8
 1905 0018 2620     		movs	r0, #38
 1906              	.LVL188:
 1907 001a 9847     		blx	r3
 1908              	.LVL189:
 872:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		axi2mipi_hw[channel].callback = NULL;
 1909              		.loc 1 872 0
 1910 001c 094B     		ldr	r3, .L194+12
 1911 001e 1C60     		str	r4, [r3]
 873:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		axi2mipi_hw[channel].user_data = NULL;
 1912              		.loc 1 873 0
 1913 0020 5C60     		str	r4, [r3, #4]
 1914 0022 10BD     		pop	{r4, pc}
 1915              	.LVL190:
 1916              	.L193:
 874:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 875:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	else if(channel == AXI2MIPI_BRIDGE_1)
 1917              		.loc 1 875 0
 1918 0024 0128     		cmp	r0, #1
 1919 0026 06D1     		bne	.L190
 876:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 877:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		vic_unregister_irq(MIPI1_TX_IRQn);
 1920              		.loc 1 877 0
 1921 0028 054B     		ldr	r3, .L194+8
 1922 002a 2720     		movs	r0, #39
 1923              	.LVL191:
 1924 002c 9847     		blx	r3
 1925              	.LVL192:
 878:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		axi2mipi_hw[channel].callback = NULL;
 1926              		.loc 1 878 0
 1927 002e 0022     		movs	r2, #0
 1928 0030 044B     		ldr	r3, .L194+12
 1929 0032 DA60     		str	r2, [r3, #12]
 879:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		axi2mipi_hw[channel].user_data = NULL;
 1930              		.loc 1 879 0
 1931 0034 1A61     		str	r2, [r3, #16]
 1932              	.L190:
 1933 0036 10BD     		pop	{r4, pc}
 1934              	.L195:
 1935              		.align	2
 1936              	.L194:
 1937 0038 00000000 		.word	.LANCHOR12
 1938 003c 00000000 		.word	assert_failed
 1939 0040 00000000 		.word	vic_unregister_irq
 1940 0044 00000000 		.word	.LANCHOR1
 1941              		.cfi_endproc
 1942              	.LFE17:
 1944              		.section	.text.hal_axi2mipi_irq_mask,"ax",%progbits
 1945              		.align	1
 1946              		.global	hal_axi2mipi_irq_mask
 1947              		.thumb
 1948              		.thumb_func
 1950              	hal_axi2mipi_irq_mask:
 1951              	.LFB18:
 880:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 881:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 882:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 883:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void hal_axi2mipi_irq_mask(axi2mipi_channel_t channel,
 884:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 							axi2mipi_isr_flag_t irq_sel,
 885:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 							uint8_t enable)
 886:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 1952              		.loc 1 886 0
 1953              		.cfi_startproc
 1954              		@ args = 0, pretend = 0, frame = 0
 1955              		@ frame_needed = 0, uses_anonymous_args = 0
 1956              	.LVL193:
 887:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 888:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_CHANNEL(channel));
 1957              		.loc 1 888 0
 1958 0000 0128     		cmp	r0, #1
 886:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1959              		.loc 1 886 0
 1960 0002 70B5     		push	{r4, r5, r6, lr}
 1961              	.LCFI18:
 1962              		.cfi_def_cfa_offset 16
 1963              		.cfi_offset 4, -16
 1964              		.cfi_offset 5, -12
 1965              		.cfi_offset 6, -8
 1966              		.cfi_offset 14, -4
 886:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Check parameters */
 1967              		.loc 1 886 0
 1968 0004 0546     		mov	r5, r0
 1969 0006 0C46     		mov	r4, r1
 1970 0008 1646     		mov	r6, r2
 1971              		.loc 1 888 0
 1972 000a 04D9     		bls	.L197
 1973              		.loc 1 888 0 is_stmt 0 discriminator 1
 1974 000c 0C48     		ldr	r0, .L201
 1975              	.LVL194:
 1976 000e 4FF45E71 		mov	r1, #888
 1977              	.LVL195:
 1978 0012 0C4B     		ldr	r3, .L201+4
 1979 0014 9847     		blx	r3
 1980              	.LVL196:
 1981              	.L197:
 889:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	assert_param(IS_MIPI_STATUS(enable));
 1982              		.loc 1 889 0 is_stmt 1
 1983 0016 012E     		cmp	r6, #1
 1984 0018 04D9     		bls	.L198
 1985              		.loc 1 889 0 is_stmt 0 discriminator 1
 1986 001a 0948     		ldr	r0, .L201
 1987 001c 40F27931 		movw	r1, #889
 1988 0020 084B     		ldr	r3, .L201+4
 1989 0022 9847     		blx	r3
 1990              	.LVL197:
 1991              	.L198:
 890:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 891:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	/* Interrupt enable by clear bit */
 892:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint32_t interrupt_reg_val = READ_AXI2MIPI_REG(channel, INTR_MSK_REG);
 1992              		.loc 1 892 0 is_stmt 1
 1993 0024 2D03     		lsls	r5, r5, #12
 1994 0026 0849     		ldr	r1, .L201+8
 1995 0028 6A58     		ldr	r2, [r5, r1]
 1996              	.LVL198:
 893:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 894:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	if(enable)
 1997              		.loc 1 894 0
 1998 002a 2EB1     		cbz	r6, .L199
 895:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 896:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		/* Enable interrupt by clear bit to 0 */
 897:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		irq_sel = (ISR_DISABLE_ALL) & (~(uint32_t)(irq_sel));
 1999              		.loc 1 897 0
 2000 002c E443     		mvns	r4, r4
 2001              	.LVL199:
 2002 002e 24F07043 		bic	r3, r4, #-268435456
 2003              	.LVL200:
 898:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		interrupt_reg_val &= irq_sel;
 2004              		.loc 1 898 0
 2005 0032 03EA0204 		and	r4, r3, r2
 2006              	.LVL201:
 2007 0036 00E0     		b	.L200
 2008              	.LVL202:
 2009              	.L199:
 899:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 900:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	else
 901:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	{
 902:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		/* Disable interrupt by set bit to 1 */
 903:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 		interrupt_reg_val |= irq_sel;
 2010              		.loc 1 903 0
 2011 0038 1443     		orrs	r4, r4, r2
 2012              	.LVL203:
 2013              	.L200:
 904:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	}
 905:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 906:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(channel, INTR_MSK_REG, interrupt_reg_val);
 2014              		.loc 1 906 0
 2015 003a 6C50     		str	r4, [r5, r1]
 2016 003c 70BD     		pop	{r4, r5, r6, pc}
 2017              	.LVL204:
 2018              	.L202:
 2019 003e 00BF     		.align	2
 2020              	.L201:
 2021 0040 00000000 		.word	.LANCHOR13
 2022 0044 00000000 		.word	assert_failed
 2023 0048 24D00202 		.word	33738788
 2024              		.cfi_endproc
 2025              	.LFE18:
 2027              		.section	.text.hal_axi2mipi_get_width_byte,"ax",%progbits
 2028              		.align	1
 2029              		.global	hal_axi2mipi_get_width_byte
 2030              		.thumb
 2031              		.thumb_func
 2033              	hal_axi2mipi_get_width_byte:
 2034              	.LFB19:
 907:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 908:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** unsigned int hal_axi2mipi_get_width_byte(uint16_t width, axi2mipi_data_type_t data_type,
 909:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 								axi2mipi_stream_mode_t mode)
 910:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 2035              		.loc 1 910 0
 2036              		.cfi_startproc
 2037              		@ args = 0, pretend = 0, frame = 0
 2038              		@ frame_needed = 0, uses_anonymous_args = 0
 2039              	.LVL205:
 2040 0000 08B5     		push	{r3, lr}
 2041              	.LCFI19:
 2042              		.cfi_def_cfa_offset 8
 2043              		.cfi_offset 3, -8
 2044              		.cfi_offset 14, -4
 911:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	return convert_in_halfword(width, data_type, mode);
 2045              		.loc 1 911 0
 2046 0002 014B     		ldr	r3, .L204
 2047 0004 9847     		blx	r3
 2048              	.LVL206:
 912:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** }
 2049              		.loc 1 912 0
 2050 0006 08BD     		pop	{r3, pc}
 2051              	.L205:
 2052              		.align	2
 2053              	.L204:
 2054 0008 00000000 		.word	convert_in_halfword
 2055              		.cfi_endproc
 2056              	.LFE19:
 2058              		.section	.text.setup_tx_all,"ax",%progbits
 2059              		.align	1
 2060              		.global	setup_tx_all
 2061              		.thumb
 2062              		.thumb_func
 2064              	setup_tx_all:
 2065              	.LFB20:
 913:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** void setup_tx_all(uint16_t width, uint16_t height)
 914:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** {
 2066              		.loc 1 914 0
 2067              		.cfi_startproc
 2068              		@ args = 0, pretend = 0, frame = 0
 2069              		@ frame_needed = 0, uses_anonymous_args = 0
 2070              	.LVL207:
 2071 0000 08B5     		push	{r3, lr}
 2072              	.LCFI20:
 2073              		.cfi_def_cfa_offset 8
 2074              		.cfi_offset 3, -8
 2075              		.cfi_offset 14, -4
 915:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 
 916:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	uint16_t hw = convert_in_halfword(4160, AXI2MIPI_RAW10, AXI2MIPI_PREVIEW_MODE);
 917:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	mipi_tx_dphy_init(0);
 2076              		.loc 1 917 0
 2077 0002 0020     		movs	r0, #0
 2078              	.LVL208:
 2079 0004 0C4B     		ldr	r3, .L207
 2080 0006 9847     		blx	r3
 2081              	.LVL209:
 918:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x0, 0x1);
 2082              		.loc 1 918 0
 2083 0008 0122     		movs	r2, #1
 919:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x4, TXS0_BASE);
 2084              		.loc 1 919 0
 2085 000a 4FF00170 		mov	r0, #33816576
 2086 000e 0B49     		ldr	r1, .L207+4
 918:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x0, 0x1);
 2087              		.loc 1 918 0
 2088 0010 0B4B     		ldr	r3, .L207+8
 2089 0012 1A60     		str	r2, [r3]
 2090              		.loc 1 919 0
 2091 0014 0860     		str	r0, [r1]
 920:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x100, 0xA0000 | (4160*10/8));
 2092              		.loc 1 920 0
 2093 0016 0B48     		ldr	r0, .L207+12
 2094 0018 C1F8FC00 		str	r0, [r1, #252]
 921:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x8, (3120 << 16) | hw);
 2095              		.loc 1 921 0
 2096 001c 0A48     		ldr	r0, .L207+16
 2097 001e 4860     		str	r0, [r1, #4]
 922:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x38, 0x2B100000);
 2098              		.loc 1 922 0
 2099 0020 0A48     		ldr	r0, .L207+20
 2100 0022 4863     		str	r0, [r1, #52]
 923:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x34, 0);
 2101              		.loc 1 923 0
 2102 0024 0020     		movs	r0, #0
 2103 0026 0863     		str	r0, [r1, #48]
 924:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x80, 0x100);
 2104              		.loc 1 924 0
 2105 0028 4FF48070 		mov	r0, #256
 2106 002c C867     		str	r0, [r1, #124]
 925:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x48, 0x1);
 2107              		.loc 1 925 0
 2108 002e 4A64     		str	r2, [r1, #68]
 926:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_axi2mipi.c **** 	WRITE_AXI2MIPI_REG(0, 0x0, 0x00000110);
 2109              		.loc 1 926 0
 2110 0030 4FF48872 		mov	r2, #272
 2111 0034 1A60     		str	r2, [r3]
 2112 0036 08BD     		pop	{r3, pc}
 2113              	.L208:
 2114              		.align	2
 2115              	.L207:
 2116 0038 00000000 		.word	mipi_tx_dphy_init
 2117 003c 04D00202 		.word	33738756
 2118 0040 00D00202 		.word	33738752
 2119 0044 50140A00 		.word	660560
 2120 0048 0802300C 		.word	204472840
 2121 004c 0000102B 		.word	722468864
 2122              		.cfi_endproc
 2123              	.LFE20:
 2125              		.global	bridge_reg
 2126              		.global	axi2mipi_hw
 2127              		.section	.rodata.__FUNCTION__.6515,"a",%progbits
 2128              		.set	.LANCHOR8,. + 0
 2131              	__FUNCTION__.6515:
 2132 0000 68616C5F 		.ascii	"hal_axi2mipi_start\000"
 2132      61786932 
 2132      6D697069 
 2132      5F737461 
 2132      727400
 2133              		.section	.bss.bridge_reg,"aw",%nobits
 2134              		.align	2
 2135              		.set	.LANCHOR6,. + 0
 2138              	bridge_reg:
 2139 0000 00000000 		.space	8
 2139      00000000 
 2140              		.section	.rodata.__FUNCTION__.6525,"a",%progbits
 2141              		.set	.LANCHOR9,. + 0
 2144              	__FUNCTION__.6525:
 2145 0000 68616C5F 		.ascii	"hal_axi2mipi_stop\000"
 2145      61786932 
 2145      6D697069 
 2145      5F73746F 
 2145      7000
 2146              		.section	.rodata.__FUNCTION__.6561,"a",%progbits
 2147              		.set	.LANCHOR13,. + 0
 2150              	__FUNCTION__.6561:
 2151 0000 68616C5F 		.ascii	"hal_axi2mipi_irq_mask\000"
 2151      61786932 
 2151      6D697069 
 2151      5F697271 
 2151      5F6D6173 
 2152              		.section	.rodata.str1.1,"aMS",%progbits,1
 2153              	.LC0:
 2154 0000 0D0A5458 		.ascii	"\015\012TX INT_ST_MAIN: 0x%x \015\012\000"
 2154      20494E54 
 2154      5F53545F 
 2154      4D41494E 
 2154      3A203078 
 2155              	.LC1:
 2156 001a 0D0A5458 		.ascii	"\015\012TX INT_ST_VPG: 0x%x \015\012\000"
 2156      20494E54 
 2156      5F53545F 
 2156      5650473A 
 2156      20307825 
 2157              	.LC2:
 2158 0033 0D0A5458 		.ascii	"\015\012TX INT_ST_IDI: 0x%x \015\012\000"
 2158      20494E54 
 2158      5F53545F 
 2158      4944493A 
 2158      20307825 
 2159              	.LC3:
 2160 004c 0D0A5458 		.ascii	"\015\012TX INT_ST_MEM: 0x%x \015\012\000"
 2160      20494E54 
 2160      5F53545F 
 2160      4D454D3A 
 2160      20307825 
 2161              		.section	.rodata.__FUNCTION__.6536,"a",%progbits
 2162              		.set	.LANCHOR10,. + 0
 2165              	__FUNCTION__.6536:
 2166 0000 68616C5F 		.ascii	"hal_axi2mipi_set_frame_mode\000"
 2166      61786932 
 2166      6D697069 
 2166      5F736574 
 2166      5F667261 
 2167              		.section	.rodata.CSWTCH.67,"a",%progbits
 2168              		.set	.LANCHOR0,. + 0
 2171              	CSWTCH.67:
 2172 0000 0A       		.byte	10
 2173 0001 0C       		.byte	12
 2174 0002 0E       		.byte	14
 2175              		.section	.rodata.__FUNCTION__.6503,"a",%progbits
 2176              		.set	.LANCHOR7,. + 0
 2179              	__FUNCTION__.6503:
 2180 0000 68616C5F 		.ascii	"hal_axi2mipi_programming_valid\000"
 2180      61786932 
 2180      6D697069 
 2180      5F70726F 
 2180      6772616D 
 2181              		.section	.rodata.CSWTCH.76,"a",%progbits
 2182              		.set	.LANCHOR3,. + 0
 2185              	CSWTCH.76:
 2186 0000 0A       		.byte	10
 2187 0001 0C       		.byte	12
 2188 0002 0E       		.byte	14
 2189              		.section	.rodata.__FUNCTION__.6497,"a",%progbits
 2190              		.set	.LANCHOR5,. + 0
 2193              	__FUNCTION__.6497:
 2194 0000 68616C5F 		.ascii	"hal_axi2mipi_init\000"
 2194      61786932 
 2194      6D697069 
 2194      5F696E69 
 2194      7400
 2195              		.section	.rodata.__FUNCTION__.6555,"a",%progbits
 2196              		.set	.LANCHOR12,. + 0
 2199              	__FUNCTION__.6555:
 2200 0000 68616C5F 		.ascii	"hal_axi2mipi_irq_disable\000"
 2200      61786932 
 2200      6D697069 
 2200      5F697271 
 2200      5F646973 
 2201              		.section	.rodata.__FUNCTION__.6547,"a",%progbits
 2202              		.set	.LANCHOR11,. + 0
 2205              	__FUNCTION__.6547:
 2206 0000 68616C5F 		.ascii	"hal_axi2mipi_irq_enable\000"
 2206      61786932 
 2206      6D697069 
 2206      5F697271 
 2206      5F656E61 
 2207              		.section	.bss.axi2mipi_hw,"aw",%nobits
 2208              		.align	2
 2209              		.set	.LANCHOR1,. + 0
 2212              	axi2mipi_hw:
 2213 0000 00000000 		.space	24
 2213      00000000 
 2213      00000000 
 2213      00000000 
 2213      00000000 
 2214              		.section	.rodata.__FUNCTION__.6485,"a",%progbits
 2215              		.set	.LANCHOR4,. + 0
 2218              	__FUNCTION__.6485:
 2219 0000 68616C5F 		.ascii	"hal_axi2mipi_hsync_cfg\000"
 2219      61786932 
 2219      6D697069 
 2219      5F687379 
 2219      6E635F63 
 2220              		.section	.rodata.__FUNCTION__.6460,"a",%progbits
 2221              		.set	.LANCHOR2,. + 0
 2224              	__FUNCTION__.6460:
 2225 0000 68616C5F 		.ascii	"hal_axi2mipi_set_stream_property\000"
 2225      61786932 
 2225      6D697069 
 2225      5F736574 
 2225      5F737472 
 2226              		.text
 2227              	.Letext0:
 2228              		.file 2 "/opt/toolchains/gcc-arm-none-eabi-4_9-2015q1/arm-none-eabi/include/machine/_default_types
 2229              		.file 3 "/opt/toolchains/gcc-arm-none-eabi-4_9-2015q1/arm-none-eabi/include/stdint.h"
 2230              		.file 4 "/home/tienluong/workspace/atlantis_fw/platform/os/Source/portable/GCC/cortex-r4/portmacro
 2231              		.file 5 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/include/hal_axi2mipi.h"
 2232              		.file 6 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/include/hal_vic.h"
DEFINED SYMBOLS
                            *ABS*:00000000 hal_axi2mipi.c
     /tmp/cci3KwSC.s:19     .text.convert_in_halfword:00000000 $t
     /tmp/cci3KwSC.s:23     .text.convert_in_halfword:00000000 convert_in_halfword
     /tmp/cci3KwSC.s:71     .text.convert_in_halfword:0000002c $d
     /tmp/cci3KwSC.s:76     .text.axi2mipi_isr_hdl:00000000 $t
     /tmp/cci3KwSC.s:80     .text.axi2mipi_isr_hdl:00000000 axi2mipi_isr_hdl
     /tmp/cci3KwSC.s:132    .text.axi2mipi_isr_hdl:0000002c $d
     /tmp/cci3KwSC.s:139    .text.hal_axi2mipi_0_isr:00000000 $t
     /tmp/cci3KwSC.s:143    .text.hal_axi2mipi_0_isr:00000000 hal_axi2mipi_0_isr
     /tmp/cci3KwSC.s:163    .text.hal_axi2mipi_0_isr:0000000c $d
     /tmp/cci3KwSC.s:168    .text.hal_axi2mipi_1_isr:00000000 $t
     /tmp/cci3KwSC.s:172    .text.hal_axi2mipi_1_isr:00000000 hal_axi2mipi_1_isr
     /tmp/cci3KwSC.s:192    .text.hal_axi2mipi_1_isr:0000000c $d
     /tmp/cci3KwSC.s:197    .text.mipi_tx_dphy_init:00000000 $t
     /tmp/cci3KwSC.s:201    .text.mipi_tx_dphy_init:00000000 mipi_tx_dphy_init
     /tmp/cci3KwSC.s:765    .text.mipi_tx_dphy_init:00000194 $d
     /tmp/cci3KwSC.s:777    .text.csi2_device_isr:00000000 $t
     /tmp/cci3KwSC.s:781    .text.csi2_device_isr:00000000 csi2_device_isr
     /tmp/cci3KwSC.s:844    .text.csi2_device_isr:00000034 $d
     /tmp/cci3KwSC.s:857    .text.hal_axi2mipi_set_stream_property:00000000 $t
     /tmp/cci3KwSC.s:862    .text.hal_axi2mipi_set_stream_property:00000000 hal_axi2mipi_set_stream_property
     /tmp/cci3KwSC.s:1181   .text.hal_axi2mipi_set_stream_property:00000198 $d
     /tmp/cci3KwSC.s:1193   .text.hal_axi2mipi_hsync_cfg:00000000 $t
     /tmp/cci3KwSC.s:1198   .text.hal_axi2mipi_hsync_cfg:00000000 hal_axi2mipi_hsync_cfg
     /tmp/cci3KwSC.s:1284   .text.hal_axi2mipi_hsync_cfg:00000050 $d
     /tmp/cci3KwSC.s:1291   .text.hal_axi2mipi_init:00000000 $t
     /tmp/cci3KwSC.s:1296   .text.hal_axi2mipi_init:00000000 hal_axi2mipi_init
     /tmp/cci3KwSC.s:1353   .text.hal_axi2mipi_init:0000003c $d
     /tmp/cci3KwSC.s:1363   .text.hal_axi2mipi_programming_valid:00000000 $t
     /tmp/cci3KwSC.s:1368   .text.hal_axi2mipi_programming_valid:00000000 hal_axi2mipi_programming_valid
     /tmp/cci3KwSC.s:1445   .text.hal_axi2mipi_programming_valid:00000050 $d
     /tmp/cci3KwSC.s:1452   .text.hal_axi2mipi_start:00000000 $t
     /tmp/cci3KwSC.s:1457   .text.hal_axi2mipi_start:00000000 hal_axi2mipi_start
     /tmp/cci3KwSC.s:1541   .text.hal_axi2mipi_start:0000005c $d
     /tmp/cci3KwSC.s:1548   .text.hal_axi2mipi_stop:00000000 $t
     /tmp/cci3KwSC.s:1553   .text.hal_axi2mipi_stop:00000000 hal_axi2mipi_stop
     /tmp/cci3KwSC.s:1637   .text.hal_axi2mipi_stop:00000060 $d
     /tmp/cci3KwSC.s:1644   .text.hal_axi2mipi_set_frame_mode:00000000 $t
     /tmp/cci3KwSC.s:1649   .text.hal_axi2mipi_set_frame_mode:00000000 hal_axi2mipi_set_frame_mode
     /tmp/cci3KwSC.s:1747   .text.hal_axi2mipi_set_frame_mode:0000007c $d
     /tmp/cci3KwSC.s:1754   .text.hal_axi2mipi_irq_enable:00000000 $t
     /tmp/cci3KwSC.s:1759   .text.hal_axi2mipi_irq_enable:00000000 hal_axi2mipi_irq_enable
     /tmp/cci3KwSC.s:1854   .text.hal_axi2mipi_irq_enable:0000005c $d
     /tmp/cci3KwSC.s:1867   .text.hal_axi2mipi_irq_disable:00000000 $t
     /tmp/cci3KwSC.s:1872   .text.hal_axi2mipi_irq_disable:00000000 hal_axi2mipi_irq_disable
     /tmp/cci3KwSC.s:1937   .text.hal_axi2mipi_irq_disable:00000038 $d
     /tmp/cci3KwSC.s:1945   .text.hal_axi2mipi_irq_mask:00000000 $t
     /tmp/cci3KwSC.s:1950   .text.hal_axi2mipi_irq_mask:00000000 hal_axi2mipi_irq_mask
     /tmp/cci3KwSC.s:2021   .text.hal_axi2mipi_irq_mask:00000040 $d
     /tmp/cci3KwSC.s:2028   .text.hal_axi2mipi_get_width_byte:00000000 $t
     /tmp/cci3KwSC.s:2033   .text.hal_axi2mipi_get_width_byte:00000000 hal_axi2mipi_get_width_byte
     /tmp/cci3KwSC.s:2054   .text.hal_axi2mipi_get_width_byte:00000008 $d
     /tmp/cci3KwSC.s:2059   .text.setup_tx_all:00000000 $t
     /tmp/cci3KwSC.s:2064   .text.setup_tx_all:00000000 setup_tx_all
     /tmp/cci3KwSC.s:2116   .text.setup_tx_all:00000038 $d
     /tmp/cci3KwSC.s:2138   .bss.bridge_reg:00000000 bridge_reg
     /tmp/cci3KwSC.s:2212   .bss.axi2mipi_hw:00000000 axi2mipi_hw
     /tmp/cci3KwSC.s:2131   .rodata.__FUNCTION__.6515:00000000 __FUNCTION__.6515
     /tmp/cci3KwSC.s:2134   .bss.bridge_reg:00000000 $d
     /tmp/cci3KwSC.s:2144   .rodata.__FUNCTION__.6525:00000000 __FUNCTION__.6525
     /tmp/cci3KwSC.s:2150   .rodata.__FUNCTION__.6561:00000000 __FUNCTION__.6561
     /tmp/cci3KwSC.s:2165   .rodata.__FUNCTION__.6536:00000000 __FUNCTION__.6536
     /tmp/cci3KwSC.s:2171   .rodata.CSWTCH.67:00000000 CSWTCH.67
     /tmp/cci3KwSC.s:2179   .rodata.__FUNCTION__.6503:00000000 __FUNCTION__.6503
     /tmp/cci3KwSC.s:2185   .rodata.CSWTCH.76:00000000 CSWTCH.76
     /tmp/cci3KwSC.s:2193   .rodata.__FUNCTION__.6497:00000000 __FUNCTION__.6497
     /tmp/cci3KwSC.s:2199   .rodata.__FUNCTION__.6555:00000000 __FUNCTION__.6555
     /tmp/cci3KwSC.s:2205   .rodata.__FUNCTION__.6547:00000000 __FUNCTION__.6547
     /tmp/cci3KwSC.s:2208   .bss.axi2mipi_hw:00000000 $d
     /tmp/cci3KwSC.s:2218   .rodata.__FUNCTION__.6485:00000000 __FUNCTION__.6485
     /tmp/cci3KwSC.s:2224   .rodata.__FUNCTION__.6460:00000000 __FUNCTION__.6460
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
vTaskDelay
printf
assert_failed
vic_register_irq
vic_enable_irq
vic_unregister_irq
