module row_3_to_8_dec( 
   
  input  [2:0] ADDR, 
  output reg [7:0] row );
  
  always @(ADDR) 
  begin 
    case (ADDR) 
      3'b000   : row <= 8'b00000001; 
      3'b001   : row <= 8'b00000010; 
      3'b010   : row <= 8'b00000100; 
      3'b011   : row <= 8'b00001000;
      3'b100   : row <= 8'b00010000; 
      3'b101   : row <= 8'b00100000; 
      3'b110   : row <= 8'b01000000; 
      3'b111   : row <= 8'b10000000;  
    endcase 
  end 
endmodule 
