SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vcx75t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ff484
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/chinna/Desktop/Watermarking/Final/
SET_PREFERENCE workingdirectory C:/Users/chinna/Desktop/Watermarking/Final/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/chinna/Desktop/Watermarking/Final/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/chinna/Desktop/Watermarking/Final/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name cordic_v4_0
SET_PARAMETER Functional_Selection Arc_Tanh
SET_PARAMETER Architectural_Configuration Parallel
SET_PARAMETER Pipelining_Mode Maximum
SET_PARAMETER Data_Format SignedFraction
SET_PARAMETER Phase_Format Radians
SET_PARAMETER Input_Width 16
SET_PARAMETER Register_Inputs true
SET_PARAMETER Output_Width 16
SET_PARAMETER Register_Outputs true
SET_PARAMETER Round_Mode Truncate
SET_PARAMETER Iterations 0
SET_PARAMETER Precision 0
SET_PARAMETER Coarse_Rotation false
SET_PARAMETER Compensation_Scaling No_Scale_Compensation
SET_PARAMETER CE false
SET_PARAMETER SCLR false
SET_PARAMETER ND true
SET_PARAMETER RDY true
SET_PARAMETER X_OUT false
SET_PARAMETER Y_OUT false
SET_PARAMETER Phase_Output true
SET_SIM_PARAMETER c_architecture 2
SET_SIM_PARAMETER c_cordic_function 5
SET_SIM_PARAMETER c_coarse_rotate 0
SET_SIM_PARAMETER c_data_format 0
SET_SIM_PARAMETER c_family virtex6
SET_SIM_PARAMETER c_xdevicefamily virtex6
SET_SIM_PARAMETER c_has_ce 0
SET_SIM_PARAMETER c_has_clk 1
SET_SIM_PARAMETER c_has_nd 1
SET_SIM_PARAMETER c_has_phase_in 0
SET_SIM_PARAMETER c_has_phase_out 1
SET_SIM_PARAMETER c_has_rdy 1
SET_SIM_PARAMETER c_has_rfd 0
SET_SIM_PARAMETER c_has_sclr 0
SET_SIM_PARAMETER c_has_x_in 1
SET_SIM_PARAMETER c_has_x_out 0
SET_SIM_PARAMETER c_has_y_in 1
SET_SIM_PARAMETER c_has_y_out 0
SET_SIM_PARAMETER c_input_width 16
SET_SIM_PARAMETER c_iterations 0
SET_SIM_PARAMETER c_output_width 16
SET_SIM_PARAMETER c_phase_format 0
SET_SIM_PARAMETER c_pipeline_mode -2
SET_SIM_PARAMETER c_precision 0
SET_SIM_PARAMETER c_reg_inputs 1
SET_SIM_PARAMETER c_reg_outputs 1
SET_SIM_PARAMETER c_round_mode 0
SET_SIM_PARAMETER c_scale_comp 0
SET_CORE_NAME CORDIC
SET_CORE_VERSION 4.0
SET_CORE_VLNV xilinx.com:ip:cordic:4.0
SET_CORE_CLASS com.xilinx.ip.cordic_v4_0.cordic_v4_0
SET_CORE_PATH D:/XilinX/13.2/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v4_0
SET_CORE_GUIPATH D:/XilinX/13.2/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/cordic_v4_0/gui/cordic_v4_0.tcl
SET_CORE_DATASHEET D:\XilinX\13.2\ISE_DS\ISE\coregen\.\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_ds249.pdf
ADD_CORE_DOCUMENT <D:\XilinX\13.2\ISE_DS\ISE\coregen\.\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_ds249.pdf><cordic_ds249.pdf>
ADD_CORE_DOCUMENT <D:\XilinX\13.2\ISE_DS\ISE\coregen\.\ip\xilinx\dsp\com\xilinx\ip\cordic_v4_0\doc\cordic_v4_0_vinfo.html><cordic_v4_0_vinfo.html>
