
phantom_autopilot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c60  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08009e00  08009e00  0000ae00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a29c  0800a29c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a29c  0800a29c  0000b29c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2a4  0800a2a4  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2a4  0800a2a4  0000b2a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a2a8  0800a2a8  0000b2a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a2ac  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000900  200001d4  0800a480  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ad4  0800a480  0000cad4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000951b  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a00  00000000  00000000  0001571f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000808  00000000  00000000  00017120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000636  00000000  00000000  00017928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001677a  00000000  00000000  00017f5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009325  00000000  00000000  0002e6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008867d  00000000  00000000  000379fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c007a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035d4  00000000  00000000  000c00c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000c3694  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009de8 	.word	0x08009de8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009de8 	.word	0x08009de8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001034:	f5ad 7d36 	sub.w	sp, sp, #728	@ 0x2d8
 8001038:	af18      	add	r7, sp, #96	@ 0x60

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick.
   */
  HAL_Init();
 800103a:	f001 fcd5 	bl	80029e8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800103e:	f000 f9ed 	bl	800141c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001042:	f000 fae7 	bl	8001614 <MX_GPIO_Init>
  MX_DMA_Init();
 8001046:	f000 faa7 	bl	8001598 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800104a:	f000 fa7b 	bl	8001544 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800104e:	f000 fa4f 	bl	80014f0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  // listen for 1 byte, save to rx_byte, and interrupt when done
  HAL_UART_Receive_DMA(&huart2, rx_dma_buf, RX_DMA_SIZE);
 8001052:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001056:	4991      	ldr	r1, [pc, #580]	@ (800129c <main+0x26c>)
 8001058:	4891      	ldr	r0, [pc, #580]	@ (80012a0 <main+0x270>)
 800105a:	f003 f967 	bl	800432c <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 800105e:	4b90      	ldr	r3, [pc, #576]	@ (80012a0 <main+0x270>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	68da      	ldr	r2, [r3, #12]
 8001064:	4b8e      	ldr	r3, [pc, #568]	@ (80012a0 <main+0x270>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f042 0210 	orr.w	r2, r2, #16
 800106c:	60da      	str	r2, [r3, #12]

  EKF_Init(&ekf);
 800106e:	488d      	ldr	r0, [pc, #564]	@ (80012a4 <main+0x274>)
 8001070:	f000 ff8e 	bl	8001f90 <EKF_Init>
  float sim_time, ax, ay, az, gx, gy, gz;
  float last_time = 0;
 8001074:	f04f 0300 	mov.w	r3, #0
 8001078:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
    if (data_ready) {
 800107c:	4b8a      	ldr	r3, [pc, #552]	@ (80012a8 <main+0x278>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	b2db      	uxtb	r3, r3
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0fa      	beq.n	800107c <main+0x4c>
      data_ready = 0;
 8001086:	4b88      	ldr	r3, [pc, #544]	@ (80012a8 <main+0x278>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]

      char *ptr = (char *)rx_buffer;
 800108c:	4b87      	ldr	r3, [pc, #540]	@ (80012ac <main+0x27c>)
 800108e:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c
      char *end;

      // Parse all 7 fields
      sim_time = strtof(ptr, &end);
 8001092:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8001096:	4619      	mov	r1, r3
 8001098:	f8d7 026c 	ldr.w	r0, [r7, #620]	@ 0x26c
 800109c:	f005 f88a 	bl	80061b4 <strtof>
 80010a0:	ed87 0a9a 	vstr	s0, [r7, #616]	@ 0x268
      if (*end != ',' ||
 80010a4:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	2b2c      	cmp	r3, #44	@ 0x2c
 80010ac:	d105      	bne.n	80010ba <main+0x8a>
          end == ptr) { // Add check: end == ptr means no conversion
 80010ae:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
      if (*end != ',' ||
 80010b2:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d103      	bne.n	80010c2 <main+0x92>
        EKF_Init(&ekf); // Reset on bad packet
 80010ba:	487a      	ldr	r0, [pc, #488]	@ (80012a4 <main+0x274>)
 80010bc:	f000 ff68 	bl	8001f90 <EKF_Init>
        continue;
 80010c0:	e1a4      	b.n	800140c <main+0x3dc>
      }
      ptr = end + 1;
 80010c2:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80010c6:	3301      	adds	r3, #1
 80010c8:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

      ax = strtof(ptr, &end);
 80010cc:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 80010d0:	4619      	mov	r1, r3
 80010d2:	f8d7 026c 	ldr.w	r0, [r7, #620]	@ 0x26c
 80010d6:	f005 f86d 	bl	80061b4 <strtof>
 80010da:	ed87 0a99 	vstr	s0, [r7, #612]	@ 0x264
      if (*end != ',' || end == ptr) {
 80010de:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b2c      	cmp	r3, #44	@ 0x2c
 80010e6:	d105      	bne.n	80010f4 <main+0xc4>
 80010e8:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80010ec:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d103      	bne.n	80010fc <main+0xcc>
        EKF_Init(&ekf);
 80010f4:	486b      	ldr	r0, [pc, #428]	@ (80012a4 <main+0x274>)
 80010f6:	f000 ff4b 	bl	8001f90 <EKF_Init>
        continue;
 80010fa:	e187      	b.n	800140c <main+0x3dc>
      }
      ptr = end + 1;
 80010fc:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001100:	3301      	adds	r3, #1
 8001102:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

      ay = strtof(ptr, &end);
 8001106:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 800110a:	4619      	mov	r1, r3
 800110c:	f8d7 026c 	ldr.w	r0, [r7, #620]	@ 0x26c
 8001110:	f005 f850 	bl	80061b4 <strtof>
 8001114:	ed87 0a98 	vstr	s0, [r7, #608]	@ 0x260
      if (*end != ',' || end == ptr) {
 8001118:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b2c      	cmp	r3, #44	@ 0x2c
 8001120:	d105      	bne.n	800112e <main+0xfe>
 8001122:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001126:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800112a:	429a      	cmp	r2, r3
 800112c:	d103      	bne.n	8001136 <main+0x106>
        EKF_Init(&ekf);
 800112e:	485d      	ldr	r0, [pc, #372]	@ (80012a4 <main+0x274>)
 8001130:	f000 ff2e 	bl	8001f90 <EKF_Init>
        continue;
 8001134:	e16a      	b.n	800140c <main+0x3dc>
      }
      ptr = end + 1;
 8001136:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 800113a:	3301      	adds	r3, #1
 800113c:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

      az = strtof(ptr, &end);
 8001140:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 8001144:	4619      	mov	r1, r3
 8001146:	f8d7 026c 	ldr.w	r0, [r7, #620]	@ 0x26c
 800114a:	f005 f833 	bl	80061b4 <strtof>
 800114e:	ed87 0a97 	vstr	s0, [r7, #604]	@ 0x25c
      if (*end != ',' || end == ptr) {
 8001152:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b2c      	cmp	r3, #44	@ 0x2c
 800115a:	d105      	bne.n	8001168 <main+0x138>
 800115c:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001160:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8001164:	429a      	cmp	r2, r3
 8001166:	d103      	bne.n	8001170 <main+0x140>
        EKF_Init(&ekf);
 8001168:	484e      	ldr	r0, [pc, #312]	@ (80012a4 <main+0x274>)
 800116a:	f000 ff11 	bl	8001f90 <EKF_Init>
        continue;
 800116e:	e14d      	b.n	800140c <main+0x3dc>
      }
      ptr = end + 1;
 8001170:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001174:	3301      	adds	r3, #1
 8001176:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

      gx = strtof(ptr, &end);
 800117a:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 800117e:	4619      	mov	r1, r3
 8001180:	f8d7 026c 	ldr.w	r0, [r7, #620]	@ 0x26c
 8001184:	f005 f816 	bl	80061b4 <strtof>
 8001188:	ed87 0a96 	vstr	s0, [r7, #600]	@ 0x258
      if (*end != ',' || end == ptr) {
 800118c:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b2c      	cmp	r3, #44	@ 0x2c
 8001194:	d105      	bne.n	80011a2 <main+0x172>
 8001196:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 800119a:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 800119e:	429a      	cmp	r2, r3
 80011a0:	d103      	bne.n	80011aa <main+0x17a>
        EKF_Init(&ekf);
 80011a2:	4840      	ldr	r0, [pc, #256]	@ (80012a4 <main+0x274>)
 80011a4:	f000 fef4 	bl	8001f90 <EKF_Init>
        continue;
 80011a8:	e130      	b.n	800140c <main+0x3dc>
      }
      ptr = end + 1;
 80011aa:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80011ae:	3301      	adds	r3, #1
 80011b0:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

      gy = strtof(ptr, &end);
 80011b4:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 80011b8:	4619      	mov	r1, r3
 80011ba:	f8d7 026c 	ldr.w	r0, [r7, #620]	@ 0x26c
 80011be:	f004 fff9 	bl	80061b4 <strtof>
 80011c2:	ed87 0a95 	vstr	s0, [r7, #596]	@ 0x254
      if (*end != ',' || end == ptr) {
 80011c6:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	2b2c      	cmp	r3, #44	@ 0x2c
 80011ce:	d105      	bne.n	80011dc <main+0x1ac>
 80011d0:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80011d4:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 80011d8:	429a      	cmp	r2, r3
 80011da:	d103      	bne.n	80011e4 <main+0x1b4>
        EKF_Init(&ekf);
 80011dc:	4831      	ldr	r0, [pc, #196]	@ (80012a4 <main+0x274>)
 80011de:	f000 fed7 	bl	8001f90 <EKF_Init>
        continue;
 80011e2:	e113      	b.n	800140c <main+0x3dc>
      }
      ptr = end + 1;
 80011e4:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 80011e8:	3301      	adds	r3, #1
 80011ea:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

      gz = strtof(ptr, &end);
 80011ee:	f507 7311 	add.w	r3, r7, #580	@ 0x244
 80011f2:	4619      	mov	r1, r3
 80011f4:	f8d7 026c 	ldr.w	r0, [r7, #620]	@ 0x26c
 80011f8:	f004 ffdc 	bl	80061b4 <strtof>
 80011fc:	ed87 0a94 	vstr	s0, [r7, #592]	@ 0x250
      if (end == ptr) { // Last field - no comma check needed
 8001200:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001204:	f8d7 226c 	ldr.w	r2, [r7, #620]	@ 0x26c
 8001208:	429a      	cmp	r2, r3
 800120a:	d103      	bne.n	8001214 <main+0x1e4>
        EKF_Init(&ekf);
 800120c:	4825      	ldr	r0, [pc, #148]	@ (80012a4 <main+0x274>)
 800120e:	f000 febf 	bl	8001f90 <EKF_Init>
        continue;
 8001212:	e0fb      	b.n	800140c <main+0x3dc>
      }

      // blink to show valid packet
      HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001214:	2120      	movs	r1, #32
 8001216:	4826      	ldr	r0, [pc, #152]	@ (80012b0 <main+0x280>)
 8001218:	f002 fb09 	bl	800382e <HAL_GPIO_TogglePin>

      // compute time difference
      float dt = sim_time - last_time;
 800121c:	ed97 7a9a 	vldr	s14, [r7, #616]	@ 0x268
 8001220:	edd7 7a9d 	vldr	s15, [r7, #628]	@ 0x274
 8001224:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001228:	edc7 7a9c 	vstr	s15, [r7, #624]	@ 0x270
      if (dt <= 0.0f || dt > 0.05f)
 800122c:	edd7 7a9c 	vldr	s15, [r7, #624]	@ 0x270
 8001230:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001238:	d908      	bls.n	800124c <main+0x21c>
 800123a:	edd7 7a9c 	vldr	s15, [r7, #624]	@ 0x270
 800123e:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80012b4 <main+0x284>
 8001242:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001246:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800124a:	dd02      	ble.n	8001252 <main+0x222>
        dt = 0.025f;
 800124c:	4b1a      	ldr	r3, [pc, #104]	@ (80012b8 <main+0x288>)
 800124e:	f8c7 3270 	str.w	r3, [r7, #624]	@ 0x270
      last_time = sim_time;
 8001252:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8001256:	f8c7 3274 	str.w	r3, [r7, #628]	@ 0x274

      // EKF
      EKF_Predict(&ekf, gx, gy, gz, dt);
 800125a:	edd7 1a9c 	vldr	s3, [r7, #624]	@ 0x270
 800125e:	ed97 1a94 	vldr	s2, [r7, #592]	@ 0x250
 8001262:	edd7 0a95 	vldr	s1, [r7, #596]	@ 0x254
 8001266:	ed97 0a96 	vldr	s0, [r7, #600]	@ 0x258
 800126a:	480e      	ldr	r0, [pc, #56]	@ (80012a4 <main+0x274>)
 800126c:	f000 fa40 	bl	80016f0 <EKF_Predict>
      EKF_Update(&ekf, ax, ay, az);
 8001270:	ed97 1a97 	vldr	s2, [r7, #604]	@ 0x25c
 8001274:	edd7 0a98 	vldr	s1, [r7, #608]	@ 0x260
 8001278:	ed97 0a99 	vldr	s0, [r7, #612]	@ 0x264
 800127c:	4809      	ldr	r0, [pc, #36]	@ (80012a4 <main+0x274>)
 800127e:	f000 fbb5 	bl	80019ec <EKF_Update>

      if (isnan(ekf.q[0])) {
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <main+0x274>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	eef4 7a67 	vcmp.f32	s15, s15
 800128c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001290:	d714      	bvc.n	80012bc <main+0x28c>
        EKF_Init(&ekf);
 8001292:	4804      	ldr	r0, [pc, #16]	@ (80012a4 <main+0x274>)
 8001294:	f000 fe7c 	bl	8001f90 <EKF_Init>
        continue;
 8001298:	e0b8      	b.n	800140c <main+0x3dc>
 800129a:	bf00      	nop
 800129c:	200003a0 	.word	0x200003a0
 80012a0:	20000238 	.word	0x20000238
 80012a4:	200007ac 	.word	0x200007ac
 80012a8:	200005a4 	.word	0x200005a4
 80012ac:	200004a4 	.word	0x200004a4
 80012b0:	40020000 	.word	0x40020000
 80012b4:	3d4ccccd 	.word	0x3d4ccccd
 80012b8:	3ccccccd 	.word	0x3ccccccd
      }

      float aileron_cmd = compute_aileron(&ekf);
 80012bc:	4854      	ldr	r0, [pc, #336]	@ (8001410 <main+0x3e0>)
 80012be:	f000 ff77 	bl	80021b0 <compute_aileron>
 80012c2:	ed87 0a93 	vstr	s0, [r7, #588]	@ 0x24c
      float elevator_cmd = compute_elevator(&ekf);
 80012c6:	4852      	ldr	r0, [pc, #328]	@ (8001410 <main+0x3e0>)
 80012c8:	f000 ffb0 	bl	800222c <compute_elevator>
 80012cc:	ed87 0a92 	vstr	s0, [r7, #584]	@ 0x248

      char cmd_msg[MESSAGE_LEN];
      snprintf(cmd_msg, sizeof(cmd_msg), "%.4f,%.4f\n", aileron_cmd,
 80012d0:	f8d7 024c 	ldr.w	r0, [r7, #588]	@ 0x24c
 80012d4:	f7ff f940 	bl	8000558 <__aeabi_f2d>
 80012d8:	4604      	mov	r4, r0
 80012da:	460d      	mov	r5, r1
 80012dc:	f8d7 0248 	ldr.w	r0, [r7, #584]	@ 0x248
 80012e0:	f7ff f93a 	bl	8000558 <__aeabi_f2d>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80012ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012f0:	e9cd 4500 	strd	r4, r5, [sp]
 80012f4:	4a47      	ldr	r2, [pc, #284]	@ (8001414 <main+0x3e4>)
 80012f6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012fa:	f005 fee5 	bl	80070c8 <sniprintf>
               elevator_cmd);
      uart_output(2, cmd_msg);
 80012fe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001302:	4619      	mov	r1, r3
 8001304:	2002      	movs	r0, #2
 8001306:	f001 f83d 	bl	8002384 <uart_output>

      char debug_msg[MESSAGE_LEN];
      snprintf(debug_msg, sizeof(debug_msg),
               "%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f,%.4f",
               ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3], ax, ay, az, gx, gy, gz,
 800130a:	4b41      	ldr	r3, [pc, #260]	@ (8001410 <main+0x3e0>)
 800130c:	681b      	ldr	r3, [r3, #0]
      snprintf(debug_msg, sizeof(debug_msg),
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff f922 	bl	8000558 <__aeabi_f2d>
 8001314:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
               ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3], ax, ay, az, gx, gy, gz,
 8001318:	4b3d      	ldr	r3, [pc, #244]	@ (8001410 <main+0x3e0>)
 800131a:	685b      	ldr	r3, [r3, #4]
      snprintf(debug_msg, sizeof(debug_msg),
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff f91b 	bl	8000558 <__aeabi_f2d>
 8001322:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
               ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3], ax, ay, az, gx, gy, gz,
 8001326:	4b3a      	ldr	r3, [pc, #232]	@ (8001410 <main+0x3e0>)
 8001328:	689b      	ldr	r3, [r3, #8]
      snprintf(debug_msg, sizeof(debug_msg),
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff f914 	bl	8000558 <__aeabi_f2d>
 8001330:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
               ekf.q[0], ekf.q[1], ekf.q[2], ekf.q[3], ax, ay, az, gx, gy, gz,
 8001334:	4b36      	ldr	r3, [pc, #216]	@ (8001410 <main+0x3e0>)
 8001336:	68db      	ldr	r3, [r3, #12]
      snprintf(debug_msg, sizeof(debug_msg),
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff f90d 	bl	8000558 <__aeabi_f2d>
 800133e:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8001342:	f8d7 0264 	ldr.w	r0, [r7, #612]	@ 0x264
 8001346:	f7ff f907 	bl	8000558 <__aeabi_f2d>
 800134a:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800134e:	f8d7 0260 	ldr.w	r0, [r7, #608]	@ 0x260
 8001352:	f7ff f901 	bl	8000558 <__aeabi_f2d>
 8001356:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800135a:	f8d7 025c 	ldr.w	r0, [r7, #604]	@ 0x25c
 800135e:	f7ff f8fb 	bl	8000558 <__aeabi_f2d>
 8001362:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001366:	f8d7 0258 	ldr.w	r0, [r7, #600]	@ 0x258
 800136a:	f7ff f8f5 	bl	8000558 <__aeabi_f2d>
 800136e:	e9c7 0100 	strd	r0, r1, [r7]
 8001372:	f8d7 0254 	ldr.w	r0, [r7, #596]	@ 0x254
 8001376:	f7ff f8ef 	bl	8000558 <__aeabi_f2d>
 800137a:	4682      	mov	sl, r0
 800137c:	468b      	mov	fp, r1
 800137e:	f8d7 0250 	ldr.w	r0, [r7, #592]	@ 0x250
 8001382:	f7ff f8e9 	bl	8000558 <__aeabi_f2d>
 8001386:	4680      	mov	r8, r0
 8001388:	4689      	mov	r9, r1
 800138a:	f8d7 0268 	ldr.w	r0, [r7, #616]	@ 0x268
 800138e:	f7ff f8e3 	bl	8000558 <__aeabi_f2d>
 8001392:	4604      	mov	r4, r0
 8001394:	460d      	mov	r5, r1
 8001396:	f8d7 0270 	ldr.w	r0, [r7, #624]	@ 0x270
 800139a:	f7ff f8dd 	bl	8000558 <__aeabi_f2d>
 800139e:	4602      	mov	r2, r0
 80013a0:	460b      	mov	r3, r1
 80013a2:	f507 70a2 	add.w	r0, r7, #324	@ 0x144
 80013a6:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 80013aa:	e9cd 4514 	strd	r4, r5, [sp, #80]	@ 0x50
 80013ae:	e9cd 8912 	strd	r8, r9, [sp, #72]	@ 0x48
 80013b2:	e9cd ab10 	strd	sl, fp, [sp, #64]	@ 0x40
 80013b6:	ed97 7b00 	vldr	d7, [r7]
 80013ba:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80013be:	ed97 7b02 	vldr	d7, [r7, #8]
 80013c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80013c6:	ed97 7b04 	vldr	d7, [r7, #16]
 80013ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80013ce:	ed97 7b06 	vldr	d7, [r7, #24]
 80013d2:	ed8d 7b08 	vstr	d7, [sp, #32]
 80013d6:	ed97 7b08 	vldr	d7, [r7, #32]
 80013da:	ed8d 7b06 	vstr	d7, [sp, #24]
 80013de:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 80013e2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80013e6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 80013ea:	ed8d 7b02 	vstr	d7, [sp, #8]
 80013ee:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 80013f2:	ed8d 7b00 	vstr	d7, [sp]
 80013f6:	4a08      	ldr	r2, [pc, #32]	@ (8001418 <main+0x3e8>)
 80013f8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013fc:	f005 fe64 	bl	80070c8 <sniprintf>
               sim_time, dt);
      uart_output(1, debug_msg);
 8001400:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8001404:	4619      	mov	r1, r3
 8001406:	2001      	movs	r0, #1
 8001408:	f000 ffbc 	bl	8002384 <uart_output>
    if (data_ready) {
 800140c:	e636      	b.n	800107c <main+0x4c>
 800140e:	bf00      	nop
 8001410:	200007ac 	.word	0x200007ac
 8001414:	08009e00 	.word	0x08009e00
 8001418:	08009e0c 	.word	0x08009e0c

0800141c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b094      	sub	sp, #80	@ 0x50
 8001420:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001422:	f107 0320 	add.w	r3, r7, #32
 8001426:	2230      	movs	r2, #48	@ 0x30
 8001428:	2100      	movs	r1, #0
 800142a:	4618      	mov	r0, r3
 800142c:	f005 fee7 	bl	80071fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001430:	f107 030c 	add.w	r3, r7, #12
 8001434:	2200      	movs	r2, #0
 8001436:	601a      	str	r2, [r3, #0]
 8001438:	605a      	str	r2, [r3, #4]
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	60da      	str	r2, [r3, #12]
 800143e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001440:	2300      	movs	r3, #0
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	4b28      	ldr	r3, [pc, #160]	@ (80014e8 <SystemClock_Config+0xcc>)
 8001446:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001448:	4a27      	ldr	r2, [pc, #156]	@ (80014e8 <SystemClock_Config+0xcc>)
 800144a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800144e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001450:	4b25      	ldr	r3, [pc, #148]	@ (80014e8 <SystemClock_Config+0xcc>)
 8001452:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001454:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800145c:	2300      	movs	r3, #0
 800145e:	607b      	str	r3, [r7, #4]
 8001460:	4b22      	ldr	r3, [pc, #136]	@ (80014ec <SystemClock_Config+0xd0>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a21      	ldr	r2, [pc, #132]	@ (80014ec <SystemClock_Config+0xd0>)
 8001466:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800146a:	6013      	str	r3, [r2, #0]
 800146c:	4b1f      	ldr	r3, [pc, #124]	@ (80014ec <SystemClock_Config+0xd0>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001478:	2302      	movs	r3, #2
 800147a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800147c:	2301      	movs	r3, #1
 800147e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001480:	2310      	movs	r3, #16
 8001482:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001484:	2302      	movs	r3, #2
 8001486:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001488:	2300      	movs	r3, #0
 800148a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800148c:	2310      	movs	r3, #16
 800148e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001490:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001494:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001496:	2304      	movs	r3, #4
 8001498:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800149a:	2304      	movs	r3, #4
 800149c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800149e:	f107 0320 	add.w	r3, r7, #32
 80014a2:	4618      	mov	r0, r3
 80014a4:	f002 f9de 	bl	8003864 <HAL_RCC_OscConfig>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <SystemClock_Config+0x96>
    Error_Handler();
 80014ae:	f000 ffbb 	bl	8002428 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80014b2:	230f      	movs	r3, #15
 80014b4:	60fb      	str	r3, [r7, #12]
                                RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014b6:	2302      	movs	r3, #2
 80014b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014c4:	2300      	movs	r3, #0
 80014c6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	2102      	movs	r1, #2
 80014ce:	4618      	mov	r0, r3
 80014d0:	f002 fc40 	bl	8003d54 <HAL_RCC_ClockConfig>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <SystemClock_Config+0xc2>
    Error_Handler();
 80014da:	f000 ffa5 	bl	8002428 <Error_Handler>
  }
}
 80014de:	bf00      	nop
 80014e0:	3750      	adds	r7, #80	@ 0x50
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40007000 	.word	0x40007000

080014f0 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014f4:	4b11      	ldr	r3, [pc, #68]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 80014f6:	4a12      	ldr	r2, [pc, #72]	@ (8001540 <MX_USART1_UART_Init+0x50>)
 80014f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014fa:	4b10      	ldr	r3, [pc, #64]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 80014fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001500:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001502:	4b0e      	ldr	r3, [pc, #56]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001508:	4b0c      	ldr	r3, [pc, #48]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 800150a:	2200      	movs	r2, #0
 800150c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800150e:	4b0b      	ldr	r3, [pc, #44]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001514:	4b09      	ldr	r3, [pc, #36]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 8001516:	220c      	movs	r2, #12
 8001518:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800151a:	4b08      	ldr	r3, [pc, #32]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001520:	4b06      	ldr	r3, [pc, #24]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 8001522:	2200      	movs	r2, #0
 8001524:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001526:	4805      	ldr	r0, [pc, #20]	@ (800153c <MX_USART1_UART_Init+0x4c>)
 8001528:	f002 fe34 	bl	8004194 <HAL_UART_Init>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_USART1_UART_Init+0x46>
    Error_Handler();
 8001532:	f000 ff79 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */
}
 8001536:	bf00      	nop
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	200001f0 	.word	0x200001f0
 8001540:	40011000 	.word	0x40011000

08001544 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001548:	4b11      	ldr	r3, [pc, #68]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800154a:	4a12      	ldr	r2, [pc, #72]	@ (8001594 <MX_USART2_UART_Init+0x50>)
 800154c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800154e:	4b10      	ldr	r3, [pc, #64]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001550:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001554:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001558:	2200      	movs	r2, #0
 800155a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800155c:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800155e:	2200      	movs	r2, #0
 8001560:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001562:	4b0b      	ldr	r3, [pc, #44]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001564:	2200      	movs	r2, #0
 8001566:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001568:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800156a:	220c      	movs	r2, #12
 800156c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800156e:	4b08      	ldr	r3, [pc, #32]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001570:	2200      	movs	r2, #0
 8001572:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001574:	4b06      	ldr	r3, [pc, #24]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 8001576:	2200      	movs	r2, #0
 8001578:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) {
 800157a:	4805      	ldr	r0, [pc, #20]	@ (8001590 <MX_USART2_UART_Init+0x4c>)
 800157c:	f002 fe0a 	bl	8004194 <HAL_UART_Init>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <MX_USART2_UART_Init+0x46>
    Error_Handler();
 8001586:	f000 ff4f 	bl	8002428 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 800158a:	bf00      	nop
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000238 	.word	0x20000238
 8001594:	40004400 	.word	0x40004400

08001598 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800159e:	2300      	movs	r3, #0
 80015a0:	607b      	str	r3, [r7, #4]
 80015a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001610 <MX_DMA_Init+0x78>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	4a1a      	ldr	r2, [pc, #104]	@ (8001610 <MX_DMA_Init+0x78>)
 80015a8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ae:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <MX_DMA_Init+0x78>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015b6:	607b      	str	r3, [r7, #4]
 80015b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	603b      	str	r3, [r7, #0]
 80015be:	4b14      	ldr	r3, [pc, #80]	@ (8001610 <MX_DMA_Init+0x78>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a13      	ldr	r2, [pc, #76]	@ (8001610 <MX_DMA_Init+0x78>)
 80015c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b11      	ldr	r3, [pc, #68]	@ (8001610 <MX_DMA_Init+0x78>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015d2:	603b      	str	r3, [r7, #0]
 80015d4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2100      	movs	r1, #0
 80015da:	2010      	movs	r0, #16
 80015dc:	f001 fb51 	bl	8002c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015e0:	2010      	movs	r0, #16
 80015e2:	f001 fb6a 	bl	8002cba <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80015e6:	2200      	movs	r2, #0
 80015e8:	2100      	movs	r1, #0
 80015ea:	2011      	movs	r0, #17
 80015ec:	f001 fb49 	bl	8002c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015f0:	2011      	movs	r0, #17
 80015f2:	f001 fb62 	bl	8002cba <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80015f6:	2200      	movs	r2, #0
 80015f8:	2100      	movs	r1, #0
 80015fa:	2046      	movs	r0, #70	@ 0x46
 80015fc:	f001 fb41 	bl	8002c82 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001600:	2046      	movs	r0, #70	@ 0x46
 8001602:	f001 fb5a 	bl	8002cba <HAL_NVIC_EnableIRQ>
}
 8001606:	bf00      	nop
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40023800 	.word	0x40023800

08001614 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b08a      	sub	sp, #40	@ 0x28
 8001618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161a:	f107 0314 	add.w	r3, r7, #20
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
 8001628:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	4b2d      	ldr	r3, [pc, #180]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a2c      	ldr	r2, [pc, #176]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001634:	f043 0304 	orr.w	r3, r3, #4
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b2a      	ldr	r3, [pc, #168]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0304 	and.w	r3, r3, #4
 8001642:	613b      	str	r3, [r7, #16]
 8001644:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	4b26      	ldr	r3, [pc, #152]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a25      	ldr	r2, [pc, #148]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001650:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b23      	ldr	r3, [pc, #140]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	4b1f      	ldr	r3, [pc, #124]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a1e      	ldr	r2, [pc, #120]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b1c      	ldr	r3, [pc, #112]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	60bb      	str	r3, [r7, #8]
 800167c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	4b18      	ldr	r3, [pc, #96]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	4a17      	ldr	r2, [pc, #92]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001688:	f043 0302 	orr.w	r3, r3, #2
 800168c:	6313      	str	r3, [r2, #48]	@ 0x30
 800168e:	4b15      	ldr	r3, [pc, #84]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	607b      	str	r3, [r7, #4]
 8001698:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	2120      	movs	r1, #32
 800169e:	4812      	ldr	r0, [pc, #72]	@ (80016e8 <MX_GPIO_Init+0xd4>)
 80016a0:	f002 f8ac 	bl	80037fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	4619      	mov	r1, r3
 80016ba:	480c      	ldr	r0, [pc, #48]	@ (80016ec <MX_GPIO_Init+0xd8>)
 80016bc:	f001 ff1a 	bl	80034f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016c0:	2320      	movs	r3, #32
 80016c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c4:	2301      	movs	r3, #1
 80016c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2300      	movs	r3, #0
 80016ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	4619      	mov	r1, r3
 80016d6:	4804      	ldr	r0, [pc, #16]	@ (80016e8 <MX_GPIO_Init+0xd4>)
 80016d8:	f001 ff0c 	bl	80034f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80016dc:	bf00      	nop
 80016de:	3728      	adds	r7, #40	@ 0x28
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40020000 	.word	0x40020000
 80016ec:	40020800 	.word	0x40020800

080016f0 <EKF_Predict>:

/* USER CODE BEGIN 4 */
// okay to see if we can trust gyro gng i need to predict where im gonna be
// first
void EKF_Predict(EKF_State_t *state, float gi, float gj, float gk, float dt) {
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08e      	sub	sp, #56	@ 0x38
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6178      	str	r0, [r7, #20]
 80016f8:	ed87 0a04 	vstr	s0, [r7, #16]
 80016fc:	edc7 0a03 	vstr	s1, [r7, #12]
 8001700:	ed87 1a02 	vstr	s2, [r7, #8]
 8001704:	edc7 1a01 	vstr	s3, [r7, #4]
  // diangonal filter for now
  state->P[0][0] += 0.01f * dt;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	ed93 7a07 	vldr	s14, [r3, #28]
 800170e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001712:	eddf 6ab4 	vldr	s13, [pc, #720]	@ 80019e4 <EKF_Predict+0x2f4>
 8001716:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800171a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	edc3 7a07 	vstr	s15, [r3, #28]
  state->P[1][1] += 0.01f * dt;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 800172a:	edd7 7a01 	vldr	s15, [r7, #4]
 800172e:	eddf 6aad 	vldr	s13, [pc, #692]	@ 80019e4 <EKF_Predict+0x2f4>
 8001732:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001736:	ee77 7a27 	vadd.f32	s15, s14, s15
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
  state->P[2][2] += 0.01f * dt;
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 8001746:	edd7 7a01 	vldr	s15, [r7, #4]
 800174a:	eddf 6aa6 	vldr	s13, [pc, #664]	@ 80019e4 <EKF_Predict+0x2f4>
 800174e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001752:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
  state->P[3][3] += 1e-6f * dt;
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
 8001762:	edd7 7a01 	vldr	s15, [r7, #4]
 8001766:	eddf 6aa0 	vldr	s13, [pc, #640]	@ 80019e8 <EKF_Predict+0x2f8>
 800176a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800176e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
  state->P[4][4] += 1e-6f * dt;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	ed93 7a23 	vldr	s14, [r3, #140]	@ 0x8c
 800177e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001782:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80019e8 <EKF_Predict+0x2f8>
 8001786:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800178a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c
  state->P[5][5] += 1e-6f * dt;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	ed93 7a2a 	vldr	s14, [r3, #168]	@ 0xa8
 800179a:	edd7 7a01 	vldr	s15, [r7, #4]
 800179e:	eddf 6a92 	vldr	s13, [pc, #584]	@ 80019e8 <EKF_Predict+0x2f8>
 80017a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80017a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	edc3 7a2a 	vstr	s15, [r3, #168]	@ 0xa8

  // subtract bias :)
  float ui = gi - state->bias[0];
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	edd3 7a04 	vldr	s15, [r3, #16]
 80017b6:	ed97 7a04 	vldr	s14, [r7, #16]
 80017ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017be:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
  float uj = gj - state->bias[1];
 80017c2:	697b      	ldr	r3, [r7, #20]
 80017c4:	edd3 7a05 	vldr	s15, [r3, #20]
 80017c8:	ed97 7a03 	vldr	s14, [r7, #12]
 80017cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017d0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
  float uk = gk - state->bias[2];
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	edd3 7a06 	vldr	s15, [r3, #24]
 80017da:	ed97 7a02 	vldr	s14, [r7, #8]
 80017de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017e2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

  // copy quaternion values into a variable so its easy to use
  float qw = state->q[0];
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  float qi = state->q[1];
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	627b      	str	r3, [r7, #36]	@ 0x24
  float qj = state->q[2];
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	623b      	str	r3, [r7, #32]
  float qk = state->q[3];
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	68db      	ldr	r3, [r3, #12]
 80017fc:	61fb      	str	r3, [r7, #28]
  // kinematic equation
  //  q(dot) = 1/2*q cross-mult w
  state->q[0] += 0.5f * dt * (-qi * ui - qj * uj - qk * uk);
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	ed93 7a00 	vldr	s14, [r3]
 8001804:	edd7 7a01 	vldr	s15, [r7, #4]
 8001808:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800180c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001810:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001814:	eeb1 6a67 	vneg.f32	s12, s15
 8001818:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800181c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001820:	edd7 5a08 	vldr	s11, [r7, #32]
 8001824:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001828:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800182c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001830:	edd7 5a07 	vldr	s11, [r7, #28]
 8001834:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001838:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800183c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001840:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] += 0.5f * dt * (qw * ui + qj * uk - qk * uj);
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	ed93 7a01 	vldr	s14, [r3, #4]
 8001854:	edd7 7a01 	vldr	s15, [r7, #4]
 8001858:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800185c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001860:	ed97 6a0a 	vldr	s12, [r7, #40]	@ 0x28
 8001864:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001868:	ee26 6a27 	vmul.f32	s12, s12, s15
 800186c:	edd7 5a08 	vldr	s11, [r7, #32]
 8001870:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001874:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001878:	ee36 6a27 	vadd.f32	s12, s12, s15
 800187c:	edd7 5a07 	vldr	s11, [r7, #28]
 8001880:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001884:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001888:	ee76 7a67 	vsub.f32	s15, s12, s15
 800188c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001890:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] += 0.5f * dt * (qw * uj - qi * uk + qk * ui);
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	ed93 7a02 	vldr	s14, [r3, #8]
 80018a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a4:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80018a8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80018ac:	ed97 6a0a 	vldr	s12, [r7, #40]	@ 0x28
 80018b0:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80018b4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018b8:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 80018bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80018c0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018c4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018c8:	edd7 5a07 	vldr	s11, [r7, #28]
 80018cc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80018d0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80018d4:	ee76 7a27 	vadd.f32	s15, s12, s15
 80018d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] += 0.5f * dt * (qw * uk + qi * uj - qj * ui);
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	ed93 7a03 	vldr	s14, [r3, #12]
 80018ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80018f0:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80018f4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80018f8:	ed97 6a0a 	vldr	s12, [r7, #40]	@ 0x28
 80018fc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001900:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001904:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 8001908:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800190c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001910:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001914:	edd7 5a08 	vldr	s11, [r7, #32]
 8001918:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800191c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001920:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001924:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800192c:	697b      	ldr	r3, [r7, #20]
 800192e:	edc3 7a03 	vstr	s15, [r3, #12]
  // normalize, need it so the quaternion coordinate doesn't shrink to zero
  // bum ass rounding error why is 0.1+0.2 = 0.3000001 this is :/
  float q_mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	ed93 7a00 	vldr	s14, [r3]
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	edd3 7a00 	vldr	s15, [r3]
 800193e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	edd3 6a01 	vldr	s13, [r3, #4]
 8001948:	697b      	ldr	r3, [r7, #20]
 800194a:	edd3 7a01 	vldr	s15, [r3, #4]
 800194e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001952:	ee37 7a27 	vadd.f32	s14, s14, s15
                      state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	edd3 6a02 	vldr	s13, [r3, #8]
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001962:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float q_mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001966:	ee37 7a27 	vadd.f32	s14, s14, s15
                      state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	edd3 6a03 	vldr	s13, [r3, #12]
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	edd3 7a03 	vldr	s15, [r3, #12]
 8001976:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float q_mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 800197a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800197e:	eeb0 0a67 	vmov.f32	s0, s15
 8001982:	f008 fa0f 	bl	8009da4 <sqrtf>
 8001986:	ed87 0a06 	vstr	s0, [r7, #24]
  state->q[0] /= q_mag;
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	edd3 6a00 	vldr	s13, [r3]
 8001990:	ed97 7a06 	vldr	s14, [r7, #24]
 8001994:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] /= q_mag;
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	edd3 6a01 	vldr	s13, [r3, #4]
 80019a4:	ed97 7a06 	vldr	s14, [r7, #24]
 80019a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] /= q_mag;
 80019b2:	697b      	ldr	r3, [r7, #20]
 80019b4:	edd3 6a02 	vldr	s13, [r3, #8]
 80019b8:	ed97 7a06 	vldr	s14, [r7, #24]
 80019bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] /= q_mag;
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	edd3 6a03 	vldr	s13, [r3, #12]
 80019cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80019d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80019da:	bf00      	nop
 80019dc:	3738      	adds	r7, #56	@ 0x38
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	3c23d70a 	.word	0x3c23d70a
 80019e8:	358637bd 	.word	0x358637bd

080019ec <EKF_Update>:
void EKF_Update(EKF_State_t *state, float ai, float aj, float ak) {
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b0a6      	sub	sp, #152	@ 0x98
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	ed87 0a02 	vstr	s0, [r7, #8]
 80019f8:	edc7 0a01 	vstr	s1, [r7, #4]
 80019fc:	ed87 1a00 	vstr	s2, [r7]
  // normalize data - convert from m/s to g-units
  float a_mag = sqrtf(ai * ai + aj * aj + ak * ak);
 8001a00:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001a08:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a14:	edd7 7a00 	vldr	s15, [r7]
 8001a18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a20:	eeb0 0a67 	vmov.f32	s0, s15
 8001a24:	f008 f9be 	bl	8009da4 <sqrtf>
 8001a28:	ed87 0a21 	vstr	s0, [r7, #132]	@ 0x84
  if (a_mag < 0.01f)
 8001a2c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8001a30:	ed9f 7ade 	vldr	s14, [pc, #888]	@ 8001dac <EKF_Update+0x3c0>
 8001a34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3c:	f100 82a1 	bmi.w	8001f82 <EKF_Update+0x596>
    return; // avoid divide by zero.

  // Convert to g-units (divide by 9.8) before checking magnitude
  float a_mag_g = a_mag / 9.8f;
 8001a40:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001a44:	eddf 6ad6 	vldr	s13, [pc, #856]	@ 8001da0 <EKF_Update+0x3b4>
 8001a48:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a4c:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
  if (fabsf(a_mag_g - 1.0f) > 0.15f) {
 8001a50:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001a54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001a5c:	eef0 7ae7 	vabs.f32	s15, s15
 8001a60:	ed9f 7ad0 	vldr	s14, [pc, #832]	@ 8001da4 <EKF_Update+0x3b8>
 8001a64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a6c:	f300 828b 	bgt.w	8001f86 <EKF_Update+0x59a>
    return; // ignore accel update during maneuver (>0.15g deviation)
  }

  // Normalize to unit vector
  ai /= a_mag;
 8001a70:	edd7 6a02 	vldr	s13, [r7, #8]
 8001a74:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001a78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a7c:	edc7 7a02 	vstr	s15, [r7, #8]
  aj /= a_mag;
 8001a80:	edd7 6a01 	vldr	s13, [r7, #4]
 8001a84:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001a88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a8c:	edc7 7a01 	vstr	s15, [r7, #4]
  ak /= a_mag;
 8001a90:	edd7 6a00 	vldr	s13, [r7]
 8001a94:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 8001a98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001a9c:	edc7 7a00 	vstr	s15, [r7]
  // get quaternion
  float qw = state->q[0];
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  float qi = state->q[1];
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	67bb      	str	r3, [r7, #120]	@ 0x78
  float qj = state->q[2];
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	677b      	str	r3, [r7, #116]	@ 0x74
  float qk = state->q[3];
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	68db      	ldr	r3, [r3, #12]
 8001ab6:	673b      	str	r3, [r7, #112]	@ 0x70
  // predict gravity direction in body frame
  // FlightGear: Z-up, so gravity is in -Z direction
  float gx = 2.0f * (qw * qk - qi * qj);
 8001ab8:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8001abc:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001ac0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ac4:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8001ac8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001acc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ad4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001ad8:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
  float gy = 2.0f * (qi * qw + qk * qj);
 8001adc:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 8001ae0:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001ae4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ae8:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8001aec:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001af0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001afc:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
  float gz = (qw * qw - qi * qi - qj * qj + qk * qk);
 8001b00:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001b04:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001b08:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001b0c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b14:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b18:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001b20:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001b24:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b2c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
  // error vector predicted x accelerator values
  float e[3];
  e[0] = (gy * ak - gz * aj);
 8001b30:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 8001b34:	edd7 7a00 	vldr	s15, [r7]
 8001b38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b3c:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8001b40:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b4c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
  e[1] = (gz * ai - gx * ak);
 8001b50:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8001b54:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b5c:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 8001b60:	edd7 7a00 	vldr	s15, [r7]
 8001b64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b6c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
  e[2] = (gx * aj - gy * ai);
 8001b70:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 8001b74:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b7c:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8001b80:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8c:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58

  float P_angle[3] = {state->P[IND_ANGLE_X][IND_ANGLE_X],
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	647b      	str	r3, [r7, #68]	@ 0x44
                      state->P[IND_ANGLE_Y][IND_ANGLE_Y],
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  float P_angle[3] = {state->P[IND_ANGLE_X][IND_ANGLE_X],
 8001b9a:	64bb      	str	r3, [r7, #72]	@ 0x48
                      state->P[IND_ANGLE_Z][IND_ANGLE_Z]};
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
  float P_angle[3] = {state->P[IND_ANGLE_X][IND_ANGLE_X],
 8001ba0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  float P_bias[3] = {state->P[IND_BIAS_X][IND_BIAS_X],
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba6:	63bb      	str	r3, [r7, #56]	@ 0x38
                     state->P[IND_BIAS_Y][IND_BIAS_Y],
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
  float P_bias[3] = {state->P[IND_BIAS_X][IND_BIAS_X],
 8001bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
                     state->P[IND_BIAS_Z][IND_BIAS_Z]};
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
  float P_bias[3] = {state->P[IND_BIAS_X][IND_BIAS_X],
 8001bb6:	643b      	str	r3, [r7, #64]	@ 0x40
  // measurement noise
  float R_accel = 0.05f;
 8001bb8:	4b7b      	ldr	r3, [pc, #492]	@ (8001da8 <EKF_Update+0x3bc>)
 8001bba:	663b      	str	r3, [r7, #96]	@ 0x60

  float K_angle[3];
  float K_bias[3];
  for (int i = 0; i < 3; ++i) {
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001bc2:	e040      	b.n	8001c46 <EKF_Update+0x25a>
    K_angle[i] = P_angle[i] / (P_angle[i] + R_accel);
 8001bc4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	3398      	adds	r3, #152	@ 0x98
 8001bcc:	443b      	add	r3, r7
 8001bce:	3b54      	subs	r3, #84	@ 0x54
 8001bd0:	edd3 6a00 	vldr	s13, [r3]
 8001bd4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	3398      	adds	r3, #152	@ 0x98
 8001bdc:	443b      	add	r3, r7
 8001bde:	3b54      	subs	r3, #84	@ 0x54
 8001be0:	ed93 7a00 	vldr	s14, [r3]
 8001be4:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001be8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001bec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bf0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001bf4:	009b      	lsls	r3, r3, #2
 8001bf6:	3398      	adds	r3, #152	@ 0x98
 8001bf8:	443b      	add	r3, r7
 8001bfa:	3b6c      	subs	r3, #108	@ 0x6c
 8001bfc:	edc3 7a00 	vstr	s15, [r3]
    K_bias[i] = P_bias[i] / (P_bias[i] + R_accel);
 8001c00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	3398      	adds	r3, #152	@ 0x98
 8001c08:	443b      	add	r3, r7
 8001c0a:	3b60      	subs	r3, #96	@ 0x60
 8001c0c:	edd3 6a00 	vldr	s13, [r3]
 8001c10:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	3398      	adds	r3, #152	@ 0x98
 8001c18:	443b      	add	r3, r7
 8001c1a:	3b60      	subs	r3, #96	@ 0x60
 8001c1c:	ed93 7a00 	vldr	s14, [r3]
 8001c20:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001c24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	3398      	adds	r3, #152	@ 0x98
 8001c34:	443b      	add	r3, r7
 8001c36:	3b78      	subs	r3, #120	@ 0x78
 8001c38:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 3; ++i) {
 8001c3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001c40:	3301      	adds	r3, #1
 8001c42:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001c46:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001c4a:	2b02      	cmp	r3, #2
 8001c4c:	ddba      	ble.n	8001bc4 <EKF_Update+0x1d8>
  }

  // half of error with K values multiplied
  float half_e[3];
  for (int i = 0; i < 3; ++i) {
 8001c4e:	2300      	movs	r3, #0
 8001c50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001c54:	e022      	b.n	8001c9c <EKF_Update+0x2b0>
    half_e[i] = 0.5f * e[i] * K_angle[i];
 8001c56:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c5a:	009b      	lsls	r3, r3, #2
 8001c5c:	3398      	adds	r3, #152	@ 0x98
 8001c5e:	443b      	add	r3, r7
 8001c60:	3b48      	subs	r3, #72	@ 0x48
 8001c62:	edd3 7a00 	vldr	s15, [r3]
 8001c66:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c6e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	3398      	adds	r3, #152	@ 0x98
 8001c76:	443b      	add	r3, r7
 8001c78:	3b6c      	subs	r3, #108	@ 0x6c
 8001c7a:	edd3 7a00 	vldr	s15, [r3]
 8001c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c82:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c86:	009b      	lsls	r3, r3, #2
 8001c88:	3398      	adds	r3, #152	@ 0x98
 8001c8a:	443b      	add	r3, r7
 8001c8c:	3b84      	subs	r3, #132	@ 0x84
 8001c8e:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 3; ++i) {
 8001c92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c96:	3301      	adds	r3, #1
 8001c98:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001c9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	ddd8      	ble.n	8001c56 <EKF_Update+0x26a>
  }
  // update quaternion orientation with error
  state->q[0] += (-qi * half_e[0] - qj * half_e[1] - qk * half_e[2]);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	ed93 7a00 	vldr	s14, [r3]
 8001caa:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001cae:	eef1 6a67 	vneg.f32	s13, s15
 8001cb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cb6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001cba:	ed97 6a06 	vldr	s12, [r7, #24]
 8001cbe:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001cc2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cc6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001cca:	ed97 6a07 	vldr	s12, [r7, #28]
 8001cce:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001cd2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cd6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001cda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] += (qw * half_e[0] + qj * half_e[2] - qk * half_e[1]);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	ed93 7a01 	vldr	s14, [r3, #4]
 8001cea:	edd7 6a05 	vldr	s13, [r7, #20]
 8001cee:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001cf2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001cf6:	ed97 6a07 	vldr	s12, [r7, #28]
 8001cfa:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001cfe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d02:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d06:	ed97 6a06 	vldr	s12, [r7, #24]
 8001d0a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001d0e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d12:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] += (qw * half_e[1] - qi * half_e[2] + qk * half_e[0]);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	ed93 7a02 	vldr	s14, [r3, #8]
 8001d26:	edd7 6a06 	vldr	s13, [r7, #24]
 8001d2a:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001d2e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d32:	ed97 6a07 	vldr	s12, [r7, #28]
 8001d36:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001d3a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d3e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d42:	ed97 6a05 	vldr	s12, [r7, #20]
 8001d46:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8001d4a:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001d52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] += (qw * half_e[2] + qi * half_e[1] - qj * half_e[0]);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001d62:	edd7 6a07 	vldr	s13, [r7, #28]
 8001d66:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001d6a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d6e:	ed97 6a06 	vldr	s12, [r7, #24]
 8001d72:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001d76:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d7a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001d7e:	ed97 6a05 	vldr	s12, [r7, #20]
 8001d82:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001d86:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d8a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	edc3 7a03 	vstr	s15, [r3, #12]
  // gyro bias correction (drifting)
  for (int i = 0; i < 3; ++i) {
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001d9e:	e034      	b.n	8001e0a <EKF_Update+0x41e>
 8001da0:	411ccccd 	.word	0x411ccccd
 8001da4:	3e19999a 	.word	0x3e19999a
 8001da8:	3d4ccccd 	.word	0x3d4ccccd
 8001dac:	3c23d70a 	.word	0x3c23d70a
    state->bias[i] += e[i] * K_bias[i] * 0.01f; // small learning curve
 8001db0:	68fa      	ldr	r2, [r7, #12]
 8001db2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001db6:	3304      	adds	r3, #4
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	4413      	add	r3, r2
 8001dbc:	ed93 7a00 	vldr	s14, [r3]
 8001dc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	3398      	adds	r3, #152	@ 0x98
 8001dc8:	443b      	add	r3, r7
 8001dca:	3b48      	subs	r3, #72	@ 0x48
 8001dcc:	edd3 6a00 	vldr	s13, [r3]
 8001dd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	3398      	adds	r3, #152	@ 0x98
 8001dd8:	443b      	add	r3, r7
 8001dda:	3b78      	subs	r3, #120	@ 0x78
 8001ddc:	edd3 7a00 	vldr	s15, [r3]
 8001de0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de4:	ed5f 6a0f 	vldr	s13, [pc, #-60]	@ 8001dac <EKF_Update+0x3c0>
 8001de8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001dec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001df6:	3304      	adds	r3, #4
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	4413      	add	r3, r2
 8001dfc:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 3; ++i) {
 8001e00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001e04:	3301      	adds	r3, #1
 8001e06:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001e0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	ddce      	ble.n	8001db0 <EKF_Update+0x3c4>
  }
  // reduce uncertainty
  for (int i = 0; i < 3; ++i) {
 8001e12:	2300      	movs	r3, #0
 8001e14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e18:	e05a      	b.n	8001ed0 <EKF_Update+0x4e4>
    state->P[i][i] *= (1.0f - K_angle[i]);
 8001e1a:	68f9      	ldr	r1, [r7, #12]
 8001e1c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001e20:	4613      	mov	r3, r2
 8001e22:	00db      	lsls	r3, r3, #3
 8001e24:	1a9b      	subs	r3, r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	440b      	add	r3, r1
 8001e2a:	331c      	adds	r3, #28
 8001e2c:	ed93 7a00 	vldr	s14, [r3]
 8001e30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	3398      	adds	r3, #152	@ 0x98
 8001e38:	443b      	add	r3, r7
 8001e3a:	3b6c      	subs	r3, #108	@ 0x6c
 8001e3c:	edd3 7a00 	vldr	s15, [r3]
 8001e40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e44:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e4c:	68f9      	ldr	r1, [r7, #12]
 8001e4e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8001e52:	4613      	mov	r3, r2
 8001e54:	00db      	lsls	r3, r3, #3
 8001e56:	1a9b      	subs	r3, r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	440b      	add	r3, r1
 8001e5c:	331c      	adds	r3, #28
 8001e5e:	edc3 7a00 	vstr	s15, [r3]
    state->P[i + 3][i + 3] *= (1.0f - K_bias[i]);
 8001e62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e66:	1cda      	adds	r2, r3, #3
 8001e68:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e6c:	1cd8      	adds	r0, r3, #3
 8001e6e:	68f9      	ldr	r1, [r7, #12]
 8001e70:	4613      	mov	r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	4413      	add	r3, r2
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	4403      	add	r3, r0
 8001e7a:	3306      	adds	r3, #6
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	440b      	add	r3, r1
 8001e80:	3304      	adds	r3, #4
 8001e82:	ed93 7a00 	vldr	s14, [r3]
 8001e86:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	3398      	adds	r3, #152	@ 0x98
 8001e8e:	443b      	add	r3, r7
 8001e90:	3b78      	subs	r3, #120	@ 0x78
 8001e92:	edd3 7a00 	vldr	s15, [r3]
 8001e96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e9a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001e9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ea2:	1cda      	adds	r2, r3, #3
 8001ea4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ea8:	1cd8      	adds	r0, r3, #3
 8001eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eae:	68f9      	ldr	r1, [r7, #12]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	4413      	add	r3, r2
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	4403      	add	r3, r0
 8001eba:	3306      	adds	r3, #6
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	440b      	add	r3, r1
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 3; ++i) {
 8001ec6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001eca:	3301      	adds	r3, #1
 8001ecc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001ed0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001ed4:	2b02      	cmp	r3, #2
 8001ed6:	dda0      	ble.n	8001e1a <EKF_Update+0x42e>
  }
  // normalize for fp calculation
  float mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	ed93 7a00 	vldr	s14, [r3]
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	edd3 7a00 	vldr	s15, [r3]
 8001ee4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	edd3 6a01 	vldr	s13, [r3, #4]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ef8:	ee37 7a27 	vadd.f32	s14, s14, s15
                    state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f08:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001f0c:	ee37 7a27 	vadd.f32	s14, s14, s15
                    state->q[2] * state->q[2] + state->q[3] * state->q[3]);
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
  float mag = sqrtf(state->q[0] * state->q[0] + state->q[1] * state->q[1] +
 8001f20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f24:	eeb0 0a67 	vmov.f32	s0, s15
 8001f28:	f007 ff3c 	bl	8009da4 <sqrtf>
 8001f2c:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
  state->q[0] /= mag;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	edd3 6a00 	vldr	s13, [r3]
 8001f36:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001f3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	edc3 7a00 	vstr	s15, [r3]
  state->q[1] /= mag;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	edd3 6a01 	vldr	s13, [r3, #4]
 8001f4a:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001f4e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	edc3 7a01 	vstr	s15, [r3, #4]
  state->q[2] /= mag;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f5e:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001f62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	edc3 7a02 	vstr	s15, [r3, #8]
  state->q[3] /= mag; // normalization
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f72:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001f76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f80:	e002      	b.n	8001f88 <EKF_Update+0x59c>
    return; // avoid divide by zero.
 8001f82:	bf00      	nop
 8001f84:	e000      	b.n	8001f88 <EKF_Update+0x59c>
    return; // ignore accel update during maneuver (>0.15g deviation)
 8001f86:	bf00      	nop
}
 8001f88:	3798      	adds	r7, #152	@ 0x98
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop

08001f90 <EKF_Init>:
// initalize EKF
void EKF_Init(EKF_State_t *state) {
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  // intialize quaternion coord with (1,0,0,0)
  state->q[0] = 1.0f;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001f9e:	601a      	str	r2, [r3, #0]
  state->q[1] = 0.0f;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	605a      	str	r2, [r3, #4]
  state->q[2] = 0.0f;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
  state->q[3] = 0.0f;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f04f 0200 	mov.w	r2, #0
 8001fb6:	60da      	str	r2, [r3, #12]
  // reset bias to zero
  state->bias[0] = 0.0f;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	611a      	str	r2, [r3, #16]
  state->bias[1] = 0.0f;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	615a      	str	r2, [r3, #20]
  state->bias[2] = 0.0f;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	619a      	str	r2, [r3, #24]
  // intialize covariance (diagonal ekf)
  state->P[0][0] = 0.1f;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	4a23      	ldr	r2, [pc, #140]	@ (8002060 <EKF_Init+0xd0>)
 8001fd4:	61da      	str	r2, [r3, #28]
  state->P[1][1] = 0.1f;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a21      	ldr	r2, [pc, #132]	@ (8002060 <EKF_Init+0xd0>)
 8001fda:	639a      	str	r2, [r3, #56]	@ 0x38
  state->P[2][2] = 0.1f;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a20      	ldr	r2, [pc, #128]	@ (8002060 <EKF_Init+0xd0>)
 8001fe0:	655a      	str	r2, [r3, #84]	@ 0x54

  // gyro bias uncertainty
  state->P[3][3] = 1e-4f;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8002064 <EKF_Init+0xd4>)
 8001fe6:	671a      	str	r2, [r3, #112]	@ 0x70
  state->P[4][4] = 1e-4f;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a1e      	ldr	r2, [pc, #120]	@ (8002064 <EKF_Init+0xd4>)
 8001fec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  state->P[5][5] = 1e-4f;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8002064 <EKF_Init+0xd4>)
 8001ff4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  state->PID KP_R = 1.0f; // Roll proportional gain
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001ffe:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  state->PID KI_R = 0.0f; // Unused
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f04f 0200 	mov.w	r2, #0
 8002008:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  state->PID KD_R = 0.0f; // Unused
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f04f 0200 	mov.w	r2, #0
 8002012:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  state->PID KP_P = 1.0f; // Pitch proportional gain
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800201c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  state->PID KI_P = 0.0f; // Unused
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f04f 0200 	mov.w	r2, #0
 8002026:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  state->PID KD_P = 0.0f; // Unused
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f04f 0200 	mov.w	r2, #0
 8002030:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  state->PID KP_Y = 0.0f; // No yaw control yet
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  state->PID KI_Y = 0.0f;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	f04f 0200 	mov.w	r2, #0
 8002044:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  state->PID KD_Y = 0.0f;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	f04f 0200 	mov.w	r2, #0
 800204e:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	3dcccccd 	.word	0x3dcccccd
 8002064:	38d1b717 	.word	0x38d1b717

08002068 <quaternion_to_body_x>:

void quaternion_to_body_x(float q[4], float x_body[3]) {
 8002068:	b480      	push	{r7}
 800206a:	b087      	sub	sp, #28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  float qw = q[0], qi = q[1], qj = q[2], qk = q[3];
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68db      	ldr	r3, [r3, #12]
 8002088:	60bb      	str	r3, [r7, #8]
  x_body[0] = 1.0f - 2.0f * (qj * qj + qk * qk);
 800208a:	edd7 7a03 	vldr	s15, [r7, #12]
 800208e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002092:	edd7 7a02 	vldr	s15, [r7, #8]
 8002096:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800209a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800209e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80020a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020aa:	683b      	ldr	r3, [r7, #0]
 80020ac:	edc3 7a00 	vstr	s15, [r3]
  x_body[1] = 2.0f * (qi * qj + qw * qk);
 80020b0:	ed97 7a04 	vldr	s14, [r7, #16]
 80020b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80020b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020bc:	edd7 6a05 	vldr	s13, [r7, #20]
 80020c0:	edd7 7a02 	vldr	s15, [r7, #8]
 80020c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	3304      	adds	r3, #4
 80020d0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020d4:	edc3 7a00 	vstr	s15, [r3]
  x_body[2] = 2.0f * (qi * qk - qw * qj);
 80020d8:	ed97 7a04 	vldr	s14, [r7, #16]
 80020dc:	edd7 7a02 	vldr	s15, [r7, #8]
 80020e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020e4:	edd7 6a05 	vldr	s13, [r7, #20]
 80020e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80020ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	3308      	adds	r3, #8
 80020f8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020fc:	edc3 7a00 	vstr	s15, [r3]
}
 8002100:	bf00      	nop
 8002102:	371c      	adds	r7, #28
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <quaternion_to_body_y>:

void quaternion_to_body_y(float q[4], float y_body[3]) {
 800210c:	b480      	push	{r7}
 800210e:	b087      	sub	sp, #28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  float qw = q[0], qi = q[1], qj = q[2], qk = q[3];
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	617b      	str	r3, [r7, #20]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	60bb      	str	r3, [r7, #8]
  y_body[0] = 2.0f * (qi * qj - qw * qk);
 800212e:	ed97 7a04 	vldr	s14, [r7, #16]
 8002132:	edd7 7a03 	vldr	s15, [r7, #12]
 8002136:	ee27 7a27 	vmul.f32	s14, s14, s15
 800213a:	edd7 6a05 	vldr	s13, [r7, #20]
 800213e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002142:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002146:	ee77 7a67 	vsub.f32	s15, s14, s15
 800214a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	edc3 7a00 	vstr	s15, [r3]
  y_body[1] = 1.0f - 2.0f * (qi * qi + qk * qk);
 8002154:	edd7 7a04 	vldr	s15, [r7, #16]
 8002158:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800215c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002160:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002168:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	3304      	adds	r3, #4
 8002170:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002174:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002178:	edc3 7a00 	vstr	s15, [r3]
  y_body[2] = 2.0f * (qj * qk + qw * qi);
 800217c:	ed97 7a03 	vldr	s14, [r7, #12]
 8002180:	edd7 7a02 	vldr	s15, [r7, #8]
 8002184:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002188:	edd7 6a05 	vldr	s13, [r7, #20]
 800218c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002190:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002194:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	3308      	adds	r3, #8
 800219c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021a0:	edc3 7a00 	vstr	s15, [r3]
}
 80021a4:	bf00      	nop
 80021a6:	371c      	adds	r7, #28
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <compute_aileron>:

float compute_aileron(EKF_State_t *state) {
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b088      	sub	sp, #32
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  float y_body[3];
  quaternion_to_body_y(state->q, y_body);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f107 0208 	add.w	r2, r7, #8
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff ffa3 	bl	800210c <quaternion_to_body_y>

  // Roll error: y_body[2] tells how much right wing is up/down
  // Positive = right wing down, negative = right wing up
  float roll_error = -y_body[2];
 80021c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80021ca:	eef1 7a67 	vneg.f32	s15, s15
 80021ce:	edc7 7a06 	vstr	s15, [r7, #24]

  // Proportional gain
  float Kp = state->PID KP_R;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80021d8:	617b      	str	r3, [r7, #20]

  // Aileron command
  float aileron = Kp * roll_error;
 80021da:	ed97 7a05 	vldr	s14, [r7, #20]
 80021de:	edd7 7a06 	vldr	s15, [r7, #24]
 80021e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e6:	edc7 7a07 	vstr	s15, [r7, #28]

  // Clamp to 1.0
  if (aileron > 1.0f)
 80021ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80021ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80021f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021fa:	dd02      	ble.n	8002202 <compute_aileron+0x52>
    aileron = 1.0f;
 80021fc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002200:	61fb      	str	r3, [r7, #28]
  if (aileron < -1.0f)
 8002202:	edd7 7a07 	vldr	s15, [r7, #28]
 8002206:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800220a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800220e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002212:	d501      	bpl.n	8002218 <compute_aileron+0x68>
    aileron = -1.0f;
 8002214:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <compute_aileron+0x78>)
 8002216:	61fb      	str	r3, [r7, #28]

  return aileron;
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	ee07 3a90 	vmov	s15, r3
}
 800221e:	eeb0 0a67 	vmov.f32	s0, s15
 8002222:	3720      	adds	r7, #32
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	bf800000 	.word	0xbf800000

0800222c <compute_elevator>:

float compute_elevator(EKF_State_t *state) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  float x_body[3];
  quaternion_to_body_x(state->q, x_body);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f107 0208 	add.w	r2, r7, #8
 800223a:	4611      	mov	r1, r2
 800223c:	4618      	mov	r0, r3
 800223e:	f7ff ff13 	bl	8002068 <quaternion_to_body_x>

  // Pitch error: x_body[2] tells how much nose is up/down
  // Positive = nose up, negative = nose down
  float pitch_error = x_body[2];
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	61bb      	str	r3, [r7, #24]

  // Proportional gain
  float Kp = state->PID KP_P;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800224c:	617b      	str	r3, [r7, #20]

  // Elevator command
  float elevator = Kp * pitch_error;
 800224e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002252:	edd7 7a06 	vldr	s15, [r7, #24]
 8002256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800225a:	edc7 7a07 	vstr	s15, [r7, #28]

  // Clamp to 1.0
  if (elevator > 1.0f)
 800225e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002262:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002266:	eef4 7ac7 	vcmpe.f32	s15, s14
 800226a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800226e:	dd02      	ble.n	8002276 <compute_elevator+0x4a>
    elevator = 1.0f;
 8002270:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002274:	61fb      	str	r3, [r7, #28]
  if (elevator < -1.0f)
 8002276:	edd7 7a07 	vldr	s15, [r7, #28]
 800227a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800227e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002286:	d501      	bpl.n	800228c <compute_elevator+0x60>
    elevator = -1.0f;
 8002288:	4b04      	ldr	r3, [pc, #16]	@ (800229c <compute_elevator+0x70>)
 800228a:	61fb      	str	r3, [r7, #28]

  return elevator;
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	ee07 3a90 	vmov	s15, r3
}
 8002292:	eeb0 0a67 	vmov.f32	s0, s15
 8002296:	3720      	adds	r7, #32
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	bf800000 	.word	0xbf800000

080022a0 <process_rx_data>:

// function that runs when rx_byte arrives
void process_rx_data(uint16_t old_pos, uint16_t new_pos) {
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	460a      	mov	r2, r1
 80022aa:	80fb      	strh	r3, [r7, #6]
 80022ac:	4613      	mov	r3, r2
 80022ae:	80bb      	strh	r3, [r7, #4]
  static char line[MESSAGE_LEN];
  static uint16_t idx = 0;

  while (old_pos != new_pos) {
 80022b0:	e031      	b.n	8002316 <process_rx_data+0x76>
    char c = rx_dma_buf[old_pos++];
 80022b2:	88fb      	ldrh	r3, [r7, #6]
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	80fa      	strh	r2, [r7, #6]
 80022b8:	461a      	mov	r2, r3
 80022ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002328 <process_rx_data+0x88>)
 80022bc:	5c9b      	ldrb	r3, [r3, r2]
 80022be:	73fb      	strb	r3, [r7, #15]
    if (old_pos >= RX_DMA_SIZE) {
 80022c0:	88fb      	ldrh	r3, [r7, #6]
 80022c2:	2bff      	cmp	r3, #255	@ 0xff
 80022c4:	d901      	bls.n	80022ca <process_rx_data+0x2a>
      old_pos = 0; // Wrap around
 80022c6:	2300      	movs	r3, #0
 80022c8:	80fb      	strh	r3, [r7, #6]
    }

    if (c == '\n') {
 80022ca:	7bfb      	ldrb	r3, [r7, #15]
 80022cc:	2b0a      	cmp	r3, #10
 80022ce:	d114      	bne.n	80022fa <process_rx_data+0x5a>
      line[idx] = '\0';
 80022d0:	4b16      	ldr	r3, [pc, #88]	@ (800232c <process_rx_data+0x8c>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	461a      	mov	r2, r3
 80022d6:	4b16      	ldr	r3, [pc, #88]	@ (8002330 <process_rx_data+0x90>)
 80022d8:	2100      	movs	r1, #0
 80022da:	5499      	strb	r1, [r3, r2]
      memcpy((void *)rx_buffer, line, idx + 1);
 80022dc:	4b13      	ldr	r3, [pc, #76]	@ (800232c <process_rx_data+0x8c>)
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	3301      	adds	r3, #1
 80022e2:	461a      	mov	r2, r3
 80022e4:	4912      	ldr	r1, [pc, #72]	@ (8002330 <process_rx_data+0x90>)
 80022e6:	4813      	ldr	r0, [pc, #76]	@ (8002334 <process_rx_data+0x94>)
 80022e8:	f005 f81b 	bl	8007322 <memcpy>
      data_ready = 1; // Overwrite old packet - newest wins!
 80022ec:	4b12      	ldr	r3, [pc, #72]	@ (8002338 <process_rx_data+0x98>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]
      idx = 0;
 80022f2:	4b0e      	ldr	r3, [pc, #56]	@ (800232c <process_rx_data+0x8c>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	801a      	strh	r2, [r3, #0]
 80022f8:	e00d      	b.n	8002316 <process_rx_data+0x76>
    } else if (idx < MESSAGE_LEN - 1) {
 80022fa:	4b0c      	ldr	r3, [pc, #48]	@ (800232c <process_rx_data+0x8c>)
 80022fc:	881b      	ldrh	r3, [r3, #0]
 80022fe:	2bfe      	cmp	r3, #254	@ 0xfe
 8002300:	d809      	bhi.n	8002316 <process_rx_data+0x76>
      line[idx++] = c;
 8002302:	4b0a      	ldr	r3, [pc, #40]	@ (800232c <process_rx_data+0x8c>)
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	b291      	uxth	r1, r2
 800230a:	4a08      	ldr	r2, [pc, #32]	@ (800232c <process_rx_data+0x8c>)
 800230c:	8011      	strh	r1, [r2, #0]
 800230e:	4619      	mov	r1, r3
 8002310:	4a07      	ldr	r2, [pc, #28]	@ (8002330 <process_rx_data+0x90>)
 8002312:	7bfb      	ldrb	r3, [r7, #15]
 8002314:	5453      	strb	r3, [r2, r1]
  while (old_pos != new_pos) {
 8002316:	88fa      	ldrh	r2, [r7, #6]
 8002318:	88bb      	ldrh	r3, [r7, #4]
 800231a:	429a      	cmp	r2, r3
 800231c:	d1c9      	bne.n	80022b2 <process_rx_data+0x12>
    }
  }
}
 800231e:	bf00      	nop
 8002320:	bf00      	nop
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	200003a0 	.word	0x200003a0
 800232c:	2000087c 	.word	0x2000087c
 8002330:	20000880 	.word	0x20000880
 8002334:	200004a4 	.word	0x200004a4
 8002338:	200005a4 	.word	0x200005a4

0800233c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2) {
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a0a      	ldr	r2, [pc, #40]	@ (8002374 <HAL_UART_TxCpltCallback+0x38>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d103      	bne.n	8002356 <HAL_UART_TxCpltCallback+0x1a>
    uart2_tx_busy = 0;
 800234e:	4b0a      	ldr	r3, [pc, #40]	@ (8002378 <HAL_UART_TxCpltCallback+0x3c>)
 8002350:	2200      	movs	r2, #0
 8002352:	701a      	strb	r2, [r3, #0]
  } else if (huart->Instance == USART1) {
    uart1_tx_busy = 0;
  }
}
 8002354:	e007      	b.n	8002366 <HAL_UART_TxCpltCallback+0x2a>
  } else if (huart->Instance == USART1) {
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4a08      	ldr	r2, [pc, #32]	@ (800237c <HAL_UART_TxCpltCallback+0x40>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d102      	bne.n	8002366 <HAL_UART_TxCpltCallback+0x2a>
    uart1_tx_busy = 0;
 8002360:	4b07      	ldr	r3, [pc, #28]	@ (8002380 <HAL_UART_TxCpltCallback+0x44>)
 8002362:	2200      	movs	r2, #0
 8002364:	701a      	strb	r2, [r3, #0]
}
 8002366:	bf00      	nop
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	40004400 	.word	0x40004400
 8002378:	200007a8 	.word	0x200007a8
 800237c:	40011000 	.word	0x40011000
 8002380:	200007a9 	.word	0x200007a9

08002384 <uart_output>:

void uart_output(uint8_t port, char *msg) {
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	4603      	mov	r3, r0
 800238c:	6039      	str	r1, [r7, #0]
 800238e:	71fb      	strb	r3, [r7, #7]
  if (port == 1) {
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d117      	bne.n	80023c6 <uart_output+0x42>
    if (uart1_tx_busy)
 8002396:	4b1c      	ldr	r3, [pc, #112]	@ (8002408 <uart_output+0x84>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b00      	cmp	r3, #0
 800239e:	d12d      	bne.n	80023fc <uart_output+0x78>
      return;
    uart1_tx_busy = 1;
 80023a0:	4b19      	ldr	r3, [pc, #100]	@ (8002408 <uart_output+0x84>)
 80023a2:	2201      	movs	r2, #1
 80023a4:	701a      	strb	r2, [r3, #0]
    int len = snprintf(uart1_tx_buffer, sizeof(uart1_tx_buffer), "%s\n", msg);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	4a18      	ldr	r2, [pc, #96]	@ (800240c <uart_output+0x88>)
 80023aa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023ae:	4818      	ldr	r0, [pc, #96]	@ (8002410 <uart_output+0x8c>)
 80023b0:	f004 fe8a 	bl	80070c8 <sniprintf>
 80023b4:	60b8      	str	r0, [r7, #8]
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)uart1_tx_buffer, len);
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	461a      	mov	r2, r3
 80023bc:	4914      	ldr	r1, [pc, #80]	@ (8002410 <uart_output+0x8c>)
 80023be:	4815      	ldr	r0, [pc, #84]	@ (8002414 <uart_output+0x90>)
 80023c0:	f001 ff38 	bl	8004234 <HAL_UART_Transmit_DMA>
 80023c4:	e01d      	b.n	8002402 <uart_output+0x7e>
  } else if (port == 2) {
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d11a      	bne.n	8002402 <uart_output+0x7e>
    if (uart2_tx_busy)
 80023cc:	4b12      	ldr	r3, [pc, #72]	@ (8002418 <uart_output+0x94>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d114      	bne.n	8002400 <uart_output+0x7c>
      return;
    uart2_tx_busy = 1;
 80023d6:	4b10      	ldr	r3, [pc, #64]	@ (8002418 <uart_output+0x94>)
 80023d8:	2201      	movs	r2, #1
 80023da:	701a      	strb	r2, [r3, #0]
    int len = snprintf(uart2_tx_buffer, sizeof(uart2_tx_buffer), "%s", msg);
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	4a0f      	ldr	r2, [pc, #60]	@ (800241c <uart_output+0x98>)
 80023e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80023e4:	480e      	ldr	r0, [pc, #56]	@ (8002420 <uart_output+0x9c>)
 80023e6:	f004 fe6f 	bl	80070c8 <sniprintf>
 80023ea:	60f8      	str	r0, [r7, #12]
    HAL_UART_Transmit_DMA(&huart2, (uint8_t *)uart2_tx_buffer, len);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	b29b      	uxth	r3, r3
 80023f0:	461a      	mov	r2, r3
 80023f2:	490b      	ldr	r1, [pc, #44]	@ (8002420 <uart_output+0x9c>)
 80023f4:	480b      	ldr	r0, [pc, #44]	@ (8002424 <uart_output+0xa0>)
 80023f6:	f001 ff1d 	bl	8004234 <HAL_UART_Transmit_DMA>
 80023fa:	e002      	b.n	8002402 <uart_output+0x7e>
      return;
 80023fc:	bf00      	nop
 80023fe:	e000      	b.n	8002402 <uart_output+0x7e>
      return;
 8002400:	bf00      	nop
  }
}
 8002402:	3710      	adds	r7, #16
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
 8002408:	200007a9 	.word	0x200007a9
 800240c:	08009e48 	.word	0x08009e48
 8002410:	200006a8 	.word	0x200006a8
 8002414:	200001f0 	.word	0x200001f0
 8002418:	200007a8 	.word	0x200007a8
 800241c:	08009e4c 	.word	0x08009e4c
 8002420:	200005a8 	.word	0x200005a8
 8002424:	20000238 	.word	0x20000238

08002428 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800242c:	b672      	cpsid	i
}
 800242e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state
   */
  __disable_irq();
  while (1) {
 8002430:	bf00      	nop
 8002432:	e7fd      	b.n	8002430 <Error_Handler+0x8>

08002434 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800243a:	2300      	movs	r3, #0
 800243c:	607b      	str	r3, [r7, #4]
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <HAL_MspInit+0x4c>)
 8002440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002442:	4a0f      	ldr	r2, [pc, #60]	@ (8002480 <HAL_MspInit+0x4c>)
 8002444:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002448:	6453      	str	r3, [r2, #68]	@ 0x44
 800244a:	4b0d      	ldr	r3, [pc, #52]	@ (8002480 <HAL_MspInit+0x4c>)
 800244c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800244e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002452:	607b      	str	r3, [r7, #4]
 8002454:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	603b      	str	r3, [r7, #0]
 800245a:	4b09      	ldr	r3, [pc, #36]	@ (8002480 <HAL_MspInit+0x4c>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800245e:	4a08      	ldr	r2, [pc, #32]	@ (8002480 <HAL_MspInit+0x4c>)
 8002460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002464:	6413      	str	r3, [r2, #64]	@ 0x40
 8002466:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_MspInit+0x4c>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800246e:	603b      	str	r3, [r7, #0]
 8002470:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002472:	2007      	movs	r0, #7
 8002474:	f000 fbfa 	bl	8002c6c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002478:	bf00      	nop
 800247a:	3708      	adds	r7, #8
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40023800 	.word	0x40023800

08002484 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b08c      	sub	sp, #48	@ 0x30
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800248c:	f107 031c 	add.w	r3, r7, #28
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	605a      	str	r2, [r3, #4]
 8002496:	609a      	str	r2, [r3, #8]
 8002498:	60da      	str	r2, [r3, #12]
 800249a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a80      	ldr	r2, [pc, #512]	@ (80026a4 <HAL_UART_MspInit+0x220>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d163      	bne.n	800256e <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	61bb      	str	r3, [r7, #24]
 80024aa:	4b7f      	ldr	r3, [pc, #508]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ae:	4a7e      	ldr	r2, [pc, #504]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80024b0:	f043 0310 	orr.w	r3, r3, #16
 80024b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80024b6:	4b7c      	ldr	r3, [pc, #496]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ba:	f003 0310 	and.w	r3, r3, #16
 80024be:	61bb      	str	r3, [r7, #24]
 80024c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	617b      	str	r3, [r7, #20]
 80024c6:	4b78      	ldr	r3, [pc, #480]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	4a77      	ldr	r2, [pc, #476]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80024d2:	4b75      	ldr	r3, [pc, #468]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	617b      	str	r3, [r7, #20]
 80024dc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024de:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80024e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e4:	2302      	movs	r3, #2
 80024e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e8:	2300      	movs	r3, #0
 80024ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ec:	2303      	movs	r3, #3
 80024ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024f0:	2307      	movs	r3, #7
 80024f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f4:	f107 031c 	add.w	r3, r7, #28
 80024f8:	4619      	mov	r1, r3
 80024fa:	486c      	ldr	r0, [pc, #432]	@ (80026ac <HAL_UART_MspInit+0x228>)
 80024fc:	f000 fffa 	bl	80034f4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002500:	4b6b      	ldr	r3, [pc, #428]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002502:	4a6c      	ldr	r2, [pc, #432]	@ (80026b4 <HAL_UART_MspInit+0x230>)
 8002504:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002506:	4b6a      	ldr	r3, [pc, #424]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002508:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800250c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800250e:	4b68      	ldr	r3, [pc, #416]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002510:	2240      	movs	r2, #64	@ 0x40
 8002512:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002514:	4b66      	ldr	r3, [pc, #408]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002516:	2200      	movs	r2, #0
 8002518:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800251a:	4b65      	ldr	r3, [pc, #404]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 800251c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002520:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002522:	4b63      	ldr	r3, [pc, #396]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002524:	2200      	movs	r2, #0
 8002526:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002528:	4b61      	ldr	r3, [pc, #388]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 800252a:	2200      	movs	r2, #0
 800252c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800252e:	4b60      	ldr	r3, [pc, #384]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002530:	2200      	movs	r2, #0
 8002532:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002534:	4b5e      	ldr	r3, [pc, #376]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002536:	2200      	movs	r2, #0
 8002538:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800253a:	4b5d      	ldr	r3, [pc, #372]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 800253c:	2200      	movs	r2, #0
 800253e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002540:	485b      	ldr	r0, [pc, #364]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002542:	f000 fbd5 	bl	8002cf0 <HAL_DMA_Init>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 800254c:	f7ff ff6c 	bl	8002428 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a57      	ldr	r2, [pc, #348]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002554:	639a      	str	r2, [r3, #56]	@ 0x38
 8002556:	4a56      	ldr	r2, [pc, #344]	@ (80026b0 <HAL_UART_MspInit+0x22c>)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800255c:	2200      	movs	r2, #0
 800255e:	2100      	movs	r1, #0
 8002560:	2025      	movs	r0, #37	@ 0x25
 8002562:	f000 fb8e 	bl	8002c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002566:	2025      	movs	r0, #37	@ 0x25
 8002568:	f000 fba7 	bl	8002cba <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800256c:	e096      	b.n	800269c <HAL_UART_MspInit+0x218>
  else if(huart->Instance==USART2)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a51      	ldr	r2, [pc, #324]	@ (80026b8 <HAL_UART_MspInit+0x234>)
 8002574:	4293      	cmp	r3, r2
 8002576:	f040 8091 	bne.w	800269c <HAL_UART_MspInit+0x218>
    __HAL_RCC_USART2_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	613b      	str	r3, [r7, #16]
 800257e:	4b4a      	ldr	r3, [pc, #296]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002582:	4a49      	ldr	r2, [pc, #292]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 8002584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002588:	6413      	str	r3, [r2, #64]	@ 0x40
 800258a:	4b47      	ldr	r3, [pc, #284]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002592:	613b      	str	r3, [r7, #16]
 8002594:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	4b43      	ldr	r3, [pc, #268]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	4a42      	ldr	r2, [pc, #264]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80025a6:	4b40      	ldr	r3, [pc, #256]	@ (80026a8 <HAL_UART_MspInit+0x224>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	60fb      	str	r3, [r7, #12]
 80025b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80025b2:	230c      	movs	r3, #12
 80025b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025be:	2303      	movs	r3, #3
 80025c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025c2:	2307      	movs	r3, #7
 80025c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c6:	f107 031c 	add.w	r3, r7, #28
 80025ca:	4619      	mov	r1, r3
 80025cc:	4837      	ldr	r0, [pc, #220]	@ (80026ac <HAL_UART_MspInit+0x228>)
 80025ce:	f000 ff91 	bl	80034f4 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80025d2:	4b3a      	ldr	r3, [pc, #232]	@ (80026bc <HAL_UART_MspInit+0x238>)
 80025d4:	4a3a      	ldr	r2, [pc, #232]	@ (80026c0 <HAL_UART_MspInit+0x23c>)
 80025d6:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80025d8:	4b38      	ldr	r3, [pc, #224]	@ (80026bc <HAL_UART_MspInit+0x238>)
 80025da:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80025de:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025e0:	4b36      	ldr	r3, [pc, #216]	@ (80026bc <HAL_UART_MspInit+0x238>)
 80025e2:	2240      	movs	r2, #64	@ 0x40
 80025e4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025e6:	4b35      	ldr	r3, [pc, #212]	@ (80026bc <HAL_UART_MspInit+0x238>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025ec:	4b33      	ldr	r3, [pc, #204]	@ (80026bc <HAL_UART_MspInit+0x238>)
 80025ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025f2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025f4:	4b31      	ldr	r3, [pc, #196]	@ (80026bc <HAL_UART_MspInit+0x238>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025fa:	4b30      	ldr	r3, [pc, #192]	@ (80026bc <HAL_UART_MspInit+0x238>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002600:	4b2e      	ldr	r3, [pc, #184]	@ (80026bc <HAL_UART_MspInit+0x238>)
 8002602:	2200      	movs	r2, #0
 8002604:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002606:	4b2d      	ldr	r3, [pc, #180]	@ (80026bc <HAL_UART_MspInit+0x238>)
 8002608:	2200      	movs	r2, #0
 800260a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800260c:	4b2b      	ldr	r3, [pc, #172]	@ (80026bc <HAL_UART_MspInit+0x238>)
 800260e:	2200      	movs	r2, #0
 8002610:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002612:	482a      	ldr	r0, [pc, #168]	@ (80026bc <HAL_UART_MspInit+0x238>)
 8002614:	f000 fb6c 	bl	8002cf0 <HAL_DMA_Init>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_UART_MspInit+0x19e>
      Error_Handler();
 800261e:	f7ff ff03 	bl	8002428 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a25      	ldr	r2, [pc, #148]	@ (80026bc <HAL_UART_MspInit+0x238>)
 8002626:	639a      	str	r2, [r3, #56]	@ 0x38
 8002628:	4a24      	ldr	r2, [pc, #144]	@ (80026bc <HAL_UART_MspInit+0x238>)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800262e:	4b25      	ldr	r3, [pc, #148]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002630:	4a25      	ldr	r2, [pc, #148]	@ (80026c8 <HAL_UART_MspInit+0x244>)
 8002632:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002634:	4b23      	ldr	r3, [pc, #140]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002636:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800263a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800263c:	4b21      	ldr	r3, [pc, #132]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002642:	4b20      	ldr	r3, [pc, #128]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002644:	2200      	movs	r2, #0
 8002646:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002648:	4b1e      	ldr	r3, [pc, #120]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 800264a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800264e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002650:	4b1c      	ldr	r3, [pc, #112]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002652:	2200      	movs	r2, #0
 8002654:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002656:	4b1b      	ldr	r3, [pc, #108]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002658:	2200      	movs	r2, #0
 800265a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800265c:	4b19      	ldr	r3, [pc, #100]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 800265e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002662:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002664:	4b17      	ldr	r3, [pc, #92]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002666:	2200      	movs	r2, #0
 8002668:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800266a:	4b16      	ldr	r3, [pc, #88]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 800266c:	2200      	movs	r2, #0
 800266e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002670:	4814      	ldr	r0, [pc, #80]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002672:	f000 fb3d 	bl	8002cf0 <HAL_DMA_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_UART_MspInit+0x1fc>
      Error_Handler();
 800267c:	f7ff fed4 	bl	8002428 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a10      	ldr	r2, [pc, #64]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002684:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002686:	4a0f      	ldr	r2, [pc, #60]	@ (80026c4 <HAL_UART_MspInit+0x240>)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800268c:	2200      	movs	r2, #0
 800268e:	2100      	movs	r1, #0
 8002690:	2026      	movs	r0, #38	@ 0x26
 8002692:	f000 faf6 	bl	8002c82 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002696:	2026      	movs	r0, #38	@ 0x26
 8002698:	f000 fb0f 	bl	8002cba <HAL_NVIC_EnableIRQ>
}
 800269c:	bf00      	nop
 800269e:	3730      	adds	r7, #48	@ 0x30
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40011000 	.word	0x40011000
 80026a8:	40023800 	.word	0x40023800
 80026ac:	40020000 	.word	0x40020000
 80026b0:	20000280 	.word	0x20000280
 80026b4:	400264b8 	.word	0x400264b8
 80026b8:	40004400 	.word	0x40004400
 80026bc:	200002e0 	.word	0x200002e0
 80026c0:	400260a0 	.word	0x400260a0
 80026c4:	20000340 	.word	0x20000340
 80026c8:	40026088 	.word	0x40026088

080026cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1) {
 80026d0:	bf00      	nop
 80026d2:	e7fd      	b.n	80026d0 <NMI_Handler+0x4>

080026d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026d8:	bf00      	nop
 80026da:	e7fd      	b.n	80026d8 <HardFault_Handler+0x4>

080026dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026e0:	bf00      	nop
 80026e2:	e7fd      	b.n	80026e0 <MemManage_Handler+0x4>

080026e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026e8:	bf00      	nop
 80026ea:	e7fd      	b.n	80026e8 <BusFault_Handler+0x4>

080026ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026f0:	bf00      	nop
 80026f2:	e7fd      	b.n	80026f0 <UsageFault_Handler+0x4>

080026f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002702:	b480      	push	{r7}
 8002704:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002706:	bf00      	nop
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr

08002710 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr

0800271e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002722:	f000 f9b3 	bl	8002a8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002730:	4802      	ldr	r0, [pc, #8]	@ (800273c <DMA1_Stream5_IRQHandler+0x10>)
 8002732:	f000 fc75 	bl	8003020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	20000340 	.word	0x20000340

08002740 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002744:	4802      	ldr	r0, [pc, #8]	@ (8002750 <DMA1_Stream6_IRQHandler+0x10>)
 8002746:	f000 fc6b 	bl	8003020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800274a:	bf00      	nop
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	200002e0 	.word	0x200002e0

08002754 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002758:	4802      	ldr	r0, [pc, #8]	@ (8002764 <USART1_IRQHandler+0x10>)
 800275a:	f001 fe0d 	bl	8004378 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800275e:	bf00      	nop
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	200001f0 	.word	0x200001f0

08002768 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 800276e:	4b16      	ldr	r3, [pc, #88]	@ (80027c8 <USART2_IRQHandler+0x60>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f003 0310 	and.w	r3, r3, #16
 8002778:	2b10      	cmp	r3, #16
 800277a:	d11d      	bne.n	80027b8 <USART2_IRQHandler+0x50>
    __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 800277c:	2300      	movs	r3, #0
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	4b11      	ldr	r3, [pc, #68]	@ (80027c8 <USART2_IRQHandler+0x60>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	4b0f      	ldr	r3, [pc, #60]	@ (80027c8 <USART2_IRQHandler+0x60>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	603b      	str	r3, [r7, #0]
 8002790:	683b      	ldr	r3, [r7, #0]

    // Get current DMA position
    uint16_t pos = RX_DMA_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 8002792:	4b0d      	ldr	r3, [pc, #52]	@ (80027c8 <USART2_IRQHandler+0x60>)
 8002794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	b29b      	uxth	r3, r3
 800279c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80027a0:	80fb      	strh	r3, [r7, #6]
    process_rx_data(rx_last_pos, pos);
 80027a2:	4b0a      	ldr	r3, [pc, #40]	@ (80027cc <USART2_IRQHandler+0x64>)
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	88fa      	ldrh	r2, [r7, #6]
 80027aa:	4611      	mov	r1, r2
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff fd77 	bl	80022a0 <process_rx_data>
    rx_last_pos = pos;
 80027b2:	4a06      	ldr	r2, [pc, #24]	@ (80027cc <USART2_IRQHandler+0x64>)
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	8013      	strh	r3, [r2, #0]
  }
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80027b8:	4803      	ldr	r0, [pc, #12]	@ (80027c8 <USART2_IRQHandler+0x60>)
 80027ba:	f001 fddd 	bl	8004378 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	20000238 	.word	0x20000238
 80027cc:	200004a0 	.word	0x200004a0

080027d0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80027d4:	4802      	ldr	r0, [pc, #8]	@ (80027e0 <DMA2_Stream7_IRQHandler+0x10>)
 80027d6:	f000 fc23 	bl	8003020 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000280 	.word	0x20000280

080027e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return 1;
 80027e8:	2301      	movs	r3, #1
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <_kill>:

int _kill(int pid, int sig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027fe:	f004 fd63 	bl	80072c8 <__errno>
 8002802:	4603      	mov	r3, r0
 8002804:	2216      	movs	r2, #22
 8002806:	601a      	str	r2, [r3, #0]
  return -1;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800280c:	4618      	mov	r0, r3
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <_exit>:

void _exit (int status)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800281c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff ffe7 	bl	80027f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002826:	bf00      	nop
 8002828:	e7fd      	b.n	8002826 <_exit+0x12>

0800282a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b086      	sub	sp, #24
 800282e:	af00      	add	r7, sp, #0
 8002830:	60f8      	str	r0, [r7, #12]
 8002832:	60b9      	str	r1, [r7, #8]
 8002834:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002836:	2300      	movs	r3, #0
 8002838:	617b      	str	r3, [r7, #20]
 800283a:	e00a      	b.n	8002852 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800283c:	f3af 8000 	nop.w
 8002840:	4601      	mov	r1, r0
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	1c5a      	adds	r2, r3, #1
 8002846:	60ba      	str	r2, [r7, #8]
 8002848:	b2ca      	uxtb	r2, r1
 800284a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	3301      	adds	r3, #1
 8002850:	617b      	str	r3, [r7, #20]
 8002852:	697a      	ldr	r2, [r7, #20]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	429a      	cmp	r2, r3
 8002858:	dbf0      	blt.n	800283c <_read+0x12>
  }

  return len;
 800285a:	687b      	ldr	r3, [r7, #4]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3718      	adds	r7, #24
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b086      	sub	sp, #24
 8002868:	af00      	add	r7, sp, #0
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	60b9      	str	r1, [r7, #8]
 800286e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
 8002874:	e009      	b.n	800288a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	1c5a      	adds	r2, r3, #1
 800287a:	60ba      	str	r2, [r7, #8]
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	4618      	mov	r0, r3
 8002880:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002884:	697b      	ldr	r3, [r7, #20]
 8002886:	3301      	adds	r3, #1
 8002888:	617b      	str	r3, [r7, #20]
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	429a      	cmp	r2, r3
 8002890:	dbf1      	blt.n	8002876 <_write+0x12>
  }
  return len;
 8002892:	687b      	ldr	r3, [r7, #4]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3718      	adds	r7, #24
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <_close>:

int _close(int file)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028c4:	605a      	str	r2, [r3, #4]
  return 0;
 80028c6:	2300      	movs	r3, #0
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <_isatty>:

int _isatty(int file)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80028dc:	2301      	movs	r3, #1
}
 80028de:	4618      	mov	r0, r3
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b085      	sub	sp, #20
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	60f8      	str	r0, [r7, #12]
 80028f2:	60b9      	str	r1, [r7, #8]
 80028f4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80028f6:	2300      	movs	r3, #0
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3714      	adds	r7, #20
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b086      	sub	sp, #24
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800290c:	4a14      	ldr	r2, [pc, #80]	@ (8002960 <_sbrk+0x5c>)
 800290e:	4b15      	ldr	r3, [pc, #84]	@ (8002964 <_sbrk+0x60>)
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002918:	4b13      	ldr	r3, [pc, #76]	@ (8002968 <_sbrk+0x64>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d102      	bne.n	8002926 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002920:	4b11      	ldr	r3, [pc, #68]	@ (8002968 <_sbrk+0x64>)
 8002922:	4a12      	ldr	r2, [pc, #72]	@ (800296c <_sbrk+0x68>)
 8002924:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002926:	4b10      	ldr	r3, [pc, #64]	@ (8002968 <_sbrk+0x64>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4413      	add	r3, r2
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	429a      	cmp	r2, r3
 8002932:	d207      	bcs.n	8002944 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002934:	f004 fcc8 	bl	80072c8 <__errno>
 8002938:	4603      	mov	r3, r0
 800293a:	220c      	movs	r2, #12
 800293c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800293e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002942:	e009      	b.n	8002958 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002944:	4b08      	ldr	r3, [pc, #32]	@ (8002968 <_sbrk+0x64>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800294a:	4b07      	ldr	r3, [pc, #28]	@ (8002968 <_sbrk+0x64>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	4a05      	ldr	r2, [pc, #20]	@ (8002968 <_sbrk+0x64>)
 8002954:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002956:	68fb      	ldr	r3, [r7, #12]
}
 8002958:	4618      	mov	r0, r3
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	20020000 	.word	0x20020000
 8002964:	00000400 	.word	0x00000400
 8002968:	20000980 	.word	0x20000980
 800296c:	20000ad8 	.word	0x20000ad8

08002970 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002970:	b480      	push	{r7}
 8002972:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002974:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <SystemInit+0x20>)
 8002976:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800297a:	4a05      	ldr	r2, [pc, #20]	@ (8002990 <SystemInit+0x20>)
 800297c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002980:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002984:	bf00      	nop
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000ed00 	.word	0xe000ed00

08002994 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002994:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80029cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002998:	f7ff ffea 	bl	8002970 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800299c:	480c      	ldr	r0, [pc, #48]	@ (80029d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800299e:	490d      	ldr	r1, [pc, #52]	@ (80029d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029a0:	4a0d      	ldr	r2, [pc, #52]	@ (80029d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029a4:	e002      	b.n	80029ac <LoopCopyDataInit>

080029a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029aa:	3304      	adds	r3, #4

080029ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029b0:	d3f9      	bcc.n	80029a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029b2:	4a0a      	ldr	r2, [pc, #40]	@ (80029dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029b4:	4c0a      	ldr	r4, [pc, #40]	@ (80029e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029b8:	e001      	b.n	80029be <LoopFillZerobss>

080029ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029bc:	3204      	adds	r2, #4

080029be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029c0:	d3fb      	bcc.n	80029ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80029c2:	f004 fc87 	bl	80072d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80029c6:	f7fe fb33 	bl	8001030 <main>
  bx  lr    
 80029ca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80029cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80029d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80029d4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80029d8:	0800a2ac 	.word	0x0800a2ac
  ldr r2, =_sbss
 80029dc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80029e0:	20000ad4 	.word	0x20000ad4

080029e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80029e4:	e7fe      	b.n	80029e4 <ADC_IRQHandler>
	...

080029e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80029ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002a28 <HAL_Init+0x40>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002a28 <HAL_Init+0x40>)
 80029f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80029f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002a28 <HAL_Init+0x40>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a0a      	ldr	r2, [pc, #40]	@ (8002a28 <HAL_Init+0x40>)
 80029fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a04:	4b08      	ldr	r3, [pc, #32]	@ (8002a28 <HAL_Init+0x40>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a07      	ldr	r2, [pc, #28]	@ (8002a28 <HAL_Init+0x40>)
 8002a0a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a10:	2003      	movs	r0, #3
 8002a12:	f000 f92b 	bl	8002c6c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a16:	2000      	movs	r0, #0
 8002a18:	f000 f808 	bl	8002a2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a1c:	f7ff fd0a 	bl	8002434 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40023c00 	.word	0x40023c00

08002a2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002a34:	4b12      	ldr	r3, [pc, #72]	@ (8002a80 <HAL_InitTick+0x54>)
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	4b12      	ldr	r3, [pc, #72]	@ (8002a84 <HAL_InitTick+0x58>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002a42:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f000 f943 	bl	8002cd6 <HAL_SYSTICK_Config>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d001      	beq.n	8002a5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e00e      	b.n	8002a78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b0f      	cmp	r3, #15
 8002a5e:	d80a      	bhi.n	8002a76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a60:	2200      	movs	r2, #0
 8002a62:	6879      	ldr	r1, [r7, #4]
 8002a64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a68:	f000 f90b 	bl	8002c82 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a6c:	4a06      	ldr	r2, [pc, #24]	@ (8002a88 <HAL_InitTick+0x5c>)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
 8002a74:	e000      	b.n	8002a78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3708      	adds	r7, #8
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20000000 	.word	0x20000000
 8002a84:	20000008 	.word	0x20000008
 8002a88:	20000004 	.word	0x20000004

08002a8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <HAL_IncTick+0x20>)
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	461a      	mov	r2, r3
 8002a96:	4b06      	ldr	r3, [pc, #24]	@ (8002ab0 <HAL_IncTick+0x24>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	4a04      	ldr	r2, [pc, #16]	@ (8002ab0 <HAL_IncTick+0x24>)
 8002a9e:	6013      	str	r3, [r2, #0]
}
 8002aa0:	bf00      	nop
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	20000008 	.word	0x20000008
 8002ab0:	20000984 	.word	0x20000984

08002ab4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ab8:	4b03      	ldr	r3, [pc, #12]	@ (8002ac8 <HAL_GetTick+0x14>)
 8002aba:	681b      	ldr	r3, [r3, #0]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	20000984 	.word	0x20000984

08002acc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f003 0307 	and.w	r3, r3, #7
 8002ada:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002adc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <__NVIC_SetPriorityGrouping+0x44>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ae2:	68ba      	ldr	r2, [r7, #8]
 8002ae4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ae8:	4013      	ands	r3, r2
 8002aea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002af4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002af8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002afc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002afe:	4a04      	ldr	r2, [pc, #16]	@ (8002b10 <__NVIC_SetPriorityGrouping+0x44>)
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	60d3      	str	r3, [r2, #12]
}
 8002b04:	bf00      	nop
 8002b06:	3714      	adds	r7, #20
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	e000ed00 	.word	0xe000ed00

08002b14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b18:	4b04      	ldr	r3, [pc, #16]	@ (8002b2c <__NVIC_GetPriorityGrouping+0x18>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	0a1b      	lsrs	r3, r3, #8
 8002b1e:	f003 0307 	and.w	r3, r3, #7
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	46bd      	mov	sp, r7
 8002b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2a:	4770      	bx	lr
 8002b2c:	e000ed00 	.word	0xe000ed00

08002b30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	db0b      	blt.n	8002b5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b42:	79fb      	ldrb	r3, [r7, #7]
 8002b44:	f003 021f 	and.w	r2, r3, #31
 8002b48:	4907      	ldr	r1, [pc, #28]	@ (8002b68 <__NVIC_EnableIRQ+0x38>)
 8002b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4e:	095b      	lsrs	r3, r3, #5
 8002b50:	2001      	movs	r0, #1
 8002b52:	fa00 f202 	lsl.w	r2, r0, r2
 8002b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b5a:	bf00      	nop
 8002b5c:	370c      	adds	r7, #12
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b64:	4770      	bx	lr
 8002b66:	bf00      	nop
 8002b68:	e000e100 	.word	0xe000e100

08002b6c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	6039      	str	r1, [r7, #0]
 8002b76:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	db0a      	blt.n	8002b96 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	b2da      	uxtb	r2, r3
 8002b84:	490c      	ldr	r1, [pc, #48]	@ (8002bb8 <__NVIC_SetPriority+0x4c>)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	0112      	lsls	r2, r2, #4
 8002b8c:	b2d2      	uxtb	r2, r2
 8002b8e:	440b      	add	r3, r1
 8002b90:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b94:	e00a      	b.n	8002bac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	b2da      	uxtb	r2, r3
 8002b9a:	4908      	ldr	r1, [pc, #32]	@ (8002bbc <__NVIC_SetPriority+0x50>)
 8002b9c:	79fb      	ldrb	r3, [r7, #7]
 8002b9e:	f003 030f 	and.w	r3, r3, #15
 8002ba2:	3b04      	subs	r3, #4
 8002ba4:	0112      	lsls	r2, r2, #4
 8002ba6:	b2d2      	uxtb	r2, r2
 8002ba8:	440b      	add	r3, r1
 8002baa:	761a      	strb	r2, [r3, #24]
}
 8002bac:	bf00      	nop
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr
 8002bb8:	e000e100 	.word	0xe000e100
 8002bbc:	e000ed00 	.word	0xe000ed00

08002bc0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b089      	sub	sp, #36	@ 0x24
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	60f8      	str	r0, [r7, #12]
 8002bc8:	60b9      	str	r1, [r7, #8]
 8002bca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f003 0307 	and.w	r3, r3, #7
 8002bd2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	f1c3 0307 	rsb	r3, r3, #7
 8002bda:	2b04      	cmp	r3, #4
 8002bdc:	bf28      	it	cs
 8002bde:	2304      	movcs	r3, #4
 8002be0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002be2:	69fb      	ldr	r3, [r7, #28]
 8002be4:	3304      	adds	r3, #4
 8002be6:	2b06      	cmp	r3, #6
 8002be8:	d902      	bls.n	8002bf0 <NVIC_EncodePriority+0x30>
 8002bea:	69fb      	ldr	r3, [r7, #28]
 8002bec:	3b03      	subs	r3, #3
 8002bee:	e000      	b.n	8002bf2 <NVIC_EncodePriority+0x32>
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bf4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	43da      	mvns	r2, r3
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	401a      	ands	r2, r3
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c08:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c0c:	697b      	ldr	r3, [r7, #20]
 8002c0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c12:	43d9      	mvns	r1, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c18:	4313      	orrs	r3, r2
         );
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3724      	adds	r7, #36	@ 0x24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	3b01      	subs	r3, #1
 8002c34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c38:	d301      	bcc.n	8002c3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e00f      	b.n	8002c5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8002c68 <SysTick_Config+0x40>)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	3b01      	subs	r3, #1
 8002c44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c46:	210f      	movs	r1, #15
 8002c48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c4c:	f7ff ff8e 	bl	8002b6c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c50:	4b05      	ldr	r3, [pc, #20]	@ (8002c68 <SysTick_Config+0x40>)
 8002c52:	2200      	movs	r2, #0
 8002c54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c56:	4b04      	ldr	r3, [pc, #16]	@ (8002c68 <SysTick_Config+0x40>)
 8002c58:	2207      	movs	r2, #7
 8002c5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	e000e010 	.word	0xe000e010

08002c6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7ff ff29 	bl	8002acc <__NVIC_SetPriorityGrouping>
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b086      	sub	sp, #24
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	4603      	mov	r3, r0
 8002c8a:	60b9      	str	r1, [r7, #8]
 8002c8c:	607a      	str	r2, [r7, #4]
 8002c8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c90:	2300      	movs	r3, #0
 8002c92:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c94:	f7ff ff3e 	bl	8002b14 <__NVIC_GetPriorityGrouping>
 8002c98:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	68b9      	ldr	r1, [r7, #8]
 8002c9e:	6978      	ldr	r0, [r7, #20]
 8002ca0:	f7ff ff8e 	bl	8002bc0 <NVIC_EncodePriority>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002caa:	4611      	mov	r1, r2
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff ff5d 	bl	8002b6c <__NVIC_SetPriority>
}
 8002cb2:	bf00      	nop
 8002cb4:	3718      	adds	r7, #24
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b082      	sub	sp, #8
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7ff ff31 	bl	8002b30 <__NVIC_EnableIRQ>
}
 8002cce:	bf00      	nop
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b082      	sub	sp, #8
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f7ff ffa2 	bl	8002c28 <SysTick_Config>
 8002ce4:	4603      	mov	r3, r0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3708      	adds	r7, #8
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
	...

08002cf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cfc:	f7ff feda 	bl	8002ab4 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e099      	b.n	8002e40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2202      	movs	r2, #2
 8002d10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0201 	bic.w	r2, r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d2c:	e00f      	b.n	8002d4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d2e:	f7ff fec1 	bl	8002ab4 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b05      	cmp	r3, #5
 8002d3a:	d908      	bls.n	8002d4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2203      	movs	r2, #3
 8002d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e078      	b.n	8002e40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1e8      	bne.n	8002d2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	4b38      	ldr	r3, [pc, #224]	@ (8002e48 <HAL_DMA_Init+0x158>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d107      	bne.n	8002db8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db0:	4313      	orrs	r3, r2
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	f023 0307 	bic.w	r3, r3, #7
 8002dce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d117      	bne.n	8002e12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00e      	beq.n	8002e12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 fb01 	bl	80033fc <DMA_CheckFifoParam>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d008      	beq.n	8002e12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2240      	movs	r2, #64	@ 0x40
 8002e04:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e016      	b.n	8002e40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 fab8 	bl	8003390 <DMA_CalcBaseAndBitshift>
 8002e20:	4603      	mov	r3, r0
 8002e22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e28:	223f      	movs	r2, #63	@ 0x3f
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	f010803f 	.word	0xf010803f

08002e4c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	60b9      	str	r1, [r7, #8]
 8002e56:	607a      	str	r2, [r7, #4]
 8002e58:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e62:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e6a:	2b01      	cmp	r3, #1
 8002e6c:	d101      	bne.n	8002e72 <HAL_DMA_Start_IT+0x26>
 8002e6e:	2302      	movs	r3, #2
 8002e70:	e040      	b.n	8002ef4 <HAL_DMA_Start_IT+0xa8>
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d12f      	bne.n	8002ee6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2202      	movs	r2, #2
 8002e8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	68b9      	ldr	r1, [r7, #8]
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 fa4a 	bl	8003334 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ea4:	223f      	movs	r2, #63	@ 0x3f
 8002ea6:	409a      	lsls	r2, r3
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 0216 	orr.w	r2, r2, #22
 8002eba:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d007      	beq.n	8002ed4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0208 	orr.w	r2, r2, #8
 8002ed2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0201 	orr.w	r2, r2, #1
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	e005      	b.n	8002ef2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002eee:	2302      	movs	r3, #2
 8002ef0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ef2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f0a:	f7ff fdd3 	bl	8002ab4 <HAL_GetTick>
 8002f0e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	2b02      	cmp	r3, #2
 8002f1a:	d008      	beq.n	8002f2e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2280      	movs	r2, #128	@ 0x80
 8002f20:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e052      	b.n	8002fd4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f022 0216 	bic.w	r2, r2, #22
 8002f3c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	695a      	ldr	r2, [r3, #20]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f4c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d103      	bne.n	8002f5e <HAL_DMA_Abort+0x62>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d007      	beq.n	8002f6e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f022 0208 	bic.w	r2, r2, #8
 8002f6c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0201 	bic.w	r2, r2, #1
 8002f7c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f7e:	e013      	b.n	8002fa8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f80:	f7ff fd98 	bl	8002ab4 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b05      	cmp	r3, #5
 8002f8c:	d90c      	bls.n	8002fa8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2220      	movs	r2, #32
 8002f92:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2203      	movs	r2, #3
 8002f98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e015      	b.n	8002fd4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d1e4      	bne.n	8002f80 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fba:	223f      	movs	r2, #63	@ 0x3f
 8002fbc:	409a      	lsls	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3710      	adds	r7, #16
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d004      	beq.n	8002ffa <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2280      	movs	r2, #128	@ 0x80
 8002ff4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e00c      	b.n	8003014 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2205      	movs	r2, #5
 8002ffe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f022 0201 	bic.w	r2, r2, #1
 8003010:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003012:	2300      	movs	r3, #0
}
 8003014:	4618      	mov	r0, r3
 8003016:	370c      	adds	r7, #12
 8003018:	46bd      	mov	sp, r7
 800301a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301e:	4770      	bx	lr

08003020 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0
 8003026:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003028:	2300      	movs	r3, #0
 800302a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800302c:	4b8e      	ldr	r3, [pc, #568]	@ (8003268 <HAL_DMA_IRQHandler+0x248>)
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a8e      	ldr	r2, [pc, #568]	@ (800326c <HAL_DMA_IRQHandler+0x24c>)
 8003032:	fba2 2303 	umull	r2, r3, r2, r3
 8003036:	0a9b      	lsrs	r3, r3, #10
 8003038:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800304a:	2208      	movs	r2, #8
 800304c:	409a      	lsls	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d01a      	beq.n	800308c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d013      	beq.n	800308c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f022 0204 	bic.w	r2, r2, #4
 8003072:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003078:	2208      	movs	r2, #8
 800307a:	409a      	lsls	r2, r3
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003084:	f043 0201 	orr.w	r2, r3, #1
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003090:	2201      	movs	r2, #1
 8003092:	409a      	lsls	r2, r3
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4013      	ands	r3, r2
 8003098:	2b00      	cmp	r3, #0
 800309a:	d012      	beq.n	80030c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	695b      	ldr	r3, [r3, #20]
 80030a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d00b      	beq.n	80030c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ae:	2201      	movs	r2, #1
 80030b0:	409a      	lsls	r2, r3
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030ba:	f043 0202 	orr.w	r2, r3, #2
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c6:	2204      	movs	r2, #4
 80030c8:	409a      	lsls	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d012      	beq.n	80030f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d00b      	beq.n	80030f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e4:	2204      	movs	r2, #4
 80030e6:	409a      	lsls	r2, r3
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f0:	f043 0204 	orr.w	r2, r3, #4
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fc:	2210      	movs	r2, #16
 80030fe:	409a      	lsls	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	4013      	ands	r3, r2
 8003104:	2b00      	cmp	r3, #0
 8003106:	d043      	beq.n	8003190 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d03c      	beq.n	8003190 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800311a:	2210      	movs	r2, #16
 800311c:	409a      	lsls	r2, r3
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d018      	beq.n	8003162 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800313a:	2b00      	cmp	r3, #0
 800313c:	d108      	bne.n	8003150 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003142:	2b00      	cmp	r3, #0
 8003144:	d024      	beq.n	8003190 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	4798      	blx	r3
 800314e:	e01f      	b.n	8003190 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003154:	2b00      	cmp	r3, #0
 8003156:	d01b      	beq.n	8003190 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	4798      	blx	r3
 8003160:	e016      	b.n	8003190 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316c:	2b00      	cmp	r3, #0
 800316e:	d107      	bne.n	8003180 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 0208 	bic.w	r2, r2, #8
 800317e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003184:	2b00      	cmp	r3, #0
 8003186:	d003      	beq.n	8003190 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003194:	2220      	movs	r2, #32
 8003196:	409a      	lsls	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	4013      	ands	r3, r2
 800319c:	2b00      	cmp	r3, #0
 800319e:	f000 808f 	beq.w	80032c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0310 	and.w	r3, r3, #16
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	f000 8087 	beq.w	80032c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b6:	2220      	movs	r2, #32
 80031b8:	409a      	lsls	r2, r3
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	2b05      	cmp	r3, #5
 80031c8:	d136      	bne.n	8003238 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f022 0216 	bic.w	r2, r2, #22
 80031d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	695a      	ldr	r2, [r3, #20]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80031e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d103      	bne.n	80031fa <HAL_DMA_IRQHandler+0x1da>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d007      	beq.n	800320a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0208 	bic.w	r2, r2, #8
 8003208:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320e:	223f      	movs	r2, #63	@ 0x3f
 8003210:	409a      	lsls	r2, r3
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800322a:	2b00      	cmp	r3, #0
 800322c:	d07e      	beq.n	800332c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	4798      	blx	r3
        }
        return;
 8003236:	e079      	b.n	800332c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003242:	2b00      	cmp	r3, #0
 8003244:	d01d      	beq.n	8003282 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10d      	bne.n	8003270 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003258:	2b00      	cmp	r3, #0
 800325a:	d031      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	4798      	blx	r3
 8003264:	e02c      	b.n	80032c0 <HAL_DMA_IRQHandler+0x2a0>
 8003266:	bf00      	nop
 8003268:	20000000 	.word	0x20000000
 800326c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003274:	2b00      	cmp	r3, #0
 8003276:	d023      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	4798      	blx	r3
 8003280:	e01e      	b.n	80032c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10f      	bne.n	80032b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f022 0210 	bic.w	r2, r2, #16
 800329e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d003      	beq.n	80032c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d032      	beq.n	800332e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032cc:	f003 0301 	and.w	r3, r3, #1
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d022      	beq.n	800331a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2205      	movs	r2, #5
 80032d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f022 0201 	bic.w	r2, r2, #1
 80032ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	3301      	adds	r3, #1
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d307      	bcc.n	8003308 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	d1f2      	bne.n	80032ec <HAL_DMA_IRQHandler+0x2cc>
 8003306:	e000      	b.n	800330a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003308:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800331e:	2b00      	cmp	r3, #0
 8003320:	d005      	beq.n	800332e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	4798      	blx	r3
 800332a:	e000      	b.n	800332e <HAL_DMA_IRQHandler+0x30e>
        return;
 800332c:	bf00      	nop
    }
  }
}
 800332e:	3718      	adds	r7, #24
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}

08003334 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
 8003340:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003350:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	2b40      	cmp	r3, #64	@ 0x40
 8003360:	d108      	bne.n	8003374 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68ba      	ldr	r2, [r7, #8]
 8003370:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003372:	e007      	b.n	8003384 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	60da      	str	r2, [r3, #12]
}
 8003384:	bf00      	nop
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003390:	b480      	push	{r7}
 8003392:	b085      	sub	sp, #20
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	b2db      	uxtb	r3, r3
 800339e:	3b10      	subs	r3, #16
 80033a0:	4a14      	ldr	r2, [pc, #80]	@ (80033f4 <DMA_CalcBaseAndBitshift+0x64>)
 80033a2:	fba2 2303 	umull	r2, r3, r2, r3
 80033a6:	091b      	lsrs	r3, r3, #4
 80033a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033aa:	4a13      	ldr	r2, [pc, #76]	@ (80033f8 <DMA_CalcBaseAndBitshift+0x68>)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	4413      	add	r3, r2
 80033b0:	781b      	ldrb	r3, [r3, #0]
 80033b2:	461a      	mov	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	d909      	bls.n	80033d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033c6:	f023 0303 	bic.w	r3, r3, #3
 80033ca:	1d1a      	adds	r2, r3, #4
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80033d0:	e007      	b.n	80033e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033da:	f023 0303 	bic.w	r3, r3, #3
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3714      	adds	r7, #20
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	aaaaaaab 	.word	0xaaaaaaab
 80033f8:	08009e68 	.word	0x08009e68

080033fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b085      	sub	sp, #20
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003404:	2300      	movs	r3, #0
 8003406:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800340c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d11f      	bne.n	8003456 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	2b03      	cmp	r3, #3
 800341a:	d856      	bhi.n	80034ca <DMA_CheckFifoParam+0xce>
 800341c:	a201      	add	r2, pc, #4	@ (adr r2, 8003424 <DMA_CheckFifoParam+0x28>)
 800341e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003422:	bf00      	nop
 8003424:	08003435 	.word	0x08003435
 8003428:	08003447 	.word	0x08003447
 800342c:	08003435 	.word	0x08003435
 8003430:	080034cb 	.word	0x080034cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003438:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d046      	beq.n	80034ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003444:	e043      	b.n	80034ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800344e:	d140      	bne.n	80034d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003454:	e03d      	b.n	80034d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800345e:	d121      	bne.n	80034a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	2b03      	cmp	r3, #3
 8003464:	d837      	bhi.n	80034d6 <DMA_CheckFifoParam+0xda>
 8003466:	a201      	add	r2, pc, #4	@ (adr r2, 800346c <DMA_CheckFifoParam+0x70>)
 8003468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800346c:	0800347d 	.word	0x0800347d
 8003470:	08003483 	.word	0x08003483
 8003474:	0800347d 	.word	0x0800347d
 8003478:	08003495 	.word	0x08003495
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      break;
 8003480:	e030      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003486:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d025      	beq.n	80034da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003492:	e022      	b.n	80034da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003498:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800349c:	d11f      	bne.n	80034de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034a2:	e01c      	b.n	80034de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d903      	bls.n	80034b2 <DMA_CheckFifoParam+0xb6>
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	2b03      	cmp	r3, #3
 80034ae:	d003      	beq.n	80034b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034b0:	e018      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	73fb      	strb	r3, [r7, #15]
      break;
 80034b6:	e015      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d00e      	beq.n	80034e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	73fb      	strb	r3, [r7, #15]
      break;
 80034c8:	e00b      	b.n	80034e2 <DMA_CheckFifoParam+0xe6>
      break;
 80034ca:	bf00      	nop
 80034cc:	e00a      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      break;
 80034ce:	bf00      	nop
 80034d0:	e008      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      break;
 80034d2:	bf00      	nop
 80034d4:	e006      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      break;
 80034d6:	bf00      	nop
 80034d8:	e004      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      break;
 80034da:	bf00      	nop
 80034dc:	e002      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80034de:	bf00      	nop
 80034e0:	e000      	b.n	80034e4 <DMA_CheckFifoParam+0xe8>
      break;
 80034e2:	bf00      	nop
    }
  } 
  
  return status; 
 80034e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	3714      	adds	r7, #20
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
 80034f2:	bf00      	nop

080034f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b089      	sub	sp, #36	@ 0x24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034fe:	2300      	movs	r3, #0
 8003500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003502:	2300      	movs	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003506:	2300      	movs	r3, #0
 8003508:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	e159      	b.n	80037c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003510:	2201      	movs	r2, #1
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4013      	ands	r3, r2
 8003522:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	429a      	cmp	r2, r3
 800352a:	f040 8148 	bne.w	80037be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f003 0303 	and.w	r3, r3, #3
 8003536:	2b01      	cmp	r3, #1
 8003538:	d005      	beq.n	8003546 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003542:	2b02      	cmp	r3, #2
 8003544:	d130      	bne.n	80035a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	689b      	ldr	r3, [r3, #8]
 800354a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	2203      	movs	r2, #3
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	43db      	mvns	r3, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4013      	ands	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	69ba      	ldr	r2, [r7, #24]
 800356c:	4313      	orrs	r3, r2
 800356e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800357c:	2201      	movs	r2, #1
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	fa02 f303 	lsl.w	r3, r2, r3
 8003584:	43db      	mvns	r3, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4013      	ands	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	091b      	lsrs	r3, r3, #4
 8003592:	f003 0201 	and.w	r2, r3, #1
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	fa02 f303 	lsl.w	r3, r2, r3
 800359c:	69ba      	ldr	r2, [r7, #24]
 800359e:	4313      	orrs	r3, r2
 80035a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f003 0303 	and.w	r3, r3, #3
 80035b0:	2b03      	cmp	r3, #3
 80035b2:	d017      	beq.n	80035e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	68db      	ldr	r3, [r3, #12]
 80035b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	005b      	lsls	r3, r3, #1
 80035be:	2203      	movs	r2, #3
 80035c0:	fa02 f303 	lsl.w	r3, r2, r3
 80035c4:	43db      	mvns	r3, r3
 80035c6:	69ba      	ldr	r2, [r7, #24]
 80035c8:	4013      	ands	r3, r2
 80035ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	69fb      	ldr	r3, [r7, #28]
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4313      	orrs	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f003 0303 	and.w	r3, r3, #3
 80035ec:	2b02      	cmp	r3, #2
 80035ee:	d123      	bne.n	8003638 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	08da      	lsrs	r2, r3, #3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3208      	adds	r2, #8
 80035f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	f003 0307 	and.w	r3, r3, #7
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	220f      	movs	r2, #15
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	4013      	ands	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	08da      	lsrs	r2, r3, #3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	3208      	adds	r2, #8
 8003632:	69b9      	ldr	r1, [r7, #24]
 8003634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	2203      	movs	r2, #3
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	4013      	ands	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f003 0203 	and.w	r2, r3, #3
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003674:	2b00      	cmp	r3, #0
 8003676:	f000 80a2 	beq.w	80037be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800367a:	2300      	movs	r3, #0
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	4b57      	ldr	r3, [pc, #348]	@ (80037dc <HAL_GPIO_Init+0x2e8>)
 8003680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003682:	4a56      	ldr	r2, [pc, #344]	@ (80037dc <HAL_GPIO_Init+0x2e8>)
 8003684:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003688:	6453      	str	r3, [r2, #68]	@ 0x44
 800368a:	4b54      	ldr	r3, [pc, #336]	@ (80037dc <HAL_GPIO_Init+0x2e8>)
 800368c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003696:	4a52      	ldr	r2, [pc, #328]	@ (80037e0 <HAL_GPIO_Init+0x2ec>)
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	089b      	lsrs	r3, r3, #2
 800369c:	3302      	adds	r3, #2
 800369e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	220f      	movs	r2, #15
 80036ae:	fa02 f303 	lsl.w	r3, r2, r3
 80036b2:	43db      	mvns	r3, r3
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	4013      	ands	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a49      	ldr	r2, [pc, #292]	@ (80037e4 <HAL_GPIO_Init+0x2f0>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d019      	beq.n	80036f6 <HAL_GPIO_Init+0x202>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a48      	ldr	r2, [pc, #288]	@ (80037e8 <HAL_GPIO_Init+0x2f4>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d013      	beq.n	80036f2 <HAL_GPIO_Init+0x1fe>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a47      	ldr	r2, [pc, #284]	@ (80037ec <HAL_GPIO_Init+0x2f8>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d00d      	beq.n	80036ee <HAL_GPIO_Init+0x1fa>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a46      	ldr	r2, [pc, #280]	@ (80037f0 <HAL_GPIO_Init+0x2fc>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d007      	beq.n	80036ea <HAL_GPIO_Init+0x1f6>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a45      	ldr	r2, [pc, #276]	@ (80037f4 <HAL_GPIO_Init+0x300>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d101      	bne.n	80036e6 <HAL_GPIO_Init+0x1f2>
 80036e2:	2304      	movs	r3, #4
 80036e4:	e008      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036e6:	2307      	movs	r3, #7
 80036e8:	e006      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036ea:	2303      	movs	r3, #3
 80036ec:	e004      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e002      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036f6:	2300      	movs	r3, #0
 80036f8:	69fa      	ldr	r2, [r7, #28]
 80036fa:	f002 0203 	and.w	r2, r2, #3
 80036fe:	0092      	lsls	r2, r2, #2
 8003700:	4093      	lsls	r3, r2
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003708:	4935      	ldr	r1, [pc, #212]	@ (80037e0 <HAL_GPIO_Init+0x2ec>)
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	089b      	lsrs	r3, r3, #2
 800370e:	3302      	adds	r3, #2
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003716:	4b38      	ldr	r3, [pc, #224]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	43db      	mvns	r3, r3
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	4013      	ands	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	4313      	orrs	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800373a:	4a2f      	ldr	r2, [pc, #188]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003740:	4b2d      	ldr	r3, [pc, #180]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	43db      	mvns	r3, r3
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4013      	ands	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	4313      	orrs	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003764:	4a24      	ldr	r2, [pc, #144]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800376a:	4b23      	ldr	r3, [pc, #140]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	4313      	orrs	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800378e:	4a1a      	ldr	r2, [pc, #104]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003794:	4b18      	ldr	r3, [pc, #96]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	43db      	mvns	r3, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4013      	ands	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d003      	beq.n	80037b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037b8:	4a0f      	ldr	r2, [pc, #60]	@ (80037f8 <HAL_GPIO_Init+0x304>)
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	3301      	adds	r3, #1
 80037c2:	61fb      	str	r3, [r7, #28]
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	2b0f      	cmp	r3, #15
 80037c8:	f67f aea2 	bls.w	8003510 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037cc:	bf00      	nop
 80037ce:	bf00      	nop
 80037d0:	3724      	adds	r7, #36	@ 0x24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	40023800 	.word	0x40023800
 80037e0:	40013800 	.word	0x40013800
 80037e4:	40020000 	.word	0x40020000
 80037e8:	40020400 	.word	0x40020400
 80037ec:	40020800 	.word	0x40020800
 80037f0:	40020c00 	.word	0x40020c00
 80037f4:	40021000 	.word	0x40021000
 80037f8:	40013c00 	.word	0x40013c00

080037fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	807b      	strh	r3, [r7, #2]
 8003808:	4613      	mov	r3, r2
 800380a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800380c:	787b      	ldrb	r3, [r7, #1]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d003      	beq.n	800381a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003812:	887a      	ldrh	r2, [r7, #2]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003818:	e003      	b.n	8003822 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800381a:	887b      	ldrh	r3, [r7, #2]
 800381c:	041a      	lsls	r2, r3, #16
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	619a      	str	r2, [r3, #24]
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr

0800382e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800382e:	b480      	push	{r7}
 8003830:	b085      	sub	sp, #20
 8003832:	af00      	add	r7, sp, #0
 8003834:	6078      	str	r0, [r7, #4]
 8003836:	460b      	mov	r3, r1
 8003838:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	695b      	ldr	r3, [r3, #20]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003840:	887a      	ldrh	r2, [r7, #2]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	4013      	ands	r3, r2
 8003846:	041a      	lsls	r2, r3, #16
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	43d9      	mvns	r1, r3
 800384c:	887b      	ldrh	r3, [r7, #2]
 800384e:	400b      	ands	r3, r1
 8003850:	431a      	orrs	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	619a      	str	r2, [r3, #24]
}
 8003856:	bf00      	nop
 8003858:	3714      	adds	r7, #20
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
	...

08003864 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b086      	sub	sp, #24
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d101      	bne.n	8003876 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e267      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b00      	cmp	r3, #0
 8003880:	d075      	beq.n	800396e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003882:	4b88      	ldr	r3, [pc, #544]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 030c 	and.w	r3, r3, #12
 800388a:	2b04      	cmp	r3, #4
 800388c:	d00c      	beq.n	80038a8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800388e:	4b85      	ldr	r3, [pc, #532]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003896:	2b08      	cmp	r3, #8
 8003898:	d112      	bne.n	80038c0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800389a:	4b82      	ldr	r3, [pc, #520]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038a6:	d10b      	bne.n	80038c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a8:	4b7e      	ldr	r3, [pc, #504]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d05b      	beq.n	800396c <HAL_RCC_OscConfig+0x108>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d157      	bne.n	800396c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	e242      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038c8:	d106      	bne.n	80038d8 <HAL_RCC_OscConfig+0x74>
 80038ca:	4b76      	ldr	r3, [pc, #472]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a75      	ldr	r2, [pc, #468]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d4:	6013      	str	r3, [r2, #0]
 80038d6:	e01d      	b.n	8003914 <HAL_RCC_OscConfig+0xb0>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038e0:	d10c      	bne.n	80038fc <HAL_RCC_OscConfig+0x98>
 80038e2:	4b70      	ldr	r3, [pc, #448]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a6f      	ldr	r2, [pc, #444]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038ec:	6013      	str	r3, [r2, #0]
 80038ee:	4b6d      	ldr	r3, [pc, #436]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a6c      	ldr	r2, [pc, #432]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	e00b      	b.n	8003914 <HAL_RCC_OscConfig+0xb0>
 80038fc:	4b69      	ldr	r3, [pc, #420]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a68      	ldr	r2, [pc, #416]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	4b66      	ldr	r3, [pc, #408]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a65      	ldr	r2, [pc, #404]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 800390e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003912:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d013      	beq.n	8003944 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391c:	f7ff f8ca 	bl	8002ab4 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003924:	f7ff f8c6 	bl	8002ab4 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b64      	cmp	r3, #100	@ 0x64
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e207      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003936:	4b5b      	ldr	r3, [pc, #364]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d0f0      	beq.n	8003924 <HAL_RCC_OscConfig+0xc0>
 8003942:	e014      	b.n	800396e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003944:	f7ff f8b6 	bl	8002ab4 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800394a:	e008      	b.n	800395e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800394c:	f7ff f8b2 	bl	8002ab4 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b64      	cmp	r3, #100	@ 0x64
 8003958:	d901      	bls.n	800395e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800395a:	2303      	movs	r3, #3
 800395c:	e1f3      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800395e:	4b51      	ldr	r3, [pc, #324]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1f0      	bne.n	800394c <HAL_RCC_OscConfig+0xe8>
 800396a:	e000      	b.n	800396e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800396c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0302 	and.w	r3, r3, #2
 8003976:	2b00      	cmp	r3, #0
 8003978:	d063      	beq.n	8003a42 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800397a:	4b4a      	ldr	r3, [pc, #296]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	f003 030c 	and.w	r3, r3, #12
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00b      	beq.n	800399e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003986:	4b47      	ldr	r3, [pc, #284]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800398e:	2b08      	cmp	r3, #8
 8003990:	d11c      	bne.n	80039cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003992:	4b44      	ldr	r3, [pc, #272]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d116      	bne.n	80039cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800399e:	4b41      	ldr	r3, [pc, #260]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d005      	beq.n	80039b6 <HAL_RCC_OscConfig+0x152>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	2b01      	cmp	r3, #1
 80039b0:	d001      	beq.n	80039b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e1c7      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039b6:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	691b      	ldr	r3, [r3, #16]
 80039c2:	00db      	lsls	r3, r3, #3
 80039c4:	4937      	ldr	r1, [pc, #220]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ca:	e03a      	b.n	8003a42 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d020      	beq.n	8003a16 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039d4:	4b34      	ldr	r3, [pc, #208]	@ (8003aa8 <HAL_RCC_OscConfig+0x244>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039da:	f7ff f86b 	bl	8002ab4 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039e0:	e008      	b.n	80039f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039e2:	f7ff f867 	bl	8002ab4 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e1a8      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039f4:	4b2b      	ldr	r3, [pc, #172]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d0f0      	beq.n	80039e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a00:	4b28      	ldr	r3, [pc, #160]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	691b      	ldr	r3, [r3, #16]
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	4925      	ldr	r1, [pc, #148]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	600b      	str	r3, [r1, #0]
 8003a14:	e015      	b.n	8003a42 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a16:	4b24      	ldr	r3, [pc, #144]	@ (8003aa8 <HAL_RCC_OscConfig+0x244>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a1c:	f7ff f84a 	bl	8002ab4 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a24:	f7ff f846 	bl	8002ab4 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e187      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a36:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0302 	and.w	r3, r3, #2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d036      	beq.n	8003abc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	695b      	ldr	r3, [r3, #20]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d016      	beq.n	8003a84 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a56:	4b15      	ldr	r3, [pc, #84]	@ (8003aac <HAL_RCC_OscConfig+0x248>)
 8003a58:	2201      	movs	r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a5c:	f7ff f82a 	bl	8002ab4 <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a64:	f7ff f826 	bl	8002ab4 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e167      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a76:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa4 <HAL_RCC_OscConfig+0x240>)
 8003a78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f0      	beq.n	8003a64 <HAL_RCC_OscConfig+0x200>
 8003a82:	e01b      	b.n	8003abc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a84:	4b09      	ldr	r3, [pc, #36]	@ (8003aac <HAL_RCC_OscConfig+0x248>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a8a:	f7ff f813 	bl	8002ab4 <HAL_GetTick>
 8003a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a90:	e00e      	b.n	8003ab0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a92:	f7ff f80f 	bl	8002ab4 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d907      	bls.n	8003ab0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e150      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	42470000 	.word	0x42470000
 8003aac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ab0:	4b88      	ldr	r3, [pc, #544]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003ab2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ab4:	f003 0302 	and.w	r3, r3, #2
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d1ea      	bne.n	8003a92 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 0304 	and.w	r3, r3, #4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	f000 8097 	beq.w	8003bf8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aca:	2300      	movs	r3, #0
 8003acc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ace:	4b81      	ldr	r3, [pc, #516]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10f      	bne.n	8003afa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ada:	2300      	movs	r3, #0
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	4b7d      	ldr	r3, [pc, #500]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae2:	4a7c      	ldr	r2, [pc, #496]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003ae4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ae8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aea:	4b7a      	ldr	r3, [pc, #488]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003af2:	60bb      	str	r3, [r7, #8]
 8003af4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003af6:	2301      	movs	r3, #1
 8003af8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003afa:	4b77      	ldr	r3, [pc, #476]	@ (8003cd8 <HAL_RCC_OscConfig+0x474>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d118      	bne.n	8003b38 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b06:	4b74      	ldr	r3, [pc, #464]	@ (8003cd8 <HAL_RCC_OscConfig+0x474>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a73      	ldr	r2, [pc, #460]	@ (8003cd8 <HAL_RCC_OscConfig+0x474>)
 8003b0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b12:	f7fe ffcf 	bl	8002ab4 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b18:	e008      	b.n	8003b2c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b1a:	f7fe ffcb 	bl	8002ab4 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d901      	bls.n	8003b2c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e10c      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2c:	4b6a      	ldr	r3, [pc, #424]	@ (8003cd8 <HAL_RCC_OscConfig+0x474>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d0f0      	beq.n	8003b1a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d106      	bne.n	8003b4e <HAL_RCC_OscConfig+0x2ea>
 8003b40:	4b64      	ldr	r3, [pc, #400]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b44:	4a63      	ldr	r2, [pc, #396]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b46:	f043 0301 	orr.w	r3, r3, #1
 8003b4a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b4c:	e01c      	b.n	8003b88 <HAL_RCC_OscConfig+0x324>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	2b05      	cmp	r3, #5
 8003b54:	d10c      	bne.n	8003b70 <HAL_RCC_OscConfig+0x30c>
 8003b56:	4b5f      	ldr	r3, [pc, #380]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b5a:	4a5e      	ldr	r2, [pc, #376]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b5c:	f043 0304 	orr.w	r3, r3, #4
 8003b60:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b62:	4b5c      	ldr	r3, [pc, #368]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b66:	4a5b      	ldr	r2, [pc, #364]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b68:	f043 0301 	orr.w	r3, r3, #1
 8003b6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b6e:	e00b      	b.n	8003b88 <HAL_RCC_OscConfig+0x324>
 8003b70:	4b58      	ldr	r3, [pc, #352]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b74:	4a57      	ldr	r2, [pc, #348]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b76:	f023 0301 	bic.w	r3, r3, #1
 8003b7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b7c:	4b55      	ldr	r3, [pc, #340]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b80:	4a54      	ldr	r2, [pc, #336]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003b82:	f023 0304 	bic.w	r3, r3, #4
 8003b86:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d015      	beq.n	8003bbc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b90:	f7fe ff90 	bl	8002ab4 <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b96:	e00a      	b.n	8003bae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b98:	f7fe ff8c 	bl	8002ab4 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d901      	bls.n	8003bae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003baa:	2303      	movs	r3, #3
 8003bac:	e0cb      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bae:	4b49      	ldr	r3, [pc, #292]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003bb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d0ee      	beq.n	8003b98 <HAL_RCC_OscConfig+0x334>
 8003bba:	e014      	b.n	8003be6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bbc:	f7fe ff7a 	bl	8002ab4 <HAL_GetTick>
 8003bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bc2:	e00a      	b.n	8003bda <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc4:	f7fe ff76 	bl	8002ab4 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d901      	bls.n	8003bda <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e0b5      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bda:	4b3e      	ldr	r3, [pc, #248]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bde:	f003 0302 	and.w	r3, r3, #2
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1ee      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003be6:	7dfb      	ldrb	r3, [r7, #23]
 8003be8:	2b01      	cmp	r3, #1
 8003bea:	d105      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bec:	4b39      	ldr	r3, [pc, #228]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	4a38      	ldr	r2, [pc, #224]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003bf2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bf6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	f000 80a1 	beq.w	8003d44 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c02:	4b34      	ldr	r3, [pc, #208]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 030c 	and.w	r3, r3, #12
 8003c0a:	2b08      	cmp	r3, #8
 8003c0c:	d05c      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2b02      	cmp	r3, #2
 8003c14:	d141      	bne.n	8003c9a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c16:	4b31      	ldr	r3, [pc, #196]	@ (8003cdc <HAL_RCC_OscConfig+0x478>)
 8003c18:	2200      	movs	r2, #0
 8003c1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c1c:	f7fe ff4a 	bl	8002ab4 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c24:	f7fe ff46 	bl	8002ab4 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e087      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c36:	4b27      	ldr	r3, [pc, #156]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1f0      	bne.n	8003c24 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	69da      	ldr	r2, [r3, #28]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	431a      	orrs	r2, r3
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c50:	019b      	lsls	r3, r3, #6
 8003c52:	431a      	orrs	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c58:	085b      	lsrs	r3, r3, #1
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	041b      	lsls	r3, r3, #16
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c64:	061b      	lsls	r3, r3, #24
 8003c66:	491b      	ldr	r1, [pc, #108]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cdc <HAL_RCC_OscConfig+0x478>)
 8003c6e:	2201      	movs	r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c72:	f7fe ff1f 	bl	8002ab4 <HAL_GetTick>
 8003c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c78:	e008      	b.n	8003c8c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c7a:	f7fe ff1b 	bl	8002ab4 <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	693b      	ldr	r3, [r7, #16]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d901      	bls.n	8003c8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	e05c      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c8c:	4b11      	ldr	r3, [pc, #68]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d0f0      	beq.n	8003c7a <HAL_RCC_OscConfig+0x416>
 8003c98:	e054      	b.n	8003d44 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c9a:	4b10      	ldr	r3, [pc, #64]	@ (8003cdc <HAL_RCC_OscConfig+0x478>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca0:	f7fe ff08 	bl	8002ab4 <HAL_GetTick>
 8003ca4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ca6:	e008      	b.n	8003cba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ca8:	f7fe ff04 	bl	8002ab4 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d901      	bls.n	8003cba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cb6:	2303      	movs	r3, #3
 8003cb8:	e045      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cba:	4b06      	ldr	r3, [pc, #24]	@ (8003cd4 <HAL_RCC_OscConfig+0x470>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1f0      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x444>
 8003cc6:	e03d      	b.n	8003d44 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d107      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e038      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	40007000 	.word	0x40007000
 8003cdc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ce0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d50 <HAL_RCC_OscConfig+0x4ec>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d028      	beq.n	8003d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d121      	bne.n	8003d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d11a      	bne.n	8003d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d10:	4013      	ands	r3, r2
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d16:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d111      	bne.n	8003d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d26:	085b      	lsrs	r3, r3, #1
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d107      	bne.n	8003d40 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d001      	beq.n	8003d44 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e000      	b.n	8003d46 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d44:	2300      	movs	r3, #0
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3718      	adds	r7, #24
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40023800 	.word	0x40023800

08003d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d101      	bne.n	8003d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e0cc      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d68:	4b68      	ldr	r3, [pc, #416]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	683a      	ldr	r2, [r7, #0]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d90c      	bls.n	8003d90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d76:	4b65      	ldr	r3, [pc, #404]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d78:	683a      	ldr	r2, [r7, #0]
 8003d7a:	b2d2      	uxtb	r2, r2
 8003d7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d7e:	4b63      	ldr	r3, [pc, #396]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0307 	and.w	r3, r3, #7
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d001      	beq.n	8003d90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e0b8      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f003 0302 	and.w	r3, r3, #2
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d020      	beq.n	8003dde <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d005      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003da8:	4b59      	ldr	r3, [pc, #356]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	4a58      	ldr	r2, [pc, #352]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003db2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0308 	and.w	r3, r3, #8
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d005      	beq.n	8003dcc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003dc0:	4b53      	ldr	r3, [pc, #332]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	4a52      	ldr	r2, [pc, #328]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dcc:	4b50      	ldr	r3, [pc, #320]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	494d      	ldr	r1, [pc, #308]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0301 	and.w	r3, r3, #1
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d044      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d107      	bne.n	8003e02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003df2:	4b47      	ldr	r3, [pc, #284]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d119      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e07f      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	2b02      	cmp	r3, #2
 8003e08:	d003      	beq.n	8003e12 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e0e:	2b03      	cmp	r3, #3
 8003e10:	d107      	bne.n	8003e22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e12:	4b3f      	ldr	r3, [pc, #252]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d109      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e06f      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e22:	4b3b      	ldr	r3, [pc, #236]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e067      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e32:	4b37      	ldr	r3, [pc, #220]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f023 0203 	bic.w	r2, r3, #3
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	4934      	ldr	r1, [pc, #208]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e44:	f7fe fe36 	bl	8002ab4 <HAL_GetTick>
 8003e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e4a:	e00a      	b.n	8003e62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e4c:	f7fe fe32 	bl	8002ab4 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e5a:	4293      	cmp	r3, r2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e04f      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e62:	4b2b      	ldr	r3, [pc, #172]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	f003 020c 	and.w	r2, r3, #12
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	009b      	lsls	r3, r3, #2
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d1eb      	bne.n	8003e4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e74:	4b25      	ldr	r3, [pc, #148]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0307 	and.w	r3, r3, #7
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d20c      	bcs.n	8003e9c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e82:	4b22      	ldr	r3, [pc, #136]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	b2d2      	uxtb	r2, r2
 8003e88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e8a:	4b20      	ldr	r3, [pc, #128]	@ (8003f0c <HAL_RCC_ClockConfig+0x1b8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0307 	and.w	r3, r3, #7
 8003e92:	683a      	ldr	r2, [r7, #0]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d001      	beq.n	8003e9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e032      	b.n	8003f02 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d008      	beq.n	8003eba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ea8:	4b19      	ldr	r3, [pc, #100]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	4916      	ldr	r1, [pc, #88]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 0308 	and.w	r3, r3, #8
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d009      	beq.n	8003eda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ec6:	4b12      	ldr	r3, [pc, #72]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	00db      	lsls	r3, r3, #3
 8003ed4:	490e      	ldr	r1, [pc, #56]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003eda:	f000 f821 	bl	8003f20 <HAL_RCC_GetSysClockFreq>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f10 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	091b      	lsrs	r3, r3, #4
 8003ee6:	f003 030f 	and.w	r3, r3, #15
 8003eea:	490a      	ldr	r1, [pc, #40]	@ (8003f14 <HAL_RCC_ClockConfig+0x1c0>)
 8003eec:	5ccb      	ldrb	r3, [r1, r3]
 8003eee:	fa22 f303 	lsr.w	r3, r2, r3
 8003ef2:	4a09      	ldr	r2, [pc, #36]	@ (8003f18 <HAL_RCC_ClockConfig+0x1c4>)
 8003ef4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003ef6:	4b09      	ldr	r3, [pc, #36]	@ (8003f1c <HAL_RCC_ClockConfig+0x1c8>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4618      	mov	r0, r3
 8003efc:	f7fe fd96 	bl	8002a2c <HAL_InitTick>

  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3710      	adds	r7, #16
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40023c00 	.word	0x40023c00
 8003f10:	40023800 	.word	0x40023800
 8003f14:	08009e50 	.word	0x08009e50
 8003f18:	20000000 	.word	0x20000000
 8003f1c:	20000004 	.word	0x20000004

08003f20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f24:	b094      	sub	sp, #80	@ 0x50
 8003f26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f30:	2300      	movs	r3, #0
 8003f32:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f34:	2300      	movs	r3, #0
 8003f36:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f38:	4b79      	ldr	r3, [pc, #484]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f003 030c 	and.w	r3, r3, #12
 8003f40:	2b08      	cmp	r3, #8
 8003f42:	d00d      	beq.n	8003f60 <HAL_RCC_GetSysClockFreq+0x40>
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	f200 80e1 	bhi.w	800410c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d002      	beq.n	8003f54 <HAL_RCC_GetSysClockFreq+0x34>
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	d003      	beq.n	8003f5a <HAL_RCC_GetSysClockFreq+0x3a>
 8003f52:	e0db      	b.n	800410c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f54:	4b73      	ldr	r3, [pc, #460]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f56:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f58:	e0db      	b.n	8004112 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f5a:	4b73      	ldr	r3, [pc, #460]	@ (8004128 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f5c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f5e:	e0d8      	b.n	8004112 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f60:	4b6f      	ldr	r3, [pc, #444]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f68:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f6a:	4b6d      	ldr	r3, [pc, #436]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d063      	beq.n	800403e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f76:	4b6a      	ldr	r3, [pc, #424]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	099b      	lsrs	r3, r3, #6
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f80:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f88:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f8e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f92:	4622      	mov	r2, r4
 8003f94:	462b      	mov	r3, r5
 8003f96:	f04f 0000 	mov.w	r0, #0
 8003f9a:	f04f 0100 	mov.w	r1, #0
 8003f9e:	0159      	lsls	r1, r3, #5
 8003fa0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fa4:	0150      	lsls	r0, r2, #5
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4621      	mov	r1, r4
 8003fac:	1a51      	subs	r1, r2, r1
 8003fae:	6139      	str	r1, [r7, #16]
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	eb63 0301 	sbc.w	r3, r3, r1
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	f04f 0200 	mov.w	r2, #0
 8003fbc:	f04f 0300 	mov.w	r3, #0
 8003fc0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fc4:	4659      	mov	r1, fp
 8003fc6:	018b      	lsls	r3, r1, #6
 8003fc8:	4651      	mov	r1, sl
 8003fca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fce:	4651      	mov	r1, sl
 8003fd0:	018a      	lsls	r2, r1, #6
 8003fd2:	4651      	mov	r1, sl
 8003fd4:	ebb2 0801 	subs.w	r8, r2, r1
 8003fd8:	4659      	mov	r1, fp
 8003fda:	eb63 0901 	sbc.w	r9, r3, r1
 8003fde:	f04f 0200 	mov.w	r2, #0
 8003fe2:	f04f 0300 	mov.w	r3, #0
 8003fe6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ff2:	4690      	mov	r8, r2
 8003ff4:	4699      	mov	r9, r3
 8003ff6:	4623      	mov	r3, r4
 8003ff8:	eb18 0303 	adds.w	r3, r8, r3
 8003ffc:	60bb      	str	r3, [r7, #8]
 8003ffe:	462b      	mov	r3, r5
 8004000:	eb49 0303 	adc.w	r3, r9, r3
 8004004:	60fb      	str	r3, [r7, #12]
 8004006:	f04f 0200 	mov.w	r2, #0
 800400a:	f04f 0300 	mov.w	r3, #0
 800400e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004012:	4629      	mov	r1, r5
 8004014:	024b      	lsls	r3, r1, #9
 8004016:	4621      	mov	r1, r4
 8004018:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800401c:	4621      	mov	r1, r4
 800401e:	024a      	lsls	r2, r1, #9
 8004020:	4610      	mov	r0, r2
 8004022:	4619      	mov	r1, r3
 8004024:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004026:	2200      	movs	r2, #0
 8004028:	62bb      	str	r3, [r7, #40]	@ 0x28
 800402a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800402c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004030:	f7fc fe32 	bl	8000c98 <__aeabi_uldivmod>
 8004034:	4602      	mov	r2, r0
 8004036:	460b      	mov	r3, r1
 8004038:	4613      	mov	r3, r2
 800403a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800403c:	e058      	b.n	80040f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800403e:	4b38      	ldr	r3, [pc, #224]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x200>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	099b      	lsrs	r3, r3, #6
 8004044:	2200      	movs	r2, #0
 8004046:	4618      	mov	r0, r3
 8004048:	4611      	mov	r1, r2
 800404a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800404e:	623b      	str	r3, [r7, #32]
 8004050:	2300      	movs	r3, #0
 8004052:	627b      	str	r3, [r7, #36]	@ 0x24
 8004054:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004058:	4642      	mov	r2, r8
 800405a:	464b      	mov	r3, r9
 800405c:	f04f 0000 	mov.w	r0, #0
 8004060:	f04f 0100 	mov.w	r1, #0
 8004064:	0159      	lsls	r1, r3, #5
 8004066:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800406a:	0150      	lsls	r0, r2, #5
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	4641      	mov	r1, r8
 8004072:	ebb2 0a01 	subs.w	sl, r2, r1
 8004076:	4649      	mov	r1, r9
 8004078:	eb63 0b01 	sbc.w	fp, r3, r1
 800407c:	f04f 0200 	mov.w	r2, #0
 8004080:	f04f 0300 	mov.w	r3, #0
 8004084:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004088:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800408c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004090:	ebb2 040a 	subs.w	r4, r2, sl
 8004094:	eb63 050b 	sbc.w	r5, r3, fp
 8004098:	f04f 0200 	mov.w	r2, #0
 800409c:	f04f 0300 	mov.w	r3, #0
 80040a0:	00eb      	lsls	r3, r5, #3
 80040a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040a6:	00e2      	lsls	r2, r4, #3
 80040a8:	4614      	mov	r4, r2
 80040aa:	461d      	mov	r5, r3
 80040ac:	4643      	mov	r3, r8
 80040ae:	18e3      	adds	r3, r4, r3
 80040b0:	603b      	str	r3, [r7, #0]
 80040b2:	464b      	mov	r3, r9
 80040b4:	eb45 0303 	adc.w	r3, r5, r3
 80040b8:	607b      	str	r3, [r7, #4]
 80040ba:	f04f 0200 	mov.w	r2, #0
 80040be:	f04f 0300 	mov.w	r3, #0
 80040c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040c6:	4629      	mov	r1, r5
 80040c8:	028b      	lsls	r3, r1, #10
 80040ca:	4621      	mov	r1, r4
 80040cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040d0:	4621      	mov	r1, r4
 80040d2:	028a      	lsls	r2, r1, #10
 80040d4:	4610      	mov	r0, r2
 80040d6:	4619      	mov	r1, r3
 80040d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040da:	2200      	movs	r2, #0
 80040dc:	61bb      	str	r3, [r7, #24]
 80040de:	61fa      	str	r2, [r7, #28]
 80040e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040e4:	f7fc fdd8 	bl	8000c98 <__aeabi_uldivmod>
 80040e8:	4602      	mov	r2, r0
 80040ea:	460b      	mov	r3, r1
 80040ec:	4613      	mov	r3, r2
 80040ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80040f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004120 <HAL_RCC_GetSysClockFreq+0x200>)
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	0c1b      	lsrs	r3, r3, #16
 80040f6:	f003 0303 	and.w	r3, r3, #3
 80040fa:	3301      	adds	r3, #1
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004100:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004104:	fbb2 f3f3 	udiv	r3, r2, r3
 8004108:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800410a:	e002      	b.n	8004112 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800410c:	4b05      	ldr	r3, [pc, #20]	@ (8004124 <HAL_RCC_GetSysClockFreq+0x204>)
 800410e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004110:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004112:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004114:	4618      	mov	r0, r3
 8004116:	3750      	adds	r7, #80	@ 0x50
 8004118:	46bd      	mov	sp, r7
 800411a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800411e:	bf00      	nop
 8004120:	40023800 	.word	0x40023800
 8004124:	00f42400 	.word	0x00f42400
 8004128:	007a1200 	.word	0x007a1200

0800412c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004130:	4b03      	ldr	r3, [pc, #12]	@ (8004140 <HAL_RCC_GetHCLKFreq+0x14>)
 8004132:	681b      	ldr	r3, [r3, #0]
}
 8004134:	4618      	mov	r0, r3
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20000000 	.word	0x20000000

08004144 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004148:	f7ff fff0 	bl	800412c <HAL_RCC_GetHCLKFreq>
 800414c:	4602      	mov	r2, r0
 800414e:	4b05      	ldr	r3, [pc, #20]	@ (8004164 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	0a9b      	lsrs	r3, r3, #10
 8004154:	f003 0307 	and.w	r3, r3, #7
 8004158:	4903      	ldr	r1, [pc, #12]	@ (8004168 <HAL_RCC_GetPCLK1Freq+0x24>)
 800415a:	5ccb      	ldrb	r3, [r1, r3]
 800415c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004160:	4618      	mov	r0, r3
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40023800 	.word	0x40023800
 8004168:	08009e60 	.word	0x08009e60

0800416c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004170:	f7ff ffdc 	bl	800412c <HAL_RCC_GetHCLKFreq>
 8004174:	4602      	mov	r2, r0
 8004176:	4b05      	ldr	r3, [pc, #20]	@ (800418c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	0b5b      	lsrs	r3, r3, #13
 800417c:	f003 0307 	and.w	r3, r3, #7
 8004180:	4903      	ldr	r1, [pc, #12]	@ (8004190 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004182:	5ccb      	ldrb	r3, [r1, r3]
 8004184:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004188:	4618      	mov	r0, r3
 800418a:	bd80      	pop	{r7, pc}
 800418c:	40023800 	.word	0x40023800
 8004190:	08009e60 	.word	0x08009e60

08004194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e042      	b.n	800422c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7fe f962 	bl	8002484 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2224      	movs	r2, #36	@ 0x24
 80041c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68da      	ldr	r2, [r3, #12]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f000 ff6d 	bl	80050b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	691a      	ldr	r2, [r3, #16]
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695a      	ldr	r2, [r3, #20]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800420c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2220      	movs	r2, #32
 8004218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2220      	movs	r2, #32
 8004220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	2200      	movs	r2, #0
 8004228:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3708      	adds	r7, #8
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b08c      	sub	sp, #48	@ 0x30
 8004238:	af00      	add	r7, sp, #0
 800423a:	60f8      	str	r0, [r7, #12]
 800423c:	60b9      	str	r1, [r7, #8]
 800423e:	4613      	mov	r3, r2
 8004240:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b20      	cmp	r3, #32
 800424c:	d162      	bne.n	8004314 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d002      	beq.n	800425a <HAL_UART_Transmit_DMA+0x26>
 8004254:	88fb      	ldrh	r3, [r7, #6]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e05b      	b.n	8004316 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800425e:	68ba      	ldr	r2, [r7, #8]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	88fa      	ldrh	r2, [r7, #6]
 8004268:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	88fa      	ldrh	r2, [r7, #6]
 800426e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2200      	movs	r2, #0
 8004274:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2221      	movs	r2, #33	@ 0x21
 800427a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004282:	4a27      	ldr	r2, [pc, #156]	@ (8004320 <HAL_UART_Transmit_DMA+0xec>)
 8004284:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428a:	4a26      	ldr	r2, [pc, #152]	@ (8004324 <HAL_UART_Transmit_DMA+0xf0>)
 800428c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004292:	4a25      	ldr	r2, [pc, #148]	@ (8004328 <HAL_UART_Transmit_DMA+0xf4>)
 8004294:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429a:	2200      	movs	r2, #0
 800429c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800429e:	f107 0308 	add.w	r3, r7, #8
 80042a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80042a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042aa:	6819      	ldr	r1, [r3, #0]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3304      	adds	r3, #4
 80042b2:	461a      	mov	r2, r3
 80042b4:	88fb      	ldrh	r3, [r7, #6]
 80042b6:	f7fe fdc9 	bl	8002e4c <HAL_DMA_Start_IT>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d008      	beq.n	80042d2 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2210      	movs	r2, #16
 80042c4:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2220      	movs	r2, #32
 80042ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e021      	b.n	8004316 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80042da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	3314      	adds	r3, #20
 80042e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	e853 3f00 	ldrex	r3, [r3]
 80042ea:	617b      	str	r3, [r7, #20]
   return(result);
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	3314      	adds	r3, #20
 80042fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80042fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004300:	6a39      	ldr	r1, [r7, #32]
 8004302:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004304:	e841 2300 	strex	r3, r2, [r1]
 8004308:	61fb      	str	r3, [r7, #28]
   return(result);
 800430a:	69fb      	ldr	r3, [r7, #28]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1e5      	bne.n	80042dc <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8004310:	2300      	movs	r3, #0
 8004312:	e000      	b.n	8004316 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8004314:	2302      	movs	r3, #2
  }
}
 8004316:	4618      	mov	r0, r3
 8004318:	3730      	adds	r7, #48	@ 0x30
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	08004935 	.word	0x08004935
 8004324:	080049cf 	.word	0x080049cf
 8004328:	08004b53 	.word	0x08004b53

0800432c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	4613      	mov	r3, r2
 8004338:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b20      	cmp	r3, #32
 8004344:	d112      	bne.n	800436c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <HAL_UART_Receive_DMA+0x26>
 800434c:	88fb      	ldrh	r3, [r7, #6]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e00b      	b.n	800436e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800435c:	88fb      	ldrh	r3, [r7, #6]
 800435e:	461a      	mov	r2, r3
 8004360:	68b9      	ldr	r1, [r7, #8]
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f000 fc40 	bl	8004be8 <UART_Start_Receive_DMA>
 8004368:	4603      	mov	r3, r0
 800436a:	e000      	b.n	800436e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800436c:	2302      	movs	r3, #2
  }
}
 800436e:	4618      	mov	r0, r3
 8004370:	3710      	adds	r7, #16
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
	...

08004378 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b0ba      	sub	sp, #232	@ 0xe8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800439e:	2300      	movs	r3, #0
 80043a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80043a4:	2300      	movs	r3, #0
 80043a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ae:	f003 030f 	and.w	r3, r3, #15
 80043b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80043b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d10f      	bne.n	80043de <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043c2:	f003 0320 	and.w	r3, r3, #32
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d009      	beq.n	80043de <HAL_UART_IRQHandler+0x66>
 80043ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f000 fdb0 	bl	8004f3c <UART_Receive_IT>
      return;
 80043dc:	e273      	b.n	80048c6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80043de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	f000 80de 	beq.w	80045a4 <HAL_UART_IRQHandler+0x22c>
 80043e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d106      	bne.n	8004402 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80043f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043f8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f000 80d1 	beq.w	80045a4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00b      	beq.n	8004426 <HAL_UART_IRQHandler+0xae>
 800440e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004416:	2b00      	cmp	r3, #0
 8004418:	d005      	beq.n	8004426 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441e:	f043 0201 	orr.w	r2, r3, #1
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004426:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b00      	cmp	r3, #0
 8004430:	d00b      	beq.n	800444a <HAL_UART_IRQHandler+0xd2>
 8004432:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	d005      	beq.n	800444a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004442:	f043 0202 	orr.w	r2, r3, #2
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800444a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00b      	beq.n	800446e <HAL_UART_IRQHandler+0xf6>
 8004456:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800445a:	f003 0301 	and.w	r3, r3, #1
 800445e:	2b00      	cmp	r3, #0
 8004460:	d005      	beq.n	800446e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004466:	f043 0204 	orr.w	r2, r3, #4
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800446e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b00      	cmp	r3, #0
 8004478:	d011      	beq.n	800449e <HAL_UART_IRQHandler+0x126>
 800447a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800447e:	f003 0320 	and.w	r3, r3, #32
 8004482:	2b00      	cmp	r3, #0
 8004484:	d105      	bne.n	8004492 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004486:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d005      	beq.n	800449e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004496:	f043 0208 	orr.w	r2, r3, #8
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	f000 820a 	beq.w	80048bc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ac:	f003 0320 	and.w	r3, r3, #32
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d008      	beq.n	80044c6 <HAL_UART_IRQHandler+0x14e>
 80044b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044b8:	f003 0320 	and.w	r3, r3, #32
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d002      	beq.n	80044c6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 fd3b 	bl	8004f3c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044d0:	2b40      	cmp	r3, #64	@ 0x40
 80044d2:	bf0c      	ite	eq
 80044d4:	2301      	moveq	r3, #1
 80044d6:	2300      	movne	r3, #0
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e2:	f003 0308 	and.w	r3, r3, #8
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d103      	bne.n	80044f2 <HAL_UART_IRQHandler+0x17a>
 80044ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d04f      	beq.n	8004592 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f000 fc46 	bl	8004d84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004502:	2b40      	cmp	r3, #64	@ 0x40
 8004504:	d141      	bne.n	800458a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	3314      	adds	r3, #20
 800450c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004510:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004514:	e853 3f00 	ldrex	r3, [r3]
 8004518:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800451c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004520:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004524:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3314      	adds	r3, #20
 800452e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004532:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004536:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800453e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004542:	e841 2300 	strex	r3, r2, [r1]
 8004546:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800454a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1d9      	bne.n	8004506 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004556:	2b00      	cmp	r3, #0
 8004558:	d013      	beq.n	8004582 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800455e:	4a8a      	ldr	r2, [pc, #552]	@ (8004788 <HAL_UART_IRQHandler+0x410>)
 8004560:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004566:	4618      	mov	r0, r3
 8004568:	f7fe fd38 	bl	8002fdc <HAL_DMA_Abort_IT>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d016      	beq.n	80045a0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004578:	687a      	ldr	r2, [r7, #4]
 800457a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800457c:	4610      	mov	r0, r2
 800457e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004580:	e00e      	b.n	80045a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f9c0 	bl	8004908 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004588:	e00a      	b.n	80045a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f000 f9bc 	bl	8004908 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004590:	e006      	b.n	80045a0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f9b8 	bl	8004908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2200      	movs	r2, #0
 800459c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800459e:	e18d      	b.n	80048bc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045a0:	bf00      	nop
    return;
 80045a2:	e18b      	b.n	80048bc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	f040 8167 	bne.w	800487c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045b2:	f003 0310 	and.w	r3, r3, #16
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	f000 8160 	beq.w	800487c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80045bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045c0:	f003 0310 	and.w	r3, r3, #16
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 8159 	beq.w	800487c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80045ca:	2300      	movs	r3, #0
 80045cc:	60bb      	str	r3, [r7, #8]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	60bb      	str	r3, [r7, #8]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	60bb      	str	r3, [r7, #8]
 80045de:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045ea:	2b40      	cmp	r3, #64	@ 0x40
 80045ec:	f040 80ce 	bne.w	800478c <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80045fc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004600:	2b00      	cmp	r3, #0
 8004602:	f000 80a9 	beq.w	8004758 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800460a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800460e:	429a      	cmp	r2, r3
 8004610:	f080 80a2 	bcs.w	8004758 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800461a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004620:	69db      	ldr	r3, [r3, #28]
 8004622:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004626:	f000 8088 	beq.w	800473a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	330c      	adds	r3, #12
 8004630:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004634:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004638:	e853 3f00 	ldrex	r3, [r3]
 800463c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004640:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004644:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004648:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	330c      	adds	r3, #12
 8004652:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004656:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800465a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004662:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004666:	e841 2300 	strex	r3, r2, [r1]
 800466a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800466e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004672:	2b00      	cmp	r3, #0
 8004674:	d1d9      	bne.n	800462a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	3314      	adds	r3, #20
 800467c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800467e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004680:	e853 3f00 	ldrex	r3, [r3]
 8004684:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004686:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004688:	f023 0301 	bic.w	r3, r3, #1
 800468c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	3314      	adds	r3, #20
 8004696:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800469a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800469e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046a0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80046a2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80046a6:	e841 2300 	strex	r3, r2, [r1]
 80046aa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80046ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1e1      	bne.n	8004676 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	3314      	adds	r3, #20
 80046b8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80046bc:	e853 3f00 	ldrex	r3, [r3]
 80046c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80046c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80046c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80046c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	3314      	adds	r3, #20
 80046d2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80046d6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80046d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046da:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80046dc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80046de:	e841 2300 	strex	r3, r2, [r1]
 80046e2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80046e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d1e3      	bne.n	80046b2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2220      	movs	r2, #32
 80046ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2200      	movs	r2, #0
 80046f6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	330c      	adds	r3, #12
 80046fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004702:	e853 3f00 	ldrex	r3, [r3]
 8004706:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004708:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800470a:	f023 0310 	bic.w	r3, r3, #16
 800470e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	330c      	adds	r3, #12
 8004718:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800471c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800471e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004720:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004722:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004724:	e841 2300 	strex	r3, r2, [r1]
 8004728:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800472a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800472c:	2b00      	cmp	r3, #0
 800472e:	d1e3      	bne.n	80046f8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004734:	4618      	mov	r0, r3
 8004736:	f7fe fbe1 	bl	8002efc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2202      	movs	r2, #2
 800473e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004748:	b29b      	uxth	r3, r3
 800474a:	1ad3      	subs	r3, r2, r3
 800474c:	b29b      	uxth	r3, r3
 800474e:	4619      	mov	r1, r3
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f000 f8e3 	bl	800491c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004756:	e0b3      	b.n	80048c0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800475c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004760:	429a      	cmp	r2, r3
 8004762:	f040 80ad 	bne.w	80048c0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800476a:	69db      	ldr	r3, [r3, #28]
 800476c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004770:	f040 80a6 	bne.w	80048c0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2202      	movs	r2, #2
 8004778:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800477e:	4619      	mov	r1, r3
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f8cb 	bl	800491c <HAL_UARTEx_RxEventCallback>
      return;
 8004786:	e09b      	b.n	80048c0 <HAL_UART_IRQHandler+0x548>
 8004788:	08004e4b 	.word	0x08004e4b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004794:	b29b      	uxth	r3, r3
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f000 808e 	beq.w	80048c4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80047a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f000 8089 	beq.w	80048c4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	330c      	adds	r3, #12
 80047b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047bc:	e853 3f00 	ldrex	r3, [r3]
 80047c0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80047c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	330c      	adds	r3, #12
 80047d2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80047d6:	647a      	str	r2, [r7, #68]	@ 0x44
 80047d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80047dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047de:	e841 2300 	strex	r3, r2, [r1]
 80047e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1e3      	bne.n	80047b2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	3314      	adds	r3, #20
 80047f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f4:	e853 3f00 	ldrex	r3, [r3]
 80047f8:	623b      	str	r3, [r7, #32]
   return(result);
 80047fa:	6a3b      	ldr	r3, [r7, #32]
 80047fc:	f023 0301 	bic.w	r3, r3, #1
 8004800:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3314      	adds	r3, #20
 800480a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800480e:	633a      	str	r2, [r7, #48]	@ 0x30
 8004810:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004814:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800481c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e3      	bne.n	80047ea <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2220      	movs	r2, #32
 8004826:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	330c      	adds	r3, #12
 8004836:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	e853 3f00 	ldrex	r3, [r3]
 800483e:	60fb      	str	r3, [r7, #12]
   return(result);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f023 0310 	bic.w	r3, r3, #16
 8004846:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	330c      	adds	r3, #12
 8004850:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004854:	61fa      	str	r2, [r7, #28]
 8004856:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004858:	69b9      	ldr	r1, [r7, #24]
 800485a:	69fa      	ldr	r2, [r7, #28]
 800485c:	e841 2300 	strex	r3, r2, [r1]
 8004860:	617b      	str	r3, [r7, #20]
   return(result);
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1e3      	bne.n	8004830 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2202      	movs	r2, #2
 800486c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800486e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004872:	4619      	mov	r1, r3
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f851 	bl	800491c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800487a:	e023      	b.n	80048c4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800487c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004884:	2b00      	cmp	r3, #0
 8004886:	d009      	beq.n	800489c <HAL_UART_IRQHandler+0x524>
 8004888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800488c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004890:	2b00      	cmp	r3, #0
 8004892:	d003      	beq.n	800489c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 fae9 	bl	8004e6c <UART_Transmit_IT>
    return;
 800489a:	e014      	b.n	80048c6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800489c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00e      	beq.n	80048c6 <HAL_UART_IRQHandler+0x54e>
 80048a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d008      	beq.n	80048c6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f000 fb29 	bl	8004f0c <UART_EndTransmit_IT>
    return;
 80048ba:	e004      	b.n	80048c6 <HAL_UART_IRQHandler+0x54e>
    return;
 80048bc:	bf00      	nop
 80048be:	e002      	b.n	80048c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80048c0:	bf00      	nop
 80048c2:	e000      	b.n	80048c6 <HAL_UART_IRQHandler+0x54e>
      return;
 80048c4:	bf00      	nop
  }
}
 80048c6:	37e8      	adds	r7, #232	@ 0xe8
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80048d4:	bf00      	nop
 80048d6:	370c      	adds	r7, #12
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr

080048e0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b083      	sub	sp, #12
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80048e8:	bf00      	nop
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b083      	sub	sp, #12
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80048fc:	bf00      	nop
 80048fe:	370c      	adds	r7, #12
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr

08004908 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	460b      	mov	r3, r1
 8004926:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b090      	sub	sp, #64	@ 0x40
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004940:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800494c:	2b00      	cmp	r3, #0
 800494e:	d137      	bne.n	80049c0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004952:	2200      	movs	r2, #0
 8004954:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	3314      	adds	r3, #20
 800495c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004960:	e853 3f00 	ldrex	r3, [r3]
 8004964:	623b      	str	r3, [r7, #32]
   return(result);
 8004966:	6a3b      	ldr	r3, [r7, #32]
 8004968:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800496c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800496e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	3314      	adds	r3, #20
 8004974:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004976:	633a      	str	r2, [r7, #48]	@ 0x30
 8004978:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800497c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800497e:	e841 2300 	strex	r3, r2, [r1]
 8004982:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1e5      	bne.n	8004956 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800498a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	330c      	adds	r3, #12
 8004990:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	60fb      	str	r3, [r7, #12]
   return(result);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80049a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80049a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	330c      	adds	r3, #12
 80049a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80049aa:	61fa      	str	r2, [r7, #28]
 80049ac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ae:	69b9      	ldr	r1, [r7, #24]
 80049b0:	69fa      	ldr	r2, [r7, #28]
 80049b2:	e841 2300 	strex	r3, r2, [r1]
 80049b6:	617b      	str	r3, [r7, #20]
   return(result);
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d1e5      	bne.n	800498a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80049be:	e002      	b.n	80049c6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80049c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80049c2:	f7fd fcbb 	bl	800233c <HAL_UART_TxCpltCallback>
}
 80049c6:	bf00      	nop
 80049c8:	3740      	adds	r7, #64	@ 0x40
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b084      	sub	sp, #16
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049da:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f7ff ff75 	bl	80048cc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049e2:	bf00      	nop
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b09c      	sub	sp, #112	@ 0x70
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d172      	bne.n	8004aec <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8004a06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a08:	2200      	movs	r2, #0
 8004a0a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	330c      	adds	r3, #12
 8004a12:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a16:	e853 3f00 	ldrex	r3, [r3]
 8004a1a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a1c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a1e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a22:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004a2c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004a2e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a30:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a34:	e841 2300 	strex	r3, r2, [r1]
 8004a38:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1e5      	bne.n	8004a0c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	3314      	adds	r3, #20
 8004a46:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a4a:	e853 3f00 	ldrex	r3, [r3]
 8004a4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a52:	f023 0301 	bic.w	r3, r3, #1
 8004a56:	667b      	str	r3, [r7, #100]	@ 0x64
 8004a58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	3314      	adds	r3, #20
 8004a5e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004a60:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a62:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a68:	e841 2300 	strex	r3, r2, [r1]
 8004a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1e5      	bne.n	8004a40 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	3314      	adds	r3, #20
 8004a7a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7e:	e853 3f00 	ldrex	r3, [r3]
 8004a82:	623b      	str	r3, [r7, #32]
   return(result);
 8004a84:	6a3b      	ldr	r3, [r7, #32]
 8004a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	3314      	adds	r3, #20
 8004a92:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004a94:	633a      	str	r2, [r7, #48]	@ 0x30
 8004a96:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a98:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a9c:	e841 2300 	strex	r3, r2, [r1]
 8004aa0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004aa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1e5      	bne.n	8004a74 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004aa8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aaa:	2220      	movs	r2, #32
 8004aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ab0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d119      	bne.n	8004aec <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ab8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	330c      	adds	r3, #12
 8004abe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	e853 3f00 	ldrex	r3, [r3]
 8004ac6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f023 0310 	bic.w	r3, r3, #16
 8004ace:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004ad0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	330c      	adds	r3, #12
 8004ad6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8004ad8:	61fa      	str	r2, [r7, #28]
 8004ada:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004adc:	69b9      	ldr	r1, [r7, #24]
 8004ade:	69fa      	ldr	r2, [r7, #28]
 8004ae0:	e841 2300 	strex	r3, r2, [r1]
 8004ae4:	617b      	str	r3, [r7, #20]
   return(result);
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1e5      	bne.n	8004ab8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004aec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004aee:	2200      	movs	r2, #0
 8004af0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004af2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d106      	bne.n	8004b08 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004afa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004afc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004afe:	4619      	mov	r1, r3
 8004b00:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b02:	f7ff ff0b 	bl	800491c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b06:	e002      	b.n	8004b0e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8004b08:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8004b0a:	f7ff fee9 	bl	80048e0 <HAL_UART_RxCpltCallback>
}
 8004b0e:	bf00      	nop
 8004b10:	3770      	adds	r7, #112	@ 0x70
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b084      	sub	sp, #16
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b22:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2201      	movs	r2, #1
 8004b28:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d108      	bne.n	8004b44 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b36:	085b      	lsrs	r3, r3, #1
 8004b38:	b29b      	uxth	r3, r3
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f7ff feed 	bl	800491c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004b42:	e002      	b.n	8004b4a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004b44:	68f8      	ldr	r0, [r7, #12]
 8004b46:	f7ff fed5 	bl	80048f4 <HAL_UART_RxHalfCpltCallback>
}
 8004b4a:	bf00      	nop
 8004b4c:	3710      	adds	r7, #16
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b084      	sub	sp, #16
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b62:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b6e:	2b80      	cmp	r3, #128	@ 0x80
 8004b70:	bf0c      	ite	eq
 8004b72:	2301      	moveq	r3, #1
 8004b74:	2300      	movne	r3, #0
 8004b76:	b2db      	uxtb	r3, r3
 8004b78:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b21      	cmp	r3, #33	@ 0x21
 8004b84:	d108      	bne.n	8004b98 <UART_DMAError+0x46>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d005      	beq.n	8004b98 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004b92:	68b8      	ldr	r0, [r7, #8]
 8004b94:	f000 f8ce 	bl	8004d34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba2:	2b40      	cmp	r3, #64	@ 0x40
 8004ba4:	bf0c      	ite	eq
 8004ba6:	2301      	moveq	r3, #1
 8004ba8:	2300      	movne	r3, #0
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	2b22      	cmp	r3, #34	@ 0x22
 8004bb8:	d108      	bne.n	8004bcc <UART_DMAError+0x7a>
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d005      	beq.n	8004bcc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004bc6:	68b8      	ldr	r0, [r7, #8]
 8004bc8:	f000 f8dc 	bl	8004d84 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bd0:	f043 0210 	orr.w	r2, r3, #16
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004bd8:	68b8      	ldr	r0, [r7, #8]
 8004bda:	f7ff fe95 	bl	8004908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004bde:	bf00      	nop
 8004be0:	3710      	adds	r7, #16
 8004be2:	46bd      	mov	sp, r7
 8004be4:	bd80      	pop	{r7, pc}
	...

08004be8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b098      	sub	sp, #96	@ 0x60
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004bf6:	68ba      	ldr	r2, [r7, #8]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	88fa      	ldrh	r2, [r7, #6]
 8004c00:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2222      	movs	r2, #34	@ 0x22
 8004c0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c14:	4a44      	ldr	r2, [pc, #272]	@ (8004d28 <UART_Start_Receive_DMA+0x140>)
 8004c16:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1c:	4a43      	ldr	r2, [pc, #268]	@ (8004d2c <UART_Start_Receive_DMA+0x144>)
 8004c1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c24:	4a42      	ldr	r2, [pc, #264]	@ (8004d30 <UART_Start_Receive_DMA+0x148>)
 8004c26:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004c30:	f107 0308 	add.w	r3, r7, #8
 8004c34:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	3304      	adds	r3, #4
 8004c40:	4619      	mov	r1, r3
 8004c42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	88fb      	ldrh	r3, [r7, #6]
 8004c48:	f7fe f900 	bl	8002e4c <HAL_DMA_Start_IT>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d008      	beq.n	8004c64 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2210      	movs	r2, #16
 8004c56:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	e05d      	b.n	8004d20 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004c64:	2300      	movs	r3, #0
 8004c66:	613b      	str	r3, [r7, #16]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	613b      	str	r3, [r7, #16]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	613b      	str	r3, [r7, #16]
 8004c78:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	691b      	ldr	r3, [r3, #16]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d019      	beq.n	8004cb6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	330c      	adds	r3, #12
 8004c88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c8c:	e853 3f00 	ldrex	r3, [r3]
 8004c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c98:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	330c      	adds	r3, #12
 8004ca0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ca2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004ca4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ca6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004ca8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004caa:	e841 2300 	strex	r3, r2, [r1]
 8004cae:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004cb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d1e5      	bne.n	8004c82 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	3314      	adds	r3, #20
 8004cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc0:	e853 3f00 	ldrex	r3, [r3]
 8004cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc8:	f043 0301 	orr.w	r3, r3, #1
 8004ccc:	657b      	str	r3, [r7, #84]	@ 0x54
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	3314      	adds	r3, #20
 8004cd4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004cd6:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004cd8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cda:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004cdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1e5      	bne.n	8004cb6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	3314      	adds	r3, #20
 8004cf0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	e853 3f00 	ldrex	r3, [r3]
 8004cf8:	617b      	str	r3, [r7, #20]
   return(result);
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d00:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	3314      	adds	r3, #20
 8004d08:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004d0a:	627a      	str	r2, [r7, #36]	@ 0x24
 8004d0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d0e:	6a39      	ldr	r1, [r7, #32]
 8004d10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d12:	e841 2300 	strex	r3, r2, [r1]
 8004d16:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d1e5      	bne.n	8004cea <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3760      	adds	r7, #96	@ 0x60
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}
 8004d28:	080049eb 	.word	0x080049eb
 8004d2c:	08004b17 	.word	0x08004b17
 8004d30:	08004b53 	.word	0x08004b53

08004d34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b089      	sub	sp, #36	@ 0x24
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	330c      	adds	r3, #12
 8004d42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	e853 3f00 	ldrex	r3, [r3]
 8004d4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004d52:	61fb      	str	r3, [r7, #28]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	330c      	adds	r3, #12
 8004d5a:	69fa      	ldr	r2, [r7, #28]
 8004d5c:	61ba      	str	r2, [r7, #24]
 8004d5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d60:	6979      	ldr	r1, [r7, #20]
 8004d62:	69ba      	ldr	r2, [r7, #24]
 8004d64:	e841 2300 	strex	r3, r2, [r1]
 8004d68:	613b      	str	r3, [r7, #16]
   return(result);
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1e5      	bne.n	8004d3c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004d78:	bf00      	nop
 8004d7a:	3724      	adds	r7, #36	@ 0x24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b095      	sub	sp, #84	@ 0x54
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	330c      	adds	r3, #12
 8004d92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d96:	e853 3f00 	ldrex	r3, [r3]
 8004d9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	330c      	adds	r3, #12
 8004daa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004dac:	643a      	str	r2, [r7, #64]	@ 0x40
 8004dae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004db2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004db4:	e841 2300 	strex	r3, r2, [r1]
 8004db8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d1e5      	bne.n	8004d8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3314      	adds	r3, #20
 8004dc6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	e853 3f00 	ldrex	r3, [r3]
 8004dce:	61fb      	str	r3, [r7, #28]
   return(result);
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	f023 0301 	bic.w	r3, r3, #1
 8004dd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	3314      	adds	r3, #20
 8004dde:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004de0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004de2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004de6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004de8:	e841 2300 	strex	r3, r2, [r1]
 8004dec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1e5      	bne.n	8004dc0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d119      	bne.n	8004e30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	330c      	adds	r3, #12
 8004e02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	e853 3f00 	ldrex	r3, [r3]
 8004e0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	f023 0310 	bic.w	r3, r3, #16
 8004e12:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	330c      	adds	r3, #12
 8004e1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e1c:	61ba      	str	r2, [r7, #24]
 8004e1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e20:	6979      	ldr	r1, [r7, #20]
 8004e22:	69ba      	ldr	r2, [r7, #24]
 8004e24:	e841 2300 	strex	r3, r2, [r1]
 8004e28:	613b      	str	r3, [r7, #16]
   return(result);
 8004e2a:	693b      	ldr	r3, [r7, #16]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1e5      	bne.n	8004dfc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2220      	movs	r2, #32
 8004e34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004e3e:	bf00      	nop
 8004e40:	3754      	adds	r7, #84	@ 0x54
 8004e42:	46bd      	mov	sp, r7
 8004e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e48:	4770      	bx	lr

08004e4a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e4a:	b580      	push	{r7, lr}
 8004e4c:	b084      	sub	sp, #16
 8004e4e:	af00      	add	r7, sp, #0
 8004e50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e5e:	68f8      	ldr	r0, [r7, #12]
 8004e60:	f7ff fd52 	bl	8004908 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e64:	bf00      	nop
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b21      	cmp	r3, #33	@ 0x21
 8004e7e:	d13e      	bne.n	8004efe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e88:	d114      	bne.n	8004eb4 <UART_Transmit_IT+0x48>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d110      	bne.n	8004eb4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	881b      	ldrh	r3, [r3, #0]
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ea6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	1c9a      	adds	r2, r3, #2
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	621a      	str	r2, [r3, #32]
 8004eb2:	e008      	b.n	8004ec6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	1c59      	adds	r1, r3, #1
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	6211      	str	r1, [r2, #32]
 8004ebe:	781a      	ldrb	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29b      	uxth	r3, r3
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d10f      	bne.n	8004efa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68da      	ldr	r2, [r3, #12]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ee8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68da      	ldr	r2, [r3, #12]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ef8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004efa:	2300      	movs	r3, #0
 8004efc:	e000      	b.n	8004f00 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004efe:	2302      	movs	r3, #2
  }
}
 8004f00:	4618      	mov	r0, r3
 8004f02:	3714      	adds	r7, #20
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr

08004f0c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b082      	sub	sp, #8
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68da      	ldr	r2, [r3, #12]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f22:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2220      	movs	r2, #32
 8004f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7fd fa05 	bl	800233c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b08c      	sub	sp, #48	@ 0x30
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004f44:	2300      	movs	r3, #0
 8004f46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	2b22      	cmp	r3, #34	@ 0x22
 8004f56:	f040 80aa 	bne.w	80050ae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f62:	d115      	bne.n	8004f90 <UART_Receive_IT+0x54>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d111      	bne.n	8004f90 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f70:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f82:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f88:	1c9a      	adds	r2, r3, #2
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	629a      	str	r2, [r3, #40]	@ 0x28
 8004f8e:	e024      	b.n	8004fda <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f9e:	d007      	beq.n	8004fb0 <UART_Receive_IT+0x74>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d10a      	bne.n	8004fbe <UART_Receive_IT+0x82>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	691b      	ldr	r3, [r3, #16]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d106      	bne.n	8004fbe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	b2da      	uxtb	r2, r3
 8004fb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	e008      	b.n	8004fd0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	b2db      	uxtb	r3, r3
 8004fc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004fca:	b2da      	uxtb	r2, r3
 8004fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	3b01      	subs	r3, #1
 8004fe2:	b29b      	uxth	r3, r3
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d15d      	bne.n	80050aa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68da      	ldr	r2, [r3, #12]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f022 0220 	bic.w	r2, r2, #32
 8004ffc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68da      	ldr	r2, [r3, #12]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800500c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	695a      	ldr	r2, [r3, #20]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 0201 	bic.w	r2, r2, #1
 800501c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	2220      	movs	r2, #32
 8005022:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005030:	2b01      	cmp	r3, #1
 8005032:	d135      	bne.n	80050a0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	330c      	adds	r3, #12
 8005040:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	e853 3f00 	ldrex	r3, [r3]
 8005048:	613b      	str	r3, [r7, #16]
   return(result);
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	f023 0310 	bic.w	r3, r3, #16
 8005050:	627b      	str	r3, [r7, #36]	@ 0x24
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	330c      	adds	r3, #12
 8005058:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800505a:	623a      	str	r2, [r7, #32]
 800505c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800505e:	69f9      	ldr	r1, [r7, #28]
 8005060:	6a3a      	ldr	r2, [r7, #32]
 8005062:	e841 2300 	strex	r3, r2, [r1]
 8005066:	61bb      	str	r3, [r7, #24]
   return(result);
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1e5      	bne.n	800503a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 0310 	and.w	r3, r3, #16
 8005078:	2b10      	cmp	r3, #16
 800507a:	d10a      	bne.n	8005092 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800507c:	2300      	movs	r3, #0
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	60fb      	str	r3, [r7, #12]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	60fb      	str	r3, [r7, #12]
 8005090:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005096:	4619      	mov	r1, r3
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f7ff fc3f 	bl	800491c <HAL_UARTEx_RxEventCallback>
 800509e:	e002      	b.n	80050a6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80050a0:	6878      	ldr	r0, [r7, #4]
 80050a2:	f7ff fc1d 	bl	80048e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80050a6:	2300      	movs	r3, #0
 80050a8:	e002      	b.n	80050b0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80050aa:	2300      	movs	r3, #0
 80050ac:	e000      	b.n	80050b0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80050ae:	2302      	movs	r3, #2
  }
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3730      	adds	r7, #48	@ 0x30
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050bc:	b0c0      	sub	sp, #256	@ 0x100
 80050be:	af00      	add	r7, sp, #0
 80050c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	691b      	ldr	r3, [r3, #16]
 80050cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80050d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050d4:	68d9      	ldr	r1, [r3, #12]
 80050d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	ea40 0301 	orr.w	r3, r0, r1
 80050e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e6:	689a      	ldr	r2, [r3, #8]
 80050e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	431a      	orrs	r2, r3
 80050f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	431a      	orrs	r2, r3
 80050f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050fc:	69db      	ldr	r3, [r3, #28]
 80050fe:	4313      	orrs	r3, r2
 8005100:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005110:	f021 010c 	bic.w	r1, r1, #12
 8005114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800511e:	430b      	orrs	r3, r1
 8005120:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005122:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	695b      	ldr	r3, [r3, #20]
 800512a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800512e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005132:	6999      	ldr	r1, [r3, #24]
 8005134:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	ea40 0301 	orr.w	r3, r0, r1
 800513e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005140:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	4b8f      	ldr	r3, [pc, #572]	@ (8005384 <UART_SetConfig+0x2cc>)
 8005148:	429a      	cmp	r2, r3
 800514a:	d005      	beq.n	8005158 <UART_SetConfig+0xa0>
 800514c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005150:	681a      	ldr	r2, [r3, #0]
 8005152:	4b8d      	ldr	r3, [pc, #564]	@ (8005388 <UART_SetConfig+0x2d0>)
 8005154:	429a      	cmp	r2, r3
 8005156:	d104      	bne.n	8005162 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005158:	f7ff f808 	bl	800416c <HAL_RCC_GetPCLK2Freq>
 800515c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005160:	e003      	b.n	800516a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005162:	f7fe ffef 	bl	8004144 <HAL_RCC_GetPCLK1Freq>
 8005166:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800516a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800516e:	69db      	ldr	r3, [r3, #28]
 8005170:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005174:	f040 810c 	bne.w	8005390 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005178:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800517c:	2200      	movs	r2, #0
 800517e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005182:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005186:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800518a:	4622      	mov	r2, r4
 800518c:	462b      	mov	r3, r5
 800518e:	1891      	adds	r1, r2, r2
 8005190:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005192:	415b      	adcs	r3, r3
 8005194:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005196:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800519a:	4621      	mov	r1, r4
 800519c:	eb12 0801 	adds.w	r8, r2, r1
 80051a0:	4629      	mov	r1, r5
 80051a2:	eb43 0901 	adc.w	r9, r3, r1
 80051a6:	f04f 0200 	mov.w	r2, #0
 80051aa:	f04f 0300 	mov.w	r3, #0
 80051ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80051b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80051b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80051ba:	4690      	mov	r8, r2
 80051bc:	4699      	mov	r9, r3
 80051be:	4623      	mov	r3, r4
 80051c0:	eb18 0303 	adds.w	r3, r8, r3
 80051c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80051c8:	462b      	mov	r3, r5
 80051ca:	eb49 0303 	adc.w	r3, r9, r3
 80051ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80051d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80051de:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80051e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80051e6:	460b      	mov	r3, r1
 80051e8:	18db      	adds	r3, r3, r3
 80051ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80051ec:	4613      	mov	r3, r2
 80051ee:	eb42 0303 	adc.w	r3, r2, r3
 80051f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80051f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80051f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80051fc:	f7fb fd4c 	bl	8000c98 <__aeabi_uldivmod>
 8005200:	4602      	mov	r2, r0
 8005202:	460b      	mov	r3, r1
 8005204:	4b61      	ldr	r3, [pc, #388]	@ (800538c <UART_SetConfig+0x2d4>)
 8005206:	fba3 2302 	umull	r2, r3, r3, r2
 800520a:	095b      	lsrs	r3, r3, #5
 800520c:	011c      	lsls	r4, r3, #4
 800520e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005212:	2200      	movs	r2, #0
 8005214:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005218:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800521c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005220:	4642      	mov	r2, r8
 8005222:	464b      	mov	r3, r9
 8005224:	1891      	adds	r1, r2, r2
 8005226:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005228:	415b      	adcs	r3, r3
 800522a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800522c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005230:	4641      	mov	r1, r8
 8005232:	eb12 0a01 	adds.w	sl, r2, r1
 8005236:	4649      	mov	r1, r9
 8005238:	eb43 0b01 	adc.w	fp, r3, r1
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005248:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800524c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005250:	4692      	mov	sl, r2
 8005252:	469b      	mov	fp, r3
 8005254:	4643      	mov	r3, r8
 8005256:	eb1a 0303 	adds.w	r3, sl, r3
 800525a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800525e:	464b      	mov	r3, r9
 8005260:	eb4b 0303 	adc.w	r3, fp, r3
 8005264:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005274:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005278:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800527c:	460b      	mov	r3, r1
 800527e:	18db      	adds	r3, r3, r3
 8005280:	643b      	str	r3, [r7, #64]	@ 0x40
 8005282:	4613      	mov	r3, r2
 8005284:	eb42 0303 	adc.w	r3, r2, r3
 8005288:	647b      	str	r3, [r7, #68]	@ 0x44
 800528a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800528e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005292:	f7fb fd01 	bl	8000c98 <__aeabi_uldivmod>
 8005296:	4602      	mov	r2, r0
 8005298:	460b      	mov	r3, r1
 800529a:	4611      	mov	r1, r2
 800529c:	4b3b      	ldr	r3, [pc, #236]	@ (800538c <UART_SetConfig+0x2d4>)
 800529e:	fba3 2301 	umull	r2, r3, r3, r1
 80052a2:	095b      	lsrs	r3, r3, #5
 80052a4:	2264      	movs	r2, #100	@ 0x64
 80052a6:	fb02 f303 	mul.w	r3, r2, r3
 80052aa:	1acb      	subs	r3, r1, r3
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80052b2:	4b36      	ldr	r3, [pc, #216]	@ (800538c <UART_SetConfig+0x2d4>)
 80052b4:	fba3 2302 	umull	r2, r3, r3, r2
 80052b8:	095b      	lsrs	r3, r3, #5
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80052c0:	441c      	add	r4, r3
 80052c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052c6:	2200      	movs	r2, #0
 80052c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052cc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80052d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80052d4:	4642      	mov	r2, r8
 80052d6:	464b      	mov	r3, r9
 80052d8:	1891      	adds	r1, r2, r2
 80052da:	63b9      	str	r1, [r7, #56]	@ 0x38
 80052dc:	415b      	adcs	r3, r3
 80052de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80052e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80052e4:	4641      	mov	r1, r8
 80052e6:	1851      	adds	r1, r2, r1
 80052e8:	6339      	str	r1, [r7, #48]	@ 0x30
 80052ea:	4649      	mov	r1, r9
 80052ec:	414b      	adcs	r3, r1
 80052ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80052f0:	f04f 0200 	mov.w	r2, #0
 80052f4:	f04f 0300 	mov.w	r3, #0
 80052f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80052fc:	4659      	mov	r1, fp
 80052fe:	00cb      	lsls	r3, r1, #3
 8005300:	4651      	mov	r1, sl
 8005302:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005306:	4651      	mov	r1, sl
 8005308:	00ca      	lsls	r2, r1, #3
 800530a:	4610      	mov	r0, r2
 800530c:	4619      	mov	r1, r3
 800530e:	4603      	mov	r3, r0
 8005310:	4642      	mov	r2, r8
 8005312:	189b      	adds	r3, r3, r2
 8005314:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005318:	464b      	mov	r3, r9
 800531a:	460a      	mov	r2, r1
 800531c:	eb42 0303 	adc.w	r3, r2, r3
 8005320:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005330:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005334:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005338:	460b      	mov	r3, r1
 800533a:	18db      	adds	r3, r3, r3
 800533c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800533e:	4613      	mov	r3, r2
 8005340:	eb42 0303 	adc.w	r3, r2, r3
 8005344:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005346:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800534a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800534e:	f7fb fca3 	bl	8000c98 <__aeabi_uldivmod>
 8005352:	4602      	mov	r2, r0
 8005354:	460b      	mov	r3, r1
 8005356:	4b0d      	ldr	r3, [pc, #52]	@ (800538c <UART_SetConfig+0x2d4>)
 8005358:	fba3 1302 	umull	r1, r3, r3, r2
 800535c:	095b      	lsrs	r3, r3, #5
 800535e:	2164      	movs	r1, #100	@ 0x64
 8005360:	fb01 f303 	mul.w	r3, r1, r3
 8005364:	1ad3      	subs	r3, r2, r3
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	3332      	adds	r3, #50	@ 0x32
 800536a:	4a08      	ldr	r2, [pc, #32]	@ (800538c <UART_SetConfig+0x2d4>)
 800536c:	fba2 2303 	umull	r2, r3, r2, r3
 8005370:	095b      	lsrs	r3, r3, #5
 8005372:	f003 0207 	and.w	r2, r3, #7
 8005376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4422      	add	r2, r4
 800537e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005380:	e106      	b.n	8005590 <UART_SetConfig+0x4d8>
 8005382:	bf00      	nop
 8005384:	40011000 	.word	0x40011000
 8005388:	40011400 	.word	0x40011400
 800538c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005390:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005394:	2200      	movs	r2, #0
 8005396:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800539a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800539e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80053a2:	4642      	mov	r2, r8
 80053a4:	464b      	mov	r3, r9
 80053a6:	1891      	adds	r1, r2, r2
 80053a8:	6239      	str	r1, [r7, #32]
 80053aa:	415b      	adcs	r3, r3
 80053ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80053ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80053b2:	4641      	mov	r1, r8
 80053b4:	1854      	adds	r4, r2, r1
 80053b6:	4649      	mov	r1, r9
 80053b8:	eb43 0501 	adc.w	r5, r3, r1
 80053bc:	f04f 0200 	mov.w	r2, #0
 80053c0:	f04f 0300 	mov.w	r3, #0
 80053c4:	00eb      	lsls	r3, r5, #3
 80053c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053ca:	00e2      	lsls	r2, r4, #3
 80053cc:	4614      	mov	r4, r2
 80053ce:	461d      	mov	r5, r3
 80053d0:	4643      	mov	r3, r8
 80053d2:	18e3      	adds	r3, r4, r3
 80053d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80053d8:	464b      	mov	r3, r9
 80053da:	eb45 0303 	adc.w	r3, r5, r3
 80053de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80053e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80053ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80053f2:	f04f 0200 	mov.w	r2, #0
 80053f6:	f04f 0300 	mov.w	r3, #0
 80053fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80053fe:	4629      	mov	r1, r5
 8005400:	008b      	lsls	r3, r1, #2
 8005402:	4621      	mov	r1, r4
 8005404:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005408:	4621      	mov	r1, r4
 800540a:	008a      	lsls	r2, r1, #2
 800540c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005410:	f7fb fc42 	bl	8000c98 <__aeabi_uldivmod>
 8005414:	4602      	mov	r2, r0
 8005416:	460b      	mov	r3, r1
 8005418:	4b60      	ldr	r3, [pc, #384]	@ (800559c <UART_SetConfig+0x4e4>)
 800541a:	fba3 2302 	umull	r2, r3, r3, r2
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	011c      	lsls	r4, r3, #4
 8005422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005426:	2200      	movs	r2, #0
 8005428:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800542c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005430:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005434:	4642      	mov	r2, r8
 8005436:	464b      	mov	r3, r9
 8005438:	1891      	adds	r1, r2, r2
 800543a:	61b9      	str	r1, [r7, #24]
 800543c:	415b      	adcs	r3, r3
 800543e:	61fb      	str	r3, [r7, #28]
 8005440:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005444:	4641      	mov	r1, r8
 8005446:	1851      	adds	r1, r2, r1
 8005448:	6139      	str	r1, [r7, #16]
 800544a:	4649      	mov	r1, r9
 800544c:	414b      	adcs	r3, r1
 800544e:	617b      	str	r3, [r7, #20]
 8005450:	f04f 0200 	mov.w	r2, #0
 8005454:	f04f 0300 	mov.w	r3, #0
 8005458:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800545c:	4659      	mov	r1, fp
 800545e:	00cb      	lsls	r3, r1, #3
 8005460:	4651      	mov	r1, sl
 8005462:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005466:	4651      	mov	r1, sl
 8005468:	00ca      	lsls	r2, r1, #3
 800546a:	4610      	mov	r0, r2
 800546c:	4619      	mov	r1, r3
 800546e:	4603      	mov	r3, r0
 8005470:	4642      	mov	r2, r8
 8005472:	189b      	adds	r3, r3, r2
 8005474:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005478:	464b      	mov	r3, r9
 800547a:	460a      	mov	r2, r1
 800547c:	eb42 0303 	adc.w	r3, r2, r3
 8005480:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800548e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005490:	f04f 0200 	mov.w	r2, #0
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800549c:	4649      	mov	r1, r9
 800549e:	008b      	lsls	r3, r1, #2
 80054a0:	4641      	mov	r1, r8
 80054a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054a6:	4641      	mov	r1, r8
 80054a8:	008a      	lsls	r2, r1, #2
 80054aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80054ae:	f7fb fbf3 	bl	8000c98 <__aeabi_uldivmod>
 80054b2:	4602      	mov	r2, r0
 80054b4:	460b      	mov	r3, r1
 80054b6:	4611      	mov	r1, r2
 80054b8:	4b38      	ldr	r3, [pc, #224]	@ (800559c <UART_SetConfig+0x4e4>)
 80054ba:	fba3 2301 	umull	r2, r3, r3, r1
 80054be:	095b      	lsrs	r3, r3, #5
 80054c0:	2264      	movs	r2, #100	@ 0x64
 80054c2:	fb02 f303 	mul.w	r3, r2, r3
 80054c6:	1acb      	subs	r3, r1, r3
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	3332      	adds	r3, #50	@ 0x32
 80054cc:	4a33      	ldr	r2, [pc, #204]	@ (800559c <UART_SetConfig+0x4e4>)
 80054ce:	fba2 2303 	umull	r2, r3, r2, r3
 80054d2:	095b      	lsrs	r3, r3, #5
 80054d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80054d8:	441c      	add	r4, r3
 80054da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054de:	2200      	movs	r2, #0
 80054e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80054e2:	677a      	str	r2, [r7, #116]	@ 0x74
 80054e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80054e8:	4642      	mov	r2, r8
 80054ea:	464b      	mov	r3, r9
 80054ec:	1891      	adds	r1, r2, r2
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	415b      	adcs	r3, r3
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054f8:	4641      	mov	r1, r8
 80054fa:	1851      	adds	r1, r2, r1
 80054fc:	6039      	str	r1, [r7, #0]
 80054fe:	4649      	mov	r1, r9
 8005500:	414b      	adcs	r3, r1
 8005502:	607b      	str	r3, [r7, #4]
 8005504:	f04f 0200 	mov.w	r2, #0
 8005508:	f04f 0300 	mov.w	r3, #0
 800550c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005510:	4659      	mov	r1, fp
 8005512:	00cb      	lsls	r3, r1, #3
 8005514:	4651      	mov	r1, sl
 8005516:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800551a:	4651      	mov	r1, sl
 800551c:	00ca      	lsls	r2, r1, #3
 800551e:	4610      	mov	r0, r2
 8005520:	4619      	mov	r1, r3
 8005522:	4603      	mov	r3, r0
 8005524:	4642      	mov	r2, r8
 8005526:	189b      	adds	r3, r3, r2
 8005528:	66bb      	str	r3, [r7, #104]	@ 0x68
 800552a:	464b      	mov	r3, r9
 800552c:	460a      	mov	r2, r1
 800552e:	eb42 0303 	adc.w	r3, r2, r3
 8005532:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	663b      	str	r3, [r7, #96]	@ 0x60
 800553e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005540:	f04f 0200 	mov.w	r2, #0
 8005544:	f04f 0300 	mov.w	r3, #0
 8005548:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800554c:	4649      	mov	r1, r9
 800554e:	008b      	lsls	r3, r1, #2
 8005550:	4641      	mov	r1, r8
 8005552:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005556:	4641      	mov	r1, r8
 8005558:	008a      	lsls	r2, r1, #2
 800555a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800555e:	f7fb fb9b 	bl	8000c98 <__aeabi_uldivmod>
 8005562:	4602      	mov	r2, r0
 8005564:	460b      	mov	r3, r1
 8005566:	4b0d      	ldr	r3, [pc, #52]	@ (800559c <UART_SetConfig+0x4e4>)
 8005568:	fba3 1302 	umull	r1, r3, r3, r2
 800556c:	095b      	lsrs	r3, r3, #5
 800556e:	2164      	movs	r1, #100	@ 0x64
 8005570:	fb01 f303 	mul.w	r3, r1, r3
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	011b      	lsls	r3, r3, #4
 8005578:	3332      	adds	r3, #50	@ 0x32
 800557a:	4a08      	ldr	r2, [pc, #32]	@ (800559c <UART_SetConfig+0x4e4>)
 800557c:	fba2 2303 	umull	r2, r3, r2, r3
 8005580:	095b      	lsrs	r3, r3, #5
 8005582:	f003 020f 	and.w	r2, r3, #15
 8005586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4422      	add	r2, r4
 800558e:	609a      	str	r2, [r3, #8]
}
 8005590:	bf00      	nop
 8005592:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005596:	46bd      	mov	sp, r7
 8005598:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800559c:	51eb851f 	.word	0x51eb851f

080055a0 <sulp>:
 80055a0:	b570      	push	{r4, r5, r6, lr}
 80055a2:	4604      	mov	r4, r0
 80055a4:	460d      	mov	r5, r1
 80055a6:	ec45 4b10 	vmov	d0, r4, r5
 80055aa:	4616      	mov	r6, r2
 80055ac:	f003 fce8 	bl	8008f80 <__ulp>
 80055b0:	ec51 0b10 	vmov	r0, r1, d0
 80055b4:	b17e      	cbz	r6, 80055d6 <sulp+0x36>
 80055b6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80055ba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80055be:	2b00      	cmp	r3, #0
 80055c0:	dd09      	ble.n	80055d6 <sulp+0x36>
 80055c2:	051b      	lsls	r3, r3, #20
 80055c4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80055c8:	2400      	movs	r4, #0
 80055ca:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80055ce:	4622      	mov	r2, r4
 80055d0:	462b      	mov	r3, r5
 80055d2:	f7fb f819 	bl	8000608 <__aeabi_dmul>
 80055d6:	ec41 0b10 	vmov	d0, r0, r1
 80055da:	bd70      	pop	{r4, r5, r6, pc}
 80055dc:	0000      	movs	r0, r0
	...

080055e0 <_strtod_l>:
 80055e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055e4:	b09f      	sub	sp, #124	@ 0x7c
 80055e6:	460c      	mov	r4, r1
 80055e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80055ea:	2200      	movs	r2, #0
 80055ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80055ee:	9005      	str	r0, [sp, #20]
 80055f0:	f04f 0a00 	mov.w	sl, #0
 80055f4:	f04f 0b00 	mov.w	fp, #0
 80055f8:	460a      	mov	r2, r1
 80055fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80055fc:	7811      	ldrb	r1, [r2, #0]
 80055fe:	292b      	cmp	r1, #43	@ 0x2b
 8005600:	d04a      	beq.n	8005698 <_strtod_l+0xb8>
 8005602:	d838      	bhi.n	8005676 <_strtod_l+0x96>
 8005604:	290d      	cmp	r1, #13
 8005606:	d832      	bhi.n	800566e <_strtod_l+0x8e>
 8005608:	2908      	cmp	r1, #8
 800560a:	d832      	bhi.n	8005672 <_strtod_l+0x92>
 800560c:	2900      	cmp	r1, #0
 800560e:	d03b      	beq.n	8005688 <_strtod_l+0xa8>
 8005610:	2200      	movs	r2, #0
 8005612:	920e      	str	r2, [sp, #56]	@ 0x38
 8005614:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005616:	782a      	ldrb	r2, [r5, #0]
 8005618:	2a30      	cmp	r2, #48	@ 0x30
 800561a:	f040 80b2 	bne.w	8005782 <_strtod_l+0x1a2>
 800561e:	786a      	ldrb	r2, [r5, #1]
 8005620:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005624:	2a58      	cmp	r2, #88	@ 0x58
 8005626:	d16e      	bne.n	8005706 <_strtod_l+0x126>
 8005628:	9302      	str	r3, [sp, #8]
 800562a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	ab1a      	add	r3, sp, #104	@ 0x68
 8005630:	9300      	str	r3, [sp, #0]
 8005632:	4a8f      	ldr	r2, [pc, #572]	@ (8005870 <_strtod_l+0x290>)
 8005634:	9805      	ldr	r0, [sp, #20]
 8005636:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005638:	a919      	add	r1, sp, #100	@ 0x64
 800563a:	f002 fd9b 	bl	8008174 <__gethex>
 800563e:	f010 060f 	ands.w	r6, r0, #15
 8005642:	4604      	mov	r4, r0
 8005644:	d005      	beq.n	8005652 <_strtod_l+0x72>
 8005646:	2e06      	cmp	r6, #6
 8005648:	d128      	bne.n	800569c <_strtod_l+0xbc>
 800564a:	3501      	adds	r5, #1
 800564c:	2300      	movs	r3, #0
 800564e:	9519      	str	r5, [sp, #100]	@ 0x64
 8005650:	930e      	str	r3, [sp, #56]	@ 0x38
 8005652:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005654:	2b00      	cmp	r3, #0
 8005656:	f040 858e 	bne.w	8006176 <_strtod_l+0xb96>
 800565a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800565c:	b1cb      	cbz	r3, 8005692 <_strtod_l+0xb2>
 800565e:	4652      	mov	r2, sl
 8005660:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005664:	ec43 2b10 	vmov	d0, r2, r3
 8005668:	b01f      	add	sp, #124	@ 0x7c
 800566a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800566e:	2920      	cmp	r1, #32
 8005670:	d1ce      	bne.n	8005610 <_strtod_l+0x30>
 8005672:	3201      	adds	r2, #1
 8005674:	e7c1      	b.n	80055fa <_strtod_l+0x1a>
 8005676:	292d      	cmp	r1, #45	@ 0x2d
 8005678:	d1ca      	bne.n	8005610 <_strtod_l+0x30>
 800567a:	2101      	movs	r1, #1
 800567c:	910e      	str	r1, [sp, #56]	@ 0x38
 800567e:	1c51      	adds	r1, r2, #1
 8005680:	9119      	str	r1, [sp, #100]	@ 0x64
 8005682:	7852      	ldrb	r2, [r2, #1]
 8005684:	2a00      	cmp	r2, #0
 8005686:	d1c5      	bne.n	8005614 <_strtod_l+0x34>
 8005688:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800568a:	9419      	str	r4, [sp, #100]	@ 0x64
 800568c:	2b00      	cmp	r3, #0
 800568e:	f040 8570 	bne.w	8006172 <_strtod_l+0xb92>
 8005692:	4652      	mov	r2, sl
 8005694:	465b      	mov	r3, fp
 8005696:	e7e5      	b.n	8005664 <_strtod_l+0x84>
 8005698:	2100      	movs	r1, #0
 800569a:	e7ef      	b.n	800567c <_strtod_l+0x9c>
 800569c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800569e:	b13a      	cbz	r2, 80056b0 <_strtod_l+0xd0>
 80056a0:	2135      	movs	r1, #53	@ 0x35
 80056a2:	a81c      	add	r0, sp, #112	@ 0x70
 80056a4:	f003 fd66 	bl	8009174 <__copybits>
 80056a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80056aa:	9805      	ldr	r0, [sp, #20]
 80056ac:	f003 f93c 	bl	8008928 <_Bfree>
 80056b0:	3e01      	subs	r6, #1
 80056b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80056b4:	2e04      	cmp	r6, #4
 80056b6:	d806      	bhi.n	80056c6 <_strtod_l+0xe6>
 80056b8:	e8df f006 	tbb	[pc, r6]
 80056bc:	201d0314 	.word	0x201d0314
 80056c0:	14          	.byte	0x14
 80056c1:	00          	.byte	0x00
 80056c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80056c6:	05e1      	lsls	r1, r4, #23
 80056c8:	bf48      	it	mi
 80056ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80056ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80056d2:	0d1b      	lsrs	r3, r3, #20
 80056d4:	051b      	lsls	r3, r3, #20
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d1bb      	bne.n	8005652 <_strtod_l+0x72>
 80056da:	f001 fdf5 	bl	80072c8 <__errno>
 80056de:	2322      	movs	r3, #34	@ 0x22
 80056e0:	6003      	str	r3, [r0, #0]
 80056e2:	e7b6      	b.n	8005652 <_strtod_l+0x72>
 80056e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80056e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80056ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80056f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80056f4:	e7e7      	b.n	80056c6 <_strtod_l+0xe6>
 80056f6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8005878 <_strtod_l+0x298>
 80056fa:	e7e4      	b.n	80056c6 <_strtod_l+0xe6>
 80056fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005700:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005704:	e7df      	b.n	80056c6 <_strtod_l+0xe6>
 8005706:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	9219      	str	r2, [sp, #100]	@ 0x64
 800570c:	785b      	ldrb	r3, [r3, #1]
 800570e:	2b30      	cmp	r3, #48	@ 0x30
 8005710:	d0f9      	beq.n	8005706 <_strtod_l+0x126>
 8005712:	2b00      	cmp	r3, #0
 8005714:	d09d      	beq.n	8005652 <_strtod_l+0x72>
 8005716:	2301      	movs	r3, #1
 8005718:	2700      	movs	r7, #0
 800571a:	9308      	str	r3, [sp, #32]
 800571c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800571e:	930c      	str	r3, [sp, #48]	@ 0x30
 8005720:	970b      	str	r7, [sp, #44]	@ 0x2c
 8005722:	46b9      	mov	r9, r7
 8005724:	220a      	movs	r2, #10
 8005726:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005728:	7805      	ldrb	r5, [r0, #0]
 800572a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800572e:	b2d9      	uxtb	r1, r3
 8005730:	2909      	cmp	r1, #9
 8005732:	d928      	bls.n	8005786 <_strtod_l+0x1a6>
 8005734:	494f      	ldr	r1, [pc, #316]	@ (8005874 <_strtod_l+0x294>)
 8005736:	2201      	movs	r2, #1
 8005738:	f001 fd69 	bl	800720e <strncmp>
 800573c:	2800      	cmp	r0, #0
 800573e:	d032      	beq.n	80057a6 <_strtod_l+0x1c6>
 8005740:	2000      	movs	r0, #0
 8005742:	462a      	mov	r2, r5
 8005744:	900a      	str	r0, [sp, #40]	@ 0x28
 8005746:	464d      	mov	r5, r9
 8005748:	4603      	mov	r3, r0
 800574a:	2a65      	cmp	r2, #101	@ 0x65
 800574c:	d001      	beq.n	8005752 <_strtod_l+0x172>
 800574e:	2a45      	cmp	r2, #69	@ 0x45
 8005750:	d114      	bne.n	800577c <_strtod_l+0x19c>
 8005752:	b91d      	cbnz	r5, 800575c <_strtod_l+0x17c>
 8005754:	9a08      	ldr	r2, [sp, #32]
 8005756:	4302      	orrs	r2, r0
 8005758:	d096      	beq.n	8005688 <_strtod_l+0xa8>
 800575a:	2500      	movs	r5, #0
 800575c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800575e:	1c62      	adds	r2, r4, #1
 8005760:	9219      	str	r2, [sp, #100]	@ 0x64
 8005762:	7862      	ldrb	r2, [r4, #1]
 8005764:	2a2b      	cmp	r2, #43	@ 0x2b
 8005766:	d07a      	beq.n	800585e <_strtod_l+0x27e>
 8005768:	2a2d      	cmp	r2, #45	@ 0x2d
 800576a:	d07e      	beq.n	800586a <_strtod_l+0x28a>
 800576c:	f04f 0c00 	mov.w	ip, #0
 8005770:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005774:	2909      	cmp	r1, #9
 8005776:	f240 8085 	bls.w	8005884 <_strtod_l+0x2a4>
 800577a:	9419      	str	r4, [sp, #100]	@ 0x64
 800577c:	f04f 0800 	mov.w	r8, #0
 8005780:	e0a5      	b.n	80058ce <_strtod_l+0x2ee>
 8005782:	2300      	movs	r3, #0
 8005784:	e7c8      	b.n	8005718 <_strtod_l+0x138>
 8005786:	f1b9 0f08 	cmp.w	r9, #8
 800578a:	bfd8      	it	le
 800578c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800578e:	f100 0001 	add.w	r0, r0, #1
 8005792:	bfda      	itte	le
 8005794:	fb02 3301 	mlale	r3, r2, r1, r3
 8005798:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800579a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800579e:	f109 0901 	add.w	r9, r9, #1
 80057a2:	9019      	str	r0, [sp, #100]	@ 0x64
 80057a4:	e7bf      	b.n	8005726 <_strtod_l+0x146>
 80057a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057a8:	1c5a      	adds	r2, r3, #1
 80057aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80057ac:	785a      	ldrb	r2, [r3, #1]
 80057ae:	f1b9 0f00 	cmp.w	r9, #0
 80057b2:	d03b      	beq.n	800582c <_strtod_l+0x24c>
 80057b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80057b6:	464d      	mov	r5, r9
 80057b8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80057bc:	2b09      	cmp	r3, #9
 80057be:	d912      	bls.n	80057e6 <_strtod_l+0x206>
 80057c0:	2301      	movs	r3, #1
 80057c2:	e7c2      	b.n	800574a <_strtod_l+0x16a>
 80057c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80057ca:	785a      	ldrb	r2, [r3, #1]
 80057cc:	3001      	adds	r0, #1
 80057ce:	2a30      	cmp	r2, #48	@ 0x30
 80057d0:	d0f8      	beq.n	80057c4 <_strtod_l+0x1e4>
 80057d2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80057d6:	2b08      	cmp	r3, #8
 80057d8:	f200 84d2 	bhi.w	8006180 <_strtod_l+0xba0>
 80057dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80057de:	900a      	str	r0, [sp, #40]	@ 0x28
 80057e0:	2000      	movs	r0, #0
 80057e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80057e4:	4605      	mov	r5, r0
 80057e6:	3a30      	subs	r2, #48	@ 0x30
 80057e8:	f100 0301 	add.w	r3, r0, #1
 80057ec:	d018      	beq.n	8005820 <_strtod_l+0x240>
 80057ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80057f0:	4419      	add	r1, r3
 80057f2:	910a      	str	r1, [sp, #40]	@ 0x28
 80057f4:	462e      	mov	r6, r5
 80057f6:	f04f 0e0a 	mov.w	lr, #10
 80057fa:	1c71      	adds	r1, r6, #1
 80057fc:	eba1 0c05 	sub.w	ip, r1, r5
 8005800:	4563      	cmp	r3, ip
 8005802:	dc15      	bgt.n	8005830 <_strtod_l+0x250>
 8005804:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8005808:	182b      	adds	r3, r5, r0
 800580a:	2b08      	cmp	r3, #8
 800580c:	f105 0501 	add.w	r5, r5, #1
 8005810:	4405      	add	r5, r0
 8005812:	dc1a      	bgt.n	800584a <_strtod_l+0x26a>
 8005814:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005816:	230a      	movs	r3, #10
 8005818:	fb03 2301 	mla	r3, r3, r1, r2
 800581c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800581e:	2300      	movs	r3, #0
 8005820:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005822:	1c51      	adds	r1, r2, #1
 8005824:	9119      	str	r1, [sp, #100]	@ 0x64
 8005826:	7852      	ldrb	r2, [r2, #1]
 8005828:	4618      	mov	r0, r3
 800582a:	e7c5      	b.n	80057b8 <_strtod_l+0x1d8>
 800582c:	4648      	mov	r0, r9
 800582e:	e7ce      	b.n	80057ce <_strtod_l+0x1ee>
 8005830:	2e08      	cmp	r6, #8
 8005832:	dc05      	bgt.n	8005840 <_strtod_l+0x260>
 8005834:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005836:	fb0e f606 	mul.w	r6, lr, r6
 800583a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800583c:	460e      	mov	r6, r1
 800583e:	e7dc      	b.n	80057fa <_strtod_l+0x21a>
 8005840:	2910      	cmp	r1, #16
 8005842:	bfd8      	it	le
 8005844:	fb0e f707 	mulle.w	r7, lr, r7
 8005848:	e7f8      	b.n	800583c <_strtod_l+0x25c>
 800584a:	2b0f      	cmp	r3, #15
 800584c:	bfdc      	itt	le
 800584e:	230a      	movle	r3, #10
 8005850:	fb03 2707 	mlale	r7, r3, r7, r2
 8005854:	e7e3      	b.n	800581e <_strtod_l+0x23e>
 8005856:	2300      	movs	r3, #0
 8005858:	930a      	str	r3, [sp, #40]	@ 0x28
 800585a:	2301      	movs	r3, #1
 800585c:	e77a      	b.n	8005754 <_strtod_l+0x174>
 800585e:	f04f 0c00 	mov.w	ip, #0
 8005862:	1ca2      	adds	r2, r4, #2
 8005864:	9219      	str	r2, [sp, #100]	@ 0x64
 8005866:	78a2      	ldrb	r2, [r4, #2]
 8005868:	e782      	b.n	8005770 <_strtod_l+0x190>
 800586a:	f04f 0c01 	mov.w	ip, #1
 800586e:	e7f8      	b.n	8005862 <_strtod_l+0x282>
 8005870:	0800a05c 	.word	0x0800a05c
 8005874:	08009e70 	.word	0x08009e70
 8005878:	7ff00000 	.word	0x7ff00000
 800587c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800587e:	1c51      	adds	r1, r2, #1
 8005880:	9119      	str	r1, [sp, #100]	@ 0x64
 8005882:	7852      	ldrb	r2, [r2, #1]
 8005884:	2a30      	cmp	r2, #48	@ 0x30
 8005886:	d0f9      	beq.n	800587c <_strtod_l+0x29c>
 8005888:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800588c:	2908      	cmp	r1, #8
 800588e:	f63f af75 	bhi.w	800577c <_strtod_l+0x19c>
 8005892:	3a30      	subs	r2, #48	@ 0x30
 8005894:	9209      	str	r2, [sp, #36]	@ 0x24
 8005896:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005898:	920f      	str	r2, [sp, #60]	@ 0x3c
 800589a:	f04f 080a 	mov.w	r8, #10
 800589e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80058a0:	1c56      	adds	r6, r2, #1
 80058a2:	9619      	str	r6, [sp, #100]	@ 0x64
 80058a4:	7852      	ldrb	r2, [r2, #1]
 80058a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80058aa:	f1be 0f09 	cmp.w	lr, #9
 80058ae:	d939      	bls.n	8005924 <_strtod_l+0x344>
 80058b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80058b2:	1a76      	subs	r6, r6, r1
 80058b4:	2e08      	cmp	r6, #8
 80058b6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80058ba:	dc03      	bgt.n	80058c4 <_strtod_l+0x2e4>
 80058bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80058be:	4588      	cmp	r8, r1
 80058c0:	bfa8      	it	ge
 80058c2:	4688      	movge	r8, r1
 80058c4:	f1bc 0f00 	cmp.w	ip, #0
 80058c8:	d001      	beq.n	80058ce <_strtod_l+0x2ee>
 80058ca:	f1c8 0800 	rsb	r8, r8, #0
 80058ce:	2d00      	cmp	r5, #0
 80058d0:	d14e      	bne.n	8005970 <_strtod_l+0x390>
 80058d2:	9908      	ldr	r1, [sp, #32]
 80058d4:	4308      	orrs	r0, r1
 80058d6:	f47f aebc 	bne.w	8005652 <_strtod_l+0x72>
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f47f aed4 	bne.w	8005688 <_strtod_l+0xa8>
 80058e0:	2a69      	cmp	r2, #105	@ 0x69
 80058e2:	d028      	beq.n	8005936 <_strtod_l+0x356>
 80058e4:	dc25      	bgt.n	8005932 <_strtod_l+0x352>
 80058e6:	2a49      	cmp	r2, #73	@ 0x49
 80058e8:	d025      	beq.n	8005936 <_strtod_l+0x356>
 80058ea:	2a4e      	cmp	r2, #78	@ 0x4e
 80058ec:	f47f aecc 	bne.w	8005688 <_strtod_l+0xa8>
 80058f0:	499a      	ldr	r1, [pc, #616]	@ (8005b5c <_strtod_l+0x57c>)
 80058f2:	a819      	add	r0, sp, #100	@ 0x64
 80058f4:	f002 fe60 	bl	80085b8 <__match>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	f43f aec5 	beq.w	8005688 <_strtod_l+0xa8>
 80058fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	2b28      	cmp	r3, #40	@ 0x28
 8005904:	d12e      	bne.n	8005964 <_strtod_l+0x384>
 8005906:	4996      	ldr	r1, [pc, #600]	@ (8005b60 <_strtod_l+0x580>)
 8005908:	aa1c      	add	r2, sp, #112	@ 0x70
 800590a:	a819      	add	r0, sp, #100	@ 0x64
 800590c:	f002 fe68 	bl	80085e0 <__hexnan>
 8005910:	2805      	cmp	r0, #5
 8005912:	d127      	bne.n	8005964 <_strtod_l+0x384>
 8005914:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005916:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800591a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800591e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005922:	e696      	b.n	8005652 <_strtod_l+0x72>
 8005924:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005926:	fb08 2101 	mla	r1, r8, r1, r2
 800592a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800592e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005930:	e7b5      	b.n	800589e <_strtod_l+0x2be>
 8005932:	2a6e      	cmp	r2, #110	@ 0x6e
 8005934:	e7da      	b.n	80058ec <_strtod_l+0x30c>
 8005936:	498b      	ldr	r1, [pc, #556]	@ (8005b64 <_strtod_l+0x584>)
 8005938:	a819      	add	r0, sp, #100	@ 0x64
 800593a:	f002 fe3d 	bl	80085b8 <__match>
 800593e:	2800      	cmp	r0, #0
 8005940:	f43f aea2 	beq.w	8005688 <_strtod_l+0xa8>
 8005944:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005946:	4988      	ldr	r1, [pc, #544]	@ (8005b68 <_strtod_l+0x588>)
 8005948:	3b01      	subs	r3, #1
 800594a:	a819      	add	r0, sp, #100	@ 0x64
 800594c:	9319      	str	r3, [sp, #100]	@ 0x64
 800594e:	f002 fe33 	bl	80085b8 <__match>
 8005952:	b910      	cbnz	r0, 800595a <_strtod_l+0x37a>
 8005954:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005956:	3301      	adds	r3, #1
 8005958:	9319      	str	r3, [sp, #100]	@ 0x64
 800595a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8005b78 <_strtod_l+0x598>
 800595e:	f04f 0a00 	mov.w	sl, #0
 8005962:	e676      	b.n	8005652 <_strtod_l+0x72>
 8005964:	4881      	ldr	r0, [pc, #516]	@ (8005b6c <_strtod_l+0x58c>)
 8005966:	f001 fceb 	bl	8007340 <nan>
 800596a:	ec5b ab10 	vmov	sl, fp, d0
 800596e:	e670      	b.n	8005652 <_strtod_l+0x72>
 8005970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005972:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8005974:	eba8 0303 	sub.w	r3, r8, r3
 8005978:	f1b9 0f00 	cmp.w	r9, #0
 800597c:	bf08      	it	eq
 800597e:	46a9      	moveq	r9, r5
 8005980:	2d10      	cmp	r5, #16
 8005982:	9309      	str	r3, [sp, #36]	@ 0x24
 8005984:	462c      	mov	r4, r5
 8005986:	bfa8      	it	ge
 8005988:	2410      	movge	r4, #16
 800598a:	f7fa fdc3 	bl	8000514 <__aeabi_ui2d>
 800598e:	2d09      	cmp	r5, #9
 8005990:	4682      	mov	sl, r0
 8005992:	468b      	mov	fp, r1
 8005994:	dc13      	bgt.n	80059be <_strtod_l+0x3de>
 8005996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005998:	2b00      	cmp	r3, #0
 800599a:	f43f ae5a 	beq.w	8005652 <_strtod_l+0x72>
 800599e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059a0:	dd78      	ble.n	8005a94 <_strtod_l+0x4b4>
 80059a2:	2b16      	cmp	r3, #22
 80059a4:	dc5f      	bgt.n	8005a66 <_strtod_l+0x486>
 80059a6:	4972      	ldr	r1, [pc, #456]	@ (8005b70 <_strtod_l+0x590>)
 80059a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80059ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80059b0:	4652      	mov	r2, sl
 80059b2:	465b      	mov	r3, fp
 80059b4:	f7fa fe28 	bl	8000608 <__aeabi_dmul>
 80059b8:	4682      	mov	sl, r0
 80059ba:	468b      	mov	fp, r1
 80059bc:	e649      	b.n	8005652 <_strtod_l+0x72>
 80059be:	4b6c      	ldr	r3, [pc, #432]	@ (8005b70 <_strtod_l+0x590>)
 80059c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80059c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80059c8:	f7fa fe1e 	bl	8000608 <__aeabi_dmul>
 80059cc:	4682      	mov	sl, r0
 80059ce:	4638      	mov	r0, r7
 80059d0:	468b      	mov	fp, r1
 80059d2:	f7fa fd9f 	bl	8000514 <__aeabi_ui2d>
 80059d6:	4602      	mov	r2, r0
 80059d8:	460b      	mov	r3, r1
 80059da:	4650      	mov	r0, sl
 80059dc:	4659      	mov	r1, fp
 80059de:	f7fa fc5d 	bl	800029c <__adddf3>
 80059e2:	2d0f      	cmp	r5, #15
 80059e4:	4682      	mov	sl, r0
 80059e6:	468b      	mov	fp, r1
 80059e8:	ddd5      	ble.n	8005996 <_strtod_l+0x3b6>
 80059ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ec:	1b2c      	subs	r4, r5, r4
 80059ee:	441c      	add	r4, r3
 80059f0:	2c00      	cmp	r4, #0
 80059f2:	f340 8093 	ble.w	8005b1c <_strtod_l+0x53c>
 80059f6:	f014 030f 	ands.w	r3, r4, #15
 80059fa:	d00a      	beq.n	8005a12 <_strtod_l+0x432>
 80059fc:	495c      	ldr	r1, [pc, #368]	@ (8005b70 <_strtod_l+0x590>)
 80059fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005a02:	4652      	mov	r2, sl
 8005a04:	465b      	mov	r3, fp
 8005a06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a0a:	f7fa fdfd 	bl	8000608 <__aeabi_dmul>
 8005a0e:	4682      	mov	sl, r0
 8005a10:	468b      	mov	fp, r1
 8005a12:	f034 040f 	bics.w	r4, r4, #15
 8005a16:	d073      	beq.n	8005b00 <_strtod_l+0x520>
 8005a18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005a1c:	dd49      	ble.n	8005ab2 <_strtod_l+0x4d2>
 8005a1e:	2400      	movs	r4, #0
 8005a20:	46a0      	mov	r8, r4
 8005a22:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005a24:	46a1      	mov	r9, r4
 8005a26:	9a05      	ldr	r2, [sp, #20]
 8005a28:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8005b78 <_strtod_l+0x598>
 8005a2c:	2322      	movs	r3, #34	@ 0x22
 8005a2e:	6013      	str	r3, [r2, #0]
 8005a30:	f04f 0a00 	mov.w	sl, #0
 8005a34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	f43f ae0b 	beq.w	8005652 <_strtod_l+0x72>
 8005a3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005a3e:	9805      	ldr	r0, [sp, #20]
 8005a40:	f002 ff72 	bl	8008928 <_Bfree>
 8005a44:	9805      	ldr	r0, [sp, #20]
 8005a46:	4649      	mov	r1, r9
 8005a48:	f002 ff6e 	bl	8008928 <_Bfree>
 8005a4c:	9805      	ldr	r0, [sp, #20]
 8005a4e:	4641      	mov	r1, r8
 8005a50:	f002 ff6a 	bl	8008928 <_Bfree>
 8005a54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005a56:	9805      	ldr	r0, [sp, #20]
 8005a58:	f002 ff66 	bl	8008928 <_Bfree>
 8005a5c:	9805      	ldr	r0, [sp, #20]
 8005a5e:	4621      	mov	r1, r4
 8005a60:	f002 ff62 	bl	8008928 <_Bfree>
 8005a64:	e5f5      	b.n	8005652 <_strtod_l+0x72>
 8005a66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	dbbc      	blt.n	80059ea <_strtod_l+0x40a>
 8005a70:	4c3f      	ldr	r4, [pc, #252]	@ (8005b70 <_strtod_l+0x590>)
 8005a72:	f1c5 050f 	rsb	r5, r5, #15
 8005a76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005a7a:	4652      	mov	r2, sl
 8005a7c:	465b      	mov	r3, fp
 8005a7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a82:	f7fa fdc1 	bl	8000608 <__aeabi_dmul>
 8005a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a88:	1b5d      	subs	r5, r3, r5
 8005a8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005a8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005a92:	e78f      	b.n	80059b4 <_strtod_l+0x3d4>
 8005a94:	3316      	adds	r3, #22
 8005a96:	dba8      	blt.n	80059ea <_strtod_l+0x40a>
 8005a98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a9a:	eba3 0808 	sub.w	r8, r3, r8
 8005a9e:	4b34      	ldr	r3, [pc, #208]	@ (8005b70 <_strtod_l+0x590>)
 8005aa0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8005aa4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005aa8:	4650      	mov	r0, sl
 8005aaa:	4659      	mov	r1, fp
 8005aac:	f7fa fed6 	bl	800085c <__aeabi_ddiv>
 8005ab0:	e782      	b.n	80059b8 <_strtod_l+0x3d8>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	4f2f      	ldr	r7, [pc, #188]	@ (8005b74 <_strtod_l+0x594>)
 8005ab6:	1124      	asrs	r4, r4, #4
 8005ab8:	4650      	mov	r0, sl
 8005aba:	4659      	mov	r1, fp
 8005abc:	461e      	mov	r6, r3
 8005abe:	2c01      	cmp	r4, #1
 8005ac0:	dc21      	bgt.n	8005b06 <_strtod_l+0x526>
 8005ac2:	b10b      	cbz	r3, 8005ac8 <_strtod_l+0x4e8>
 8005ac4:	4682      	mov	sl, r0
 8005ac6:	468b      	mov	fp, r1
 8005ac8:	492a      	ldr	r1, [pc, #168]	@ (8005b74 <_strtod_l+0x594>)
 8005aca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8005ace:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8005ad2:	4652      	mov	r2, sl
 8005ad4:	465b      	mov	r3, fp
 8005ad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ada:	f7fa fd95 	bl	8000608 <__aeabi_dmul>
 8005ade:	4b26      	ldr	r3, [pc, #152]	@ (8005b78 <_strtod_l+0x598>)
 8005ae0:	460a      	mov	r2, r1
 8005ae2:	400b      	ands	r3, r1
 8005ae4:	4925      	ldr	r1, [pc, #148]	@ (8005b7c <_strtod_l+0x59c>)
 8005ae6:	428b      	cmp	r3, r1
 8005ae8:	4682      	mov	sl, r0
 8005aea:	d898      	bhi.n	8005a1e <_strtod_l+0x43e>
 8005aec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8005af0:	428b      	cmp	r3, r1
 8005af2:	bf86      	itte	hi
 8005af4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8005b80 <_strtod_l+0x5a0>
 8005af8:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 8005afc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8005b00:	2300      	movs	r3, #0
 8005b02:	9308      	str	r3, [sp, #32]
 8005b04:	e076      	b.n	8005bf4 <_strtod_l+0x614>
 8005b06:	07e2      	lsls	r2, r4, #31
 8005b08:	d504      	bpl.n	8005b14 <_strtod_l+0x534>
 8005b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b0e:	f7fa fd7b 	bl	8000608 <__aeabi_dmul>
 8005b12:	2301      	movs	r3, #1
 8005b14:	3601      	adds	r6, #1
 8005b16:	1064      	asrs	r4, r4, #1
 8005b18:	3708      	adds	r7, #8
 8005b1a:	e7d0      	b.n	8005abe <_strtod_l+0x4de>
 8005b1c:	d0f0      	beq.n	8005b00 <_strtod_l+0x520>
 8005b1e:	4264      	negs	r4, r4
 8005b20:	f014 020f 	ands.w	r2, r4, #15
 8005b24:	d00a      	beq.n	8005b3c <_strtod_l+0x55c>
 8005b26:	4b12      	ldr	r3, [pc, #72]	@ (8005b70 <_strtod_l+0x590>)
 8005b28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b2c:	4650      	mov	r0, sl
 8005b2e:	4659      	mov	r1, fp
 8005b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b34:	f7fa fe92 	bl	800085c <__aeabi_ddiv>
 8005b38:	4682      	mov	sl, r0
 8005b3a:	468b      	mov	fp, r1
 8005b3c:	1124      	asrs	r4, r4, #4
 8005b3e:	d0df      	beq.n	8005b00 <_strtod_l+0x520>
 8005b40:	2c1f      	cmp	r4, #31
 8005b42:	dd1f      	ble.n	8005b84 <_strtod_l+0x5a4>
 8005b44:	2400      	movs	r4, #0
 8005b46:	46a0      	mov	r8, r4
 8005b48:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005b4a:	46a1      	mov	r9, r4
 8005b4c:	9a05      	ldr	r2, [sp, #20]
 8005b4e:	2322      	movs	r3, #34	@ 0x22
 8005b50:	f04f 0a00 	mov.w	sl, #0
 8005b54:	f04f 0b00 	mov.w	fp, #0
 8005b58:	6013      	str	r3, [r2, #0]
 8005b5a:	e76b      	b.n	8005a34 <_strtod_l+0x454>
 8005b5c:	08009e7f 	.word	0x08009e7f
 8005b60:	0800a048 	.word	0x0800a048
 8005b64:	08009e77 	.word	0x08009e77
 8005b68:	08009eb6 	.word	0x08009eb6
 8005b6c:	0800a045 	.word	0x0800a045
 8005b70:	0800a0d0 	.word	0x0800a0d0
 8005b74:	0800a0a8 	.word	0x0800a0a8
 8005b78:	7ff00000 	.word	0x7ff00000
 8005b7c:	7ca00000 	.word	0x7ca00000
 8005b80:	7fefffff 	.word	0x7fefffff
 8005b84:	f014 0310 	ands.w	r3, r4, #16
 8005b88:	bf18      	it	ne
 8005b8a:	236a      	movne	r3, #106	@ 0x6a
 8005b8c:	4ea9      	ldr	r6, [pc, #676]	@ (8005e34 <_strtod_l+0x854>)
 8005b8e:	9308      	str	r3, [sp, #32]
 8005b90:	4650      	mov	r0, sl
 8005b92:	4659      	mov	r1, fp
 8005b94:	2300      	movs	r3, #0
 8005b96:	07e7      	lsls	r7, r4, #31
 8005b98:	d504      	bpl.n	8005ba4 <_strtod_l+0x5c4>
 8005b9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005b9e:	f7fa fd33 	bl	8000608 <__aeabi_dmul>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	1064      	asrs	r4, r4, #1
 8005ba6:	f106 0608 	add.w	r6, r6, #8
 8005baa:	d1f4      	bne.n	8005b96 <_strtod_l+0x5b6>
 8005bac:	b10b      	cbz	r3, 8005bb2 <_strtod_l+0x5d2>
 8005bae:	4682      	mov	sl, r0
 8005bb0:	468b      	mov	fp, r1
 8005bb2:	9b08      	ldr	r3, [sp, #32]
 8005bb4:	b1b3      	cbz	r3, 8005be4 <_strtod_l+0x604>
 8005bb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005bba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	4659      	mov	r1, fp
 8005bc2:	dd0f      	ble.n	8005be4 <_strtod_l+0x604>
 8005bc4:	2b1f      	cmp	r3, #31
 8005bc6:	dd56      	ble.n	8005c76 <_strtod_l+0x696>
 8005bc8:	2b34      	cmp	r3, #52	@ 0x34
 8005bca:	bfde      	ittt	le
 8005bcc:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8005bd0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8005bd4:	4093      	lslle	r3, r2
 8005bd6:	f04f 0a00 	mov.w	sl, #0
 8005bda:	bfcc      	ite	gt
 8005bdc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8005be0:	ea03 0b01 	andle.w	fp, r3, r1
 8005be4:	2200      	movs	r2, #0
 8005be6:	2300      	movs	r3, #0
 8005be8:	4650      	mov	r0, sl
 8005bea:	4659      	mov	r1, fp
 8005bec:	f7fa ff74 	bl	8000ad8 <__aeabi_dcmpeq>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d1a7      	bne.n	8005b44 <_strtod_l+0x564>
 8005bf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005bf6:	9300      	str	r3, [sp, #0]
 8005bf8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005bfa:	9805      	ldr	r0, [sp, #20]
 8005bfc:	462b      	mov	r3, r5
 8005bfe:	464a      	mov	r2, r9
 8005c00:	f002 fefa 	bl	80089f8 <__s2b>
 8005c04:	900b      	str	r0, [sp, #44]	@ 0x2c
 8005c06:	2800      	cmp	r0, #0
 8005c08:	f43f af09 	beq.w	8005a1e <_strtod_l+0x43e>
 8005c0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c10:	2a00      	cmp	r2, #0
 8005c12:	eba3 0308 	sub.w	r3, r3, r8
 8005c16:	bfa8      	it	ge
 8005c18:	2300      	movge	r3, #0
 8005c1a:	9312      	str	r3, [sp, #72]	@ 0x48
 8005c1c:	2400      	movs	r4, #0
 8005c1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005c22:	9316      	str	r3, [sp, #88]	@ 0x58
 8005c24:	46a0      	mov	r8, r4
 8005c26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c28:	9805      	ldr	r0, [sp, #20]
 8005c2a:	6859      	ldr	r1, [r3, #4]
 8005c2c:	f002 fe3c 	bl	80088a8 <_Balloc>
 8005c30:	4681      	mov	r9, r0
 8005c32:	2800      	cmp	r0, #0
 8005c34:	f43f aef7 	beq.w	8005a26 <_strtod_l+0x446>
 8005c38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	3202      	adds	r2, #2
 8005c3e:	f103 010c 	add.w	r1, r3, #12
 8005c42:	0092      	lsls	r2, r2, #2
 8005c44:	300c      	adds	r0, #12
 8005c46:	f001 fb6c 	bl	8007322 <memcpy>
 8005c4a:	ec4b ab10 	vmov	d0, sl, fp
 8005c4e:	9805      	ldr	r0, [sp, #20]
 8005c50:	aa1c      	add	r2, sp, #112	@ 0x70
 8005c52:	a91b      	add	r1, sp, #108	@ 0x6c
 8005c54:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005c58:	f003 fa02 	bl	8009060 <__d2b>
 8005c5c:	901a      	str	r0, [sp, #104]	@ 0x68
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	f43f aee1 	beq.w	8005a26 <_strtod_l+0x446>
 8005c64:	9805      	ldr	r0, [sp, #20]
 8005c66:	2101      	movs	r1, #1
 8005c68:	f002 ff5c 	bl	8008b24 <__i2b>
 8005c6c:	4680      	mov	r8, r0
 8005c6e:	b948      	cbnz	r0, 8005c84 <_strtod_l+0x6a4>
 8005c70:	f04f 0800 	mov.w	r8, #0
 8005c74:	e6d7      	b.n	8005a26 <_strtod_l+0x446>
 8005c76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7e:	ea03 0a0a 	and.w	sl, r3, sl
 8005c82:	e7af      	b.n	8005be4 <_strtod_l+0x604>
 8005c84:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005c86:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005c88:	2d00      	cmp	r5, #0
 8005c8a:	bfab      	itete	ge
 8005c8c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005c8e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005c90:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005c92:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005c94:	bfac      	ite	ge
 8005c96:	18ef      	addge	r7, r5, r3
 8005c98:	1b5e      	sublt	r6, r3, r5
 8005c9a:	9b08      	ldr	r3, [sp, #32]
 8005c9c:	1aed      	subs	r5, r5, r3
 8005c9e:	4415      	add	r5, r2
 8005ca0:	4b65      	ldr	r3, [pc, #404]	@ (8005e38 <_strtod_l+0x858>)
 8005ca2:	3d01      	subs	r5, #1
 8005ca4:	429d      	cmp	r5, r3
 8005ca6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005caa:	da50      	bge.n	8005d4e <_strtod_l+0x76e>
 8005cac:	1b5b      	subs	r3, r3, r5
 8005cae:	2b1f      	cmp	r3, #31
 8005cb0:	eba2 0203 	sub.w	r2, r2, r3
 8005cb4:	f04f 0101 	mov.w	r1, #1
 8005cb8:	dc3d      	bgt.n	8005d36 <_strtod_l+0x756>
 8005cba:	fa01 f303 	lsl.w	r3, r1, r3
 8005cbe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	9310      	str	r3, [sp, #64]	@ 0x40
 8005cc4:	18bd      	adds	r5, r7, r2
 8005cc6:	9b08      	ldr	r3, [sp, #32]
 8005cc8:	42af      	cmp	r7, r5
 8005cca:	4416      	add	r6, r2
 8005ccc:	441e      	add	r6, r3
 8005cce:	463b      	mov	r3, r7
 8005cd0:	bfa8      	it	ge
 8005cd2:	462b      	movge	r3, r5
 8005cd4:	42b3      	cmp	r3, r6
 8005cd6:	bfa8      	it	ge
 8005cd8:	4633      	movge	r3, r6
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	bfc2      	ittt	gt
 8005cde:	1aed      	subgt	r5, r5, r3
 8005ce0:	1af6      	subgt	r6, r6, r3
 8005ce2:	1aff      	subgt	r7, r7, r3
 8005ce4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	dd16      	ble.n	8005d18 <_strtod_l+0x738>
 8005cea:	4641      	mov	r1, r8
 8005cec:	9805      	ldr	r0, [sp, #20]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	f002 ffd0 	bl	8008c94 <__pow5mult>
 8005cf4:	4680      	mov	r8, r0
 8005cf6:	2800      	cmp	r0, #0
 8005cf8:	d0ba      	beq.n	8005c70 <_strtod_l+0x690>
 8005cfa:	4601      	mov	r1, r0
 8005cfc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005cfe:	9805      	ldr	r0, [sp, #20]
 8005d00:	f002 ff26 	bl	8008b50 <__multiply>
 8005d04:	900a      	str	r0, [sp, #40]	@ 0x28
 8005d06:	2800      	cmp	r0, #0
 8005d08:	f43f ae8d 	beq.w	8005a26 <_strtod_l+0x446>
 8005d0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d0e:	9805      	ldr	r0, [sp, #20]
 8005d10:	f002 fe0a 	bl	8008928 <_Bfree>
 8005d14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d16:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d18:	2d00      	cmp	r5, #0
 8005d1a:	dc1d      	bgt.n	8005d58 <_strtod_l+0x778>
 8005d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	dd23      	ble.n	8005d6a <_strtod_l+0x78a>
 8005d22:	4649      	mov	r1, r9
 8005d24:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005d26:	9805      	ldr	r0, [sp, #20]
 8005d28:	f002 ffb4 	bl	8008c94 <__pow5mult>
 8005d2c:	4681      	mov	r9, r0
 8005d2e:	b9e0      	cbnz	r0, 8005d6a <_strtod_l+0x78a>
 8005d30:	f04f 0900 	mov.w	r9, #0
 8005d34:	e677      	b.n	8005a26 <_strtod_l+0x446>
 8005d36:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005d3a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005d3e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005d42:	35e2      	adds	r5, #226	@ 0xe2
 8005d44:	fa01 f305 	lsl.w	r3, r1, r5
 8005d48:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d4a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005d4c:	e7ba      	b.n	8005cc4 <_strtod_l+0x6e4>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	9310      	str	r3, [sp, #64]	@ 0x40
 8005d52:	2301      	movs	r3, #1
 8005d54:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d56:	e7b5      	b.n	8005cc4 <_strtod_l+0x6e4>
 8005d58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d5a:	9805      	ldr	r0, [sp, #20]
 8005d5c:	462a      	mov	r2, r5
 8005d5e:	f002 fff3 	bl	8008d48 <__lshift>
 8005d62:	901a      	str	r0, [sp, #104]	@ 0x68
 8005d64:	2800      	cmp	r0, #0
 8005d66:	d1d9      	bne.n	8005d1c <_strtod_l+0x73c>
 8005d68:	e65d      	b.n	8005a26 <_strtod_l+0x446>
 8005d6a:	2e00      	cmp	r6, #0
 8005d6c:	dd07      	ble.n	8005d7e <_strtod_l+0x79e>
 8005d6e:	4649      	mov	r1, r9
 8005d70:	9805      	ldr	r0, [sp, #20]
 8005d72:	4632      	mov	r2, r6
 8005d74:	f002 ffe8 	bl	8008d48 <__lshift>
 8005d78:	4681      	mov	r9, r0
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	d0d8      	beq.n	8005d30 <_strtod_l+0x750>
 8005d7e:	2f00      	cmp	r7, #0
 8005d80:	dd08      	ble.n	8005d94 <_strtod_l+0x7b4>
 8005d82:	4641      	mov	r1, r8
 8005d84:	9805      	ldr	r0, [sp, #20]
 8005d86:	463a      	mov	r2, r7
 8005d88:	f002 ffde 	bl	8008d48 <__lshift>
 8005d8c:	4680      	mov	r8, r0
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	f43f ae49 	beq.w	8005a26 <_strtod_l+0x446>
 8005d94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d96:	9805      	ldr	r0, [sp, #20]
 8005d98:	464a      	mov	r2, r9
 8005d9a:	f003 f85d 	bl	8008e58 <__mdiff>
 8005d9e:	4604      	mov	r4, r0
 8005da0:	2800      	cmp	r0, #0
 8005da2:	f43f ae40 	beq.w	8005a26 <_strtod_l+0x446>
 8005da6:	68c3      	ldr	r3, [r0, #12]
 8005da8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005daa:	2300      	movs	r3, #0
 8005dac:	60c3      	str	r3, [r0, #12]
 8005dae:	4641      	mov	r1, r8
 8005db0:	f003 f836 	bl	8008e20 <__mcmp>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	da45      	bge.n	8005e44 <_strtod_l+0x864>
 8005db8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dba:	ea53 030a 	orrs.w	r3, r3, sl
 8005dbe:	d16b      	bne.n	8005e98 <_strtod_l+0x8b8>
 8005dc0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d167      	bne.n	8005e98 <_strtod_l+0x8b8>
 8005dc8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005dcc:	0d1b      	lsrs	r3, r3, #20
 8005dce:	051b      	lsls	r3, r3, #20
 8005dd0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005dd4:	d960      	bls.n	8005e98 <_strtod_l+0x8b8>
 8005dd6:	6963      	ldr	r3, [r4, #20]
 8005dd8:	b913      	cbnz	r3, 8005de0 <_strtod_l+0x800>
 8005dda:	6923      	ldr	r3, [r4, #16]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	dd5b      	ble.n	8005e98 <_strtod_l+0x8b8>
 8005de0:	4621      	mov	r1, r4
 8005de2:	2201      	movs	r2, #1
 8005de4:	9805      	ldr	r0, [sp, #20]
 8005de6:	f002 ffaf 	bl	8008d48 <__lshift>
 8005dea:	4641      	mov	r1, r8
 8005dec:	4604      	mov	r4, r0
 8005dee:	f003 f817 	bl	8008e20 <__mcmp>
 8005df2:	2800      	cmp	r0, #0
 8005df4:	dd50      	ble.n	8005e98 <_strtod_l+0x8b8>
 8005df6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005dfa:	9a08      	ldr	r2, [sp, #32]
 8005dfc:	0d1b      	lsrs	r3, r3, #20
 8005dfe:	051b      	lsls	r3, r3, #20
 8005e00:	2a00      	cmp	r2, #0
 8005e02:	d06a      	beq.n	8005eda <_strtod_l+0x8fa>
 8005e04:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005e08:	d867      	bhi.n	8005eda <_strtod_l+0x8fa>
 8005e0a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005e0e:	f67f ae9d 	bls.w	8005b4c <_strtod_l+0x56c>
 8005e12:	4b0a      	ldr	r3, [pc, #40]	@ (8005e3c <_strtod_l+0x85c>)
 8005e14:	4650      	mov	r0, sl
 8005e16:	4659      	mov	r1, fp
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f7fa fbf5 	bl	8000608 <__aeabi_dmul>
 8005e1e:	4b08      	ldr	r3, [pc, #32]	@ (8005e40 <_strtod_l+0x860>)
 8005e20:	400b      	ands	r3, r1
 8005e22:	4682      	mov	sl, r0
 8005e24:	468b      	mov	fp, r1
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f47f ae08 	bne.w	8005a3c <_strtod_l+0x45c>
 8005e2c:	9a05      	ldr	r2, [sp, #20]
 8005e2e:	2322      	movs	r3, #34	@ 0x22
 8005e30:	6013      	str	r3, [r2, #0]
 8005e32:	e603      	b.n	8005a3c <_strtod_l+0x45c>
 8005e34:	0800a070 	.word	0x0800a070
 8005e38:	fffffc02 	.word	0xfffffc02
 8005e3c:	39500000 	.word	0x39500000
 8005e40:	7ff00000 	.word	0x7ff00000
 8005e44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8005e48:	d165      	bne.n	8005f16 <_strtod_l+0x936>
 8005e4a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005e4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e50:	b35a      	cbz	r2, 8005eaa <_strtod_l+0x8ca>
 8005e52:	4a9f      	ldr	r2, [pc, #636]	@ (80060d0 <_strtod_l+0xaf0>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d12b      	bne.n	8005eb0 <_strtod_l+0x8d0>
 8005e58:	9b08      	ldr	r3, [sp, #32]
 8005e5a:	4651      	mov	r1, sl
 8005e5c:	b303      	cbz	r3, 8005ea0 <_strtod_l+0x8c0>
 8005e5e:	4b9d      	ldr	r3, [pc, #628]	@ (80060d4 <_strtod_l+0xaf4>)
 8005e60:	465a      	mov	r2, fp
 8005e62:	4013      	ands	r3, r2
 8005e64:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005e68:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e6c:	d81b      	bhi.n	8005ea6 <_strtod_l+0x8c6>
 8005e6e:	0d1b      	lsrs	r3, r3, #20
 8005e70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005e74:	fa02 f303 	lsl.w	r3, r2, r3
 8005e78:	4299      	cmp	r1, r3
 8005e7a:	d119      	bne.n	8005eb0 <_strtod_l+0x8d0>
 8005e7c:	4b96      	ldr	r3, [pc, #600]	@ (80060d8 <_strtod_l+0xaf8>)
 8005e7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d102      	bne.n	8005e8a <_strtod_l+0x8aa>
 8005e84:	3101      	adds	r1, #1
 8005e86:	f43f adce 	beq.w	8005a26 <_strtod_l+0x446>
 8005e8a:	4b92      	ldr	r3, [pc, #584]	@ (80060d4 <_strtod_l+0xaf4>)
 8005e8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005e8e:	401a      	ands	r2, r3
 8005e90:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005e94:	f04f 0a00 	mov.w	sl, #0
 8005e98:	9b08      	ldr	r3, [sp, #32]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1b9      	bne.n	8005e12 <_strtod_l+0x832>
 8005e9e:	e5cd      	b.n	8005a3c <_strtod_l+0x45c>
 8005ea0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005ea4:	e7e8      	b.n	8005e78 <_strtod_l+0x898>
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	e7e6      	b.n	8005e78 <_strtod_l+0x898>
 8005eaa:	ea53 030a 	orrs.w	r3, r3, sl
 8005eae:	d0a2      	beq.n	8005df6 <_strtod_l+0x816>
 8005eb0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005eb2:	b1db      	cbz	r3, 8005eec <_strtod_l+0x90c>
 8005eb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005eb6:	4213      	tst	r3, r2
 8005eb8:	d0ee      	beq.n	8005e98 <_strtod_l+0x8b8>
 8005eba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ebc:	9a08      	ldr	r2, [sp, #32]
 8005ebe:	4650      	mov	r0, sl
 8005ec0:	4659      	mov	r1, fp
 8005ec2:	b1bb      	cbz	r3, 8005ef4 <_strtod_l+0x914>
 8005ec4:	f7ff fb6c 	bl	80055a0 <sulp>
 8005ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ecc:	ec53 2b10 	vmov	r2, r3, d0
 8005ed0:	f7fa f9e4 	bl	800029c <__adddf3>
 8005ed4:	4682      	mov	sl, r0
 8005ed6:	468b      	mov	fp, r1
 8005ed8:	e7de      	b.n	8005e98 <_strtod_l+0x8b8>
 8005eda:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8005ede:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005ee2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005ee6:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005eea:	e7d5      	b.n	8005e98 <_strtod_l+0x8b8>
 8005eec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005eee:	ea13 0f0a 	tst.w	r3, sl
 8005ef2:	e7e1      	b.n	8005eb8 <_strtod_l+0x8d8>
 8005ef4:	f7ff fb54 	bl	80055a0 <sulp>
 8005ef8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005efc:	ec53 2b10 	vmov	r2, r3, d0
 8005f00:	f7fa f9ca 	bl	8000298 <__aeabi_dsub>
 8005f04:	2200      	movs	r2, #0
 8005f06:	2300      	movs	r3, #0
 8005f08:	4682      	mov	sl, r0
 8005f0a:	468b      	mov	fp, r1
 8005f0c:	f7fa fde4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d0c1      	beq.n	8005e98 <_strtod_l+0x8b8>
 8005f14:	e61a      	b.n	8005b4c <_strtod_l+0x56c>
 8005f16:	4641      	mov	r1, r8
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f003 f8f9 	bl	8009110 <__ratio>
 8005f1e:	ec57 6b10 	vmov	r6, r7, d0
 8005f22:	2200      	movs	r2, #0
 8005f24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005f28:	4630      	mov	r0, r6
 8005f2a:	4639      	mov	r1, r7
 8005f2c:	f7fa fde8 	bl	8000b00 <__aeabi_dcmple>
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d06f      	beq.n	8006014 <_strtod_l+0xa34>
 8005f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d17a      	bne.n	8006030 <_strtod_l+0xa50>
 8005f3a:	f1ba 0f00 	cmp.w	sl, #0
 8005f3e:	d158      	bne.n	8005ff2 <_strtod_l+0xa12>
 8005f40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d15a      	bne.n	8006000 <_strtod_l+0xa20>
 8005f4a:	4b64      	ldr	r3, [pc, #400]	@ (80060dc <_strtod_l+0xafc>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	4630      	mov	r0, r6
 8005f50:	4639      	mov	r1, r7
 8005f52:	f7fa fdcb 	bl	8000aec <__aeabi_dcmplt>
 8005f56:	2800      	cmp	r0, #0
 8005f58:	d159      	bne.n	800600e <_strtod_l+0xa2e>
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	4639      	mov	r1, r7
 8005f5e:	4b60      	ldr	r3, [pc, #384]	@ (80060e0 <_strtod_l+0xb00>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	f7fa fb51 	bl	8000608 <__aeabi_dmul>
 8005f66:	4606      	mov	r6, r0
 8005f68:	460f      	mov	r7, r1
 8005f6a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005f6e:	9606      	str	r6, [sp, #24]
 8005f70:	9307      	str	r3, [sp, #28]
 8005f72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f76:	4d57      	ldr	r5, [pc, #348]	@ (80060d4 <_strtod_l+0xaf4>)
 8005f78:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005f7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f7e:	401d      	ands	r5, r3
 8005f80:	4b58      	ldr	r3, [pc, #352]	@ (80060e4 <_strtod_l+0xb04>)
 8005f82:	429d      	cmp	r5, r3
 8005f84:	f040 80b2 	bne.w	80060ec <_strtod_l+0xb0c>
 8005f88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f8a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005f8e:	ec4b ab10 	vmov	d0, sl, fp
 8005f92:	f002 fff5 	bl	8008f80 <__ulp>
 8005f96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005f9a:	ec51 0b10 	vmov	r0, r1, d0
 8005f9e:	f7fa fb33 	bl	8000608 <__aeabi_dmul>
 8005fa2:	4652      	mov	r2, sl
 8005fa4:	465b      	mov	r3, fp
 8005fa6:	f7fa f979 	bl	800029c <__adddf3>
 8005faa:	460b      	mov	r3, r1
 8005fac:	4949      	ldr	r1, [pc, #292]	@ (80060d4 <_strtod_l+0xaf4>)
 8005fae:	4a4e      	ldr	r2, [pc, #312]	@ (80060e8 <_strtod_l+0xb08>)
 8005fb0:	4019      	ands	r1, r3
 8005fb2:	4291      	cmp	r1, r2
 8005fb4:	4682      	mov	sl, r0
 8005fb6:	d942      	bls.n	800603e <_strtod_l+0xa5e>
 8005fb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005fba:	4b47      	ldr	r3, [pc, #284]	@ (80060d8 <_strtod_l+0xaf8>)
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d103      	bne.n	8005fc8 <_strtod_l+0x9e8>
 8005fc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	f43f ad2f 	beq.w	8005a26 <_strtod_l+0x446>
 8005fc8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80060d8 <_strtod_l+0xaf8>
 8005fcc:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005fd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005fd2:	9805      	ldr	r0, [sp, #20]
 8005fd4:	f002 fca8 	bl	8008928 <_Bfree>
 8005fd8:	9805      	ldr	r0, [sp, #20]
 8005fda:	4649      	mov	r1, r9
 8005fdc:	f002 fca4 	bl	8008928 <_Bfree>
 8005fe0:	9805      	ldr	r0, [sp, #20]
 8005fe2:	4641      	mov	r1, r8
 8005fe4:	f002 fca0 	bl	8008928 <_Bfree>
 8005fe8:	9805      	ldr	r0, [sp, #20]
 8005fea:	4621      	mov	r1, r4
 8005fec:	f002 fc9c 	bl	8008928 <_Bfree>
 8005ff0:	e619      	b.n	8005c26 <_strtod_l+0x646>
 8005ff2:	f1ba 0f01 	cmp.w	sl, #1
 8005ff6:	d103      	bne.n	8006000 <_strtod_l+0xa20>
 8005ff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	f43f ada6 	beq.w	8005b4c <_strtod_l+0x56c>
 8006000:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80060b0 <_strtod_l+0xad0>
 8006004:	4f35      	ldr	r7, [pc, #212]	@ (80060dc <_strtod_l+0xafc>)
 8006006:	ed8d 7b06 	vstr	d7, [sp, #24]
 800600a:	2600      	movs	r6, #0
 800600c:	e7b1      	b.n	8005f72 <_strtod_l+0x992>
 800600e:	4f34      	ldr	r7, [pc, #208]	@ (80060e0 <_strtod_l+0xb00>)
 8006010:	2600      	movs	r6, #0
 8006012:	e7aa      	b.n	8005f6a <_strtod_l+0x98a>
 8006014:	4b32      	ldr	r3, [pc, #200]	@ (80060e0 <_strtod_l+0xb00>)
 8006016:	4630      	mov	r0, r6
 8006018:	4639      	mov	r1, r7
 800601a:	2200      	movs	r2, #0
 800601c:	f7fa faf4 	bl	8000608 <__aeabi_dmul>
 8006020:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006022:	4606      	mov	r6, r0
 8006024:	460f      	mov	r7, r1
 8006026:	2b00      	cmp	r3, #0
 8006028:	d09f      	beq.n	8005f6a <_strtod_l+0x98a>
 800602a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800602e:	e7a0      	b.n	8005f72 <_strtod_l+0x992>
 8006030:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80060b8 <_strtod_l+0xad8>
 8006034:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006038:	ec57 6b17 	vmov	r6, r7, d7
 800603c:	e799      	b.n	8005f72 <_strtod_l+0x992>
 800603e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8006042:	9b08      	ldr	r3, [sp, #32]
 8006044:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8006048:	2b00      	cmp	r3, #0
 800604a:	d1c1      	bne.n	8005fd0 <_strtod_l+0x9f0>
 800604c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006050:	0d1b      	lsrs	r3, r3, #20
 8006052:	051b      	lsls	r3, r3, #20
 8006054:	429d      	cmp	r5, r3
 8006056:	d1bb      	bne.n	8005fd0 <_strtod_l+0x9f0>
 8006058:	4630      	mov	r0, r6
 800605a:	4639      	mov	r1, r7
 800605c:	f7fa fe34 	bl	8000cc8 <__aeabi_d2lz>
 8006060:	f7fa faa4 	bl	80005ac <__aeabi_l2d>
 8006064:	4602      	mov	r2, r0
 8006066:	460b      	mov	r3, r1
 8006068:	4630      	mov	r0, r6
 800606a:	4639      	mov	r1, r7
 800606c:	f7fa f914 	bl	8000298 <__aeabi_dsub>
 8006070:	460b      	mov	r3, r1
 8006072:	4602      	mov	r2, r0
 8006074:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8006078:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800607c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800607e:	ea46 060a 	orr.w	r6, r6, sl
 8006082:	431e      	orrs	r6, r3
 8006084:	d06f      	beq.n	8006166 <_strtod_l+0xb86>
 8006086:	a30e      	add	r3, pc, #56	@ (adr r3, 80060c0 <_strtod_l+0xae0>)
 8006088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608c:	f7fa fd2e 	bl	8000aec <__aeabi_dcmplt>
 8006090:	2800      	cmp	r0, #0
 8006092:	f47f acd3 	bne.w	8005a3c <_strtod_l+0x45c>
 8006096:	a30c      	add	r3, pc, #48	@ (adr r3, 80060c8 <_strtod_l+0xae8>)
 8006098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800609c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80060a0:	f7fa fd42 	bl	8000b28 <__aeabi_dcmpgt>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	d093      	beq.n	8005fd0 <_strtod_l+0x9f0>
 80060a8:	e4c8      	b.n	8005a3c <_strtod_l+0x45c>
 80060aa:	bf00      	nop
 80060ac:	f3af 8000 	nop.w
 80060b0:	00000000 	.word	0x00000000
 80060b4:	bff00000 	.word	0xbff00000
 80060b8:	00000000 	.word	0x00000000
 80060bc:	3ff00000 	.word	0x3ff00000
 80060c0:	94a03595 	.word	0x94a03595
 80060c4:	3fdfffff 	.word	0x3fdfffff
 80060c8:	35afe535 	.word	0x35afe535
 80060cc:	3fe00000 	.word	0x3fe00000
 80060d0:	000fffff 	.word	0x000fffff
 80060d4:	7ff00000 	.word	0x7ff00000
 80060d8:	7fefffff 	.word	0x7fefffff
 80060dc:	3ff00000 	.word	0x3ff00000
 80060e0:	3fe00000 	.word	0x3fe00000
 80060e4:	7fe00000 	.word	0x7fe00000
 80060e8:	7c9fffff 	.word	0x7c9fffff
 80060ec:	9b08      	ldr	r3, [sp, #32]
 80060ee:	b323      	cbz	r3, 800613a <_strtod_l+0xb5a>
 80060f0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80060f4:	d821      	bhi.n	800613a <_strtod_l+0xb5a>
 80060f6:	a328      	add	r3, pc, #160	@ (adr r3, 8006198 <_strtod_l+0xbb8>)
 80060f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fc:	4630      	mov	r0, r6
 80060fe:	4639      	mov	r1, r7
 8006100:	f7fa fcfe 	bl	8000b00 <__aeabi_dcmple>
 8006104:	b1a0      	cbz	r0, 8006130 <_strtod_l+0xb50>
 8006106:	4639      	mov	r1, r7
 8006108:	4630      	mov	r0, r6
 800610a:	f7fa fd55 	bl	8000bb8 <__aeabi_d2uiz>
 800610e:	2801      	cmp	r0, #1
 8006110:	bf38      	it	cc
 8006112:	2001      	movcc	r0, #1
 8006114:	f7fa f9fe 	bl	8000514 <__aeabi_ui2d>
 8006118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800611a:	4606      	mov	r6, r0
 800611c:	460f      	mov	r7, r1
 800611e:	b9fb      	cbnz	r3, 8006160 <_strtod_l+0xb80>
 8006120:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006124:	9014      	str	r0, [sp, #80]	@ 0x50
 8006126:	9315      	str	r3, [sp, #84]	@ 0x54
 8006128:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800612c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8006130:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006132:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8006136:	1b5b      	subs	r3, r3, r5
 8006138:	9311      	str	r3, [sp, #68]	@ 0x44
 800613a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800613e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8006142:	f002 ff1d 	bl	8008f80 <__ulp>
 8006146:	4650      	mov	r0, sl
 8006148:	ec53 2b10 	vmov	r2, r3, d0
 800614c:	4659      	mov	r1, fp
 800614e:	f7fa fa5b 	bl	8000608 <__aeabi_dmul>
 8006152:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006156:	f7fa f8a1 	bl	800029c <__adddf3>
 800615a:	4682      	mov	sl, r0
 800615c:	468b      	mov	fp, r1
 800615e:	e770      	b.n	8006042 <_strtod_l+0xa62>
 8006160:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8006164:	e7e0      	b.n	8006128 <_strtod_l+0xb48>
 8006166:	a30e      	add	r3, pc, #56	@ (adr r3, 80061a0 <_strtod_l+0xbc0>)
 8006168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616c:	f7fa fcbe 	bl	8000aec <__aeabi_dcmplt>
 8006170:	e798      	b.n	80060a4 <_strtod_l+0xac4>
 8006172:	2300      	movs	r3, #0
 8006174:	930e      	str	r3, [sp, #56]	@ 0x38
 8006176:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8006178:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	f7ff ba6d 	b.w	800565a <_strtod_l+0x7a>
 8006180:	2a65      	cmp	r2, #101	@ 0x65
 8006182:	f43f ab68 	beq.w	8005856 <_strtod_l+0x276>
 8006186:	2a45      	cmp	r2, #69	@ 0x45
 8006188:	f43f ab65 	beq.w	8005856 <_strtod_l+0x276>
 800618c:	2301      	movs	r3, #1
 800618e:	f7ff bba0 	b.w	80058d2 <_strtod_l+0x2f2>
 8006192:	bf00      	nop
 8006194:	f3af 8000 	nop.w
 8006198:	ffc00000 	.word	0xffc00000
 800619c:	41dfffff 	.word	0x41dfffff
 80061a0:	94a03595 	.word	0x94a03595
 80061a4:	3fcfffff 	.word	0x3fcfffff

080061a8 <_strtod_r>:
 80061a8:	4b01      	ldr	r3, [pc, #4]	@ (80061b0 <_strtod_r+0x8>)
 80061aa:	f7ff ba19 	b.w	80055e0 <_strtod_l>
 80061ae:	bf00      	nop
 80061b0:	20000018 	.word	0x20000018

080061b4 <strtof>:
 80061b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061b8:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 8006278 <strtof+0xc4>
 80061bc:	4b29      	ldr	r3, [pc, #164]	@ (8006264 <strtof+0xb0>)
 80061be:	460a      	mov	r2, r1
 80061c0:	ed2d 8b02 	vpush	{d8}
 80061c4:	4601      	mov	r1, r0
 80061c6:	f8d8 0000 	ldr.w	r0, [r8]
 80061ca:	f7ff fa09 	bl	80055e0 <_strtod_l>
 80061ce:	ec55 4b10 	vmov	r4, r5, d0
 80061d2:	4622      	mov	r2, r4
 80061d4:	462b      	mov	r3, r5
 80061d6:	4620      	mov	r0, r4
 80061d8:	4629      	mov	r1, r5
 80061da:	f7fa fcaf 	bl	8000b3c <__aeabi_dcmpun>
 80061de:	b190      	cbz	r0, 8006206 <strtof+0x52>
 80061e0:	2d00      	cmp	r5, #0
 80061e2:	4821      	ldr	r0, [pc, #132]	@ (8006268 <strtof+0xb4>)
 80061e4:	da09      	bge.n	80061fa <strtof+0x46>
 80061e6:	f001 f8b3 	bl	8007350 <nanf>
 80061ea:	eeb1 8a40 	vneg.f32	s16, s0
 80061ee:	eeb0 0a48 	vmov.f32	s0, s16
 80061f2:	ecbd 8b02 	vpop	{d8}
 80061f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061fa:	ecbd 8b02 	vpop	{d8}
 80061fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006202:	f001 b8a5 	b.w	8007350 <nanf>
 8006206:	4620      	mov	r0, r4
 8006208:	4629      	mov	r1, r5
 800620a:	f7fa fcf5 	bl	8000bf8 <__aeabi_d2f>
 800620e:	ee08 0a10 	vmov	s16, r0
 8006212:	eddf 7a16 	vldr	s15, [pc, #88]	@ 800626c <strtof+0xb8>
 8006216:	eeb0 7ac8 	vabs.f32	s14, s16
 800621a:	eeb4 7a67 	vcmp.f32	s14, s15
 800621e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006222:	dd11      	ble.n	8006248 <strtof+0x94>
 8006224:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 8006228:	4b11      	ldr	r3, [pc, #68]	@ (8006270 <strtof+0xbc>)
 800622a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800622e:	4620      	mov	r0, r4
 8006230:	4639      	mov	r1, r7
 8006232:	f7fa fc83 	bl	8000b3c <__aeabi_dcmpun>
 8006236:	b980      	cbnz	r0, 800625a <strtof+0xa6>
 8006238:	4b0d      	ldr	r3, [pc, #52]	@ (8006270 <strtof+0xbc>)
 800623a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800623e:	4620      	mov	r0, r4
 8006240:	4639      	mov	r1, r7
 8006242:	f7fa fc5d 	bl	8000b00 <__aeabi_dcmple>
 8006246:	b940      	cbnz	r0, 800625a <strtof+0xa6>
 8006248:	ee18 3a10 	vmov	r3, s16
 800624c:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006250:	d1cd      	bne.n	80061ee <strtof+0x3a>
 8006252:	4b08      	ldr	r3, [pc, #32]	@ (8006274 <strtof+0xc0>)
 8006254:	402b      	ands	r3, r5
 8006256:	2b00      	cmp	r3, #0
 8006258:	d0c9      	beq.n	80061ee <strtof+0x3a>
 800625a:	f8d8 3000 	ldr.w	r3, [r8]
 800625e:	2222      	movs	r2, #34	@ 0x22
 8006260:	601a      	str	r2, [r3, #0]
 8006262:	e7c4      	b.n	80061ee <strtof+0x3a>
 8006264:	20000018 	.word	0x20000018
 8006268:	0800a045 	.word	0x0800a045
 800626c:	7f7fffff 	.word	0x7f7fffff
 8006270:	7fefffff 	.word	0x7fefffff
 8006274:	7ff00000 	.word	0x7ff00000
 8006278:	20000184 	.word	0x20000184

0800627c <__cvt>:
 800627c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006280:	ec57 6b10 	vmov	r6, r7, d0
 8006284:	2f00      	cmp	r7, #0
 8006286:	460c      	mov	r4, r1
 8006288:	4619      	mov	r1, r3
 800628a:	463b      	mov	r3, r7
 800628c:	bfbb      	ittet	lt
 800628e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006292:	461f      	movlt	r7, r3
 8006294:	2300      	movge	r3, #0
 8006296:	232d      	movlt	r3, #45	@ 0x2d
 8006298:	700b      	strb	r3, [r1, #0]
 800629a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800629c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80062a0:	4691      	mov	r9, r2
 80062a2:	f023 0820 	bic.w	r8, r3, #32
 80062a6:	bfbc      	itt	lt
 80062a8:	4632      	movlt	r2, r6
 80062aa:	4616      	movlt	r6, r2
 80062ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062b0:	d005      	beq.n	80062be <__cvt+0x42>
 80062b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80062b6:	d100      	bne.n	80062ba <__cvt+0x3e>
 80062b8:	3401      	adds	r4, #1
 80062ba:	2102      	movs	r1, #2
 80062bc:	e000      	b.n	80062c0 <__cvt+0x44>
 80062be:	2103      	movs	r1, #3
 80062c0:	ab03      	add	r3, sp, #12
 80062c2:	9301      	str	r3, [sp, #4]
 80062c4:	ab02      	add	r3, sp, #8
 80062c6:	9300      	str	r3, [sp, #0]
 80062c8:	ec47 6b10 	vmov	d0, r6, r7
 80062cc:	4653      	mov	r3, sl
 80062ce:	4622      	mov	r2, r4
 80062d0:	f001 f8ce 	bl	8007470 <_dtoa_r>
 80062d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80062d8:	4605      	mov	r5, r0
 80062da:	d119      	bne.n	8006310 <__cvt+0x94>
 80062dc:	f019 0f01 	tst.w	r9, #1
 80062e0:	d00e      	beq.n	8006300 <__cvt+0x84>
 80062e2:	eb00 0904 	add.w	r9, r0, r4
 80062e6:	2200      	movs	r2, #0
 80062e8:	2300      	movs	r3, #0
 80062ea:	4630      	mov	r0, r6
 80062ec:	4639      	mov	r1, r7
 80062ee:	f7fa fbf3 	bl	8000ad8 <__aeabi_dcmpeq>
 80062f2:	b108      	cbz	r0, 80062f8 <__cvt+0x7c>
 80062f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80062f8:	2230      	movs	r2, #48	@ 0x30
 80062fa:	9b03      	ldr	r3, [sp, #12]
 80062fc:	454b      	cmp	r3, r9
 80062fe:	d31e      	bcc.n	800633e <__cvt+0xc2>
 8006300:	9b03      	ldr	r3, [sp, #12]
 8006302:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006304:	1b5b      	subs	r3, r3, r5
 8006306:	4628      	mov	r0, r5
 8006308:	6013      	str	r3, [r2, #0]
 800630a:	b004      	add	sp, #16
 800630c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006310:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006314:	eb00 0904 	add.w	r9, r0, r4
 8006318:	d1e5      	bne.n	80062e6 <__cvt+0x6a>
 800631a:	7803      	ldrb	r3, [r0, #0]
 800631c:	2b30      	cmp	r3, #48	@ 0x30
 800631e:	d10a      	bne.n	8006336 <__cvt+0xba>
 8006320:	2200      	movs	r2, #0
 8006322:	2300      	movs	r3, #0
 8006324:	4630      	mov	r0, r6
 8006326:	4639      	mov	r1, r7
 8006328:	f7fa fbd6 	bl	8000ad8 <__aeabi_dcmpeq>
 800632c:	b918      	cbnz	r0, 8006336 <__cvt+0xba>
 800632e:	f1c4 0401 	rsb	r4, r4, #1
 8006332:	f8ca 4000 	str.w	r4, [sl]
 8006336:	f8da 3000 	ldr.w	r3, [sl]
 800633a:	4499      	add	r9, r3
 800633c:	e7d3      	b.n	80062e6 <__cvt+0x6a>
 800633e:	1c59      	adds	r1, r3, #1
 8006340:	9103      	str	r1, [sp, #12]
 8006342:	701a      	strb	r2, [r3, #0]
 8006344:	e7d9      	b.n	80062fa <__cvt+0x7e>

08006346 <__exponent>:
 8006346:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006348:	2900      	cmp	r1, #0
 800634a:	bfba      	itte	lt
 800634c:	4249      	neglt	r1, r1
 800634e:	232d      	movlt	r3, #45	@ 0x2d
 8006350:	232b      	movge	r3, #43	@ 0x2b
 8006352:	2909      	cmp	r1, #9
 8006354:	7002      	strb	r2, [r0, #0]
 8006356:	7043      	strb	r3, [r0, #1]
 8006358:	dd29      	ble.n	80063ae <__exponent+0x68>
 800635a:	f10d 0307 	add.w	r3, sp, #7
 800635e:	461d      	mov	r5, r3
 8006360:	270a      	movs	r7, #10
 8006362:	461a      	mov	r2, r3
 8006364:	fbb1 f6f7 	udiv	r6, r1, r7
 8006368:	fb07 1416 	mls	r4, r7, r6, r1
 800636c:	3430      	adds	r4, #48	@ 0x30
 800636e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006372:	460c      	mov	r4, r1
 8006374:	2c63      	cmp	r4, #99	@ 0x63
 8006376:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800637a:	4631      	mov	r1, r6
 800637c:	dcf1      	bgt.n	8006362 <__exponent+0x1c>
 800637e:	3130      	adds	r1, #48	@ 0x30
 8006380:	1e94      	subs	r4, r2, #2
 8006382:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006386:	1c41      	adds	r1, r0, #1
 8006388:	4623      	mov	r3, r4
 800638a:	42ab      	cmp	r3, r5
 800638c:	d30a      	bcc.n	80063a4 <__exponent+0x5e>
 800638e:	f10d 0309 	add.w	r3, sp, #9
 8006392:	1a9b      	subs	r3, r3, r2
 8006394:	42ac      	cmp	r4, r5
 8006396:	bf88      	it	hi
 8006398:	2300      	movhi	r3, #0
 800639a:	3302      	adds	r3, #2
 800639c:	4403      	add	r3, r0
 800639e:	1a18      	subs	r0, r3, r0
 80063a0:	b003      	add	sp, #12
 80063a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80063a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80063ac:	e7ed      	b.n	800638a <__exponent+0x44>
 80063ae:	2330      	movs	r3, #48	@ 0x30
 80063b0:	3130      	adds	r1, #48	@ 0x30
 80063b2:	7083      	strb	r3, [r0, #2]
 80063b4:	70c1      	strb	r1, [r0, #3]
 80063b6:	1d03      	adds	r3, r0, #4
 80063b8:	e7f1      	b.n	800639e <__exponent+0x58>
	...

080063bc <_printf_float>:
 80063bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c0:	b08d      	sub	sp, #52	@ 0x34
 80063c2:	460c      	mov	r4, r1
 80063c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80063c8:	4616      	mov	r6, r2
 80063ca:	461f      	mov	r7, r3
 80063cc:	4605      	mov	r5, r0
 80063ce:	f000 ff31 	bl	8007234 <_localeconv_r>
 80063d2:	6803      	ldr	r3, [r0, #0]
 80063d4:	9304      	str	r3, [sp, #16]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7f9 ff52 	bl	8000280 <strlen>
 80063dc:	2300      	movs	r3, #0
 80063de:	930a      	str	r3, [sp, #40]	@ 0x28
 80063e0:	f8d8 3000 	ldr.w	r3, [r8]
 80063e4:	9005      	str	r0, [sp, #20]
 80063e6:	3307      	adds	r3, #7
 80063e8:	f023 0307 	bic.w	r3, r3, #7
 80063ec:	f103 0208 	add.w	r2, r3, #8
 80063f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80063f4:	f8d4 b000 	ldr.w	fp, [r4]
 80063f8:	f8c8 2000 	str.w	r2, [r8]
 80063fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006400:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006404:	9307      	str	r3, [sp, #28]
 8006406:	f8cd 8018 	str.w	r8, [sp, #24]
 800640a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800640e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006412:	4b9c      	ldr	r3, [pc, #624]	@ (8006684 <_printf_float+0x2c8>)
 8006414:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006418:	f7fa fb90 	bl	8000b3c <__aeabi_dcmpun>
 800641c:	bb70      	cbnz	r0, 800647c <_printf_float+0xc0>
 800641e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006422:	4b98      	ldr	r3, [pc, #608]	@ (8006684 <_printf_float+0x2c8>)
 8006424:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006428:	f7fa fb6a 	bl	8000b00 <__aeabi_dcmple>
 800642c:	bb30      	cbnz	r0, 800647c <_printf_float+0xc0>
 800642e:	2200      	movs	r2, #0
 8006430:	2300      	movs	r3, #0
 8006432:	4640      	mov	r0, r8
 8006434:	4649      	mov	r1, r9
 8006436:	f7fa fb59 	bl	8000aec <__aeabi_dcmplt>
 800643a:	b110      	cbz	r0, 8006442 <_printf_float+0x86>
 800643c:	232d      	movs	r3, #45	@ 0x2d
 800643e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006442:	4a91      	ldr	r2, [pc, #580]	@ (8006688 <_printf_float+0x2cc>)
 8006444:	4b91      	ldr	r3, [pc, #580]	@ (800668c <_printf_float+0x2d0>)
 8006446:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800644a:	bf8c      	ite	hi
 800644c:	4690      	movhi	r8, r2
 800644e:	4698      	movls	r8, r3
 8006450:	2303      	movs	r3, #3
 8006452:	6123      	str	r3, [r4, #16]
 8006454:	f02b 0304 	bic.w	r3, fp, #4
 8006458:	6023      	str	r3, [r4, #0]
 800645a:	f04f 0900 	mov.w	r9, #0
 800645e:	9700      	str	r7, [sp, #0]
 8006460:	4633      	mov	r3, r6
 8006462:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006464:	4621      	mov	r1, r4
 8006466:	4628      	mov	r0, r5
 8006468:	f000 f9d2 	bl	8006810 <_printf_common>
 800646c:	3001      	adds	r0, #1
 800646e:	f040 808d 	bne.w	800658c <_printf_float+0x1d0>
 8006472:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006476:	b00d      	add	sp, #52	@ 0x34
 8006478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800647c:	4642      	mov	r2, r8
 800647e:	464b      	mov	r3, r9
 8006480:	4640      	mov	r0, r8
 8006482:	4649      	mov	r1, r9
 8006484:	f7fa fb5a 	bl	8000b3c <__aeabi_dcmpun>
 8006488:	b140      	cbz	r0, 800649c <_printf_float+0xe0>
 800648a:	464b      	mov	r3, r9
 800648c:	2b00      	cmp	r3, #0
 800648e:	bfbc      	itt	lt
 8006490:	232d      	movlt	r3, #45	@ 0x2d
 8006492:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006496:	4a7e      	ldr	r2, [pc, #504]	@ (8006690 <_printf_float+0x2d4>)
 8006498:	4b7e      	ldr	r3, [pc, #504]	@ (8006694 <_printf_float+0x2d8>)
 800649a:	e7d4      	b.n	8006446 <_printf_float+0x8a>
 800649c:	6863      	ldr	r3, [r4, #4]
 800649e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80064a2:	9206      	str	r2, [sp, #24]
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	d13b      	bne.n	8006520 <_printf_float+0x164>
 80064a8:	2306      	movs	r3, #6
 80064aa:	6063      	str	r3, [r4, #4]
 80064ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80064b0:	2300      	movs	r3, #0
 80064b2:	6022      	str	r2, [r4, #0]
 80064b4:	9303      	str	r3, [sp, #12]
 80064b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80064b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80064bc:	ab09      	add	r3, sp, #36	@ 0x24
 80064be:	9300      	str	r3, [sp, #0]
 80064c0:	6861      	ldr	r1, [r4, #4]
 80064c2:	ec49 8b10 	vmov	d0, r8, r9
 80064c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80064ca:	4628      	mov	r0, r5
 80064cc:	f7ff fed6 	bl	800627c <__cvt>
 80064d0:	9b06      	ldr	r3, [sp, #24]
 80064d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80064d4:	2b47      	cmp	r3, #71	@ 0x47
 80064d6:	4680      	mov	r8, r0
 80064d8:	d129      	bne.n	800652e <_printf_float+0x172>
 80064da:	1cc8      	adds	r0, r1, #3
 80064dc:	db02      	blt.n	80064e4 <_printf_float+0x128>
 80064de:	6863      	ldr	r3, [r4, #4]
 80064e0:	4299      	cmp	r1, r3
 80064e2:	dd41      	ble.n	8006568 <_printf_float+0x1ac>
 80064e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80064e8:	fa5f fa8a 	uxtb.w	sl, sl
 80064ec:	3901      	subs	r1, #1
 80064ee:	4652      	mov	r2, sl
 80064f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80064f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80064f6:	f7ff ff26 	bl	8006346 <__exponent>
 80064fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064fc:	1813      	adds	r3, r2, r0
 80064fe:	2a01      	cmp	r2, #1
 8006500:	4681      	mov	r9, r0
 8006502:	6123      	str	r3, [r4, #16]
 8006504:	dc02      	bgt.n	800650c <_printf_float+0x150>
 8006506:	6822      	ldr	r2, [r4, #0]
 8006508:	07d2      	lsls	r2, r2, #31
 800650a:	d501      	bpl.n	8006510 <_printf_float+0x154>
 800650c:	3301      	adds	r3, #1
 800650e:	6123      	str	r3, [r4, #16]
 8006510:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006514:	2b00      	cmp	r3, #0
 8006516:	d0a2      	beq.n	800645e <_printf_float+0xa2>
 8006518:	232d      	movs	r3, #45	@ 0x2d
 800651a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800651e:	e79e      	b.n	800645e <_printf_float+0xa2>
 8006520:	9a06      	ldr	r2, [sp, #24]
 8006522:	2a47      	cmp	r2, #71	@ 0x47
 8006524:	d1c2      	bne.n	80064ac <_printf_float+0xf0>
 8006526:	2b00      	cmp	r3, #0
 8006528:	d1c0      	bne.n	80064ac <_printf_float+0xf0>
 800652a:	2301      	movs	r3, #1
 800652c:	e7bd      	b.n	80064aa <_printf_float+0xee>
 800652e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006532:	d9db      	bls.n	80064ec <_printf_float+0x130>
 8006534:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006538:	d118      	bne.n	800656c <_printf_float+0x1b0>
 800653a:	2900      	cmp	r1, #0
 800653c:	6863      	ldr	r3, [r4, #4]
 800653e:	dd0b      	ble.n	8006558 <_printf_float+0x19c>
 8006540:	6121      	str	r1, [r4, #16]
 8006542:	b913      	cbnz	r3, 800654a <_printf_float+0x18e>
 8006544:	6822      	ldr	r2, [r4, #0]
 8006546:	07d0      	lsls	r0, r2, #31
 8006548:	d502      	bpl.n	8006550 <_printf_float+0x194>
 800654a:	3301      	adds	r3, #1
 800654c:	440b      	add	r3, r1
 800654e:	6123      	str	r3, [r4, #16]
 8006550:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006552:	f04f 0900 	mov.w	r9, #0
 8006556:	e7db      	b.n	8006510 <_printf_float+0x154>
 8006558:	b913      	cbnz	r3, 8006560 <_printf_float+0x1a4>
 800655a:	6822      	ldr	r2, [r4, #0]
 800655c:	07d2      	lsls	r2, r2, #31
 800655e:	d501      	bpl.n	8006564 <_printf_float+0x1a8>
 8006560:	3302      	adds	r3, #2
 8006562:	e7f4      	b.n	800654e <_printf_float+0x192>
 8006564:	2301      	movs	r3, #1
 8006566:	e7f2      	b.n	800654e <_printf_float+0x192>
 8006568:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800656c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800656e:	4299      	cmp	r1, r3
 8006570:	db05      	blt.n	800657e <_printf_float+0x1c2>
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	6121      	str	r1, [r4, #16]
 8006576:	07d8      	lsls	r0, r3, #31
 8006578:	d5ea      	bpl.n	8006550 <_printf_float+0x194>
 800657a:	1c4b      	adds	r3, r1, #1
 800657c:	e7e7      	b.n	800654e <_printf_float+0x192>
 800657e:	2900      	cmp	r1, #0
 8006580:	bfd4      	ite	le
 8006582:	f1c1 0202 	rsble	r2, r1, #2
 8006586:	2201      	movgt	r2, #1
 8006588:	4413      	add	r3, r2
 800658a:	e7e0      	b.n	800654e <_printf_float+0x192>
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	055a      	lsls	r2, r3, #21
 8006590:	d407      	bmi.n	80065a2 <_printf_float+0x1e6>
 8006592:	6923      	ldr	r3, [r4, #16]
 8006594:	4642      	mov	r2, r8
 8006596:	4631      	mov	r1, r6
 8006598:	4628      	mov	r0, r5
 800659a:	47b8      	blx	r7
 800659c:	3001      	adds	r0, #1
 800659e:	d12b      	bne.n	80065f8 <_printf_float+0x23c>
 80065a0:	e767      	b.n	8006472 <_printf_float+0xb6>
 80065a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80065a6:	f240 80dd 	bls.w	8006764 <_printf_float+0x3a8>
 80065aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80065ae:	2200      	movs	r2, #0
 80065b0:	2300      	movs	r3, #0
 80065b2:	f7fa fa91 	bl	8000ad8 <__aeabi_dcmpeq>
 80065b6:	2800      	cmp	r0, #0
 80065b8:	d033      	beq.n	8006622 <_printf_float+0x266>
 80065ba:	4a37      	ldr	r2, [pc, #220]	@ (8006698 <_printf_float+0x2dc>)
 80065bc:	2301      	movs	r3, #1
 80065be:	4631      	mov	r1, r6
 80065c0:	4628      	mov	r0, r5
 80065c2:	47b8      	blx	r7
 80065c4:	3001      	adds	r0, #1
 80065c6:	f43f af54 	beq.w	8006472 <_printf_float+0xb6>
 80065ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80065ce:	4543      	cmp	r3, r8
 80065d0:	db02      	blt.n	80065d8 <_printf_float+0x21c>
 80065d2:	6823      	ldr	r3, [r4, #0]
 80065d4:	07d8      	lsls	r0, r3, #31
 80065d6:	d50f      	bpl.n	80065f8 <_printf_float+0x23c>
 80065d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065dc:	4631      	mov	r1, r6
 80065de:	4628      	mov	r0, r5
 80065e0:	47b8      	blx	r7
 80065e2:	3001      	adds	r0, #1
 80065e4:	f43f af45 	beq.w	8006472 <_printf_float+0xb6>
 80065e8:	f04f 0900 	mov.w	r9, #0
 80065ec:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80065f0:	f104 0a1a 	add.w	sl, r4, #26
 80065f4:	45c8      	cmp	r8, r9
 80065f6:	dc09      	bgt.n	800660c <_printf_float+0x250>
 80065f8:	6823      	ldr	r3, [r4, #0]
 80065fa:	079b      	lsls	r3, r3, #30
 80065fc:	f100 8103 	bmi.w	8006806 <_printf_float+0x44a>
 8006600:	68e0      	ldr	r0, [r4, #12]
 8006602:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006604:	4298      	cmp	r0, r3
 8006606:	bfb8      	it	lt
 8006608:	4618      	movlt	r0, r3
 800660a:	e734      	b.n	8006476 <_printf_float+0xba>
 800660c:	2301      	movs	r3, #1
 800660e:	4652      	mov	r2, sl
 8006610:	4631      	mov	r1, r6
 8006612:	4628      	mov	r0, r5
 8006614:	47b8      	blx	r7
 8006616:	3001      	adds	r0, #1
 8006618:	f43f af2b 	beq.w	8006472 <_printf_float+0xb6>
 800661c:	f109 0901 	add.w	r9, r9, #1
 8006620:	e7e8      	b.n	80065f4 <_printf_float+0x238>
 8006622:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006624:	2b00      	cmp	r3, #0
 8006626:	dc39      	bgt.n	800669c <_printf_float+0x2e0>
 8006628:	4a1b      	ldr	r2, [pc, #108]	@ (8006698 <_printf_float+0x2dc>)
 800662a:	2301      	movs	r3, #1
 800662c:	4631      	mov	r1, r6
 800662e:	4628      	mov	r0, r5
 8006630:	47b8      	blx	r7
 8006632:	3001      	adds	r0, #1
 8006634:	f43f af1d 	beq.w	8006472 <_printf_float+0xb6>
 8006638:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800663c:	ea59 0303 	orrs.w	r3, r9, r3
 8006640:	d102      	bne.n	8006648 <_printf_float+0x28c>
 8006642:	6823      	ldr	r3, [r4, #0]
 8006644:	07d9      	lsls	r1, r3, #31
 8006646:	d5d7      	bpl.n	80065f8 <_printf_float+0x23c>
 8006648:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800664c:	4631      	mov	r1, r6
 800664e:	4628      	mov	r0, r5
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	f43f af0d 	beq.w	8006472 <_printf_float+0xb6>
 8006658:	f04f 0a00 	mov.w	sl, #0
 800665c:	f104 0b1a 	add.w	fp, r4, #26
 8006660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006662:	425b      	negs	r3, r3
 8006664:	4553      	cmp	r3, sl
 8006666:	dc01      	bgt.n	800666c <_printf_float+0x2b0>
 8006668:	464b      	mov	r3, r9
 800666a:	e793      	b.n	8006594 <_printf_float+0x1d8>
 800666c:	2301      	movs	r3, #1
 800666e:	465a      	mov	r2, fp
 8006670:	4631      	mov	r1, r6
 8006672:	4628      	mov	r0, r5
 8006674:	47b8      	blx	r7
 8006676:	3001      	adds	r0, #1
 8006678:	f43f aefb 	beq.w	8006472 <_printf_float+0xb6>
 800667c:	f10a 0a01 	add.w	sl, sl, #1
 8006680:	e7ee      	b.n	8006660 <_printf_float+0x2a4>
 8006682:	bf00      	nop
 8006684:	7fefffff 	.word	0x7fefffff
 8006688:	08009e76 	.word	0x08009e76
 800668c:	08009e72 	.word	0x08009e72
 8006690:	08009e7e 	.word	0x08009e7e
 8006694:	08009e7a 	.word	0x08009e7a
 8006698:	08009e82 	.word	0x08009e82
 800669c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800669e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80066a2:	4553      	cmp	r3, sl
 80066a4:	bfa8      	it	ge
 80066a6:	4653      	movge	r3, sl
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	4699      	mov	r9, r3
 80066ac:	dc36      	bgt.n	800671c <_printf_float+0x360>
 80066ae:	f04f 0b00 	mov.w	fp, #0
 80066b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066b6:	f104 021a 	add.w	r2, r4, #26
 80066ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066bc:	9306      	str	r3, [sp, #24]
 80066be:	eba3 0309 	sub.w	r3, r3, r9
 80066c2:	455b      	cmp	r3, fp
 80066c4:	dc31      	bgt.n	800672a <_printf_float+0x36e>
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	459a      	cmp	sl, r3
 80066ca:	dc3a      	bgt.n	8006742 <_printf_float+0x386>
 80066cc:	6823      	ldr	r3, [r4, #0]
 80066ce:	07da      	lsls	r2, r3, #31
 80066d0:	d437      	bmi.n	8006742 <_printf_float+0x386>
 80066d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066d4:	ebaa 0903 	sub.w	r9, sl, r3
 80066d8:	9b06      	ldr	r3, [sp, #24]
 80066da:	ebaa 0303 	sub.w	r3, sl, r3
 80066de:	4599      	cmp	r9, r3
 80066e0:	bfa8      	it	ge
 80066e2:	4699      	movge	r9, r3
 80066e4:	f1b9 0f00 	cmp.w	r9, #0
 80066e8:	dc33      	bgt.n	8006752 <_printf_float+0x396>
 80066ea:	f04f 0800 	mov.w	r8, #0
 80066ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066f2:	f104 0b1a 	add.w	fp, r4, #26
 80066f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066f8:	ebaa 0303 	sub.w	r3, sl, r3
 80066fc:	eba3 0309 	sub.w	r3, r3, r9
 8006700:	4543      	cmp	r3, r8
 8006702:	f77f af79 	ble.w	80065f8 <_printf_float+0x23c>
 8006706:	2301      	movs	r3, #1
 8006708:	465a      	mov	r2, fp
 800670a:	4631      	mov	r1, r6
 800670c:	4628      	mov	r0, r5
 800670e:	47b8      	blx	r7
 8006710:	3001      	adds	r0, #1
 8006712:	f43f aeae 	beq.w	8006472 <_printf_float+0xb6>
 8006716:	f108 0801 	add.w	r8, r8, #1
 800671a:	e7ec      	b.n	80066f6 <_printf_float+0x33a>
 800671c:	4642      	mov	r2, r8
 800671e:	4631      	mov	r1, r6
 8006720:	4628      	mov	r0, r5
 8006722:	47b8      	blx	r7
 8006724:	3001      	adds	r0, #1
 8006726:	d1c2      	bne.n	80066ae <_printf_float+0x2f2>
 8006728:	e6a3      	b.n	8006472 <_printf_float+0xb6>
 800672a:	2301      	movs	r3, #1
 800672c:	4631      	mov	r1, r6
 800672e:	4628      	mov	r0, r5
 8006730:	9206      	str	r2, [sp, #24]
 8006732:	47b8      	blx	r7
 8006734:	3001      	adds	r0, #1
 8006736:	f43f ae9c 	beq.w	8006472 <_printf_float+0xb6>
 800673a:	9a06      	ldr	r2, [sp, #24]
 800673c:	f10b 0b01 	add.w	fp, fp, #1
 8006740:	e7bb      	b.n	80066ba <_printf_float+0x2fe>
 8006742:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006746:	4631      	mov	r1, r6
 8006748:	4628      	mov	r0, r5
 800674a:	47b8      	blx	r7
 800674c:	3001      	adds	r0, #1
 800674e:	d1c0      	bne.n	80066d2 <_printf_float+0x316>
 8006750:	e68f      	b.n	8006472 <_printf_float+0xb6>
 8006752:	9a06      	ldr	r2, [sp, #24]
 8006754:	464b      	mov	r3, r9
 8006756:	4442      	add	r2, r8
 8006758:	4631      	mov	r1, r6
 800675a:	4628      	mov	r0, r5
 800675c:	47b8      	blx	r7
 800675e:	3001      	adds	r0, #1
 8006760:	d1c3      	bne.n	80066ea <_printf_float+0x32e>
 8006762:	e686      	b.n	8006472 <_printf_float+0xb6>
 8006764:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006768:	f1ba 0f01 	cmp.w	sl, #1
 800676c:	dc01      	bgt.n	8006772 <_printf_float+0x3b6>
 800676e:	07db      	lsls	r3, r3, #31
 8006770:	d536      	bpl.n	80067e0 <_printf_float+0x424>
 8006772:	2301      	movs	r3, #1
 8006774:	4642      	mov	r2, r8
 8006776:	4631      	mov	r1, r6
 8006778:	4628      	mov	r0, r5
 800677a:	47b8      	blx	r7
 800677c:	3001      	adds	r0, #1
 800677e:	f43f ae78 	beq.w	8006472 <_printf_float+0xb6>
 8006782:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	f43f ae70 	beq.w	8006472 <_printf_float+0xb6>
 8006792:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006796:	2200      	movs	r2, #0
 8006798:	2300      	movs	r3, #0
 800679a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800679e:	f7fa f99b 	bl	8000ad8 <__aeabi_dcmpeq>
 80067a2:	b9c0      	cbnz	r0, 80067d6 <_printf_float+0x41a>
 80067a4:	4653      	mov	r3, sl
 80067a6:	f108 0201 	add.w	r2, r8, #1
 80067aa:	4631      	mov	r1, r6
 80067ac:	4628      	mov	r0, r5
 80067ae:	47b8      	blx	r7
 80067b0:	3001      	adds	r0, #1
 80067b2:	d10c      	bne.n	80067ce <_printf_float+0x412>
 80067b4:	e65d      	b.n	8006472 <_printf_float+0xb6>
 80067b6:	2301      	movs	r3, #1
 80067b8:	465a      	mov	r2, fp
 80067ba:	4631      	mov	r1, r6
 80067bc:	4628      	mov	r0, r5
 80067be:	47b8      	blx	r7
 80067c0:	3001      	adds	r0, #1
 80067c2:	f43f ae56 	beq.w	8006472 <_printf_float+0xb6>
 80067c6:	f108 0801 	add.w	r8, r8, #1
 80067ca:	45d0      	cmp	r8, sl
 80067cc:	dbf3      	blt.n	80067b6 <_printf_float+0x3fa>
 80067ce:	464b      	mov	r3, r9
 80067d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80067d4:	e6df      	b.n	8006596 <_printf_float+0x1da>
 80067d6:	f04f 0800 	mov.w	r8, #0
 80067da:	f104 0b1a 	add.w	fp, r4, #26
 80067de:	e7f4      	b.n	80067ca <_printf_float+0x40e>
 80067e0:	2301      	movs	r3, #1
 80067e2:	4642      	mov	r2, r8
 80067e4:	e7e1      	b.n	80067aa <_printf_float+0x3ee>
 80067e6:	2301      	movs	r3, #1
 80067e8:	464a      	mov	r2, r9
 80067ea:	4631      	mov	r1, r6
 80067ec:	4628      	mov	r0, r5
 80067ee:	47b8      	blx	r7
 80067f0:	3001      	adds	r0, #1
 80067f2:	f43f ae3e 	beq.w	8006472 <_printf_float+0xb6>
 80067f6:	f108 0801 	add.w	r8, r8, #1
 80067fa:	68e3      	ldr	r3, [r4, #12]
 80067fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80067fe:	1a5b      	subs	r3, r3, r1
 8006800:	4543      	cmp	r3, r8
 8006802:	dcf0      	bgt.n	80067e6 <_printf_float+0x42a>
 8006804:	e6fc      	b.n	8006600 <_printf_float+0x244>
 8006806:	f04f 0800 	mov.w	r8, #0
 800680a:	f104 0919 	add.w	r9, r4, #25
 800680e:	e7f4      	b.n	80067fa <_printf_float+0x43e>

08006810 <_printf_common>:
 8006810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006814:	4616      	mov	r6, r2
 8006816:	4698      	mov	r8, r3
 8006818:	688a      	ldr	r2, [r1, #8]
 800681a:	690b      	ldr	r3, [r1, #16]
 800681c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006820:	4293      	cmp	r3, r2
 8006822:	bfb8      	it	lt
 8006824:	4613      	movlt	r3, r2
 8006826:	6033      	str	r3, [r6, #0]
 8006828:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800682c:	4607      	mov	r7, r0
 800682e:	460c      	mov	r4, r1
 8006830:	b10a      	cbz	r2, 8006836 <_printf_common+0x26>
 8006832:	3301      	adds	r3, #1
 8006834:	6033      	str	r3, [r6, #0]
 8006836:	6823      	ldr	r3, [r4, #0]
 8006838:	0699      	lsls	r1, r3, #26
 800683a:	bf42      	ittt	mi
 800683c:	6833      	ldrmi	r3, [r6, #0]
 800683e:	3302      	addmi	r3, #2
 8006840:	6033      	strmi	r3, [r6, #0]
 8006842:	6825      	ldr	r5, [r4, #0]
 8006844:	f015 0506 	ands.w	r5, r5, #6
 8006848:	d106      	bne.n	8006858 <_printf_common+0x48>
 800684a:	f104 0a19 	add.w	sl, r4, #25
 800684e:	68e3      	ldr	r3, [r4, #12]
 8006850:	6832      	ldr	r2, [r6, #0]
 8006852:	1a9b      	subs	r3, r3, r2
 8006854:	42ab      	cmp	r3, r5
 8006856:	dc26      	bgt.n	80068a6 <_printf_common+0x96>
 8006858:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800685c:	6822      	ldr	r2, [r4, #0]
 800685e:	3b00      	subs	r3, #0
 8006860:	bf18      	it	ne
 8006862:	2301      	movne	r3, #1
 8006864:	0692      	lsls	r2, r2, #26
 8006866:	d42b      	bmi.n	80068c0 <_printf_common+0xb0>
 8006868:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800686c:	4641      	mov	r1, r8
 800686e:	4638      	mov	r0, r7
 8006870:	47c8      	blx	r9
 8006872:	3001      	adds	r0, #1
 8006874:	d01e      	beq.n	80068b4 <_printf_common+0xa4>
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	6922      	ldr	r2, [r4, #16]
 800687a:	f003 0306 	and.w	r3, r3, #6
 800687e:	2b04      	cmp	r3, #4
 8006880:	bf02      	ittt	eq
 8006882:	68e5      	ldreq	r5, [r4, #12]
 8006884:	6833      	ldreq	r3, [r6, #0]
 8006886:	1aed      	subeq	r5, r5, r3
 8006888:	68a3      	ldr	r3, [r4, #8]
 800688a:	bf0c      	ite	eq
 800688c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006890:	2500      	movne	r5, #0
 8006892:	4293      	cmp	r3, r2
 8006894:	bfc4      	itt	gt
 8006896:	1a9b      	subgt	r3, r3, r2
 8006898:	18ed      	addgt	r5, r5, r3
 800689a:	2600      	movs	r6, #0
 800689c:	341a      	adds	r4, #26
 800689e:	42b5      	cmp	r5, r6
 80068a0:	d11a      	bne.n	80068d8 <_printf_common+0xc8>
 80068a2:	2000      	movs	r0, #0
 80068a4:	e008      	b.n	80068b8 <_printf_common+0xa8>
 80068a6:	2301      	movs	r3, #1
 80068a8:	4652      	mov	r2, sl
 80068aa:	4641      	mov	r1, r8
 80068ac:	4638      	mov	r0, r7
 80068ae:	47c8      	blx	r9
 80068b0:	3001      	adds	r0, #1
 80068b2:	d103      	bne.n	80068bc <_printf_common+0xac>
 80068b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068bc:	3501      	adds	r5, #1
 80068be:	e7c6      	b.n	800684e <_printf_common+0x3e>
 80068c0:	18e1      	adds	r1, r4, r3
 80068c2:	1c5a      	adds	r2, r3, #1
 80068c4:	2030      	movs	r0, #48	@ 0x30
 80068c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80068ca:	4422      	add	r2, r4
 80068cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80068d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80068d4:	3302      	adds	r3, #2
 80068d6:	e7c7      	b.n	8006868 <_printf_common+0x58>
 80068d8:	2301      	movs	r3, #1
 80068da:	4622      	mov	r2, r4
 80068dc:	4641      	mov	r1, r8
 80068de:	4638      	mov	r0, r7
 80068e0:	47c8      	blx	r9
 80068e2:	3001      	adds	r0, #1
 80068e4:	d0e6      	beq.n	80068b4 <_printf_common+0xa4>
 80068e6:	3601      	adds	r6, #1
 80068e8:	e7d9      	b.n	800689e <_printf_common+0x8e>
	...

080068ec <_printf_i>:
 80068ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80068f0:	7e0f      	ldrb	r7, [r1, #24]
 80068f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80068f4:	2f78      	cmp	r7, #120	@ 0x78
 80068f6:	4691      	mov	r9, r2
 80068f8:	4680      	mov	r8, r0
 80068fa:	460c      	mov	r4, r1
 80068fc:	469a      	mov	sl, r3
 80068fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006902:	d807      	bhi.n	8006914 <_printf_i+0x28>
 8006904:	2f62      	cmp	r7, #98	@ 0x62
 8006906:	d80a      	bhi.n	800691e <_printf_i+0x32>
 8006908:	2f00      	cmp	r7, #0
 800690a:	f000 80d1 	beq.w	8006ab0 <_printf_i+0x1c4>
 800690e:	2f58      	cmp	r7, #88	@ 0x58
 8006910:	f000 80b8 	beq.w	8006a84 <_printf_i+0x198>
 8006914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006918:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800691c:	e03a      	b.n	8006994 <_printf_i+0xa8>
 800691e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006922:	2b15      	cmp	r3, #21
 8006924:	d8f6      	bhi.n	8006914 <_printf_i+0x28>
 8006926:	a101      	add	r1, pc, #4	@ (adr r1, 800692c <_printf_i+0x40>)
 8006928:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800692c:	08006985 	.word	0x08006985
 8006930:	08006999 	.word	0x08006999
 8006934:	08006915 	.word	0x08006915
 8006938:	08006915 	.word	0x08006915
 800693c:	08006915 	.word	0x08006915
 8006940:	08006915 	.word	0x08006915
 8006944:	08006999 	.word	0x08006999
 8006948:	08006915 	.word	0x08006915
 800694c:	08006915 	.word	0x08006915
 8006950:	08006915 	.word	0x08006915
 8006954:	08006915 	.word	0x08006915
 8006958:	08006a97 	.word	0x08006a97
 800695c:	080069c3 	.word	0x080069c3
 8006960:	08006a51 	.word	0x08006a51
 8006964:	08006915 	.word	0x08006915
 8006968:	08006915 	.word	0x08006915
 800696c:	08006ab9 	.word	0x08006ab9
 8006970:	08006915 	.word	0x08006915
 8006974:	080069c3 	.word	0x080069c3
 8006978:	08006915 	.word	0x08006915
 800697c:	08006915 	.word	0x08006915
 8006980:	08006a59 	.word	0x08006a59
 8006984:	6833      	ldr	r3, [r6, #0]
 8006986:	1d1a      	adds	r2, r3, #4
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	6032      	str	r2, [r6, #0]
 800698c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006990:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006994:	2301      	movs	r3, #1
 8006996:	e09c      	b.n	8006ad2 <_printf_i+0x1e6>
 8006998:	6833      	ldr	r3, [r6, #0]
 800699a:	6820      	ldr	r0, [r4, #0]
 800699c:	1d19      	adds	r1, r3, #4
 800699e:	6031      	str	r1, [r6, #0]
 80069a0:	0606      	lsls	r6, r0, #24
 80069a2:	d501      	bpl.n	80069a8 <_printf_i+0xbc>
 80069a4:	681d      	ldr	r5, [r3, #0]
 80069a6:	e003      	b.n	80069b0 <_printf_i+0xc4>
 80069a8:	0645      	lsls	r5, r0, #25
 80069aa:	d5fb      	bpl.n	80069a4 <_printf_i+0xb8>
 80069ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80069b0:	2d00      	cmp	r5, #0
 80069b2:	da03      	bge.n	80069bc <_printf_i+0xd0>
 80069b4:	232d      	movs	r3, #45	@ 0x2d
 80069b6:	426d      	negs	r5, r5
 80069b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80069bc:	4858      	ldr	r0, [pc, #352]	@ (8006b20 <_printf_i+0x234>)
 80069be:	230a      	movs	r3, #10
 80069c0:	e011      	b.n	80069e6 <_printf_i+0xfa>
 80069c2:	6821      	ldr	r1, [r4, #0]
 80069c4:	6833      	ldr	r3, [r6, #0]
 80069c6:	0608      	lsls	r0, r1, #24
 80069c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80069cc:	d402      	bmi.n	80069d4 <_printf_i+0xe8>
 80069ce:	0649      	lsls	r1, r1, #25
 80069d0:	bf48      	it	mi
 80069d2:	b2ad      	uxthmi	r5, r5
 80069d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80069d6:	4852      	ldr	r0, [pc, #328]	@ (8006b20 <_printf_i+0x234>)
 80069d8:	6033      	str	r3, [r6, #0]
 80069da:	bf14      	ite	ne
 80069dc:	230a      	movne	r3, #10
 80069de:	2308      	moveq	r3, #8
 80069e0:	2100      	movs	r1, #0
 80069e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80069e6:	6866      	ldr	r6, [r4, #4]
 80069e8:	60a6      	str	r6, [r4, #8]
 80069ea:	2e00      	cmp	r6, #0
 80069ec:	db05      	blt.n	80069fa <_printf_i+0x10e>
 80069ee:	6821      	ldr	r1, [r4, #0]
 80069f0:	432e      	orrs	r6, r5
 80069f2:	f021 0104 	bic.w	r1, r1, #4
 80069f6:	6021      	str	r1, [r4, #0]
 80069f8:	d04b      	beq.n	8006a92 <_printf_i+0x1a6>
 80069fa:	4616      	mov	r6, r2
 80069fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a00:	fb03 5711 	mls	r7, r3, r1, r5
 8006a04:	5dc7      	ldrb	r7, [r0, r7]
 8006a06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a0a:	462f      	mov	r7, r5
 8006a0c:	42bb      	cmp	r3, r7
 8006a0e:	460d      	mov	r5, r1
 8006a10:	d9f4      	bls.n	80069fc <_printf_i+0x110>
 8006a12:	2b08      	cmp	r3, #8
 8006a14:	d10b      	bne.n	8006a2e <_printf_i+0x142>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	07df      	lsls	r7, r3, #31
 8006a1a:	d508      	bpl.n	8006a2e <_printf_i+0x142>
 8006a1c:	6923      	ldr	r3, [r4, #16]
 8006a1e:	6861      	ldr	r1, [r4, #4]
 8006a20:	4299      	cmp	r1, r3
 8006a22:	bfde      	ittt	le
 8006a24:	2330      	movle	r3, #48	@ 0x30
 8006a26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a2a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006a2e:	1b92      	subs	r2, r2, r6
 8006a30:	6122      	str	r2, [r4, #16]
 8006a32:	f8cd a000 	str.w	sl, [sp]
 8006a36:	464b      	mov	r3, r9
 8006a38:	aa03      	add	r2, sp, #12
 8006a3a:	4621      	mov	r1, r4
 8006a3c:	4640      	mov	r0, r8
 8006a3e:	f7ff fee7 	bl	8006810 <_printf_common>
 8006a42:	3001      	adds	r0, #1
 8006a44:	d14a      	bne.n	8006adc <_printf_i+0x1f0>
 8006a46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006a4a:	b004      	add	sp, #16
 8006a4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a50:	6823      	ldr	r3, [r4, #0]
 8006a52:	f043 0320 	orr.w	r3, r3, #32
 8006a56:	6023      	str	r3, [r4, #0]
 8006a58:	4832      	ldr	r0, [pc, #200]	@ (8006b24 <_printf_i+0x238>)
 8006a5a:	2778      	movs	r7, #120	@ 0x78
 8006a5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	6831      	ldr	r1, [r6, #0]
 8006a64:	061f      	lsls	r7, r3, #24
 8006a66:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a6a:	d402      	bmi.n	8006a72 <_printf_i+0x186>
 8006a6c:	065f      	lsls	r7, r3, #25
 8006a6e:	bf48      	it	mi
 8006a70:	b2ad      	uxthmi	r5, r5
 8006a72:	6031      	str	r1, [r6, #0]
 8006a74:	07d9      	lsls	r1, r3, #31
 8006a76:	bf44      	itt	mi
 8006a78:	f043 0320 	orrmi.w	r3, r3, #32
 8006a7c:	6023      	strmi	r3, [r4, #0]
 8006a7e:	b11d      	cbz	r5, 8006a88 <_printf_i+0x19c>
 8006a80:	2310      	movs	r3, #16
 8006a82:	e7ad      	b.n	80069e0 <_printf_i+0xf4>
 8006a84:	4826      	ldr	r0, [pc, #152]	@ (8006b20 <_printf_i+0x234>)
 8006a86:	e7e9      	b.n	8006a5c <_printf_i+0x170>
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	f023 0320 	bic.w	r3, r3, #32
 8006a8e:	6023      	str	r3, [r4, #0]
 8006a90:	e7f6      	b.n	8006a80 <_printf_i+0x194>
 8006a92:	4616      	mov	r6, r2
 8006a94:	e7bd      	b.n	8006a12 <_printf_i+0x126>
 8006a96:	6833      	ldr	r3, [r6, #0]
 8006a98:	6825      	ldr	r5, [r4, #0]
 8006a9a:	6961      	ldr	r1, [r4, #20]
 8006a9c:	1d18      	adds	r0, r3, #4
 8006a9e:	6030      	str	r0, [r6, #0]
 8006aa0:	062e      	lsls	r6, r5, #24
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	d501      	bpl.n	8006aaa <_printf_i+0x1be>
 8006aa6:	6019      	str	r1, [r3, #0]
 8006aa8:	e002      	b.n	8006ab0 <_printf_i+0x1c4>
 8006aaa:	0668      	lsls	r0, r5, #25
 8006aac:	d5fb      	bpl.n	8006aa6 <_printf_i+0x1ba>
 8006aae:	8019      	strh	r1, [r3, #0]
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	6123      	str	r3, [r4, #16]
 8006ab4:	4616      	mov	r6, r2
 8006ab6:	e7bc      	b.n	8006a32 <_printf_i+0x146>
 8006ab8:	6833      	ldr	r3, [r6, #0]
 8006aba:	1d1a      	adds	r2, r3, #4
 8006abc:	6032      	str	r2, [r6, #0]
 8006abe:	681e      	ldr	r6, [r3, #0]
 8006ac0:	6862      	ldr	r2, [r4, #4]
 8006ac2:	2100      	movs	r1, #0
 8006ac4:	4630      	mov	r0, r6
 8006ac6:	f7f9 fb8b 	bl	80001e0 <memchr>
 8006aca:	b108      	cbz	r0, 8006ad0 <_printf_i+0x1e4>
 8006acc:	1b80      	subs	r0, r0, r6
 8006ace:	6060      	str	r0, [r4, #4]
 8006ad0:	6863      	ldr	r3, [r4, #4]
 8006ad2:	6123      	str	r3, [r4, #16]
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ada:	e7aa      	b.n	8006a32 <_printf_i+0x146>
 8006adc:	6923      	ldr	r3, [r4, #16]
 8006ade:	4632      	mov	r2, r6
 8006ae0:	4649      	mov	r1, r9
 8006ae2:	4640      	mov	r0, r8
 8006ae4:	47d0      	blx	sl
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	d0ad      	beq.n	8006a46 <_printf_i+0x15a>
 8006aea:	6823      	ldr	r3, [r4, #0]
 8006aec:	079b      	lsls	r3, r3, #30
 8006aee:	d413      	bmi.n	8006b18 <_printf_i+0x22c>
 8006af0:	68e0      	ldr	r0, [r4, #12]
 8006af2:	9b03      	ldr	r3, [sp, #12]
 8006af4:	4298      	cmp	r0, r3
 8006af6:	bfb8      	it	lt
 8006af8:	4618      	movlt	r0, r3
 8006afa:	e7a6      	b.n	8006a4a <_printf_i+0x15e>
 8006afc:	2301      	movs	r3, #1
 8006afe:	4632      	mov	r2, r6
 8006b00:	4649      	mov	r1, r9
 8006b02:	4640      	mov	r0, r8
 8006b04:	47d0      	blx	sl
 8006b06:	3001      	adds	r0, #1
 8006b08:	d09d      	beq.n	8006a46 <_printf_i+0x15a>
 8006b0a:	3501      	adds	r5, #1
 8006b0c:	68e3      	ldr	r3, [r4, #12]
 8006b0e:	9903      	ldr	r1, [sp, #12]
 8006b10:	1a5b      	subs	r3, r3, r1
 8006b12:	42ab      	cmp	r3, r5
 8006b14:	dcf2      	bgt.n	8006afc <_printf_i+0x210>
 8006b16:	e7eb      	b.n	8006af0 <_printf_i+0x204>
 8006b18:	2500      	movs	r5, #0
 8006b1a:	f104 0619 	add.w	r6, r4, #25
 8006b1e:	e7f5      	b.n	8006b0c <_printf_i+0x220>
 8006b20:	08009e84 	.word	0x08009e84
 8006b24:	08009e95 	.word	0x08009e95

08006b28 <_scanf_float>:
 8006b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b2c:	b087      	sub	sp, #28
 8006b2e:	4691      	mov	r9, r2
 8006b30:	9303      	str	r3, [sp, #12]
 8006b32:	688b      	ldr	r3, [r1, #8]
 8006b34:	1e5a      	subs	r2, r3, #1
 8006b36:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006b3a:	bf81      	itttt	hi
 8006b3c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006b40:	eb03 0b05 	addhi.w	fp, r3, r5
 8006b44:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006b48:	608b      	strhi	r3, [r1, #8]
 8006b4a:	680b      	ldr	r3, [r1, #0]
 8006b4c:	460a      	mov	r2, r1
 8006b4e:	f04f 0500 	mov.w	r5, #0
 8006b52:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006b56:	f842 3b1c 	str.w	r3, [r2], #28
 8006b5a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006b5e:	4680      	mov	r8, r0
 8006b60:	460c      	mov	r4, r1
 8006b62:	bf98      	it	ls
 8006b64:	f04f 0b00 	movls.w	fp, #0
 8006b68:	9201      	str	r2, [sp, #4]
 8006b6a:	4616      	mov	r6, r2
 8006b6c:	46aa      	mov	sl, r5
 8006b6e:	462f      	mov	r7, r5
 8006b70:	9502      	str	r5, [sp, #8]
 8006b72:	68a2      	ldr	r2, [r4, #8]
 8006b74:	b15a      	cbz	r2, 8006b8e <_scanf_float+0x66>
 8006b76:	f8d9 3000 	ldr.w	r3, [r9]
 8006b7a:	781b      	ldrb	r3, [r3, #0]
 8006b7c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006b7e:	d863      	bhi.n	8006c48 <_scanf_float+0x120>
 8006b80:	2b40      	cmp	r3, #64	@ 0x40
 8006b82:	d83b      	bhi.n	8006bfc <_scanf_float+0xd4>
 8006b84:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006b88:	b2c8      	uxtb	r0, r1
 8006b8a:	280e      	cmp	r0, #14
 8006b8c:	d939      	bls.n	8006c02 <_scanf_float+0xda>
 8006b8e:	b11f      	cbz	r7, 8006b98 <_scanf_float+0x70>
 8006b90:	6823      	ldr	r3, [r4, #0]
 8006b92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006b96:	6023      	str	r3, [r4, #0]
 8006b98:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006b9c:	f1ba 0f01 	cmp.w	sl, #1
 8006ba0:	f200 8114 	bhi.w	8006dcc <_scanf_float+0x2a4>
 8006ba4:	9b01      	ldr	r3, [sp, #4]
 8006ba6:	429e      	cmp	r6, r3
 8006ba8:	f200 8105 	bhi.w	8006db6 <_scanf_float+0x28e>
 8006bac:	2001      	movs	r0, #1
 8006bae:	b007      	add	sp, #28
 8006bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bb4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006bb8:	2a0d      	cmp	r2, #13
 8006bba:	d8e8      	bhi.n	8006b8e <_scanf_float+0x66>
 8006bbc:	a101      	add	r1, pc, #4	@ (adr r1, 8006bc4 <_scanf_float+0x9c>)
 8006bbe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006bc2:	bf00      	nop
 8006bc4:	08006d0d 	.word	0x08006d0d
 8006bc8:	08006b8f 	.word	0x08006b8f
 8006bcc:	08006b8f 	.word	0x08006b8f
 8006bd0:	08006b8f 	.word	0x08006b8f
 8006bd4:	08006d69 	.word	0x08006d69
 8006bd8:	08006d43 	.word	0x08006d43
 8006bdc:	08006b8f 	.word	0x08006b8f
 8006be0:	08006b8f 	.word	0x08006b8f
 8006be4:	08006d1b 	.word	0x08006d1b
 8006be8:	08006b8f 	.word	0x08006b8f
 8006bec:	08006b8f 	.word	0x08006b8f
 8006bf0:	08006b8f 	.word	0x08006b8f
 8006bf4:	08006b8f 	.word	0x08006b8f
 8006bf8:	08006cd7 	.word	0x08006cd7
 8006bfc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006c00:	e7da      	b.n	8006bb8 <_scanf_float+0x90>
 8006c02:	290e      	cmp	r1, #14
 8006c04:	d8c3      	bhi.n	8006b8e <_scanf_float+0x66>
 8006c06:	a001      	add	r0, pc, #4	@ (adr r0, 8006c0c <_scanf_float+0xe4>)
 8006c08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006c0c:	08006cc7 	.word	0x08006cc7
 8006c10:	08006b8f 	.word	0x08006b8f
 8006c14:	08006cc7 	.word	0x08006cc7
 8006c18:	08006d57 	.word	0x08006d57
 8006c1c:	08006b8f 	.word	0x08006b8f
 8006c20:	08006c69 	.word	0x08006c69
 8006c24:	08006cad 	.word	0x08006cad
 8006c28:	08006cad 	.word	0x08006cad
 8006c2c:	08006cad 	.word	0x08006cad
 8006c30:	08006cad 	.word	0x08006cad
 8006c34:	08006cad 	.word	0x08006cad
 8006c38:	08006cad 	.word	0x08006cad
 8006c3c:	08006cad 	.word	0x08006cad
 8006c40:	08006cad 	.word	0x08006cad
 8006c44:	08006cad 	.word	0x08006cad
 8006c48:	2b6e      	cmp	r3, #110	@ 0x6e
 8006c4a:	d809      	bhi.n	8006c60 <_scanf_float+0x138>
 8006c4c:	2b60      	cmp	r3, #96	@ 0x60
 8006c4e:	d8b1      	bhi.n	8006bb4 <_scanf_float+0x8c>
 8006c50:	2b54      	cmp	r3, #84	@ 0x54
 8006c52:	d07b      	beq.n	8006d4c <_scanf_float+0x224>
 8006c54:	2b59      	cmp	r3, #89	@ 0x59
 8006c56:	d19a      	bne.n	8006b8e <_scanf_float+0x66>
 8006c58:	2d07      	cmp	r5, #7
 8006c5a:	d198      	bne.n	8006b8e <_scanf_float+0x66>
 8006c5c:	2508      	movs	r5, #8
 8006c5e:	e02f      	b.n	8006cc0 <_scanf_float+0x198>
 8006c60:	2b74      	cmp	r3, #116	@ 0x74
 8006c62:	d073      	beq.n	8006d4c <_scanf_float+0x224>
 8006c64:	2b79      	cmp	r3, #121	@ 0x79
 8006c66:	e7f6      	b.n	8006c56 <_scanf_float+0x12e>
 8006c68:	6821      	ldr	r1, [r4, #0]
 8006c6a:	05c8      	lsls	r0, r1, #23
 8006c6c:	d51e      	bpl.n	8006cac <_scanf_float+0x184>
 8006c6e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006c72:	6021      	str	r1, [r4, #0]
 8006c74:	3701      	adds	r7, #1
 8006c76:	f1bb 0f00 	cmp.w	fp, #0
 8006c7a:	d003      	beq.n	8006c84 <_scanf_float+0x15c>
 8006c7c:	3201      	adds	r2, #1
 8006c7e:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8006c82:	60a2      	str	r2, [r4, #8]
 8006c84:	68a3      	ldr	r3, [r4, #8]
 8006c86:	3b01      	subs	r3, #1
 8006c88:	60a3      	str	r3, [r4, #8]
 8006c8a:	6923      	ldr	r3, [r4, #16]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	6123      	str	r3, [r4, #16]
 8006c90:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006c94:	3b01      	subs	r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	f8c9 3004 	str.w	r3, [r9, #4]
 8006c9c:	f340 8082 	ble.w	8006da4 <_scanf_float+0x27c>
 8006ca0:	f8d9 3000 	ldr.w	r3, [r9]
 8006ca4:	3301      	adds	r3, #1
 8006ca6:	f8c9 3000 	str.w	r3, [r9]
 8006caa:	e762      	b.n	8006b72 <_scanf_float+0x4a>
 8006cac:	eb1a 0105 	adds.w	r1, sl, r5
 8006cb0:	f47f af6d 	bne.w	8006b8e <_scanf_float+0x66>
 8006cb4:	6822      	ldr	r2, [r4, #0]
 8006cb6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006cba:	6022      	str	r2, [r4, #0]
 8006cbc:	460d      	mov	r5, r1
 8006cbe:	468a      	mov	sl, r1
 8006cc0:	f806 3b01 	strb.w	r3, [r6], #1
 8006cc4:	e7de      	b.n	8006c84 <_scanf_float+0x15c>
 8006cc6:	6822      	ldr	r2, [r4, #0]
 8006cc8:	0610      	lsls	r0, r2, #24
 8006cca:	f57f af60 	bpl.w	8006b8e <_scanf_float+0x66>
 8006cce:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006cd2:	6022      	str	r2, [r4, #0]
 8006cd4:	e7f4      	b.n	8006cc0 <_scanf_float+0x198>
 8006cd6:	f1ba 0f00 	cmp.w	sl, #0
 8006cda:	d10c      	bne.n	8006cf6 <_scanf_float+0x1ce>
 8006cdc:	b977      	cbnz	r7, 8006cfc <_scanf_float+0x1d4>
 8006cde:	6822      	ldr	r2, [r4, #0]
 8006ce0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006ce4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006ce8:	d108      	bne.n	8006cfc <_scanf_float+0x1d4>
 8006cea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006cee:	6022      	str	r2, [r4, #0]
 8006cf0:	f04f 0a01 	mov.w	sl, #1
 8006cf4:	e7e4      	b.n	8006cc0 <_scanf_float+0x198>
 8006cf6:	f1ba 0f02 	cmp.w	sl, #2
 8006cfa:	d050      	beq.n	8006d9e <_scanf_float+0x276>
 8006cfc:	2d01      	cmp	r5, #1
 8006cfe:	d002      	beq.n	8006d06 <_scanf_float+0x1de>
 8006d00:	2d04      	cmp	r5, #4
 8006d02:	f47f af44 	bne.w	8006b8e <_scanf_float+0x66>
 8006d06:	3501      	adds	r5, #1
 8006d08:	b2ed      	uxtb	r5, r5
 8006d0a:	e7d9      	b.n	8006cc0 <_scanf_float+0x198>
 8006d0c:	f1ba 0f01 	cmp.w	sl, #1
 8006d10:	f47f af3d 	bne.w	8006b8e <_scanf_float+0x66>
 8006d14:	f04f 0a02 	mov.w	sl, #2
 8006d18:	e7d2      	b.n	8006cc0 <_scanf_float+0x198>
 8006d1a:	b975      	cbnz	r5, 8006d3a <_scanf_float+0x212>
 8006d1c:	2f00      	cmp	r7, #0
 8006d1e:	f47f af37 	bne.w	8006b90 <_scanf_float+0x68>
 8006d22:	6822      	ldr	r2, [r4, #0]
 8006d24:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006d28:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006d2c:	f040 8103 	bne.w	8006f36 <_scanf_float+0x40e>
 8006d30:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d34:	6022      	str	r2, [r4, #0]
 8006d36:	2501      	movs	r5, #1
 8006d38:	e7c2      	b.n	8006cc0 <_scanf_float+0x198>
 8006d3a:	2d03      	cmp	r5, #3
 8006d3c:	d0e3      	beq.n	8006d06 <_scanf_float+0x1de>
 8006d3e:	2d05      	cmp	r5, #5
 8006d40:	e7df      	b.n	8006d02 <_scanf_float+0x1da>
 8006d42:	2d02      	cmp	r5, #2
 8006d44:	f47f af23 	bne.w	8006b8e <_scanf_float+0x66>
 8006d48:	2503      	movs	r5, #3
 8006d4a:	e7b9      	b.n	8006cc0 <_scanf_float+0x198>
 8006d4c:	2d06      	cmp	r5, #6
 8006d4e:	f47f af1e 	bne.w	8006b8e <_scanf_float+0x66>
 8006d52:	2507      	movs	r5, #7
 8006d54:	e7b4      	b.n	8006cc0 <_scanf_float+0x198>
 8006d56:	6822      	ldr	r2, [r4, #0]
 8006d58:	0591      	lsls	r1, r2, #22
 8006d5a:	f57f af18 	bpl.w	8006b8e <_scanf_float+0x66>
 8006d5e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006d62:	6022      	str	r2, [r4, #0]
 8006d64:	9702      	str	r7, [sp, #8]
 8006d66:	e7ab      	b.n	8006cc0 <_scanf_float+0x198>
 8006d68:	6822      	ldr	r2, [r4, #0]
 8006d6a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006d6e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006d72:	d005      	beq.n	8006d80 <_scanf_float+0x258>
 8006d74:	0550      	lsls	r0, r2, #21
 8006d76:	f57f af0a 	bpl.w	8006b8e <_scanf_float+0x66>
 8006d7a:	2f00      	cmp	r7, #0
 8006d7c:	f000 80db 	beq.w	8006f36 <_scanf_float+0x40e>
 8006d80:	0591      	lsls	r1, r2, #22
 8006d82:	bf58      	it	pl
 8006d84:	9902      	ldrpl	r1, [sp, #8]
 8006d86:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006d8a:	bf58      	it	pl
 8006d8c:	1a79      	subpl	r1, r7, r1
 8006d8e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006d92:	bf58      	it	pl
 8006d94:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006d98:	6022      	str	r2, [r4, #0]
 8006d9a:	2700      	movs	r7, #0
 8006d9c:	e790      	b.n	8006cc0 <_scanf_float+0x198>
 8006d9e:	f04f 0a03 	mov.w	sl, #3
 8006da2:	e78d      	b.n	8006cc0 <_scanf_float+0x198>
 8006da4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006da8:	4649      	mov	r1, r9
 8006daa:	4640      	mov	r0, r8
 8006dac:	4798      	blx	r3
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f43f aedf 	beq.w	8006b72 <_scanf_float+0x4a>
 8006db4:	e6eb      	b.n	8006b8e <_scanf_float+0x66>
 8006db6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006dba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006dbe:	464a      	mov	r2, r9
 8006dc0:	4640      	mov	r0, r8
 8006dc2:	4798      	blx	r3
 8006dc4:	6923      	ldr	r3, [r4, #16]
 8006dc6:	3b01      	subs	r3, #1
 8006dc8:	6123      	str	r3, [r4, #16]
 8006dca:	e6eb      	b.n	8006ba4 <_scanf_float+0x7c>
 8006dcc:	1e6b      	subs	r3, r5, #1
 8006dce:	2b06      	cmp	r3, #6
 8006dd0:	d824      	bhi.n	8006e1c <_scanf_float+0x2f4>
 8006dd2:	2d02      	cmp	r5, #2
 8006dd4:	d836      	bhi.n	8006e44 <_scanf_float+0x31c>
 8006dd6:	9b01      	ldr	r3, [sp, #4]
 8006dd8:	429e      	cmp	r6, r3
 8006dda:	f67f aee7 	bls.w	8006bac <_scanf_float+0x84>
 8006dde:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006de2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006de6:	464a      	mov	r2, r9
 8006de8:	4640      	mov	r0, r8
 8006dea:	4798      	blx	r3
 8006dec:	6923      	ldr	r3, [r4, #16]
 8006dee:	3b01      	subs	r3, #1
 8006df0:	6123      	str	r3, [r4, #16]
 8006df2:	e7f0      	b.n	8006dd6 <_scanf_float+0x2ae>
 8006df4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006df8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006dfc:	464a      	mov	r2, r9
 8006dfe:	4640      	mov	r0, r8
 8006e00:	4798      	blx	r3
 8006e02:	6923      	ldr	r3, [r4, #16]
 8006e04:	3b01      	subs	r3, #1
 8006e06:	6123      	str	r3, [r4, #16]
 8006e08:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006e0c:	fa5f fa8a 	uxtb.w	sl, sl
 8006e10:	f1ba 0f02 	cmp.w	sl, #2
 8006e14:	d1ee      	bne.n	8006df4 <_scanf_float+0x2cc>
 8006e16:	3d03      	subs	r5, #3
 8006e18:	b2ed      	uxtb	r5, r5
 8006e1a:	1b76      	subs	r6, r6, r5
 8006e1c:	6823      	ldr	r3, [r4, #0]
 8006e1e:	05da      	lsls	r2, r3, #23
 8006e20:	d530      	bpl.n	8006e84 <_scanf_float+0x35c>
 8006e22:	055b      	lsls	r3, r3, #21
 8006e24:	d511      	bpl.n	8006e4a <_scanf_float+0x322>
 8006e26:	9b01      	ldr	r3, [sp, #4]
 8006e28:	429e      	cmp	r6, r3
 8006e2a:	f67f aebf 	bls.w	8006bac <_scanf_float+0x84>
 8006e2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e32:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006e36:	464a      	mov	r2, r9
 8006e38:	4640      	mov	r0, r8
 8006e3a:	4798      	blx	r3
 8006e3c:	6923      	ldr	r3, [r4, #16]
 8006e3e:	3b01      	subs	r3, #1
 8006e40:	6123      	str	r3, [r4, #16]
 8006e42:	e7f0      	b.n	8006e26 <_scanf_float+0x2fe>
 8006e44:	46aa      	mov	sl, r5
 8006e46:	46b3      	mov	fp, r6
 8006e48:	e7de      	b.n	8006e08 <_scanf_float+0x2e0>
 8006e4a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006e4e:	6923      	ldr	r3, [r4, #16]
 8006e50:	2965      	cmp	r1, #101	@ 0x65
 8006e52:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006e56:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 8006e5a:	6123      	str	r3, [r4, #16]
 8006e5c:	d00c      	beq.n	8006e78 <_scanf_float+0x350>
 8006e5e:	2945      	cmp	r1, #69	@ 0x45
 8006e60:	d00a      	beq.n	8006e78 <_scanf_float+0x350>
 8006e62:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e66:	464a      	mov	r2, r9
 8006e68:	4640      	mov	r0, r8
 8006e6a:	4798      	blx	r3
 8006e6c:	6923      	ldr	r3, [r4, #16]
 8006e6e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	1eb5      	subs	r5, r6, #2
 8006e76:	6123      	str	r3, [r4, #16]
 8006e78:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006e7c:	464a      	mov	r2, r9
 8006e7e:	4640      	mov	r0, r8
 8006e80:	4798      	blx	r3
 8006e82:	462e      	mov	r6, r5
 8006e84:	6822      	ldr	r2, [r4, #0]
 8006e86:	f012 0210 	ands.w	r2, r2, #16
 8006e8a:	d001      	beq.n	8006e90 <_scanf_float+0x368>
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	e68e      	b.n	8006bae <_scanf_float+0x86>
 8006e90:	7032      	strb	r2, [r6, #0]
 8006e92:	6823      	ldr	r3, [r4, #0]
 8006e94:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006e98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e9c:	d125      	bne.n	8006eea <_scanf_float+0x3c2>
 8006e9e:	9b02      	ldr	r3, [sp, #8]
 8006ea0:	429f      	cmp	r7, r3
 8006ea2:	d00a      	beq.n	8006eba <_scanf_float+0x392>
 8006ea4:	1bda      	subs	r2, r3, r7
 8006ea6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006eaa:	429e      	cmp	r6, r3
 8006eac:	bf28      	it	cs
 8006eae:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006eb2:	4922      	ldr	r1, [pc, #136]	@ (8006f3c <_scanf_float+0x414>)
 8006eb4:	4630      	mov	r0, r6
 8006eb6:	f000 f93d 	bl	8007134 <siprintf>
 8006eba:	9901      	ldr	r1, [sp, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	4640      	mov	r0, r8
 8006ec0:	f7ff f972 	bl	80061a8 <_strtod_r>
 8006ec4:	9b03      	ldr	r3, [sp, #12]
 8006ec6:	6821      	ldr	r1, [r4, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f011 0f02 	tst.w	r1, #2
 8006ece:	ec57 6b10 	vmov	r6, r7, d0
 8006ed2:	f103 0204 	add.w	r2, r3, #4
 8006ed6:	d015      	beq.n	8006f04 <_scanf_float+0x3dc>
 8006ed8:	9903      	ldr	r1, [sp, #12]
 8006eda:	600a      	str	r2, [r1, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	e9c3 6700 	strd	r6, r7, [r3]
 8006ee2:	68e3      	ldr	r3, [r4, #12]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	60e3      	str	r3, [r4, #12]
 8006ee8:	e7d0      	b.n	8006e8c <_scanf_float+0x364>
 8006eea:	9b04      	ldr	r3, [sp, #16]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d0e4      	beq.n	8006eba <_scanf_float+0x392>
 8006ef0:	9905      	ldr	r1, [sp, #20]
 8006ef2:	230a      	movs	r3, #10
 8006ef4:	3101      	adds	r1, #1
 8006ef6:	4640      	mov	r0, r8
 8006ef8:	f002 f9fa 	bl	80092f0 <_strtol_r>
 8006efc:	9b04      	ldr	r3, [sp, #16]
 8006efe:	9e05      	ldr	r6, [sp, #20]
 8006f00:	1ac2      	subs	r2, r0, r3
 8006f02:	e7d0      	b.n	8006ea6 <_scanf_float+0x37e>
 8006f04:	f011 0f04 	tst.w	r1, #4
 8006f08:	9903      	ldr	r1, [sp, #12]
 8006f0a:	600a      	str	r2, [r1, #0]
 8006f0c:	d1e6      	bne.n	8006edc <_scanf_float+0x3b4>
 8006f0e:	681d      	ldr	r5, [r3, #0]
 8006f10:	4632      	mov	r2, r6
 8006f12:	463b      	mov	r3, r7
 8006f14:	4630      	mov	r0, r6
 8006f16:	4639      	mov	r1, r7
 8006f18:	f7f9 fe10 	bl	8000b3c <__aeabi_dcmpun>
 8006f1c:	b128      	cbz	r0, 8006f2a <_scanf_float+0x402>
 8006f1e:	4808      	ldr	r0, [pc, #32]	@ (8006f40 <_scanf_float+0x418>)
 8006f20:	f000 fa16 	bl	8007350 <nanf>
 8006f24:	ed85 0a00 	vstr	s0, [r5]
 8006f28:	e7db      	b.n	8006ee2 <_scanf_float+0x3ba>
 8006f2a:	4630      	mov	r0, r6
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	f7f9 fe63 	bl	8000bf8 <__aeabi_d2f>
 8006f32:	6028      	str	r0, [r5, #0]
 8006f34:	e7d5      	b.n	8006ee2 <_scanf_float+0x3ba>
 8006f36:	2700      	movs	r7, #0
 8006f38:	e62e      	b.n	8006b98 <_scanf_float+0x70>
 8006f3a:	bf00      	nop
 8006f3c:	08009ea6 	.word	0x08009ea6
 8006f40:	0800a045 	.word	0x0800a045

08006f44 <std>:
 8006f44:	2300      	movs	r3, #0
 8006f46:	b510      	push	{r4, lr}
 8006f48:	4604      	mov	r4, r0
 8006f4a:	e9c0 3300 	strd	r3, r3, [r0]
 8006f4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f52:	6083      	str	r3, [r0, #8]
 8006f54:	8181      	strh	r1, [r0, #12]
 8006f56:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f58:	81c2      	strh	r2, [r0, #14]
 8006f5a:	6183      	str	r3, [r0, #24]
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	2208      	movs	r2, #8
 8006f60:	305c      	adds	r0, #92	@ 0x5c
 8006f62:	f000 f94c 	bl	80071fe <memset>
 8006f66:	4b0d      	ldr	r3, [pc, #52]	@ (8006f9c <std+0x58>)
 8006f68:	6263      	str	r3, [r4, #36]	@ 0x24
 8006f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fa0 <std+0x5c>)
 8006f6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8006fa4 <std+0x60>)
 8006f70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006f72:	4b0d      	ldr	r3, [pc, #52]	@ (8006fa8 <std+0x64>)
 8006f74:	6323      	str	r3, [r4, #48]	@ 0x30
 8006f76:	4b0d      	ldr	r3, [pc, #52]	@ (8006fac <std+0x68>)
 8006f78:	6224      	str	r4, [r4, #32]
 8006f7a:	429c      	cmp	r4, r3
 8006f7c:	d006      	beq.n	8006f8c <std+0x48>
 8006f7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006f82:	4294      	cmp	r4, r2
 8006f84:	d002      	beq.n	8006f8c <std+0x48>
 8006f86:	33d0      	adds	r3, #208	@ 0xd0
 8006f88:	429c      	cmp	r4, r3
 8006f8a:	d105      	bne.n	8006f98 <std+0x54>
 8006f8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006f90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f94:	f000 b9c2 	b.w	800731c <__retarget_lock_init_recursive>
 8006f98:	bd10      	pop	{r4, pc}
 8006f9a:	bf00      	nop
 8006f9c:	08007179 	.word	0x08007179
 8006fa0:	0800719b 	.word	0x0800719b
 8006fa4:	080071d3 	.word	0x080071d3
 8006fa8:	080071f7 	.word	0x080071f7
 8006fac:	20000988 	.word	0x20000988

08006fb0 <stdio_exit_handler>:
 8006fb0:	4a02      	ldr	r2, [pc, #8]	@ (8006fbc <stdio_exit_handler+0xc>)
 8006fb2:	4903      	ldr	r1, [pc, #12]	@ (8006fc0 <stdio_exit_handler+0x10>)
 8006fb4:	4803      	ldr	r0, [pc, #12]	@ (8006fc4 <stdio_exit_handler+0x14>)
 8006fb6:	f000 b869 	b.w	800708c <_fwalk_sglue>
 8006fba:	bf00      	nop
 8006fbc:	2000000c 	.word	0x2000000c
 8006fc0:	080096c5 	.word	0x080096c5
 8006fc4:	20000188 	.word	0x20000188

08006fc8 <cleanup_stdio>:
 8006fc8:	6841      	ldr	r1, [r0, #4]
 8006fca:	4b0c      	ldr	r3, [pc, #48]	@ (8006ffc <cleanup_stdio+0x34>)
 8006fcc:	4299      	cmp	r1, r3
 8006fce:	b510      	push	{r4, lr}
 8006fd0:	4604      	mov	r4, r0
 8006fd2:	d001      	beq.n	8006fd8 <cleanup_stdio+0x10>
 8006fd4:	f002 fb76 	bl	80096c4 <_fflush_r>
 8006fd8:	68a1      	ldr	r1, [r4, #8]
 8006fda:	4b09      	ldr	r3, [pc, #36]	@ (8007000 <cleanup_stdio+0x38>)
 8006fdc:	4299      	cmp	r1, r3
 8006fde:	d002      	beq.n	8006fe6 <cleanup_stdio+0x1e>
 8006fe0:	4620      	mov	r0, r4
 8006fe2:	f002 fb6f 	bl	80096c4 <_fflush_r>
 8006fe6:	68e1      	ldr	r1, [r4, #12]
 8006fe8:	4b06      	ldr	r3, [pc, #24]	@ (8007004 <cleanup_stdio+0x3c>)
 8006fea:	4299      	cmp	r1, r3
 8006fec:	d004      	beq.n	8006ff8 <cleanup_stdio+0x30>
 8006fee:	4620      	mov	r0, r4
 8006ff0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ff4:	f002 bb66 	b.w	80096c4 <_fflush_r>
 8006ff8:	bd10      	pop	{r4, pc}
 8006ffa:	bf00      	nop
 8006ffc:	20000988 	.word	0x20000988
 8007000:	200009f0 	.word	0x200009f0
 8007004:	20000a58 	.word	0x20000a58

08007008 <global_stdio_init.part.0>:
 8007008:	b510      	push	{r4, lr}
 800700a:	4b0b      	ldr	r3, [pc, #44]	@ (8007038 <global_stdio_init.part.0+0x30>)
 800700c:	4c0b      	ldr	r4, [pc, #44]	@ (800703c <global_stdio_init.part.0+0x34>)
 800700e:	4a0c      	ldr	r2, [pc, #48]	@ (8007040 <global_stdio_init.part.0+0x38>)
 8007010:	601a      	str	r2, [r3, #0]
 8007012:	4620      	mov	r0, r4
 8007014:	2200      	movs	r2, #0
 8007016:	2104      	movs	r1, #4
 8007018:	f7ff ff94 	bl	8006f44 <std>
 800701c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007020:	2201      	movs	r2, #1
 8007022:	2109      	movs	r1, #9
 8007024:	f7ff ff8e 	bl	8006f44 <std>
 8007028:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800702c:	2202      	movs	r2, #2
 800702e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007032:	2112      	movs	r1, #18
 8007034:	f7ff bf86 	b.w	8006f44 <std>
 8007038:	20000ac0 	.word	0x20000ac0
 800703c:	20000988 	.word	0x20000988
 8007040:	08006fb1 	.word	0x08006fb1

08007044 <__sfp_lock_acquire>:
 8007044:	4801      	ldr	r0, [pc, #4]	@ (800704c <__sfp_lock_acquire+0x8>)
 8007046:	f000 b96a 	b.w	800731e <__retarget_lock_acquire_recursive>
 800704a:	bf00      	nop
 800704c:	20000ac9 	.word	0x20000ac9

08007050 <__sfp_lock_release>:
 8007050:	4801      	ldr	r0, [pc, #4]	@ (8007058 <__sfp_lock_release+0x8>)
 8007052:	f000 b965 	b.w	8007320 <__retarget_lock_release_recursive>
 8007056:	bf00      	nop
 8007058:	20000ac9 	.word	0x20000ac9

0800705c <__sinit>:
 800705c:	b510      	push	{r4, lr}
 800705e:	4604      	mov	r4, r0
 8007060:	f7ff fff0 	bl	8007044 <__sfp_lock_acquire>
 8007064:	6a23      	ldr	r3, [r4, #32]
 8007066:	b11b      	cbz	r3, 8007070 <__sinit+0x14>
 8007068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800706c:	f7ff bff0 	b.w	8007050 <__sfp_lock_release>
 8007070:	4b04      	ldr	r3, [pc, #16]	@ (8007084 <__sinit+0x28>)
 8007072:	6223      	str	r3, [r4, #32]
 8007074:	4b04      	ldr	r3, [pc, #16]	@ (8007088 <__sinit+0x2c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1f5      	bne.n	8007068 <__sinit+0xc>
 800707c:	f7ff ffc4 	bl	8007008 <global_stdio_init.part.0>
 8007080:	e7f2      	b.n	8007068 <__sinit+0xc>
 8007082:	bf00      	nop
 8007084:	08006fc9 	.word	0x08006fc9
 8007088:	20000ac0 	.word	0x20000ac0

0800708c <_fwalk_sglue>:
 800708c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007090:	4607      	mov	r7, r0
 8007092:	4688      	mov	r8, r1
 8007094:	4614      	mov	r4, r2
 8007096:	2600      	movs	r6, #0
 8007098:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800709c:	f1b9 0901 	subs.w	r9, r9, #1
 80070a0:	d505      	bpl.n	80070ae <_fwalk_sglue+0x22>
 80070a2:	6824      	ldr	r4, [r4, #0]
 80070a4:	2c00      	cmp	r4, #0
 80070a6:	d1f7      	bne.n	8007098 <_fwalk_sglue+0xc>
 80070a8:	4630      	mov	r0, r6
 80070aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070ae:	89ab      	ldrh	r3, [r5, #12]
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d907      	bls.n	80070c4 <_fwalk_sglue+0x38>
 80070b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070b8:	3301      	adds	r3, #1
 80070ba:	d003      	beq.n	80070c4 <_fwalk_sglue+0x38>
 80070bc:	4629      	mov	r1, r5
 80070be:	4638      	mov	r0, r7
 80070c0:	47c0      	blx	r8
 80070c2:	4306      	orrs	r6, r0
 80070c4:	3568      	adds	r5, #104	@ 0x68
 80070c6:	e7e9      	b.n	800709c <_fwalk_sglue+0x10>

080070c8 <sniprintf>:
 80070c8:	b40c      	push	{r2, r3}
 80070ca:	b530      	push	{r4, r5, lr}
 80070cc:	4b18      	ldr	r3, [pc, #96]	@ (8007130 <sniprintf+0x68>)
 80070ce:	1e0c      	subs	r4, r1, #0
 80070d0:	681d      	ldr	r5, [r3, #0]
 80070d2:	b09d      	sub	sp, #116	@ 0x74
 80070d4:	da08      	bge.n	80070e8 <sniprintf+0x20>
 80070d6:	238b      	movs	r3, #139	@ 0x8b
 80070d8:	602b      	str	r3, [r5, #0]
 80070da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070de:	b01d      	add	sp, #116	@ 0x74
 80070e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070e4:	b002      	add	sp, #8
 80070e6:	4770      	bx	lr
 80070e8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80070ec:	f8ad 3014 	strh.w	r3, [sp, #20]
 80070f0:	f04f 0300 	mov.w	r3, #0
 80070f4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80070f6:	bf14      	ite	ne
 80070f8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80070fc:	4623      	moveq	r3, r4
 80070fe:	9304      	str	r3, [sp, #16]
 8007100:	9307      	str	r3, [sp, #28]
 8007102:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007106:	9002      	str	r0, [sp, #8]
 8007108:	9006      	str	r0, [sp, #24]
 800710a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800710e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007110:	ab21      	add	r3, sp, #132	@ 0x84
 8007112:	a902      	add	r1, sp, #8
 8007114:	4628      	mov	r0, r5
 8007116:	9301      	str	r3, [sp, #4]
 8007118:	f002 f954 	bl	80093c4 <_svfiprintf_r>
 800711c:	1c43      	adds	r3, r0, #1
 800711e:	bfbc      	itt	lt
 8007120:	238b      	movlt	r3, #139	@ 0x8b
 8007122:	602b      	strlt	r3, [r5, #0]
 8007124:	2c00      	cmp	r4, #0
 8007126:	d0da      	beq.n	80070de <sniprintf+0x16>
 8007128:	9b02      	ldr	r3, [sp, #8]
 800712a:	2200      	movs	r2, #0
 800712c:	701a      	strb	r2, [r3, #0]
 800712e:	e7d6      	b.n	80070de <sniprintf+0x16>
 8007130:	20000184 	.word	0x20000184

08007134 <siprintf>:
 8007134:	b40e      	push	{r1, r2, r3}
 8007136:	b510      	push	{r4, lr}
 8007138:	b09d      	sub	sp, #116	@ 0x74
 800713a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800713c:	9002      	str	r0, [sp, #8]
 800713e:	9006      	str	r0, [sp, #24]
 8007140:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007144:	480a      	ldr	r0, [pc, #40]	@ (8007170 <siprintf+0x3c>)
 8007146:	9107      	str	r1, [sp, #28]
 8007148:	9104      	str	r1, [sp, #16]
 800714a:	490a      	ldr	r1, [pc, #40]	@ (8007174 <siprintf+0x40>)
 800714c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007150:	9105      	str	r1, [sp, #20]
 8007152:	2400      	movs	r4, #0
 8007154:	a902      	add	r1, sp, #8
 8007156:	6800      	ldr	r0, [r0, #0]
 8007158:	9301      	str	r3, [sp, #4]
 800715a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800715c:	f002 f932 	bl	80093c4 <_svfiprintf_r>
 8007160:	9b02      	ldr	r3, [sp, #8]
 8007162:	701c      	strb	r4, [r3, #0]
 8007164:	b01d      	add	sp, #116	@ 0x74
 8007166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800716a:	b003      	add	sp, #12
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	20000184 	.word	0x20000184
 8007174:	ffff0208 	.word	0xffff0208

08007178 <__sread>:
 8007178:	b510      	push	{r4, lr}
 800717a:	460c      	mov	r4, r1
 800717c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007180:	f000 f87e 	bl	8007280 <_read_r>
 8007184:	2800      	cmp	r0, #0
 8007186:	bfab      	itete	ge
 8007188:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800718a:	89a3      	ldrhlt	r3, [r4, #12]
 800718c:	181b      	addge	r3, r3, r0
 800718e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007192:	bfac      	ite	ge
 8007194:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007196:	81a3      	strhlt	r3, [r4, #12]
 8007198:	bd10      	pop	{r4, pc}

0800719a <__swrite>:
 800719a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800719e:	461f      	mov	r7, r3
 80071a0:	898b      	ldrh	r3, [r1, #12]
 80071a2:	05db      	lsls	r3, r3, #23
 80071a4:	4605      	mov	r5, r0
 80071a6:	460c      	mov	r4, r1
 80071a8:	4616      	mov	r6, r2
 80071aa:	d505      	bpl.n	80071b8 <__swrite+0x1e>
 80071ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071b0:	2302      	movs	r3, #2
 80071b2:	2200      	movs	r2, #0
 80071b4:	f000 f852 	bl	800725c <_lseek_r>
 80071b8:	89a3      	ldrh	r3, [r4, #12]
 80071ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80071be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80071c2:	81a3      	strh	r3, [r4, #12]
 80071c4:	4632      	mov	r2, r6
 80071c6:	463b      	mov	r3, r7
 80071c8:	4628      	mov	r0, r5
 80071ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80071ce:	f000 b869 	b.w	80072a4 <_write_r>

080071d2 <__sseek>:
 80071d2:	b510      	push	{r4, lr}
 80071d4:	460c      	mov	r4, r1
 80071d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071da:	f000 f83f 	bl	800725c <_lseek_r>
 80071de:	1c43      	adds	r3, r0, #1
 80071e0:	89a3      	ldrh	r3, [r4, #12]
 80071e2:	bf15      	itete	ne
 80071e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80071e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80071ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80071ee:	81a3      	strheq	r3, [r4, #12]
 80071f0:	bf18      	it	ne
 80071f2:	81a3      	strhne	r3, [r4, #12]
 80071f4:	bd10      	pop	{r4, pc}

080071f6 <__sclose>:
 80071f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071fa:	f000 b81f 	b.w	800723c <_close_r>

080071fe <memset>:
 80071fe:	4402      	add	r2, r0
 8007200:	4603      	mov	r3, r0
 8007202:	4293      	cmp	r3, r2
 8007204:	d100      	bne.n	8007208 <memset+0xa>
 8007206:	4770      	bx	lr
 8007208:	f803 1b01 	strb.w	r1, [r3], #1
 800720c:	e7f9      	b.n	8007202 <memset+0x4>

0800720e <strncmp>:
 800720e:	b510      	push	{r4, lr}
 8007210:	b16a      	cbz	r2, 800722e <strncmp+0x20>
 8007212:	3901      	subs	r1, #1
 8007214:	1884      	adds	r4, r0, r2
 8007216:	f810 2b01 	ldrb.w	r2, [r0], #1
 800721a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800721e:	429a      	cmp	r2, r3
 8007220:	d103      	bne.n	800722a <strncmp+0x1c>
 8007222:	42a0      	cmp	r0, r4
 8007224:	d001      	beq.n	800722a <strncmp+0x1c>
 8007226:	2a00      	cmp	r2, #0
 8007228:	d1f5      	bne.n	8007216 <strncmp+0x8>
 800722a:	1ad0      	subs	r0, r2, r3
 800722c:	bd10      	pop	{r4, pc}
 800722e:	4610      	mov	r0, r2
 8007230:	e7fc      	b.n	800722c <strncmp+0x1e>
	...

08007234 <_localeconv_r>:
 8007234:	4800      	ldr	r0, [pc, #0]	@ (8007238 <_localeconv_r+0x4>)
 8007236:	4770      	bx	lr
 8007238:	20000108 	.word	0x20000108

0800723c <_close_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d06      	ldr	r5, [pc, #24]	@ (8007258 <_close_r+0x1c>)
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	4608      	mov	r0, r1
 8007246:	602b      	str	r3, [r5, #0]
 8007248:	f7fb fb28 	bl	800289c <_close>
 800724c:	1c43      	adds	r3, r0, #1
 800724e:	d102      	bne.n	8007256 <_close_r+0x1a>
 8007250:	682b      	ldr	r3, [r5, #0]
 8007252:	b103      	cbz	r3, 8007256 <_close_r+0x1a>
 8007254:	6023      	str	r3, [r4, #0]
 8007256:	bd38      	pop	{r3, r4, r5, pc}
 8007258:	20000ac4 	.word	0x20000ac4

0800725c <_lseek_r>:
 800725c:	b538      	push	{r3, r4, r5, lr}
 800725e:	4d07      	ldr	r5, [pc, #28]	@ (800727c <_lseek_r+0x20>)
 8007260:	4604      	mov	r4, r0
 8007262:	4608      	mov	r0, r1
 8007264:	4611      	mov	r1, r2
 8007266:	2200      	movs	r2, #0
 8007268:	602a      	str	r2, [r5, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	f7fb fb3d 	bl	80028ea <_lseek>
 8007270:	1c43      	adds	r3, r0, #1
 8007272:	d102      	bne.n	800727a <_lseek_r+0x1e>
 8007274:	682b      	ldr	r3, [r5, #0]
 8007276:	b103      	cbz	r3, 800727a <_lseek_r+0x1e>
 8007278:	6023      	str	r3, [r4, #0]
 800727a:	bd38      	pop	{r3, r4, r5, pc}
 800727c:	20000ac4 	.word	0x20000ac4

08007280 <_read_r>:
 8007280:	b538      	push	{r3, r4, r5, lr}
 8007282:	4d07      	ldr	r5, [pc, #28]	@ (80072a0 <_read_r+0x20>)
 8007284:	4604      	mov	r4, r0
 8007286:	4608      	mov	r0, r1
 8007288:	4611      	mov	r1, r2
 800728a:	2200      	movs	r2, #0
 800728c:	602a      	str	r2, [r5, #0]
 800728e:	461a      	mov	r2, r3
 8007290:	f7fb facb 	bl	800282a <_read>
 8007294:	1c43      	adds	r3, r0, #1
 8007296:	d102      	bne.n	800729e <_read_r+0x1e>
 8007298:	682b      	ldr	r3, [r5, #0]
 800729a:	b103      	cbz	r3, 800729e <_read_r+0x1e>
 800729c:	6023      	str	r3, [r4, #0]
 800729e:	bd38      	pop	{r3, r4, r5, pc}
 80072a0:	20000ac4 	.word	0x20000ac4

080072a4 <_write_r>:
 80072a4:	b538      	push	{r3, r4, r5, lr}
 80072a6:	4d07      	ldr	r5, [pc, #28]	@ (80072c4 <_write_r+0x20>)
 80072a8:	4604      	mov	r4, r0
 80072aa:	4608      	mov	r0, r1
 80072ac:	4611      	mov	r1, r2
 80072ae:	2200      	movs	r2, #0
 80072b0:	602a      	str	r2, [r5, #0]
 80072b2:	461a      	mov	r2, r3
 80072b4:	f7fb fad6 	bl	8002864 <_write>
 80072b8:	1c43      	adds	r3, r0, #1
 80072ba:	d102      	bne.n	80072c2 <_write_r+0x1e>
 80072bc:	682b      	ldr	r3, [r5, #0]
 80072be:	b103      	cbz	r3, 80072c2 <_write_r+0x1e>
 80072c0:	6023      	str	r3, [r4, #0]
 80072c2:	bd38      	pop	{r3, r4, r5, pc}
 80072c4:	20000ac4 	.word	0x20000ac4

080072c8 <__errno>:
 80072c8:	4b01      	ldr	r3, [pc, #4]	@ (80072d0 <__errno+0x8>)
 80072ca:	6818      	ldr	r0, [r3, #0]
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	20000184 	.word	0x20000184

080072d4 <__libc_init_array>:
 80072d4:	b570      	push	{r4, r5, r6, lr}
 80072d6:	4d0d      	ldr	r5, [pc, #52]	@ (800730c <__libc_init_array+0x38>)
 80072d8:	4c0d      	ldr	r4, [pc, #52]	@ (8007310 <__libc_init_array+0x3c>)
 80072da:	1b64      	subs	r4, r4, r5
 80072dc:	10a4      	asrs	r4, r4, #2
 80072de:	2600      	movs	r6, #0
 80072e0:	42a6      	cmp	r6, r4
 80072e2:	d109      	bne.n	80072f8 <__libc_init_array+0x24>
 80072e4:	4d0b      	ldr	r5, [pc, #44]	@ (8007314 <__libc_init_array+0x40>)
 80072e6:	4c0c      	ldr	r4, [pc, #48]	@ (8007318 <__libc_init_array+0x44>)
 80072e8:	f002 fd7e 	bl	8009de8 <_init>
 80072ec:	1b64      	subs	r4, r4, r5
 80072ee:	10a4      	asrs	r4, r4, #2
 80072f0:	2600      	movs	r6, #0
 80072f2:	42a6      	cmp	r6, r4
 80072f4:	d105      	bne.n	8007302 <__libc_init_array+0x2e>
 80072f6:	bd70      	pop	{r4, r5, r6, pc}
 80072f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80072fc:	4798      	blx	r3
 80072fe:	3601      	adds	r6, #1
 8007300:	e7ee      	b.n	80072e0 <__libc_init_array+0xc>
 8007302:	f855 3b04 	ldr.w	r3, [r5], #4
 8007306:	4798      	blx	r3
 8007308:	3601      	adds	r6, #1
 800730a:	e7f2      	b.n	80072f2 <__libc_init_array+0x1e>
 800730c:	0800a2a4 	.word	0x0800a2a4
 8007310:	0800a2a4 	.word	0x0800a2a4
 8007314:	0800a2a4 	.word	0x0800a2a4
 8007318:	0800a2a8 	.word	0x0800a2a8

0800731c <__retarget_lock_init_recursive>:
 800731c:	4770      	bx	lr

0800731e <__retarget_lock_acquire_recursive>:
 800731e:	4770      	bx	lr

08007320 <__retarget_lock_release_recursive>:
 8007320:	4770      	bx	lr

08007322 <memcpy>:
 8007322:	440a      	add	r2, r1
 8007324:	4291      	cmp	r1, r2
 8007326:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800732a:	d100      	bne.n	800732e <memcpy+0xc>
 800732c:	4770      	bx	lr
 800732e:	b510      	push	{r4, lr}
 8007330:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007334:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007338:	4291      	cmp	r1, r2
 800733a:	d1f9      	bne.n	8007330 <memcpy+0xe>
 800733c:	bd10      	pop	{r4, pc}
	...

08007340 <nan>:
 8007340:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007348 <nan+0x8>
 8007344:	4770      	bx	lr
 8007346:	bf00      	nop
 8007348:	00000000 	.word	0x00000000
 800734c:	7ff80000 	.word	0x7ff80000

08007350 <nanf>:
 8007350:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007358 <nanf+0x8>
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	7fc00000 	.word	0x7fc00000

0800735c <quorem>:
 800735c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007360:	6903      	ldr	r3, [r0, #16]
 8007362:	690c      	ldr	r4, [r1, #16]
 8007364:	42a3      	cmp	r3, r4
 8007366:	4607      	mov	r7, r0
 8007368:	db7e      	blt.n	8007468 <quorem+0x10c>
 800736a:	3c01      	subs	r4, #1
 800736c:	f101 0814 	add.w	r8, r1, #20
 8007370:	00a3      	lsls	r3, r4, #2
 8007372:	f100 0514 	add.w	r5, r0, #20
 8007376:	9300      	str	r3, [sp, #0]
 8007378:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800737c:	9301      	str	r3, [sp, #4]
 800737e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007382:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007386:	3301      	adds	r3, #1
 8007388:	429a      	cmp	r2, r3
 800738a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800738e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007392:	d32e      	bcc.n	80073f2 <quorem+0x96>
 8007394:	f04f 0a00 	mov.w	sl, #0
 8007398:	46c4      	mov	ip, r8
 800739a:	46ae      	mov	lr, r5
 800739c:	46d3      	mov	fp, sl
 800739e:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073a2:	b298      	uxth	r0, r3
 80073a4:	fb06 a000 	mla	r0, r6, r0, sl
 80073a8:	0c02      	lsrs	r2, r0, #16
 80073aa:	0c1b      	lsrs	r3, r3, #16
 80073ac:	fb06 2303 	mla	r3, r6, r3, r2
 80073b0:	f8de 2000 	ldr.w	r2, [lr]
 80073b4:	b280      	uxth	r0, r0
 80073b6:	b292      	uxth	r2, r2
 80073b8:	1a12      	subs	r2, r2, r0
 80073ba:	445a      	add	r2, fp
 80073bc:	f8de 0000 	ldr.w	r0, [lr]
 80073c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80073ca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80073ce:	b292      	uxth	r2, r2
 80073d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80073d4:	45e1      	cmp	r9, ip
 80073d6:	f84e 2b04 	str.w	r2, [lr], #4
 80073da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80073de:	d2de      	bcs.n	800739e <quorem+0x42>
 80073e0:	9b00      	ldr	r3, [sp, #0]
 80073e2:	58eb      	ldr	r3, [r5, r3]
 80073e4:	b92b      	cbnz	r3, 80073f2 <quorem+0x96>
 80073e6:	9b01      	ldr	r3, [sp, #4]
 80073e8:	3b04      	subs	r3, #4
 80073ea:	429d      	cmp	r5, r3
 80073ec:	461a      	mov	r2, r3
 80073ee:	d32f      	bcc.n	8007450 <quorem+0xf4>
 80073f0:	613c      	str	r4, [r7, #16]
 80073f2:	4638      	mov	r0, r7
 80073f4:	f001 fd14 	bl	8008e20 <__mcmp>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	db25      	blt.n	8007448 <quorem+0xec>
 80073fc:	4629      	mov	r1, r5
 80073fe:	2000      	movs	r0, #0
 8007400:	f858 2b04 	ldr.w	r2, [r8], #4
 8007404:	f8d1 c000 	ldr.w	ip, [r1]
 8007408:	fa1f fe82 	uxth.w	lr, r2
 800740c:	fa1f f38c 	uxth.w	r3, ip
 8007410:	eba3 030e 	sub.w	r3, r3, lr
 8007414:	4403      	add	r3, r0
 8007416:	0c12      	lsrs	r2, r2, #16
 8007418:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800741c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007420:	b29b      	uxth	r3, r3
 8007422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007426:	45c1      	cmp	r9, r8
 8007428:	f841 3b04 	str.w	r3, [r1], #4
 800742c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007430:	d2e6      	bcs.n	8007400 <quorem+0xa4>
 8007432:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007436:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800743a:	b922      	cbnz	r2, 8007446 <quorem+0xea>
 800743c:	3b04      	subs	r3, #4
 800743e:	429d      	cmp	r5, r3
 8007440:	461a      	mov	r2, r3
 8007442:	d30b      	bcc.n	800745c <quorem+0x100>
 8007444:	613c      	str	r4, [r7, #16]
 8007446:	3601      	adds	r6, #1
 8007448:	4630      	mov	r0, r6
 800744a:	b003      	add	sp, #12
 800744c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007450:	6812      	ldr	r2, [r2, #0]
 8007452:	3b04      	subs	r3, #4
 8007454:	2a00      	cmp	r2, #0
 8007456:	d1cb      	bne.n	80073f0 <quorem+0x94>
 8007458:	3c01      	subs	r4, #1
 800745a:	e7c6      	b.n	80073ea <quorem+0x8e>
 800745c:	6812      	ldr	r2, [r2, #0]
 800745e:	3b04      	subs	r3, #4
 8007460:	2a00      	cmp	r2, #0
 8007462:	d1ef      	bne.n	8007444 <quorem+0xe8>
 8007464:	3c01      	subs	r4, #1
 8007466:	e7ea      	b.n	800743e <quorem+0xe2>
 8007468:	2000      	movs	r0, #0
 800746a:	e7ee      	b.n	800744a <quorem+0xee>
 800746c:	0000      	movs	r0, r0
	...

08007470 <_dtoa_r>:
 8007470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007474:	69c7      	ldr	r7, [r0, #28]
 8007476:	b097      	sub	sp, #92	@ 0x5c
 8007478:	ed8d 0b04 	vstr	d0, [sp, #16]
 800747c:	ec55 4b10 	vmov	r4, r5, d0
 8007480:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007482:	9107      	str	r1, [sp, #28]
 8007484:	4681      	mov	r9, r0
 8007486:	920c      	str	r2, [sp, #48]	@ 0x30
 8007488:	9311      	str	r3, [sp, #68]	@ 0x44
 800748a:	b97f      	cbnz	r7, 80074ac <_dtoa_r+0x3c>
 800748c:	2010      	movs	r0, #16
 800748e:	f001 f943 	bl	8008718 <malloc>
 8007492:	4602      	mov	r2, r0
 8007494:	f8c9 001c 	str.w	r0, [r9, #28]
 8007498:	b920      	cbnz	r0, 80074a4 <_dtoa_r+0x34>
 800749a:	4ba9      	ldr	r3, [pc, #676]	@ (8007740 <_dtoa_r+0x2d0>)
 800749c:	21ef      	movs	r1, #239	@ 0xef
 800749e:	48a9      	ldr	r0, [pc, #676]	@ (8007744 <_dtoa_r+0x2d4>)
 80074a0:	f002 f962 	bl	8009768 <__assert_func>
 80074a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80074a8:	6007      	str	r7, [r0, #0]
 80074aa:	60c7      	str	r7, [r0, #12]
 80074ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074b0:	6819      	ldr	r1, [r3, #0]
 80074b2:	b159      	cbz	r1, 80074cc <_dtoa_r+0x5c>
 80074b4:	685a      	ldr	r2, [r3, #4]
 80074b6:	604a      	str	r2, [r1, #4]
 80074b8:	2301      	movs	r3, #1
 80074ba:	4093      	lsls	r3, r2
 80074bc:	608b      	str	r3, [r1, #8]
 80074be:	4648      	mov	r0, r9
 80074c0:	f001 fa32 	bl	8008928 <_Bfree>
 80074c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074c8:	2200      	movs	r2, #0
 80074ca:	601a      	str	r2, [r3, #0]
 80074cc:	1e2b      	subs	r3, r5, #0
 80074ce:	bfb9      	ittee	lt
 80074d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80074d4:	9305      	strlt	r3, [sp, #20]
 80074d6:	2300      	movge	r3, #0
 80074d8:	6033      	strge	r3, [r6, #0]
 80074da:	9f05      	ldr	r7, [sp, #20]
 80074dc:	4b9a      	ldr	r3, [pc, #616]	@ (8007748 <_dtoa_r+0x2d8>)
 80074de:	bfbc      	itt	lt
 80074e0:	2201      	movlt	r2, #1
 80074e2:	6032      	strlt	r2, [r6, #0]
 80074e4:	43bb      	bics	r3, r7
 80074e6:	d112      	bne.n	800750e <_dtoa_r+0x9e>
 80074e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80074ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80074f4:	4323      	orrs	r3, r4
 80074f6:	f000 855a 	beq.w	8007fae <_dtoa_r+0xb3e>
 80074fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800775c <_dtoa_r+0x2ec>
 8007500:	2b00      	cmp	r3, #0
 8007502:	f000 855c 	beq.w	8007fbe <_dtoa_r+0xb4e>
 8007506:	f10a 0303 	add.w	r3, sl, #3
 800750a:	f000 bd56 	b.w	8007fba <_dtoa_r+0xb4a>
 800750e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007512:	2200      	movs	r2, #0
 8007514:	ec51 0b17 	vmov	r0, r1, d7
 8007518:	2300      	movs	r3, #0
 800751a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800751e:	f7f9 fadb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007522:	4680      	mov	r8, r0
 8007524:	b158      	cbz	r0, 800753e <_dtoa_r+0xce>
 8007526:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007528:	2301      	movs	r3, #1
 800752a:	6013      	str	r3, [r2, #0]
 800752c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800752e:	b113      	cbz	r3, 8007536 <_dtoa_r+0xc6>
 8007530:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007532:	4b86      	ldr	r3, [pc, #536]	@ (800774c <_dtoa_r+0x2dc>)
 8007534:	6013      	str	r3, [r2, #0]
 8007536:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007760 <_dtoa_r+0x2f0>
 800753a:	f000 bd40 	b.w	8007fbe <_dtoa_r+0xb4e>
 800753e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007542:	aa14      	add	r2, sp, #80	@ 0x50
 8007544:	a915      	add	r1, sp, #84	@ 0x54
 8007546:	4648      	mov	r0, r9
 8007548:	f001 fd8a 	bl	8009060 <__d2b>
 800754c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007550:	9002      	str	r0, [sp, #8]
 8007552:	2e00      	cmp	r6, #0
 8007554:	d078      	beq.n	8007648 <_dtoa_r+0x1d8>
 8007556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007558:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800755c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007560:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007564:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007568:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800756c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007570:	4619      	mov	r1, r3
 8007572:	2200      	movs	r2, #0
 8007574:	4b76      	ldr	r3, [pc, #472]	@ (8007750 <_dtoa_r+0x2e0>)
 8007576:	f7f8 fe8f 	bl	8000298 <__aeabi_dsub>
 800757a:	a36b      	add	r3, pc, #428	@ (adr r3, 8007728 <_dtoa_r+0x2b8>)
 800757c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007580:	f7f9 f842 	bl	8000608 <__aeabi_dmul>
 8007584:	a36a      	add	r3, pc, #424	@ (adr r3, 8007730 <_dtoa_r+0x2c0>)
 8007586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758a:	f7f8 fe87 	bl	800029c <__adddf3>
 800758e:	4604      	mov	r4, r0
 8007590:	4630      	mov	r0, r6
 8007592:	460d      	mov	r5, r1
 8007594:	f7f8 ffce 	bl	8000534 <__aeabi_i2d>
 8007598:	a367      	add	r3, pc, #412	@ (adr r3, 8007738 <_dtoa_r+0x2c8>)
 800759a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759e:	f7f9 f833 	bl	8000608 <__aeabi_dmul>
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	4620      	mov	r0, r4
 80075a8:	4629      	mov	r1, r5
 80075aa:	f7f8 fe77 	bl	800029c <__adddf3>
 80075ae:	4604      	mov	r4, r0
 80075b0:	460d      	mov	r5, r1
 80075b2:	f7f9 fad9 	bl	8000b68 <__aeabi_d2iz>
 80075b6:	2200      	movs	r2, #0
 80075b8:	4607      	mov	r7, r0
 80075ba:	2300      	movs	r3, #0
 80075bc:	4620      	mov	r0, r4
 80075be:	4629      	mov	r1, r5
 80075c0:	f7f9 fa94 	bl	8000aec <__aeabi_dcmplt>
 80075c4:	b140      	cbz	r0, 80075d8 <_dtoa_r+0x168>
 80075c6:	4638      	mov	r0, r7
 80075c8:	f7f8 ffb4 	bl	8000534 <__aeabi_i2d>
 80075cc:	4622      	mov	r2, r4
 80075ce:	462b      	mov	r3, r5
 80075d0:	f7f9 fa82 	bl	8000ad8 <__aeabi_dcmpeq>
 80075d4:	b900      	cbnz	r0, 80075d8 <_dtoa_r+0x168>
 80075d6:	3f01      	subs	r7, #1
 80075d8:	2f16      	cmp	r7, #22
 80075da:	d852      	bhi.n	8007682 <_dtoa_r+0x212>
 80075dc:	4b5d      	ldr	r3, [pc, #372]	@ (8007754 <_dtoa_r+0x2e4>)
 80075de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80075e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075ea:	f7f9 fa7f 	bl	8000aec <__aeabi_dcmplt>
 80075ee:	2800      	cmp	r0, #0
 80075f0:	d049      	beq.n	8007686 <_dtoa_r+0x216>
 80075f2:	3f01      	subs	r7, #1
 80075f4:	2300      	movs	r3, #0
 80075f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80075f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80075fa:	1b9b      	subs	r3, r3, r6
 80075fc:	1e5a      	subs	r2, r3, #1
 80075fe:	bf45      	ittet	mi
 8007600:	f1c3 0301 	rsbmi	r3, r3, #1
 8007604:	9300      	strmi	r3, [sp, #0]
 8007606:	2300      	movpl	r3, #0
 8007608:	2300      	movmi	r3, #0
 800760a:	9206      	str	r2, [sp, #24]
 800760c:	bf54      	ite	pl
 800760e:	9300      	strpl	r3, [sp, #0]
 8007610:	9306      	strmi	r3, [sp, #24]
 8007612:	2f00      	cmp	r7, #0
 8007614:	db39      	blt.n	800768a <_dtoa_r+0x21a>
 8007616:	9b06      	ldr	r3, [sp, #24]
 8007618:	970d      	str	r7, [sp, #52]	@ 0x34
 800761a:	443b      	add	r3, r7
 800761c:	9306      	str	r3, [sp, #24]
 800761e:	2300      	movs	r3, #0
 8007620:	9308      	str	r3, [sp, #32]
 8007622:	9b07      	ldr	r3, [sp, #28]
 8007624:	2b09      	cmp	r3, #9
 8007626:	d863      	bhi.n	80076f0 <_dtoa_r+0x280>
 8007628:	2b05      	cmp	r3, #5
 800762a:	bfc4      	itt	gt
 800762c:	3b04      	subgt	r3, #4
 800762e:	9307      	strgt	r3, [sp, #28]
 8007630:	9b07      	ldr	r3, [sp, #28]
 8007632:	f1a3 0302 	sub.w	r3, r3, #2
 8007636:	bfcc      	ite	gt
 8007638:	2400      	movgt	r4, #0
 800763a:	2401      	movle	r4, #1
 800763c:	2b03      	cmp	r3, #3
 800763e:	d863      	bhi.n	8007708 <_dtoa_r+0x298>
 8007640:	e8df f003 	tbb	[pc, r3]
 8007644:	2b375452 	.word	0x2b375452
 8007648:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800764c:	441e      	add	r6, r3
 800764e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007652:	2b20      	cmp	r3, #32
 8007654:	bfc1      	itttt	gt
 8007656:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800765a:	409f      	lslgt	r7, r3
 800765c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007660:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007664:	bfd6      	itet	le
 8007666:	f1c3 0320 	rsble	r3, r3, #32
 800766a:	ea47 0003 	orrgt.w	r0, r7, r3
 800766e:	fa04 f003 	lslle.w	r0, r4, r3
 8007672:	f7f8 ff4f 	bl	8000514 <__aeabi_ui2d>
 8007676:	2201      	movs	r2, #1
 8007678:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800767c:	3e01      	subs	r6, #1
 800767e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007680:	e776      	b.n	8007570 <_dtoa_r+0x100>
 8007682:	2301      	movs	r3, #1
 8007684:	e7b7      	b.n	80075f6 <_dtoa_r+0x186>
 8007686:	9010      	str	r0, [sp, #64]	@ 0x40
 8007688:	e7b6      	b.n	80075f8 <_dtoa_r+0x188>
 800768a:	9b00      	ldr	r3, [sp, #0]
 800768c:	1bdb      	subs	r3, r3, r7
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	427b      	negs	r3, r7
 8007692:	9308      	str	r3, [sp, #32]
 8007694:	2300      	movs	r3, #0
 8007696:	930d      	str	r3, [sp, #52]	@ 0x34
 8007698:	e7c3      	b.n	8007622 <_dtoa_r+0x1b2>
 800769a:	2301      	movs	r3, #1
 800769c:	9309      	str	r3, [sp, #36]	@ 0x24
 800769e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076a0:	eb07 0b03 	add.w	fp, r7, r3
 80076a4:	f10b 0301 	add.w	r3, fp, #1
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	9303      	str	r3, [sp, #12]
 80076ac:	bfb8      	it	lt
 80076ae:	2301      	movlt	r3, #1
 80076b0:	e006      	b.n	80076c0 <_dtoa_r+0x250>
 80076b2:	2301      	movs	r3, #1
 80076b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80076b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	dd28      	ble.n	800770e <_dtoa_r+0x29e>
 80076bc:	469b      	mov	fp, r3
 80076be:	9303      	str	r3, [sp, #12]
 80076c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80076c4:	2100      	movs	r1, #0
 80076c6:	2204      	movs	r2, #4
 80076c8:	f102 0514 	add.w	r5, r2, #20
 80076cc:	429d      	cmp	r5, r3
 80076ce:	d926      	bls.n	800771e <_dtoa_r+0x2ae>
 80076d0:	6041      	str	r1, [r0, #4]
 80076d2:	4648      	mov	r0, r9
 80076d4:	f001 f8e8 	bl	80088a8 <_Balloc>
 80076d8:	4682      	mov	sl, r0
 80076da:	2800      	cmp	r0, #0
 80076dc:	d142      	bne.n	8007764 <_dtoa_r+0x2f4>
 80076de:	4b1e      	ldr	r3, [pc, #120]	@ (8007758 <_dtoa_r+0x2e8>)
 80076e0:	4602      	mov	r2, r0
 80076e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80076e6:	e6da      	b.n	800749e <_dtoa_r+0x2e>
 80076e8:	2300      	movs	r3, #0
 80076ea:	e7e3      	b.n	80076b4 <_dtoa_r+0x244>
 80076ec:	2300      	movs	r3, #0
 80076ee:	e7d5      	b.n	800769c <_dtoa_r+0x22c>
 80076f0:	2401      	movs	r4, #1
 80076f2:	2300      	movs	r3, #0
 80076f4:	9307      	str	r3, [sp, #28]
 80076f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80076f8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 80076fc:	2200      	movs	r2, #0
 80076fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8007702:	2312      	movs	r3, #18
 8007704:	920c      	str	r2, [sp, #48]	@ 0x30
 8007706:	e7db      	b.n	80076c0 <_dtoa_r+0x250>
 8007708:	2301      	movs	r3, #1
 800770a:	9309      	str	r3, [sp, #36]	@ 0x24
 800770c:	e7f4      	b.n	80076f8 <_dtoa_r+0x288>
 800770e:	f04f 0b01 	mov.w	fp, #1
 8007712:	f8cd b00c 	str.w	fp, [sp, #12]
 8007716:	465b      	mov	r3, fp
 8007718:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800771c:	e7d0      	b.n	80076c0 <_dtoa_r+0x250>
 800771e:	3101      	adds	r1, #1
 8007720:	0052      	lsls	r2, r2, #1
 8007722:	e7d1      	b.n	80076c8 <_dtoa_r+0x258>
 8007724:	f3af 8000 	nop.w
 8007728:	636f4361 	.word	0x636f4361
 800772c:	3fd287a7 	.word	0x3fd287a7
 8007730:	8b60c8b3 	.word	0x8b60c8b3
 8007734:	3fc68a28 	.word	0x3fc68a28
 8007738:	509f79fb 	.word	0x509f79fb
 800773c:	3fd34413 	.word	0x3fd34413
 8007740:	08009ec0 	.word	0x08009ec0
 8007744:	08009ed7 	.word	0x08009ed7
 8007748:	7ff00000 	.word	0x7ff00000
 800774c:	08009e83 	.word	0x08009e83
 8007750:	3ff80000 	.word	0x3ff80000
 8007754:	0800a0d0 	.word	0x0800a0d0
 8007758:	08009f2f 	.word	0x08009f2f
 800775c:	08009ebc 	.word	0x08009ebc
 8007760:	08009e82 	.word	0x08009e82
 8007764:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007768:	6018      	str	r0, [r3, #0]
 800776a:	9b03      	ldr	r3, [sp, #12]
 800776c:	2b0e      	cmp	r3, #14
 800776e:	f200 80a1 	bhi.w	80078b4 <_dtoa_r+0x444>
 8007772:	2c00      	cmp	r4, #0
 8007774:	f000 809e 	beq.w	80078b4 <_dtoa_r+0x444>
 8007778:	2f00      	cmp	r7, #0
 800777a:	dd33      	ble.n	80077e4 <_dtoa_r+0x374>
 800777c:	4b9c      	ldr	r3, [pc, #624]	@ (80079f0 <_dtoa_r+0x580>)
 800777e:	f007 020f 	and.w	r2, r7, #15
 8007782:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007786:	ed93 7b00 	vldr	d7, [r3]
 800778a:	05f8      	lsls	r0, r7, #23
 800778c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007790:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007794:	d516      	bpl.n	80077c4 <_dtoa_r+0x354>
 8007796:	4b97      	ldr	r3, [pc, #604]	@ (80079f4 <_dtoa_r+0x584>)
 8007798:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800779c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077a0:	f7f9 f85c 	bl	800085c <__aeabi_ddiv>
 80077a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077a8:	f004 040f 	and.w	r4, r4, #15
 80077ac:	2603      	movs	r6, #3
 80077ae:	4d91      	ldr	r5, [pc, #580]	@ (80079f4 <_dtoa_r+0x584>)
 80077b0:	b954      	cbnz	r4, 80077c8 <_dtoa_r+0x358>
 80077b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80077b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077ba:	f7f9 f84f 	bl	800085c <__aeabi_ddiv>
 80077be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077c2:	e028      	b.n	8007816 <_dtoa_r+0x3a6>
 80077c4:	2602      	movs	r6, #2
 80077c6:	e7f2      	b.n	80077ae <_dtoa_r+0x33e>
 80077c8:	07e1      	lsls	r1, r4, #31
 80077ca:	d508      	bpl.n	80077de <_dtoa_r+0x36e>
 80077cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80077d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80077d4:	f7f8 ff18 	bl	8000608 <__aeabi_dmul>
 80077d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80077dc:	3601      	adds	r6, #1
 80077de:	1064      	asrs	r4, r4, #1
 80077e0:	3508      	adds	r5, #8
 80077e2:	e7e5      	b.n	80077b0 <_dtoa_r+0x340>
 80077e4:	f000 80af 	beq.w	8007946 <_dtoa_r+0x4d6>
 80077e8:	427c      	negs	r4, r7
 80077ea:	4b81      	ldr	r3, [pc, #516]	@ (80079f0 <_dtoa_r+0x580>)
 80077ec:	4d81      	ldr	r5, [pc, #516]	@ (80079f4 <_dtoa_r+0x584>)
 80077ee:	f004 020f 	and.w	r2, r4, #15
 80077f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077fe:	f7f8 ff03 	bl	8000608 <__aeabi_dmul>
 8007802:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007806:	1124      	asrs	r4, r4, #4
 8007808:	2300      	movs	r3, #0
 800780a:	2602      	movs	r6, #2
 800780c:	2c00      	cmp	r4, #0
 800780e:	f040 808f 	bne.w	8007930 <_dtoa_r+0x4c0>
 8007812:	2b00      	cmp	r3, #0
 8007814:	d1d3      	bne.n	80077be <_dtoa_r+0x34e>
 8007816:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007818:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	f000 8094 	beq.w	800794a <_dtoa_r+0x4da>
 8007822:	4b75      	ldr	r3, [pc, #468]	@ (80079f8 <_dtoa_r+0x588>)
 8007824:	2200      	movs	r2, #0
 8007826:	4620      	mov	r0, r4
 8007828:	4629      	mov	r1, r5
 800782a:	f7f9 f95f 	bl	8000aec <__aeabi_dcmplt>
 800782e:	2800      	cmp	r0, #0
 8007830:	f000 808b 	beq.w	800794a <_dtoa_r+0x4da>
 8007834:	9b03      	ldr	r3, [sp, #12]
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 8087 	beq.w	800794a <_dtoa_r+0x4da>
 800783c:	f1bb 0f00 	cmp.w	fp, #0
 8007840:	dd34      	ble.n	80078ac <_dtoa_r+0x43c>
 8007842:	4620      	mov	r0, r4
 8007844:	4b6d      	ldr	r3, [pc, #436]	@ (80079fc <_dtoa_r+0x58c>)
 8007846:	2200      	movs	r2, #0
 8007848:	4629      	mov	r1, r5
 800784a:	f7f8 fedd 	bl	8000608 <__aeabi_dmul>
 800784e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007852:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007856:	3601      	adds	r6, #1
 8007858:	465c      	mov	r4, fp
 800785a:	4630      	mov	r0, r6
 800785c:	f7f8 fe6a 	bl	8000534 <__aeabi_i2d>
 8007860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007864:	f7f8 fed0 	bl	8000608 <__aeabi_dmul>
 8007868:	4b65      	ldr	r3, [pc, #404]	@ (8007a00 <_dtoa_r+0x590>)
 800786a:	2200      	movs	r2, #0
 800786c:	f7f8 fd16 	bl	800029c <__adddf3>
 8007870:	4605      	mov	r5, r0
 8007872:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007876:	2c00      	cmp	r4, #0
 8007878:	d16a      	bne.n	8007950 <_dtoa_r+0x4e0>
 800787a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800787e:	4b61      	ldr	r3, [pc, #388]	@ (8007a04 <_dtoa_r+0x594>)
 8007880:	2200      	movs	r2, #0
 8007882:	f7f8 fd09 	bl	8000298 <__aeabi_dsub>
 8007886:	4602      	mov	r2, r0
 8007888:	460b      	mov	r3, r1
 800788a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800788e:	462a      	mov	r2, r5
 8007890:	4633      	mov	r3, r6
 8007892:	f7f9 f949 	bl	8000b28 <__aeabi_dcmpgt>
 8007896:	2800      	cmp	r0, #0
 8007898:	f040 8298 	bne.w	8007dcc <_dtoa_r+0x95c>
 800789c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078a0:	462a      	mov	r2, r5
 80078a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80078a6:	f7f9 f921 	bl	8000aec <__aeabi_dcmplt>
 80078aa:	bb38      	cbnz	r0, 80078fc <_dtoa_r+0x48c>
 80078ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80078b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80078b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	f2c0 8157 	blt.w	8007b6a <_dtoa_r+0x6fa>
 80078bc:	2f0e      	cmp	r7, #14
 80078be:	f300 8154 	bgt.w	8007b6a <_dtoa_r+0x6fa>
 80078c2:	4b4b      	ldr	r3, [pc, #300]	@ (80079f0 <_dtoa_r+0x580>)
 80078c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80078c8:	ed93 7b00 	vldr	d7, [r3]
 80078cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	ed8d 7b00 	vstr	d7, [sp]
 80078d4:	f280 80e5 	bge.w	8007aa2 <_dtoa_r+0x632>
 80078d8:	9b03      	ldr	r3, [sp, #12]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	f300 80e1 	bgt.w	8007aa2 <_dtoa_r+0x632>
 80078e0:	d10c      	bne.n	80078fc <_dtoa_r+0x48c>
 80078e2:	4b48      	ldr	r3, [pc, #288]	@ (8007a04 <_dtoa_r+0x594>)
 80078e4:	2200      	movs	r2, #0
 80078e6:	ec51 0b17 	vmov	r0, r1, d7
 80078ea:	f7f8 fe8d 	bl	8000608 <__aeabi_dmul>
 80078ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078f2:	f7f9 f90f 	bl	8000b14 <__aeabi_dcmpge>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	f000 8266 	beq.w	8007dc8 <_dtoa_r+0x958>
 80078fc:	2400      	movs	r4, #0
 80078fe:	4625      	mov	r5, r4
 8007900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007902:	4656      	mov	r6, sl
 8007904:	ea6f 0803 	mvn.w	r8, r3
 8007908:	2700      	movs	r7, #0
 800790a:	4621      	mov	r1, r4
 800790c:	4648      	mov	r0, r9
 800790e:	f001 f80b 	bl	8008928 <_Bfree>
 8007912:	2d00      	cmp	r5, #0
 8007914:	f000 80bd 	beq.w	8007a92 <_dtoa_r+0x622>
 8007918:	b12f      	cbz	r7, 8007926 <_dtoa_r+0x4b6>
 800791a:	42af      	cmp	r7, r5
 800791c:	d003      	beq.n	8007926 <_dtoa_r+0x4b6>
 800791e:	4639      	mov	r1, r7
 8007920:	4648      	mov	r0, r9
 8007922:	f001 f801 	bl	8008928 <_Bfree>
 8007926:	4629      	mov	r1, r5
 8007928:	4648      	mov	r0, r9
 800792a:	f000 fffd 	bl	8008928 <_Bfree>
 800792e:	e0b0      	b.n	8007a92 <_dtoa_r+0x622>
 8007930:	07e2      	lsls	r2, r4, #31
 8007932:	d505      	bpl.n	8007940 <_dtoa_r+0x4d0>
 8007934:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007938:	f7f8 fe66 	bl	8000608 <__aeabi_dmul>
 800793c:	3601      	adds	r6, #1
 800793e:	2301      	movs	r3, #1
 8007940:	1064      	asrs	r4, r4, #1
 8007942:	3508      	adds	r5, #8
 8007944:	e762      	b.n	800780c <_dtoa_r+0x39c>
 8007946:	2602      	movs	r6, #2
 8007948:	e765      	b.n	8007816 <_dtoa_r+0x3a6>
 800794a:	9c03      	ldr	r4, [sp, #12]
 800794c:	46b8      	mov	r8, r7
 800794e:	e784      	b.n	800785a <_dtoa_r+0x3ea>
 8007950:	4b27      	ldr	r3, [pc, #156]	@ (80079f0 <_dtoa_r+0x580>)
 8007952:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007954:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007958:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800795c:	4454      	add	r4, sl
 800795e:	2900      	cmp	r1, #0
 8007960:	d054      	beq.n	8007a0c <_dtoa_r+0x59c>
 8007962:	4929      	ldr	r1, [pc, #164]	@ (8007a08 <_dtoa_r+0x598>)
 8007964:	2000      	movs	r0, #0
 8007966:	f7f8 ff79 	bl	800085c <__aeabi_ddiv>
 800796a:	4633      	mov	r3, r6
 800796c:	462a      	mov	r2, r5
 800796e:	f7f8 fc93 	bl	8000298 <__aeabi_dsub>
 8007972:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007976:	4656      	mov	r6, sl
 8007978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800797c:	f7f9 f8f4 	bl	8000b68 <__aeabi_d2iz>
 8007980:	4605      	mov	r5, r0
 8007982:	f7f8 fdd7 	bl	8000534 <__aeabi_i2d>
 8007986:	4602      	mov	r2, r0
 8007988:	460b      	mov	r3, r1
 800798a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800798e:	f7f8 fc83 	bl	8000298 <__aeabi_dsub>
 8007992:	3530      	adds	r5, #48	@ 0x30
 8007994:	4602      	mov	r2, r0
 8007996:	460b      	mov	r3, r1
 8007998:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800799c:	f806 5b01 	strb.w	r5, [r6], #1
 80079a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079a4:	f7f9 f8a2 	bl	8000aec <__aeabi_dcmplt>
 80079a8:	2800      	cmp	r0, #0
 80079aa:	d172      	bne.n	8007a92 <_dtoa_r+0x622>
 80079ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079b0:	4911      	ldr	r1, [pc, #68]	@ (80079f8 <_dtoa_r+0x588>)
 80079b2:	2000      	movs	r0, #0
 80079b4:	f7f8 fc70 	bl	8000298 <__aeabi_dsub>
 80079b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079bc:	f7f9 f896 	bl	8000aec <__aeabi_dcmplt>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	f040 80b4 	bne.w	8007b2e <_dtoa_r+0x6be>
 80079c6:	42a6      	cmp	r6, r4
 80079c8:	f43f af70 	beq.w	80078ac <_dtoa_r+0x43c>
 80079cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80079d0:	4b0a      	ldr	r3, [pc, #40]	@ (80079fc <_dtoa_r+0x58c>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	f7f8 fe18 	bl	8000608 <__aeabi_dmul>
 80079d8:	4b08      	ldr	r3, [pc, #32]	@ (80079fc <_dtoa_r+0x58c>)
 80079da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079de:	2200      	movs	r2, #0
 80079e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079e4:	f7f8 fe10 	bl	8000608 <__aeabi_dmul>
 80079e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80079ec:	e7c4      	b.n	8007978 <_dtoa_r+0x508>
 80079ee:	bf00      	nop
 80079f0:	0800a0d0 	.word	0x0800a0d0
 80079f4:	0800a0a8 	.word	0x0800a0a8
 80079f8:	3ff00000 	.word	0x3ff00000
 80079fc:	40240000 	.word	0x40240000
 8007a00:	401c0000 	.word	0x401c0000
 8007a04:	40140000 	.word	0x40140000
 8007a08:	3fe00000 	.word	0x3fe00000
 8007a0c:	4631      	mov	r1, r6
 8007a0e:	4628      	mov	r0, r5
 8007a10:	f7f8 fdfa 	bl	8000608 <__aeabi_dmul>
 8007a14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a18:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007a1a:	4656      	mov	r6, sl
 8007a1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a20:	f7f9 f8a2 	bl	8000b68 <__aeabi_d2iz>
 8007a24:	4605      	mov	r5, r0
 8007a26:	f7f8 fd85 	bl	8000534 <__aeabi_i2d>
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a32:	f7f8 fc31 	bl	8000298 <__aeabi_dsub>
 8007a36:	3530      	adds	r5, #48	@ 0x30
 8007a38:	f806 5b01 	strb.w	r5, [r6], #1
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	460b      	mov	r3, r1
 8007a40:	42a6      	cmp	r6, r4
 8007a42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a46:	f04f 0200 	mov.w	r2, #0
 8007a4a:	d124      	bne.n	8007a96 <_dtoa_r+0x626>
 8007a4c:	4baf      	ldr	r3, [pc, #700]	@ (8007d0c <_dtoa_r+0x89c>)
 8007a4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a52:	f7f8 fc23 	bl	800029c <__adddf3>
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a5e:	f7f9 f863 	bl	8000b28 <__aeabi_dcmpgt>
 8007a62:	2800      	cmp	r0, #0
 8007a64:	d163      	bne.n	8007b2e <_dtoa_r+0x6be>
 8007a66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a6a:	49a8      	ldr	r1, [pc, #672]	@ (8007d0c <_dtoa_r+0x89c>)
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	f7f8 fc13 	bl	8000298 <__aeabi_dsub>
 8007a72:	4602      	mov	r2, r0
 8007a74:	460b      	mov	r3, r1
 8007a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a7a:	f7f9 f837 	bl	8000aec <__aeabi_dcmplt>
 8007a7e:	2800      	cmp	r0, #0
 8007a80:	f43f af14 	beq.w	80078ac <_dtoa_r+0x43c>
 8007a84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007a86:	1e73      	subs	r3, r6, #1
 8007a88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a8e:	2b30      	cmp	r3, #48	@ 0x30
 8007a90:	d0f8      	beq.n	8007a84 <_dtoa_r+0x614>
 8007a92:	4647      	mov	r7, r8
 8007a94:	e03b      	b.n	8007b0e <_dtoa_r+0x69e>
 8007a96:	4b9e      	ldr	r3, [pc, #632]	@ (8007d10 <_dtoa_r+0x8a0>)
 8007a98:	f7f8 fdb6 	bl	8000608 <__aeabi_dmul>
 8007a9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007aa0:	e7bc      	b.n	8007a1c <_dtoa_r+0x5ac>
 8007aa2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007aa6:	4656      	mov	r6, sl
 8007aa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aac:	4620      	mov	r0, r4
 8007aae:	4629      	mov	r1, r5
 8007ab0:	f7f8 fed4 	bl	800085c <__aeabi_ddiv>
 8007ab4:	f7f9 f858 	bl	8000b68 <__aeabi_d2iz>
 8007ab8:	4680      	mov	r8, r0
 8007aba:	f7f8 fd3b 	bl	8000534 <__aeabi_i2d>
 8007abe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ac2:	f7f8 fda1 	bl	8000608 <__aeabi_dmul>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	460b      	mov	r3, r1
 8007aca:	4620      	mov	r0, r4
 8007acc:	4629      	mov	r1, r5
 8007ace:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007ad2:	f7f8 fbe1 	bl	8000298 <__aeabi_dsub>
 8007ad6:	f806 4b01 	strb.w	r4, [r6], #1
 8007ada:	9d03      	ldr	r5, [sp, #12]
 8007adc:	eba6 040a 	sub.w	r4, r6, sl
 8007ae0:	42a5      	cmp	r5, r4
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	d133      	bne.n	8007b50 <_dtoa_r+0x6e0>
 8007ae8:	f7f8 fbd8 	bl	800029c <__adddf3>
 8007aec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007af0:	4604      	mov	r4, r0
 8007af2:	460d      	mov	r5, r1
 8007af4:	f7f9 f818 	bl	8000b28 <__aeabi_dcmpgt>
 8007af8:	b9c0      	cbnz	r0, 8007b2c <_dtoa_r+0x6bc>
 8007afa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007afe:	4620      	mov	r0, r4
 8007b00:	4629      	mov	r1, r5
 8007b02:	f7f8 ffe9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b06:	b110      	cbz	r0, 8007b0e <_dtoa_r+0x69e>
 8007b08:	f018 0f01 	tst.w	r8, #1
 8007b0c:	d10e      	bne.n	8007b2c <_dtoa_r+0x6bc>
 8007b0e:	9902      	ldr	r1, [sp, #8]
 8007b10:	4648      	mov	r0, r9
 8007b12:	f000 ff09 	bl	8008928 <_Bfree>
 8007b16:	2300      	movs	r3, #0
 8007b18:	7033      	strb	r3, [r6, #0]
 8007b1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b1c:	3701      	adds	r7, #1
 8007b1e:	601f      	str	r7, [r3, #0]
 8007b20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	f000 824b 	beq.w	8007fbe <_dtoa_r+0xb4e>
 8007b28:	601e      	str	r6, [r3, #0]
 8007b2a:	e248      	b.n	8007fbe <_dtoa_r+0xb4e>
 8007b2c:	46b8      	mov	r8, r7
 8007b2e:	4633      	mov	r3, r6
 8007b30:	461e      	mov	r6, r3
 8007b32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b36:	2a39      	cmp	r2, #57	@ 0x39
 8007b38:	d106      	bne.n	8007b48 <_dtoa_r+0x6d8>
 8007b3a:	459a      	cmp	sl, r3
 8007b3c:	d1f8      	bne.n	8007b30 <_dtoa_r+0x6c0>
 8007b3e:	2230      	movs	r2, #48	@ 0x30
 8007b40:	f108 0801 	add.w	r8, r8, #1
 8007b44:	f88a 2000 	strb.w	r2, [sl]
 8007b48:	781a      	ldrb	r2, [r3, #0]
 8007b4a:	3201      	adds	r2, #1
 8007b4c:	701a      	strb	r2, [r3, #0]
 8007b4e:	e7a0      	b.n	8007a92 <_dtoa_r+0x622>
 8007b50:	4b6f      	ldr	r3, [pc, #444]	@ (8007d10 <_dtoa_r+0x8a0>)
 8007b52:	2200      	movs	r2, #0
 8007b54:	f7f8 fd58 	bl	8000608 <__aeabi_dmul>
 8007b58:	2200      	movs	r2, #0
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	4604      	mov	r4, r0
 8007b5e:	460d      	mov	r5, r1
 8007b60:	f7f8 ffba 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	d09f      	beq.n	8007aa8 <_dtoa_r+0x638>
 8007b68:	e7d1      	b.n	8007b0e <_dtoa_r+0x69e>
 8007b6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b6c:	2a00      	cmp	r2, #0
 8007b6e:	f000 80ea 	beq.w	8007d46 <_dtoa_r+0x8d6>
 8007b72:	9a07      	ldr	r2, [sp, #28]
 8007b74:	2a01      	cmp	r2, #1
 8007b76:	f300 80cd 	bgt.w	8007d14 <_dtoa_r+0x8a4>
 8007b7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b7c:	2a00      	cmp	r2, #0
 8007b7e:	f000 80c1 	beq.w	8007d04 <_dtoa_r+0x894>
 8007b82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007b86:	9c08      	ldr	r4, [sp, #32]
 8007b88:	9e00      	ldr	r6, [sp, #0]
 8007b8a:	9a00      	ldr	r2, [sp, #0]
 8007b8c:	441a      	add	r2, r3
 8007b8e:	9200      	str	r2, [sp, #0]
 8007b90:	9a06      	ldr	r2, [sp, #24]
 8007b92:	2101      	movs	r1, #1
 8007b94:	441a      	add	r2, r3
 8007b96:	4648      	mov	r0, r9
 8007b98:	9206      	str	r2, [sp, #24]
 8007b9a:	f000 ffc3 	bl	8008b24 <__i2b>
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	b166      	cbz	r6, 8007bbc <_dtoa_r+0x74c>
 8007ba2:	9b06      	ldr	r3, [sp, #24]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	dd09      	ble.n	8007bbc <_dtoa_r+0x74c>
 8007ba8:	42b3      	cmp	r3, r6
 8007baa:	9a00      	ldr	r2, [sp, #0]
 8007bac:	bfa8      	it	ge
 8007bae:	4633      	movge	r3, r6
 8007bb0:	1ad2      	subs	r2, r2, r3
 8007bb2:	9200      	str	r2, [sp, #0]
 8007bb4:	9a06      	ldr	r2, [sp, #24]
 8007bb6:	1af6      	subs	r6, r6, r3
 8007bb8:	1ad3      	subs	r3, r2, r3
 8007bba:	9306      	str	r3, [sp, #24]
 8007bbc:	9b08      	ldr	r3, [sp, #32]
 8007bbe:	b30b      	cbz	r3, 8007c04 <_dtoa_r+0x794>
 8007bc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	f000 80c6 	beq.w	8007d54 <_dtoa_r+0x8e4>
 8007bc8:	2c00      	cmp	r4, #0
 8007bca:	f000 80c0 	beq.w	8007d4e <_dtoa_r+0x8de>
 8007bce:	4629      	mov	r1, r5
 8007bd0:	4622      	mov	r2, r4
 8007bd2:	4648      	mov	r0, r9
 8007bd4:	f001 f85e 	bl	8008c94 <__pow5mult>
 8007bd8:	9a02      	ldr	r2, [sp, #8]
 8007bda:	4601      	mov	r1, r0
 8007bdc:	4605      	mov	r5, r0
 8007bde:	4648      	mov	r0, r9
 8007be0:	f000 ffb6 	bl	8008b50 <__multiply>
 8007be4:	9902      	ldr	r1, [sp, #8]
 8007be6:	4680      	mov	r8, r0
 8007be8:	4648      	mov	r0, r9
 8007bea:	f000 fe9d 	bl	8008928 <_Bfree>
 8007bee:	9b08      	ldr	r3, [sp, #32]
 8007bf0:	1b1b      	subs	r3, r3, r4
 8007bf2:	9308      	str	r3, [sp, #32]
 8007bf4:	f000 80b1 	beq.w	8007d5a <_dtoa_r+0x8ea>
 8007bf8:	9a08      	ldr	r2, [sp, #32]
 8007bfa:	4641      	mov	r1, r8
 8007bfc:	4648      	mov	r0, r9
 8007bfe:	f001 f849 	bl	8008c94 <__pow5mult>
 8007c02:	9002      	str	r0, [sp, #8]
 8007c04:	2101      	movs	r1, #1
 8007c06:	4648      	mov	r0, r9
 8007c08:	f000 ff8c 	bl	8008b24 <__i2b>
 8007c0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c0e:	4604      	mov	r4, r0
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	f000 81d8 	beq.w	8007fc6 <_dtoa_r+0xb56>
 8007c16:	461a      	mov	r2, r3
 8007c18:	4601      	mov	r1, r0
 8007c1a:	4648      	mov	r0, r9
 8007c1c:	f001 f83a 	bl	8008c94 <__pow5mult>
 8007c20:	9b07      	ldr	r3, [sp, #28]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	4604      	mov	r4, r0
 8007c26:	f300 809f 	bgt.w	8007d68 <_dtoa_r+0x8f8>
 8007c2a:	9b04      	ldr	r3, [sp, #16]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f040 8097 	bne.w	8007d60 <_dtoa_r+0x8f0>
 8007c32:	9b05      	ldr	r3, [sp, #20]
 8007c34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	f040 8093 	bne.w	8007d64 <_dtoa_r+0x8f4>
 8007c3e:	9b05      	ldr	r3, [sp, #20]
 8007c40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c44:	0d1b      	lsrs	r3, r3, #20
 8007c46:	051b      	lsls	r3, r3, #20
 8007c48:	b133      	cbz	r3, 8007c58 <_dtoa_r+0x7e8>
 8007c4a:	9b00      	ldr	r3, [sp, #0]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	9300      	str	r3, [sp, #0]
 8007c50:	9b06      	ldr	r3, [sp, #24]
 8007c52:	3301      	adds	r3, #1
 8007c54:	9306      	str	r3, [sp, #24]
 8007c56:	2301      	movs	r3, #1
 8007c58:	9308      	str	r3, [sp, #32]
 8007c5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	f000 81b8 	beq.w	8007fd2 <_dtoa_r+0xb62>
 8007c62:	6923      	ldr	r3, [r4, #16]
 8007c64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c68:	6918      	ldr	r0, [r3, #16]
 8007c6a:	f000 ff0f 	bl	8008a8c <__hi0bits>
 8007c6e:	f1c0 0020 	rsb	r0, r0, #32
 8007c72:	9b06      	ldr	r3, [sp, #24]
 8007c74:	4418      	add	r0, r3
 8007c76:	f010 001f 	ands.w	r0, r0, #31
 8007c7a:	f000 8082 	beq.w	8007d82 <_dtoa_r+0x912>
 8007c7e:	f1c0 0320 	rsb	r3, r0, #32
 8007c82:	2b04      	cmp	r3, #4
 8007c84:	dd73      	ble.n	8007d6e <_dtoa_r+0x8fe>
 8007c86:	9b00      	ldr	r3, [sp, #0]
 8007c88:	f1c0 001c 	rsb	r0, r0, #28
 8007c8c:	4403      	add	r3, r0
 8007c8e:	9300      	str	r3, [sp, #0]
 8007c90:	9b06      	ldr	r3, [sp, #24]
 8007c92:	4403      	add	r3, r0
 8007c94:	4406      	add	r6, r0
 8007c96:	9306      	str	r3, [sp, #24]
 8007c98:	9b00      	ldr	r3, [sp, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	dd05      	ble.n	8007caa <_dtoa_r+0x83a>
 8007c9e:	9902      	ldr	r1, [sp, #8]
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	4648      	mov	r0, r9
 8007ca4:	f001 f850 	bl	8008d48 <__lshift>
 8007ca8:	9002      	str	r0, [sp, #8]
 8007caa:	9b06      	ldr	r3, [sp, #24]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	dd05      	ble.n	8007cbc <_dtoa_r+0x84c>
 8007cb0:	4621      	mov	r1, r4
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	4648      	mov	r0, r9
 8007cb6:	f001 f847 	bl	8008d48 <__lshift>
 8007cba:	4604      	mov	r4, r0
 8007cbc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d061      	beq.n	8007d86 <_dtoa_r+0x916>
 8007cc2:	9802      	ldr	r0, [sp, #8]
 8007cc4:	4621      	mov	r1, r4
 8007cc6:	f001 f8ab 	bl	8008e20 <__mcmp>
 8007cca:	2800      	cmp	r0, #0
 8007ccc:	da5b      	bge.n	8007d86 <_dtoa_r+0x916>
 8007cce:	2300      	movs	r3, #0
 8007cd0:	9902      	ldr	r1, [sp, #8]
 8007cd2:	220a      	movs	r2, #10
 8007cd4:	4648      	mov	r0, r9
 8007cd6:	f000 fe49 	bl	800896c <__multadd>
 8007cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cdc:	9002      	str	r0, [sp, #8]
 8007cde:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	f000 8177 	beq.w	8007fd6 <_dtoa_r+0xb66>
 8007ce8:	4629      	mov	r1, r5
 8007cea:	2300      	movs	r3, #0
 8007cec:	220a      	movs	r2, #10
 8007cee:	4648      	mov	r0, r9
 8007cf0:	f000 fe3c 	bl	800896c <__multadd>
 8007cf4:	f1bb 0f00 	cmp.w	fp, #0
 8007cf8:	4605      	mov	r5, r0
 8007cfa:	dc6f      	bgt.n	8007ddc <_dtoa_r+0x96c>
 8007cfc:	9b07      	ldr	r3, [sp, #28]
 8007cfe:	2b02      	cmp	r3, #2
 8007d00:	dc49      	bgt.n	8007d96 <_dtoa_r+0x926>
 8007d02:	e06b      	b.n	8007ddc <_dtoa_r+0x96c>
 8007d04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d0a:	e73c      	b.n	8007b86 <_dtoa_r+0x716>
 8007d0c:	3fe00000 	.word	0x3fe00000
 8007d10:	40240000 	.word	0x40240000
 8007d14:	9b03      	ldr	r3, [sp, #12]
 8007d16:	1e5c      	subs	r4, r3, #1
 8007d18:	9b08      	ldr	r3, [sp, #32]
 8007d1a:	42a3      	cmp	r3, r4
 8007d1c:	db09      	blt.n	8007d32 <_dtoa_r+0x8c2>
 8007d1e:	1b1c      	subs	r4, r3, r4
 8007d20:	9b03      	ldr	r3, [sp, #12]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f6bf af30 	bge.w	8007b88 <_dtoa_r+0x718>
 8007d28:	9b00      	ldr	r3, [sp, #0]
 8007d2a:	9a03      	ldr	r2, [sp, #12]
 8007d2c:	1a9e      	subs	r6, r3, r2
 8007d2e:	2300      	movs	r3, #0
 8007d30:	e72b      	b.n	8007b8a <_dtoa_r+0x71a>
 8007d32:	9b08      	ldr	r3, [sp, #32]
 8007d34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d36:	9408      	str	r4, [sp, #32]
 8007d38:	1ae3      	subs	r3, r4, r3
 8007d3a:	441a      	add	r2, r3
 8007d3c:	9e00      	ldr	r6, [sp, #0]
 8007d3e:	9b03      	ldr	r3, [sp, #12]
 8007d40:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d42:	2400      	movs	r4, #0
 8007d44:	e721      	b.n	8007b8a <_dtoa_r+0x71a>
 8007d46:	9c08      	ldr	r4, [sp, #32]
 8007d48:	9e00      	ldr	r6, [sp, #0]
 8007d4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007d4c:	e728      	b.n	8007ba0 <_dtoa_r+0x730>
 8007d4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007d52:	e751      	b.n	8007bf8 <_dtoa_r+0x788>
 8007d54:	9a08      	ldr	r2, [sp, #32]
 8007d56:	9902      	ldr	r1, [sp, #8]
 8007d58:	e750      	b.n	8007bfc <_dtoa_r+0x78c>
 8007d5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8007d5e:	e751      	b.n	8007c04 <_dtoa_r+0x794>
 8007d60:	2300      	movs	r3, #0
 8007d62:	e779      	b.n	8007c58 <_dtoa_r+0x7e8>
 8007d64:	9b04      	ldr	r3, [sp, #16]
 8007d66:	e777      	b.n	8007c58 <_dtoa_r+0x7e8>
 8007d68:	2300      	movs	r3, #0
 8007d6a:	9308      	str	r3, [sp, #32]
 8007d6c:	e779      	b.n	8007c62 <_dtoa_r+0x7f2>
 8007d6e:	d093      	beq.n	8007c98 <_dtoa_r+0x828>
 8007d70:	9a00      	ldr	r2, [sp, #0]
 8007d72:	331c      	adds	r3, #28
 8007d74:	441a      	add	r2, r3
 8007d76:	9200      	str	r2, [sp, #0]
 8007d78:	9a06      	ldr	r2, [sp, #24]
 8007d7a:	441a      	add	r2, r3
 8007d7c:	441e      	add	r6, r3
 8007d7e:	9206      	str	r2, [sp, #24]
 8007d80:	e78a      	b.n	8007c98 <_dtoa_r+0x828>
 8007d82:	4603      	mov	r3, r0
 8007d84:	e7f4      	b.n	8007d70 <_dtoa_r+0x900>
 8007d86:	9b03      	ldr	r3, [sp, #12]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	46b8      	mov	r8, r7
 8007d8c:	dc20      	bgt.n	8007dd0 <_dtoa_r+0x960>
 8007d8e:	469b      	mov	fp, r3
 8007d90:	9b07      	ldr	r3, [sp, #28]
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	dd1e      	ble.n	8007dd4 <_dtoa_r+0x964>
 8007d96:	f1bb 0f00 	cmp.w	fp, #0
 8007d9a:	f47f adb1 	bne.w	8007900 <_dtoa_r+0x490>
 8007d9e:	4621      	mov	r1, r4
 8007da0:	465b      	mov	r3, fp
 8007da2:	2205      	movs	r2, #5
 8007da4:	4648      	mov	r0, r9
 8007da6:	f000 fde1 	bl	800896c <__multadd>
 8007daa:	4601      	mov	r1, r0
 8007dac:	4604      	mov	r4, r0
 8007dae:	9802      	ldr	r0, [sp, #8]
 8007db0:	f001 f836 	bl	8008e20 <__mcmp>
 8007db4:	2800      	cmp	r0, #0
 8007db6:	f77f ada3 	ble.w	8007900 <_dtoa_r+0x490>
 8007dba:	4656      	mov	r6, sl
 8007dbc:	2331      	movs	r3, #49	@ 0x31
 8007dbe:	f806 3b01 	strb.w	r3, [r6], #1
 8007dc2:	f108 0801 	add.w	r8, r8, #1
 8007dc6:	e59f      	b.n	8007908 <_dtoa_r+0x498>
 8007dc8:	9c03      	ldr	r4, [sp, #12]
 8007dca:	46b8      	mov	r8, r7
 8007dcc:	4625      	mov	r5, r4
 8007dce:	e7f4      	b.n	8007dba <_dtoa_r+0x94a>
 8007dd0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f000 8101 	beq.w	8007fde <_dtoa_r+0xb6e>
 8007ddc:	2e00      	cmp	r6, #0
 8007dde:	dd05      	ble.n	8007dec <_dtoa_r+0x97c>
 8007de0:	4629      	mov	r1, r5
 8007de2:	4632      	mov	r2, r6
 8007de4:	4648      	mov	r0, r9
 8007de6:	f000 ffaf 	bl	8008d48 <__lshift>
 8007dea:	4605      	mov	r5, r0
 8007dec:	9b08      	ldr	r3, [sp, #32]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d05c      	beq.n	8007eac <_dtoa_r+0xa3c>
 8007df2:	6869      	ldr	r1, [r5, #4]
 8007df4:	4648      	mov	r0, r9
 8007df6:	f000 fd57 	bl	80088a8 <_Balloc>
 8007dfa:	4606      	mov	r6, r0
 8007dfc:	b928      	cbnz	r0, 8007e0a <_dtoa_r+0x99a>
 8007dfe:	4b82      	ldr	r3, [pc, #520]	@ (8008008 <_dtoa_r+0xb98>)
 8007e00:	4602      	mov	r2, r0
 8007e02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e06:	f7ff bb4a 	b.w	800749e <_dtoa_r+0x2e>
 8007e0a:	692a      	ldr	r2, [r5, #16]
 8007e0c:	3202      	adds	r2, #2
 8007e0e:	0092      	lsls	r2, r2, #2
 8007e10:	f105 010c 	add.w	r1, r5, #12
 8007e14:	300c      	adds	r0, #12
 8007e16:	f7ff fa84 	bl	8007322 <memcpy>
 8007e1a:	2201      	movs	r2, #1
 8007e1c:	4631      	mov	r1, r6
 8007e1e:	4648      	mov	r0, r9
 8007e20:	f000 ff92 	bl	8008d48 <__lshift>
 8007e24:	f10a 0301 	add.w	r3, sl, #1
 8007e28:	9300      	str	r3, [sp, #0]
 8007e2a:	eb0a 030b 	add.w	r3, sl, fp
 8007e2e:	9308      	str	r3, [sp, #32]
 8007e30:	9b04      	ldr	r3, [sp, #16]
 8007e32:	f003 0301 	and.w	r3, r3, #1
 8007e36:	462f      	mov	r7, r5
 8007e38:	9306      	str	r3, [sp, #24]
 8007e3a:	4605      	mov	r5, r0
 8007e3c:	9b00      	ldr	r3, [sp, #0]
 8007e3e:	9802      	ldr	r0, [sp, #8]
 8007e40:	4621      	mov	r1, r4
 8007e42:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007e46:	f7ff fa89 	bl	800735c <quorem>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	3330      	adds	r3, #48	@ 0x30
 8007e4e:	9003      	str	r0, [sp, #12]
 8007e50:	4639      	mov	r1, r7
 8007e52:	9802      	ldr	r0, [sp, #8]
 8007e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e56:	f000 ffe3 	bl	8008e20 <__mcmp>
 8007e5a:	462a      	mov	r2, r5
 8007e5c:	9004      	str	r0, [sp, #16]
 8007e5e:	4621      	mov	r1, r4
 8007e60:	4648      	mov	r0, r9
 8007e62:	f000 fff9 	bl	8008e58 <__mdiff>
 8007e66:	68c2      	ldr	r2, [r0, #12]
 8007e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e6a:	4606      	mov	r6, r0
 8007e6c:	bb02      	cbnz	r2, 8007eb0 <_dtoa_r+0xa40>
 8007e6e:	4601      	mov	r1, r0
 8007e70:	9802      	ldr	r0, [sp, #8]
 8007e72:	f000 ffd5 	bl	8008e20 <__mcmp>
 8007e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e78:	4602      	mov	r2, r0
 8007e7a:	4631      	mov	r1, r6
 8007e7c:	4648      	mov	r0, r9
 8007e7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e82:	f000 fd51 	bl	8008928 <_Bfree>
 8007e86:	9b07      	ldr	r3, [sp, #28]
 8007e88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007e8a:	9e00      	ldr	r6, [sp, #0]
 8007e8c:	ea42 0103 	orr.w	r1, r2, r3
 8007e90:	9b06      	ldr	r3, [sp, #24]
 8007e92:	4319      	orrs	r1, r3
 8007e94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e96:	d10d      	bne.n	8007eb4 <_dtoa_r+0xa44>
 8007e98:	2b39      	cmp	r3, #57	@ 0x39
 8007e9a:	d027      	beq.n	8007eec <_dtoa_r+0xa7c>
 8007e9c:	9a04      	ldr	r2, [sp, #16]
 8007e9e:	2a00      	cmp	r2, #0
 8007ea0:	dd01      	ble.n	8007ea6 <_dtoa_r+0xa36>
 8007ea2:	9b03      	ldr	r3, [sp, #12]
 8007ea4:	3331      	adds	r3, #49	@ 0x31
 8007ea6:	f88b 3000 	strb.w	r3, [fp]
 8007eaa:	e52e      	b.n	800790a <_dtoa_r+0x49a>
 8007eac:	4628      	mov	r0, r5
 8007eae:	e7b9      	b.n	8007e24 <_dtoa_r+0x9b4>
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	e7e2      	b.n	8007e7a <_dtoa_r+0xa0a>
 8007eb4:	9904      	ldr	r1, [sp, #16]
 8007eb6:	2900      	cmp	r1, #0
 8007eb8:	db04      	blt.n	8007ec4 <_dtoa_r+0xa54>
 8007eba:	9807      	ldr	r0, [sp, #28]
 8007ebc:	4301      	orrs	r1, r0
 8007ebe:	9806      	ldr	r0, [sp, #24]
 8007ec0:	4301      	orrs	r1, r0
 8007ec2:	d120      	bne.n	8007f06 <_dtoa_r+0xa96>
 8007ec4:	2a00      	cmp	r2, #0
 8007ec6:	ddee      	ble.n	8007ea6 <_dtoa_r+0xa36>
 8007ec8:	9902      	ldr	r1, [sp, #8]
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	2201      	movs	r2, #1
 8007ece:	4648      	mov	r0, r9
 8007ed0:	f000 ff3a 	bl	8008d48 <__lshift>
 8007ed4:	4621      	mov	r1, r4
 8007ed6:	9002      	str	r0, [sp, #8]
 8007ed8:	f000 ffa2 	bl	8008e20 <__mcmp>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	9b00      	ldr	r3, [sp, #0]
 8007ee0:	dc02      	bgt.n	8007ee8 <_dtoa_r+0xa78>
 8007ee2:	d1e0      	bne.n	8007ea6 <_dtoa_r+0xa36>
 8007ee4:	07da      	lsls	r2, r3, #31
 8007ee6:	d5de      	bpl.n	8007ea6 <_dtoa_r+0xa36>
 8007ee8:	2b39      	cmp	r3, #57	@ 0x39
 8007eea:	d1da      	bne.n	8007ea2 <_dtoa_r+0xa32>
 8007eec:	2339      	movs	r3, #57	@ 0x39
 8007eee:	f88b 3000 	strb.w	r3, [fp]
 8007ef2:	4633      	mov	r3, r6
 8007ef4:	461e      	mov	r6, r3
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007efc:	2a39      	cmp	r2, #57	@ 0x39
 8007efe:	d04e      	beq.n	8007f9e <_dtoa_r+0xb2e>
 8007f00:	3201      	adds	r2, #1
 8007f02:	701a      	strb	r2, [r3, #0]
 8007f04:	e501      	b.n	800790a <_dtoa_r+0x49a>
 8007f06:	2a00      	cmp	r2, #0
 8007f08:	dd03      	ble.n	8007f12 <_dtoa_r+0xaa2>
 8007f0a:	2b39      	cmp	r3, #57	@ 0x39
 8007f0c:	d0ee      	beq.n	8007eec <_dtoa_r+0xa7c>
 8007f0e:	3301      	adds	r3, #1
 8007f10:	e7c9      	b.n	8007ea6 <_dtoa_r+0xa36>
 8007f12:	9a00      	ldr	r2, [sp, #0]
 8007f14:	9908      	ldr	r1, [sp, #32]
 8007f16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f1a:	428a      	cmp	r2, r1
 8007f1c:	d028      	beq.n	8007f70 <_dtoa_r+0xb00>
 8007f1e:	9902      	ldr	r1, [sp, #8]
 8007f20:	2300      	movs	r3, #0
 8007f22:	220a      	movs	r2, #10
 8007f24:	4648      	mov	r0, r9
 8007f26:	f000 fd21 	bl	800896c <__multadd>
 8007f2a:	42af      	cmp	r7, r5
 8007f2c:	9002      	str	r0, [sp, #8]
 8007f2e:	f04f 0300 	mov.w	r3, #0
 8007f32:	f04f 020a 	mov.w	r2, #10
 8007f36:	4639      	mov	r1, r7
 8007f38:	4648      	mov	r0, r9
 8007f3a:	d107      	bne.n	8007f4c <_dtoa_r+0xadc>
 8007f3c:	f000 fd16 	bl	800896c <__multadd>
 8007f40:	4607      	mov	r7, r0
 8007f42:	4605      	mov	r5, r0
 8007f44:	9b00      	ldr	r3, [sp, #0]
 8007f46:	3301      	adds	r3, #1
 8007f48:	9300      	str	r3, [sp, #0]
 8007f4a:	e777      	b.n	8007e3c <_dtoa_r+0x9cc>
 8007f4c:	f000 fd0e 	bl	800896c <__multadd>
 8007f50:	4629      	mov	r1, r5
 8007f52:	4607      	mov	r7, r0
 8007f54:	2300      	movs	r3, #0
 8007f56:	220a      	movs	r2, #10
 8007f58:	4648      	mov	r0, r9
 8007f5a:	f000 fd07 	bl	800896c <__multadd>
 8007f5e:	4605      	mov	r5, r0
 8007f60:	e7f0      	b.n	8007f44 <_dtoa_r+0xad4>
 8007f62:	f1bb 0f00 	cmp.w	fp, #0
 8007f66:	bfcc      	ite	gt
 8007f68:	465e      	movgt	r6, fp
 8007f6a:	2601      	movle	r6, #1
 8007f6c:	4456      	add	r6, sl
 8007f6e:	2700      	movs	r7, #0
 8007f70:	9902      	ldr	r1, [sp, #8]
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	2201      	movs	r2, #1
 8007f76:	4648      	mov	r0, r9
 8007f78:	f000 fee6 	bl	8008d48 <__lshift>
 8007f7c:	4621      	mov	r1, r4
 8007f7e:	9002      	str	r0, [sp, #8]
 8007f80:	f000 ff4e 	bl	8008e20 <__mcmp>
 8007f84:	2800      	cmp	r0, #0
 8007f86:	dcb4      	bgt.n	8007ef2 <_dtoa_r+0xa82>
 8007f88:	d102      	bne.n	8007f90 <_dtoa_r+0xb20>
 8007f8a:	9b00      	ldr	r3, [sp, #0]
 8007f8c:	07db      	lsls	r3, r3, #31
 8007f8e:	d4b0      	bmi.n	8007ef2 <_dtoa_r+0xa82>
 8007f90:	4633      	mov	r3, r6
 8007f92:	461e      	mov	r6, r3
 8007f94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f98:	2a30      	cmp	r2, #48	@ 0x30
 8007f9a:	d0fa      	beq.n	8007f92 <_dtoa_r+0xb22>
 8007f9c:	e4b5      	b.n	800790a <_dtoa_r+0x49a>
 8007f9e:	459a      	cmp	sl, r3
 8007fa0:	d1a8      	bne.n	8007ef4 <_dtoa_r+0xa84>
 8007fa2:	2331      	movs	r3, #49	@ 0x31
 8007fa4:	f108 0801 	add.w	r8, r8, #1
 8007fa8:	f88a 3000 	strb.w	r3, [sl]
 8007fac:	e4ad      	b.n	800790a <_dtoa_r+0x49a>
 8007fae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800800c <_dtoa_r+0xb9c>
 8007fb4:	b11b      	cbz	r3, 8007fbe <_dtoa_r+0xb4e>
 8007fb6:	f10a 0308 	add.w	r3, sl, #8
 8007fba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	4650      	mov	r0, sl
 8007fc0:	b017      	add	sp, #92	@ 0x5c
 8007fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fc6:	9b07      	ldr	r3, [sp, #28]
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	f77f ae2e 	ble.w	8007c2a <_dtoa_r+0x7ba>
 8007fce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007fd0:	9308      	str	r3, [sp, #32]
 8007fd2:	2001      	movs	r0, #1
 8007fd4:	e64d      	b.n	8007c72 <_dtoa_r+0x802>
 8007fd6:	f1bb 0f00 	cmp.w	fp, #0
 8007fda:	f77f aed9 	ble.w	8007d90 <_dtoa_r+0x920>
 8007fde:	4656      	mov	r6, sl
 8007fe0:	9802      	ldr	r0, [sp, #8]
 8007fe2:	4621      	mov	r1, r4
 8007fe4:	f7ff f9ba 	bl	800735c <quorem>
 8007fe8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007fec:	f806 3b01 	strb.w	r3, [r6], #1
 8007ff0:	eba6 020a 	sub.w	r2, r6, sl
 8007ff4:	4593      	cmp	fp, r2
 8007ff6:	ddb4      	ble.n	8007f62 <_dtoa_r+0xaf2>
 8007ff8:	9902      	ldr	r1, [sp, #8]
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	220a      	movs	r2, #10
 8007ffe:	4648      	mov	r0, r9
 8008000:	f000 fcb4 	bl	800896c <__multadd>
 8008004:	9002      	str	r0, [sp, #8]
 8008006:	e7eb      	b.n	8007fe0 <_dtoa_r+0xb70>
 8008008:	08009f2f 	.word	0x08009f2f
 800800c:	08009eb3 	.word	0x08009eb3

08008010 <_free_r>:
 8008010:	b538      	push	{r3, r4, r5, lr}
 8008012:	4605      	mov	r5, r0
 8008014:	2900      	cmp	r1, #0
 8008016:	d041      	beq.n	800809c <_free_r+0x8c>
 8008018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800801c:	1f0c      	subs	r4, r1, #4
 800801e:	2b00      	cmp	r3, #0
 8008020:	bfb8      	it	lt
 8008022:	18e4      	addlt	r4, r4, r3
 8008024:	f000 fc34 	bl	8008890 <__malloc_lock>
 8008028:	4a1d      	ldr	r2, [pc, #116]	@ (80080a0 <_free_r+0x90>)
 800802a:	6813      	ldr	r3, [r2, #0]
 800802c:	b933      	cbnz	r3, 800803c <_free_r+0x2c>
 800802e:	6063      	str	r3, [r4, #4]
 8008030:	6014      	str	r4, [r2, #0]
 8008032:	4628      	mov	r0, r5
 8008034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008038:	f000 bc30 	b.w	800889c <__malloc_unlock>
 800803c:	42a3      	cmp	r3, r4
 800803e:	d908      	bls.n	8008052 <_free_r+0x42>
 8008040:	6820      	ldr	r0, [r4, #0]
 8008042:	1821      	adds	r1, r4, r0
 8008044:	428b      	cmp	r3, r1
 8008046:	bf01      	itttt	eq
 8008048:	6819      	ldreq	r1, [r3, #0]
 800804a:	685b      	ldreq	r3, [r3, #4]
 800804c:	1809      	addeq	r1, r1, r0
 800804e:	6021      	streq	r1, [r4, #0]
 8008050:	e7ed      	b.n	800802e <_free_r+0x1e>
 8008052:	461a      	mov	r2, r3
 8008054:	685b      	ldr	r3, [r3, #4]
 8008056:	b10b      	cbz	r3, 800805c <_free_r+0x4c>
 8008058:	42a3      	cmp	r3, r4
 800805a:	d9fa      	bls.n	8008052 <_free_r+0x42>
 800805c:	6811      	ldr	r1, [r2, #0]
 800805e:	1850      	adds	r0, r2, r1
 8008060:	42a0      	cmp	r0, r4
 8008062:	d10b      	bne.n	800807c <_free_r+0x6c>
 8008064:	6820      	ldr	r0, [r4, #0]
 8008066:	4401      	add	r1, r0
 8008068:	1850      	adds	r0, r2, r1
 800806a:	4283      	cmp	r3, r0
 800806c:	6011      	str	r1, [r2, #0]
 800806e:	d1e0      	bne.n	8008032 <_free_r+0x22>
 8008070:	6818      	ldr	r0, [r3, #0]
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	6053      	str	r3, [r2, #4]
 8008076:	4408      	add	r0, r1
 8008078:	6010      	str	r0, [r2, #0]
 800807a:	e7da      	b.n	8008032 <_free_r+0x22>
 800807c:	d902      	bls.n	8008084 <_free_r+0x74>
 800807e:	230c      	movs	r3, #12
 8008080:	602b      	str	r3, [r5, #0]
 8008082:	e7d6      	b.n	8008032 <_free_r+0x22>
 8008084:	6820      	ldr	r0, [r4, #0]
 8008086:	1821      	adds	r1, r4, r0
 8008088:	428b      	cmp	r3, r1
 800808a:	bf04      	itt	eq
 800808c:	6819      	ldreq	r1, [r3, #0]
 800808e:	685b      	ldreq	r3, [r3, #4]
 8008090:	6063      	str	r3, [r4, #4]
 8008092:	bf04      	itt	eq
 8008094:	1809      	addeq	r1, r1, r0
 8008096:	6021      	streq	r1, [r4, #0]
 8008098:	6054      	str	r4, [r2, #4]
 800809a:	e7ca      	b.n	8008032 <_free_r+0x22>
 800809c:	bd38      	pop	{r3, r4, r5, pc}
 800809e:	bf00      	nop
 80080a0:	20000ad0 	.word	0x20000ad0

080080a4 <rshift>:
 80080a4:	6903      	ldr	r3, [r0, #16]
 80080a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80080aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80080ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80080b2:	f100 0414 	add.w	r4, r0, #20
 80080b6:	dd45      	ble.n	8008144 <rshift+0xa0>
 80080b8:	f011 011f 	ands.w	r1, r1, #31
 80080bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80080c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80080c4:	d10c      	bne.n	80080e0 <rshift+0x3c>
 80080c6:	f100 0710 	add.w	r7, r0, #16
 80080ca:	4629      	mov	r1, r5
 80080cc:	42b1      	cmp	r1, r6
 80080ce:	d334      	bcc.n	800813a <rshift+0x96>
 80080d0:	1a9b      	subs	r3, r3, r2
 80080d2:	009b      	lsls	r3, r3, #2
 80080d4:	1eea      	subs	r2, r5, #3
 80080d6:	4296      	cmp	r6, r2
 80080d8:	bf38      	it	cc
 80080da:	2300      	movcc	r3, #0
 80080dc:	4423      	add	r3, r4
 80080de:	e015      	b.n	800810c <rshift+0x68>
 80080e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80080e4:	f1c1 0820 	rsb	r8, r1, #32
 80080e8:	40cf      	lsrs	r7, r1
 80080ea:	f105 0e04 	add.w	lr, r5, #4
 80080ee:	46a1      	mov	r9, r4
 80080f0:	4576      	cmp	r6, lr
 80080f2:	46f4      	mov	ip, lr
 80080f4:	d815      	bhi.n	8008122 <rshift+0x7e>
 80080f6:	1a9a      	subs	r2, r3, r2
 80080f8:	0092      	lsls	r2, r2, #2
 80080fa:	3a04      	subs	r2, #4
 80080fc:	3501      	adds	r5, #1
 80080fe:	42ae      	cmp	r6, r5
 8008100:	bf38      	it	cc
 8008102:	2200      	movcc	r2, #0
 8008104:	18a3      	adds	r3, r4, r2
 8008106:	50a7      	str	r7, [r4, r2]
 8008108:	b107      	cbz	r7, 800810c <rshift+0x68>
 800810a:	3304      	adds	r3, #4
 800810c:	1b1a      	subs	r2, r3, r4
 800810e:	42a3      	cmp	r3, r4
 8008110:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008114:	bf08      	it	eq
 8008116:	2300      	moveq	r3, #0
 8008118:	6102      	str	r2, [r0, #16]
 800811a:	bf08      	it	eq
 800811c:	6143      	streq	r3, [r0, #20]
 800811e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008122:	f8dc c000 	ldr.w	ip, [ip]
 8008126:	fa0c fc08 	lsl.w	ip, ip, r8
 800812a:	ea4c 0707 	orr.w	r7, ip, r7
 800812e:	f849 7b04 	str.w	r7, [r9], #4
 8008132:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008136:	40cf      	lsrs	r7, r1
 8008138:	e7da      	b.n	80080f0 <rshift+0x4c>
 800813a:	f851 cb04 	ldr.w	ip, [r1], #4
 800813e:	f847 cf04 	str.w	ip, [r7, #4]!
 8008142:	e7c3      	b.n	80080cc <rshift+0x28>
 8008144:	4623      	mov	r3, r4
 8008146:	e7e1      	b.n	800810c <rshift+0x68>

08008148 <__hexdig_fun>:
 8008148:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800814c:	2b09      	cmp	r3, #9
 800814e:	d802      	bhi.n	8008156 <__hexdig_fun+0xe>
 8008150:	3820      	subs	r0, #32
 8008152:	b2c0      	uxtb	r0, r0
 8008154:	4770      	bx	lr
 8008156:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800815a:	2b05      	cmp	r3, #5
 800815c:	d801      	bhi.n	8008162 <__hexdig_fun+0x1a>
 800815e:	3847      	subs	r0, #71	@ 0x47
 8008160:	e7f7      	b.n	8008152 <__hexdig_fun+0xa>
 8008162:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008166:	2b05      	cmp	r3, #5
 8008168:	d801      	bhi.n	800816e <__hexdig_fun+0x26>
 800816a:	3827      	subs	r0, #39	@ 0x27
 800816c:	e7f1      	b.n	8008152 <__hexdig_fun+0xa>
 800816e:	2000      	movs	r0, #0
 8008170:	4770      	bx	lr
	...

08008174 <__gethex>:
 8008174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008178:	b085      	sub	sp, #20
 800817a:	468a      	mov	sl, r1
 800817c:	9302      	str	r3, [sp, #8]
 800817e:	680b      	ldr	r3, [r1, #0]
 8008180:	9001      	str	r0, [sp, #4]
 8008182:	4690      	mov	r8, r2
 8008184:	1c9c      	adds	r4, r3, #2
 8008186:	46a1      	mov	r9, r4
 8008188:	f814 0b01 	ldrb.w	r0, [r4], #1
 800818c:	2830      	cmp	r0, #48	@ 0x30
 800818e:	d0fa      	beq.n	8008186 <__gethex+0x12>
 8008190:	eba9 0303 	sub.w	r3, r9, r3
 8008194:	f1a3 0b02 	sub.w	fp, r3, #2
 8008198:	f7ff ffd6 	bl	8008148 <__hexdig_fun>
 800819c:	4605      	mov	r5, r0
 800819e:	2800      	cmp	r0, #0
 80081a0:	d168      	bne.n	8008274 <__gethex+0x100>
 80081a2:	49a0      	ldr	r1, [pc, #640]	@ (8008424 <__gethex+0x2b0>)
 80081a4:	2201      	movs	r2, #1
 80081a6:	4648      	mov	r0, r9
 80081a8:	f7ff f831 	bl	800720e <strncmp>
 80081ac:	4607      	mov	r7, r0
 80081ae:	2800      	cmp	r0, #0
 80081b0:	d167      	bne.n	8008282 <__gethex+0x10e>
 80081b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80081b6:	4626      	mov	r6, r4
 80081b8:	f7ff ffc6 	bl	8008148 <__hexdig_fun>
 80081bc:	2800      	cmp	r0, #0
 80081be:	d062      	beq.n	8008286 <__gethex+0x112>
 80081c0:	4623      	mov	r3, r4
 80081c2:	7818      	ldrb	r0, [r3, #0]
 80081c4:	2830      	cmp	r0, #48	@ 0x30
 80081c6:	4699      	mov	r9, r3
 80081c8:	f103 0301 	add.w	r3, r3, #1
 80081cc:	d0f9      	beq.n	80081c2 <__gethex+0x4e>
 80081ce:	f7ff ffbb 	bl	8008148 <__hexdig_fun>
 80081d2:	fab0 f580 	clz	r5, r0
 80081d6:	096d      	lsrs	r5, r5, #5
 80081d8:	f04f 0b01 	mov.w	fp, #1
 80081dc:	464a      	mov	r2, r9
 80081de:	4616      	mov	r6, r2
 80081e0:	3201      	adds	r2, #1
 80081e2:	7830      	ldrb	r0, [r6, #0]
 80081e4:	f7ff ffb0 	bl	8008148 <__hexdig_fun>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	d1f8      	bne.n	80081de <__gethex+0x6a>
 80081ec:	498d      	ldr	r1, [pc, #564]	@ (8008424 <__gethex+0x2b0>)
 80081ee:	2201      	movs	r2, #1
 80081f0:	4630      	mov	r0, r6
 80081f2:	f7ff f80c 	bl	800720e <strncmp>
 80081f6:	2800      	cmp	r0, #0
 80081f8:	d13f      	bne.n	800827a <__gethex+0x106>
 80081fa:	b944      	cbnz	r4, 800820e <__gethex+0x9a>
 80081fc:	1c74      	adds	r4, r6, #1
 80081fe:	4622      	mov	r2, r4
 8008200:	4616      	mov	r6, r2
 8008202:	3201      	adds	r2, #1
 8008204:	7830      	ldrb	r0, [r6, #0]
 8008206:	f7ff ff9f 	bl	8008148 <__hexdig_fun>
 800820a:	2800      	cmp	r0, #0
 800820c:	d1f8      	bne.n	8008200 <__gethex+0x8c>
 800820e:	1ba4      	subs	r4, r4, r6
 8008210:	00a7      	lsls	r7, r4, #2
 8008212:	7833      	ldrb	r3, [r6, #0]
 8008214:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008218:	2b50      	cmp	r3, #80	@ 0x50
 800821a:	d13e      	bne.n	800829a <__gethex+0x126>
 800821c:	7873      	ldrb	r3, [r6, #1]
 800821e:	2b2b      	cmp	r3, #43	@ 0x2b
 8008220:	d033      	beq.n	800828a <__gethex+0x116>
 8008222:	2b2d      	cmp	r3, #45	@ 0x2d
 8008224:	d034      	beq.n	8008290 <__gethex+0x11c>
 8008226:	1c71      	adds	r1, r6, #1
 8008228:	2400      	movs	r4, #0
 800822a:	7808      	ldrb	r0, [r1, #0]
 800822c:	f7ff ff8c 	bl	8008148 <__hexdig_fun>
 8008230:	1e43      	subs	r3, r0, #1
 8008232:	b2db      	uxtb	r3, r3
 8008234:	2b18      	cmp	r3, #24
 8008236:	d830      	bhi.n	800829a <__gethex+0x126>
 8008238:	f1a0 0210 	sub.w	r2, r0, #16
 800823c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008240:	f7ff ff82 	bl	8008148 <__hexdig_fun>
 8008244:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008248:	fa5f fc8c 	uxtb.w	ip, ip
 800824c:	f1bc 0f18 	cmp.w	ip, #24
 8008250:	f04f 030a 	mov.w	r3, #10
 8008254:	d91e      	bls.n	8008294 <__gethex+0x120>
 8008256:	b104      	cbz	r4, 800825a <__gethex+0xe6>
 8008258:	4252      	negs	r2, r2
 800825a:	4417      	add	r7, r2
 800825c:	f8ca 1000 	str.w	r1, [sl]
 8008260:	b1ed      	cbz	r5, 800829e <__gethex+0x12a>
 8008262:	f1bb 0f00 	cmp.w	fp, #0
 8008266:	bf0c      	ite	eq
 8008268:	2506      	moveq	r5, #6
 800826a:	2500      	movne	r5, #0
 800826c:	4628      	mov	r0, r5
 800826e:	b005      	add	sp, #20
 8008270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008274:	2500      	movs	r5, #0
 8008276:	462c      	mov	r4, r5
 8008278:	e7b0      	b.n	80081dc <__gethex+0x68>
 800827a:	2c00      	cmp	r4, #0
 800827c:	d1c7      	bne.n	800820e <__gethex+0x9a>
 800827e:	4627      	mov	r7, r4
 8008280:	e7c7      	b.n	8008212 <__gethex+0x9e>
 8008282:	464e      	mov	r6, r9
 8008284:	462f      	mov	r7, r5
 8008286:	2501      	movs	r5, #1
 8008288:	e7c3      	b.n	8008212 <__gethex+0x9e>
 800828a:	2400      	movs	r4, #0
 800828c:	1cb1      	adds	r1, r6, #2
 800828e:	e7cc      	b.n	800822a <__gethex+0xb6>
 8008290:	2401      	movs	r4, #1
 8008292:	e7fb      	b.n	800828c <__gethex+0x118>
 8008294:	fb03 0002 	mla	r0, r3, r2, r0
 8008298:	e7ce      	b.n	8008238 <__gethex+0xc4>
 800829a:	4631      	mov	r1, r6
 800829c:	e7de      	b.n	800825c <__gethex+0xe8>
 800829e:	eba6 0309 	sub.w	r3, r6, r9
 80082a2:	3b01      	subs	r3, #1
 80082a4:	4629      	mov	r1, r5
 80082a6:	2b07      	cmp	r3, #7
 80082a8:	dc0a      	bgt.n	80082c0 <__gethex+0x14c>
 80082aa:	9801      	ldr	r0, [sp, #4]
 80082ac:	f000 fafc 	bl	80088a8 <_Balloc>
 80082b0:	4604      	mov	r4, r0
 80082b2:	b940      	cbnz	r0, 80082c6 <__gethex+0x152>
 80082b4:	4b5c      	ldr	r3, [pc, #368]	@ (8008428 <__gethex+0x2b4>)
 80082b6:	4602      	mov	r2, r0
 80082b8:	21e4      	movs	r1, #228	@ 0xe4
 80082ba:	485c      	ldr	r0, [pc, #368]	@ (800842c <__gethex+0x2b8>)
 80082bc:	f001 fa54 	bl	8009768 <__assert_func>
 80082c0:	3101      	adds	r1, #1
 80082c2:	105b      	asrs	r3, r3, #1
 80082c4:	e7ef      	b.n	80082a6 <__gethex+0x132>
 80082c6:	f100 0a14 	add.w	sl, r0, #20
 80082ca:	2300      	movs	r3, #0
 80082cc:	4655      	mov	r5, sl
 80082ce:	469b      	mov	fp, r3
 80082d0:	45b1      	cmp	r9, r6
 80082d2:	d337      	bcc.n	8008344 <__gethex+0x1d0>
 80082d4:	f845 bb04 	str.w	fp, [r5], #4
 80082d8:	eba5 050a 	sub.w	r5, r5, sl
 80082dc:	10ad      	asrs	r5, r5, #2
 80082de:	6125      	str	r5, [r4, #16]
 80082e0:	4658      	mov	r0, fp
 80082e2:	f000 fbd3 	bl	8008a8c <__hi0bits>
 80082e6:	016d      	lsls	r5, r5, #5
 80082e8:	f8d8 6000 	ldr.w	r6, [r8]
 80082ec:	1a2d      	subs	r5, r5, r0
 80082ee:	42b5      	cmp	r5, r6
 80082f0:	dd54      	ble.n	800839c <__gethex+0x228>
 80082f2:	1bad      	subs	r5, r5, r6
 80082f4:	4629      	mov	r1, r5
 80082f6:	4620      	mov	r0, r4
 80082f8:	f000 ff5f 	bl	80091ba <__any_on>
 80082fc:	4681      	mov	r9, r0
 80082fe:	b178      	cbz	r0, 8008320 <__gethex+0x1ac>
 8008300:	1e6b      	subs	r3, r5, #1
 8008302:	1159      	asrs	r1, r3, #5
 8008304:	f003 021f 	and.w	r2, r3, #31
 8008308:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800830c:	f04f 0901 	mov.w	r9, #1
 8008310:	fa09 f202 	lsl.w	r2, r9, r2
 8008314:	420a      	tst	r2, r1
 8008316:	d003      	beq.n	8008320 <__gethex+0x1ac>
 8008318:	454b      	cmp	r3, r9
 800831a:	dc36      	bgt.n	800838a <__gethex+0x216>
 800831c:	f04f 0902 	mov.w	r9, #2
 8008320:	4629      	mov	r1, r5
 8008322:	4620      	mov	r0, r4
 8008324:	f7ff febe 	bl	80080a4 <rshift>
 8008328:	442f      	add	r7, r5
 800832a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800832e:	42bb      	cmp	r3, r7
 8008330:	da42      	bge.n	80083b8 <__gethex+0x244>
 8008332:	9801      	ldr	r0, [sp, #4]
 8008334:	4621      	mov	r1, r4
 8008336:	f000 faf7 	bl	8008928 <_Bfree>
 800833a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800833c:	2300      	movs	r3, #0
 800833e:	6013      	str	r3, [r2, #0]
 8008340:	25a3      	movs	r5, #163	@ 0xa3
 8008342:	e793      	b.n	800826c <__gethex+0xf8>
 8008344:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008348:	2a2e      	cmp	r2, #46	@ 0x2e
 800834a:	d012      	beq.n	8008372 <__gethex+0x1fe>
 800834c:	2b20      	cmp	r3, #32
 800834e:	d104      	bne.n	800835a <__gethex+0x1e6>
 8008350:	f845 bb04 	str.w	fp, [r5], #4
 8008354:	f04f 0b00 	mov.w	fp, #0
 8008358:	465b      	mov	r3, fp
 800835a:	7830      	ldrb	r0, [r6, #0]
 800835c:	9303      	str	r3, [sp, #12]
 800835e:	f7ff fef3 	bl	8008148 <__hexdig_fun>
 8008362:	9b03      	ldr	r3, [sp, #12]
 8008364:	f000 000f 	and.w	r0, r0, #15
 8008368:	4098      	lsls	r0, r3
 800836a:	ea4b 0b00 	orr.w	fp, fp, r0
 800836e:	3304      	adds	r3, #4
 8008370:	e7ae      	b.n	80082d0 <__gethex+0x15c>
 8008372:	45b1      	cmp	r9, r6
 8008374:	d8ea      	bhi.n	800834c <__gethex+0x1d8>
 8008376:	492b      	ldr	r1, [pc, #172]	@ (8008424 <__gethex+0x2b0>)
 8008378:	9303      	str	r3, [sp, #12]
 800837a:	2201      	movs	r2, #1
 800837c:	4630      	mov	r0, r6
 800837e:	f7fe ff46 	bl	800720e <strncmp>
 8008382:	9b03      	ldr	r3, [sp, #12]
 8008384:	2800      	cmp	r0, #0
 8008386:	d1e1      	bne.n	800834c <__gethex+0x1d8>
 8008388:	e7a2      	b.n	80082d0 <__gethex+0x15c>
 800838a:	1ea9      	subs	r1, r5, #2
 800838c:	4620      	mov	r0, r4
 800838e:	f000 ff14 	bl	80091ba <__any_on>
 8008392:	2800      	cmp	r0, #0
 8008394:	d0c2      	beq.n	800831c <__gethex+0x1a8>
 8008396:	f04f 0903 	mov.w	r9, #3
 800839a:	e7c1      	b.n	8008320 <__gethex+0x1ac>
 800839c:	da09      	bge.n	80083b2 <__gethex+0x23e>
 800839e:	1b75      	subs	r5, r6, r5
 80083a0:	4621      	mov	r1, r4
 80083a2:	9801      	ldr	r0, [sp, #4]
 80083a4:	462a      	mov	r2, r5
 80083a6:	f000 fccf 	bl	8008d48 <__lshift>
 80083aa:	1b7f      	subs	r7, r7, r5
 80083ac:	4604      	mov	r4, r0
 80083ae:	f100 0a14 	add.w	sl, r0, #20
 80083b2:	f04f 0900 	mov.w	r9, #0
 80083b6:	e7b8      	b.n	800832a <__gethex+0x1b6>
 80083b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80083bc:	42bd      	cmp	r5, r7
 80083be:	dd6f      	ble.n	80084a0 <__gethex+0x32c>
 80083c0:	1bed      	subs	r5, r5, r7
 80083c2:	42ae      	cmp	r6, r5
 80083c4:	dc34      	bgt.n	8008430 <__gethex+0x2bc>
 80083c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80083ca:	2b02      	cmp	r3, #2
 80083cc:	d022      	beq.n	8008414 <__gethex+0x2a0>
 80083ce:	2b03      	cmp	r3, #3
 80083d0:	d024      	beq.n	800841c <__gethex+0x2a8>
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d115      	bne.n	8008402 <__gethex+0x28e>
 80083d6:	42ae      	cmp	r6, r5
 80083d8:	d113      	bne.n	8008402 <__gethex+0x28e>
 80083da:	2e01      	cmp	r6, #1
 80083dc:	d10b      	bne.n	80083f6 <__gethex+0x282>
 80083de:	9a02      	ldr	r2, [sp, #8]
 80083e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80083e4:	6013      	str	r3, [r2, #0]
 80083e6:	2301      	movs	r3, #1
 80083e8:	6123      	str	r3, [r4, #16]
 80083ea:	f8ca 3000 	str.w	r3, [sl]
 80083ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083f0:	2562      	movs	r5, #98	@ 0x62
 80083f2:	601c      	str	r4, [r3, #0]
 80083f4:	e73a      	b.n	800826c <__gethex+0xf8>
 80083f6:	1e71      	subs	r1, r6, #1
 80083f8:	4620      	mov	r0, r4
 80083fa:	f000 fede 	bl	80091ba <__any_on>
 80083fe:	2800      	cmp	r0, #0
 8008400:	d1ed      	bne.n	80083de <__gethex+0x26a>
 8008402:	9801      	ldr	r0, [sp, #4]
 8008404:	4621      	mov	r1, r4
 8008406:	f000 fa8f 	bl	8008928 <_Bfree>
 800840a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800840c:	2300      	movs	r3, #0
 800840e:	6013      	str	r3, [r2, #0]
 8008410:	2550      	movs	r5, #80	@ 0x50
 8008412:	e72b      	b.n	800826c <__gethex+0xf8>
 8008414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008416:	2b00      	cmp	r3, #0
 8008418:	d1f3      	bne.n	8008402 <__gethex+0x28e>
 800841a:	e7e0      	b.n	80083de <__gethex+0x26a>
 800841c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800841e:	2b00      	cmp	r3, #0
 8008420:	d1dd      	bne.n	80083de <__gethex+0x26a>
 8008422:	e7ee      	b.n	8008402 <__gethex+0x28e>
 8008424:	08009e70 	.word	0x08009e70
 8008428:	08009f2f 	.word	0x08009f2f
 800842c:	08009f40 	.word	0x08009f40
 8008430:	1e6f      	subs	r7, r5, #1
 8008432:	f1b9 0f00 	cmp.w	r9, #0
 8008436:	d130      	bne.n	800849a <__gethex+0x326>
 8008438:	b127      	cbz	r7, 8008444 <__gethex+0x2d0>
 800843a:	4639      	mov	r1, r7
 800843c:	4620      	mov	r0, r4
 800843e:	f000 febc 	bl	80091ba <__any_on>
 8008442:	4681      	mov	r9, r0
 8008444:	117a      	asrs	r2, r7, #5
 8008446:	2301      	movs	r3, #1
 8008448:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800844c:	f007 071f 	and.w	r7, r7, #31
 8008450:	40bb      	lsls	r3, r7
 8008452:	4213      	tst	r3, r2
 8008454:	4629      	mov	r1, r5
 8008456:	4620      	mov	r0, r4
 8008458:	bf18      	it	ne
 800845a:	f049 0902 	orrne.w	r9, r9, #2
 800845e:	f7ff fe21 	bl	80080a4 <rshift>
 8008462:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008466:	1b76      	subs	r6, r6, r5
 8008468:	2502      	movs	r5, #2
 800846a:	f1b9 0f00 	cmp.w	r9, #0
 800846e:	d047      	beq.n	8008500 <__gethex+0x38c>
 8008470:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008474:	2b02      	cmp	r3, #2
 8008476:	d015      	beq.n	80084a4 <__gethex+0x330>
 8008478:	2b03      	cmp	r3, #3
 800847a:	d017      	beq.n	80084ac <__gethex+0x338>
 800847c:	2b01      	cmp	r3, #1
 800847e:	d109      	bne.n	8008494 <__gethex+0x320>
 8008480:	f019 0f02 	tst.w	r9, #2
 8008484:	d006      	beq.n	8008494 <__gethex+0x320>
 8008486:	f8da 3000 	ldr.w	r3, [sl]
 800848a:	ea49 0903 	orr.w	r9, r9, r3
 800848e:	f019 0f01 	tst.w	r9, #1
 8008492:	d10e      	bne.n	80084b2 <__gethex+0x33e>
 8008494:	f045 0510 	orr.w	r5, r5, #16
 8008498:	e032      	b.n	8008500 <__gethex+0x38c>
 800849a:	f04f 0901 	mov.w	r9, #1
 800849e:	e7d1      	b.n	8008444 <__gethex+0x2d0>
 80084a0:	2501      	movs	r5, #1
 80084a2:	e7e2      	b.n	800846a <__gethex+0x2f6>
 80084a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084a6:	f1c3 0301 	rsb	r3, r3, #1
 80084aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80084ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d0f0      	beq.n	8008494 <__gethex+0x320>
 80084b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80084b6:	f104 0314 	add.w	r3, r4, #20
 80084ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80084be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80084c2:	f04f 0c00 	mov.w	ip, #0
 80084c6:	4618      	mov	r0, r3
 80084c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80084cc:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80084d0:	d01b      	beq.n	800850a <__gethex+0x396>
 80084d2:	3201      	adds	r2, #1
 80084d4:	6002      	str	r2, [r0, #0]
 80084d6:	2d02      	cmp	r5, #2
 80084d8:	f104 0314 	add.w	r3, r4, #20
 80084dc:	d13c      	bne.n	8008558 <__gethex+0x3e4>
 80084de:	f8d8 2000 	ldr.w	r2, [r8]
 80084e2:	3a01      	subs	r2, #1
 80084e4:	42b2      	cmp	r2, r6
 80084e6:	d109      	bne.n	80084fc <__gethex+0x388>
 80084e8:	1171      	asrs	r1, r6, #5
 80084ea:	2201      	movs	r2, #1
 80084ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80084f0:	f006 061f 	and.w	r6, r6, #31
 80084f4:	fa02 f606 	lsl.w	r6, r2, r6
 80084f8:	421e      	tst	r6, r3
 80084fa:	d13a      	bne.n	8008572 <__gethex+0x3fe>
 80084fc:	f045 0520 	orr.w	r5, r5, #32
 8008500:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008502:	601c      	str	r4, [r3, #0]
 8008504:	9b02      	ldr	r3, [sp, #8]
 8008506:	601f      	str	r7, [r3, #0]
 8008508:	e6b0      	b.n	800826c <__gethex+0xf8>
 800850a:	4299      	cmp	r1, r3
 800850c:	f843 cc04 	str.w	ip, [r3, #-4]
 8008510:	d8d9      	bhi.n	80084c6 <__gethex+0x352>
 8008512:	68a3      	ldr	r3, [r4, #8]
 8008514:	459b      	cmp	fp, r3
 8008516:	db17      	blt.n	8008548 <__gethex+0x3d4>
 8008518:	6861      	ldr	r1, [r4, #4]
 800851a:	9801      	ldr	r0, [sp, #4]
 800851c:	3101      	adds	r1, #1
 800851e:	f000 f9c3 	bl	80088a8 <_Balloc>
 8008522:	4681      	mov	r9, r0
 8008524:	b918      	cbnz	r0, 800852e <__gethex+0x3ba>
 8008526:	4b1a      	ldr	r3, [pc, #104]	@ (8008590 <__gethex+0x41c>)
 8008528:	4602      	mov	r2, r0
 800852a:	2184      	movs	r1, #132	@ 0x84
 800852c:	e6c5      	b.n	80082ba <__gethex+0x146>
 800852e:	6922      	ldr	r2, [r4, #16]
 8008530:	3202      	adds	r2, #2
 8008532:	f104 010c 	add.w	r1, r4, #12
 8008536:	0092      	lsls	r2, r2, #2
 8008538:	300c      	adds	r0, #12
 800853a:	f7fe fef2 	bl	8007322 <memcpy>
 800853e:	4621      	mov	r1, r4
 8008540:	9801      	ldr	r0, [sp, #4]
 8008542:	f000 f9f1 	bl	8008928 <_Bfree>
 8008546:	464c      	mov	r4, r9
 8008548:	6923      	ldr	r3, [r4, #16]
 800854a:	1c5a      	adds	r2, r3, #1
 800854c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008550:	6122      	str	r2, [r4, #16]
 8008552:	2201      	movs	r2, #1
 8008554:	615a      	str	r2, [r3, #20]
 8008556:	e7be      	b.n	80084d6 <__gethex+0x362>
 8008558:	6922      	ldr	r2, [r4, #16]
 800855a:	455a      	cmp	r2, fp
 800855c:	dd0b      	ble.n	8008576 <__gethex+0x402>
 800855e:	2101      	movs	r1, #1
 8008560:	4620      	mov	r0, r4
 8008562:	f7ff fd9f 	bl	80080a4 <rshift>
 8008566:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800856a:	3701      	adds	r7, #1
 800856c:	42bb      	cmp	r3, r7
 800856e:	f6ff aee0 	blt.w	8008332 <__gethex+0x1be>
 8008572:	2501      	movs	r5, #1
 8008574:	e7c2      	b.n	80084fc <__gethex+0x388>
 8008576:	f016 061f 	ands.w	r6, r6, #31
 800857a:	d0fa      	beq.n	8008572 <__gethex+0x3fe>
 800857c:	4453      	add	r3, sl
 800857e:	f1c6 0620 	rsb	r6, r6, #32
 8008582:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008586:	f000 fa81 	bl	8008a8c <__hi0bits>
 800858a:	42b0      	cmp	r0, r6
 800858c:	dbe7      	blt.n	800855e <__gethex+0x3ea>
 800858e:	e7f0      	b.n	8008572 <__gethex+0x3fe>
 8008590:	08009f2f 	.word	0x08009f2f

08008594 <L_shift>:
 8008594:	f1c2 0208 	rsb	r2, r2, #8
 8008598:	0092      	lsls	r2, r2, #2
 800859a:	b570      	push	{r4, r5, r6, lr}
 800859c:	f1c2 0620 	rsb	r6, r2, #32
 80085a0:	6843      	ldr	r3, [r0, #4]
 80085a2:	6804      	ldr	r4, [r0, #0]
 80085a4:	fa03 f506 	lsl.w	r5, r3, r6
 80085a8:	432c      	orrs	r4, r5
 80085aa:	40d3      	lsrs	r3, r2
 80085ac:	6004      	str	r4, [r0, #0]
 80085ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80085b2:	4288      	cmp	r0, r1
 80085b4:	d3f4      	bcc.n	80085a0 <L_shift+0xc>
 80085b6:	bd70      	pop	{r4, r5, r6, pc}

080085b8 <__match>:
 80085b8:	b530      	push	{r4, r5, lr}
 80085ba:	6803      	ldr	r3, [r0, #0]
 80085bc:	3301      	adds	r3, #1
 80085be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085c2:	b914      	cbnz	r4, 80085ca <__match+0x12>
 80085c4:	6003      	str	r3, [r0, #0]
 80085c6:	2001      	movs	r0, #1
 80085c8:	bd30      	pop	{r4, r5, pc}
 80085ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80085d2:	2d19      	cmp	r5, #25
 80085d4:	bf98      	it	ls
 80085d6:	3220      	addls	r2, #32
 80085d8:	42a2      	cmp	r2, r4
 80085da:	d0f0      	beq.n	80085be <__match+0x6>
 80085dc:	2000      	movs	r0, #0
 80085de:	e7f3      	b.n	80085c8 <__match+0x10>

080085e0 <__hexnan>:
 80085e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e4:	680b      	ldr	r3, [r1, #0]
 80085e6:	6801      	ldr	r1, [r0, #0]
 80085e8:	115e      	asrs	r6, r3, #5
 80085ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80085ee:	f013 031f 	ands.w	r3, r3, #31
 80085f2:	b087      	sub	sp, #28
 80085f4:	bf18      	it	ne
 80085f6:	3604      	addne	r6, #4
 80085f8:	2500      	movs	r5, #0
 80085fa:	1f37      	subs	r7, r6, #4
 80085fc:	4682      	mov	sl, r0
 80085fe:	4690      	mov	r8, r2
 8008600:	9301      	str	r3, [sp, #4]
 8008602:	f846 5c04 	str.w	r5, [r6, #-4]
 8008606:	46b9      	mov	r9, r7
 8008608:	463c      	mov	r4, r7
 800860a:	9502      	str	r5, [sp, #8]
 800860c:	46ab      	mov	fp, r5
 800860e:	784a      	ldrb	r2, [r1, #1]
 8008610:	1c4b      	adds	r3, r1, #1
 8008612:	9303      	str	r3, [sp, #12]
 8008614:	b342      	cbz	r2, 8008668 <__hexnan+0x88>
 8008616:	4610      	mov	r0, r2
 8008618:	9105      	str	r1, [sp, #20]
 800861a:	9204      	str	r2, [sp, #16]
 800861c:	f7ff fd94 	bl	8008148 <__hexdig_fun>
 8008620:	2800      	cmp	r0, #0
 8008622:	d151      	bne.n	80086c8 <__hexnan+0xe8>
 8008624:	9a04      	ldr	r2, [sp, #16]
 8008626:	9905      	ldr	r1, [sp, #20]
 8008628:	2a20      	cmp	r2, #32
 800862a:	d818      	bhi.n	800865e <__hexnan+0x7e>
 800862c:	9b02      	ldr	r3, [sp, #8]
 800862e:	459b      	cmp	fp, r3
 8008630:	dd13      	ble.n	800865a <__hexnan+0x7a>
 8008632:	454c      	cmp	r4, r9
 8008634:	d206      	bcs.n	8008644 <__hexnan+0x64>
 8008636:	2d07      	cmp	r5, #7
 8008638:	dc04      	bgt.n	8008644 <__hexnan+0x64>
 800863a:	462a      	mov	r2, r5
 800863c:	4649      	mov	r1, r9
 800863e:	4620      	mov	r0, r4
 8008640:	f7ff ffa8 	bl	8008594 <L_shift>
 8008644:	4544      	cmp	r4, r8
 8008646:	d952      	bls.n	80086ee <__hexnan+0x10e>
 8008648:	2300      	movs	r3, #0
 800864a:	f1a4 0904 	sub.w	r9, r4, #4
 800864e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008652:	f8cd b008 	str.w	fp, [sp, #8]
 8008656:	464c      	mov	r4, r9
 8008658:	461d      	mov	r5, r3
 800865a:	9903      	ldr	r1, [sp, #12]
 800865c:	e7d7      	b.n	800860e <__hexnan+0x2e>
 800865e:	2a29      	cmp	r2, #41	@ 0x29
 8008660:	d157      	bne.n	8008712 <__hexnan+0x132>
 8008662:	3102      	adds	r1, #2
 8008664:	f8ca 1000 	str.w	r1, [sl]
 8008668:	f1bb 0f00 	cmp.w	fp, #0
 800866c:	d051      	beq.n	8008712 <__hexnan+0x132>
 800866e:	454c      	cmp	r4, r9
 8008670:	d206      	bcs.n	8008680 <__hexnan+0xa0>
 8008672:	2d07      	cmp	r5, #7
 8008674:	dc04      	bgt.n	8008680 <__hexnan+0xa0>
 8008676:	462a      	mov	r2, r5
 8008678:	4649      	mov	r1, r9
 800867a:	4620      	mov	r0, r4
 800867c:	f7ff ff8a 	bl	8008594 <L_shift>
 8008680:	4544      	cmp	r4, r8
 8008682:	d936      	bls.n	80086f2 <__hexnan+0x112>
 8008684:	f1a8 0204 	sub.w	r2, r8, #4
 8008688:	4623      	mov	r3, r4
 800868a:	f853 1b04 	ldr.w	r1, [r3], #4
 800868e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008692:	429f      	cmp	r7, r3
 8008694:	d2f9      	bcs.n	800868a <__hexnan+0xaa>
 8008696:	1b3b      	subs	r3, r7, r4
 8008698:	f023 0303 	bic.w	r3, r3, #3
 800869c:	3304      	adds	r3, #4
 800869e:	3401      	adds	r4, #1
 80086a0:	3e03      	subs	r6, #3
 80086a2:	42b4      	cmp	r4, r6
 80086a4:	bf88      	it	hi
 80086a6:	2304      	movhi	r3, #4
 80086a8:	4443      	add	r3, r8
 80086aa:	2200      	movs	r2, #0
 80086ac:	f843 2b04 	str.w	r2, [r3], #4
 80086b0:	429f      	cmp	r7, r3
 80086b2:	d2fb      	bcs.n	80086ac <__hexnan+0xcc>
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	b91b      	cbnz	r3, 80086c0 <__hexnan+0xe0>
 80086b8:	4547      	cmp	r7, r8
 80086ba:	d128      	bne.n	800870e <__hexnan+0x12e>
 80086bc:	2301      	movs	r3, #1
 80086be:	603b      	str	r3, [r7, #0]
 80086c0:	2005      	movs	r0, #5
 80086c2:	b007      	add	sp, #28
 80086c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086c8:	3501      	adds	r5, #1
 80086ca:	2d08      	cmp	r5, #8
 80086cc:	f10b 0b01 	add.w	fp, fp, #1
 80086d0:	dd06      	ble.n	80086e0 <__hexnan+0x100>
 80086d2:	4544      	cmp	r4, r8
 80086d4:	d9c1      	bls.n	800865a <__hexnan+0x7a>
 80086d6:	2300      	movs	r3, #0
 80086d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80086dc:	2501      	movs	r5, #1
 80086de:	3c04      	subs	r4, #4
 80086e0:	6822      	ldr	r2, [r4, #0]
 80086e2:	f000 000f 	and.w	r0, r0, #15
 80086e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80086ea:	6020      	str	r0, [r4, #0]
 80086ec:	e7b5      	b.n	800865a <__hexnan+0x7a>
 80086ee:	2508      	movs	r5, #8
 80086f0:	e7b3      	b.n	800865a <__hexnan+0x7a>
 80086f2:	9b01      	ldr	r3, [sp, #4]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d0dd      	beq.n	80086b4 <__hexnan+0xd4>
 80086f8:	f1c3 0320 	rsb	r3, r3, #32
 80086fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008700:	40da      	lsrs	r2, r3
 8008702:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008706:	4013      	ands	r3, r2
 8008708:	f846 3c04 	str.w	r3, [r6, #-4]
 800870c:	e7d2      	b.n	80086b4 <__hexnan+0xd4>
 800870e:	3f04      	subs	r7, #4
 8008710:	e7d0      	b.n	80086b4 <__hexnan+0xd4>
 8008712:	2004      	movs	r0, #4
 8008714:	e7d5      	b.n	80086c2 <__hexnan+0xe2>
	...

08008718 <malloc>:
 8008718:	4b02      	ldr	r3, [pc, #8]	@ (8008724 <malloc+0xc>)
 800871a:	4601      	mov	r1, r0
 800871c:	6818      	ldr	r0, [r3, #0]
 800871e:	f000 b825 	b.w	800876c <_malloc_r>
 8008722:	bf00      	nop
 8008724:	20000184 	.word	0x20000184

08008728 <sbrk_aligned>:
 8008728:	b570      	push	{r4, r5, r6, lr}
 800872a:	4e0f      	ldr	r6, [pc, #60]	@ (8008768 <sbrk_aligned+0x40>)
 800872c:	460c      	mov	r4, r1
 800872e:	6831      	ldr	r1, [r6, #0]
 8008730:	4605      	mov	r5, r0
 8008732:	b911      	cbnz	r1, 800873a <sbrk_aligned+0x12>
 8008734:	f001 f808 	bl	8009748 <_sbrk_r>
 8008738:	6030      	str	r0, [r6, #0]
 800873a:	4621      	mov	r1, r4
 800873c:	4628      	mov	r0, r5
 800873e:	f001 f803 	bl	8009748 <_sbrk_r>
 8008742:	1c43      	adds	r3, r0, #1
 8008744:	d103      	bne.n	800874e <sbrk_aligned+0x26>
 8008746:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800874a:	4620      	mov	r0, r4
 800874c:	bd70      	pop	{r4, r5, r6, pc}
 800874e:	1cc4      	adds	r4, r0, #3
 8008750:	f024 0403 	bic.w	r4, r4, #3
 8008754:	42a0      	cmp	r0, r4
 8008756:	d0f8      	beq.n	800874a <sbrk_aligned+0x22>
 8008758:	1a21      	subs	r1, r4, r0
 800875a:	4628      	mov	r0, r5
 800875c:	f000 fff4 	bl	8009748 <_sbrk_r>
 8008760:	3001      	adds	r0, #1
 8008762:	d1f2      	bne.n	800874a <sbrk_aligned+0x22>
 8008764:	e7ef      	b.n	8008746 <sbrk_aligned+0x1e>
 8008766:	bf00      	nop
 8008768:	20000acc 	.word	0x20000acc

0800876c <_malloc_r>:
 800876c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008770:	1ccd      	adds	r5, r1, #3
 8008772:	f025 0503 	bic.w	r5, r5, #3
 8008776:	3508      	adds	r5, #8
 8008778:	2d0c      	cmp	r5, #12
 800877a:	bf38      	it	cc
 800877c:	250c      	movcc	r5, #12
 800877e:	2d00      	cmp	r5, #0
 8008780:	4606      	mov	r6, r0
 8008782:	db01      	blt.n	8008788 <_malloc_r+0x1c>
 8008784:	42a9      	cmp	r1, r5
 8008786:	d904      	bls.n	8008792 <_malloc_r+0x26>
 8008788:	230c      	movs	r3, #12
 800878a:	6033      	str	r3, [r6, #0]
 800878c:	2000      	movs	r0, #0
 800878e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008792:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008868 <_malloc_r+0xfc>
 8008796:	f000 f87b 	bl	8008890 <__malloc_lock>
 800879a:	f8d8 3000 	ldr.w	r3, [r8]
 800879e:	461c      	mov	r4, r3
 80087a0:	bb44      	cbnz	r4, 80087f4 <_malloc_r+0x88>
 80087a2:	4629      	mov	r1, r5
 80087a4:	4630      	mov	r0, r6
 80087a6:	f7ff ffbf 	bl	8008728 <sbrk_aligned>
 80087aa:	1c43      	adds	r3, r0, #1
 80087ac:	4604      	mov	r4, r0
 80087ae:	d158      	bne.n	8008862 <_malloc_r+0xf6>
 80087b0:	f8d8 4000 	ldr.w	r4, [r8]
 80087b4:	4627      	mov	r7, r4
 80087b6:	2f00      	cmp	r7, #0
 80087b8:	d143      	bne.n	8008842 <_malloc_r+0xd6>
 80087ba:	2c00      	cmp	r4, #0
 80087bc:	d04b      	beq.n	8008856 <_malloc_r+0xea>
 80087be:	6823      	ldr	r3, [r4, #0]
 80087c0:	4639      	mov	r1, r7
 80087c2:	4630      	mov	r0, r6
 80087c4:	eb04 0903 	add.w	r9, r4, r3
 80087c8:	f000 ffbe 	bl	8009748 <_sbrk_r>
 80087cc:	4581      	cmp	r9, r0
 80087ce:	d142      	bne.n	8008856 <_malloc_r+0xea>
 80087d0:	6821      	ldr	r1, [r4, #0]
 80087d2:	1a6d      	subs	r5, r5, r1
 80087d4:	4629      	mov	r1, r5
 80087d6:	4630      	mov	r0, r6
 80087d8:	f7ff ffa6 	bl	8008728 <sbrk_aligned>
 80087dc:	3001      	adds	r0, #1
 80087de:	d03a      	beq.n	8008856 <_malloc_r+0xea>
 80087e0:	6823      	ldr	r3, [r4, #0]
 80087e2:	442b      	add	r3, r5
 80087e4:	6023      	str	r3, [r4, #0]
 80087e6:	f8d8 3000 	ldr.w	r3, [r8]
 80087ea:	685a      	ldr	r2, [r3, #4]
 80087ec:	bb62      	cbnz	r2, 8008848 <_malloc_r+0xdc>
 80087ee:	f8c8 7000 	str.w	r7, [r8]
 80087f2:	e00f      	b.n	8008814 <_malloc_r+0xa8>
 80087f4:	6822      	ldr	r2, [r4, #0]
 80087f6:	1b52      	subs	r2, r2, r5
 80087f8:	d420      	bmi.n	800883c <_malloc_r+0xd0>
 80087fa:	2a0b      	cmp	r2, #11
 80087fc:	d917      	bls.n	800882e <_malloc_r+0xc2>
 80087fe:	1961      	adds	r1, r4, r5
 8008800:	42a3      	cmp	r3, r4
 8008802:	6025      	str	r5, [r4, #0]
 8008804:	bf18      	it	ne
 8008806:	6059      	strne	r1, [r3, #4]
 8008808:	6863      	ldr	r3, [r4, #4]
 800880a:	bf08      	it	eq
 800880c:	f8c8 1000 	streq.w	r1, [r8]
 8008810:	5162      	str	r2, [r4, r5]
 8008812:	604b      	str	r3, [r1, #4]
 8008814:	4630      	mov	r0, r6
 8008816:	f000 f841 	bl	800889c <__malloc_unlock>
 800881a:	f104 000b 	add.w	r0, r4, #11
 800881e:	1d23      	adds	r3, r4, #4
 8008820:	f020 0007 	bic.w	r0, r0, #7
 8008824:	1ac2      	subs	r2, r0, r3
 8008826:	bf1c      	itt	ne
 8008828:	1a1b      	subne	r3, r3, r0
 800882a:	50a3      	strne	r3, [r4, r2]
 800882c:	e7af      	b.n	800878e <_malloc_r+0x22>
 800882e:	6862      	ldr	r2, [r4, #4]
 8008830:	42a3      	cmp	r3, r4
 8008832:	bf0c      	ite	eq
 8008834:	f8c8 2000 	streq.w	r2, [r8]
 8008838:	605a      	strne	r2, [r3, #4]
 800883a:	e7eb      	b.n	8008814 <_malloc_r+0xa8>
 800883c:	4623      	mov	r3, r4
 800883e:	6864      	ldr	r4, [r4, #4]
 8008840:	e7ae      	b.n	80087a0 <_malloc_r+0x34>
 8008842:	463c      	mov	r4, r7
 8008844:	687f      	ldr	r7, [r7, #4]
 8008846:	e7b6      	b.n	80087b6 <_malloc_r+0x4a>
 8008848:	461a      	mov	r2, r3
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	42a3      	cmp	r3, r4
 800884e:	d1fb      	bne.n	8008848 <_malloc_r+0xdc>
 8008850:	2300      	movs	r3, #0
 8008852:	6053      	str	r3, [r2, #4]
 8008854:	e7de      	b.n	8008814 <_malloc_r+0xa8>
 8008856:	230c      	movs	r3, #12
 8008858:	6033      	str	r3, [r6, #0]
 800885a:	4630      	mov	r0, r6
 800885c:	f000 f81e 	bl	800889c <__malloc_unlock>
 8008860:	e794      	b.n	800878c <_malloc_r+0x20>
 8008862:	6005      	str	r5, [r0, #0]
 8008864:	e7d6      	b.n	8008814 <_malloc_r+0xa8>
 8008866:	bf00      	nop
 8008868:	20000ad0 	.word	0x20000ad0

0800886c <__ascii_mbtowc>:
 800886c:	b082      	sub	sp, #8
 800886e:	b901      	cbnz	r1, 8008872 <__ascii_mbtowc+0x6>
 8008870:	a901      	add	r1, sp, #4
 8008872:	b142      	cbz	r2, 8008886 <__ascii_mbtowc+0x1a>
 8008874:	b14b      	cbz	r3, 800888a <__ascii_mbtowc+0x1e>
 8008876:	7813      	ldrb	r3, [r2, #0]
 8008878:	600b      	str	r3, [r1, #0]
 800887a:	7812      	ldrb	r2, [r2, #0]
 800887c:	1e10      	subs	r0, r2, #0
 800887e:	bf18      	it	ne
 8008880:	2001      	movne	r0, #1
 8008882:	b002      	add	sp, #8
 8008884:	4770      	bx	lr
 8008886:	4610      	mov	r0, r2
 8008888:	e7fb      	b.n	8008882 <__ascii_mbtowc+0x16>
 800888a:	f06f 0001 	mvn.w	r0, #1
 800888e:	e7f8      	b.n	8008882 <__ascii_mbtowc+0x16>

08008890 <__malloc_lock>:
 8008890:	4801      	ldr	r0, [pc, #4]	@ (8008898 <__malloc_lock+0x8>)
 8008892:	f7fe bd44 	b.w	800731e <__retarget_lock_acquire_recursive>
 8008896:	bf00      	nop
 8008898:	20000ac8 	.word	0x20000ac8

0800889c <__malloc_unlock>:
 800889c:	4801      	ldr	r0, [pc, #4]	@ (80088a4 <__malloc_unlock+0x8>)
 800889e:	f7fe bd3f 	b.w	8007320 <__retarget_lock_release_recursive>
 80088a2:	bf00      	nop
 80088a4:	20000ac8 	.word	0x20000ac8

080088a8 <_Balloc>:
 80088a8:	b570      	push	{r4, r5, r6, lr}
 80088aa:	69c6      	ldr	r6, [r0, #28]
 80088ac:	4604      	mov	r4, r0
 80088ae:	460d      	mov	r5, r1
 80088b0:	b976      	cbnz	r6, 80088d0 <_Balloc+0x28>
 80088b2:	2010      	movs	r0, #16
 80088b4:	f7ff ff30 	bl	8008718 <malloc>
 80088b8:	4602      	mov	r2, r0
 80088ba:	61e0      	str	r0, [r4, #28]
 80088bc:	b920      	cbnz	r0, 80088c8 <_Balloc+0x20>
 80088be:	4b18      	ldr	r3, [pc, #96]	@ (8008920 <_Balloc+0x78>)
 80088c0:	4818      	ldr	r0, [pc, #96]	@ (8008924 <_Balloc+0x7c>)
 80088c2:	216b      	movs	r1, #107	@ 0x6b
 80088c4:	f000 ff50 	bl	8009768 <__assert_func>
 80088c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80088cc:	6006      	str	r6, [r0, #0]
 80088ce:	60c6      	str	r6, [r0, #12]
 80088d0:	69e6      	ldr	r6, [r4, #28]
 80088d2:	68f3      	ldr	r3, [r6, #12]
 80088d4:	b183      	cbz	r3, 80088f8 <_Balloc+0x50>
 80088d6:	69e3      	ldr	r3, [r4, #28]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80088de:	b9b8      	cbnz	r0, 8008910 <_Balloc+0x68>
 80088e0:	2101      	movs	r1, #1
 80088e2:	fa01 f605 	lsl.w	r6, r1, r5
 80088e6:	1d72      	adds	r2, r6, #5
 80088e8:	0092      	lsls	r2, r2, #2
 80088ea:	4620      	mov	r0, r4
 80088ec:	f000 ff5a 	bl	80097a4 <_calloc_r>
 80088f0:	b160      	cbz	r0, 800890c <_Balloc+0x64>
 80088f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80088f6:	e00e      	b.n	8008916 <_Balloc+0x6e>
 80088f8:	2221      	movs	r2, #33	@ 0x21
 80088fa:	2104      	movs	r1, #4
 80088fc:	4620      	mov	r0, r4
 80088fe:	f000 ff51 	bl	80097a4 <_calloc_r>
 8008902:	69e3      	ldr	r3, [r4, #28]
 8008904:	60f0      	str	r0, [r6, #12]
 8008906:	68db      	ldr	r3, [r3, #12]
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1e4      	bne.n	80088d6 <_Balloc+0x2e>
 800890c:	2000      	movs	r0, #0
 800890e:	bd70      	pop	{r4, r5, r6, pc}
 8008910:	6802      	ldr	r2, [r0, #0]
 8008912:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008916:	2300      	movs	r3, #0
 8008918:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800891c:	e7f7      	b.n	800890e <_Balloc+0x66>
 800891e:	bf00      	nop
 8008920:	08009ec0 	.word	0x08009ec0
 8008924:	08009fa0 	.word	0x08009fa0

08008928 <_Bfree>:
 8008928:	b570      	push	{r4, r5, r6, lr}
 800892a:	69c6      	ldr	r6, [r0, #28]
 800892c:	4605      	mov	r5, r0
 800892e:	460c      	mov	r4, r1
 8008930:	b976      	cbnz	r6, 8008950 <_Bfree+0x28>
 8008932:	2010      	movs	r0, #16
 8008934:	f7ff fef0 	bl	8008718 <malloc>
 8008938:	4602      	mov	r2, r0
 800893a:	61e8      	str	r0, [r5, #28]
 800893c:	b920      	cbnz	r0, 8008948 <_Bfree+0x20>
 800893e:	4b09      	ldr	r3, [pc, #36]	@ (8008964 <_Bfree+0x3c>)
 8008940:	4809      	ldr	r0, [pc, #36]	@ (8008968 <_Bfree+0x40>)
 8008942:	218f      	movs	r1, #143	@ 0x8f
 8008944:	f000 ff10 	bl	8009768 <__assert_func>
 8008948:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800894c:	6006      	str	r6, [r0, #0]
 800894e:	60c6      	str	r6, [r0, #12]
 8008950:	b13c      	cbz	r4, 8008962 <_Bfree+0x3a>
 8008952:	69eb      	ldr	r3, [r5, #28]
 8008954:	6862      	ldr	r2, [r4, #4]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800895c:	6021      	str	r1, [r4, #0]
 800895e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008962:	bd70      	pop	{r4, r5, r6, pc}
 8008964:	08009ec0 	.word	0x08009ec0
 8008968:	08009fa0 	.word	0x08009fa0

0800896c <__multadd>:
 800896c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008970:	690d      	ldr	r5, [r1, #16]
 8008972:	4607      	mov	r7, r0
 8008974:	460c      	mov	r4, r1
 8008976:	461e      	mov	r6, r3
 8008978:	f101 0c14 	add.w	ip, r1, #20
 800897c:	2000      	movs	r0, #0
 800897e:	f8dc 3000 	ldr.w	r3, [ip]
 8008982:	b299      	uxth	r1, r3
 8008984:	fb02 6101 	mla	r1, r2, r1, r6
 8008988:	0c1e      	lsrs	r6, r3, #16
 800898a:	0c0b      	lsrs	r3, r1, #16
 800898c:	fb02 3306 	mla	r3, r2, r6, r3
 8008990:	b289      	uxth	r1, r1
 8008992:	3001      	adds	r0, #1
 8008994:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008998:	4285      	cmp	r5, r0
 800899a:	f84c 1b04 	str.w	r1, [ip], #4
 800899e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80089a2:	dcec      	bgt.n	800897e <__multadd+0x12>
 80089a4:	b30e      	cbz	r6, 80089ea <__multadd+0x7e>
 80089a6:	68a3      	ldr	r3, [r4, #8]
 80089a8:	42ab      	cmp	r3, r5
 80089aa:	dc19      	bgt.n	80089e0 <__multadd+0x74>
 80089ac:	6861      	ldr	r1, [r4, #4]
 80089ae:	4638      	mov	r0, r7
 80089b0:	3101      	adds	r1, #1
 80089b2:	f7ff ff79 	bl	80088a8 <_Balloc>
 80089b6:	4680      	mov	r8, r0
 80089b8:	b928      	cbnz	r0, 80089c6 <__multadd+0x5a>
 80089ba:	4602      	mov	r2, r0
 80089bc:	4b0c      	ldr	r3, [pc, #48]	@ (80089f0 <__multadd+0x84>)
 80089be:	480d      	ldr	r0, [pc, #52]	@ (80089f4 <__multadd+0x88>)
 80089c0:	21ba      	movs	r1, #186	@ 0xba
 80089c2:	f000 fed1 	bl	8009768 <__assert_func>
 80089c6:	6922      	ldr	r2, [r4, #16]
 80089c8:	3202      	adds	r2, #2
 80089ca:	f104 010c 	add.w	r1, r4, #12
 80089ce:	0092      	lsls	r2, r2, #2
 80089d0:	300c      	adds	r0, #12
 80089d2:	f7fe fca6 	bl	8007322 <memcpy>
 80089d6:	4621      	mov	r1, r4
 80089d8:	4638      	mov	r0, r7
 80089da:	f7ff ffa5 	bl	8008928 <_Bfree>
 80089de:	4644      	mov	r4, r8
 80089e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089e4:	3501      	adds	r5, #1
 80089e6:	615e      	str	r6, [r3, #20]
 80089e8:	6125      	str	r5, [r4, #16]
 80089ea:	4620      	mov	r0, r4
 80089ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089f0:	08009f2f 	.word	0x08009f2f
 80089f4:	08009fa0 	.word	0x08009fa0

080089f8 <__s2b>:
 80089f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089fc:	460c      	mov	r4, r1
 80089fe:	4615      	mov	r5, r2
 8008a00:	461f      	mov	r7, r3
 8008a02:	2209      	movs	r2, #9
 8008a04:	3308      	adds	r3, #8
 8008a06:	4606      	mov	r6, r0
 8008a08:	fb93 f3f2 	sdiv	r3, r3, r2
 8008a0c:	2100      	movs	r1, #0
 8008a0e:	2201      	movs	r2, #1
 8008a10:	429a      	cmp	r2, r3
 8008a12:	db09      	blt.n	8008a28 <__s2b+0x30>
 8008a14:	4630      	mov	r0, r6
 8008a16:	f7ff ff47 	bl	80088a8 <_Balloc>
 8008a1a:	b940      	cbnz	r0, 8008a2e <__s2b+0x36>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	4b19      	ldr	r3, [pc, #100]	@ (8008a84 <__s2b+0x8c>)
 8008a20:	4819      	ldr	r0, [pc, #100]	@ (8008a88 <__s2b+0x90>)
 8008a22:	21d3      	movs	r1, #211	@ 0xd3
 8008a24:	f000 fea0 	bl	8009768 <__assert_func>
 8008a28:	0052      	lsls	r2, r2, #1
 8008a2a:	3101      	adds	r1, #1
 8008a2c:	e7f0      	b.n	8008a10 <__s2b+0x18>
 8008a2e:	9b08      	ldr	r3, [sp, #32]
 8008a30:	6143      	str	r3, [r0, #20]
 8008a32:	2d09      	cmp	r5, #9
 8008a34:	f04f 0301 	mov.w	r3, #1
 8008a38:	6103      	str	r3, [r0, #16]
 8008a3a:	dd16      	ble.n	8008a6a <__s2b+0x72>
 8008a3c:	f104 0909 	add.w	r9, r4, #9
 8008a40:	46c8      	mov	r8, r9
 8008a42:	442c      	add	r4, r5
 8008a44:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008a48:	4601      	mov	r1, r0
 8008a4a:	3b30      	subs	r3, #48	@ 0x30
 8008a4c:	220a      	movs	r2, #10
 8008a4e:	4630      	mov	r0, r6
 8008a50:	f7ff ff8c 	bl	800896c <__multadd>
 8008a54:	45a0      	cmp	r8, r4
 8008a56:	d1f5      	bne.n	8008a44 <__s2b+0x4c>
 8008a58:	f1a5 0408 	sub.w	r4, r5, #8
 8008a5c:	444c      	add	r4, r9
 8008a5e:	1b2d      	subs	r5, r5, r4
 8008a60:	1963      	adds	r3, r4, r5
 8008a62:	42bb      	cmp	r3, r7
 8008a64:	db04      	blt.n	8008a70 <__s2b+0x78>
 8008a66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a6a:	340a      	adds	r4, #10
 8008a6c:	2509      	movs	r5, #9
 8008a6e:	e7f6      	b.n	8008a5e <__s2b+0x66>
 8008a70:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008a74:	4601      	mov	r1, r0
 8008a76:	3b30      	subs	r3, #48	@ 0x30
 8008a78:	220a      	movs	r2, #10
 8008a7a:	4630      	mov	r0, r6
 8008a7c:	f7ff ff76 	bl	800896c <__multadd>
 8008a80:	e7ee      	b.n	8008a60 <__s2b+0x68>
 8008a82:	bf00      	nop
 8008a84:	08009f2f 	.word	0x08009f2f
 8008a88:	08009fa0 	.word	0x08009fa0

08008a8c <__hi0bits>:
 8008a8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008a90:	4603      	mov	r3, r0
 8008a92:	bf36      	itet	cc
 8008a94:	0403      	lslcc	r3, r0, #16
 8008a96:	2000      	movcs	r0, #0
 8008a98:	2010      	movcc	r0, #16
 8008a9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008a9e:	bf3c      	itt	cc
 8008aa0:	021b      	lslcc	r3, r3, #8
 8008aa2:	3008      	addcc	r0, #8
 8008aa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008aa8:	bf3c      	itt	cc
 8008aaa:	011b      	lslcc	r3, r3, #4
 8008aac:	3004      	addcc	r0, #4
 8008aae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ab2:	bf3c      	itt	cc
 8008ab4:	009b      	lslcc	r3, r3, #2
 8008ab6:	3002      	addcc	r0, #2
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	db05      	blt.n	8008ac8 <__hi0bits+0x3c>
 8008abc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008ac0:	f100 0001 	add.w	r0, r0, #1
 8008ac4:	bf08      	it	eq
 8008ac6:	2020      	moveq	r0, #32
 8008ac8:	4770      	bx	lr

08008aca <__lo0bits>:
 8008aca:	6803      	ldr	r3, [r0, #0]
 8008acc:	4602      	mov	r2, r0
 8008ace:	f013 0007 	ands.w	r0, r3, #7
 8008ad2:	d00b      	beq.n	8008aec <__lo0bits+0x22>
 8008ad4:	07d9      	lsls	r1, r3, #31
 8008ad6:	d421      	bmi.n	8008b1c <__lo0bits+0x52>
 8008ad8:	0798      	lsls	r0, r3, #30
 8008ada:	bf49      	itett	mi
 8008adc:	085b      	lsrmi	r3, r3, #1
 8008ade:	089b      	lsrpl	r3, r3, #2
 8008ae0:	2001      	movmi	r0, #1
 8008ae2:	6013      	strmi	r3, [r2, #0]
 8008ae4:	bf5c      	itt	pl
 8008ae6:	6013      	strpl	r3, [r2, #0]
 8008ae8:	2002      	movpl	r0, #2
 8008aea:	4770      	bx	lr
 8008aec:	b299      	uxth	r1, r3
 8008aee:	b909      	cbnz	r1, 8008af4 <__lo0bits+0x2a>
 8008af0:	0c1b      	lsrs	r3, r3, #16
 8008af2:	2010      	movs	r0, #16
 8008af4:	b2d9      	uxtb	r1, r3
 8008af6:	b909      	cbnz	r1, 8008afc <__lo0bits+0x32>
 8008af8:	3008      	adds	r0, #8
 8008afa:	0a1b      	lsrs	r3, r3, #8
 8008afc:	0719      	lsls	r1, r3, #28
 8008afe:	bf04      	itt	eq
 8008b00:	091b      	lsreq	r3, r3, #4
 8008b02:	3004      	addeq	r0, #4
 8008b04:	0799      	lsls	r1, r3, #30
 8008b06:	bf04      	itt	eq
 8008b08:	089b      	lsreq	r3, r3, #2
 8008b0a:	3002      	addeq	r0, #2
 8008b0c:	07d9      	lsls	r1, r3, #31
 8008b0e:	d403      	bmi.n	8008b18 <__lo0bits+0x4e>
 8008b10:	085b      	lsrs	r3, r3, #1
 8008b12:	f100 0001 	add.w	r0, r0, #1
 8008b16:	d003      	beq.n	8008b20 <__lo0bits+0x56>
 8008b18:	6013      	str	r3, [r2, #0]
 8008b1a:	4770      	bx	lr
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	4770      	bx	lr
 8008b20:	2020      	movs	r0, #32
 8008b22:	4770      	bx	lr

08008b24 <__i2b>:
 8008b24:	b510      	push	{r4, lr}
 8008b26:	460c      	mov	r4, r1
 8008b28:	2101      	movs	r1, #1
 8008b2a:	f7ff febd 	bl	80088a8 <_Balloc>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	b928      	cbnz	r0, 8008b3e <__i2b+0x1a>
 8008b32:	4b05      	ldr	r3, [pc, #20]	@ (8008b48 <__i2b+0x24>)
 8008b34:	4805      	ldr	r0, [pc, #20]	@ (8008b4c <__i2b+0x28>)
 8008b36:	f240 1145 	movw	r1, #325	@ 0x145
 8008b3a:	f000 fe15 	bl	8009768 <__assert_func>
 8008b3e:	2301      	movs	r3, #1
 8008b40:	6144      	str	r4, [r0, #20]
 8008b42:	6103      	str	r3, [r0, #16]
 8008b44:	bd10      	pop	{r4, pc}
 8008b46:	bf00      	nop
 8008b48:	08009f2f 	.word	0x08009f2f
 8008b4c:	08009fa0 	.word	0x08009fa0

08008b50 <__multiply>:
 8008b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b54:	4617      	mov	r7, r2
 8008b56:	690a      	ldr	r2, [r1, #16]
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	429a      	cmp	r2, r3
 8008b5c:	bfa8      	it	ge
 8008b5e:	463b      	movge	r3, r7
 8008b60:	4689      	mov	r9, r1
 8008b62:	bfa4      	itt	ge
 8008b64:	460f      	movge	r7, r1
 8008b66:	4699      	movge	r9, r3
 8008b68:	693d      	ldr	r5, [r7, #16]
 8008b6a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008b6e:	68bb      	ldr	r3, [r7, #8]
 8008b70:	6879      	ldr	r1, [r7, #4]
 8008b72:	eb05 060a 	add.w	r6, r5, sl
 8008b76:	42b3      	cmp	r3, r6
 8008b78:	b085      	sub	sp, #20
 8008b7a:	bfb8      	it	lt
 8008b7c:	3101      	addlt	r1, #1
 8008b7e:	f7ff fe93 	bl	80088a8 <_Balloc>
 8008b82:	b930      	cbnz	r0, 8008b92 <__multiply+0x42>
 8008b84:	4602      	mov	r2, r0
 8008b86:	4b41      	ldr	r3, [pc, #260]	@ (8008c8c <__multiply+0x13c>)
 8008b88:	4841      	ldr	r0, [pc, #260]	@ (8008c90 <__multiply+0x140>)
 8008b8a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008b8e:	f000 fdeb 	bl	8009768 <__assert_func>
 8008b92:	f100 0414 	add.w	r4, r0, #20
 8008b96:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008b9a:	4623      	mov	r3, r4
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	4573      	cmp	r3, lr
 8008ba0:	d320      	bcc.n	8008be4 <__multiply+0x94>
 8008ba2:	f107 0814 	add.w	r8, r7, #20
 8008ba6:	f109 0114 	add.w	r1, r9, #20
 8008baa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008bae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008bb2:	9302      	str	r3, [sp, #8]
 8008bb4:	1beb      	subs	r3, r5, r7
 8008bb6:	3b15      	subs	r3, #21
 8008bb8:	f023 0303 	bic.w	r3, r3, #3
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	3715      	adds	r7, #21
 8008bc0:	42bd      	cmp	r5, r7
 8008bc2:	bf38      	it	cc
 8008bc4:	2304      	movcc	r3, #4
 8008bc6:	9301      	str	r3, [sp, #4]
 8008bc8:	9b02      	ldr	r3, [sp, #8]
 8008bca:	9103      	str	r1, [sp, #12]
 8008bcc:	428b      	cmp	r3, r1
 8008bce:	d80c      	bhi.n	8008bea <__multiply+0x9a>
 8008bd0:	2e00      	cmp	r6, #0
 8008bd2:	dd03      	ble.n	8008bdc <__multiply+0x8c>
 8008bd4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d055      	beq.n	8008c88 <__multiply+0x138>
 8008bdc:	6106      	str	r6, [r0, #16]
 8008bde:	b005      	add	sp, #20
 8008be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008be4:	f843 2b04 	str.w	r2, [r3], #4
 8008be8:	e7d9      	b.n	8008b9e <__multiply+0x4e>
 8008bea:	f8b1 a000 	ldrh.w	sl, [r1]
 8008bee:	f1ba 0f00 	cmp.w	sl, #0
 8008bf2:	d01f      	beq.n	8008c34 <__multiply+0xe4>
 8008bf4:	46c4      	mov	ip, r8
 8008bf6:	46a1      	mov	r9, r4
 8008bf8:	2700      	movs	r7, #0
 8008bfa:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008bfe:	f8d9 3000 	ldr.w	r3, [r9]
 8008c02:	fa1f fb82 	uxth.w	fp, r2
 8008c06:	b29b      	uxth	r3, r3
 8008c08:	fb0a 330b 	mla	r3, sl, fp, r3
 8008c0c:	443b      	add	r3, r7
 8008c0e:	f8d9 7000 	ldr.w	r7, [r9]
 8008c12:	0c12      	lsrs	r2, r2, #16
 8008c14:	0c3f      	lsrs	r7, r7, #16
 8008c16:	fb0a 7202 	mla	r2, sl, r2, r7
 8008c1a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c24:	4565      	cmp	r5, ip
 8008c26:	f849 3b04 	str.w	r3, [r9], #4
 8008c2a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008c2e:	d8e4      	bhi.n	8008bfa <__multiply+0xaa>
 8008c30:	9b01      	ldr	r3, [sp, #4]
 8008c32:	50e7      	str	r7, [r4, r3]
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008c3a:	3104      	adds	r1, #4
 8008c3c:	f1b9 0f00 	cmp.w	r9, #0
 8008c40:	d020      	beq.n	8008c84 <__multiply+0x134>
 8008c42:	6823      	ldr	r3, [r4, #0]
 8008c44:	4647      	mov	r7, r8
 8008c46:	46a4      	mov	ip, r4
 8008c48:	f04f 0a00 	mov.w	sl, #0
 8008c4c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008c50:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008c54:	fb09 220b 	mla	r2, r9, fp, r2
 8008c58:	4452      	add	r2, sl
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c60:	f84c 3b04 	str.w	r3, [ip], #4
 8008c64:	f857 3b04 	ldr.w	r3, [r7], #4
 8008c68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c6c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008c70:	fb09 330a 	mla	r3, r9, sl, r3
 8008c74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008c78:	42bd      	cmp	r5, r7
 8008c7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c7e:	d8e5      	bhi.n	8008c4c <__multiply+0xfc>
 8008c80:	9a01      	ldr	r2, [sp, #4]
 8008c82:	50a3      	str	r3, [r4, r2]
 8008c84:	3404      	adds	r4, #4
 8008c86:	e79f      	b.n	8008bc8 <__multiply+0x78>
 8008c88:	3e01      	subs	r6, #1
 8008c8a:	e7a1      	b.n	8008bd0 <__multiply+0x80>
 8008c8c:	08009f2f 	.word	0x08009f2f
 8008c90:	08009fa0 	.word	0x08009fa0

08008c94 <__pow5mult>:
 8008c94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c98:	4615      	mov	r5, r2
 8008c9a:	f012 0203 	ands.w	r2, r2, #3
 8008c9e:	4607      	mov	r7, r0
 8008ca0:	460e      	mov	r6, r1
 8008ca2:	d007      	beq.n	8008cb4 <__pow5mult+0x20>
 8008ca4:	4c25      	ldr	r4, [pc, #148]	@ (8008d3c <__pow5mult+0xa8>)
 8008ca6:	3a01      	subs	r2, #1
 8008ca8:	2300      	movs	r3, #0
 8008caa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008cae:	f7ff fe5d 	bl	800896c <__multadd>
 8008cb2:	4606      	mov	r6, r0
 8008cb4:	10ad      	asrs	r5, r5, #2
 8008cb6:	d03d      	beq.n	8008d34 <__pow5mult+0xa0>
 8008cb8:	69fc      	ldr	r4, [r7, #28]
 8008cba:	b97c      	cbnz	r4, 8008cdc <__pow5mult+0x48>
 8008cbc:	2010      	movs	r0, #16
 8008cbe:	f7ff fd2b 	bl	8008718 <malloc>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	61f8      	str	r0, [r7, #28]
 8008cc6:	b928      	cbnz	r0, 8008cd4 <__pow5mult+0x40>
 8008cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8008d40 <__pow5mult+0xac>)
 8008cca:	481e      	ldr	r0, [pc, #120]	@ (8008d44 <__pow5mult+0xb0>)
 8008ccc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008cd0:	f000 fd4a 	bl	8009768 <__assert_func>
 8008cd4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008cd8:	6004      	str	r4, [r0, #0]
 8008cda:	60c4      	str	r4, [r0, #12]
 8008cdc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ce0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ce4:	b94c      	cbnz	r4, 8008cfa <__pow5mult+0x66>
 8008ce6:	f240 2171 	movw	r1, #625	@ 0x271
 8008cea:	4638      	mov	r0, r7
 8008cec:	f7ff ff1a 	bl	8008b24 <__i2b>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008cf6:	4604      	mov	r4, r0
 8008cf8:	6003      	str	r3, [r0, #0]
 8008cfa:	f04f 0900 	mov.w	r9, #0
 8008cfe:	07eb      	lsls	r3, r5, #31
 8008d00:	d50a      	bpl.n	8008d18 <__pow5mult+0x84>
 8008d02:	4631      	mov	r1, r6
 8008d04:	4622      	mov	r2, r4
 8008d06:	4638      	mov	r0, r7
 8008d08:	f7ff ff22 	bl	8008b50 <__multiply>
 8008d0c:	4631      	mov	r1, r6
 8008d0e:	4680      	mov	r8, r0
 8008d10:	4638      	mov	r0, r7
 8008d12:	f7ff fe09 	bl	8008928 <_Bfree>
 8008d16:	4646      	mov	r6, r8
 8008d18:	106d      	asrs	r5, r5, #1
 8008d1a:	d00b      	beq.n	8008d34 <__pow5mult+0xa0>
 8008d1c:	6820      	ldr	r0, [r4, #0]
 8008d1e:	b938      	cbnz	r0, 8008d30 <__pow5mult+0x9c>
 8008d20:	4622      	mov	r2, r4
 8008d22:	4621      	mov	r1, r4
 8008d24:	4638      	mov	r0, r7
 8008d26:	f7ff ff13 	bl	8008b50 <__multiply>
 8008d2a:	6020      	str	r0, [r4, #0]
 8008d2c:	f8c0 9000 	str.w	r9, [r0]
 8008d30:	4604      	mov	r4, r0
 8008d32:	e7e4      	b.n	8008cfe <__pow5mult+0x6a>
 8008d34:	4630      	mov	r0, r6
 8008d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d3a:	bf00      	nop
 8008d3c:	0800a098 	.word	0x0800a098
 8008d40:	08009ec0 	.word	0x08009ec0
 8008d44:	08009fa0 	.word	0x08009fa0

08008d48 <__lshift>:
 8008d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d4c:	460c      	mov	r4, r1
 8008d4e:	6849      	ldr	r1, [r1, #4]
 8008d50:	6923      	ldr	r3, [r4, #16]
 8008d52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008d56:	68a3      	ldr	r3, [r4, #8]
 8008d58:	4607      	mov	r7, r0
 8008d5a:	4691      	mov	r9, r2
 8008d5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008d60:	f108 0601 	add.w	r6, r8, #1
 8008d64:	42b3      	cmp	r3, r6
 8008d66:	db0b      	blt.n	8008d80 <__lshift+0x38>
 8008d68:	4638      	mov	r0, r7
 8008d6a:	f7ff fd9d 	bl	80088a8 <_Balloc>
 8008d6e:	4605      	mov	r5, r0
 8008d70:	b948      	cbnz	r0, 8008d86 <__lshift+0x3e>
 8008d72:	4602      	mov	r2, r0
 8008d74:	4b28      	ldr	r3, [pc, #160]	@ (8008e18 <__lshift+0xd0>)
 8008d76:	4829      	ldr	r0, [pc, #164]	@ (8008e1c <__lshift+0xd4>)
 8008d78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008d7c:	f000 fcf4 	bl	8009768 <__assert_func>
 8008d80:	3101      	adds	r1, #1
 8008d82:	005b      	lsls	r3, r3, #1
 8008d84:	e7ee      	b.n	8008d64 <__lshift+0x1c>
 8008d86:	2300      	movs	r3, #0
 8008d88:	f100 0114 	add.w	r1, r0, #20
 8008d8c:	f100 0210 	add.w	r2, r0, #16
 8008d90:	4618      	mov	r0, r3
 8008d92:	4553      	cmp	r3, sl
 8008d94:	db33      	blt.n	8008dfe <__lshift+0xb6>
 8008d96:	6920      	ldr	r0, [r4, #16]
 8008d98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008d9c:	f104 0314 	add.w	r3, r4, #20
 8008da0:	f019 091f 	ands.w	r9, r9, #31
 8008da4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008da8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008dac:	d02b      	beq.n	8008e06 <__lshift+0xbe>
 8008dae:	f1c9 0e20 	rsb	lr, r9, #32
 8008db2:	468a      	mov	sl, r1
 8008db4:	2200      	movs	r2, #0
 8008db6:	6818      	ldr	r0, [r3, #0]
 8008db8:	fa00 f009 	lsl.w	r0, r0, r9
 8008dbc:	4310      	orrs	r0, r2
 8008dbe:	f84a 0b04 	str.w	r0, [sl], #4
 8008dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dc6:	459c      	cmp	ip, r3
 8008dc8:	fa22 f20e 	lsr.w	r2, r2, lr
 8008dcc:	d8f3      	bhi.n	8008db6 <__lshift+0x6e>
 8008dce:	ebac 0304 	sub.w	r3, ip, r4
 8008dd2:	3b15      	subs	r3, #21
 8008dd4:	f023 0303 	bic.w	r3, r3, #3
 8008dd8:	3304      	adds	r3, #4
 8008dda:	f104 0015 	add.w	r0, r4, #21
 8008dde:	4560      	cmp	r0, ip
 8008de0:	bf88      	it	hi
 8008de2:	2304      	movhi	r3, #4
 8008de4:	50ca      	str	r2, [r1, r3]
 8008de6:	b10a      	cbz	r2, 8008dec <__lshift+0xa4>
 8008de8:	f108 0602 	add.w	r6, r8, #2
 8008dec:	3e01      	subs	r6, #1
 8008dee:	4638      	mov	r0, r7
 8008df0:	612e      	str	r6, [r5, #16]
 8008df2:	4621      	mov	r1, r4
 8008df4:	f7ff fd98 	bl	8008928 <_Bfree>
 8008df8:	4628      	mov	r0, r5
 8008dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008dfe:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e02:	3301      	adds	r3, #1
 8008e04:	e7c5      	b.n	8008d92 <__lshift+0x4a>
 8008e06:	3904      	subs	r1, #4
 8008e08:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e0c:	f841 2f04 	str.w	r2, [r1, #4]!
 8008e10:	459c      	cmp	ip, r3
 8008e12:	d8f9      	bhi.n	8008e08 <__lshift+0xc0>
 8008e14:	e7ea      	b.n	8008dec <__lshift+0xa4>
 8008e16:	bf00      	nop
 8008e18:	08009f2f 	.word	0x08009f2f
 8008e1c:	08009fa0 	.word	0x08009fa0

08008e20 <__mcmp>:
 8008e20:	690a      	ldr	r2, [r1, #16]
 8008e22:	4603      	mov	r3, r0
 8008e24:	6900      	ldr	r0, [r0, #16]
 8008e26:	1a80      	subs	r0, r0, r2
 8008e28:	b530      	push	{r4, r5, lr}
 8008e2a:	d10e      	bne.n	8008e4a <__mcmp+0x2a>
 8008e2c:	3314      	adds	r3, #20
 8008e2e:	3114      	adds	r1, #20
 8008e30:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008e34:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008e38:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008e3c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008e40:	4295      	cmp	r5, r2
 8008e42:	d003      	beq.n	8008e4c <__mcmp+0x2c>
 8008e44:	d205      	bcs.n	8008e52 <__mcmp+0x32>
 8008e46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008e4a:	bd30      	pop	{r4, r5, pc}
 8008e4c:	42a3      	cmp	r3, r4
 8008e4e:	d3f3      	bcc.n	8008e38 <__mcmp+0x18>
 8008e50:	e7fb      	b.n	8008e4a <__mcmp+0x2a>
 8008e52:	2001      	movs	r0, #1
 8008e54:	e7f9      	b.n	8008e4a <__mcmp+0x2a>
	...

08008e58 <__mdiff>:
 8008e58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e5c:	4689      	mov	r9, r1
 8008e5e:	4606      	mov	r6, r0
 8008e60:	4611      	mov	r1, r2
 8008e62:	4648      	mov	r0, r9
 8008e64:	4614      	mov	r4, r2
 8008e66:	f7ff ffdb 	bl	8008e20 <__mcmp>
 8008e6a:	1e05      	subs	r5, r0, #0
 8008e6c:	d112      	bne.n	8008e94 <__mdiff+0x3c>
 8008e6e:	4629      	mov	r1, r5
 8008e70:	4630      	mov	r0, r6
 8008e72:	f7ff fd19 	bl	80088a8 <_Balloc>
 8008e76:	4602      	mov	r2, r0
 8008e78:	b928      	cbnz	r0, 8008e86 <__mdiff+0x2e>
 8008e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8008f78 <__mdiff+0x120>)
 8008e7c:	f240 2137 	movw	r1, #567	@ 0x237
 8008e80:	483e      	ldr	r0, [pc, #248]	@ (8008f7c <__mdiff+0x124>)
 8008e82:	f000 fc71 	bl	8009768 <__assert_func>
 8008e86:	2301      	movs	r3, #1
 8008e88:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008e8c:	4610      	mov	r0, r2
 8008e8e:	b003      	add	sp, #12
 8008e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e94:	bfbc      	itt	lt
 8008e96:	464b      	movlt	r3, r9
 8008e98:	46a1      	movlt	r9, r4
 8008e9a:	4630      	mov	r0, r6
 8008e9c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ea0:	bfba      	itte	lt
 8008ea2:	461c      	movlt	r4, r3
 8008ea4:	2501      	movlt	r5, #1
 8008ea6:	2500      	movge	r5, #0
 8008ea8:	f7ff fcfe 	bl	80088a8 <_Balloc>
 8008eac:	4602      	mov	r2, r0
 8008eae:	b918      	cbnz	r0, 8008eb8 <__mdiff+0x60>
 8008eb0:	4b31      	ldr	r3, [pc, #196]	@ (8008f78 <__mdiff+0x120>)
 8008eb2:	f240 2145 	movw	r1, #581	@ 0x245
 8008eb6:	e7e3      	b.n	8008e80 <__mdiff+0x28>
 8008eb8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ebc:	6926      	ldr	r6, [r4, #16]
 8008ebe:	60c5      	str	r5, [r0, #12]
 8008ec0:	f109 0310 	add.w	r3, r9, #16
 8008ec4:	f109 0514 	add.w	r5, r9, #20
 8008ec8:	f104 0e14 	add.w	lr, r4, #20
 8008ecc:	f100 0b14 	add.w	fp, r0, #20
 8008ed0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008ed4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ed8:	9301      	str	r3, [sp, #4]
 8008eda:	46d9      	mov	r9, fp
 8008edc:	f04f 0c00 	mov.w	ip, #0
 8008ee0:	9b01      	ldr	r3, [sp, #4]
 8008ee2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008ee6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008eea:	9301      	str	r3, [sp, #4]
 8008eec:	fa1f f38a 	uxth.w	r3, sl
 8008ef0:	4619      	mov	r1, r3
 8008ef2:	b283      	uxth	r3, r0
 8008ef4:	1acb      	subs	r3, r1, r3
 8008ef6:	0c00      	lsrs	r0, r0, #16
 8008ef8:	4463      	add	r3, ip
 8008efa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008efe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008f08:	4576      	cmp	r6, lr
 8008f0a:	f849 3b04 	str.w	r3, [r9], #4
 8008f0e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f12:	d8e5      	bhi.n	8008ee0 <__mdiff+0x88>
 8008f14:	1b33      	subs	r3, r6, r4
 8008f16:	3b15      	subs	r3, #21
 8008f18:	f023 0303 	bic.w	r3, r3, #3
 8008f1c:	3415      	adds	r4, #21
 8008f1e:	3304      	adds	r3, #4
 8008f20:	42a6      	cmp	r6, r4
 8008f22:	bf38      	it	cc
 8008f24:	2304      	movcc	r3, #4
 8008f26:	441d      	add	r5, r3
 8008f28:	445b      	add	r3, fp
 8008f2a:	461e      	mov	r6, r3
 8008f2c:	462c      	mov	r4, r5
 8008f2e:	4544      	cmp	r4, r8
 8008f30:	d30e      	bcc.n	8008f50 <__mdiff+0xf8>
 8008f32:	f108 0103 	add.w	r1, r8, #3
 8008f36:	1b49      	subs	r1, r1, r5
 8008f38:	f021 0103 	bic.w	r1, r1, #3
 8008f3c:	3d03      	subs	r5, #3
 8008f3e:	45a8      	cmp	r8, r5
 8008f40:	bf38      	it	cc
 8008f42:	2100      	movcc	r1, #0
 8008f44:	440b      	add	r3, r1
 8008f46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f4a:	b191      	cbz	r1, 8008f72 <__mdiff+0x11a>
 8008f4c:	6117      	str	r7, [r2, #16]
 8008f4e:	e79d      	b.n	8008e8c <__mdiff+0x34>
 8008f50:	f854 1b04 	ldr.w	r1, [r4], #4
 8008f54:	46e6      	mov	lr, ip
 8008f56:	0c08      	lsrs	r0, r1, #16
 8008f58:	fa1c fc81 	uxtah	ip, ip, r1
 8008f5c:	4471      	add	r1, lr
 8008f5e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008f62:	b289      	uxth	r1, r1
 8008f64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008f68:	f846 1b04 	str.w	r1, [r6], #4
 8008f6c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008f70:	e7dd      	b.n	8008f2e <__mdiff+0xd6>
 8008f72:	3f01      	subs	r7, #1
 8008f74:	e7e7      	b.n	8008f46 <__mdiff+0xee>
 8008f76:	bf00      	nop
 8008f78:	08009f2f 	.word	0x08009f2f
 8008f7c:	08009fa0 	.word	0x08009fa0

08008f80 <__ulp>:
 8008f80:	b082      	sub	sp, #8
 8008f82:	ed8d 0b00 	vstr	d0, [sp]
 8008f86:	9a01      	ldr	r2, [sp, #4]
 8008f88:	4b0f      	ldr	r3, [pc, #60]	@ (8008fc8 <__ulp+0x48>)
 8008f8a:	4013      	ands	r3, r2
 8008f8c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	dc08      	bgt.n	8008fa6 <__ulp+0x26>
 8008f94:	425b      	negs	r3, r3
 8008f96:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008f9a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008f9e:	da04      	bge.n	8008faa <__ulp+0x2a>
 8008fa0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008fa4:	4113      	asrs	r3, r2
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	e008      	b.n	8008fbc <__ulp+0x3c>
 8008faa:	f1a2 0314 	sub.w	r3, r2, #20
 8008fae:	2b1e      	cmp	r3, #30
 8008fb0:	bfda      	itte	le
 8008fb2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008fb6:	40da      	lsrle	r2, r3
 8008fb8:	2201      	movgt	r2, #1
 8008fba:	2300      	movs	r3, #0
 8008fbc:	4619      	mov	r1, r3
 8008fbe:	4610      	mov	r0, r2
 8008fc0:	ec41 0b10 	vmov	d0, r0, r1
 8008fc4:	b002      	add	sp, #8
 8008fc6:	4770      	bx	lr
 8008fc8:	7ff00000 	.word	0x7ff00000

08008fcc <__b2d>:
 8008fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd0:	6906      	ldr	r6, [r0, #16]
 8008fd2:	f100 0814 	add.w	r8, r0, #20
 8008fd6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008fda:	1f37      	subs	r7, r6, #4
 8008fdc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008fe0:	4610      	mov	r0, r2
 8008fe2:	f7ff fd53 	bl	8008a8c <__hi0bits>
 8008fe6:	f1c0 0320 	rsb	r3, r0, #32
 8008fea:	280a      	cmp	r0, #10
 8008fec:	600b      	str	r3, [r1, #0]
 8008fee:	491b      	ldr	r1, [pc, #108]	@ (800905c <__b2d+0x90>)
 8008ff0:	dc15      	bgt.n	800901e <__b2d+0x52>
 8008ff2:	f1c0 0c0b 	rsb	ip, r0, #11
 8008ff6:	fa22 f30c 	lsr.w	r3, r2, ip
 8008ffa:	45b8      	cmp	r8, r7
 8008ffc:	ea43 0501 	orr.w	r5, r3, r1
 8009000:	bf34      	ite	cc
 8009002:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009006:	2300      	movcs	r3, #0
 8009008:	3015      	adds	r0, #21
 800900a:	fa02 f000 	lsl.w	r0, r2, r0
 800900e:	fa23 f30c 	lsr.w	r3, r3, ip
 8009012:	4303      	orrs	r3, r0
 8009014:	461c      	mov	r4, r3
 8009016:	ec45 4b10 	vmov	d0, r4, r5
 800901a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800901e:	45b8      	cmp	r8, r7
 8009020:	bf3a      	itte	cc
 8009022:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009026:	f1a6 0708 	subcc.w	r7, r6, #8
 800902a:	2300      	movcs	r3, #0
 800902c:	380b      	subs	r0, #11
 800902e:	d012      	beq.n	8009056 <__b2d+0x8a>
 8009030:	f1c0 0120 	rsb	r1, r0, #32
 8009034:	fa23 f401 	lsr.w	r4, r3, r1
 8009038:	4082      	lsls	r2, r0
 800903a:	4322      	orrs	r2, r4
 800903c:	4547      	cmp	r7, r8
 800903e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009042:	bf8c      	ite	hi
 8009044:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009048:	2200      	movls	r2, #0
 800904a:	4083      	lsls	r3, r0
 800904c:	40ca      	lsrs	r2, r1
 800904e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009052:	4313      	orrs	r3, r2
 8009054:	e7de      	b.n	8009014 <__b2d+0x48>
 8009056:	ea42 0501 	orr.w	r5, r2, r1
 800905a:	e7db      	b.n	8009014 <__b2d+0x48>
 800905c:	3ff00000 	.word	0x3ff00000

08009060 <__d2b>:
 8009060:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009064:	460f      	mov	r7, r1
 8009066:	2101      	movs	r1, #1
 8009068:	ec59 8b10 	vmov	r8, r9, d0
 800906c:	4616      	mov	r6, r2
 800906e:	f7ff fc1b 	bl	80088a8 <_Balloc>
 8009072:	4604      	mov	r4, r0
 8009074:	b930      	cbnz	r0, 8009084 <__d2b+0x24>
 8009076:	4602      	mov	r2, r0
 8009078:	4b23      	ldr	r3, [pc, #140]	@ (8009108 <__d2b+0xa8>)
 800907a:	4824      	ldr	r0, [pc, #144]	@ (800910c <__d2b+0xac>)
 800907c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009080:	f000 fb72 	bl	8009768 <__assert_func>
 8009084:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009088:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800908c:	b10d      	cbz	r5, 8009092 <__d2b+0x32>
 800908e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009092:	9301      	str	r3, [sp, #4]
 8009094:	f1b8 0300 	subs.w	r3, r8, #0
 8009098:	d023      	beq.n	80090e2 <__d2b+0x82>
 800909a:	4668      	mov	r0, sp
 800909c:	9300      	str	r3, [sp, #0]
 800909e:	f7ff fd14 	bl	8008aca <__lo0bits>
 80090a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80090a6:	b1d0      	cbz	r0, 80090de <__d2b+0x7e>
 80090a8:	f1c0 0320 	rsb	r3, r0, #32
 80090ac:	fa02 f303 	lsl.w	r3, r2, r3
 80090b0:	430b      	orrs	r3, r1
 80090b2:	40c2      	lsrs	r2, r0
 80090b4:	6163      	str	r3, [r4, #20]
 80090b6:	9201      	str	r2, [sp, #4]
 80090b8:	9b01      	ldr	r3, [sp, #4]
 80090ba:	61a3      	str	r3, [r4, #24]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	bf0c      	ite	eq
 80090c0:	2201      	moveq	r2, #1
 80090c2:	2202      	movne	r2, #2
 80090c4:	6122      	str	r2, [r4, #16]
 80090c6:	b1a5      	cbz	r5, 80090f2 <__d2b+0x92>
 80090c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80090cc:	4405      	add	r5, r0
 80090ce:	603d      	str	r5, [r7, #0]
 80090d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80090d4:	6030      	str	r0, [r6, #0]
 80090d6:	4620      	mov	r0, r4
 80090d8:	b003      	add	sp, #12
 80090da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80090de:	6161      	str	r1, [r4, #20]
 80090e0:	e7ea      	b.n	80090b8 <__d2b+0x58>
 80090e2:	a801      	add	r0, sp, #4
 80090e4:	f7ff fcf1 	bl	8008aca <__lo0bits>
 80090e8:	9b01      	ldr	r3, [sp, #4]
 80090ea:	6163      	str	r3, [r4, #20]
 80090ec:	3020      	adds	r0, #32
 80090ee:	2201      	movs	r2, #1
 80090f0:	e7e8      	b.n	80090c4 <__d2b+0x64>
 80090f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80090f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80090fa:	6038      	str	r0, [r7, #0]
 80090fc:	6918      	ldr	r0, [r3, #16]
 80090fe:	f7ff fcc5 	bl	8008a8c <__hi0bits>
 8009102:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009106:	e7e5      	b.n	80090d4 <__d2b+0x74>
 8009108:	08009f2f 	.word	0x08009f2f
 800910c:	08009fa0 	.word	0x08009fa0

08009110 <__ratio>:
 8009110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009114:	b085      	sub	sp, #20
 8009116:	e9cd 1000 	strd	r1, r0, [sp]
 800911a:	a902      	add	r1, sp, #8
 800911c:	f7ff ff56 	bl	8008fcc <__b2d>
 8009120:	9800      	ldr	r0, [sp, #0]
 8009122:	a903      	add	r1, sp, #12
 8009124:	ec55 4b10 	vmov	r4, r5, d0
 8009128:	f7ff ff50 	bl	8008fcc <__b2d>
 800912c:	9b01      	ldr	r3, [sp, #4]
 800912e:	6919      	ldr	r1, [r3, #16]
 8009130:	9b00      	ldr	r3, [sp, #0]
 8009132:	691b      	ldr	r3, [r3, #16]
 8009134:	1ac9      	subs	r1, r1, r3
 8009136:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800913a:	1a9b      	subs	r3, r3, r2
 800913c:	ec5b ab10 	vmov	sl, fp, d0
 8009140:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009144:	2b00      	cmp	r3, #0
 8009146:	bfce      	itee	gt
 8009148:	462a      	movgt	r2, r5
 800914a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800914e:	465a      	movle	r2, fp
 8009150:	462f      	mov	r7, r5
 8009152:	46d9      	mov	r9, fp
 8009154:	bfcc      	ite	gt
 8009156:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800915a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800915e:	464b      	mov	r3, r9
 8009160:	4652      	mov	r2, sl
 8009162:	4620      	mov	r0, r4
 8009164:	4639      	mov	r1, r7
 8009166:	f7f7 fb79 	bl	800085c <__aeabi_ddiv>
 800916a:	ec41 0b10 	vmov	d0, r0, r1
 800916e:	b005      	add	sp, #20
 8009170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009174 <__copybits>:
 8009174:	3901      	subs	r1, #1
 8009176:	b570      	push	{r4, r5, r6, lr}
 8009178:	1149      	asrs	r1, r1, #5
 800917a:	6914      	ldr	r4, [r2, #16]
 800917c:	3101      	adds	r1, #1
 800917e:	f102 0314 	add.w	r3, r2, #20
 8009182:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009186:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800918a:	1f05      	subs	r5, r0, #4
 800918c:	42a3      	cmp	r3, r4
 800918e:	d30c      	bcc.n	80091aa <__copybits+0x36>
 8009190:	1aa3      	subs	r3, r4, r2
 8009192:	3b11      	subs	r3, #17
 8009194:	f023 0303 	bic.w	r3, r3, #3
 8009198:	3211      	adds	r2, #17
 800919a:	42a2      	cmp	r2, r4
 800919c:	bf88      	it	hi
 800919e:	2300      	movhi	r3, #0
 80091a0:	4418      	add	r0, r3
 80091a2:	2300      	movs	r3, #0
 80091a4:	4288      	cmp	r0, r1
 80091a6:	d305      	bcc.n	80091b4 <__copybits+0x40>
 80091a8:	bd70      	pop	{r4, r5, r6, pc}
 80091aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80091ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80091b2:	e7eb      	b.n	800918c <__copybits+0x18>
 80091b4:	f840 3b04 	str.w	r3, [r0], #4
 80091b8:	e7f4      	b.n	80091a4 <__copybits+0x30>

080091ba <__any_on>:
 80091ba:	f100 0214 	add.w	r2, r0, #20
 80091be:	6900      	ldr	r0, [r0, #16]
 80091c0:	114b      	asrs	r3, r1, #5
 80091c2:	4298      	cmp	r0, r3
 80091c4:	b510      	push	{r4, lr}
 80091c6:	db11      	blt.n	80091ec <__any_on+0x32>
 80091c8:	dd0a      	ble.n	80091e0 <__any_on+0x26>
 80091ca:	f011 011f 	ands.w	r1, r1, #31
 80091ce:	d007      	beq.n	80091e0 <__any_on+0x26>
 80091d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80091d4:	fa24 f001 	lsr.w	r0, r4, r1
 80091d8:	fa00 f101 	lsl.w	r1, r0, r1
 80091dc:	428c      	cmp	r4, r1
 80091de:	d10b      	bne.n	80091f8 <__any_on+0x3e>
 80091e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d803      	bhi.n	80091f0 <__any_on+0x36>
 80091e8:	2000      	movs	r0, #0
 80091ea:	bd10      	pop	{r4, pc}
 80091ec:	4603      	mov	r3, r0
 80091ee:	e7f7      	b.n	80091e0 <__any_on+0x26>
 80091f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80091f4:	2900      	cmp	r1, #0
 80091f6:	d0f5      	beq.n	80091e4 <__any_on+0x2a>
 80091f8:	2001      	movs	r0, #1
 80091fa:	e7f6      	b.n	80091ea <__any_on+0x30>

080091fc <_strtol_l.isra.0>:
 80091fc:	2b24      	cmp	r3, #36	@ 0x24
 80091fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009202:	4686      	mov	lr, r0
 8009204:	4690      	mov	r8, r2
 8009206:	d801      	bhi.n	800920c <_strtol_l.isra.0+0x10>
 8009208:	2b01      	cmp	r3, #1
 800920a:	d106      	bne.n	800921a <_strtol_l.isra.0+0x1e>
 800920c:	f7fe f85c 	bl	80072c8 <__errno>
 8009210:	2316      	movs	r3, #22
 8009212:	6003      	str	r3, [r0, #0]
 8009214:	2000      	movs	r0, #0
 8009216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800921a:	4834      	ldr	r0, [pc, #208]	@ (80092ec <_strtol_l.isra.0+0xf0>)
 800921c:	460d      	mov	r5, r1
 800921e:	462a      	mov	r2, r5
 8009220:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009224:	5d06      	ldrb	r6, [r0, r4]
 8009226:	f016 0608 	ands.w	r6, r6, #8
 800922a:	d1f8      	bne.n	800921e <_strtol_l.isra.0+0x22>
 800922c:	2c2d      	cmp	r4, #45	@ 0x2d
 800922e:	d110      	bne.n	8009252 <_strtol_l.isra.0+0x56>
 8009230:	782c      	ldrb	r4, [r5, #0]
 8009232:	2601      	movs	r6, #1
 8009234:	1c95      	adds	r5, r2, #2
 8009236:	f033 0210 	bics.w	r2, r3, #16
 800923a:	d115      	bne.n	8009268 <_strtol_l.isra.0+0x6c>
 800923c:	2c30      	cmp	r4, #48	@ 0x30
 800923e:	d10d      	bne.n	800925c <_strtol_l.isra.0+0x60>
 8009240:	782a      	ldrb	r2, [r5, #0]
 8009242:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009246:	2a58      	cmp	r2, #88	@ 0x58
 8009248:	d108      	bne.n	800925c <_strtol_l.isra.0+0x60>
 800924a:	786c      	ldrb	r4, [r5, #1]
 800924c:	3502      	adds	r5, #2
 800924e:	2310      	movs	r3, #16
 8009250:	e00a      	b.n	8009268 <_strtol_l.isra.0+0x6c>
 8009252:	2c2b      	cmp	r4, #43	@ 0x2b
 8009254:	bf04      	itt	eq
 8009256:	782c      	ldrbeq	r4, [r5, #0]
 8009258:	1c95      	addeq	r5, r2, #2
 800925a:	e7ec      	b.n	8009236 <_strtol_l.isra.0+0x3a>
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1f6      	bne.n	800924e <_strtol_l.isra.0+0x52>
 8009260:	2c30      	cmp	r4, #48	@ 0x30
 8009262:	bf14      	ite	ne
 8009264:	230a      	movne	r3, #10
 8009266:	2308      	moveq	r3, #8
 8009268:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800926c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8009270:	2200      	movs	r2, #0
 8009272:	fbbc f9f3 	udiv	r9, ip, r3
 8009276:	4610      	mov	r0, r2
 8009278:	fb03 ca19 	mls	sl, r3, r9, ip
 800927c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009280:	2f09      	cmp	r7, #9
 8009282:	d80f      	bhi.n	80092a4 <_strtol_l.isra.0+0xa8>
 8009284:	463c      	mov	r4, r7
 8009286:	42a3      	cmp	r3, r4
 8009288:	dd1b      	ble.n	80092c2 <_strtol_l.isra.0+0xc6>
 800928a:	1c57      	adds	r7, r2, #1
 800928c:	d007      	beq.n	800929e <_strtol_l.isra.0+0xa2>
 800928e:	4581      	cmp	r9, r0
 8009290:	d314      	bcc.n	80092bc <_strtol_l.isra.0+0xc0>
 8009292:	d101      	bne.n	8009298 <_strtol_l.isra.0+0x9c>
 8009294:	45a2      	cmp	sl, r4
 8009296:	db11      	blt.n	80092bc <_strtol_l.isra.0+0xc0>
 8009298:	fb00 4003 	mla	r0, r0, r3, r4
 800929c:	2201      	movs	r2, #1
 800929e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80092a2:	e7eb      	b.n	800927c <_strtol_l.isra.0+0x80>
 80092a4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80092a8:	2f19      	cmp	r7, #25
 80092aa:	d801      	bhi.n	80092b0 <_strtol_l.isra.0+0xb4>
 80092ac:	3c37      	subs	r4, #55	@ 0x37
 80092ae:	e7ea      	b.n	8009286 <_strtol_l.isra.0+0x8a>
 80092b0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80092b4:	2f19      	cmp	r7, #25
 80092b6:	d804      	bhi.n	80092c2 <_strtol_l.isra.0+0xc6>
 80092b8:	3c57      	subs	r4, #87	@ 0x57
 80092ba:	e7e4      	b.n	8009286 <_strtol_l.isra.0+0x8a>
 80092bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80092c0:	e7ed      	b.n	800929e <_strtol_l.isra.0+0xa2>
 80092c2:	1c53      	adds	r3, r2, #1
 80092c4:	d108      	bne.n	80092d8 <_strtol_l.isra.0+0xdc>
 80092c6:	2322      	movs	r3, #34	@ 0x22
 80092c8:	f8ce 3000 	str.w	r3, [lr]
 80092cc:	4660      	mov	r0, ip
 80092ce:	f1b8 0f00 	cmp.w	r8, #0
 80092d2:	d0a0      	beq.n	8009216 <_strtol_l.isra.0+0x1a>
 80092d4:	1e69      	subs	r1, r5, #1
 80092d6:	e006      	b.n	80092e6 <_strtol_l.isra.0+0xea>
 80092d8:	b106      	cbz	r6, 80092dc <_strtol_l.isra.0+0xe0>
 80092da:	4240      	negs	r0, r0
 80092dc:	f1b8 0f00 	cmp.w	r8, #0
 80092e0:	d099      	beq.n	8009216 <_strtol_l.isra.0+0x1a>
 80092e2:	2a00      	cmp	r2, #0
 80092e4:	d1f6      	bne.n	80092d4 <_strtol_l.isra.0+0xd8>
 80092e6:	f8c8 1000 	str.w	r1, [r8]
 80092ea:	e794      	b.n	8009216 <_strtol_l.isra.0+0x1a>
 80092ec:	0800a199 	.word	0x0800a199

080092f0 <_strtol_r>:
 80092f0:	f7ff bf84 	b.w	80091fc <_strtol_l.isra.0>

080092f4 <__ascii_wctomb>:
 80092f4:	4603      	mov	r3, r0
 80092f6:	4608      	mov	r0, r1
 80092f8:	b141      	cbz	r1, 800930c <__ascii_wctomb+0x18>
 80092fa:	2aff      	cmp	r2, #255	@ 0xff
 80092fc:	d904      	bls.n	8009308 <__ascii_wctomb+0x14>
 80092fe:	228a      	movs	r2, #138	@ 0x8a
 8009300:	601a      	str	r2, [r3, #0]
 8009302:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009306:	4770      	bx	lr
 8009308:	700a      	strb	r2, [r1, #0]
 800930a:	2001      	movs	r0, #1
 800930c:	4770      	bx	lr

0800930e <__ssputs_r>:
 800930e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009312:	688e      	ldr	r6, [r1, #8]
 8009314:	461f      	mov	r7, r3
 8009316:	42be      	cmp	r6, r7
 8009318:	680b      	ldr	r3, [r1, #0]
 800931a:	4682      	mov	sl, r0
 800931c:	460c      	mov	r4, r1
 800931e:	4690      	mov	r8, r2
 8009320:	d82d      	bhi.n	800937e <__ssputs_r+0x70>
 8009322:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009326:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800932a:	d026      	beq.n	800937a <__ssputs_r+0x6c>
 800932c:	6965      	ldr	r5, [r4, #20]
 800932e:	6909      	ldr	r1, [r1, #16]
 8009330:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009334:	eba3 0901 	sub.w	r9, r3, r1
 8009338:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800933c:	1c7b      	adds	r3, r7, #1
 800933e:	444b      	add	r3, r9
 8009340:	106d      	asrs	r5, r5, #1
 8009342:	429d      	cmp	r5, r3
 8009344:	bf38      	it	cc
 8009346:	461d      	movcc	r5, r3
 8009348:	0553      	lsls	r3, r2, #21
 800934a:	d527      	bpl.n	800939c <__ssputs_r+0x8e>
 800934c:	4629      	mov	r1, r5
 800934e:	f7ff fa0d 	bl	800876c <_malloc_r>
 8009352:	4606      	mov	r6, r0
 8009354:	b360      	cbz	r0, 80093b0 <__ssputs_r+0xa2>
 8009356:	6921      	ldr	r1, [r4, #16]
 8009358:	464a      	mov	r2, r9
 800935a:	f7fd ffe2 	bl	8007322 <memcpy>
 800935e:	89a3      	ldrh	r3, [r4, #12]
 8009360:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009364:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009368:	81a3      	strh	r3, [r4, #12]
 800936a:	6126      	str	r6, [r4, #16]
 800936c:	6165      	str	r5, [r4, #20]
 800936e:	444e      	add	r6, r9
 8009370:	eba5 0509 	sub.w	r5, r5, r9
 8009374:	6026      	str	r6, [r4, #0]
 8009376:	60a5      	str	r5, [r4, #8]
 8009378:	463e      	mov	r6, r7
 800937a:	42be      	cmp	r6, r7
 800937c:	d900      	bls.n	8009380 <__ssputs_r+0x72>
 800937e:	463e      	mov	r6, r7
 8009380:	6820      	ldr	r0, [r4, #0]
 8009382:	4632      	mov	r2, r6
 8009384:	4641      	mov	r1, r8
 8009386:	f000 f9c5 	bl	8009714 <memmove>
 800938a:	68a3      	ldr	r3, [r4, #8]
 800938c:	1b9b      	subs	r3, r3, r6
 800938e:	60a3      	str	r3, [r4, #8]
 8009390:	6823      	ldr	r3, [r4, #0]
 8009392:	4433      	add	r3, r6
 8009394:	6023      	str	r3, [r4, #0]
 8009396:	2000      	movs	r0, #0
 8009398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800939c:	462a      	mov	r2, r5
 800939e:	f000 fa15 	bl	80097cc <_realloc_r>
 80093a2:	4606      	mov	r6, r0
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d1e0      	bne.n	800936a <__ssputs_r+0x5c>
 80093a8:	6921      	ldr	r1, [r4, #16]
 80093aa:	4650      	mov	r0, sl
 80093ac:	f7fe fe30 	bl	8008010 <_free_r>
 80093b0:	230c      	movs	r3, #12
 80093b2:	f8ca 3000 	str.w	r3, [sl]
 80093b6:	89a3      	ldrh	r3, [r4, #12]
 80093b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093bc:	81a3      	strh	r3, [r4, #12]
 80093be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093c2:	e7e9      	b.n	8009398 <__ssputs_r+0x8a>

080093c4 <_svfiprintf_r>:
 80093c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c8:	4698      	mov	r8, r3
 80093ca:	898b      	ldrh	r3, [r1, #12]
 80093cc:	061b      	lsls	r3, r3, #24
 80093ce:	b09d      	sub	sp, #116	@ 0x74
 80093d0:	4607      	mov	r7, r0
 80093d2:	460d      	mov	r5, r1
 80093d4:	4614      	mov	r4, r2
 80093d6:	d510      	bpl.n	80093fa <_svfiprintf_r+0x36>
 80093d8:	690b      	ldr	r3, [r1, #16]
 80093da:	b973      	cbnz	r3, 80093fa <_svfiprintf_r+0x36>
 80093dc:	2140      	movs	r1, #64	@ 0x40
 80093de:	f7ff f9c5 	bl	800876c <_malloc_r>
 80093e2:	6028      	str	r0, [r5, #0]
 80093e4:	6128      	str	r0, [r5, #16]
 80093e6:	b930      	cbnz	r0, 80093f6 <_svfiprintf_r+0x32>
 80093e8:	230c      	movs	r3, #12
 80093ea:	603b      	str	r3, [r7, #0]
 80093ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093f0:	b01d      	add	sp, #116	@ 0x74
 80093f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f6:	2340      	movs	r3, #64	@ 0x40
 80093f8:	616b      	str	r3, [r5, #20]
 80093fa:	2300      	movs	r3, #0
 80093fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80093fe:	2320      	movs	r3, #32
 8009400:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009404:	f8cd 800c 	str.w	r8, [sp, #12]
 8009408:	2330      	movs	r3, #48	@ 0x30
 800940a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80095a8 <_svfiprintf_r+0x1e4>
 800940e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009412:	f04f 0901 	mov.w	r9, #1
 8009416:	4623      	mov	r3, r4
 8009418:	469a      	mov	sl, r3
 800941a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800941e:	b10a      	cbz	r2, 8009424 <_svfiprintf_r+0x60>
 8009420:	2a25      	cmp	r2, #37	@ 0x25
 8009422:	d1f9      	bne.n	8009418 <_svfiprintf_r+0x54>
 8009424:	ebba 0b04 	subs.w	fp, sl, r4
 8009428:	d00b      	beq.n	8009442 <_svfiprintf_r+0x7e>
 800942a:	465b      	mov	r3, fp
 800942c:	4622      	mov	r2, r4
 800942e:	4629      	mov	r1, r5
 8009430:	4638      	mov	r0, r7
 8009432:	f7ff ff6c 	bl	800930e <__ssputs_r>
 8009436:	3001      	adds	r0, #1
 8009438:	f000 80a7 	beq.w	800958a <_svfiprintf_r+0x1c6>
 800943c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800943e:	445a      	add	r2, fp
 8009440:	9209      	str	r2, [sp, #36]	@ 0x24
 8009442:	f89a 3000 	ldrb.w	r3, [sl]
 8009446:	2b00      	cmp	r3, #0
 8009448:	f000 809f 	beq.w	800958a <_svfiprintf_r+0x1c6>
 800944c:	2300      	movs	r3, #0
 800944e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009452:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009456:	f10a 0a01 	add.w	sl, sl, #1
 800945a:	9304      	str	r3, [sp, #16]
 800945c:	9307      	str	r3, [sp, #28]
 800945e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009462:	931a      	str	r3, [sp, #104]	@ 0x68
 8009464:	4654      	mov	r4, sl
 8009466:	2205      	movs	r2, #5
 8009468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800946c:	484e      	ldr	r0, [pc, #312]	@ (80095a8 <_svfiprintf_r+0x1e4>)
 800946e:	f7f6 feb7 	bl	80001e0 <memchr>
 8009472:	9a04      	ldr	r2, [sp, #16]
 8009474:	b9d8      	cbnz	r0, 80094ae <_svfiprintf_r+0xea>
 8009476:	06d0      	lsls	r0, r2, #27
 8009478:	bf44      	itt	mi
 800947a:	2320      	movmi	r3, #32
 800947c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009480:	0711      	lsls	r1, r2, #28
 8009482:	bf44      	itt	mi
 8009484:	232b      	movmi	r3, #43	@ 0x2b
 8009486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800948a:	f89a 3000 	ldrb.w	r3, [sl]
 800948e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009490:	d015      	beq.n	80094be <_svfiprintf_r+0xfa>
 8009492:	9a07      	ldr	r2, [sp, #28]
 8009494:	4654      	mov	r4, sl
 8009496:	2000      	movs	r0, #0
 8009498:	f04f 0c0a 	mov.w	ip, #10
 800949c:	4621      	mov	r1, r4
 800949e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094a2:	3b30      	subs	r3, #48	@ 0x30
 80094a4:	2b09      	cmp	r3, #9
 80094a6:	d94b      	bls.n	8009540 <_svfiprintf_r+0x17c>
 80094a8:	b1b0      	cbz	r0, 80094d8 <_svfiprintf_r+0x114>
 80094aa:	9207      	str	r2, [sp, #28]
 80094ac:	e014      	b.n	80094d8 <_svfiprintf_r+0x114>
 80094ae:	eba0 0308 	sub.w	r3, r0, r8
 80094b2:	fa09 f303 	lsl.w	r3, r9, r3
 80094b6:	4313      	orrs	r3, r2
 80094b8:	9304      	str	r3, [sp, #16]
 80094ba:	46a2      	mov	sl, r4
 80094bc:	e7d2      	b.n	8009464 <_svfiprintf_r+0xa0>
 80094be:	9b03      	ldr	r3, [sp, #12]
 80094c0:	1d19      	adds	r1, r3, #4
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	9103      	str	r1, [sp, #12]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	bfbb      	ittet	lt
 80094ca:	425b      	neglt	r3, r3
 80094cc:	f042 0202 	orrlt.w	r2, r2, #2
 80094d0:	9307      	strge	r3, [sp, #28]
 80094d2:	9307      	strlt	r3, [sp, #28]
 80094d4:	bfb8      	it	lt
 80094d6:	9204      	strlt	r2, [sp, #16]
 80094d8:	7823      	ldrb	r3, [r4, #0]
 80094da:	2b2e      	cmp	r3, #46	@ 0x2e
 80094dc:	d10a      	bne.n	80094f4 <_svfiprintf_r+0x130>
 80094de:	7863      	ldrb	r3, [r4, #1]
 80094e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80094e2:	d132      	bne.n	800954a <_svfiprintf_r+0x186>
 80094e4:	9b03      	ldr	r3, [sp, #12]
 80094e6:	1d1a      	adds	r2, r3, #4
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	9203      	str	r2, [sp, #12]
 80094ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094f0:	3402      	adds	r4, #2
 80094f2:	9305      	str	r3, [sp, #20]
 80094f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80095b8 <_svfiprintf_r+0x1f4>
 80094f8:	7821      	ldrb	r1, [r4, #0]
 80094fa:	2203      	movs	r2, #3
 80094fc:	4650      	mov	r0, sl
 80094fe:	f7f6 fe6f 	bl	80001e0 <memchr>
 8009502:	b138      	cbz	r0, 8009514 <_svfiprintf_r+0x150>
 8009504:	9b04      	ldr	r3, [sp, #16]
 8009506:	eba0 000a 	sub.w	r0, r0, sl
 800950a:	2240      	movs	r2, #64	@ 0x40
 800950c:	4082      	lsls	r2, r0
 800950e:	4313      	orrs	r3, r2
 8009510:	3401      	adds	r4, #1
 8009512:	9304      	str	r3, [sp, #16]
 8009514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009518:	4824      	ldr	r0, [pc, #144]	@ (80095ac <_svfiprintf_r+0x1e8>)
 800951a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800951e:	2206      	movs	r2, #6
 8009520:	f7f6 fe5e 	bl	80001e0 <memchr>
 8009524:	2800      	cmp	r0, #0
 8009526:	d036      	beq.n	8009596 <_svfiprintf_r+0x1d2>
 8009528:	4b21      	ldr	r3, [pc, #132]	@ (80095b0 <_svfiprintf_r+0x1ec>)
 800952a:	bb1b      	cbnz	r3, 8009574 <_svfiprintf_r+0x1b0>
 800952c:	9b03      	ldr	r3, [sp, #12]
 800952e:	3307      	adds	r3, #7
 8009530:	f023 0307 	bic.w	r3, r3, #7
 8009534:	3308      	adds	r3, #8
 8009536:	9303      	str	r3, [sp, #12]
 8009538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800953a:	4433      	add	r3, r6
 800953c:	9309      	str	r3, [sp, #36]	@ 0x24
 800953e:	e76a      	b.n	8009416 <_svfiprintf_r+0x52>
 8009540:	fb0c 3202 	mla	r2, ip, r2, r3
 8009544:	460c      	mov	r4, r1
 8009546:	2001      	movs	r0, #1
 8009548:	e7a8      	b.n	800949c <_svfiprintf_r+0xd8>
 800954a:	2300      	movs	r3, #0
 800954c:	3401      	adds	r4, #1
 800954e:	9305      	str	r3, [sp, #20]
 8009550:	4619      	mov	r1, r3
 8009552:	f04f 0c0a 	mov.w	ip, #10
 8009556:	4620      	mov	r0, r4
 8009558:	f810 2b01 	ldrb.w	r2, [r0], #1
 800955c:	3a30      	subs	r2, #48	@ 0x30
 800955e:	2a09      	cmp	r2, #9
 8009560:	d903      	bls.n	800956a <_svfiprintf_r+0x1a6>
 8009562:	2b00      	cmp	r3, #0
 8009564:	d0c6      	beq.n	80094f4 <_svfiprintf_r+0x130>
 8009566:	9105      	str	r1, [sp, #20]
 8009568:	e7c4      	b.n	80094f4 <_svfiprintf_r+0x130>
 800956a:	fb0c 2101 	mla	r1, ip, r1, r2
 800956e:	4604      	mov	r4, r0
 8009570:	2301      	movs	r3, #1
 8009572:	e7f0      	b.n	8009556 <_svfiprintf_r+0x192>
 8009574:	ab03      	add	r3, sp, #12
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	462a      	mov	r2, r5
 800957a:	4b0e      	ldr	r3, [pc, #56]	@ (80095b4 <_svfiprintf_r+0x1f0>)
 800957c:	a904      	add	r1, sp, #16
 800957e:	4638      	mov	r0, r7
 8009580:	f7fc ff1c 	bl	80063bc <_printf_float>
 8009584:	1c42      	adds	r2, r0, #1
 8009586:	4606      	mov	r6, r0
 8009588:	d1d6      	bne.n	8009538 <_svfiprintf_r+0x174>
 800958a:	89ab      	ldrh	r3, [r5, #12]
 800958c:	065b      	lsls	r3, r3, #25
 800958e:	f53f af2d 	bmi.w	80093ec <_svfiprintf_r+0x28>
 8009592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009594:	e72c      	b.n	80093f0 <_svfiprintf_r+0x2c>
 8009596:	ab03      	add	r3, sp, #12
 8009598:	9300      	str	r3, [sp, #0]
 800959a:	462a      	mov	r2, r5
 800959c:	4b05      	ldr	r3, [pc, #20]	@ (80095b4 <_svfiprintf_r+0x1f0>)
 800959e:	a904      	add	r1, sp, #16
 80095a0:	4638      	mov	r0, r7
 80095a2:	f7fd f9a3 	bl	80068ec <_printf_i>
 80095a6:	e7ed      	b.n	8009584 <_svfiprintf_r+0x1c0>
 80095a8:	08009ff9 	.word	0x08009ff9
 80095ac:	0800a003 	.word	0x0800a003
 80095b0:	080063bd 	.word	0x080063bd
 80095b4:	0800930f 	.word	0x0800930f
 80095b8:	08009fff 	.word	0x08009fff

080095bc <__sflush_r>:
 80095bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80095c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095c4:	0716      	lsls	r6, r2, #28
 80095c6:	4605      	mov	r5, r0
 80095c8:	460c      	mov	r4, r1
 80095ca:	d454      	bmi.n	8009676 <__sflush_r+0xba>
 80095cc:	684b      	ldr	r3, [r1, #4]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	dc02      	bgt.n	80095d8 <__sflush_r+0x1c>
 80095d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	dd48      	ble.n	800966a <__sflush_r+0xae>
 80095d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80095da:	2e00      	cmp	r6, #0
 80095dc:	d045      	beq.n	800966a <__sflush_r+0xae>
 80095de:	2300      	movs	r3, #0
 80095e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80095e4:	682f      	ldr	r7, [r5, #0]
 80095e6:	6a21      	ldr	r1, [r4, #32]
 80095e8:	602b      	str	r3, [r5, #0]
 80095ea:	d030      	beq.n	800964e <__sflush_r+0x92>
 80095ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80095ee:	89a3      	ldrh	r3, [r4, #12]
 80095f0:	0759      	lsls	r1, r3, #29
 80095f2:	d505      	bpl.n	8009600 <__sflush_r+0x44>
 80095f4:	6863      	ldr	r3, [r4, #4]
 80095f6:	1ad2      	subs	r2, r2, r3
 80095f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80095fa:	b10b      	cbz	r3, 8009600 <__sflush_r+0x44>
 80095fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80095fe:	1ad2      	subs	r2, r2, r3
 8009600:	2300      	movs	r3, #0
 8009602:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009604:	6a21      	ldr	r1, [r4, #32]
 8009606:	4628      	mov	r0, r5
 8009608:	47b0      	blx	r6
 800960a:	1c43      	adds	r3, r0, #1
 800960c:	89a3      	ldrh	r3, [r4, #12]
 800960e:	d106      	bne.n	800961e <__sflush_r+0x62>
 8009610:	6829      	ldr	r1, [r5, #0]
 8009612:	291d      	cmp	r1, #29
 8009614:	d82b      	bhi.n	800966e <__sflush_r+0xb2>
 8009616:	4a2a      	ldr	r2, [pc, #168]	@ (80096c0 <__sflush_r+0x104>)
 8009618:	40ca      	lsrs	r2, r1
 800961a:	07d6      	lsls	r6, r2, #31
 800961c:	d527      	bpl.n	800966e <__sflush_r+0xb2>
 800961e:	2200      	movs	r2, #0
 8009620:	6062      	str	r2, [r4, #4]
 8009622:	04d9      	lsls	r1, r3, #19
 8009624:	6922      	ldr	r2, [r4, #16]
 8009626:	6022      	str	r2, [r4, #0]
 8009628:	d504      	bpl.n	8009634 <__sflush_r+0x78>
 800962a:	1c42      	adds	r2, r0, #1
 800962c:	d101      	bne.n	8009632 <__sflush_r+0x76>
 800962e:	682b      	ldr	r3, [r5, #0]
 8009630:	b903      	cbnz	r3, 8009634 <__sflush_r+0x78>
 8009632:	6560      	str	r0, [r4, #84]	@ 0x54
 8009634:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009636:	602f      	str	r7, [r5, #0]
 8009638:	b1b9      	cbz	r1, 800966a <__sflush_r+0xae>
 800963a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800963e:	4299      	cmp	r1, r3
 8009640:	d002      	beq.n	8009648 <__sflush_r+0x8c>
 8009642:	4628      	mov	r0, r5
 8009644:	f7fe fce4 	bl	8008010 <_free_r>
 8009648:	2300      	movs	r3, #0
 800964a:	6363      	str	r3, [r4, #52]	@ 0x34
 800964c:	e00d      	b.n	800966a <__sflush_r+0xae>
 800964e:	2301      	movs	r3, #1
 8009650:	4628      	mov	r0, r5
 8009652:	47b0      	blx	r6
 8009654:	4602      	mov	r2, r0
 8009656:	1c50      	adds	r0, r2, #1
 8009658:	d1c9      	bne.n	80095ee <__sflush_r+0x32>
 800965a:	682b      	ldr	r3, [r5, #0]
 800965c:	2b00      	cmp	r3, #0
 800965e:	d0c6      	beq.n	80095ee <__sflush_r+0x32>
 8009660:	2b1d      	cmp	r3, #29
 8009662:	d001      	beq.n	8009668 <__sflush_r+0xac>
 8009664:	2b16      	cmp	r3, #22
 8009666:	d11e      	bne.n	80096a6 <__sflush_r+0xea>
 8009668:	602f      	str	r7, [r5, #0]
 800966a:	2000      	movs	r0, #0
 800966c:	e022      	b.n	80096b4 <__sflush_r+0xf8>
 800966e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009672:	b21b      	sxth	r3, r3
 8009674:	e01b      	b.n	80096ae <__sflush_r+0xf2>
 8009676:	690f      	ldr	r7, [r1, #16]
 8009678:	2f00      	cmp	r7, #0
 800967a:	d0f6      	beq.n	800966a <__sflush_r+0xae>
 800967c:	0793      	lsls	r3, r2, #30
 800967e:	680e      	ldr	r6, [r1, #0]
 8009680:	bf08      	it	eq
 8009682:	694b      	ldreq	r3, [r1, #20]
 8009684:	600f      	str	r7, [r1, #0]
 8009686:	bf18      	it	ne
 8009688:	2300      	movne	r3, #0
 800968a:	eba6 0807 	sub.w	r8, r6, r7
 800968e:	608b      	str	r3, [r1, #8]
 8009690:	f1b8 0f00 	cmp.w	r8, #0
 8009694:	dde9      	ble.n	800966a <__sflush_r+0xae>
 8009696:	6a21      	ldr	r1, [r4, #32]
 8009698:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800969a:	4643      	mov	r3, r8
 800969c:	463a      	mov	r2, r7
 800969e:	4628      	mov	r0, r5
 80096a0:	47b0      	blx	r6
 80096a2:	2800      	cmp	r0, #0
 80096a4:	dc08      	bgt.n	80096b8 <__sflush_r+0xfc>
 80096a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80096ae:	81a3      	strh	r3, [r4, #12]
 80096b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80096b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096b8:	4407      	add	r7, r0
 80096ba:	eba8 0800 	sub.w	r8, r8, r0
 80096be:	e7e7      	b.n	8009690 <__sflush_r+0xd4>
 80096c0:	20400001 	.word	0x20400001

080096c4 <_fflush_r>:
 80096c4:	b538      	push	{r3, r4, r5, lr}
 80096c6:	690b      	ldr	r3, [r1, #16]
 80096c8:	4605      	mov	r5, r0
 80096ca:	460c      	mov	r4, r1
 80096cc:	b913      	cbnz	r3, 80096d4 <_fflush_r+0x10>
 80096ce:	2500      	movs	r5, #0
 80096d0:	4628      	mov	r0, r5
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	b118      	cbz	r0, 80096de <_fflush_r+0x1a>
 80096d6:	6a03      	ldr	r3, [r0, #32]
 80096d8:	b90b      	cbnz	r3, 80096de <_fflush_r+0x1a>
 80096da:	f7fd fcbf 	bl	800705c <__sinit>
 80096de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d0f3      	beq.n	80096ce <_fflush_r+0xa>
 80096e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80096e8:	07d0      	lsls	r0, r2, #31
 80096ea:	d404      	bmi.n	80096f6 <_fflush_r+0x32>
 80096ec:	0599      	lsls	r1, r3, #22
 80096ee:	d402      	bmi.n	80096f6 <_fflush_r+0x32>
 80096f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80096f2:	f7fd fe14 	bl	800731e <__retarget_lock_acquire_recursive>
 80096f6:	4628      	mov	r0, r5
 80096f8:	4621      	mov	r1, r4
 80096fa:	f7ff ff5f 	bl	80095bc <__sflush_r>
 80096fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009700:	07da      	lsls	r2, r3, #31
 8009702:	4605      	mov	r5, r0
 8009704:	d4e4      	bmi.n	80096d0 <_fflush_r+0xc>
 8009706:	89a3      	ldrh	r3, [r4, #12]
 8009708:	059b      	lsls	r3, r3, #22
 800970a:	d4e1      	bmi.n	80096d0 <_fflush_r+0xc>
 800970c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800970e:	f7fd fe07 	bl	8007320 <__retarget_lock_release_recursive>
 8009712:	e7dd      	b.n	80096d0 <_fflush_r+0xc>

08009714 <memmove>:
 8009714:	4288      	cmp	r0, r1
 8009716:	b510      	push	{r4, lr}
 8009718:	eb01 0402 	add.w	r4, r1, r2
 800971c:	d902      	bls.n	8009724 <memmove+0x10>
 800971e:	4284      	cmp	r4, r0
 8009720:	4623      	mov	r3, r4
 8009722:	d807      	bhi.n	8009734 <memmove+0x20>
 8009724:	1e43      	subs	r3, r0, #1
 8009726:	42a1      	cmp	r1, r4
 8009728:	d008      	beq.n	800973c <memmove+0x28>
 800972a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800972e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009732:	e7f8      	b.n	8009726 <memmove+0x12>
 8009734:	4402      	add	r2, r0
 8009736:	4601      	mov	r1, r0
 8009738:	428a      	cmp	r2, r1
 800973a:	d100      	bne.n	800973e <memmove+0x2a>
 800973c:	bd10      	pop	{r4, pc}
 800973e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009742:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009746:	e7f7      	b.n	8009738 <memmove+0x24>

08009748 <_sbrk_r>:
 8009748:	b538      	push	{r3, r4, r5, lr}
 800974a:	4d06      	ldr	r5, [pc, #24]	@ (8009764 <_sbrk_r+0x1c>)
 800974c:	2300      	movs	r3, #0
 800974e:	4604      	mov	r4, r0
 8009750:	4608      	mov	r0, r1
 8009752:	602b      	str	r3, [r5, #0]
 8009754:	f7f9 f8d6 	bl	8002904 <_sbrk>
 8009758:	1c43      	adds	r3, r0, #1
 800975a:	d102      	bne.n	8009762 <_sbrk_r+0x1a>
 800975c:	682b      	ldr	r3, [r5, #0]
 800975e:	b103      	cbz	r3, 8009762 <_sbrk_r+0x1a>
 8009760:	6023      	str	r3, [r4, #0]
 8009762:	bd38      	pop	{r3, r4, r5, pc}
 8009764:	20000ac4 	.word	0x20000ac4

08009768 <__assert_func>:
 8009768:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800976a:	4614      	mov	r4, r2
 800976c:	461a      	mov	r2, r3
 800976e:	4b09      	ldr	r3, [pc, #36]	@ (8009794 <__assert_func+0x2c>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	4605      	mov	r5, r0
 8009774:	68d8      	ldr	r0, [r3, #12]
 8009776:	b14c      	cbz	r4, 800978c <__assert_func+0x24>
 8009778:	4b07      	ldr	r3, [pc, #28]	@ (8009798 <__assert_func+0x30>)
 800977a:	9100      	str	r1, [sp, #0]
 800977c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009780:	4906      	ldr	r1, [pc, #24]	@ (800979c <__assert_func+0x34>)
 8009782:	462b      	mov	r3, r5
 8009784:	f000 f850 	bl	8009828 <fiprintf>
 8009788:	f000 f860 	bl	800984c <abort>
 800978c:	4b04      	ldr	r3, [pc, #16]	@ (80097a0 <__assert_func+0x38>)
 800978e:	461c      	mov	r4, r3
 8009790:	e7f3      	b.n	800977a <__assert_func+0x12>
 8009792:	bf00      	nop
 8009794:	20000184 	.word	0x20000184
 8009798:	0800a00a 	.word	0x0800a00a
 800979c:	0800a017 	.word	0x0800a017
 80097a0:	0800a045 	.word	0x0800a045

080097a4 <_calloc_r>:
 80097a4:	b570      	push	{r4, r5, r6, lr}
 80097a6:	fba1 5402 	umull	r5, r4, r1, r2
 80097aa:	b934      	cbnz	r4, 80097ba <_calloc_r+0x16>
 80097ac:	4629      	mov	r1, r5
 80097ae:	f7fe ffdd 	bl	800876c <_malloc_r>
 80097b2:	4606      	mov	r6, r0
 80097b4:	b928      	cbnz	r0, 80097c2 <_calloc_r+0x1e>
 80097b6:	4630      	mov	r0, r6
 80097b8:	bd70      	pop	{r4, r5, r6, pc}
 80097ba:	220c      	movs	r2, #12
 80097bc:	6002      	str	r2, [r0, #0]
 80097be:	2600      	movs	r6, #0
 80097c0:	e7f9      	b.n	80097b6 <_calloc_r+0x12>
 80097c2:	462a      	mov	r2, r5
 80097c4:	4621      	mov	r1, r4
 80097c6:	f7fd fd1a 	bl	80071fe <memset>
 80097ca:	e7f4      	b.n	80097b6 <_calloc_r+0x12>

080097cc <_realloc_r>:
 80097cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d0:	4607      	mov	r7, r0
 80097d2:	4614      	mov	r4, r2
 80097d4:	460d      	mov	r5, r1
 80097d6:	b921      	cbnz	r1, 80097e2 <_realloc_r+0x16>
 80097d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097dc:	4611      	mov	r1, r2
 80097de:	f7fe bfc5 	b.w	800876c <_malloc_r>
 80097e2:	b92a      	cbnz	r2, 80097f0 <_realloc_r+0x24>
 80097e4:	f7fe fc14 	bl	8008010 <_free_r>
 80097e8:	4625      	mov	r5, r4
 80097ea:	4628      	mov	r0, r5
 80097ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097f0:	f000 f833 	bl	800985a <_malloc_usable_size_r>
 80097f4:	4284      	cmp	r4, r0
 80097f6:	4606      	mov	r6, r0
 80097f8:	d802      	bhi.n	8009800 <_realloc_r+0x34>
 80097fa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80097fe:	d8f4      	bhi.n	80097ea <_realloc_r+0x1e>
 8009800:	4621      	mov	r1, r4
 8009802:	4638      	mov	r0, r7
 8009804:	f7fe ffb2 	bl	800876c <_malloc_r>
 8009808:	4680      	mov	r8, r0
 800980a:	b908      	cbnz	r0, 8009810 <_realloc_r+0x44>
 800980c:	4645      	mov	r5, r8
 800980e:	e7ec      	b.n	80097ea <_realloc_r+0x1e>
 8009810:	42b4      	cmp	r4, r6
 8009812:	4622      	mov	r2, r4
 8009814:	4629      	mov	r1, r5
 8009816:	bf28      	it	cs
 8009818:	4632      	movcs	r2, r6
 800981a:	f7fd fd82 	bl	8007322 <memcpy>
 800981e:	4629      	mov	r1, r5
 8009820:	4638      	mov	r0, r7
 8009822:	f7fe fbf5 	bl	8008010 <_free_r>
 8009826:	e7f1      	b.n	800980c <_realloc_r+0x40>

08009828 <fiprintf>:
 8009828:	b40e      	push	{r1, r2, r3}
 800982a:	b503      	push	{r0, r1, lr}
 800982c:	4601      	mov	r1, r0
 800982e:	ab03      	add	r3, sp, #12
 8009830:	4805      	ldr	r0, [pc, #20]	@ (8009848 <fiprintf+0x20>)
 8009832:	f853 2b04 	ldr.w	r2, [r3], #4
 8009836:	6800      	ldr	r0, [r0, #0]
 8009838:	9301      	str	r3, [sp, #4]
 800983a:	f000 f83f 	bl	80098bc <_vfiprintf_r>
 800983e:	b002      	add	sp, #8
 8009840:	f85d eb04 	ldr.w	lr, [sp], #4
 8009844:	b003      	add	sp, #12
 8009846:	4770      	bx	lr
 8009848:	20000184 	.word	0x20000184

0800984c <abort>:
 800984c:	b508      	push	{r3, lr}
 800984e:	2006      	movs	r0, #6
 8009850:	f000 fa08 	bl	8009c64 <raise>
 8009854:	2001      	movs	r0, #1
 8009856:	f7f8 ffdd 	bl	8002814 <_exit>

0800985a <_malloc_usable_size_r>:
 800985a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800985e:	1f18      	subs	r0, r3, #4
 8009860:	2b00      	cmp	r3, #0
 8009862:	bfbc      	itt	lt
 8009864:	580b      	ldrlt	r3, [r1, r0]
 8009866:	18c0      	addlt	r0, r0, r3
 8009868:	4770      	bx	lr

0800986a <__sfputc_r>:
 800986a:	6893      	ldr	r3, [r2, #8]
 800986c:	3b01      	subs	r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	b410      	push	{r4}
 8009872:	6093      	str	r3, [r2, #8]
 8009874:	da08      	bge.n	8009888 <__sfputc_r+0x1e>
 8009876:	6994      	ldr	r4, [r2, #24]
 8009878:	42a3      	cmp	r3, r4
 800987a:	db01      	blt.n	8009880 <__sfputc_r+0x16>
 800987c:	290a      	cmp	r1, #10
 800987e:	d103      	bne.n	8009888 <__sfputc_r+0x1e>
 8009880:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009884:	f000 b932 	b.w	8009aec <__swbuf_r>
 8009888:	6813      	ldr	r3, [r2, #0]
 800988a:	1c58      	adds	r0, r3, #1
 800988c:	6010      	str	r0, [r2, #0]
 800988e:	7019      	strb	r1, [r3, #0]
 8009890:	4608      	mov	r0, r1
 8009892:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009896:	4770      	bx	lr

08009898 <__sfputs_r>:
 8009898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800989a:	4606      	mov	r6, r0
 800989c:	460f      	mov	r7, r1
 800989e:	4614      	mov	r4, r2
 80098a0:	18d5      	adds	r5, r2, r3
 80098a2:	42ac      	cmp	r4, r5
 80098a4:	d101      	bne.n	80098aa <__sfputs_r+0x12>
 80098a6:	2000      	movs	r0, #0
 80098a8:	e007      	b.n	80098ba <__sfputs_r+0x22>
 80098aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098ae:	463a      	mov	r2, r7
 80098b0:	4630      	mov	r0, r6
 80098b2:	f7ff ffda 	bl	800986a <__sfputc_r>
 80098b6:	1c43      	adds	r3, r0, #1
 80098b8:	d1f3      	bne.n	80098a2 <__sfputs_r+0xa>
 80098ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080098bc <_vfiprintf_r>:
 80098bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098c0:	460d      	mov	r5, r1
 80098c2:	b09d      	sub	sp, #116	@ 0x74
 80098c4:	4614      	mov	r4, r2
 80098c6:	4698      	mov	r8, r3
 80098c8:	4606      	mov	r6, r0
 80098ca:	b118      	cbz	r0, 80098d4 <_vfiprintf_r+0x18>
 80098cc:	6a03      	ldr	r3, [r0, #32]
 80098ce:	b90b      	cbnz	r3, 80098d4 <_vfiprintf_r+0x18>
 80098d0:	f7fd fbc4 	bl	800705c <__sinit>
 80098d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098d6:	07d9      	lsls	r1, r3, #31
 80098d8:	d405      	bmi.n	80098e6 <_vfiprintf_r+0x2a>
 80098da:	89ab      	ldrh	r3, [r5, #12]
 80098dc:	059a      	lsls	r2, r3, #22
 80098de:	d402      	bmi.n	80098e6 <_vfiprintf_r+0x2a>
 80098e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098e2:	f7fd fd1c 	bl	800731e <__retarget_lock_acquire_recursive>
 80098e6:	89ab      	ldrh	r3, [r5, #12]
 80098e8:	071b      	lsls	r3, r3, #28
 80098ea:	d501      	bpl.n	80098f0 <_vfiprintf_r+0x34>
 80098ec:	692b      	ldr	r3, [r5, #16]
 80098ee:	b99b      	cbnz	r3, 8009918 <_vfiprintf_r+0x5c>
 80098f0:	4629      	mov	r1, r5
 80098f2:	4630      	mov	r0, r6
 80098f4:	f000 f938 	bl	8009b68 <__swsetup_r>
 80098f8:	b170      	cbz	r0, 8009918 <_vfiprintf_r+0x5c>
 80098fa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098fc:	07dc      	lsls	r4, r3, #31
 80098fe:	d504      	bpl.n	800990a <_vfiprintf_r+0x4e>
 8009900:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009904:	b01d      	add	sp, #116	@ 0x74
 8009906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800990a:	89ab      	ldrh	r3, [r5, #12]
 800990c:	0598      	lsls	r0, r3, #22
 800990e:	d4f7      	bmi.n	8009900 <_vfiprintf_r+0x44>
 8009910:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009912:	f7fd fd05 	bl	8007320 <__retarget_lock_release_recursive>
 8009916:	e7f3      	b.n	8009900 <_vfiprintf_r+0x44>
 8009918:	2300      	movs	r3, #0
 800991a:	9309      	str	r3, [sp, #36]	@ 0x24
 800991c:	2320      	movs	r3, #32
 800991e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009922:	f8cd 800c 	str.w	r8, [sp, #12]
 8009926:	2330      	movs	r3, #48	@ 0x30
 8009928:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ad8 <_vfiprintf_r+0x21c>
 800992c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009930:	f04f 0901 	mov.w	r9, #1
 8009934:	4623      	mov	r3, r4
 8009936:	469a      	mov	sl, r3
 8009938:	f813 2b01 	ldrb.w	r2, [r3], #1
 800993c:	b10a      	cbz	r2, 8009942 <_vfiprintf_r+0x86>
 800993e:	2a25      	cmp	r2, #37	@ 0x25
 8009940:	d1f9      	bne.n	8009936 <_vfiprintf_r+0x7a>
 8009942:	ebba 0b04 	subs.w	fp, sl, r4
 8009946:	d00b      	beq.n	8009960 <_vfiprintf_r+0xa4>
 8009948:	465b      	mov	r3, fp
 800994a:	4622      	mov	r2, r4
 800994c:	4629      	mov	r1, r5
 800994e:	4630      	mov	r0, r6
 8009950:	f7ff ffa2 	bl	8009898 <__sfputs_r>
 8009954:	3001      	adds	r0, #1
 8009956:	f000 80a7 	beq.w	8009aa8 <_vfiprintf_r+0x1ec>
 800995a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800995c:	445a      	add	r2, fp
 800995e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009960:	f89a 3000 	ldrb.w	r3, [sl]
 8009964:	2b00      	cmp	r3, #0
 8009966:	f000 809f 	beq.w	8009aa8 <_vfiprintf_r+0x1ec>
 800996a:	2300      	movs	r3, #0
 800996c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009970:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009974:	f10a 0a01 	add.w	sl, sl, #1
 8009978:	9304      	str	r3, [sp, #16]
 800997a:	9307      	str	r3, [sp, #28]
 800997c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009980:	931a      	str	r3, [sp, #104]	@ 0x68
 8009982:	4654      	mov	r4, sl
 8009984:	2205      	movs	r2, #5
 8009986:	f814 1b01 	ldrb.w	r1, [r4], #1
 800998a:	4853      	ldr	r0, [pc, #332]	@ (8009ad8 <_vfiprintf_r+0x21c>)
 800998c:	f7f6 fc28 	bl	80001e0 <memchr>
 8009990:	9a04      	ldr	r2, [sp, #16]
 8009992:	b9d8      	cbnz	r0, 80099cc <_vfiprintf_r+0x110>
 8009994:	06d1      	lsls	r1, r2, #27
 8009996:	bf44      	itt	mi
 8009998:	2320      	movmi	r3, #32
 800999a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800999e:	0713      	lsls	r3, r2, #28
 80099a0:	bf44      	itt	mi
 80099a2:	232b      	movmi	r3, #43	@ 0x2b
 80099a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099a8:	f89a 3000 	ldrb.w	r3, [sl]
 80099ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80099ae:	d015      	beq.n	80099dc <_vfiprintf_r+0x120>
 80099b0:	9a07      	ldr	r2, [sp, #28]
 80099b2:	4654      	mov	r4, sl
 80099b4:	2000      	movs	r0, #0
 80099b6:	f04f 0c0a 	mov.w	ip, #10
 80099ba:	4621      	mov	r1, r4
 80099bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099c0:	3b30      	subs	r3, #48	@ 0x30
 80099c2:	2b09      	cmp	r3, #9
 80099c4:	d94b      	bls.n	8009a5e <_vfiprintf_r+0x1a2>
 80099c6:	b1b0      	cbz	r0, 80099f6 <_vfiprintf_r+0x13a>
 80099c8:	9207      	str	r2, [sp, #28]
 80099ca:	e014      	b.n	80099f6 <_vfiprintf_r+0x13a>
 80099cc:	eba0 0308 	sub.w	r3, r0, r8
 80099d0:	fa09 f303 	lsl.w	r3, r9, r3
 80099d4:	4313      	orrs	r3, r2
 80099d6:	9304      	str	r3, [sp, #16]
 80099d8:	46a2      	mov	sl, r4
 80099da:	e7d2      	b.n	8009982 <_vfiprintf_r+0xc6>
 80099dc:	9b03      	ldr	r3, [sp, #12]
 80099de:	1d19      	adds	r1, r3, #4
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	9103      	str	r1, [sp, #12]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	bfbb      	ittet	lt
 80099e8:	425b      	neglt	r3, r3
 80099ea:	f042 0202 	orrlt.w	r2, r2, #2
 80099ee:	9307      	strge	r3, [sp, #28]
 80099f0:	9307      	strlt	r3, [sp, #28]
 80099f2:	bfb8      	it	lt
 80099f4:	9204      	strlt	r2, [sp, #16]
 80099f6:	7823      	ldrb	r3, [r4, #0]
 80099f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80099fa:	d10a      	bne.n	8009a12 <_vfiprintf_r+0x156>
 80099fc:	7863      	ldrb	r3, [r4, #1]
 80099fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a00:	d132      	bne.n	8009a68 <_vfiprintf_r+0x1ac>
 8009a02:	9b03      	ldr	r3, [sp, #12]
 8009a04:	1d1a      	adds	r2, r3, #4
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	9203      	str	r2, [sp, #12]
 8009a0a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a0e:	3402      	adds	r4, #2
 8009a10:	9305      	str	r3, [sp, #20]
 8009a12:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ae8 <_vfiprintf_r+0x22c>
 8009a16:	7821      	ldrb	r1, [r4, #0]
 8009a18:	2203      	movs	r2, #3
 8009a1a:	4650      	mov	r0, sl
 8009a1c:	f7f6 fbe0 	bl	80001e0 <memchr>
 8009a20:	b138      	cbz	r0, 8009a32 <_vfiprintf_r+0x176>
 8009a22:	9b04      	ldr	r3, [sp, #16]
 8009a24:	eba0 000a 	sub.w	r0, r0, sl
 8009a28:	2240      	movs	r2, #64	@ 0x40
 8009a2a:	4082      	lsls	r2, r0
 8009a2c:	4313      	orrs	r3, r2
 8009a2e:	3401      	adds	r4, #1
 8009a30:	9304      	str	r3, [sp, #16]
 8009a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a36:	4829      	ldr	r0, [pc, #164]	@ (8009adc <_vfiprintf_r+0x220>)
 8009a38:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a3c:	2206      	movs	r2, #6
 8009a3e:	f7f6 fbcf 	bl	80001e0 <memchr>
 8009a42:	2800      	cmp	r0, #0
 8009a44:	d03f      	beq.n	8009ac6 <_vfiprintf_r+0x20a>
 8009a46:	4b26      	ldr	r3, [pc, #152]	@ (8009ae0 <_vfiprintf_r+0x224>)
 8009a48:	bb1b      	cbnz	r3, 8009a92 <_vfiprintf_r+0x1d6>
 8009a4a:	9b03      	ldr	r3, [sp, #12]
 8009a4c:	3307      	adds	r3, #7
 8009a4e:	f023 0307 	bic.w	r3, r3, #7
 8009a52:	3308      	adds	r3, #8
 8009a54:	9303      	str	r3, [sp, #12]
 8009a56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a58:	443b      	add	r3, r7
 8009a5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a5c:	e76a      	b.n	8009934 <_vfiprintf_r+0x78>
 8009a5e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a62:	460c      	mov	r4, r1
 8009a64:	2001      	movs	r0, #1
 8009a66:	e7a8      	b.n	80099ba <_vfiprintf_r+0xfe>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	3401      	adds	r4, #1
 8009a6c:	9305      	str	r3, [sp, #20]
 8009a6e:	4619      	mov	r1, r3
 8009a70:	f04f 0c0a 	mov.w	ip, #10
 8009a74:	4620      	mov	r0, r4
 8009a76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a7a:	3a30      	subs	r2, #48	@ 0x30
 8009a7c:	2a09      	cmp	r2, #9
 8009a7e:	d903      	bls.n	8009a88 <_vfiprintf_r+0x1cc>
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d0c6      	beq.n	8009a12 <_vfiprintf_r+0x156>
 8009a84:	9105      	str	r1, [sp, #20]
 8009a86:	e7c4      	b.n	8009a12 <_vfiprintf_r+0x156>
 8009a88:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	2301      	movs	r3, #1
 8009a90:	e7f0      	b.n	8009a74 <_vfiprintf_r+0x1b8>
 8009a92:	ab03      	add	r3, sp, #12
 8009a94:	9300      	str	r3, [sp, #0]
 8009a96:	462a      	mov	r2, r5
 8009a98:	4b12      	ldr	r3, [pc, #72]	@ (8009ae4 <_vfiprintf_r+0x228>)
 8009a9a:	a904      	add	r1, sp, #16
 8009a9c:	4630      	mov	r0, r6
 8009a9e:	f7fc fc8d 	bl	80063bc <_printf_float>
 8009aa2:	4607      	mov	r7, r0
 8009aa4:	1c78      	adds	r0, r7, #1
 8009aa6:	d1d6      	bne.n	8009a56 <_vfiprintf_r+0x19a>
 8009aa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009aaa:	07d9      	lsls	r1, r3, #31
 8009aac:	d405      	bmi.n	8009aba <_vfiprintf_r+0x1fe>
 8009aae:	89ab      	ldrh	r3, [r5, #12]
 8009ab0:	059a      	lsls	r2, r3, #22
 8009ab2:	d402      	bmi.n	8009aba <_vfiprintf_r+0x1fe>
 8009ab4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ab6:	f7fd fc33 	bl	8007320 <__retarget_lock_release_recursive>
 8009aba:	89ab      	ldrh	r3, [r5, #12]
 8009abc:	065b      	lsls	r3, r3, #25
 8009abe:	f53f af1f 	bmi.w	8009900 <_vfiprintf_r+0x44>
 8009ac2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ac4:	e71e      	b.n	8009904 <_vfiprintf_r+0x48>
 8009ac6:	ab03      	add	r3, sp, #12
 8009ac8:	9300      	str	r3, [sp, #0]
 8009aca:	462a      	mov	r2, r5
 8009acc:	4b05      	ldr	r3, [pc, #20]	@ (8009ae4 <_vfiprintf_r+0x228>)
 8009ace:	a904      	add	r1, sp, #16
 8009ad0:	4630      	mov	r0, r6
 8009ad2:	f7fc ff0b 	bl	80068ec <_printf_i>
 8009ad6:	e7e4      	b.n	8009aa2 <_vfiprintf_r+0x1e6>
 8009ad8:	08009ff9 	.word	0x08009ff9
 8009adc:	0800a003 	.word	0x0800a003
 8009ae0:	080063bd 	.word	0x080063bd
 8009ae4:	08009899 	.word	0x08009899
 8009ae8:	08009fff 	.word	0x08009fff

08009aec <__swbuf_r>:
 8009aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009aee:	460e      	mov	r6, r1
 8009af0:	4614      	mov	r4, r2
 8009af2:	4605      	mov	r5, r0
 8009af4:	b118      	cbz	r0, 8009afe <__swbuf_r+0x12>
 8009af6:	6a03      	ldr	r3, [r0, #32]
 8009af8:	b90b      	cbnz	r3, 8009afe <__swbuf_r+0x12>
 8009afa:	f7fd faaf 	bl	800705c <__sinit>
 8009afe:	69a3      	ldr	r3, [r4, #24]
 8009b00:	60a3      	str	r3, [r4, #8]
 8009b02:	89a3      	ldrh	r3, [r4, #12]
 8009b04:	071a      	lsls	r2, r3, #28
 8009b06:	d501      	bpl.n	8009b0c <__swbuf_r+0x20>
 8009b08:	6923      	ldr	r3, [r4, #16]
 8009b0a:	b943      	cbnz	r3, 8009b1e <__swbuf_r+0x32>
 8009b0c:	4621      	mov	r1, r4
 8009b0e:	4628      	mov	r0, r5
 8009b10:	f000 f82a 	bl	8009b68 <__swsetup_r>
 8009b14:	b118      	cbz	r0, 8009b1e <__swbuf_r+0x32>
 8009b16:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009b1a:	4638      	mov	r0, r7
 8009b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b1e:	6823      	ldr	r3, [r4, #0]
 8009b20:	6922      	ldr	r2, [r4, #16]
 8009b22:	1a98      	subs	r0, r3, r2
 8009b24:	6963      	ldr	r3, [r4, #20]
 8009b26:	b2f6      	uxtb	r6, r6
 8009b28:	4283      	cmp	r3, r0
 8009b2a:	4637      	mov	r7, r6
 8009b2c:	dc05      	bgt.n	8009b3a <__swbuf_r+0x4e>
 8009b2e:	4621      	mov	r1, r4
 8009b30:	4628      	mov	r0, r5
 8009b32:	f7ff fdc7 	bl	80096c4 <_fflush_r>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	d1ed      	bne.n	8009b16 <__swbuf_r+0x2a>
 8009b3a:	68a3      	ldr	r3, [r4, #8]
 8009b3c:	3b01      	subs	r3, #1
 8009b3e:	60a3      	str	r3, [r4, #8]
 8009b40:	6823      	ldr	r3, [r4, #0]
 8009b42:	1c5a      	adds	r2, r3, #1
 8009b44:	6022      	str	r2, [r4, #0]
 8009b46:	701e      	strb	r6, [r3, #0]
 8009b48:	6962      	ldr	r2, [r4, #20]
 8009b4a:	1c43      	adds	r3, r0, #1
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d004      	beq.n	8009b5a <__swbuf_r+0x6e>
 8009b50:	89a3      	ldrh	r3, [r4, #12]
 8009b52:	07db      	lsls	r3, r3, #31
 8009b54:	d5e1      	bpl.n	8009b1a <__swbuf_r+0x2e>
 8009b56:	2e0a      	cmp	r6, #10
 8009b58:	d1df      	bne.n	8009b1a <__swbuf_r+0x2e>
 8009b5a:	4621      	mov	r1, r4
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f7ff fdb1 	bl	80096c4 <_fflush_r>
 8009b62:	2800      	cmp	r0, #0
 8009b64:	d0d9      	beq.n	8009b1a <__swbuf_r+0x2e>
 8009b66:	e7d6      	b.n	8009b16 <__swbuf_r+0x2a>

08009b68 <__swsetup_r>:
 8009b68:	b538      	push	{r3, r4, r5, lr}
 8009b6a:	4b29      	ldr	r3, [pc, #164]	@ (8009c10 <__swsetup_r+0xa8>)
 8009b6c:	4605      	mov	r5, r0
 8009b6e:	6818      	ldr	r0, [r3, #0]
 8009b70:	460c      	mov	r4, r1
 8009b72:	b118      	cbz	r0, 8009b7c <__swsetup_r+0x14>
 8009b74:	6a03      	ldr	r3, [r0, #32]
 8009b76:	b90b      	cbnz	r3, 8009b7c <__swsetup_r+0x14>
 8009b78:	f7fd fa70 	bl	800705c <__sinit>
 8009b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b80:	0719      	lsls	r1, r3, #28
 8009b82:	d422      	bmi.n	8009bca <__swsetup_r+0x62>
 8009b84:	06da      	lsls	r2, r3, #27
 8009b86:	d407      	bmi.n	8009b98 <__swsetup_r+0x30>
 8009b88:	2209      	movs	r2, #9
 8009b8a:	602a      	str	r2, [r5, #0]
 8009b8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b90:	81a3      	strh	r3, [r4, #12]
 8009b92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b96:	e033      	b.n	8009c00 <__swsetup_r+0x98>
 8009b98:	0758      	lsls	r0, r3, #29
 8009b9a:	d512      	bpl.n	8009bc2 <__swsetup_r+0x5a>
 8009b9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b9e:	b141      	cbz	r1, 8009bb2 <__swsetup_r+0x4a>
 8009ba0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ba4:	4299      	cmp	r1, r3
 8009ba6:	d002      	beq.n	8009bae <__swsetup_r+0x46>
 8009ba8:	4628      	mov	r0, r5
 8009baa:	f7fe fa31 	bl	8008010 <_free_r>
 8009bae:	2300      	movs	r3, #0
 8009bb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009bb2:	89a3      	ldrh	r3, [r4, #12]
 8009bb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009bb8:	81a3      	strh	r3, [r4, #12]
 8009bba:	2300      	movs	r3, #0
 8009bbc:	6063      	str	r3, [r4, #4]
 8009bbe:	6923      	ldr	r3, [r4, #16]
 8009bc0:	6023      	str	r3, [r4, #0]
 8009bc2:	89a3      	ldrh	r3, [r4, #12]
 8009bc4:	f043 0308 	orr.w	r3, r3, #8
 8009bc8:	81a3      	strh	r3, [r4, #12]
 8009bca:	6923      	ldr	r3, [r4, #16]
 8009bcc:	b94b      	cbnz	r3, 8009be2 <__swsetup_r+0x7a>
 8009bce:	89a3      	ldrh	r3, [r4, #12]
 8009bd0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009bd4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bd8:	d003      	beq.n	8009be2 <__swsetup_r+0x7a>
 8009bda:	4621      	mov	r1, r4
 8009bdc:	4628      	mov	r0, r5
 8009bde:	f000 f883 	bl	8009ce8 <__smakebuf_r>
 8009be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009be6:	f013 0201 	ands.w	r2, r3, #1
 8009bea:	d00a      	beq.n	8009c02 <__swsetup_r+0x9a>
 8009bec:	2200      	movs	r2, #0
 8009bee:	60a2      	str	r2, [r4, #8]
 8009bf0:	6962      	ldr	r2, [r4, #20]
 8009bf2:	4252      	negs	r2, r2
 8009bf4:	61a2      	str	r2, [r4, #24]
 8009bf6:	6922      	ldr	r2, [r4, #16]
 8009bf8:	b942      	cbnz	r2, 8009c0c <__swsetup_r+0xa4>
 8009bfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009bfe:	d1c5      	bne.n	8009b8c <__swsetup_r+0x24>
 8009c00:	bd38      	pop	{r3, r4, r5, pc}
 8009c02:	0799      	lsls	r1, r3, #30
 8009c04:	bf58      	it	pl
 8009c06:	6962      	ldrpl	r2, [r4, #20]
 8009c08:	60a2      	str	r2, [r4, #8]
 8009c0a:	e7f4      	b.n	8009bf6 <__swsetup_r+0x8e>
 8009c0c:	2000      	movs	r0, #0
 8009c0e:	e7f7      	b.n	8009c00 <__swsetup_r+0x98>
 8009c10:	20000184 	.word	0x20000184

08009c14 <_raise_r>:
 8009c14:	291f      	cmp	r1, #31
 8009c16:	b538      	push	{r3, r4, r5, lr}
 8009c18:	4605      	mov	r5, r0
 8009c1a:	460c      	mov	r4, r1
 8009c1c:	d904      	bls.n	8009c28 <_raise_r+0x14>
 8009c1e:	2316      	movs	r3, #22
 8009c20:	6003      	str	r3, [r0, #0]
 8009c22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c26:	bd38      	pop	{r3, r4, r5, pc}
 8009c28:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c2a:	b112      	cbz	r2, 8009c32 <_raise_r+0x1e>
 8009c2c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c30:	b94b      	cbnz	r3, 8009c46 <_raise_r+0x32>
 8009c32:	4628      	mov	r0, r5
 8009c34:	f000 f830 	bl	8009c98 <_getpid_r>
 8009c38:	4622      	mov	r2, r4
 8009c3a:	4601      	mov	r1, r0
 8009c3c:	4628      	mov	r0, r5
 8009c3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c42:	f000 b817 	b.w	8009c74 <_kill_r>
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d00a      	beq.n	8009c60 <_raise_r+0x4c>
 8009c4a:	1c59      	adds	r1, r3, #1
 8009c4c:	d103      	bne.n	8009c56 <_raise_r+0x42>
 8009c4e:	2316      	movs	r3, #22
 8009c50:	6003      	str	r3, [r0, #0]
 8009c52:	2001      	movs	r0, #1
 8009c54:	e7e7      	b.n	8009c26 <_raise_r+0x12>
 8009c56:	2100      	movs	r1, #0
 8009c58:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	4798      	blx	r3
 8009c60:	2000      	movs	r0, #0
 8009c62:	e7e0      	b.n	8009c26 <_raise_r+0x12>

08009c64 <raise>:
 8009c64:	4b02      	ldr	r3, [pc, #8]	@ (8009c70 <raise+0xc>)
 8009c66:	4601      	mov	r1, r0
 8009c68:	6818      	ldr	r0, [r3, #0]
 8009c6a:	f7ff bfd3 	b.w	8009c14 <_raise_r>
 8009c6e:	bf00      	nop
 8009c70:	20000184 	.word	0x20000184

08009c74 <_kill_r>:
 8009c74:	b538      	push	{r3, r4, r5, lr}
 8009c76:	4d07      	ldr	r5, [pc, #28]	@ (8009c94 <_kill_r+0x20>)
 8009c78:	2300      	movs	r3, #0
 8009c7a:	4604      	mov	r4, r0
 8009c7c:	4608      	mov	r0, r1
 8009c7e:	4611      	mov	r1, r2
 8009c80:	602b      	str	r3, [r5, #0]
 8009c82:	f7f8 fdb7 	bl	80027f4 <_kill>
 8009c86:	1c43      	adds	r3, r0, #1
 8009c88:	d102      	bne.n	8009c90 <_kill_r+0x1c>
 8009c8a:	682b      	ldr	r3, [r5, #0]
 8009c8c:	b103      	cbz	r3, 8009c90 <_kill_r+0x1c>
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	bd38      	pop	{r3, r4, r5, pc}
 8009c92:	bf00      	nop
 8009c94:	20000ac4 	.word	0x20000ac4

08009c98 <_getpid_r>:
 8009c98:	f7f8 bda4 	b.w	80027e4 <_getpid>

08009c9c <__swhatbuf_r>:
 8009c9c:	b570      	push	{r4, r5, r6, lr}
 8009c9e:	460c      	mov	r4, r1
 8009ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ca4:	2900      	cmp	r1, #0
 8009ca6:	b096      	sub	sp, #88	@ 0x58
 8009ca8:	4615      	mov	r5, r2
 8009caa:	461e      	mov	r6, r3
 8009cac:	da0d      	bge.n	8009cca <__swhatbuf_r+0x2e>
 8009cae:	89a3      	ldrh	r3, [r4, #12]
 8009cb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009cb4:	f04f 0100 	mov.w	r1, #0
 8009cb8:	bf14      	ite	ne
 8009cba:	2340      	movne	r3, #64	@ 0x40
 8009cbc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009cc0:	2000      	movs	r0, #0
 8009cc2:	6031      	str	r1, [r6, #0]
 8009cc4:	602b      	str	r3, [r5, #0]
 8009cc6:	b016      	add	sp, #88	@ 0x58
 8009cc8:	bd70      	pop	{r4, r5, r6, pc}
 8009cca:	466a      	mov	r2, sp
 8009ccc:	f000 f848 	bl	8009d60 <_fstat_r>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	dbec      	blt.n	8009cae <__swhatbuf_r+0x12>
 8009cd4:	9901      	ldr	r1, [sp, #4]
 8009cd6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009cda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009cde:	4259      	negs	r1, r3
 8009ce0:	4159      	adcs	r1, r3
 8009ce2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009ce6:	e7eb      	b.n	8009cc0 <__swhatbuf_r+0x24>

08009ce8 <__smakebuf_r>:
 8009ce8:	898b      	ldrh	r3, [r1, #12]
 8009cea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cec:	079d      	lsls	r5, r3, #30
 8009cee:	4606      	mov	r6, r0
 8009cf0:	460c      	mov	r4, r1
 8009cf2:	d507      	bpl.n	8009d04 <__smakebuf_r+0x1c>
 8009cf4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009cf8:	6023      	str	r3, [r4, #0]
 8009cfa:	6123      	str	r3, [r4, #16]
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	6163      	str	r3, [r4, #20]
 8009d00:	b003      	add	sp, #12
 8009d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d04:	ab01      	add	r3, sp, #4
 8009d06:	466a      	mov	r2, sp
 8009d08:	f7ff ffc8 	bl	8009c9c <__swhatbuf_r>
 8009d0c:	9f00      	ldr	r7, [sp, #0]
 8009d0e:	4605      	mov	r5, r0
 8009d10:	4639      	mov	r1, r7
 8009d12:	4630      	mov	r0, r6
 8009d14:	f7fe fd2a 	bl	800876c <_malloc_r>
 8009d18:	b948      	cbnz	r0, 8009d2e <__smakebuf_r+0x46>
 8009d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d1e:	059a      	lsls	r2, r3, #22
 8009d20:	d4ee      	bmi.n	8009d00 <__smakebuf_r+0x18>
 8009d22:	f023 0303 	bic.w	r3, r3, #3
 8009d26:	f043 0302 	orr.w	r3, r3, #2
 8009d2a:	81a3      	strh	r3, [r4, #12]
 8009d2c:	e7e2      	b.n	8009cf4 <__smakebuf_r+0xc>
 8009d2e:	89a3      	ldrh	r3, [r4, #12]
 8009d30:	6020      	str	r0, [r4, #0]
 8009d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d36:	81a3      	strh	r3, [r4, #12]
 8009d38:	9b01      	ldr	r3, [sp, #4]
 8009d3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d3e:	b15b      	cbz	r3, 8009d58 <__smakebuf_r+0x70>
 8009d40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d44:	4630      	mov	r0, r6
 8009d46:	f000 f81d 	bl	8009d84 <_isatty_r>
 8009d4a:	b128      	cbz	r0, 8009d58 <__smakebuf_r+0x70>
 8009d4c:	89a3      	ldrh	r3, [r4, #12]
 8009d4e:	f023 0303 	bic.w	r3, r3, #3
 8009d52:	f043 0301 	orr.w	r3, r3, #1
 8009d56:	81a3      	strh	r3, [r4, #12]
 8009d58:	89a3      	ldrh	r3, [r4, #12]
 8009d5a:	431d      	orrs	r5, r3
 8009d5c:	81a5      	strh	r5, [r4, #12]
 8009d5e:	e7cf      	b.n	8009d00 <__smakebuf_r+0x18>

08009d60 <_fstat_r>:
 8009d60:	b538      	push	{r3, r4, r5, lr}
 8009d62:	4d07      	ldr	r5, [pc, #28]	@ (8009d80 <_fstat_r+0x20>)
 8009d64:	2300      	movs	r3, #0
 8009d66:	4604      	mov	r4, r0
 8009d68:	4608      	mov	r0, r1
 8009d6a:	4611      	mov	r1, r2
 8009d6c:	602b      	str	r3, [r5, #0]
 8009d6e:	f7f8 fda1 	bl	80028b4 <_fstat>
 8009d72:	1c43      	adds	r3, r0, #1
 8009d74:	d102      	bne.n	8009d7c <_fstat_r+0x1c>
 8009d76:	682b      	ldr	r3, [r5, #0]
 8009d78:	b103      	cbz	r3, 8009d7c <_fstat_r+0x1c>
 8009d7a:	6023      	str	r3, [r4, #0]
 8009d7c:	bd38      	pop	{r3, r4, r5, pc}
 8009d7e:	bf00      	nop
 8009d80:	20000ac4 	.word	0x20000ac4

08009d84 <_isatty_r>:
 8009d84:	b538      	push	{r3, r4, r5, lr}
 8009d86:	4d06      	ldr	r5, [pc, #24]	@ (8009da0 <_isatty_r+0x1c>)
 8009d88:	2300      	movs	r3, #0
 8009d8a:	4604      	mov	r4, r0
 8009d8c:	4608      	mov	r0, r1
 8009d8e:	602b      	str	r3, [r5, #0]
 8009d90:	f7f8 fda0 	bl	80028d4 <_isatty>
 8009d94:	1c43      	adds	r3, r0, #1
 8009d96:	d102      	bne.n	8009d9e <_isatty_r+0x1a>
 8009d98:	682b      	ldr	r3, [r5, #0]
 8009d9a:	b103      	cbz	r3, 8009d9e <_isatty_r+0x1a>
 8009d9c:	6023      	str	r3, [r4, #0]
 8009d9e:	bd38      	pop	{r3, r4, r5, pc}
 8009da0:	20000ac4 	.word	0x20000ac4

08009da4 <sqrtf>:
 8009da4:	b508      	push	{r3, lr}
 8009da6:	ed2d 8b02 	vpush	{d8}
 8009daa:	eeb0 8a40 	vmov.f32	s16, s0
 8009dae:	f000 f817 	bl	8009de0 <__ieee754_sqrtf>
 8009db2:	eeb4 8a48 	vcmp.f32	s16, s16
 8009db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dba:	d60c      	bvs.n	8009dd6 <sqrtf+0x32>
 8009dbc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009ddc <sqrtf+0x38>
 8009dc0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009dc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009dc8:	d505      	bpl.n	8009dd6 <sqrtf+0x32>
 8009dca:	f7fd fa7d 	bl	80072c8 <__errno>
 8009dce:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009dd2:	2321      	movs	r3, #33	@ 0x21
 8009dd4:	6003      	str	r3, [r0, #0]
 8009dd6:	ecbd 8b02 	vpop	{d8}
 8009dda:	bd08      	pop	{r3, pc}
 8009ddc:	00000000 	.word	0x00000000

08009de0 <__ieee754_sqrtf>:
 8009de0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009de4:	4770      	bx	lr
	...

08009de8 <_init>:
 8009de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dea:	bf00      	nop
 8009dec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dee:	bc08      	pop	{r3}
 8009df0:	469e      	mov	lr, r3
 8009df2:	4770      	bx	lr

08009df4 <_fini>:
 8009df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009df6:	bf00      	nop
 8009df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dfa:	bc08      	pop	{r3}
 8009dfc:	469e      	mov	lr, r3
 8009dfe:	4770      	bx	lr
