
---------- Begin Simulation Statistics ----------
final_tick                                 4075711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 910836                       # Number of bytes of host memory used
host_op_rate                                   107327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   111.48                       # Real time elapsed on the host
host_tick_rate                               36560459                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004076                       # Number of seconds simulated
sim_ticks                                  4075711000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.933239                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1506375                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1586773                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1494                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122423                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2291892                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             107564                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          150661                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            43097                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3225313                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  348620                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10983                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3264912                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3324409                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             99863                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                611122                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2243650                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7275338                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.647419                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.513814                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3856992     53.01%     53.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1141442     15.69%     68.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       567587      7.80%     76.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       382376      5.26%     81.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       299768      4.12%     85.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       137113      1.88%     87.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       164392      2.26%     90.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       114546      1.57%     91.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       611122      8.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7275338                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.815144                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.815144                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1471556                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 23283                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1456493                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               15061507                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3044960                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2852592                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 101092                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 72694                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                148584                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3225313                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2003528                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4182801                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 47718                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          267                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       13312092                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  507                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           469                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  247438                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.395674                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3311021                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1962559                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.633096                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7618784                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.071790                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.896164                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4320333     56.71%     56.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   416874      5.47%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   403327      5.29%     67.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   436731      5.73%     73.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   291983      3.83%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   349378      4.59%     81.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   304501      4.00%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   256281      3.36%     88.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   839376     11.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7618784                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       145418                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit         2998                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       151440                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        219151                       # number of prefetches that crossed the page
system.cpu.idleCycles                          532660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               133337                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2619950                       # Number of branches executed
system.cpu.iew.exec_nop                         25603                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.649302                       # Inst execution rate
system.cpu.iew.exec_refs                      4725152                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1610384                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  349248                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3152431                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                677                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             24511                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1706044                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14233471                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3114768                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172070                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13444193                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5396                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                102245                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 101092                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                108639                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1086                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            63326                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          301                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1201                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       156989                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       567117                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       194246                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1201                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        75666                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          57671                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12925263                       # num instructions consuming a value
system.cpu.iew.wb_count                      13125056                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.551481                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7128034                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.610151                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13191450                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16200304                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9653458                       # number of integer regfile writes
system.cpu.ipc                               1.226777                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.226777                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               131      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8683621     63.77%     63.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               111005      0.82%     64.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10082      0.07%     64.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 830      0.01%     64.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                743      0.01%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                802      0.01%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 107      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3179748     23.35%     88.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1629109     11.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13616268                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      180220                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013236                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   74506     41.34%     41.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  68736     38.14%     79.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 36955     20.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13791380                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           35041312                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13120682                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16442144                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14207191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13616268                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 677                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2243235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19706                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            102                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1630301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7618784                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.787197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.070276                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3196691     41.96%     41.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1040603     13.66%     55.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1008387     13.24%     68.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              817866     10.73%     79.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              590063      7.74%     87.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              383004      5.03%     92.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              344769      4.53%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              137801      1.81%     98.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               99600      1.31%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7618784                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.670412                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4977                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               9929                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         4374                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             10107                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             82739                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           126281                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3152431                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1706044                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10172414                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                          8151444                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  521675                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 148580                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3149365                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 125396                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2386                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21707915                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14766161                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            14508240                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2880613                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 282207                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 101092                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                588116                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2733612                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17888972                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         377923                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15632                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    602924                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            700                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             5410                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     20890680                       # The number of ROB reads
system.cpu.rob.rob_writes                    28804231                       # The number of ROB writes
system.cpu.timesIdled                           35988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3427                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    2447                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          153                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       124843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       251724                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6872                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10636                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10636                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6872                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           279                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1120896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1120896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17787                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17787    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17787                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22493000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92506250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            112898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29872                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        90833                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4143                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13686                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         91861                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21037                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          301                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          301                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       274526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       104060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                378586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11690560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4133696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15824256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              44                       # Total snoops (count)
system.tol2bus.snoopTraffic                      2240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           126906                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001284                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 126743     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    163      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             126906                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          258513638                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52404167                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         137816952                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                54584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22671                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        31791                       # number of demand (read+write) hits
system.l2.demand_hits::total                   109046                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               54584                       # number of overall hits
system.l2.overall_hits::.cpu.data               22671                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        31791                       # number of overall hits
system.l2.overall_hits::total                  109046                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5457                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12052                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17509                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5457                       # number of overall misses
system.l2.overall_misses::.cpu.data             12052                       # number of overall misses
system.l2.overall_misses::total                 17509                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    435298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    926299500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1361598000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    435298500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    926299500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1361598000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            60041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        31791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               126555                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           60041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        31791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              126555                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.090888                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.347090                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.138351                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.090888                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.347090                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.138351                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79768.829027                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76858.571192                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77765.606260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79768.829027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76858.571192                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77765.606260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   6                       # number of writebacks
system.l2.writebacks::total                         6                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17508                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    380642500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    805779001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1186421501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    380642500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    805779001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1186421501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.090871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.347090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.138343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.090871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.347090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.138343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69765.854106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66858.529788                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67764.536269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69765.854106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66858.529788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67764.536269                       # average overall mshr miss latency
system.l2.replacements                             15                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29866                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29866                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        90756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            90756                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        90756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        90756                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3050                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3050                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10636                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    810835000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     810835000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13686                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.777145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.777145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76234.956751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76234.956751                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    704474501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    704474501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.777145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.777145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66234.909835                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66234.909835                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          54584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        31791                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              86375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    435298500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    435298500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        60041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        31791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          91832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.090888                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.059424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79768.829027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79768.829027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    380642500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    380642500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.090871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.059413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69765.854106                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69765.854106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    115464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    115464500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21037                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067310                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81542.725989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81542.725989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    101304500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    101304500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71542.725989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71542.725989                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                22                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          279                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             279                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          301                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           301                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.926910                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.926910                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          279                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          279                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5312500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5312500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.926910                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.926910                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19041.218638                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19041.218638                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11824.375001                       # Cycle average of tags in use
system.l2.tags.total_refs                      251299                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.125857                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     181.349069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3864.159960                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7778.865972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.117925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.237392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.360851                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15741                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.541779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2030422                       # Number of tag accesses
system.l2.tags.data_accesses                  2030422                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         349184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         771328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1120512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       349184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        349184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            6                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  6                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          85674377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         189249925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             274924302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     85674377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85674377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          94217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                94217                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          94217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         85674377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        189249925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            275018518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               35816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17508                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17508                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        6                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    138175250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               466450250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7892.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26642.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14558                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17508                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   12818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    379.919973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.366206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.601195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          866     29.37%     29.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          657     22.28%     51.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          316     10.72%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          227      7.70%     70.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          123      4.17%     74.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          106      3.59%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           85      2.88%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           66      2.24%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          503     17.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2949                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1120512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1120512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       274.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    274.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4073110000                       # Total gap between requests
system.mem_ctrls.avgGap                     232563.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       349184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       771328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 85674376.814254000783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 189249924.737058132887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5456                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            6                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    156205000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    310245250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28629.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25742.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9774660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5195355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            62018040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     321456720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        953257170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        762330240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2114032185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.690404                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1971547000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    135980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1968184000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             11288340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5996100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62989080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     321456720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1058823450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        673432320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2133986010                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.586194                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1738522250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    135980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2201208750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1930745                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1930745                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1930745                       # number of overall hits
system.cpu.icache.overall_hits::total         1930745                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72777                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72777                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72777                       # number of overall misses
system.cpu.icache.overall_misses::total         72777                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1414133992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1414133992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1414133992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1414133992                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2003522                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2003522                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2003522                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2003522                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.036325                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036325                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.036325                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036325                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19431.056405                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19431.056405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19431.056405                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19431.056405                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4636                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               100                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.360000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             10389                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        90833                       # number of writebacks
system.cpu.icache.writebacks::total             90833                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        12711                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12711                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        12711                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12711                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        60066                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        60066                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        60066                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        31795                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        91861                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1141644494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1141644494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1141644494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    381411070                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1523055564                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.029980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.029980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.029980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045850                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19006.501082                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19006.501082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19006.501082                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11995.944960                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16580.002003                       # average overall mshr miss latency
system.cpu.icache.replacements                  90833                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1930745                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1930745                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72777                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72777                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1414133992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1414133992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2003522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2003522                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.036325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036325                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19431.056405                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19431.056405                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        12711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12711                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        60066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        60066                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1141644494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1141644494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.029980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.029980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19006.501082                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19006.501082                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        31795                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        31795                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    381411070                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    381411070                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11995.944960                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11995.944960                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1001.576515                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2022606                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             91861                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.018114                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   858.710743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   142.865772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.838585                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.139517                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.978102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          797                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.778320                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4098905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4098905                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4236863                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4236863                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4243186                       # number of overall hits
system.cpu.dcache.overall_hits::total         4243186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       155815                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155815                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       155829                       # number of overall misses
system.cpu.dcache.overall_misses::total        155829                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6612962650                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6612962650                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6612962650                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6612962650                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4392678                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4392678                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4399015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4399015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.035472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035424                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035424                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42441.117030                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42441.117030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42437.304032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42437.304032                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        39974                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7906                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1126                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             141                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.500888                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    56.070922                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29866                       # number of writebacks
system.cpu.dcache.writebacks::total             29866                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       120794                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       120794                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       120794                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       120794                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        35021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        35021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        35028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35028                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1228819361                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1228819361                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1229151861                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1229151861                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007963                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007963                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35088.071757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35088.071757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35090.552158                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35090.552158                       # average overall mshr miss latency
system.cpu.dcache.replacements                  34000                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2815455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2815455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        65345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         65345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1580492000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1580492000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2880800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2880800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022683                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022683                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24186.884995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24186.884995                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        44316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        44316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21029                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21029                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    355563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    355563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007300                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16908.221979                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16908.221979                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1421405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1421405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        90265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90265                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5025950267                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5025950267                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059712                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55679.945350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55679.945350                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        76478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13787                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    866940978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    866940978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009120                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62881.045768                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62881.045768                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6323                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6337                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6337                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002209                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002209                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001105                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001105                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6520383                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6520383                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31806.746341                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31806.746341                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6315383                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6315383                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30806.746341                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30806.746341                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          589                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       476500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       476500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015050                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 52944.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 52944.444444                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003344                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003344                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           998.514639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4279363                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35024                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.183731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   998.514639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          202                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          517                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8835350                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8835350                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4075711000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4075711000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
