<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='436' type='const llvm::MCPhysReg * llvm::TargetRegisterInfo::getCalleeSavedRegs(const llvm::MachineFunction * MF) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='428'>/// Return a null-terminated list of all of the callee-saved registers on
  /// this target. The register should be in the order of desired callee-save
  /// stack frame offset. The first register is closest to the incoming stack
  /// pointer if stack grows down, and vice versa.
  /// Notice: This function does not take into account disabled CSRs.
  ///         In most cases you will want to use instead the function
  ///         getCalleeSavedRegs that is implemented in MachineRegisterInfo.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='607' u='c' c='_ZN4llvm19MachineRegisterInfo26disableCalleeSavedRegisterENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='627' u='c' c='_ZNK4llvm19MachineRegisterInfo18getCalleeSavedRegsEv'/>
<use f='llvm/llvm/lib/CodeGen/RegUsageInfoCollector.cpp' l='207' u='c' c='_ZN12_GLOBAL__N_121RegUsageInfoCollector22computeCalleeSavedRegsERN4llvm9BitVectorERNS1_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='75' c='_ZNK4llvm19AArch64RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='70' c='_ZNK4llvm16R600RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='117' c='_ZNK4llvm14SIRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2559' u='c' c='_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='67' c='_ZNK4llvm19ARMBaseRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb1FrameLowering.cpp' l='661' u='c' c='_ZNK4llvm19Thumb1FrameLowering19emitPopSpecialFixUpERNS_17MachineBasicBlockEb'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp' l='37' c='_ZNK4llvm15AVRRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFRegisterInfo.cpp' l='33' c='_ZNK4llvm15BPFRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='107' c='_ZNK4llvm19HexagonRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='353' u='c' c='_ZL24doesModifyCalleeSavedRegRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiRegisterInfo.cpp' l='38' c='_ZNK4llvm17LanaiRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430RegisterInfo.cpp' l='38' c='_ZNK4llvm18MSP430RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsDelaySlotFiller.cpp' l='381' u='c' c='_ZN12_GLOBAL__N_111RegDefsUses14setCallerSavedERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFrameLowering.cpp' l='126' u='c' c='_ZNK4llvm17MipsFrameLowering17estimateStackSizeERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsRegisterInfo.cpp' l='93' c='_ZNK4llvm16MipsRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXRegisterInfo.cpp' l='102' c='_ZNK4llvm17NVPTXRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='157' c='_ZNK4llvm15PPCRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='49' c='_ZNK4llvm17RISCVRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcRegisterInfo.cpp' l='39' c='_ZNK4llvm17SparcRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZFrameLowering.cpp' l='172' u='c' c='_ZNK4llvm20SystemZFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZRegisterInfo.cpp' l='194' c='_ZNK4llvm19SystemZRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegisterInfo.cpp' l='39' c='_ZNK4llvm23WebAssemblyRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='276' c='_ZNK4llvm15X86RegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreRegisterInfo.cpp' l='210' c='_ZNK4llvm17XCoreRegisterInfo18getCalleeSavedRegsEPKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/unittests/CodeGen/MFCommon.inc' l='32' c='_ZNK12_GLOBAL__N_117BogusRegisterInfo18getCalleeSavedRegsEPKN4llvm15MachineFunctionE'/>
