

================================================================
== Vivado HLS Report for 'pool_2u_32u_32u_s'
================================================================
* Date:           Mon Jan  6 15:36:48 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  512|  512|        16|          -|          -|    32|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   32|   32|         2|          1|          1|    32|    yes   |
        | + Loop 2.2      |    ?|    ?|         3|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 58 59 }
  Pipeline-1 : II = 2, D = 3, States = { 63 64 65 }
  Pipeline-2 : II = 1, D = 2, States = { 67 68 }
  Pipeline-3 : II = 1, D = 3, States = { 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_17)
	25  / (tmp_17)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	9  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / (!tmp_18)
	61  / (tmp_18)
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	60  / (exitcond1)
	59  / (!exitcond1)
59 --> 
	58  / true
60 --> 
61 --> 
	62  / (!exitcond_flatten3)
	60  / (exitcond_flatten3)
62 --> 
	63  / (!exitcond_flatten8)
	70  / (exitcond_flatten8)
63 --> 
	66  / (exitcond_flatten)
	64  / (!exitcond_flatten)
64 --> 
	65  / true
65 --> 
	63  / true
66 --> 
	67  / true
67 --> 
	69  / (tmp_26)
	68  / (!tmp_26)
68 --> 
	67  / true
69 --> 
	62  / true
70 --> 
	73  / (exitcond_flatten4)
	71  / (!exitcond_flatten4)
71 --> 
	72  / true
72 --> 
	70  / true
73 --> 
	61  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%buf = alloca [512 x i32], align 4" [./../hw_library/pool.h:119]   --->   Operation 74 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%acc = alloca [32 x i32], align 16" [./../hw_library/pool.h:121]   --->   Operation 75 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:70]   --->   Operation 76 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 77 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [./../hw_library/pool.h:72]   --->   Operation 77 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 78 [1/1] (3.63ns)   --->   "%tmp_V_20 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:74]   --->   Operation 78 'read' 'tmp_V_20' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 79 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_20)" [./../hw_library/pool.h:76]   --->   Operation 79 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 80 [1/1] (3.63ns)   --->   "%tmp_V_22 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:78]   --->   Operation 80 'read' 'tmp_V_22' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_22)" [./../hw_library/pool.h:80]   --->   Operation 81 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_V_24 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:82]   --->   Operation 82 'read' 'tmp_V_24' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_24)" [./../hw_library/pool.h:84]   --->   Operation 83 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 84 [1/1] (3.63ns)   --->   "%tmp_V_26 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:86]   --->   Operation 84 'read' 'tmp_V_26' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 85 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_26)" [./../hw_library/pool.h:88]   --->   Operation 85 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 86 [1/1] (3.63ns)   --->   "%tmp_V_28 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:90]   --->   Operation 86 'read' 'tmp_V_28' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 87 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_28)" [./../hw_library/pool.h:92]   --->   Operation 87 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 88 [1/1] (3.63ns)   --->   "%tmp_V_30 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:94]   --->   Operation 88 'read' 'tmp_V_30' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 89 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_30)" [./../hw_library/pool.h:96]   --->   Operation 89 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 7.26>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str155, i32 0, i32 0, [1 x i8]* @p_str156, [1 x i8]* @p_str157, [1 x i8]* @p_str158, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str159, [1 x i8]* @p_str160)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str148, i32 0, i32 0, [1 x i8]* @p_str149, [1 x i8]* @p_str150, [1 x i8]* @p_str151, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str152, [1 x i8]* @p_str153)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (3.63ns)   --->   "%tmp_V_32 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:98]   --->   Operation 92 'read' 'tmp_V_32' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_32)" [./../hw_library/pool.h:100]   --->   Operation 93 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 94 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 1" [./../hw_library/pool.h:109]   --->   Operation 94 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%IFMCH_curr_1_load = load i32* @IFMCH_curr_1, align 4" [./../hw_library/pool.h:145]   --->   Operation 95 'load' 'IFMCH_curr_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.76ns)   --->   "br i1 %tmp_s, label %1, label %._crit_edge" [./../hw_library/pool.h:109]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "store i32 %tmp_V_28, i32* @IFMCH_curr_1, align 4" [./../hw_library/pool.h:111]   --->   Operation 97 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "store i32 %tmp_V_30, i32* @IFMDim_curr_1, align 4" [./../hw_library/pool.h:112]   --->   Operation 98 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./../hw_library/pool.h:114]   --->   Operation 99 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%IFMCH_curr_3_loc = phi i32 [ %tmp_V_28, %1 ], [ %IFMCH_curr_1_load, %0 ]"   --->   Operation 100 'phi' 'IFMCH_curr_3_loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([512 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str28, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:120]   --->   Operation 101 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str28, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:122]   --->   Operation 102 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.76ns)   --->   "br label %2" [./../hw_library/pool.h:123]   --->   Operation 103 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %._crit_edge ], [ %j_2, %.preheader246.preheader ]"   --->   Operation 104 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (1.42ns)   --->   "%tmp_17 = icmp eq i6 %j, -32" [./../hw_library/pool.h:123]   --->   Operation 105 'icmp' 'tmp_17' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 106 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j, 1" [./../hw_library/pool.h:123]   --->   Operation 107 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %.preheader245.0, label %.preheader246.preheader" [./../hw_library/pool.h:123]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_32 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %j, i4 0)" [./../hw_library/pool.h:123]   --->   Operation 109 'bitconcatenate' 'tmp_32' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %tmp_32 to i64" [./../hw_library/pool.h:126]   --->   Operation 110 'zext' 'tmp_33' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_33" [./../hw_library/pool.h:126]   --->   Operation 111 'getelementptr' 'buf_addr' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr, align 16" [./../hw_library/pool.h:126]   --->   Operation 112 'store' <Predicate = (!tmp_17)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 0" [./../hw_library/pool.h:132]   --->   Operation 113 'getelementptr' 'acc_addr' <Predicate = (tmp_17)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr, align 16" [./../hw_library/pool.h:132]   --->   Operation 114 'store' <Predicate = (tmp_17)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_9 : Operation 115 [1/1] (2.47ns)   --->   "%tmp_18 = icmp eq i32 %tmp_V, 0" [./../hw_library/pool.h:137]   --->   Operation 115 'icmp' 'tmp_18' <Predicate = (tmp_17)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_34 = or i10 %tmp_32, 1" [./../hw_library/pool.h:123]   --->   Operation 116 'or' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_34)" [./../hw_library/pool.h:126]   --->   Operation 117 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_35" [./../hw_library/pool.h:126]   --->   Operation 118 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_7, align 4" [./../hw_library/pool.h:126]   --->   Operation 119 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_36 = or i10 %tmp_32, 2" [./../hw_library/pool.h:123]   --->   Operation 120 'or' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_36)" [./../hw_library/pool.h:126]   --->   Operation 121 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%buf_addr_8 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_37" [./../hw_library/pool.h:126]   --->   Operation 122 'getelementptr' 'buf_addr_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_8, align 8" [./../hw_library/pool.h:126]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_38 = or i10 %tmp_32, 3" [./../hw_library/pool.h:123]   --->   Operation 124 'or' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_38)" [./../hw_library/pool.h:126]   --->   Operation 125 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%buf_addr_9 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_39" [./../hw_library/pool.h:126]   --->   Operation 126 'getelementptr' 'buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_9, align 4" [./../hw_library/pool.h:126]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_40 = or i10 %tmp_32, 4" [./../hw_library/pool.h:123]   --->   Operation 128 'or' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_40)" [./../hw_library/pool.h:126]   --->   Operation 129 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%buf_addr_10 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_41" [./../hw_library/pool.h:126]   --->   Operation 130 'getelementptr' 'buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_10, align 16" [./../hw_library/pool.h:126]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_42 = or i10 %tmp_32, 5" [./../hw_library/pool.h:123]   --->   Operation 132 'or' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_42)" [./../hw_library/pool.h:126]   --->   Operation 133 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%buf_addr_11 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_43" [./../hw_library/pool.h:126]   --->   Operation 134 'getelementptr' 'buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_11, align 4" [./../hw_library/pool.h:126]   --->   Operation 135 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_44 = or i10 %tmp_32, 6" [./../hw_library/pool.h:123]   --->   Operation 136 'or' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_44)" [./../hw_library/pool.h:126]   --->   Operation 137 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%buf_addr_12 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_45" [./../hw_library/pool.h:126]   --->   Operation 138 'getelementptr' 'buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_12, align 8" [./../hw_library/pool.h:126]   --->   Operation 139 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_46 = or i10 %tmp_32, 7" [./../hw_library/pool.h:123]   --->   Operation 140 'or' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_46)" [./../hw_library/pool.h:126]   --->   Operation 141 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%buf_addr_13 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_47" [./../hw_library/pool.h:126]   --->   Operation 142 'getelementptr' 'buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_13, align 4" [./../hw_library/pool.h:126]   --->   Operation 143 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 2.56>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_48 = or i10 %tmp_32, 8" [./../hw_library/pool.h:123]   --->   Operation 144 'or' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_48)" [./../hw_library/pool.h:126]   --->   Operation 145 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (0.00ns)   --->   "%buf_addr_14 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_49" [./../hw_library/pool.h:126]   --->   Operation 146 'getelementptr' 'buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 147 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_14, align 16" [./../hw_library/pool.h:126]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 2.56>
ST_18 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_50 = or i10 %tmp_32, 9" [./../hw_library/pool.h:123]   --->   Operation 148 'or' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_51 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_50)" [./../hw_library/pool.h:126]   --->   Operation 149 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "%buf_addr_15 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_51" [./../hw_library/pool.h:126]   --->   Operation 150 'getelementptr' 'buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_15, align 4" [./../hw_library/pool.h:126]   --->   Operation 151 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 2.56>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_52 = or i10 %tmp_32, 10" [./../hw_library/pool.h:123]   --->   Operation 152 'or' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_53 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_52)" [./../hw_library/pool.h:126]   --->   Operation 153 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%buf_addr_16 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_53" [./../hw_library/pool.h:126]   --->   Operation 154 'getelementptr' 'buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_16, align 8" [./../hw_library/pool.h:126]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.56>
ST_20 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_54 = or i10 %tmp_32, 11" [./../hw_library/pool.h:123]   --->   Operation 156 'or' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_55 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_54)" [./../hw_library/pool.h:126]   --->   Operation 157 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (0.00ns)   --->   "%buf_addr_17 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_55" [./../hw_library/pool.h:126]   --->   Operation 158 'getelementptr' 'buf_addr_17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 159 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_17, align 4" [./../hw_library/pool.h:126]   --->   Operation 159 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_56 = or i10 %tmp_32, 12" [./../hw_library/pool.h:123]   --->   Operation 160 'or' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_57 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_56)" [./../hw_library/pool.h:126]   --->   Operation 161 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%buf_addr_18 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_57" [./../hw_library/pool.h:126]   --->   Operation 162 'getelementptr' 'buf_addr_18' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_18, align 16" [./../hw_library/pool.h:126]   --->   Operation 163 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_58 = or i10 %tmp_32, 13" [./../hw_library/pool.h:123]   --->   Operation 164 'or' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_59 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_58)" [./../hw_library/pool.h:126]   --->   Operation 165 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%buf_addr_19 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_59" [./../hw_library/pool.h:126]   --->   Operation 166 'getelementptr' 'buf_addr_19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_19, align 4" [./../hw_library/pool.h:126]   --->   Operation 167 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 2.56>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_60 = or i10 %tmp_32, 14" [./../hw_library/pool.h:123]   --->   Operation 168 'or' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_61 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_60)" [./../hw_library/pool.h:126]   --->   Operation 169 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%buf_addr_20 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_61" [./../hw_library/pool.h:126]   --->   Operation 170 'getelementptr' 'buf_addr_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_20, align 8" [./../hw_library/pool.h:126]   --->   Operation 171 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 2.56>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_62 = or i10 %tmp_32, 15" [./../hw_library/pool.h:123]   --->   Operation 172 'or' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_63 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i10(i54 0, i10 %tmp_62)" [./../hw_library/pool.h:126]   --->   Operation 173 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/1] (0.00ns)   --->   "%buf_addr_21 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_63" [./../hw_library/pool.h:126]   --->   Operation 174 'getelementptr' 'buf_addr_21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 175 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_21, align 4" [./../hw_library/pool.h:126]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/pool.h:123]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 9> <Delay = 2.32>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%acc_addr_67 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 1" [./../hw_library/pool.h:132]   --->   Operation 177 'getelementptr' 'acc_addr_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_67, align 4" [./../hw_library/pool.h:132]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 10> <Delay = 2.32>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "%acc_addr_68 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 2" [./../hw_library/pool.h:132]   --->   Operation 179 'getelementptr' 'acc_addr_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 180 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_68, align 8" [./../hw_library/pool.h:132]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 11> <Delay = 2.32>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%acc_addr_69 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 3" [./../hw_library/pool.h:132]   --->   Operation 181 'getelementptr' 'acc_addr_69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_69, align 4" [./../hw_library/pool.h:132]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 12> <Delay = 2.32>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%acc_addr_70 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 4" [./../hw_library/pool.h:132]   --->   Operation 183 'getelementptr' 'acc_addr_70' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_70, align 16" [./../hw_library/pool.h:132]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 13> <Delay = 2.32>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "%acc_addr_71 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 5" [./../hw_library/pool.h:132]   --->   Operation 185 'getelementptr' 'acc_addr_71' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_71, align 4" [./../hw_library/pool.h:132]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 14> <Delay = 2.32>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%acc_addr_72 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 6" [./../hw_library/pool.h:132]   --->   Operation 187 'getelementptr' 'acc_addr_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_72, align 8" [./../hw_library/pool.h:132]   --->   Operation 188 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 15> <Delay = 2.32>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%acc_addr_73 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 7" [./../hw_library/pool.h:132]   --->   Operation 189 'getelementptr' 'acc_addr_73' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 190 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_73, align 4" [./../hw_library/pool.h:132]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 16> <Delay = 2.32>
ST_32 : Operation 191 [1/1] (0.00ns)   --->   "%acc_addr_74 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 8" [./../hw_library/pool.h:132]   --->   Operation 191 'getelementptr' 'acc_addr_74' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 192 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_74, align 16" [./../hw_library/pool.h:132]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 17> <Delay = 2.32>
ST_33 : Operation 193 [1/1] (0.00ns)   --->   "%acc_addr_75 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 9" [./../hw_library/pool.h:132]   --->   Operation 193 'getelementptr' 'acc_addr_75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 194 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_75, align 4" [./../hw_library/pool.h:132]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 34 <SV = 18> <Delay = 2.32>
ST_34 : Operation 195 [1/1] (0.00ns)   --->   "%acc_addr_76 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 10" [./../hw_library/pool.h:132]   --->   Operation 195 'getelementptr' 'acc_addr_76' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 196 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_76, align 8" [./../hw_library/pool.h:132]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 35 <SV = 19> <Delay = 2.32>
ST_35 : Operation 197 [1/1] (0.00ns)   --->   "%acc_addr_77 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 11" [./../hw_library/pool.h:132]   --->   Operation 197 'getelementptr' 'acc_addr_77' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 198 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_77, align 4" [./../hw_library/pool.h:132]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 36 <SV = 20> <Delay = 2.32>
ST_36 : Operation 199 [1/1] (0.00ns)   --->   "%acc_addr_78 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 12" [./../hw_library/pool.h:132]   --->   Operation 199 'getelementptr' 'acc_addr_78' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 200 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_78, align 16" [./../hw_library/pool.h:132]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 37 <SV = 21> <Delay = 2.32>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%acc_addr_79 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 13" [./../hw_library/pool.h:132]   --->   Operation 201 'getelementptr' 'acc_addr_79' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_79, align 4" [./../hw_library/pool.h:132]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 38 <SV = 22> <Delay = 2.32>
ST_38 : Operation 203 [1/1] (0.00ns)   --->   "%acc_addr_80 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 14" [./../hw_library/pool.h:132]   --->   Operation 203 'getelementptr' 'acc_addr_80' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 204 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_80, align 8" [./../hw_library/pool.h:132]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 39 <SV = 23> <Delay = 2.32>
ST_39 : Operation 205 [1/1] (0.00ns)   --->   "%acc_addr_81 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 15" [./../hw_library/pool.h:132]   --->   Operation 205 'getelementptr' 'acc_addr_81' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 206 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_81, align 4" [./../hw_library/pool.h:132]   --->   Operation 206 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 40 <SV = 24> <Delay = 2.32>
ST_40 : Operation 207 [1/1] (0.00ns)   --->   "%acc_addr_82 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 16" [./../hw_library/pool.h:132]   --->   Operation 207 'getelementptr' 'acc_addr_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 208 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_82, align 16" [./../hw_library/pool.h:132]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 41 <SV = 25> <Delay = 2.32>
ST_41 : Operation 209 [1/1] (0.00ns)   --->   "%acc_addr_83 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 17" [./../hw_library/pool.h:132]   --->   Operation 209 'getelementptr' 'acc_addr_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 210 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_83, align 4" [./../hw_library/pool.h:132]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 42 <SV = 26> <Delay = 2.32>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%acc_addr_84 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 18" [./../hw_library/pool.h:132]   --->   Operation 211 'getelementptr' 'acc_addr_84' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_84, align 8" [./../hw_library/pool.h:132]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 43 <SV = 27> <Delay = 2.32>
ST_43 : Operation 213 [1/1] (0.00ns)   --->   "%acc_addr_85 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 19" [./../hw_library/pool.h:132]   --->   Operation 213 'getelementptr' 'acc_addr_85' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 214 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_85, align 4" [./../hw_library/pool.h:132]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 44 <SV = 28> <Delay = 2.32>
ST_44 : Operation 215 [1/1] (0.00ns)   --->   "%acc_addr_86 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 20" [./../hw_library/pool.h:132]   --->   Operation 215 'getelementptr' 'acc_addr_86' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 216 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_86, align 16" [./../hw_library/pool.h:132]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 45 <SV = 29> <Delay = 2.32>
ST_45 : Operation 217 [1/1] (0.00ns)   --->   "%acc_addr_87 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 21" [./../hw_library/pool.h:132]   --->   Operation 217 'getelementptr' 'acc_addr_87' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 218 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_87, align 4" [./../hw_library/pool.h:132]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 46 <SV = 30> <Delay = 2.32>
ST_46 : Operation 219 [1/1] (0.00ns)   --->   "%acc_addr_88 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 22" [./../hw_library/pool.h:132]   --->   Operation 219 'getelementptr' 'acc_addr_88' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 220 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_88, align 8" [./../hw_library/pool.h:132]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 47 <SV = 31> <Delay = 2.32>
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%acc_addr_89 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 23" [./../hw_library/pool.h:132]   --->   Operation 221 'getelementptr' 'acc_addr_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 222 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_89, align 4" [./../hw_library/pool.h:132]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 48 <SV = 32> <Delay = 2.32>
ST_48 : Operation 223 [1/1] (0.00ns)   --->   "%acc_addr_90 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 24" [./../hw_library/pool.h:132]   --->   Operation 223 'getelementptr' 'acc_addr_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 224 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_90, align 16" [./../hw_library/pool.h:132]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 49 <SV = 33> <Delay = 2.32>
ST_49 : Operation 225 [1/1] (0.00ns)   --->   "%acc_addr_91 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 25" [./../hw_library/pool.h:132]   --->   Operation 225 'getelementptr' 'acc_addr_91' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 226 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_91, align 4" [./../hw_library/pool.h:132]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 50 <SV = 34> <Delay = 2.32>
ST_50 : Operation 227 [1/1] (0.00ns)   --->   "%acc_addr_92 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 26" [./../hw_library/pool.h:132]   --->   Operation 227 'getelementptr' 'acc_addr_92' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 228 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_92, align 8" [./../hw_library/pool.h:132]   --->   Operation 228 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 51 <SV = 35> <Delay = 2.32>
ST_51 : Operation 229 [1/1] (0.00ns)   --->   "%acc_addr_93 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 27" [./../hw_library/pool.h:132]   --->   Operation 229 'getelementptr' 'acc_addr_93' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 230 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_93, align 4" [./../hw_library/pool.h:132]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 52 <SV = 36> <Delay = 2.32>
ST_52 : Operation 231 [1/1] (0.00ns)   --->   "%acc_addr_94 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 28" [./../hw_library/pool.h:132]   --->   Operation 231 'getelementptr' 'acc_addr_94' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 232 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_94, align 16" [./../hw_library/pool.h:132]   --->   Operation 232 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 53 <SV = 37> <Delay = 2.32>
ST_53 : Operation 233 [1/1] (0.00ns)   --->   "%acc_addr_95 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 29" [./../hw_library/pool.h:132]   --->   Operation 233 'getelementptr' 'acc_addr_95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 234 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_95, align 4" [./../hw_library/pool.h:132]   --->   Operation 234 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 54 <SV = 38> <Delay = 2.32>
ST_54 : Operation 235 [1/1] (0.00ns)   --->   "%acc_addr_96 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 30" [./../hw_library/pool.h:132]   --->   Operation 235 'getelementptr' 'acc_addr_96' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 236 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_96, align 8" [./../hw_library/pool.h:132]   --->   Operation 236 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 55 <SV = 39> <Delay = 12.5>
ST_55 : Operation 237 [1/1] (0.00ns)   --->   "%acc_addr_97 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 31" [./../hw_library/pool.h:132]   --->   Operation 237 'getelementptr' 'acc_addr_97' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 238 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_97, align 4" [./../hw_library/pool.h:132]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_55 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %3, label %6" [./../hw_library/pool.h:137]   --->   Operation 239 'br' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 240 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_28, %tmp_V_22" [./../hw_library/pool.h:188]   --->   Operation 240 'mul' 'KER_size_0' <Predicate = (!tmp_18)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 241 [1/1] (0.00ns)   --->   "%IFMDim_curr_1_load = load i32* @IFMDim_curr_1, align 4" [./../hw_library/pool.h:138]   --->   Operation 241 'load' 'IFMDim_curr_1_load' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_1_load, i32 1, i32 31)" [./../hw_library/pool.h:138]   --->   Operation 242 'partselect' 'tmp_9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_64 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_3_loc, i1 false)" [./../hw_library/pool.h:90]   --->   Operation 243 'bitconcatenate' 'tmp_64' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_65 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_9, i1 false)" [./../hw_library/pool.h:138]   --->   Operation 244 'bitconcatenate' 'tmp_65' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 245 [1/1] (0.00ns)   --->   "%cast9 = zext i31 %tmp_9 to i63" [./../hw_library/pool.h:138]   --->   Operation 245 'zext' 'cast9' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 246 [1/1] (0.00ns)   --->   "%cast = zext i32 %IFMCH_curr_3_loc to i63" [./../hw_library/pool.h:90]   --->   Operation 246 'zext' 'cast' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 247 [1/1] (8.51ns)   --->   "%bound3 = mul i63 %cast9, %cast" [./../hw_library/pool.h:138]   --->   Operation 247 'mul' 'bound3' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 248 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %tmp_V_20 to i63" [./../hw_library/pool.h:74]   --->   Operation 248 'zext' 'cast2' <Predicate = (tmp_18)> <Delay = 0.00>
ST_55 : Operation 249 [1/1] (8.51ns)   --->   "%bound5 = mul i63 %cast2, %cast9" [./../hw_library/pool.h:74]   --->   Operation 249 'mul' 'bound5' <Predicate = (tmp_18)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 250 [1/1] (1.76ns)   --->   "br label %.preheader244" [./../hw_library/pool.h:139]   --->   Operation 250 'br' <Predicate = (tmp_18)> <Delay = 1.76>

State 56 <SV = 40> <Delay = 12.5>
ST_56 : Operation 251 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_22, %KER_size_0" [./../hw_library/pool.h:189]   --->   Operation 251 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:191]   --->   Operation 252 'specfucore' <Predicate = true> <Delay = 0.00>

State 57 <SV = 41> <Delay = 12.5>
ST_57 : Operation 253 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str66)" [./../hw_library/pool.h:187]   --->   Operation 253 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 254 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_24, %KER_size_1" [./../hw_library/pool.h:190]   --->   Operation 254 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 255 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:192]   --->   Operation 255 'specfucore' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 256 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/pool.h:193]   --->   Operation 256 'specfucore' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 257 [1/1] (1.76ns)   --->   "br label %7" [./../hw_library/pool.h:194]   --->   Operation 257 'br' <Predicate = true> <Delay = 1.76>

State 58 <SV = 42> <Delay = 2.55>
ST_58 : Operation 258 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %6 ], [ %i, %8 ]"   --->   Operation 258 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 259 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i32 %i3, %KER_bound" [./../hw_library/pool.h:194]   --->   Operation 259 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 260 [1/1] (2.55ns)   --->   "%i = add i32 %i3, 1" [./../hw_library/pool.h:194]   --->   Operation 260 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %9, label %8" [./../hw_library/pool.h:194]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>

State 59 <SV = 43> <Delay = 7.26>
ST_59 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str67)" [./../hw_library/pool.h:194]   --->   Operation 262 'specregionbegin' 'tmp_19' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 263 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:195]   --->   Operation 263 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 264 [1/1] (3.63ns)   --->   "%tmp_V_34 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:196]   --->   Operation 264 'read' 'tmp_V_34' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_59 : Operation 265 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_34)" [./../hw_library/pool.h:197]   --->   Operation 265 'write' <Predicate = (!exitcond1)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_59 : Operation 266 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str67, i32 %tmp_19)" [./../hw_library/pool.h:198]   --->   Operation 266 'specregionend' 'empty_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_59 : Operation 267 [1/1] (0.00ns)   --->   "br label %7" [./../hw_library/pool.h:194]   --->   Operation 267 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 60 <SV = 43> <Delay = 0.00>
ST_60 : Operation 268 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str66, i32 %tmp)" [./../hw_library/pool.h:199]   --->   Operation 268 'specregionend' 'empty_27' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_60 : Operation 269 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 269 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_60 : Operation 270 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/pool.h:201]   --->   Operation 270 'ret' <Predicate = true> <Delay = 0.00>

State 61 <SV = 40> <Delay = 3.76>
ST_61 : Operation 271 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i63 [ 0, %3 ], [ %indvar_flatten_next3, %.preheader244.loopexit ]"   --->   Operation 271 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 272 [1/1] (2.78ns)   --->   "%exitcond_flatten3 = icmp eq i63 %indvar_flatten3, %bound5" [./../hw_library/pool.h:74]   --->   Operation 272 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 273 [1/1] (3.49ns)   --->   "%indvar_flatten_next3 = add i63 %indvar_flatten3, 1"   --->   Operation 273 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %.loopexit.loopexit, label %.preheader242.preheader" [./../hw_library/pool.h:74]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 275 [1/1] (1.76ns)   --->   "br label %.preheader242"   --->   Operation 275 'br' <Predicate = (!exitcond_flatten3)> <Delay = 1.76>
ST_61 : Operation 276 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 276 'br' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 62 <SV = 41> <Delay = 3.45>
ST_62 : Operation 277 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader242.preheader ]"   --->   Operation 277 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 278 [1/1] (0.00ns)   --->   "%xp = phi i31 [ %xp_2, %5 ], [ 0, %.preheader242.preheader ]"   --->   Operation 278 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 279 [1/1] (2.47ns)   --->   "%exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_65" [./../hw_library/pool.h:138]   --->   Operation 279 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 280 [1/1] (2.55ns)   --->   "%indvar_flatten_next7 = add i32 %indvar_flatten6, 1"   --->   Operation 280 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader243" [./../hw_library/pool.h:138]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 282 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i31 %xp, %tmp_9" [./../hw_library/pool.h:142]   --->   Operation 282 'icmp' 'exitcond' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 283 [1/1] (0.73ns)   --->   "%xp_mid2 = select i1 %exitcond, i31 0, i31 %xp" [./../hw_library/pool.h:142]   --->   Operation 283 'select' 'xp_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 284 [1/1] (1.76ns)   --->   "br label %.preheader240" [./../hw_library/pool.h:144]   --->   Operation 284 'br' <Predicate = (!exitcond_flatten8)> <Delay = 1.76>
ST_62 : Operation 285 [1/1] (1.76ns)   --->   "br label %.preheader" [./../hw_library/pool.h:167]   --->   Operation 285 'br' <Predicate = (exitcond_flatten8)> <Delay = 1.76>

State 63 <SV = 42> <Delay = 3.45>
ST_63 : Operation 286 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader243 ], [ %indvar_flatten_next, %.preheader241 ]"   --->   Operation 286 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 287 [1/1] (0.00ns)   --->   "%ch = phi i32 [ 0, %.preheader243 ], [ %ch_3, %.preheader241 ]"   --->   Operation 287 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 288 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_64" [./../hw_library/pool.h:90]   --->   Operation 288 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 289 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 289 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader239.preheader, label %.preheader241" [./../hw_library/pool.h:90]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 291 [1/1] (2.47ns)   --->   "%exitcond4 = icmp eq i32 %ch, %IFMCH_curr_3_loc" [./../hw_library/pool.h:145]   --->   Operation 291 'icmp' 'exitcond4' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 292 [1/1] (0.69ns)   --->   "%ch_mid2 = select i1 %exitcond4, i32 0, i32 %ch" [./../hw_library/pool.h:145]   --->   Operation 292 'select' 'ch_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 64 <SV = 43> <Delay = 3.63>
ST_64 : Operation 293 [1/1] (3.63ns)   --->   "%tmp_V_37 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [./../hw_library/pool.h:147]   --->   Operation 293 'read' 'tmp_V_37' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_64 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_25 = zext i32 %ch_mid2 to i64" [./../hw_library/pool.h:148]   --->   Operation 294 'zext' 'tmp_25' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_64 : Operation 295 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_25" [./../hw_library/pool.h:148]   --->   Operation 295 'getelementptr' 'acc_addr_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_64 : Operation 296 [2/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [./../hw_library/pool.h:148]   --->   Operation 296 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_64 : Operation 297 [1/1] (2.55ns)   --->   "%ch_3 = add i32 %ch_mid2, 1" [./../hw_library/pool.h:145]   --->   Operation 297 'add' 'ch_3' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 44> <Delay = 7.81>
ST_65 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str63)" [./../hw_library/pool.h:145]   --->   Operation 298 'specregionbegin' 'tmp_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_65 : Operation 299 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:146]   --->   Operation 299 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_65 : Operation 300 [1/2] (2.32ns)   --->   "%acc_load_2 = load i32* %acc_addr_8, align 4" [./../hw_library/pool.h:148]   --->   Operation 300 'load' 'acc_load_2' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 301 [1/1] (2.47ns)   --->   "%tmp_31 = icmp sgt i32 %acc_load_2, %tmp_V_37" [./../hw_library/pool.h:148]   --->   Operation 301 'icmp' 'tmp_31' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 302 [1/1] (0.69ns)   --->   "%acc_load_2_valIn_V = select i1 %tmp_31, i32 %acc_load_2, i32 %tmp_V_37" [./../hw_library/pool.h:148]   --->   Operation 302 'select' 'acc_load_2_valIn_V' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_65 : Operation 303 [1/1] (2.32ns)   --->   "store i32 %acc_load_2_valIn_V, i32* %acc_addr_8, align 4" [./../hw_library/pool.h:148]   --->   Operation 303 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_65 : Operation 304 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str63, i32 %tmp_24)" [./../hw_library/pool.h:150]   --->   Operation 304 'specregionend' 'empty_22' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_65 : Operation 305 [1/1] (0.00ns)   --->   "br label %.preheader240" [./../hw_library/pool.h:145]   --->   Operation 305 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 66 <SV = 43> <Delay = 1.76>
ST_66 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i31 %xp_mid2 to i11" [./../hw_library/pool.h:153]   --->   Operation 306 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 307 [1/1] (1.76ns)   --->   "br label %.preheader239" [./../hw_library/pool.h:153]   --->   Operation 307 'br' <Predicate = true> <Delay = 1.76>

State 67 <SV = 44> <Delay = 4.20>
ST_67 : Operation 308 [1/1] (0.00ns)   --->   "%ch2 = phi i6 [ %ch_4, %4 ], [ 0, %.preheader239.preheader ]"   --->   Operation 308 'phi' 'ch2' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 309 [1/1] (1.42ns)   --->   "%tmp_26 = icmp eq i6 %ch2, -32" [./../hw_library/pool.h:153]   --->   Operation 309 'icmp' 'tmp_26' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 310 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 310 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 311 [1/1] (1.82ns)   --->   "%ch_4 = add i6 %ch2, 1" [./../hw_library/pool.h:153]   --->   Operation 311 'add' 'ch_4' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 312 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %5, label %4" [./../hw_library/pool.h:153]   --->   Operation 312 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_28 = zext i6 %ch2 to i64" [./../hw_library/pool.h:156]   --->   Operation 313 'zext' 'tmp_28' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %ch2, i4 0)" [./../hw_library/pool.h:153]   --->   Operation 314 'bitconcatenate' 'tmp_71' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_73_cast = zext i10 %tmp_71 to i11" [./../hw_library/pool.h:156]   --->   Operation 315 'zext' 'tmp_73_cast' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 316 [1/1] (1.63ns)   --->   "%tmp_72 = add i11 %tmp_70, %tmp_73_cast" [./../hw_library/pool.h:156]   --->   Operation 316 'add' 'tmp_72' <Predicate = (!tmp_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_74_cast = zext i11 %tmp_72 to i64" [./../hw_library/pool.h:156]   --->   Operation 317 'zext' 'tmp_74_cast' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 318 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_74_cast" [./../hw_library/pool.h:156]   --->   Operation 318 'getelementptr' 'buf_addr_6' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 319 [2/2] (2.56ns)   --->   "%buf_load_2 = load i32* %buf_addr_6, align 4" [./../hw_library/pool.h:156]   --->   Operation 319 'load' 'buf_load_2' <Predicate = (!tmp_26)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_67 : Operation 320 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_28" [./../hw_library/pool.h:156]   --->   Operation 320 'getelementptr' 'acc_addr_7' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_67 : Operation 321 [2/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [./../hw_library/pool.h:156]   --->   Operation 321 'load' 'acc_load' <Predicate = (!tmp_26)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 68 <SV = 45> <Delay = 8.30>
ST_68 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str64)" [./../hw_library/pool.h:153]   --->   Operation 322 'specregionbegin' 'tmp_27' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_68 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:154]   --->   Operation 323 'specpipeline' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_68 : Operation 324 [1/2] (2.56ns)   --->   "%buf_load_2 = load i32* %buf_addr_6, align 4" [./../hw_library/pool.h:156]   --->   Operation 324 'load' 'buf_load_2' <Predicate = (!tmp_26)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 325 [1/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_7, align 4" [./../hw_library/pool.h:156]   --->   Operation 325 'load' 'acc_load' <Predicate = (!tmp_26)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 326 [1/1] (2.47ns)   --->   "%tmp_29 = icmp sgt i32 %buf_load_2, %acc_load" [./../hw_library/pool.h:156]   --->   Operation 326 'icmp' 'tmp_29' <Predicate = (!tmp_26)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 327 [1/1] (0.69ns)   --->   "%tmp_30 = select i1 %tmp_29, i32 %buf_load_2, i32 %acc_load" [./../hw_library/pool.h:156]   --->   Operation 327 'select' 'tmp_30' <Predicate = (!tmp_26)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 328 [1/1] (2.56ns)   --->   "store i32 %tmp_30, i32* %buf_addr_6, align 4" [./../hw_library/pool.h:156]   --->   Operation 328 'store' <Predicate = (!tmp_26)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 329 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_7, align 4" [./../hw_library/pool.h:157]   --->   Operation 329 'store' <Predicate = (!tmp_26)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_68 : Operation 330 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str64, i32 %tmp_27)" [./../hw_library/pool.h:163]   --->   Operation 330 'specregionend' 'empty_24' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_68 : Operation 331 [1/1] (0.00ns)   --->   "br label %.preheader239" [./../hw_library/pool.h:153]   --->   Operation 331 'br' <Predicate = (!tmp_26)> <Delay = 0.00>

State 69 <SV = 45> <Delay = 2.52>
ST_69 : Operation 332 [1/1] (2.52ns)   --->   "%xp_2 = add i31 %xp_mid2, 1" [./../hw_library/pool.h:142]   --->   Operation 332 'add' 'xp_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 333 [1/1] (0.00ns)   --->   "br label %.preheader242" [./../hw_library/pool.h:142]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>

State 70 <SV = 42> <Delay = 7.46>
ST_70 : Operation 334 [1/1] (0.00ns)   --->   "%indvar_flatten4 = phi i63 [ %indvar_flatten_next4, %.preheader238 ], [ 0, %.preheader.preheader ]"   --->   Operation 334 'phi' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 335 [1/1] (0.00ns)   --->   "%outpix = phi i31 [ %tmp_22_mid2_v, %.preheader238 ], [ 0, %.preheader.preheader ]" [./../hw_library/pool.h:170]   --->   Operation 335 'phi' 'outpix' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 336 [1/1] (0.00ns)   --->   "%outch = phi i32 [ %outch_2, %.preheader238 ], [ 0, %.preheader.preheader ]"   --->   Operation 336 'phi' 'outch' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 337 [1/1] (2.78ns)   --->   "%exitcond_flatten4 = icmp eq i63 %indvar_flatten4, %bound3" [./../hw_library/pool.h:138]   --->   Operation 337 'icmp' 'exitcond_flatten4' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 338 [1/1] (3.49ns)   --->   "%indvar_flatten_next4 = add i63 %indvar_flatten4, 1"   --->   Operation 338 'add' 'indvar_flatten_next4' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 339 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten4, label %.preheader244.loopexit, label %.preheader238" [./../hw_library/pool.h:138]   --->   Operation 339 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 340 [1/1] (2.52ns)   --->   "%outpix_2 = add i31 1, %outpix" [./../hw_library/pool.h:167]   --->   Operation 340 'add' 'outpix_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 341 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %outch, %IFMCH_curr_3_loc" [./../hw_library/pool.h:168]   --->   Operation 341 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 342 [1/1] (0.69ns)   --->   "%outch_mid2 = select i1 %exitcond3, i32 0, i32 %outch" [./../hw_library/pool.h:168]   --->   Operation 342 'select' 'outch_mid2' <Predicate = (!exitcond_flatten4)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 343 [1/1] (0.73ns)   --->   "%tmp_22_mid2_v = select i1 %exitcond3, i31 %outpix_2, i31 %outpix" [./../hw_library/pool.h:170]   --->   Operation 343 'select' 'tmp_22_mid2_v' <Predicate = (!exitcond_flatten4)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i31 %tmp_22_mid2_v to i11" [./../hw_library/pool.h:168]   --->   Operation 344 'trunc' 'tmp_66' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_21 = zext i32 %outch_mid2 to i64" [./../hw_library/pool.h:170]   --->   Operation 345 'zext' 'tmp_21' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i32 %outch_mid2 to i7" [./../hw_library/pool.h:168]   --->   Operation 346 'trunc' 'tmp_67' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_70_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_67, i4 0)" [./../hw_library/pool.h:170]   --->   Operation 347 'bitconcatenate' 'tmp_70_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 348 [1/1] (1.63ns)   --->   "%tmp_68 = add i11 %tmp_70_cast, %tmp_66" [./../hw_library/pool.h:170]   --->   Operation 348 'add' 'tmp_68' <Predicate = (!exitcond_flatten4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i11 %tmp_68 to i64" [./../hw_library/pool.h:170]   --->   Operation 349 'zext' 'tmp_71_cast' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 350 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [512 x i32]* %buf, i64 0, i64 %tmp_71_cast" [./../hw_library/pool.h:170]   --->   Operation 350 'getelementptr' 'buf_addr_5' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 351 [2/2] (2.56ns)   --->   "%buf_load = load i32* %buf_addr_5, align 4" [./../hw_library/pool.h:170]   --->   Operation 351 'load' 'buf_load' <Predicate = (!exitcond_flatten4)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 352 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr inbounds [32 x i32]* %acc, i64 0, i64 %tmp_21" [./../hw_library/pool.h:176]   --->   Operation 352 'getelementptr' 'acc_addr_6' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_70 : Operation 353 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_6, align 4" [./../hw_library/pool.h:176]   --->   Operation 353 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_70 : Operation 354 [1/1] (2.55ns)   --->   "%outch_2 = add i32 1, %outch_mid2" [./../hw_library/pool.h:168]   --->   Operation 354 'add' 'outch_2' <Predicate = (!exitcond_flatten4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 43> <Delay = 5.77>
ST_71 : Operation 355 [1/2] (2.56ns)   --->   "%buf_load = load i32* %buf_addr_5, align 4" [./../hw_library/pool.h:170]   --->   Operation 355 'load' 'buf_load' <Predicate = (!exitcond_flatten4)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_71 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i32 %buf_load to i31" [./../hw_library/pool.h:170]   --->   Operation 356 'trunc' 'tmp_69' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_71 : Operation 357 [1/1] (2.47ns)   --->   "%tmp_22 = icmp sgt i32 %buf_load, 0" [./../hw_library/pool.h:170]   --->   Operation 357 'icmp' 'tmp_22' <Predicate = (!exitcond_flatten4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 358 [1/1] (0.73ns)   --->   "%tmp_V_35 = select i1 %tmp_22, i31 %tmp_69, i31 0" [./../hw_library/pool.h:170]   --->   Operation 358 'select' 'tmp_V_35' <Predicate = (!exitcond_flatten4)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 359 [1/1] (2.56ns)   --->   "store i32 -999999, i32* %buf_addr_5, align 4" [./../hw_library/pool.h:175]   --->   Operation 359 'store' <Predicate = (!exitcond_flatten4)> <Delay = 2.56> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 72 <SV = 44> <Delay = 3.63>
ST_72 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str65)" [./../hw_library/pool.h:168]   --->   Operation 360 'specregionbegin' 'tmp_20' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 361 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/pool.h:169]   --->   Operation 361 'specpipeline' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i31 %tmp_V_35 to i32" [./../hw_library/pool.h:170]   --->   Operation 362 'zext' 'tmp_V_1' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 363 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_1)" [./../hw_library/pool.h:172]   --->   Operation 363 'write' <Predicate = (!exitcond_flatten4)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_72 : Operation 364 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str65, i32 %tmp_20)" [./../hw_library/pool.h:182]   --->   Operation 364 'specregionend' 'empty_25' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>
ST_72 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader" [./../hw_library/pool.h:168]   --->   Operation 365 'br' <Predicate = (!exitcond_flatten4)> <Delay = 0.00>

State 73 <SV = 43> <Delay = 0.00>
ST_73 : Operation 366 [1/1] (0.00ns)   --->   "br label %.preheader244"   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:70) [9]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:72) [10]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:74) [11]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:76) [12]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:78) [13]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:80) [14]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:82) [15]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:84) [16]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:86) [17]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:88) [18]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:90) [19]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:92) [20]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:94) [21]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:96) [22]  (3.63 ns)

 <State 8>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:98) [23]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:100) [24]  (3.63 ns)

 <State 9>: 2.57ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./../hw_library/pool.h:123) [38]  (0 ns)
	'getelementptr' operation ('buf_addr', ./../hw_library/pool.h:126) [46]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [92]  (2.57 ns)

 <State 10>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_34', ./../hw_library/pool.h:123) [47]  (0 ns)
	'getelementptr' operation ('buf_addr_7', ./../hw_library/pool.h:126) [49]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [93]  (2.57 ns)

 <State 11>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_36', ./../hw_library/pool.h:123) [50]  (0 ns)
	'getelementptr' operation ('buf_addr_8', ./../hw_library/pool.h:126) [52]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [94]  (2.57 ns)

 <State 12>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_38', ./../hw_library/pool.h:123) [53]  (0 ns)
	'getelementptr' operation ('buf_addr_9', ./../hw_library/pool.h:126) [55]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [95]  (2.57 ns)

 <State 13>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_40', ./../hw_library/pool.h:123) [56]  (0 ns)
	'getelementptr' operation ('buf_addr_10', ./../hw_library/pool.h:126) [58]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [96]  (2.57 ns)

 <State 14>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_42', ./../hw_library/pool.h:123) [59]  (0 ns)
	'getelementptr' operation ('buf_addr_11', ./../hw_library/pool.h:126) [61]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [97]  (2.57 ns)

 <State 15>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_44', ./../hw_library/pool.h:123) [62]  (0 ns)
	'getelementptr' operation ('buf_addr_12', ./../hw_library/pool.h:126) [64]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [98]  (2.57 ns)

 <State 16>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_46', ./../hw_library/pool.h:123) [65]  (0 ns)
	'getelementptr' operation ('buf_addr_13', ./../hw_library/pool.h:126) [67]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [99]  (2.57 ns)

 <State 17>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_48', ./../hw_library/pool.h:123) [68]  (0 ns)
	'getelementptr' operation ('buf_addr_14', ./../hw_library/pool.h:126) [70]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [100]  (2.57 ns)

 <State 18>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_50', ./../hw_library/pool.h:123) [71]  (0 ns)
	'getelementptr' operation ('buf_addr_15', ./../hw_library/pool.h:126) [73]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [101]  (2.57 ns)

 <State 19>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_52', ./../hw_library/pool.h:123) [74]  (0 ns)
	'getelementptr' operation ('buf_addr_16', ./../hw_library/pool.h:126) [76]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [102]  (2.57 ns)

 <State 20>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_54', ./../hw_library/pool.h:123) [77]  (0 ns)
	'getelementptr' operation ('buf_addr_17', ./../hw_library/pool.h:126) [79]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [103]  (2.57 ns)

 <State 21>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_56', ./../hw_library/pool.h:123) [80]  (0 ns)
	'getelementptr' operation ('buf_addr_18', ./../hw_library/pool.h:126) [82]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [104]  (2.57 ns)

 <State 22>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_58', ./../hw_library/pool.h:123) [83]  (0 ns)
	'getelementptr' operation ('buf_addr_19', ./../hw_library/pool.h:126) [85]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [105]  (2.57 ns)

 <State 23>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_60', ./../hw_library/pool.h:123) [86]  (0 ns)
	'getelementptr' operation ('buf_addr_20', ./../hw_library/pool.h:126) [88]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [106]  (2.57 ns)

 <State 24>: 2.57ns
The critical path consists of the following:
	'or' operation ('tmp_62', ./../hw_library/pool.h:123) [89]  (0 ns)
	'getelementptr' operation ('buf_addr_21', ./../hw_library/pool.h:126) [91]  (0 ns)
	'store' operation (./../hw_library/pool.h:126) of constant 4293967297 on array 'buf', ./../hw_library/pool.h:119 [107]  (2.57 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_67', ./../hw_library/pool.h:132) [112]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [113]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_68', ./../hw_library/pool.h:132) [114]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [115]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_69', ./../hw_library/pool.h:132) [116]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [117]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_70', ./../hw_library/pool.h:132) [118]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [119]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_71', ./../hw_library/pool.h:132) [120]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [121]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_72', ./../hw_library/pool.h:132) [122]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [123]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_73', ./../hw_library/pool.h:132) [124]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [125]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_74', ./../hw_library/pool.h:132) [126]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [127]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_75', ./../hw_library/pool.h:132) [128]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [129]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_76', ./../hw_library/pool.h:132) [130]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [131]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_77', ./../hw_library/pool.h:132) [132]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [133]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_78', ./../hw_library/pool.h:132) [134]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [135]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_79', ./../hw_library/pool.h:132) [136]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [137]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_80', ./../hw_library/pool.h:132) [138]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [139]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_81', ./../hw_library/pool.h:132) [140]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [141]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_82', ./../hw_library/pool.h:132) [142]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [143]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_83', ./../hw_library/pool.h:132) [144]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [145]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_84', ./../hw_library/pool.h:132) [146]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [147]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_85', ./../hw_library/pool.h:132) [148]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [149]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_86', ./../hw_library/pool.h:132) [150]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [151]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_87', ./../hw_library/pool.h:132) [152]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [153]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_88', ./../hw_library/pool.h:132) [154]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [155]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_89', ./../hw_library/pool.h:132) [156]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [157]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_90', ./../hw_library/pool.h:132) [158]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [159]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_91', ./../hw_library/pool.h:132) [160]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [161]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_92', ./../hw_library/pool.h:132) [162]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [163]  (2.32 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_93', ./../hw_library/pool.h:132) [164]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [165]  (2.32 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_94', ./../hw_library/pool.h:132) [166]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [167]  (2.32 ns)

 <State 53>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_95', ./../hw_library/pool.h:132) [168]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [169]  (2.32 ns)

 <State 54>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_96', ./../hw_library/pool.h:132) [170]  (0 ns)
	'store' operation (./../hw_library/pool.h:132) of constant 4293967297 on array 'acc', ./../hw_library/pool.h:121 [171]  (2.32 ns)

 <State 55>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/pool.h:188) [178]  (12.6 ns)

 <State 56>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_1', ./../hw_library/pool.h:189) [179]  (12.6 ns)

 <State 57>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_bound', ./../hw_library/pool.h:190) [180]  (12.6 ns)

 <State 58>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../hw_library/pool.h:194) [186]  (0 ns)
	'add' operation ('i', ./../hw_library/pool.h:194) [188]  (2.55 ns)

 <State 59>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:196) [193]  (3.63 ns)
	fifo write on port 'out_V_V' (./../hw_library/pool.h:197) [194]  (3.63 ns)

 <State 60>: 0ns
The critical path consists of the following:

 <State 61>: 3.76ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten3', ./../hw_library/pool.h:74) [213]  (2.79 ns)
	blocking operation 0.978 ns on control path)

 <State 62>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten8', ./../hw_library/pool.h:138) [221]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 63>: 3.46ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten', ./../hw_library/pool.h:90) [231]  (2.48 ns)
	blocking operation 0.978 ns on control path)

 <State 64>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (./../hw_library/pool.h:147) [239]  (3.63 ns)

 <State 65>: 7.82ns
The critical path consists of the following:
	'load' operation ('acc_load_2', ./../hw_library/pool.h:148) on array 'acc', ./../hw_library/pool.h:121 [242]  (2.32 ns)
	'icmp' operation ('tmp_31', ./../hw_library/pool.h:148) [243]  (2.47 ns)
	'select' operation ('acc_load_2_valIn_V', ./../hw_library/pool.h:148) [244]  (0.698 ns)
	'store' operation (./../hw_library/pool.h:148) of variable 'acc_load_2_valIn_V', ./../hw_library/pool.h:148 on array 'acc', ./../hw_library/pool.h:121 [245]  (2.32 ns)

 <State 66>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ch') with incoming values : ('ch', ./../hw_library/pool.h:153) [253]  (1.77 ns)

 <State 67>: 4.21ns
The critical path consists of the following:
	'phi' operation ('ch') with incoming values : ('ch', ./../hw_library/pool.h:153) [253]  (0 ns)
	'add' operation ('tmp_72', ./../hw_library/pool.h:156) [264]  (1.64 ns)
	'getelementptr' operation ('buf_addr_6', ./../hw_library/pool.h:156) [266]  (0 ns)
	'load' operation ('buf_load_2', ./../hw_library/pool.h:156) on array 'buf', ./../hw_library/pool.h:119 [267]  (2.57 ns)

 <State 68>: 8.3ns
The critical path consists of the following:
	'load' operation ('buf_load_2', ./../hw_library/pool.h:156) on array 'buf', ./../hw_library/pool.h:119 [267]  (2.57 ns)
	'icmp' operation ('tmp_29', ./../hw_library/pool.h:156) [270]  (2.47 ns)
	'select' operation ('tmp_30', ./../hw_library/pool.h:156) [271]  (0.698 ns)
	'store' operation (./../hw_library/pool.h:156) of variable 'tmp_30', ./../hw_library/pool.h:156 on array 'buf', ./../hw_library/pool.h:119 [272]  (2.57 ns)

 <State 69>: 2.52ns
The critical path consists of the following:
	'add' operation ('xp', ./../hw_library/pool.h:142) [277]  (2.52 ns)

 <State 70>: 7.46ns
The critical path consists of the following:
	'phi' operation ('outpix', ./../hw_library/pool.h:170) with incoming values : ('tmp_22_mid2_v', ./../hw_library/pool.h:170) [283]  (0 ns)
	'add' operation ('outpix', ./../hw_library/pool.h:167) [289]  (2.52 ns)
	'select' operation ('tmp_22_mid2_v', ./../hw_library/pool.h:170) [292]  (0.733 ns)
	'add' operation ('tmp_68', ./../hw_library/pool.h:170) [299]  (1.64 ns)
	'getelementptr' operation ('buf_addr_5', ./../hw_library/pool.h:170) [301]  (0 ns)
	'load' operation ('buf_load', ./../hw_library/pool.h:170) on array 'buf', ./../hw_library/pool.h:119 [302]  (2.57 ns)

 <State 71>: 5.77ns
The critical path consists of the following:
	'load' operation ('buf_load', ./../hw_library/pool.h:170) on array 'buf', ./../hw_library/pool.h:119 [302]  (2.57 ns)
	'icmp' operation ('tmp_22', ./../hw_library/pool.h:170) [304]  (2.47 ns)
	'select' operation ('tmp.V', ./../hw_library/pool.h:170) [305]  (0.733 ns)

 <State 72>: 3.63ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (./../hw_library/pool.h:172) [307]  (3.63 ns)

 <State 73>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
