Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b37e8c2ccfba431ebed8d653bb10bebc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L xlconstant_v1_1_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FullS_tb_behav xil_defaultlib.FullS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplexer41
Compiling module xil_defaultlib.task1_multiplexer41_1_0
Compiling module xil_defaultlib.task1_multiplexer41_0_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.task1_xlconstant_1_0
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.task1_xlconstant_0_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.task1_util_vector_logic_0_0
Compiling module xil_defaultlib.task1_util_vector_logic_0_1
Compiling module xil_defaultlib.task1
Compiling module xil_defaultlib.task1_wrapper
Compiling module xil_defaultlib.FullS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullS_tb_behav
