0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/anyho/FPGA/Projects/SYSC3320/Counter/Counter.srcs/sim_1/new/testbench.vhd,1617869461,vhdl,,,,testbench,,,,,,,,
C:/Users/anyho/FPGA/Projects/SYSC3320/Counter/Counter.srcs/sources_1/new/Counter_design1.vhd,1617867624,vhdl,,,,counter_design1,,,,,,,,
C:/Users/anyho/FPGA/Projects/SYSC3320/Counter/Counter.srcs/sources_1/new/Counter_design2.vhd,1617867992,vhdl,,,,counter_design2,,,,,,,,
