{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605037112667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605037112668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 10 16:38:32 2020 " "Processing started: Tue Nov 10 16:38:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605037112668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037112668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula16 -c Aula16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula16 -c Aula16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037112668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605037113282 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605037113283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula16-arch_name " "Found design unit 1: Aula16-arch_name" {  } { { "Aula16.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/Aula16.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123761 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula16 " "Found entity 1: Aula16" {  } { { "Aula16.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/Aula16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123762 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/muxGenerico2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123765 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA1bit-arch_name " "Found design unit 1: ULA1bit-arch_name" {  } { { "ULA1bit.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA1bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123767 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA1bit " "Found entity 1: ULA1bit" {  } { { "ULA1bit.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123768 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA32bits-arch_name " "Found design unit 1: ULA32bits-arch_name" {  } { { "ULA32bits.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA32bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123771 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA32bits " "Found entity 1: ULA32bits" {  } { { "ULA32bits.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constantesmips.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constantesmips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantesMIPS " "Found design unit 1: constantesMIPS" {  } { { "constantesMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/constantesMIPS.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrolefd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrolefd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleFD-arch_name " "Found design unit 1: UnidadeControleFD-arch_name" {  } { { "UnidadeControleFD.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/UnidadeControleFD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123775 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleFD " "Found entity 1: UnidadeControleFD" {  } { { "UnidadeControleFD.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/UnidadeControleFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontroleula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontroleula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleULA-arch_name " "Found design unit 1: UnidadeControleULA-arch_name" {  } { { "UnidadeControleULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/UnidadeControleULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123778 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleULA " "Found entity 1: UnidadeControleULA" {  } { { "UnidadeControleULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/UnidadeControleULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorCompleto1bit-arch_name " "Found design unit 1: SomadorCompleto1bit-arch_name" {  } { { "SomadorCompleto1bit.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/SomadorCompleto1bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123780 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto1bit " "Found entity 1: SomadorCompleto1bit" {  } { { "SomadorCompleto1bit.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/SomadorCompleto1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectaoverflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectaoverflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detectaOverflow-arch_name " "Found design unit 1: detectaOverflow-arch_name" {  } { { "detectaOverflow.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/detectaOverflow.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123783 ""} { "Info" "ISGN_ENTITY_NAME" "1 detectaOverflow " "Found entity 1: detectaOverflow" {  } { { "detectaOverflow.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/detectaOverflow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605037123783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037123783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula16 " "Elaborating entity \"Aula16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605037123829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControleULA UnidadeControleULA:ucULA " "Elaborating entity \"UnidadeControleULA\" for hierarchy \"UnidadeControleULA:ucULA\"" {  } { { "Aula16.vhd" "ucULA" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/Aula16.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037123853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA32bits ULA32bits:ULA " "Elaborating entity \"ULA32bits\" for hierarchy \"ULA32bits:ULA\"" {  } { { "Aula16.vhd" "ULA" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/Aula16.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037123856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA1bit ULA32bits:ULA\|ULA1bit:ula0 " "Elaborating entity \"ULA1bit\" for hierarchy \"ULA32bits:ULA\|ULA1bit:ula0\"" {  } { { "ULA32bits.vhd" "ula0" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA32bits.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037123883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 ULA32bits:ULA\|ULA1bit:ula0\|muxGenerico2x1:inverteB " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"ULA32bits:ULA\|ULA1bit:ula0\|muxGenerico2x1:inverteB\"" {  } { { "ULA1bit.vhd" "inverteB" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA1bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037123884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto1bit ULA32bits:ULA\|ULA1bit:ula0\|SomadorCompleto1bit:SomaSubtrai " "Elaborating entity \"SomadorCompleto1bit\" for hierarchy \"ULA32bits:ULA\|ULA1bit:ula0\|SomadorCompleto1bit:SomaSubtrai\"" {  } { { "ULA1bit.vhd" "SomaSubtrai" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA1bit.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037123886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 ULA32bits:ULA\|ULA1bit:ula0\|muxGenerico4x1:muxULA " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"ULA32bits:ULA\|ULA1bit:ula0\|muxGenerico4x1:muxULA\"" {  } { { "ULA1bit.vhd" "muxULA" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA1bit.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037123887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectaOverflow ULA32bits:ULA\|ULA1bit:ula0\|detectaOverflow:detectaOF " "Elaborating entity \"detectaOverflow\" for hierarchy \"ULA32bits:ULA\|ULA1bit:ula0\|detectaOverflow:detectaOF\"" {  } { { "ULA1bit.vhd" "detectaOF" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula16/ULA1bit.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037123890 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605037124949 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605037125503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605037125503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605037125577 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605037125577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605037125577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605037125577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605037125662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 10 16:38:45 2020 " "Processing ended: Tue Nov 10 16:38:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605037125662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605037125662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605037125662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605037125662 ""}
