dual_port_ram.v,verilog,xil_defaultlib,../../../../lab7.srcs/sources_1/ip/dual_port_ram/sim/dual_port_ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
