<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › isdn › sc › hardware.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>hardware.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Hardware specific macros, defines and structures</span>
<span class="cm"> *</span>
<span class="cm"> * This software may be used and distributed according to the terms</span>
<span class="cm"> * of the GNU General Public License, incorporated herein by reference.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef HARDWARE_H</span>
<span class="cp">#define HARDWARE_H</span>

<span class="cp">#include &lt;asm/param.h&gt;			</span><span class="cm">/* For HZ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * General hardware parameters common to all ISA adapters</span>
<span class="cm"> */</span>

<span class="cp">#define MAX_CARDS	4		</span><span class="cm">/* The maximum number of cards to</span>
<span class="cm">					   control or probe for. */</span><span class="cp"></span>

<span class="cp">#define SIGNATURE	0x87654321	</span><span class="cm">/* Board reset signature */</span><span class="cp"></span>
<span class="cp">#define SIG_OFFSET	0x1004		</span><span class="cm">/* Where to find signature in shared RAM */</span><span class="cp"></span>
<span class="cp">#define TRACE_OFFSET	0x1008		</span><span class="cm">/* Trace enable word offset in shared RAM */</span><span class="cp"></span>
<span class="cp">#define BUFFER_OFFSET	0x1800		</span><span class="cm">/* Beginning of buffers */</span><span class="cp"></span>

<span class="cm">/* I/O Port parameters */</span>
<span class="cp">#define IOBASE_MIN	0x180		</span><span class="cm">/* Lowest I/O port address */</span><span class="cp"></span>
<span class="cp">#define IOBASE_MAX	0x3C0		</span><span class="cm">/* Highest I/O port address */</span><span class="cp"></span>
<span class="cp">#define IOBASE_OFFSET	0x20		</span><span class="cm">/* Inter-board I/O port gap used during</span>
<span class="cm">					   probing */</span><span class="cp"></span>
<span class="cp">#define FIFORD_OFFSET	0x0</span>
<span class="cp">#define FIFOWR_OFFSET	0x400</span>
<span class="cp">#define FIFOSTAT_OFFSET	0x1000</span>
<span class="cp">#define RESET_OFFSET	0x2800</span>
<span class="cp">#define PG0_OFFSET	0x3000		</span><span class="cm">/* Offset from I/O Base for Page 0 register */</span><span class="cp"></span>
<span class="cp">#define PG1_OFFSET	0x3400		</span><span class="cm">/* Offset from I/O Base for Page 1 register */</span><span class="cp"></span>
<span class="cp">#define PG2_OFFSET	0x3800		</span><span class="cm">/* Offset from I/O Base for Page 2 register */</span><span class="cp"></span>
<span class="cp">#define PG3_OFFSET	0x3C00		</span><span class="cm">/* Offset from I/O Base for Page 3 register */</span><span class="cp"></span>

<span class="cp">#define FIFO_READ	0		</span><span class="cm">/* FIFO Read register */</span><span class="cp"></span>
<span class="cp">#define FIFO_WRITE	1		</span><span class="cm">/* FIFO Write rgister */</span><span class="cp"></span>
<span class="cp">#define LO_ADDR_PTR	2		</span><span class="cm">/* Extended RAM Low Addr Pointer */</span><span class="cp"></span>
<span class="cp">#define HI_ADDR_PTR	3		</span><span class="cm">/* Extended RAM High Addr Pointer */</span><span class="cp"></span>
<span class="cp">#define NOT_USED_1	4</span>
<span class="cp">#define FIFO_STATUS	5		</span><span class="cm">/* FIFO Status Register */</span><span class="cp"></span>
<span class="cp">#define NOT_USED_2	6</span>
<span class="cp">#define MEM_OFFSET	7</span>
<span class="cp">#define SFT_RESET	10		</span><span class="cm">/* Reset Register */</span><span class="cp"></span>
<span class="cp">#define EXP_BASE	11		</span><span class="cm">/* Shared RAM Base address */</span><span class="cp"></span>
<span class="cp">#define EXP_PAGE0	12		</span><span class="cm">/* Shared RAM Page0 register */</span><span class="cp"></span>
<span class="cp">#define EXP_PAGE1	13		</span><span class="cm">/* Shared RAM Page1 register */</span><span class="cp"></span>
<span class="cp">#define EXP_PAGE2	14		</span><span class="cm">/* Shared RAM Page2 register */</span><span class="cp"></span>
<span class="cp">#define EXP_PAGE3	15		</span><span class="cm">/* Shared RAM Page3 register */</span><span class="cp"></span>
<span class="cp">#define IRQ_SELECT	16		</span><span class="cm">/* IRQ selection register */</span><span class="cp"></span>
<span class="cp">#define MAX_IO_REGS	17		</span><span class="cm">/* Total number of I/O ports */</span><span class="cp"></span>

<span class="cm">/* FIFO register values */</span>
<span class="cp">#define RF_HAS_DATA	0x01		</span><span class="cm">/* fifo has data */</span><span class="cp"></span>
<span class="cp">#define RF_QUART_FULL	0x02		</span><span class="cm">/* fifo quarter full */</span><span class="cp"></span>
<span class="cp">#define RF_HALF_FULL	0x04		</span><span class="cm">/* fifo half full */</span><span class="cp"></span>
<span class="cp">#define RF_NOT_FULL	0x08		</span><span class="cm">/* fifo not full */</span><span class="cp"></span>
<span class="cp">#define WF_HAS_DATA	0x10		</span><span class="cm">/* fifo has data */</span><span class="cp"></span>
<span class="cp">#define WF_QUART_FULL	0x20		</span><span class="cm">/* fifo quarter full */</span><span class="cp"></span>
<span class="cp">#define WF_HALF_FULL	0x40		</span><span class="cm">/* fifo half full */</span><span class="cp"></span>
<span class="cp">#define WF_NOT_FULL	0x80		</span><span class="cm">/* fifo not full */</span><span class="cp"></span>

<span class="cm">/* Shared RAM parameters */</span>
<span class="cp">#define SRAM_MIN	0xC0000         </span><span class="cm">/* Lowest host shared RAM address */</span><span class="cp"></span>
<span class="cp">#define SRAM_MAX	0xEFFFF         </span><span class="cm">/* Highest host shared RAM address */</span><span class="cp"></span>
<span class="cp">#define SRAM_PAGESIZE	0x4000		</span><span class="cm">/* Size of one RAM page (16K) */</span><span class="cp"></span>

<span class="cm">/* Shared RAM buffer parameters */</span>
<span class="cp">#define BUFFER_SIZE	0x800		</span><span class="cm">/* The size of a buffer in bytes */</span><span class="cp"></span>
<span class="cp">#define BUFFER_BASE	BUFFER_OFFSET	</span><span class="cm">/* Offset from start of shared RAM</span>
<span class="cm">					   where buffer start */</span><span class="cp"></span>
<span class="cp">#define BUFFERS_MAX	16		</span><span class="cm">/* Maximum number of send/receive</span>
<span class="cm">					   buffers per channel */</span><span class="cp"></span>
<span class="cp">#define HDLC_PROTO	0x01		</span><span class="cm">/* Frame Format for Layer 2 */</span><span class="cp"></span>

<span class="cp">#define BRI_BOARD	0</span>
<span class="cp">#define POTS_BOARD	1</span>
<span class="cp">#define PRI_BOARD	2</span>

<span class="cm">/*</span>
<span class="cm"> * Specific hardware parameters for the DataCommute/BRI</span>
<span class="cm"> */</span>
<span class="cp">#define BRI_CHANNELS	2		</span><span class="cm">/* Number of B channels */</span><span class="cp"></span>
<span class="cp">#define BRI_BASEPG_VAL	0x98</span>
<span class="cp">#define BRI_MAGIC	0x60000		</span><span class="cm">/* Magic Number */</span><span class="cp"></span>
<span class="cp">#define BRI_MEMSIZE	0x10000		</span><span class="cm">/* Amount of RAM (64K) */</span><span class="cp"></span>
<span class="cp">#define BRI_PARTNO	&quot;72-029&quot;</span>
<span class="cp">#define BRI_FEATURES	ISDN_FEATURE_L2_HDLC | ISDN_FEATURE_L3_TRANS;</span>
<span class="cm">/*</span>
<span class="cm"> * Specific hardware parameters for the DataCommute/PRI</span>
<span class="cm"> */</span>
<span class="cp">#define PRI_CHANNELS	23		</span><span class="cm">/* Number of B channels */</span><span class="cp"></span>
<span class="cp">#define PRI_BASEPG_VAL	0x88</span>
<span class="cp">#define PRI_MAGIC	0x20000		</span><span class="cm">/* Magic Number */</span><span class="cp"></span>
<span class="cp">#define PRI_MEMSIZE	0x100000	</span><span class="cm">/* Amount of RAM (1M) */</span><span class="cp"></span>
<span class="cp">#define PRI_PARTNO	&quot;72-030&quot;</span>
<span class="cp">#define PRI_FEATURES	ISDN_FEATURE_L2_HDLC | ISDN_FEATURE_L3_TRANS;</span>

<span class="cm">/*</span>
<span class="cm"> * Some handy macros</span>
<span class="cm"> */</span>

<span class="cm">/* Determine if a channel number is valid for the adapter */</span>
<span class="cp">#define IS_VALID_CHANNEL(y, x)	((x &gt; 0) &amp;&amp; (x &lt;= sc_adapter[y]-&gt;channels))</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
