`timescale 1ns / 1ps

module uart_slave (
    input wire PCLK,
    input wire PRESETn,
    input wire PSEL,
    input wire PENABLE,
    input wire PWRITE,
    input wire [7:0] PADDR,
    input wire [7:0] PWDATA,

    output reg [7:0] PRDATA,
    output wire PREADY,
    output reg PSLVERR,

    input wire [7:0] uart_rx_data,
    input wire uart_rx_valid,

    output reg [7:0] uart_tx_data,
    output reg uart_tx_valid
);

reg [7:0] rx_data_reg;

assign PREADY = PSEL && PENABLE;

always @(posedge PCLK or negedge PRESETn) begin

    if(!PRESETn) begin
        rx_data_reg   <= 8'h00;
        uart_tx_data  <= 8'h00;
        uart_tx_valid <= 1'b0;
    end

    else begin

        uart_tx_valid <= 1'b0;

        if(uart_rx_valid)
            rx_data_reg <= uart_rx_data;

        if(PSEL && PENABLE && PWRITE) begin

            if(PADDR == 8'h05) begin
                uart_tx_data  <= PWDATA;
                uart_tx_valid <= 1'b1;
            end

        end
    end
end

always @(*) begin

    PRDATA  = 8'h00;
    PSLVERR = 1'b0;

    if(PSEL && PENABLE) begin

        if(!PWRITE) begin

            if(PADDR == 8'h05) begin
                PRDATA  = rx_data_reg;
                PSLVERR = 1'b0;
            end

            else begin
                PRDATA  = 8'h00;
                PSLVERR = 1'b1;
            end

        end
    end
end

endmodule
