make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libc'
make: Nothing to be done for 'all'.
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libc'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libcompiler_rt'
make: Nothing to be done for 'all'.
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libcompiler_rt'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libbase'
 CC       console.o
 CC       system.o
 CC       memtest.o
 CC       uart.o
 CC       spiflash.o
 CC       i2c.o
 CC       isr.o
 AR       libbase.a
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libbase'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libfatfs'
make: Nothing to be done for 'all'.
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libfatfs'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitespi'
 CC       spiflash.o
 AR       liblitespi.a
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitespi'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitedram'
 CC       sdram.o
 CC       bist.o
 CC       sdram_dbg.o
 CC       sdram_spd.o
 CC       utils.o
 CC       accessors.o
 AR       liblitedram.a
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitedram'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libliteeth'
 CC       udp.o
 CC       mdio.o
 AR       libliteeth.a
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/libliteeth'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitesdcard'
 CC       sdcard.o
 CC       spisdcard.o
 AR       liblitesdcard.a
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitesdcard'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitesata'
 CC       sata.o
 AR       liblitesata.a
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/liblitesata'
make: Entering directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/bios'
 CC       boot.o
 CC       cmd_bios.o
 CC       cmd_mem.o
 CC       cmd_boot.o
 CC       cmd_i2c.o
 CC       cmd_spiflash.o
 CC       cmd_litedram.o
 CC       cmd_liteeth.o
 CC       cmd_litesdcard.o
 CC       cmd_litesata.o
 CC       sim_debug.o
 CC       main.o
 CC       crt0.o
 CC       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
python3 -m litex.soc.software.crcfbigen bios.bin --little
python3 -m litex.soc.software.memusage bios.elf /Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/bios/../include/generated/regions.ld riscv64-unknown-elf

ROM usage: 24.69KiB 	(77.16%)
RAM usage: 1.61KiB 	(40.23%)

rm crt0.o
make: Leaving directory '/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/software/bios'

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.29 (git sha1 9c5a60eb201, clang 14.0.3 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v
Parsing Verilog input from `/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v' to AST representation.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\StreamFifoLowLatency'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v
Parsing Verilog input from `/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

4.3.1. Analyzing design hierarchy..
Top module:  \top

4.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.3.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv

4.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency'.
Generating RTLIL representation for module `\StreamFifoLowLatency'.

4.3.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv
Used module:         \StreamFifoLowLatency

4.3.6. Analyzing design hierarchy..
Top module:  \top
Used module:     \VexRiscv
Used module:         \StreamFifoLowLatency
Removing unused module `$abstract\top'.
Removing unused module `$abstract\StreamFifoLowLatency'.
Removing unused module `$abstract\VexRiscv'.
Removed 3 unused modules.

4.4. Executing PROC pass (convert processes to netlists).

4.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:0$1003'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:0$1002'.
Cleaned up 0 empty switches.

4.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3893$1703 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3882$1700 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3874$1699 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3866$1698 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3847$1689 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3840$1688 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3831$1686 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3824$1685 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3817$1684 in module StreamFifoLowLatency.
Marked 5 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3242$1647 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3228$1646 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3196$1638 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3186$1626 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3179$1625 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3172$1624 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3164$1623 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3157$1622 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3148$1621 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3139$1620 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3130$1619 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3007$1483 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2995$1475 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2988$1472 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2970$1466 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2963$1465 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2954$1464 in module VexRiscv.
Marked 16 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2906$1463 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2889$1450 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2878$1449 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2871$1448 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2864$1447 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2852$1443 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2825$1421 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2815$1420 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2805$1419 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2795$1418 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2779$1412 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2758$1406 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2678$1400 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2661$1397 in module VexRiscv.
Marked 12 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2606$1375 in module VexRiscv.
Marked 12 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2573$1374 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2560$1370 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2547$1359 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2530$1358 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2465$1355 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2451$1354 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2437$1350 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2430$1349 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2423$1348 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2416$1346 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2373$1322 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2305$1315 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2292$1306 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2279$1305 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2262$1297 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2246$1289 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2236$1279 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2209$1270 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2180$1254 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2153$1241 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2131$1230 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2117$1224 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2108$1222 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2098$1217 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2089$1214 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2065$1210 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2055$1209 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2040$1208 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2026$1207 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2012$1206 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2004$1205 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1992$1204 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1981$1203 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1973$1202 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1966$1201 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1955$1200 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1937$1199 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1930$1198 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1919$1197 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1906$1196 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1894$1195 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1874$1187 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1866$1176 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1858$1174 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1831$1173 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1129$1154 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726 in module top.
Marked 4 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698 in module top.
Marked 13 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1664$638 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1642$636 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1631$635 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1620$634 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519 in module top.
Marked 3 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436 in module top.
Marked 1 switch rules as full_case in process $proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433 in module top.
Removed a total of 0 dead cases.

4.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 35 redundant assignments.
Promoted 546 assignments to connections.

4.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:644$1001'.
  Set init value: \builder_impl_regs1 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:643$1000'.
  Set init value: \builder_impl_regs0 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:642$999'.
  Set init value: \builder_array_muxed7 = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:641$998'.
  Set init value: \builder_array_muxed6 = 3'000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:640$997'.
  Set init value: \builder_array_muxed5 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:639$996'.
  Set init value: \builder_array_muxed4 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:638$995'.
  Set init value: \builder_array_muxed3 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:637$994'.
  Set init value: \builder_array_muxed2 = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:636$993'.
  Set init value: \builder_array_muxed1 = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:635$992'.
  Set init value: \builder_array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:634$991'.
  Set init value: \builder_basesoc_wishbone2csr_next_state = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:633$990'.
  Set init value: \builder_basesoc_wishbone2csr_state = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:632$989'.
  Set init value: \__main___basesoc_litespimmap_burst_adr_litespi_next_value_ce1 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:631$988'.
  Set init value: \__main___basesoc_litespimmap_burst_adr_litespi_next_value1 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:630$987'.
  Set init value: \__main___basesoc_litespimmap_burst_cs_litespi_next_value_ce0 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:629$986'.
  Set init value: \__main___basesoc_litespimmap_burst_cs_litespi_next_value0 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:628$985'.
  Set init value: \builder_basesoc_litespi_next_state = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:627$984'.
  Set init value: \builder_basesoc_litespi_state = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:625$983'.
  Set init value: \builder_basesoc_litespi_rx_demux_source_payload_data = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:624$982'.
  Set init value: \builder_basesoc_litespi_rx_demux_source_last = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:623$981'.
  Set init value: \builder_basesoc_litespi_rx_demux_source_first = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:621$980'.
  Set init value: \builder_basesoc_litespi_rx_demux_source_valid = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:617$979'.
  Set init value: \builder_basesoc_litespi_rx_demux_sink_ready = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:608$978'.
  Set init value: \builder_basesoc_litespi_tx_mux_sink_ready = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:606$977'.
  Set init value: \builder_basesoc_litespi_tx_mux_source_payload_mask = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:605$976'.
  Set init value: \builder_basesoc_litespi_tx_mux_source_payload_width = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:604$975'.
  Set init value: \builder_basesoc_litespi_tx_mux_source_payload_len = 6'000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:603$974'.
  Set init value: \builder_basesoc_litespi_tx_mux_source_payload_data = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:602$973'.
  Set init value: \builder_basesoc_litespi_tx_mux_source_last = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:601$972'.
  Set init value: \builder_basesoc_litespi_tx_mux_source_first = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:599$971'.
  Set init value: \builder_basesoc_litespi_tx_mux_source_valid = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:596$970'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:595$969'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:594$968'.
  Set init value: \builder_basesoc_litespiphy_next_state = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:593$967'.
  Set init value: \builder_basesoc_litespiphy_state = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:592$966'.
  Set init value: \__main___basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:591$965'.
  Set init value: \__main___basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:590$964'.
  Set init value: \__main___basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:589$963'.
  Set init value: \__main___basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:588$962'.
  Set init value: \builder_basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:587$961'.
  Set init value: \builder_basesoc_rs232phyrx_state = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:586$960'.
  Set init value: \__main___basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:585$959'.
  Set init value: \__main___basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:584$958'.
  Set init value: \__main___basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:583$957'.
  Set init value: \__main___basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:582$956'.
  Set init value: \__main___basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:581$955'.
  Set init value: \__main___basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:580$954'.
  Set init value: \builder_basesoc_rs232phytx_next_state = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:579$953'.
  Set init value: \builder_basesoc_rs232phytx_state = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:572$952'.
  Set init value: \builder_csr_bankarray_csrbank5_rxfull_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:570$951'.
  Set init value: \builder_csr_bankarray_csrbank5_rxfull_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:568$950'.
  Set init value: \builder_csr_bankarray_csrbank5_txempty_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:566$949'.
  Set init value: \builder_csr_bankarray_csrbank5_txempty_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:564$948'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:562$947'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:560$946'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:558$945'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:556$944'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:554$943'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:552$942'.
  Set init value: \builder_csr_bankarray_csrbank5_rxempty_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:550$941'.
  Set init value: \builder_csr_bankarray_csrbank5_rxempty_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:548$940'.
  Set init value: \builder_csr_bankarray_csrbank5_txfull_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:546$939'.
  Set init value: \builder_csr_bankarray_csrbank5_txfull_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:545$938'.
  Set init value: \builder_csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:539$937'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:537$936'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:535$935'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:533$934'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:531$933'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:529$932'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:527$931'.
  Set init value: \builder_csr_bankarray_csrbank4_value_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:525$930'.
  Set init value: \builder_csr_bankarray_csrbank4_value_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:523$929'.
  Set init value: \builder_csr_bankarray_csrbank4_update_value0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:521$928'.
  Set init value: \builder_csr_bankarray_csrbank4_update_value0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:519$927'.
  Set init value: \builder_csr_bankarray_csrbank4_en0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:517$926'.
  Set init value: \builder_csr_bankarray_csrbank4_en0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:515$925'.
  Set init value: \builder_csr_bankarray_csrbank4_reload0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:513$924'.
  Set init value: \builder_csr_bankarray_csrbank4_reload0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:511$923'.
  Set init value: \builder_csr_bankarray_csrbank4_load0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:509$922'.
  Set init value: \builder_csr_bankarray_csrbank4_load0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:508$921'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:502$920'.
  Set init value: \builder_csr_bankarray_csrbank3_clk_divisor0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:500$919'.
  Set init value: \builder_csr_bankarray_csrbank3_clk_divisor0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:499$918'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:493$917'.
  Set init value: \builder_csr_bankarray_csrbank2_mmap_dummy_bits0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:491$916'.
  Set init value: \builder_csr_bankarray_csrbank2_mmap_dummy_bits0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:490$915'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:484$914'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:482$913'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:481$912'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:477$911'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:473$910'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:467$909'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:465$908'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:463$907'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:461$906'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:459$905'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:457$904'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:456$903'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:452$902'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:449$901'.
  Set init value: \builder_error = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:448$900'.
  Set init value: \builder_slave_sel_r = 3'000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:447$899'.
  Set init value: \builder_slave_sel = 3'000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:446$898'.
  Set init value: \builder_grant = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:440$897'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:436$896'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:429$894'.
  Set init value: \builder_basesoc_wishbone_ack = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:425$893'.
  Set init value: \builder_basesoc_wishbone_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:421$892'.
  Set init value: \builder_basesoc_dat_w = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:420$891'.
  Set init value: \builder_basesoc_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:419$890'.
  Set init value: \builder_basesoc_adr = 14'00000000000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:418$889'.
  Set init value: \__main___leds = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:417$888'.
  Set init value: \__main___count = 22'1011111010111100001000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:414$887'.
  Set init value: \__main___mode = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:413$886'.
  Set init value: \__main___chaser = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:412$885'.
  Set init value: \__main___re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:411$884'.
  Set init value: \__main___storage = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:381$881'.
  Set init value: \__main___basesoc_litespimmap_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:380$880'.
  Set init value: \__main___basesoc_litespimmap_storage = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:378$879'.
  Set init value: \__main___basesoc_litespimmap_count = 9'100000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:376$878'.
  Set init value: \__main___basesoc_litespimmap_wait = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:375$877'.
  Set init value: \__main___basesoc_litespimmap_burst_adr = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:374$876'.
  Set init value: \__main___basesoc_litespimmap_burst_cs = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:373$875'.
  Set init value: \__main___basesoc_litespimmap_cs = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:368$873'.
  Set init value: \__main___basesoc_litespimmap_bus_ack = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:364$872'.
  Set init value: \__main___basesoc_litespimmap_bus_dat_r = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:358$871'.
  Set init value: \__main___basesoc_litespimmap_sink_ready = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:356$870'.
  Set init value: \__main___basesoc_litespimmap_source_payload_mask = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:355$869'.
  Set init value: \__main___basesoc_litespimmap_source_payload_width = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:354$868'.
  Set init value: \__main___basesoc_litespimmap_source_payload_len = 6'000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:353$867'.
  Set init value: \__main___basesoc_litespimmap_source_payload_data = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:352$866'.
  Set init value: \__main___basesoc_litespimmap_source_last = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:349$864'.
  Set init value: \__main___basesoc_litespimmap_source_valid = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:348$863'.
  Set init value: \__main___basesoc_cs = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:330$858'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_in = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:329$857'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_in_shift = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:328$856'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_out = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:327$855'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_out_shift = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:326$854'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_out_load = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:325$853'.
  Set init value: \__main___basesoc_litespisdrphycore_sr_cnt = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:322$852'.
  Set init value: \__main___basesoc_litespisdrphycore_dq_o = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:320$851'.
  Set init value: \__main___basesoc_litespisdrphycore_count = 4'1011
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:317$850'.
  Set init value: \__main___basesoc_litespisdrphycore_posedge_reg2 = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:316$849'.
  Set init value: \__main___basesoc_litespisdrphycore_posedge_reg = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:315$848'.
  Set init value: \__main___basesoc_litespisdrphycore_clk = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:313$846'.
  Set init value: \__main___basesoc_litespisdrphycore_cnt = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:312$845'.
  Set init value: \__main___basesoc_litespisdrphycore_en = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:304$844'.
  Set init value: \__main___basesoc_litespisdrphycore_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:303$843'.
  Set init value: \__main___basesoc_litespisdrphycore_storage = 8'00000001
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:294$842'.
  Set init value: \__main___basesoc_litespisdrphycore_sink_ready = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:291$841'.
  Set init value: \__main___basesoc_litespisdrphycore_source_last = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:288$839'.
  Set init value: \__main___basesoc_litespisdrphycore_source_valid = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:282$838'.
  Set init value: \__main___crg_por_count = 16'1111111111111111
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:276$836'.
  Set init value: \__main___crg_rst = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:275$835'.
  Set init value: \__main___basesoc_timer_value = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:274$834'.
  Set init value: \__main___basesoc_timer_enable_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:273$833'.
  Set init value: \__main___basesoc_timer_enable_storage = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:271$832'.
  Set init value: \__main___basesoc_timer_pending_r = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:270$831'.
  Set init value: \__main___basesoc_timer_pending_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:266$830'.
  Set init value: \__main___basesoc_timer_status_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:262$829'.
  Set init value: \__main___basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:261$828'.
  Set init value: \__main___basesoc_timer_zero_clear = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:259$827'.
  Set init value: \__main___basesoc_timer_zero_pending = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:256$826'.
  Set init value: \__main___basesoc_timer_value_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:254$825'.
  Set init value: \__main___basesoc_timer_value_status = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:253$824'.
  Set init value: \__main___basesoc_timer_update_value_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:252$823'.
  Set init value: \__main___basesoc_timer_update_value_storage = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:251$822'.
  Set init value: \__main___basesoc_timer_en_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:250$821'.
  Set init value: \__main___basesoc_timer_en_storage = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:249$820'.
  Set init value: \__main___basesoc_timer_reload_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:248$819'.
  Set init value: \__main___basesoc_timer_reload_storage = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:247$818'.
  Set init value: \__main___basesoc_timer_load_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:246$817'.
  Set init value: \__main___basesoc_timer_load_storage = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:231$816'.
  Set init value: \__main___basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:230$815'.
  Set init value: \__main___basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:229$814'.
  Set init value: \__main___basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:227$812'.
  Set init value: \__main___basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:220$811'.
  Set init value: \__main___basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:194$810'.
  Set init value: \__main___basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:193$809'.
  Set init value: \__main___basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:192$808'.
  Set init value: \__main___basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:190$806'.
  Set init value: \__main___basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:183$805'.
  Set init value: \__main___basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:161$802'.
  Set init value: \__main___basesoc_uart_rxfull_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:158$801'.
  Set init value: \__main___basesoc_uart_txempty_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:155$800'.
  Set init value: \__main___basesoc_uart_enable_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:154$799'.
  Set init value: \__main___basesoc_uart_enable_storage = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:151$798'.
  Set init value: \__main___basesoc_uart_pending_r = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:150$797'.
  Set init value: \__main___basesoc_uart_pending_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:148$796'.
  Set init value: \__main___basesoc_uart_pending_status = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:145$795'.
  Set init value: \__main___basesoc_uart_status_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:143$794'.
  Set init value: \__main___basesoc_uart_status_status = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:140$793'.
  Set init value: \__main___basesoc_uart_rx_trigger_d = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:139$792'.
  Set init value: \__main___basesoc_uart_rx_clear = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:137$791'.
  Set init value: \__main___basesoc_uart_rx_pending = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:135$790'.
  Set init value: \__main___basesoc_uart_tx_trigger_d = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:134$789'.
  Set init value: \__main___basesoc_uart_tx_clear = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:132$788'.
  Set init value: \__main___basesoc_uart_tx_pending = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:129$787'.
  Set init value: \__main___basesoc_uart_rxempty_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:126$786'.
  Set init value: \__main___basesoc_uart_txfull_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:122$785'.
  Set init value: \__main___basesoc_uart_rxtx_we = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:120$784'.
  Set init value: \__main___basesoc_uart_rxtx_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:119$783'.
  Set init value: \__main___basesoc_rx_rx_d = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:117$782'.
  Set init value: \__main___basesoc_rx_phase = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:116$781'.
  Set init value: \__main___basesoc_rx_tick = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:115$780'.
  Set init value: \__main___basesoc_rx_enable = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:114$779'.
  Set init value: \__main___basesoc_rx_count = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:113$778'.
  Set init value: \__main___basesoc_rx_data = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:112$777'.
  Set init value: \__main___basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:108$774'.
  Set init value: \__main___basesoc_rx_source_valid = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:107$773'.
  Set init value: \__main___basesoc_tx_phase = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:106$772'.
  Set init value: \__main___basesoc_tx_tick = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:105$771'.
  Set init value: \__main___basesoc_tx_enable = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:104$770'.
  Set init value: \__main___basesoc_tx_count = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:103$769'.
  Set init value: \__main___basesoc_tx_data = 8'00000000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:99$768'.
  Set init value: \__main___basesoc_tx_sink_ready = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:96$767'.
  Set init value: \__main___basesoc_we = 4'0000
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:88$764'.
  Set init value: \__main___basesoc_ram_bus_ack = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:58$762'.
  Set init value: \__main___basesoc_interrupt = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:56$761'.
  Set init value: \__main___basesoc_bus_errors = 0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:54$760'.
  Set init value: \__main___basesoc_bus_errors_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:51$759'.
  Set init value: \__main___basesoc_scratch_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:50$758'.
  Set init value: \__main___basesoc_scratch_storage = 305419896
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:49$757'.
  Set init value: \__main___basesoc_reset_re = 1'0
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:48$756'.
  Set init value: \__main___basesoc_reset_storage = 2'00
Found init rule in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:46$755'.
  Set init value: \__main___basesoc_soc_rst = 1'0

4.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Found async reset \S in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Found async reset \R in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Found async reset \S in `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Found async reset \R in `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.

4.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~484 debug messages>

4.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3906$1704'.
     1/1: $0\_zz_readed_error_2[32:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3893$1703'.
     1/1: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3882$1700'.
     1/1: $1\io_pop_payload_inst[31:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3874$1699'.
     1/1: $1\io_pop_payload_error[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3866$1698'.
     1/1: $1\io_pop_valid[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3847$1689'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3840$1688'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3831$1686'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3824$1685'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3817$1684'.
     1/1: $1\when_Phase_l649[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
     1/76: $0\CsrPlugin_mip_MSIP[0:0]
     2/76: $0\dBus_cmd_rData_size[1:0]
     3/76: $0\dBus_cmd_rData_data[31:0]
     4/76: $0\dBus_cmd_rData_address[31:0]
     5/76: $0\dBus_cmd_rData_wr[0:0]
     6/76: $0\iBus_cmd_rData_pc[31:0]
     7/76: $0\execute_CsrPlugin_csr_4032[0:0]
     8/76: $0\execute_CsrPlugin_csr_3008[0:0]
     9/76: $0\execute_CsrPlugin_csr_835[0:0]
    10/76: $0\execute_CsrPlugin_csr_834[0:0]
    11/76: $0\execute_CsrPlugin_csr_833[0:0]
    12/76: $0\execute_CsrPlugin_csr_773[0:0]
    13/76: $0\execute_CsrPlugin_csr_772[0:0]
    14/76: $0\execute_CsrPlugin_csr_836[0:0]
    15/76: $0\execute_CsrPlugin_csr_768[0:0]
    16/76: $0\memory_to_writeBack_MEMORY_READ_DATA[31:0]
    17/76: $0\execute_to_memory_BRANCH_CALC[31:0]
    18/76: $0\execute_to_memory_BRANCH_DO[0:0]
    19/76: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    20/76: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    21/76: $0\memory_to_writeBack_MEMORY_ADDRESS_LOW[1:0]
    22/76: $0\execute_to_memory_MEMORY_ADDRESS_LOW[1:0]
    23/76: $0\execute_to_memory_ALIGNEMENT_FAULT[0:0]
    24/76: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    25/76: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    26/76: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    27/76: $0\decode_to_execute_RS2[31:0]
    28/76: $0\decode_to_execute_RS1[31:0]
    29/76: $0\memory_to_writeBack_ENV_CTRL[1:0]
    30/76: $0\execute_to_memory_ENV_CTRL[1:0]
    31/76: $0\decode_to_execute_ENV_CTRL[1:0]
    32/76: $0\decode_to_execute_IS_CSR[0:0]
    33/76: $0\decode_to_execute_BRANCH_CTRL[1:0]
    34/76: $0\decode_to_execute_SHIFT_CTRL[1:0]
    35/76: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    36/76: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    37/76: $0\execute_to_memory_MEMORY_STORE[0:0]
    38/76: $0\decode_to_execute_MEMORY_STORE[0:0]
    39/76: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    40/76: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    41/76: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    42/76: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    43/76: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    44/76: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    45/76: $0\decode_to_execute_SRC2_CTRL[1:0]
    46/76: $0\decode_to_execute_ALU_CTRL[1:0]
    47/76: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    48/76: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    49/76: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    50/76: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    51/76: $0\decode_to_execute_SRC1_CTRL[1:0]
    52/76: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    53/76: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    54/76: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    55/76: $0\memory_to_writeBack_INSTRUCTION[31:0]
    56/76: $0\execute_to_memory_INSTRUCTION[31:0]
    57/76: $0\decode_to_execute_INSTRUCTION[31:0]
    58/76: $0\memory_to_writeBack_PC[31:0]
    59/76: $0\execute_to_memory_PC[31:0]
    60/76: $0\decode_to_execute_PC[31:0]
    61/76: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    62/76: $0\CsrPlugin_interrupt_code[3:0]
    63/76: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    64/76: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    65/76: $0\CsrPlugin_mtval[31:0]
    66/76: $0\CsrPlugin_mcause_exceptionCode[3:0]
    67/76: $0\CsrPlugin_mcause_interrupt[0:0]
    68/76: $0\CsrPlugin_mepc[31:0]
    69/76: $0\CsrPlugin_mtvec_base[29:0]
    70/76: $0\CsrPlugin_mtvec_mode[1:0]
    71/76: $0\execute_LightShifterPlugin_amplitudeReg[4:0]
    72/76: $0\IBusSimplePlugin_injector_formal_rawInDecode[31:0]
    73/76: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc[0:0]
    74/76: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst[31:0]
    75/76: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_error[0:0]
    76/76: $0\_zz_IBusSimplePlugin_injector_decodeInput_payload_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
     1/40: $0\execute_CsrPlugin_wfiWake[0:0]
     2/40: $0\CsrPlugin_hadException[0:0]
     3/40: $0\CsrPlugin_interrupt_valid[0:0]
     4/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     5/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     6/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
     7/40: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
     8/40: $0\CsrPlugin_mcycle[63:0]
     9/40: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    10/40: $0\_zz_2[0:0]
    11/40: $0\IBusSimplePlugin_rspJoin_rspBuffer_discardCounter[2:0]
    12/40: $0\IBusSimplePlugin_pending_value[2:0]
    13/40: $0\IBusSimplePlugin_fetchPc_booted[0:0]
    14/40: $0\dBus_cmd_rValid[0:0]
    15/40: $0\iBus_cmd_rValid[0:0]
    16/40: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    17/40: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    18/40: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    19/40: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    20/40: $0\CsrPlugin_minstret[63:0]
    21/40: $0\CsrPlugin_mie_MSIE[0:0]
    22/40: $0\CsrPlugin_mie_MTIE[0:0]
    23/40: $0\CsrPlugin_mie_MEIE[0:0]
    24/40: $0\CsrPlugin_mstatus_MPP[1:0]
    25/40: $0\CsrPlugin_mstatus_MPIE[0:0]
    26/40: $0\CsrPlugin_mstatus_MIE[0:0]
    27/40: $0\execute_LightShifterPlugin_isActive[0:0]
    28/40: $0\IBusSimplePlugin_injector_nextPcCalc_valids_4[0:0]
    29/40: $0\IBusSimplePlugin_injector_nextPcCalc_valids_3[0:0]
    30/40: $0\IBusSimplePlugin_injector_nextPcCalc_valids_2[0:0]
    31/40: $0\IBusSimplePlugin_injector_nextPcCalc_valids_1[0:0]
    32/40: $0\IBusSimplePlugin_injector_nextPcCalc_valids_0[0:0]
    33/40: $0\_zz_IBusSimplePlugin_injector_decodeInput_valid[0:0]
    34/40: $0\_zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2[0:0]
    35/40: $0\IBusSimplePlugin_fetchPc_inc[0:0]
    36/40: $0\IBusSimplePlugin_fetchPc_correctionReg[0:0]
    37/40: $0\IBusSimplePlugin_fetchPc_pcReg[31:0]
    38/40: $0\writeBack_arbitration_isValid[0:0]
    39/40: $0\memory_arbitration_isValid[0:0]
    40/40: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3242$1647'.
     1/1: $1\dBusWishbone_SEL[3:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3228$1646'.
     1/1: $1\_zz_dBusWishbone_SEL[3:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3196$1638'.
     1/1: $1\iBus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3186$1626'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3179$1625'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3172$1624'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3164$1623'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_6[31:31]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3157$1622'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3148$1621'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3139$1620'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[11:11]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3130$1619'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3007$1483'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2995$1475'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2988$1472'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2970$1466'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2963$1465'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2954$1464'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2906$1463'.
     1/16: $16\execute_CsrPlugin_illegalAccess[0:0]
     2/16: $15\execute_CsrPlugin_illegalAccess[0:0]
     3/16: $14\execute_CsrPlugin_illegalAccess[0:0]
     4/16: $13\execute_CsrPlugin_illegalAccess[0:0]
     5/16: $12\execute_CsrPlugin_illegalAccess[0:0]
     6/16: $11\execute_CsrPlugin_illegalAccess[0:0]
     7/16: $10\execute_CsrPlugin_illegalAccess[0:0]
     8/16: $9\execute_CsrPlugin_illegalAccess[0:0]
     9/16: $8\execute_CsrPlugin_illegalAccess[0:0]
    10/16: $7\execute_CsrPlugin_illegalAccess[0:0]
    11/16: $6\execute_CsrPlugin_illegalAccess[0:0]
    12/16: $5\execute_CsrPlugin_illegalAccess[0:0]
    13/16: $4\execute_CsrPlugin_illegalAccess[0:0]
    14/16: $3\execute_CsrPlugin_illegalAccess[0:0]
    15/16: $2\execute_CsrPlugin_illegalAccess[0:0]
    16/16: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2889$1450'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2878$1449'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2871$1448'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2864$1447'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2852$1443'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2825$1421'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2815$1420'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2805$1419'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2795$1418'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2779$1412'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2758$1406'.
     1/1: $1\_zz_execute_BranchPlugin_branch_src2_6[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2736$1405'.
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2712$1404'.
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2697$1403'.
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2678$1400'.
     1/1: $1\_zz_execute_BRANCH_DO_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2661$1397'.
     1/1: $1\_zz_execute_BRANCH_DO[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2606$1375'.
     1/12: $12\HazardSimplePlugin_src1Hazard[0:0]
     2/12: $11\HazardSimplePlugin_src1Hazard[0:0]
     3/12: $10\HazardSimplePlugin_src1Hazard[0:0]
     4/12: $9\HazardSimplePlugin_src1Hazard[0:0]
     5/12: $8\HazardSimplePlugin_src1Hazard[0:0]
     6/12: $7\HazardSimplePlugin_src1Hazard[0:0]
     7/12: $6\HazardSimplePlugin_src1Hazard[0:0]
     8/12: $5\HazardSimplePlugin_src1Hazard[0:0]
     9/12: $4\HazardSimplePlugin_src1Hazard[0:0]
    10/12: $3\HazardSimplePlugin_src1Hazard[0:0]
    11/12: $2\HazardSimplePlugin_src1Hazard[0:0]
    12/12: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2573$1374'.
     1/12: $12\HazardSimplePlugin_src0Hazard[0:0]
     2/12: $11\HazardSimplePlugin_src0Hazard[0:0]
     3/12: $10\HazardSimplePlugin_src0Hazard[0:0]
     4/12: $9\HazardSimplePlugin_src0Hazard[0:0]
     5/12: $8\HazardSimplePlugin_src0Hazard[0:0]
     6/12: $7\HazardSimplePlugin_src0Hazard[0:0]
     7/12: $6\HazardSimplePlugin_src0Hazard[0:0]
     8/12: $5\HazardSimplePlugin_src0Hazard[0:0]
     9/12: $4\HazardSimplePlugin_src0Hazard[0:0]
    10/12: $3\HazardSimplePlugin_src0Hazard[0:0]
    11/12: $2\HazardSimplePlugin_src0Hazard[0:0]
    12/12: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2560$1370'.
     1/1: $1\_zz_execute_to_memory_REGFILE_WRITE_DATA_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2547$1359'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2530$1358'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2507$1357'.
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2483$1356'.
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2465$1355'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2451$1354'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2437$1350'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2430$1349'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2423$1348'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2416$1346'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2373$1322'.
     1/1: $1\writeBack_DBusSimplePlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2353$1321'.
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2324$1318'.
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2305$1315'.
     1/2: $1\writeBack_DBusSimplePlugin_rspShifted[15:0] [15:8]
     2/2: $1\writeBack_DBusSimplePlugin_rspShifted[15:0] [7:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2292$1306'.
     1/2: $2\DBusSimplePlugin_memoryExceptionPort_payload_code[3:0]
     2/2: $1\DBusSimplePlugin_memoryExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2279$1305'.
     1/3: $3\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
     2/3: $2\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
     3/3: $1\DBusSimplePlugin_memoryExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2262$1297'.
     1/1: $1\_zz_execute_DBusSimplePlugin_formalMask[3:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2246$1289'.
     1/1: $1\_zz_dBus_cmd_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2236$1279'.
     1/1: $1\execute_DBusSimplePlugin_skipCmd[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2209$1270'.
     1/1: $1\IBusSimplePlugin_rspJoin_fetchRsp_rsp_error[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2180$1254'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2153$1241'.
     1/2: $2\IBusSimplePlugin_iBusRsp_readyForError[0:0]
     2/2: $1\IBusSimplePlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2131$1230'.
     1/1: $1\IBusSimplePlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2117$1224'.
     1/1: $1\IBusSimplePlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2108$1222'.
     1/1: $1\IBusSimplePlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2098$1217'.
     1/1: $1\IBusSimplePlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2089$1214'.
     1/1: $1\IBusSimplePlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2065$1210'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2055$1209'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2040$1208'.
     1/2: $2\IBusSimplePlugin_incomingInstruction[0:0]
     2/2: $1\IBusSimplePlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2026$1207'.
     1/3: $3\IBusSimplePlugin_fetcherHalt[0:0]
     2/3: $2\IBusSimplePlugin_fetcherHalt[0:0]
     3/3: $1\IBusSimplePlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2012$1206'.
     1/2: $2\writeBack_arbitration_flushNext[0:0]
     2/2: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2004$1205'.
     1/1: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1992$1204'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1981$1203'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1973$1202'.
     1/1: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1966$1201'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1955$1200'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1937$1199'.
     1/5: $5\execute_arbitration_haltItself[0:0]
     2/5: $4\execute_arbitration_haltItself[0:0]
     3/5: $3\execute_arbitration_haltItself[0:0]
     4/5: $2\execute_arbitration_haltItself[0:0]
     5/5: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1930$1198'.
     1/1: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1919$1197'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1906$1196'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1894$1195'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1874$1187'.
     1/1: $1\_zz_lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1866$1176'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1858$1174'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1831$1173'.
     1/2: $2\_zz_execute_to_memory_REGFILE_WRITE_DATA[31:0]
     2/2: $1\_zz_execute_to_memory_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1129$1154'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1160
     2/3: $1$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_DATA[31:0]$1159
     3/3: $1$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_ADDR[4:0]$1158
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1123$1152'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1117$1150'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:644$1001'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:643$1000'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:642$999'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:641$998'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:640$997'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:639$996'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:638$995'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:637$994'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:636$993'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:635$992'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:634$991'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:633$990'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:632$989'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:631$988'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:630$987'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:629$986'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:628$985'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:627$984'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:625$983'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:624$982'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:623$981'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:621$980'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:617$979'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:608$978'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:606$977'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:605$976'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:604$975'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:603$974'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:602$973'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:601$972'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:599$971'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:596$970'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:595$969'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:594$968'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:593$967'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:592$966'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:591$965'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:590$964'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:589$963'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:588$962'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:587$961'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:586$960'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:585$959'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:584$958'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:583$957'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:582$956'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:581$955'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:580$954'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:579$953'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:572$952'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:570$951'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:568$950'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:566$949'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:564$948'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:562$947'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:560$946'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:558$945'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:556$944'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:554$943'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:552$942'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:550$941'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:548$940'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:546$939'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:545$938'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:539$937'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:537$936'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:535$935'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:533$934'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:531$933'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:529$932'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:527$931'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:525$930'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:523$929'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:521$928'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:519$927'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:517$926'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:515$925'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:513$924'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:511$923'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:509$922'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:508$921'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:502$920'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:500$919'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:499$918'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:493$917'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:491$916'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:490$915'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:484$914'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:482$913'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:481$912'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:477$911'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:473$910'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:467$909'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:465$908'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:463$907'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:461$906'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:459$905'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:457$904'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:456$903'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:452$902'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:449$901'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:448$900'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:447$899'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:446$898'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:440$897'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:436$896'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:433$895'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:429$894'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:425$893'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:421$892'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:420$891'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:419$890'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:418$889'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:417$888'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:414$887'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:413$886'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:412$885'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:411$884'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:383$883'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:382$882'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:381$881'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:380$880'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:378$879'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:376$878'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:375$877'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:374$876'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:373$875'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:372$874'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:368$873'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:364$872'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:358$871'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:356$870'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:355$869'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:354$868'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:353$867'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:352$866'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:351$865'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:349$864'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:348$863'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:334$862'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:333$861'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:332$860'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:331$859'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:330$858'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:329$857'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:328$856'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:327$855'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:326$854'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:325$853'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:322$852'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:320$851'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:317$850'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:316$849'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:315$848'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:314$847'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:313$846'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:312$845'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:304$844'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:303$843'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:294$842'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:291$841'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:290$840'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:288$839'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:282$838'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:281$837'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:276$836'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:275$835'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:274$834'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:273$833'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:271$832'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:270$831'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:266$830'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:262$829'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:261$828'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:259$827'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:256$826'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:254$825'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:253$824'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:252$823'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:251$822'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:250$821'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:249$820'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:248$819'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:247$818'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:246$817'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:231$816'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:230$815'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:229$814'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:228$813'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:227$812'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:220$811'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:194$810'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:193$809'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:192$808'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:191$807'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:190$806'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:183$805'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:175$804'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:174$803'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:161$802'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:158$801'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:155$800'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:154$799'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:151$798'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:150$797'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:148$796'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:145$795'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:143$794'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:140$793'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:139$792'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:137$791'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:135$790'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:134$789'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:132$788'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:129$787'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:126$786'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:122$785'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:120$784'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:119$783'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:117$782'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:116$781'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:115$780'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:114$779'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:113$778'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:112$777'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:111$776'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:110$775'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:108$774'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:107$773'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:106$772'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:105$771'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:104$770'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:103$769'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:99$768'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:96$767'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:93$766'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:92$765'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:88$764'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:81$763'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:58$762'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:56$761'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:54$760'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:51$759'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:50$758'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:49$757'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:48$756'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:46$755'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2230$744'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736'.
     1/3: $1$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$742
     2/3: $1$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_DATA[9:0]$741
     3/3: $1$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_ADDR[3:0]$740
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2209$734'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726'.
     1/3: $1$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$732
     2/3: $1$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_DATA[9:0]$731
     3/3: $1$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_ADDR[3:0]$730
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2190$724'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
     1/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$722
     2/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_DATA[31:0]$721
     3/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_ADDR[9:0]$720
     4/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$719
     5/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_DATA[31:0]$718
     6/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_ADDR[9:0]$717
     7/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$716
     8/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_DATA[31:0]$715
     9/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_ADDR[9:0]$714
    10/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$713
    11/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_DATA[31:0]$712
    12/12: $1$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_ADDR[9:0]$711
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
     1/91: $0\__main___basesoc_rx_tick[0:0]
     2/91: $0\__main___basesoc_rx_phase[31:0]
     3/91: $0\__main___basesoc_tx_phase[31:0]
     4/91: $0\__main___basesoc_timer_value[31:0]
     5/91: $0\__main___basesoc_uart_rxfull_re[0:0]
     6/91: $0\__main___basesoc_uart_txempty_re[0:0]
     7/91: $0\__main___basesoc_uart_enable_re[0:0]
     8/91: $0\__main___basesoc_uart_pending_re[0:0]
     9/91: $0\__main___basesoc_uart_status_re[0:0]
    10/91: $0\__main___basesoc_uart_rxempty_re[0:0]
    11/91: $0\__main___basesoc_uart_txfull_re[0:0]
    12/91: $0\builder_csr_bankarray_interface5_bank_bus_dat_r[31:0]
    13/91: $0\__main___basesoc_timer_enable_re[0:0]
    14/91: $0\__main___basesoc_timer_pending_re[0:0]
    15/91: $0\__main___basesoc_timer_status_re[0:0]
    16/91: $0\__main___basesoc_timer_value_re[0:0]
    17/91: $0\__main___basesoc_timer_update_value_re[0:0]
    18/91: $0\__main___basesoc_timer_en_re[0:0]
    19/91: $0\__main___basesoc_timer_reload_re[0:0]
    20/91: $0\__main___basesoc_timer_load_re[0:0]
    21/91: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    22/91: $0\__main___basesoc_litespisdrphycore_re[0:0]
    23/91: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    24/91: $0\__main___basesoc_litespimmap_re[0:0]
    25/91: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    26/91: $0\__main___re[0:0]
    27/91: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    28/91: $0\builder_csr_bankarray_sel_r[0:0]
    29/91: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    30/91: $0\builder_basesoc_wishbone2csr_state[0:0]
    31/91: $0\builder_basesoc_litespi_state[3:0]
    32/91: $0\builder_basesoc_litespiphy_state[1:0]
    33/91: $0\__main___basesoc_litespisdrphycore_posedge_reg2[0:0]
    34/91: $0\__main___basesoc_litespisdrphycore_posedge_reg[0:0]
    35/91: $0\__main___basesoc_timer_zero_trigger_d[0:0]
    36/91: $0\__main___basesoc_uart_rx_trigger_d[0:0]
    37/91: $0\__main___basesoc_uart_tx_trigger_d[0:0]
    38/91: $0\builder_basesoc_rs232phyrx_state[0:0]
    39/91: $0\__main___basesoc_tx_tick[0:0]
    40/91: $0\__main___basesoc_rx_rx_d[0:0]
    41/91: $0\builder_basesoc_rs232phytx_state[0:0]
    42/91: $0\__main___basesoc_litespisdrphycore_cnt[7:0]
    43/91: $0\__main___basesoc_ram_bus_ack[0:0]
    44/91: $0\__main___basesoc_bus_errors_re[0:0]
    45/91: $0\__main___basesoc_scratch_re[0:0]
    46/91: $0\__main___basesoc_reset_re[0:0]
    47/91: $0\builder_slave_sel_r[2:0]
    48/91: $0\builder_count[19:0]
    49/91: $0\builder_grant[0:0]
    50/91: $0\__main___count[21:0]
    51/91: $0\__main___mode[0:0]
    52/91: $0\__main___chaser[7:0]
    53/91: $0\__main___storage[7:0]
    54/91: $0\__main___basesoc_litespimmap_storage[7:0]
    55/91: $0\__main___basesoc_litespimmap_count[8:0]
    56/91: $0\__main___basesoc_litespimmap_burst_adr[29:0]
    57/91: $0\__main___basesoc_litespimmap_burst_cs[0:0]
    58/91: $0\__main___basesoc_litespisdrphycore_sr_in[31:0]
    59/91: $0\__main___basesoc_litespisdrphycore_sr_out[31:0]
    60/91: $0\__main___basesoc_litespisdrphycore_sr_cnt[7:0]
    61/91: $0\__main___basesoc_litespisdrphycore_count[3:0]
    62/91: $0\__main___basesoc_litespisdrphycore_clk[0:0]
    63/91: $0\__main___basesoc_litespisdrphycore_storage[7:0]
    64/91: $0\__main___basesoc_timer_enable_storage[0:0]
    65/91: $0\__main___basesoc_timer_pending_r[0:0]
    66/91: $0\__main___basesoc_timer_zero_pending[0:0]
    67/91: $0\__main___basesoc_timer_value_status[31:0]
    68/91: $0\__main___basesoc_timer_update_value_storage[0:0]
    69/91: $0\__main___basesoc_timer_en_storage[0:0]
    70/91: $0\__main___basesoc_timer_reload_storage[31:0]
    71/91: $0\__main___basesoc_timer_load_storage[31:0]
    72/91: $0\__main___basesoc_uart_rx_fifo_consume[3:0]
    73/91: $0\__main___basesoc_uart_rx_fifo_produce[3:0]
    74/91: $0\__main___basesoc_uart_rx_fifo_level0[4:0]
    75/91: $0\__main___basesoc_uart_rx_fifo_readable[0:0]
    76/91: $0\__main___basesoc_uart_tx_fifo_consume[3:0]
    77/91: $0\__main___basesoc_uart_tx_fifo_produce[3:0]
    78/91: $0\__main___basesoc_uart_tx_fifo_level0[4:0]
    79/91: $0\__main___basesoc_uart_tx_fifo_readable[0:0]
    80/91: $0\__main___basesoc_uart_enable_storage[1:0]
    81/91: $0\__main___basesoc_uart_pending_r[1:0]
    82/91: $0\__main___basesoc_uart_rx_pending[0:0]
    83/91: $0\__main___basesoc_uart_tx_pending[0:0]
    84/91: $0\__main___basesoc_rx_count[3:0]
    85/91: $0\__main___basesoc_rx_data[7:0]
    86/91: $0\__main___basesoc_tx_count[3:0]
    87/91: $0\__main___basesoc_tx_data[7:0]
    88/91: $0\__main___basesoc_bus_errors[31:0]
    89/91: $0\__main___basesoc_scratch_storage[31:0]
    90/91: $0\__main___basesoc_reset_storage[1:0]
    91/91: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1682$639'.
     1/1: $0\__main___crg_por_count[15:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1664$638'.
     1/1: $0\builder_array_muxed7[1:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637'.
     1/1: $0\builder_array_muxed6[2:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1642$636'.
     1/1: $0\builder_array_muxed5[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1631$635'.
     1/1: $0\builder_array_muxed4[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1620$634'.
     1/1: $0\builder_array_muxed3[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633'.
     1/1: $0\builder_array_muxed2[3:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632'.
     1/1: $0\builder_array_muxed1[31:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631'.
     1/1: $0\builder_array_muxed0[29:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1547$624'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1540$623'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1528$619'.
     1/2: $0\builder_csr_bankarray_csrbank5_rxfull_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_rxfull_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1519$615'.
     1/2: $0\builder_csr_bankarray_csrbank5_txempty_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_txempty_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1510$611'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_enable0_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1501$607'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_pending_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1492$603'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_status_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_status_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1483$599'.
     1/2: $0\builder_csr_bankarray_csrbank5_rxempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_rxempty_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1474$595'.
     1/2: $0\builder_csr_bankarray_csrbank5_txfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_txfull_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1465$591'.
     1/2: $0\__main___basesoc_uart_rxtx_we[0:0]
     2/2: $0\__main___basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1441$586'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1432$582'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_pending_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1423$578'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_status_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1414$574'.
     1/2: $0\builder_csr_bankarray_csrbank4_value_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_value_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1405$570'.
     1/2: $0\builder_csr_bankarray_csrbank4_update_value0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_update_value0_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1396$566'.
     1/2: $0\builder_csr_bankarray_csrbank4_en0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_en0_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1387$562'.
     1/2: $0\builder_csr_bankarray_csrbank4_reload0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_reload0_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1378$558'.
     1/2: $0\builder_csr_bankarray_csrbank4_load0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_load0_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1367$553'.
     1/2: $0\builder_csr_bankarray_csrbank3_clk_divisor0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_clk_divisor0_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1356$548'.
     1/2: $0\builder_csr_bankarray_csrbank2_mmap_dummy_bits0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_mmap_dummy_bits0_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1345$543'.
     1/2: $0\builder_csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1327$536'.
     1/2: $0\builder_csr_bankarray_csrbank0_bus_errors_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_bus_errors_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1318$532'.
     1/2: $0\builder_csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1309$528'.
     1/2: $0\builder_csr_bankarray_csrbank0_reset0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_reset0_we[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
     1/6: $0\builder_basesoc_wishbone2csr_next_state[0:0]
     2/6: $0\builder_basesoc_dat_w[31:0]
     3/6: $0\builder_basesoc_we[0:0]
     4/6: $0\builder_basesoc_adr[13:0]
     5/6: $0\builder_basesoc_wishbone_ack[0:0]
     6/6: $0\builder_basesoc_wishbone_dat_r[31:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519'.
     1/1: $0\__main___leds[7:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
     1/16: $0\__main___basesoc_litespimmap_cs[0:0]
     2/16: $0\builder_basesoc_litespi_next_state[3:0]
     3/16: $0\__main___basesoc_litespimmap_wait[0:0]
     4/16: $0\__main___basesoc_litespimmap_burst_adr_litespi_next_value_ce1[0:0]
     5/16: $0\__main___basesoc_litespimmap_bus_ack[0:0]
     6/16: $0\__main___basesoc_litespimmap_burst_adr_litespi_next_value1[29:0]
     7/16: $0\__main___basesoc_litespimmap_bus_dat_r[31:0]
     8/16: $0\__main___basesoc_litespimmap_burst_cs_litespi_next_value_ce0[0:0]
     9/16: $0\__main___basesoc_litespimmap_burst_cs_litespi_next_value0[0:0]
    10/16: $0\__main___basesoc_litespimmap_sink_ready[0:0]
    11/16: $0\__main___basesoc_litespimmap_source_payload_mask[7:0]
    12/16: $0\__main___basesoc_litespimmap_source_payload_width[3:0]
    13/16: $0\__main___basesoc_litespimmap_source_payload_len[5:0]
    14/16: $0\__main___basesoc_litespimmap_source_payload_data[31:0]
    15/16: $0\__main___basesoc_litespimmap_source_last[0:0]
    16/16: $0\__main___basesoc_litespimmap_source_valid[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
     1/5: $0\builder_basesoc_litespi_rx_demux_source_valid[0:0]
     2/5: $0\builder_basesoc_litespi_rx_demux_source_payload_data[31:0]
     3/5: $0\builder_basesoc_litespi_rx_demux_sink_ready[0:0]
     4/5: $0\builder_basesoc_litespi_rx_demux_source_last[0:0]
     5/5: $0\builder_basesoc_litespi_rx_demux_source_first[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
     1/8: $0\builder_basesoc_litespi_tx_mux_source_valid[0:0]
     2/8: $0\builder_basesoc_litespi_tx_mux_sink_ready[0:0]
     3/8: $0\builder_basesoc_litespi_tx_mux_source_payload_mask[7:0]
     4/8: $0\builder_basesoc_litespi_tx_mux_source_payload_width[3:0]
     5/8: $0\builder_basesoc_litespi_tx_mux_source_payload_len[5:0]
     6/8: $0\builder_basesoc_litespi_tx_mux_source_payload_data[31:0]
     7/8: $0\builder_basesoc_litespi_tx_mux_source_last[0:0]
     8/8: $0\builder_basesoc_litespi_tx_mux_source_first[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1102$504'.
     1/1: $0\__main___basesoc_cs[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
     1/10: $0\builder_basesoc_litespiphy_next_state[1:0]
     2/10: $0\__main___basesoc_litespisdrphycore_source_valid[0:0]
     3/10: $0\__main___basesoc_litespisdrphycore_en[0:0]
     4/10: $0\__main___basesoc_litespisdrphycore_sr_in_shift[0:0]
     5/10: $0\__main___basesoc_litespisdrphycore_sink_ready[0:0]
     6/10: $0\__main___basesoc_litespisdrphycore_sr_out_shift[0:0]
     7/10: $0\__main___basesoc_litespisdrphycore_sr_out_load[0:0]
     8/10: $0\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce[0:0]
     9/10: $0\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value[7:0]
    10/10: $0\__main___basesoc_litespisdrphycore_source_last[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:955$485'.
     1/1: $0\__main___basesoc_litespisdrphycore_dq_o[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:935$479'.
     1/1: $0\__main___basesoc_timer_zero_clear[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471'.
     1/1: $0\__main___basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460'.
     1/1: $0\__main___basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:863$451'.
     1/1: $0\__main___basesoc_uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:855$449'.
     1/1: $0\__main___basesoc_uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
     1/8: $0\builder_basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\__main___basesoc_rx_enable[0:0]
     3/8: $0\__main___basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     4/8: $0\__main___basesoc_rx_source_payload_data[7:0]
     5/8: $0\__main___basesoc_rx_data_rs232phyrx_next_value1[7:0]
     6/8: $0\__main___basesoc_rx_source_valid[0:0]
     7/8: $0\__main___basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     8/8: $0\__main___basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
     1/9: $0\builder_basesoc_rs232phytx_next_state[0:0]
     2/9: $0\__main___basesoc_tx_count_rs232phytx_next_value0[3:0]
     3/9: $0\__main___basesoc_tx_enable[0:0]
     4/9: $0\__main___basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     5/9: $0\__main___basesoc_tx_data_rs232phytx_next_value2[7:0]
     6/9: $0\__main___basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     7/9: $0\__main___basesoc_serial_tx_rs232phytx_next_value1[0:0]
     8/9: $0\__main___basesoc_tx_sink_ready[0:0]
     9/9: $0\__main___basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:737$420'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:726$419'.
     1/1: $0\__main___basesoc_soc_rst[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:680$398'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389'.
Creating decoders for process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:653$388'.
     1/1: $0\__main___crg_rst[0:0]

4.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_payload_inst' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3882$1700'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_payload_error' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3874$1699'.
No latch inferred for signal `\StreamFifoLowLatency.\io_pop_valid' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3866$1698'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willClear' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3847$1689'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3840$1688'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willClear' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3831$1686'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3824$1685'.
No latch inferred for signal `\StreamFifoLowLatency.\when_Phase_l649' from process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3817$1684'.
No latch inferred for signal `\VexRiscv.\dBusWishbone_SEL' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3242$1647'.
No latch inferred for signal `\VexRiscv.\_zz_dBusWishbone_SEL' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3228$1646'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_ready' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3196$1638'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3186$1626'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3179$1625'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3172$1624'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3164$1623'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3157$1622'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3148$1621'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3139$1620'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3130$1619'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3007$1483'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2995$1475'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2988$1472'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2970$1466'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2963$1465'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2954$1464'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2906$1463'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2889$1450'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2878$1449'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2871$1448'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2864$1447'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2852$1443'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2825$1421'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2815$1420'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2805$1419'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2795$1418'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2779$1412'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_6' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2758$1406'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2736$1405'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2712$1404'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2697$1403'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_DO_1' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2678$1400'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_DO' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2661$1397'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2606$1375'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2573$1374'.
No latch inferred for signal `\VexRiscv.\_zz_execute_to_memory_REGFILE_WRITE_DATA_1' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2560$1370'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2547$1359'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2530$1358'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2507$1357'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2483$1356'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2465$1355'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2451$1354'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2437$1350'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2430$1349'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2423$1348'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2416$1346'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusSimplePlugin_rspFormated' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2373$1322'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusSimplePlugin_rspFormated_3' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2353$1321'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusSimplePlugin_rspFormated_1' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2324$1318'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusSimplePlugin_rspShifted' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2305$1315'.
No latch inferred for signal `\VexRiscv.\DBusSimplePlugin_memoryExceptionPort_payload_code' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2292$1306'.
No latch inferred for signal `\VexRiscv.\DBusSimplePlugin_memoryExceptionPort_valid' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2279$1305'.
No latch inferred for signal `\VexRiscv.\_zz_execute_DBusSimplePlugin_formalMask' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2262$1297'.
No latch inferred for signal `\VexRiscv.\_zz_dBus_cmd_payload_data' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2246$1289'.
No latch inferred for signal `\VexRiscv.\execute_DBusSimplePlugin_skipCmd' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2236$1279'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_rspJoin_fetchRsp_rsp_error' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2209$1270'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2180$1254'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2153$1241'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2131$1230'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2117$1224'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_pc' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2108$1222'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2098$1217'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_correction' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2089$1214'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2065$1210'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2055$1209'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_incomingInstruction' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2040$1208'.
No latch inferred for signal `\VexRiscv.\IBusSimplePlugin_fetcherHalt' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2026$1207'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2012$1206'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2004$1205'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1992$1204'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1981$1203'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1973$1202'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1966$1201'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1955$1200'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1937$1199'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1930$1198'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1919$1197'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1906$1196'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1894$1195'.
No latch inferred for signal `\VexRiscv.\_zz_lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1874$1187'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1866$1176'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1858$1174'.
No latch inferred for signal `\VexRiscv.\_zz_execute_to_memory_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1831$1173'.
No latch inferred for signal `\top.\builder_basesoc_wishbone_err' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:433$895'.
No latch inferred for signal `\top.\__main___basesoc_litespimmap' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:383$883'.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_dummy' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:382$882'.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_bus_err' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:372$874'.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_source_first' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:351$865'.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore3' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:334$862'.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore2' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:333$861'.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:332$860'.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:331$859'.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_en_int' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:314$847'.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_source_first' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:290$840'.
No latch inferred for signal `\top.\por_rst' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:281$837'.
No latch inferred for signal `\top.\__main___basesoc_uart_rx_fifo_replace' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:228$813'.
No latch inferred for signal `\top.\__main___basesoc_uart_tx_fifo_replace' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:191$807'.
No latch inferred for signal `\top.\__main___basesoc_uart_tx_fifo_sink_last' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:175$804'.
No latch inferred for signal `\top.\__main___basesoc_uart_tx_fifo_sink_first' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:174$803'.
No latch inferred for signal `\top.\__main___basesoc_rx_source_last' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:111$776'.
No latch inferred for signal `\top.\__main___basesoc_rx_source_first' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:110$775'.
No latch inferred for signal `\top.\__main___basesoc_adr_burst' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:93$766'.
No latch inferred for signal `\top.\__main___basesoc_ram_bus_err' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:92$765'.
No latch inferred for signal `\top.\__main___basesoc_vexriscv' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:81$763'.
No latch inferred for signal `\top.\builder_array_muxed7' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1664$638'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed7 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1664$638`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed7 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1664$638`.
No latch inferred for signal `\top.\builder_array_muxed6' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed6 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed6 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed6 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637`.
No latch inferred for signal `\top.\builder_array_muxed5' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1642$636'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed5` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1642$636`.
No latch inferred for signal `\top.\builder_array_muxed4' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1631$635'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed4` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1631$635`.
No latch inferred for signal `\top.\builder_array_muxed3' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1620$634'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed3` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1620$634`.
No latch inferred for signal `\top.\builder_array_muxed2' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed2 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed2 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed2 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed2 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633`.
No latch inferred for signal `\top.\builder_array_muxed1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed1 [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632`.
No latch inferred for signal `\top.\builder_array_muxed0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_array_muxed0 [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631`.
No latch inferred for signal `\top.\__main___basesoc_uart_pending_status' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1547$624'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_pending_status [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1547$624`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_pending_status [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1547$624`.
No latch inferred for signal `\top.\__main___basesoc_uart_status_status' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1540$623'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_status_status [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1540$623`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_status_status [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1540$623`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_rxfull_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1528$619'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_rxfull_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1528$619`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_rxfull_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1528$619'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_rxfull_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1528$619`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_txempty_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1519$615'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_txempty_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1519$615`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_txempty_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1519$615'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_txempty_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1519$615`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_ev_enable0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1510$611'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_ev_enable0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1510$611`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_ev_enable0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1510$611'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_ev_enable0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1510$611`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_ev_pending_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1501$607'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_ev_pending_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1501$607`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_ev_pending_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1501$607'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_ev_pending_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1501$607`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_ev_status_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1492$603'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_ev_status_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1492$603`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_ev_status_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1492$603'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_ev_status_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1492$603`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_rxempty_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1483$599'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_rxempty_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1483$599`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_rxempty_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1483$599'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_rxempty_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1483$599`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_txfull_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1474$595'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_txfull_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1474$595`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank5_txfull_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1474$595'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank5_txfull_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1474$595`.
No latch inferred for signal `\top.\__main___basesoc_uart_rxtx_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1465$591'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_rxtx_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1465$591`.
No latch inferred for signal `\top.\__main___basesoc_uart_rxtx_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1465$591'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_rxtx_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1465$591`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_ev_enable0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1441$586'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_ev_enable0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1441$586`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_ev_enable0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1441$586'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_ev_enable0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1441$586`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_ev_pending_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1432$582'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_ev_pending_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1432$582`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_ev_pending_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1432$582'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_ev_pending_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1432$582`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_ev_status_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1423$578'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_ev_status_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1423$578`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_ev_status_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1423$578'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_ev_status_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1423$578`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_value_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1414$574'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_value_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1414$574`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_value_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1414$574'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_value_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1414$574`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_update_value0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1405$570'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_update_value0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1405$570`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_update_value0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1405$570'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_update_value0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1405$570`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_en0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1396$566'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_en0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1396$566`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_en0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1396$566'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_en0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1396$566`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_reload0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1387$562'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_reload0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1387$562`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_reload0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1387$562'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_reload0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1387$562`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_load0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1378$558'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_load0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1378$558`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank4_load0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1378$558'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank4_load0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1378$558`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank3_clk_divisor0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1367$553'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank3_clk_divisor0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1367$553`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank3_clk_divisor0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1367$553'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank3_clk_divisor0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1367$553`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank2_mmap_dummy_bits0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1356$548'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank2_mmap_dummy_bits0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1356$548`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank2_mmap_dummy_bits0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1356$548'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank2_mmap_dummy_bits0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1356$548`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank1_out0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1345$543'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank1_out0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1345$543`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank1_out0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1345$543'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank1_out0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1345$543`.
No latch inferred for signal `\top.\builder_csr_bankarray_sram_bus_dat_r' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_sram_bus_dat_r [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank0_bus_errors_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1327$536'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank0_bus_errors_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1327$536`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank0_bus_errors_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1327$536'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank0_bus_errors_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1327$536`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank0_scratch0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1318$532'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank0_scratch0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1318$532`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank0_scratch0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1318$532'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank0_scratch0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1318$532`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank0_reset0_re' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1309$528'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank0_reset0_re` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1309$528`.
No latch inferred for signal `\top.\builder_csr_bankarray_csrbank0_reset0_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1309$528'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_csr_bankarray_csrbank0_reset0_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1309$528`.
No latch inferred for signal `\top.\builder_basesoc_adr' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_adr [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
No latch inferred for signal `\top.\builder_basesoc_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_we` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
No latch inferred for signal `\top.\builder_basesoc_dat_w' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_dat_w [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
No latch inferred for signal `\top.\builder_basesoc_wishbone_dat_r' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_dat_r [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
No latch inferred for signal `\top.\builder_basesoc_wishbone_ack' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone_ack` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
No latch inferred for signal `\top.\builder_basesoc_wishbone2csr_next_state' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_wishbone2csr_next_state` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523`.
No latch inferred for signal `\top.\__main___leds' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___leds [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_source_valid' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_valid` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_source_last' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_last` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_source_payload_data' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_data [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_source_payload_len' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_len [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_len [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_len [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_len [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_len [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_len [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_source_payload_width' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_width [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_width [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_width [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_width [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_source_payload_mask' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_source_payload_mask [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_sink_ready' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_sink_ready` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_bus_dat_r' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_dat_r [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_bus_ack' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_bus_ack` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_cs' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_cs` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_wait' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_wait` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\builder_basesoc_litespi_next_state' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_next_state [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_next_state [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_next_state [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_next_state [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_burst_cs_litespi_next_value0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_cs_litespi_next_value0` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_burst_cs_litespi_next_value_ce0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_cs_litespi_next_value_ce0` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value1 [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value_ce1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespimmap_burst_adr_litespi_next_value_ce1` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508`.
No latch inferred for signal `\top.\builder_basesoc_litespi_rx_demux_sink_ready' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_sink_ready` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
No latch inferred for signal `\top.\builder_basesoc_litespi_rx_demux_source_valid' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_valid` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
No latch inferred for signal `\top.\builder_basesoc_litespi_rx_demux_source_first' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_first` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
No latch inferred for signal `\top.\builder_basesoc_litespi_rx_demux_source_last' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_last` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
No latch inferred for signal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_rx_demux_source_payload_data [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_source_valid' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_valid` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_source_first' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_first` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_source_last' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_last` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_data [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_source_payload_len' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_len [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_len [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_len [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_len [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_len [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_len [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_source_payload_width' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_width [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_width [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_width [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_width [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_source_payload_mask [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\builder_basesoc_litespi_tx_mux_sink_ready' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespi_tx_mux_sink_ready` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505`.
No latch inferred for signal `\top.\__main___basesoc_cs' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1102$504'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_cs` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1102$504`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_source_valid' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_source_valid` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_source_last' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_source_last` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_sink_ready' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sink_ready` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_en' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_en` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_sr_out_load' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_out_load` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_sr_out_shift' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_out_shift` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_sr_in_shift' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_in_shift` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\builder_basesoc_litespiphy_next_state' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespiphy_next_state [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_litespiphy_next_state [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value_ce` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496`.
No latch inferred for signal `\top.\__main___basesoc_litespisdrphycore_dq_o' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:955$485'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_litespisdrphycore_dq_o` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:955$485`.
No latch inferred for signal `\top.\__main___basesoc_timer_zero_clear' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:935$479'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_timer_zero_clear` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:935$479`.
No latch inferred for signal `\top.\__main___basesoc_uart_rx_fifo_wrport_adr' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_rx_fifo_wrport_adr [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_rx_fifo_wrport_adr [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_rx_fifo_wrport_adr [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_rx_fifo_wrport_adr [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471`.
No latch inferred for signal `\top.\__main___basesoc_uart_tx_fifo_wrport_adr' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_tx_fifo_wrport_adr [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_tx_fifo_wrport_adr [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_tx_fifo_wrport_adr [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_tx_fifo_wrport_adr [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460`.
No latch inferred for signal `\top.\__main___basesoc_uart_rx_clear' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:863$451'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_rx_clear` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:863$451`.
No latch inferred for signal `\top.\__main___basesoc_uart_tx_clear' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:855$449'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_uart_tx_clear` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:855$449`.
No latch inferred for signal `\top.\__main___basesoc_rx_source_valid' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_valid` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\__main___basesoc_rx_source_payload_data' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_source_payload_data [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\__main___basesoc_rx_enable' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_enable` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\builder_basesoc_rs232phyrx_next_state' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_rs232phyrx_next_state` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\__main___basesoc_rx_count_rs232phyrx_next_value0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\__main___basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436`.
No latch inferred for signal `\top.\__main___basesoc_tx_sink_ready' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_sink_ready` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_tx_enable' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_enable` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\builder_basesoc_rs232phytx_next_state' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_basesoc_rs232phytx_next_state` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_tx_count_rs232phytx_next_value0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_tx_count_rs232phytx_next_value_ce0' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_count_rs232phytx_next_value_ce0` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_serial_tx_rs232phytx_next_value1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_serial_tx_rs232phytx_next_value1` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_tx_data_rs232phytx_next_value_ce2' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_tx_data_rs232phytx_next_value_ce2` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433`.
No latch inferred for signal `\top.\__main___basesoc_we' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:737$420'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_we [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:737$420`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_we [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:737$420`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_we [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:737$420`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_we [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:737$420`.
No latch inferred for signal `\top.\__main___basesoc_soc_rst' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:726$419'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_soc_rst` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:726$419`.
No latch inferred for signal `\top.\builder_shared_dat_r' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_dat_r [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
No latch inferred for signal `\top.\builder_shared_ack' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_shared_ack` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
No latch inferred for signal `\top.\builder_error' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_error` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410`.
No latch inferred for signal `\top.\builder_slave_sel' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:680$398'.
Removing init bit 1'0 for non-memory siginal `\top.\builder_slave_sel [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:680$398`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_slave_sel [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:680$398`.
Removing init bit 1'0 for non-memory siginal `\top.\builder_slave_sel [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:680$398`.
No latch inferred for signal `\top.\__main___basesoc_interrupt' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [0]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [1]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [2]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [3]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [4]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [5]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [6]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [7]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [8]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [9]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [10]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [11]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [12]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [13]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [14]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [15]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [16]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [17]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [18]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [19]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [20]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [21]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [22]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [23]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [24]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [25]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [26]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [27]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [28]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [29]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [30]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
Removing init bit 1'0 for non-memory siginal `\top.\__main___basesoc_interrupt [31]` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389`.
No latch inferred for signal `\top.\__main___crg_rst' from process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:653$388'.
Removing init bit 1'0 for non-memory siginal `\top.\__main___crg_rst` in process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:653$388`.

4.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
  created $adff cell `$procdff$3776' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
  created $dff cell `$procdff$3777' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
  created $adff cell `$procdff$3778' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
  created $dff cell `$procdff$3779' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
  created $adff cell `$procdff$3780' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
  created $dff cell `$procdff$3781' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
  created $adff cell `$procdff$3782' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
  created $dff cell `$procdff$3783' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
  created $dff cell `$procdff$3784' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
  created $dff cell `$procdff$3785' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
  created $adff cell `$procdff$3786' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
  created $adff cell `$procdff$3788' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
  created $adff cell `$procdff$3790' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
  created $dff cell `$procdff$3791' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
  created $adff cell `$procdff$3792' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
  created $dff cell `$procdff$3793' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\_zz_readed_error_2' using process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3906$1704'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\risingOccupancy' using process `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3893$1703'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_amplitudeReg' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_STORE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ALIGNEMENT_FAULT' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ADDRESS_LOW' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_READ_DATA' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `\VexRiscv.\iBus_cmd_rData_pc' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_rData_wr' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_rData_address' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_rData_data' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_rData_size' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_booted' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_fetchPc_inc' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusSimplePlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_pending_value' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusSimplePlugin_rspJoin_rspBuffer_discardCounter' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_LightShifterPlugin_isActive' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `\VexRiscv.\iBus_cmd_rValid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `\VexRiscv.\dBus_cmd_rValid' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_ADDR' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1129$1154'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_DATA' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1129$1154'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1129$1154'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1123$1152'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1117$1150'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `\top.\storage_1_dat1' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2230$744'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `\top.\storage_1_dat0' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_ADDR' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_DATA' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736'.
  created $dff cell `$procdff$3927' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736'.
  created $dff cell `$procdff$3928' with positive edge clock.
Creating register for signal `\top.\storage_dat1' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2209$734'.
  created $dff cell `$procdff$3929' with positive edge clock.
Creating register for signal `\top.\storage_dat0' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726'.
  created $dff cell `$procdff$3930' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_ADDR' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726'.
  created $dff cell `$procdff$3931' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_DATA' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726'.
  created $dff cell `$procdff$3932' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726'.
  created $dff cell `$procdff$3933' with positive edge clock.
Creating register for signal `\top.\mem_adr0' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2190$724'.
  created $dff cell `$procdff$3934' with positive edge clock.
Creating register for signal `\top.\sram_adr0' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3935' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_ADDR' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3936' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_DATA' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3937' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3938' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_ADDR' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3939' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_DATA' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3940' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3941' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_ADDR' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3942' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_DATA' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3943' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3944' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_ADDR' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3945' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_DATA' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3946' with positive edge clock.
Creating register for signal `\top.$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
  created $dff cell `$procdff$3947' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3948' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_reset_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3949' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_reset_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3950' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_scratch_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3951' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_scratch_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3952' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_bus_errors_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3953' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_bus_errors' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3954' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_ram_bus_ack' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3955' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_tx_data' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3956' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_tx_count' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3957' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_tx_tick' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3958' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_tx_phase' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3959' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_rx_data' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3960' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_rx_count' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3961' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_rx_tick' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3962' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_rx_phase' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3963' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_rx_rx_d' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3964' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_txfull_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3965' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rxempty_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3966' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_tx_pending' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3967' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_tx_trigger_d' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3968' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rx_pending' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3969' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rx_trigger_d' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3970' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_status_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3971' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_pending_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3972' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_pending_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3973' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_enable_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3974' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_enable_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3975' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_txempty_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3976' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rxfull_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3977' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_tx_fifo_readable' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3978' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_tx_fifo_level0' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3979' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_tx_fifo_produce' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3980' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_tx_fifo_consume' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3981' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rx_fifo_readable' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3982' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rx_fifo_level0' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3983' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rx_fifo_produce' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3984' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_uart_rx_fifo_consume' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3985' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_load_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3986' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_load_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3987' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_reload_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3988' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_reload_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3989' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_en_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3990' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_en_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3991' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_update_value_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3992' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_update_value_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3993' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_value_status' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3994' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_value_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3995' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_zero_pending' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3996' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_zero_trigger_d' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3997' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_status_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3998' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_pending_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$3999' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_pending_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4000' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_enable_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4001' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_enable_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4002' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_timer_value' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4003' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4004' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4005' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_cnt' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4006' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_clk' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4007' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_posedge_reg' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4008' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_posedge_reg2' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4009' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_count' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4010' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_sr_cnt' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4011' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_sr_out' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4012' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespisdrphycore_sr_in' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4013' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespimmap_burst_cs' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4014' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespimmap_burst_adr' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4015' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespimmap_count' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4016' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespimmap_storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4017' with positive edge clock.
Creating register for signal `\top.\__main___basesoc_litespimmap_re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4018' with positive edge clock.
Creating register for signal `\top.\__main___storage' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4019' with positive edge clock.
Creating register for signal `\top.\__main___re' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4020' with positive edge clock.
Creating register for signal `\top.\__main___chaser' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4021' with positive edge clock.
Creating register for signal `\top.\__main___mode' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4022' with positive edge clock.
Creating register for signal `\top.\__main___count' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4023' with positive edge clock.
Creating register for signal `\top.\builder_grant' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4024' with positive edge clock.
Creating register for signal `\top.\builder_slave_sel_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4025' with positive edge clock.
Creating register for signal `\top.\builder_count' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4026' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4027' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_sel_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4028' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4029' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4030' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4031' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4032' with positive edge clock.
Creating register for signal `\top.\builder_csr_bankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4033' with positive edge clock.
Creating register for signal `\top.\builder_basesoc_rs232phytx_state' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4034' with positive edge clock.
Creating register for signal `\top.\builder_basesoc_rs232phyrx_state' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4035' with positive edge clock.
Creating register for signal `\top.\builder_basesoc_litespiphy_state' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4036' with positive edge clock.
Creating register for signal `\top.\builder_basesoc_litespi_state' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4037' with positive edge clock.
Creating register for signal `\top.\builder_basesoc_wishbone2csr_state' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4038' with positive edge clock.
Creating register for signal `\top.\builder_impl_regs0' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4039' with positive edge clock.
Creating register for signal `\top.\builder_impl_regs1' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
  created $dff cell `$procdff$4040' with positive edge clock.
Creating register for signal `\top.\__main___crg_por_count' using process `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1682$639'.
  created $dff cell `$procdff$4041' with positive edge clock.

4.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1414$241'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1353$234'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1273$230'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1212$223'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1138$220'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088$217'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017$214'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:967$211'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFNE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:922$209'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:882$207'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFES.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:803$203'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFESS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:742$196'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFER.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:662$192'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFESR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:601$185'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:527$182'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFSS.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:477$179'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:406$176'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFSR.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:356$173'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFFE.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:311$171'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/usr/local/bin/../share/yosys/ice40/cells_sim.v:271$169'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3906$1704'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3906$1704'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3893$1703'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3893$1703'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3882$1700'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3882$1700'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3874$1699'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3874$1699'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3866$1698'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3866$1698'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3847$1689'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3847$1689'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3840$1688'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3840$1688'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3831$1686'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3831$1686'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3824$1685'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3824$1685'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3817$1684'.
Removing empty process `StreamFifoLowLatency.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3817$1684'.
Found and cleaned up 76 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3526$1670'.
Found and cleaned up 65 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3258$1654'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3242$1647'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3242$1647'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3228$1646'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3228$1646'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3196$1638'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3196$1638'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3186$1626'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3186$1626'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3179$1625'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3179$1625'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3172$1624'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3172$1624'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3164$1623'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3164$1623'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3157$1622'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3157$1622'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3148$1621'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3148$1621'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3139$1620'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3139$1620'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3130$1619'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3130$1619'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3007$1483'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3007$1483'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2995$1475'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2995$1475'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2988$1472'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2988$1472'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2970$1466'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2970$1466'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2963$1465'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2963$1465'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2954$1464'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2954$1464'.
Found and cleaned up 16 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2906$1463'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2906$1463'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2889$1450'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2889$1450'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2878$1449'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2878$1449'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2871$1448'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2871$1448'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2864$1447'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2864$1447'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2852$1443'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2852$1443'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2825$1421'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2825$1421'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2815$1420'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2815$1420'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2805$1419'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2805$1419'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2795$1418'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2795$1418'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2779$1412'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2779$1412'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2758$1406'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2758$1406'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2736$1405'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2712$1404'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2697$1403'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2678$1400'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2678$1400'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2661$1397'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2661$1397'.
Found and cleaned up 12 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2606$1375'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2606$1375'.
Found and cleaned up 12 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2573$1374'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2573$1374'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2560$1370'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2560$1370'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2547$1359'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2547$1359'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2530$1358'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2530$1358'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2507$1357'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2483$1356'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2465$1355'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2465$1355'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2451$1354'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2451$1354'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2437$1350'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2437$1350'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2430$1349'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2430$1349'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2423$1348'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2423$1348'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2416$1346'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2416$1346'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2373$1322'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2373$1322'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2353$1321'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2324$1318'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2305$1315'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2305$1315'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2292$1306'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2292$1306'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2279$1305'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2279$1305'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2262$1297'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2262$1297'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2246$1289'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2246$1289'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2236$1279'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2236$1279'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2209$1270'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2209$1270'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2180$1254'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2180$1254'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2153$1241'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2153$1241'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2131$1230'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2131$1230'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2117$1224'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2117$1224'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2108$1222'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2108$1222'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2098$1217'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2098$1217'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2089$1214'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2089$1214'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2065$1210'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2065$1210'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2055$1209'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2055$1209'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2040$1208'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2040$1208'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2026$1207'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2026$1207'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2012$1206'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2012$1206'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2004$1205'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2004$1205'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1992$1204'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1992$1204'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1981$1203'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1981$1203'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1973$1202'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1973$1202'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1966$1201'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1966$1201'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1955$1200'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1955$1200'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1937$1199'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1937$1199'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1930$1198'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1930$1198'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1919$1197'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1919$1197'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1906$1196'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1906$1196'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1894$1195'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1894$1195'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1874$1187'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1874$1187'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1866$1176'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1866$1176'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1858$1174'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1858$1174'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1831$1173'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1831$1173'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1129$1154'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1129$1154'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1123$1152'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1123$1152'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1117$1150'.
Removing empty process `VexRiscv.$proc$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1117$1150'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:644$1001'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:643$1000'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:642$999'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:641$998'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:640$997'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:639$996'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:638$995'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:637$994'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:636$993'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:635$992'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:634$991'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:633$990'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:632$989'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:631$988'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:630$987'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:629$986'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:628$985'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:627$984'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:625$983'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:624$982'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:623$981'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:621$980'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:617$979'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:608$978'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:606$977'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:605$976'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:604$975'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:603$974'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:602$973'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:601$972'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:599$971'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:596$970'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:595$969'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:594$968'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:593$967'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:592$966'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:591$965'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:590$964'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:589$963'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:588$962'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:587$961'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:586$960'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:585$959'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:584$958'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:583$957'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:582$956'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:581$955'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:580$954'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:579$953'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:572$952'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:570$951'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:568$950'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:566$949'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:564$948'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:562$947'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:560$946'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:558$945'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:556$944'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:554$943'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:552$942'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:550$941'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:548$940'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:546$939'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:545$938'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:539$937'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:537$936'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:535$935'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:533$934'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:531$933'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:529$932'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:527$931'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:525$930'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:523$929'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:521$928'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:519$927'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:517$926'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:515$925'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:513$924'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:511$923'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:509$922'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:508$921'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:502$920'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:500$919'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:499$918'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:493$917'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:491$916'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:490$915'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:484$914'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:482$913'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:481$912'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:477$911'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:473$910'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:467$909'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:465$908'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:463$907'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:461$906'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:459$905'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:457$904'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:456$903'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:452$902'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:449$901'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:448$900'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:447$899'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:446$898'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:440$897'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:436$896'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:433$895'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:429$894'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:425$893'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:421$892'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:420$891'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:419$890'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:418$889'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:417$888'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:414$887'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:413$886'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:412$885'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:411$884'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:383$883'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:382$882'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:381$881'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:380$880'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:378$879'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:376$878'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:375$877'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:374$876'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:373$875'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:372$874'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:368$873'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:364$872'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:358$871'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:356$870'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:355$869'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:354$868'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:353$867'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:352$866'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:351$865'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:349$864'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:348$863'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:334$862'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:333$861'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:332$860'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:331$859'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:330$858'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:329$857'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:328$856'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:327$855'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:326$854'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:325$853'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:322$852'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:320$851'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:317$850'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:316$849'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:315$848'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:314$847'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:313$846'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:312$845'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:304$844'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:303$843'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:294$842'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:291$841'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:290$840'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:288$839'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:282$838'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:281$837'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:276$836'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:275$835'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:274$834'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:273$833'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:271$832'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:270$831'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:266$830'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:262$829'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:261$828'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:259$827'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:256$826'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:254$825'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:253$824'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:252$823'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:251$822'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:250$821'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:249$820'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:248$819'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:247$818'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:246$817'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:231$816'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:230$815'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:229$814'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:228$813'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:227$812'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:220$811'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:194$810'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:193$809'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:192$808'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:191$807'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:190$806'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:183$805'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:175$804'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:174$803'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:161$802'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:158$801'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:155$800'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:154$799'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:151$798'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:150$797'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:148$796'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:145$795'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:143$794'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:140$793'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:139$792'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:137$791'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:135$790'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:134$789'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:132$788'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:129$787'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:126$786'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:122$785'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:120$784'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:119$783'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:117$782'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:116$781'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:115$780'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:114$779'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:113$778'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:112$777'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:111$776'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:110$775'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:108$774'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:107$773'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:106$772'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:105$771'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:104$770'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:103$769'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:99$768'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:96$767'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:93$766'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:92$765'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:88$764'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:81$763'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:58$762'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:56$761'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:54$760'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:51$759'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:50$758'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:49$757'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:48$756'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:46$755'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2230$744'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2230$744'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2225$736'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2209$734'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2209$734'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2204$726'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2190$724'.
Found and cleaned up 4 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2167$698'.
Found and cleaned up 84 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1691$642'.
Found and cleaned up 2 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1682$639'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1682$639'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1664$638'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1664$638'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1653$637'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1642$636'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1642$636'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1631$635'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1631$635'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1620$634'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1620$634'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1609$633'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1598$632'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1587$631'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1547$624'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1540$623'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1528$619'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1528$619'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1519$615'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1519$615'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1510$611'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1510$611'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1501$607'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1501$607'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1492$603'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1492$603'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1483$599'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1483$599'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1474$595'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1474$595'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1465$591'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1465$591'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1441$586'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1441$586'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1432$582'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1432$582'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1423$578'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1423$578'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1414$574'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1414$574'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1405$570'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1405$570'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1396$566'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1396$566'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1387$562'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1387$562'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1378$558'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1378$558'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1367$553'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1367$553'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1356$548'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1356$548'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1345$543'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1345$543'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1336$541'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1327$536'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1327$536'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1318$532'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1318$532'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1309$528'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1309$528'.
Found and cleaned up 2 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1283$523'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1273$519'.
Found and cleaned up 12 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1151$508'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1133$506'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1111$505'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1102$504'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1102$504'.
Found and cleaned up 8 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:979$496'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:955$485'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:955$485'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:935$479'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:935$479'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:916$471'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:886$460'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:863$451'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:863$451'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:855$449'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:855$449'.
Found and cleaned up 4 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:789$436'.
Found and cleaned up 4 empty switches in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:747$433'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:737$420'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:726$419'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:726$419'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:712$410'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:680$398'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:660$389'.
Found and cleaned up 1 empty switch in `\top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:653$388'.
Removing empty process `top.$proc$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:653$388'.
Cleaned up 484 empty switches.

4.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module StreamFifoLowLatency.
<suppressed ~6 debug messages>
Optimizing module VexRiscv.
<suppressed ~310 debug messages>
Optimizing module top.
<suppressed ~126 debug messages>

4.5. Executing FLATTEN pass (flatten design).
Deleting now unused module StreamFifoLowLatency.
Deleting now unused module VexRiscv.
<suppressed ~2 debug messages>

4.6. Executing TRIBUF pass.

4.7. Executing DEMINOUT pass (demote inout ports to input or output).

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

4.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 370 unused cells and 2750 unused wires.
<suppressed ~546 debug messages>

4.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\__main___basesoc_litespisdrphycore_dq_i [0] is used but has no driver.
Found and reported 1 problems.

4.11. Executing OPT pass (performing simple optimizations).

4.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

4.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~489 debug messages>
Removed a total of 163 cells.

4.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$3372: \builder_basesoc_wishbone2csr_state -> 1'0
      Replacing known input bits on port A of cell $procmux$3669: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$3667: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$3664: \builder_basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$3715: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$3713: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$3710: \builder_basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$3044: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$3042: \builder_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$3040: \builder_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$3048: \builder_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$3046: \builder_grant -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2336.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2478.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2484.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2496.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2502.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2514.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2520.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2529.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2544.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2550.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2562.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2568.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2580.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2586.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2595.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2703.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2769.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$2778.
    dead port 1/2 on $mux $procmux$3054.
Removed 19 multiplexer ports.
<suppressed ~333 debug messages>

4.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$2459: { $flatten\VexRiscv.$procmux$2462_CMP $auto$opt_reduce.cc:134:opt_pmux$4050 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$2823:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1131$1004_EN[31:0]$1157 [0] }
    Consolidated identical input bits for $mux cell $procmux$2838:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0]
      New connections: $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [9:1] = { $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] $0$memwr$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2227$386_EN[9:0]$739 [0] }
    Consolidated identical input bits for $mux cell $procmux$2849:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0]
      New connections: $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [9:1] = { $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] $0$memwr$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2206$385_EN[9:0]$729 [0] }
    Consolidated identical input bits for $mux cell $procmux$2858:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24]
      New connections: { $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [31:25] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [23:0] } = { $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2175$384_EN[31:0]$710 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2867:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16]
      New connections: { $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [31:17] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [15:0] } = { 8'00000000 $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$2876:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8]
      New connections: { $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [31:9] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$2885:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0]
      New connections: $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0] $0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701 [0] }
    New ctrl vector for $pmux cell $procmux$3089: { $procmux$3093_CMP $auto$opt_reduce.cc:134:opt_pmux$4052 }
    New ctrl vector for $pmux cell $procmux$3405: $auto$opt_reduce.cc:134:opt_pmux$4054
    New ctrl vector for $pmux cell $procmux$3449: $auto$opt_reduce.cc:134:opt_pmux$4056
    New ctrl vector for $pmux cell $procmux$3461: { $auto$opt_reduce.cc:134:opt_pmux$4058 $procmux$3406_CMP }
    New ctrl vector for $pmux cell $procmux$3473: { $auto$opt_reduce.cc:134:opt_pmux$4060 $procmux$3406_CMP }
    New ctrl vector for $pmux cell $procmux$3481: $auto$opt_reduce.cc:134:opt_pmux$4062
    New ctrl vector for $pmux cell $procmux$3490: { $procmux$3411_CMP $auto$opt_reduce.cc:134:opt_pmux$4064 }
    New ctrl vector for $pmux cell $procmux$3500: $auto$opt_reduce.cc:134:opt_pmux$4066
    New ctrl vector for $pmux cell $procmux$3515: $auto$opt_reduce.cc:134:opt_pmux$4068
    New ctrl vector for $pmux cell $procmux$3541: $auto$opt_reduce.cc:134:opt_pmux$4070
    New ctrl vector for $pmux cell $procmux$3622: $auto$opt_reduce.cc:134:opt_pmux$4072
    New ctrl vector for $pmux cell $procmux$3629: { $procmux$3588_CMP $auto$opt_reduce.cc:134:opt_pmux$4074 }
    New ctrl vector for $pmux cell $procmux$3638: { $procmux$3588_CMP $auto$opt_reduce.cc:134:opt_pmux$4076 }
  Optimizing cells in module \top.
Performed a total of 21 changes.

4.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

4.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$3810 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$3819 ($dff) from module top.

4.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 246 unused wires.
<suppressed ~54 debug messages>

4.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~10 debug messages>

4.11.9. Rerunning OPT passes. (Maybe there is more to do..)

4.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$3449.
    dead port 2/2 on $mux $procmux$3449.
    dead port 1/2 on $mux $procmux$3481.
    dead port 2/2 on $mux $procmux$3481.
    dead port 1/3 on $pmux $procmux$3490.
Removed 5 multiplexer ports.
<suppressed ~331 debug messages>

4.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.11.13. Executing OPT_DFF pass (perform DFF optimizations).

4.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

4.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.11.16. Rerunning OPT passes. (Maybe there is more to do..)

4.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~331 debug messages>

4.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.11.20. Executing OPT_DFF pass (perform DFF optimizations).

4.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.11.23. Finished OPT passes. (There is nothing left to do.)

4.12. Executing FSM pass (extract and optimize FSM).

4.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.builder_basesoc_litespi_state as FSM state register:
    Register has an initialization value.
Not marking top.builder_basesoc_litespiphy_state as FSM state register:
    Register has an initialization value.

4.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.13. Executing OPT pass (performing simple optimizations).

4.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~331 debug messages>

4.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$4041 ($dff) from module top (D = $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1684$641_Y, Q = \__main___crg_por_count).
Adding SRST signal on $procdff$4038 ($dff) from module top (D = $procmux$3372_Y, Q = \builder_basesoc_wishbone2csr_state, rval = 1'0).
Adding SRST signal on $procdff$4037 ($dff) from module top (D = \builder_basesoc_litespi_next_state, Q = \builder_basesoc_litespi_state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$4082 ($sdff) from module top (D = \builder_basesoc_litespi_next_state, Q = \builder_basesoc_litespi_state).
Adding SRST signal on $procdff$4036 ($dff) from module top (D = \builder_basesoc_litespiphy_next_state, Q = \builder_basesoc_litespiphy_state, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$4104 ($sdff) from module top (D = \builder_basesoc_litespiphy_next_state, Q = \builder_basesoc_litespiphy_state).
Adding SRST signal on $procdff$4035 ($dff) from module top (D = \builder_basesoc_rs232phyrx_next_state, Q = \builder_basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$4034 ($dff) from module top (D = \builder_basesoc_rs232phytx_next_state, Q = \builder_basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$4033 ($dff) from module top (D = $procmux$2923_Y, Q = \builder_csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4032 ($dff) from module top (D = $procmux$2950_Y, Q = \builder_csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4031 ($dff) from module top (D = $procmux$2963_Y [31:8], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$4031 ($dff) from module top (D = \__main___basesoc_litespisdrphycore_storage, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$4030 ($dff) from module top (D = $procmux$2969_Y [31:8], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$4030 ($dff) from module top (D = \__main___basesoc_litespimmap_storage, Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$4029 ($dff) from module top (D = $procmux$2975_Y [31:8], Q = \builder_csr_bankarray_interface1_bank_bus_dat_r [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $procdff$4029 ($dff) from module top (D = \__main___storage, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r [7:0], rval = 8'00000000).
Adding SRST signal on $procdff$4028 ($dff) from module top (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$4027 ($dff) from module top (D = $procmux$2981_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$4026 ($dff) from module top (D = $procmux$3034_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$ff.cc:266:slice$4136 ($sdff) from module top (D = $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1711$646_Y, Q = \builder_count).
Adding SRST signal on $procdff$4025 ($dff) from module top (D = \builder_slave_sel, Q = \builder_slave_sel_r, rval = 3'000).
Adding SRST signal on $procdff$4024 ($dff) from module top (D = $procmux$3044_Y, Q = \builder_grant, rval = 1'0).
Adding SRST signal on $procdff$4023 ($dff) from module top (D = $procmux$3054_Y, Q = \__main___count, rval = 22'1011111010111100001000).
Adding SRST signal on $procdff$4022 ($dff) from module top (D = $procmux$3060_Y, Q = \__main___mode, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4147 ($sdff) from module top (D = 1'1, Q = \__main___mode).
Adding SRST signal on $procdff$4021 ($dff) from module top (D = $procmux$3064_Y, Q = \__main___chaser, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$4149 ($sdff) from module top (D = { \__main___chaser [6:0] $not$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1911$695_Y }, Q = \__main___chaser).
Adding SRST signal on $procdff$4020 ($dff) from module top (D = \builder_csr_bankarray_csrbank1_out0_re, Q = \__main___re, rval = 1'0).
Adding SRST signal on $procdff$4019 ($dff) from module top (D = $procmux$3068_Y, Q = \__main___storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$4152 ($sdff) from module top (D = \builder_basesoc_dat_w [7:0], Q = \__main___storage).
Adding SRST signal on $procdff$4017 ($dff) from module top (D = $procmux$3072_Y, Q = \__main___basesoc_litespimmap_storage, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$4154 ($sdff) from module top (D = \builder_basesoc_dat_w [7:0], Q = \__main___basesoc_litespimmap_storage).
Adding SRST signal on $procdff$4016 ($dff) from module top (D = $procmux$3077_Y, Q = \__main___basesoc_litespimmap_count, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$4156 ($sdff) from module top (D = $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1898$694_Y, Q = \__main___basesoc_litespimmap_count).
Adding EN signal on $procdff$4015 ($dff) from module top (D = \__main___basesoc_litespimmap_burst_adr_litespi_next_value1, Q = \__main___basesoc_litespimmap_burst_adr).
Adding SRST signal on $procdff$4014 ($dff) from module top (D = $procmux$3085_Y, Q = \__main___basesoc_litespimmap_burst_cs, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4161 ($sdff) from module top (D = \__main___basesoc_litespimmap_burst_cs_litespi_next_value0, Q = \__main___basesoc_litespimmap_burst_cs).
Adding EN signal on $procdff$4013 ($dff) from module top (D = $procmux$3089_Y, Q = \__main___basesoc_litespisdrphycore_sr_in).
Adding EN signal on $procdff$4011 ($dff) from module top (D = \__main___basesoc_litespisdrphycore_sr_cnt_litespiphy_next_value, Q = \__main___basesoc_litespisdrphycore_sr_cnt).
Adding SRST signal on $procdff$4010 ($dff) from module top (D = $procmux$3108_Y, Q = \__main___basesoc_litespisdrphycore_count, rval = 4'1011).
Adding EN signal on $auto$ff.cc:266:slice$4169 ($sdff) from module top (D = $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1887$692_Y, Q = \__main___basesoc_litespisdrphycore_count).
Adding SRST signal on $procdff$4009 ($dff) from module top (D = \__main___basesoc_litespisdrphycore_posedge_reg, Q = \__main___basesoc_litespisdrphycore_posedge_reg2, rval = 1'0).
Adding SRST signal on $procdff$4008 ($dff) from module top (D = \__main___basesoc_litespisdrphycore_posedge, Q = \__main___basesoc_litespisdrphycore_posedge_reg, rval = 1'0).
Adding SRST signal on $procdff$4007 ($dff) from module top (D = $procmux$3116_Y, Q = \__main___basesoc_litespisdrphycore_clk, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4177 ($sdff) from module top (D = $not$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1879$690_Y, Q = \__main___basesoc_litespisdrphycore_clk).
Adding SRST signal on $procdff$4006 ($dff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1876$689_Y, Q = \__main___basesoc_litespisdrphycore_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$4004 ($dff) from module top (D = $procmux$3122_Y, Q = \__main___basesoc_litespisdrphycore_storage, rval = 8'00000001).
Adding EN signal on $auto$ff.cc:266:slice$4190 ($sdff) from module top (D = \builder_basesoc_dat_w [7:0], Q = \__main___basesoc_litespisdrphycore_storage).
Adding SRST signal on $procdff$4003 ($dff) from module top (D = $procmux$2905_Y, Q = \__main___basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$4001 ($dff) from module top (D = $procmux$3126_Y, Q = \__main___basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4193 ($sdff) from module top (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_enable_storage).
Adding SRST signal on $procdff$4000 ($dff) from module top (D = $procmux$3130_Y, Q = \__main___basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4195 ($sdff) from module top (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_pending_r).
Adding SRST signal on $procdff$3999 ($dff) from module top (D = \builder_csr_bankarray_csrbank4_ev_pending_re, Q = \__main___basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$3997 ($dff) from module top (D = \__main___basesoc_timer_zero_trigger, Q = \__main___basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$3996 ($dff) from module top (D = $procmux$3136_Y, Q = \__main___basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4199 ($sdff) from module top (D = $procmux$3136_Y, Q = \__main___basesoc_timer_zero_pending).
Adding SRST signal on $procdff$3994 ($dff) from module top (D = $procmux$3140_Y, Q = \__main___basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4203 ($sdff) from module top (D = \__main___basesoc_timer_value, Q = \__main___basesoc_timer_value_status).
Adding SRST signal on $procdff$3993 ($dff) from module top (D = \builder_csr_bankarray_csrbank4_update_value0_re, Q = \__main___basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$3992 ($dff) from module top (D = $procmux$3144_Y, Q = \__main___basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4206 ($sdff) from module top (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$3990 ($dff) from module top (D = $procmux$3148_Y, Q = \__main___basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4208 ($sdff) from module top (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_en_storage).
Adding SRST signal on $procdff$3988 ($dff) from module top (D = $procmux$3152_Y, Q = \__main___basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4210 ($sdff) from module top (D = \builder_basesoc_dat_w, Q = \__main___basesoc_timer_reload_storage).
Adding SRST signal on $procdff$3986 ($dff) from module top (D = $procmux$3156_Y, Q = \__main___basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4212 ($sdff) from module top (D = \builder_basesoc_dat_w, Q = \__main___basesoc_timer_load_storage).
Adding SRST signal on $procdff$3985 ($dff) from module top (D = $procmux$3160_Y, Q = \__main___basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$4214 ($sdff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1807$674_Y, Q = \__main___basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$3984 ($dff) from module top (D = $procmux$3164_Y, Q = \__main___basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$4216 ($sdff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1804$673_Y, Q = \__main___basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$3983 ($dff) from module top (D = $procmux$3173_Y, Q = \__main___basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4218 ($sdff) from module top (D = $procmux$3173_Y, Q = \__main___basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$3982 ($dff) from module top (D = $procmux$3180_Y, Q = \__main___basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4226 ($sdff) from module top (D = $procmux$3180_Y, Q = \__main___basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$3981 ($dff) from module top (D = $procmux$3184_Y, Q = \__main___basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$4230 ($sdff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1785$663_Y, Q = \__main___basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$3980 ($dff) from module top (D = $procmux$3188_Y, Q = \__main___basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$4232 ($sdff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1782$662_Y, Q = \__main___basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$3979 ($dff) from module top (D = $procmux$3197_Y, Q = \__main___basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$4234 ($sdff) from module top (D = $procmux$3197_Y, Q = \__main___basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$3978 ($dff) from module top (D = $procmux$3204_Y, Q = \__main___basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4242 ($sdff) from module top (D = $procmux$3204_Y, Q = \__main___basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$3974 ($dff) from module top (D = $procmux$3208_Y, Q = \__main___basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$4246 ($sdff) from module top (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_uart_enable_storage).
Adding SRST signal on $procdff$3973 ($dff) from module top (D = $procmux$3212_Y, Q = \__main___basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$4248 ($sdff) from module top (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_uart_pending_r).
Adding SRST signal on $procdff$3972 ($dff) from module top (D = \builder_csr_bankarray_csrbank5_ev_pending_re, Q = \__main___basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$3970 ($dff) from module top (D = \__main___basesoc_uart_rx_fifo_readable, Q = \__main___basesoc_uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$3969 ($dff) from module top (D = $procmux$3218_Y, Q = \__main___basesoc_uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4252 ($sdff) from module top (D = $procmux$3218_Y, Q = \__main___basesoc_uart_rx_pending).
Adding SRST signal on $procdff$3968 ($dff) from module top (D = \__main___basesoc_uart_tx_fifo_sink_ready, Q = \__main___basesoc_uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$3967 ($dff) from module top (D = $procmux$3224_Y, Q = \__main___basesoc_uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4257 ($sdff) from module top (D = $procmux$3224_Y, Q = \__main___basesoc_uart_tx_pending).
Adding SRST signal on $procdff$3964 ($dff) from module top (D = \builder_impl_regs1, Q = \__main___basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$3963 ($dff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1751$654_Y [31:0], Q = \__main___basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$3962 ($dff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1751$654_Y [32], Q = \__main___basesoc_rx_tick, rval = 1'0).
Adding EN signal on $procdff$3961 ($dff) from module top (D = \__main___basesoc_rx_count_rs232phyrx_next_value0, Q = \__main___basesoc_rx_count).
Adding SRST signal on $auto$ff.cc:266:slice$4268 ($dffe) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:803$437_Y, Q = \__main___basesoc_rx_count, rval = 4'0000).
Adding EN signal on $procdff$3960 ($dff) from module top (D = \__main___basesoc_rx_data_rs232phyrx_next_value1, Q = \__main___basesoc_rx_data).
Adding SRST signal on $auto$ff.cc:266:slice$4272 ($dffe) from module top (D = { \builder_impl_regs1 \__main___basesoc_rx_data [7:1] }, Q = \__main___basesoc_rx_data, rval = 8'00000000).
Adding SRST signal on $procdff$3959 ($dff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1736$653_Y [31:0], Q = \__main___basesoc_tx_phase, rval = 9895604).
Adding SRST signal on $procdff$3958 ($dff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1736$653_Y [32], Q = \__main___basesoc_tx_tick, rval = 1'0).
Adding EN signal on $procdff$3957 ($dff) from module top (D = \__main___basesoc_tx_count_rs232phytx_next_value0, Q = \__main___basesoc_tx_count).
Adding SRST signal on $auto$ff.cc:266:slice$4282 ($dffe) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:764$434_Y, Q = \__main___basesoc_tx_count, rval = 4'0000).
Adding EN signal on $procdff$3956 ($dff) from module top (D = \__main___basesoc_tx_data_rs232phytx_next_value2, Q = \__main___basesoc_tx_data).
Adding SRST signal on $procdff$3955 ($dff) from module top (D = $procmux$3021_Y, Q = \__main___basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$3954 ($dff) from module top (D = $procmux$3238_Y, Q = \__main___basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4288 ($sdff) from module top (D = $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1718$648_Y, Q = \__main___basesoc_bus_errors).
Adding SRST signal on $procdff$3951 ($dff) from module top (D = $procmux$3242_Y, Q = \__main___basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$ff.cc:266:slice$4292 ($sdff) from module top (D = \builder_basesoc_dat_w, Q = \__main___basesoc_scratch_storage).
Adding SRST signal on $procdff$3950 ($dff) from module top (D = \builder_csr_bankarray_csrbank0_reset0_re, Q = \__main___basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$3949 ($dff) from module top (D = $procmux$3246_Y, Q = \__main___basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$4295 ($sdff) from module top (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_reset_storage).
Adding SRST signal on $procdff$3948 ($dff) from module top (D = $procmux$3250_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$4297 ($sdff) from module top (D = \__main___basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$3929 ($dff) from module top (D = $memrd$\storage$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2211$735_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$3924 ($dff) from module top (D = $memrd$\storage_1$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2232$745_DATA, Q = \storage_1_dat1).
Adding SRST signal on $flatten\VexRiscv.\IBusSimplePlugin_rspJoin_rspBuffer_c.$procdff$3797 ($dff) from module top (D = $flatten\VexRiscv.\IBusSimplePlugin_rspJoin_rspBuffer_c.$procmux$1751_Y, Q = \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4301 ($sdff) from module top (D = \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing, Q = \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy).
Adding EN signal on $flatten\VexRiscv.\IBusSimplePlugin_rspJoin_rspBuffer_c.$procdff$3796 ($dff) from module top (D = { \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c.io_push_payload_inst 1'0 }, Q = \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_c._zz_readed_error_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$3918 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2039_Y, Q = \VexRiscv.dBus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4304 ($sdff) from module top (D = 1'1, Q = \VexRiscv.dBus_cmd_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$3917 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2046_Y, Q = \VexRiscv.iBus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4308 ($sdff) from module top (D = \VexRiscv.IBusSimplePlugin_cmd_valid, Q = \VexRiscv.iBus_cmd_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$3916 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2053_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$4310 ($sdff) from module top (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$3914 ($dff) from module top (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3913 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2060_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4315 ($sdff) from module top (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$3912 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2069_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4319 ($sdff) from module top (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$3911 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2078_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4327 ($sdff) from module top (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3910 ($dff) from module top (D = $flatten\VexRiscv.$procmux$1986_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3909 ($dff) from module top (D = $flatten\VexRiscv.$logic_and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3412$1667_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3908 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2002_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3907 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2008_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3906 ($dff) from module top (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3903 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2092_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4348 ($sdff) from module top (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$3902 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2099_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4352 ($sdff) from module top (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$3901 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2106_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4356 ($sdff) from module top (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$3900 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2123_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$3899 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2138_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3898 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2153_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3897 ($dff) from module top (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3896 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2162_Y, Q = \VexRiscv.execute_LightShifterPlugin_isActive, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4364 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$2158_Y, Q = \VexRiscv.execute_LightShifterPlugin_isActive).
Adding SRST signal on $flatten\VexRiscv.$procdff$3894 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2028_Y, Q = \VexRiscv.IBusSimplePlugin_rspJoin_rspBuffer_discardCounter, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.$procdff$3893 ($dff) from module top (D = \VexRiscv.IBusSimplePlugin_pending_next, Q = \VexRiscv.IBusSimplePlugin_pending_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.$procdff$3887 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2214_Y, Q = \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4374 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$2214_Y, Q = \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$3886 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2221_Y, Q = \VexRiscv._zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4378 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$2221_Y, Q = \VexRiscv._zz_IBusSimplePlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$3885 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2228_Y, Q = \VexRiscv.IBusSimplePlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4382 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$2228_Y, Q = \VexRiscv.IBusSimplePlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$3882 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2242_Y, Q = \VexRiscv.IBusSimplePlugin_fetchPc_pcReg, rval = 537006080).
Adding EN signal on $auto$ff.cc:266:slice$4388 ($sdff) from module top (D = { \VexRiscv.IBusSimplePlugin_fetchPc_pc [31:2] 2'00 }, Q = \VexRiscv.IBusSimplePlugin_fetchPc_pcReg).
Adding SRST signal on $flatten\VexRiscv.$procdff$3881 ($dff) from module top (D = \VexRiscv.memory_arbitration_isValid, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$3880 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2256_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4395 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$2256_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$3879 ($dff) from module top (D = $flatten\VexRiscv.$procmux$2263_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$4399 ($sdff) from module top (D = $flatten\VexRiscv.$procmux$2263_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding EN signal on $flatten\VexRiscv.$procdff$3878 ($dff) from module top (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dBus_cmd_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$3877 ($dff) from module top (D = \VexRiscv._zz_dBus_cmd_payload_data, Q = \VexRiscv.dBus_cmd_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$3876 ($dff) from module top (D = { \VexRiscv.execute_SrcPlugin_addSub [31:2] \VexRiscv.dBus_cmd_payload_address [1:0] }, Q = \VexRiscv.dBus_cmd_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$3875 ($dff) from module top (D = \VexRiscv.decode_to_execute_MEMORY_STORE, Q = \VexRiscv.dBus_cmd_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$3874 ($dff) from module top (D = { \VexRiscv.IBusSimplePlugin_fetchPc_pc [31:2] 2'00 }, Q = \VexRiscv.iBus_cmd_rData_pc).
Adding EN signal on $flatten\VexRiscv.$procdff$3873 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3747$1683_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$3872 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3744$1682_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$3871 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3741$1681_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$3870 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3738$1680_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$3869 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3735$1679_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$3868 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3732$1678_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$3867 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3729$1677_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$3866 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3726$1676_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$3865 ($dff) from module top (D = $flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3723$1675_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$3863 ($dff) from module top (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Adding EN signal on $flatten\VexRiscv.$procdff$3862 ($dff) from module top (D = \VexRiscv._zz_execute_BRANCH_DO_1, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$3860 ($dff) from module top (D = \VexRiscv._zz_execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$3858 ($dff) from module top (D = \VexRiscv.dBus_cmd_payload_address [1:0], Q = \VexRiscv.execute_to_memory_MEMORY_ADDRESS_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$3857 ($dff) from module top (D = \VexRiscv.execute_ALIGNEMENT_FAULT, Q = \VexRiscv.execute_to_memory_ALIGNEMENT_FAULT).
Adding EN signal on $flatten\VexRiscv.$procdff$3855 ($dff) from module top (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$3854 ($dff) from module top (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$3853 ($dff) from module top (D = \VexRiscv._zz_RegFilePlugin_regFile_port1, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$3852 ($dff) from module top (D = \VexRiscv._zz_RegFilePlugin_regFile_port0, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$3850 ($dff) from module top (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3849 ($dff) from module top (D = \VexRiscv._zz_decode_ENV_CTRL, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3848 ($dff) from module top (D = \VexRiscv.decode_IS_CSR, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$3847 ($dff) from module top (D = { \VexRiscv._zz_decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_ENV_CTRL_2_6 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3846 ($dff) from module top (D = { \VexRiscv._zz__zz_decode_ENV_CTRL_2_8 \VexRiscv._zz__zz_decode_ENV_CTRL_2_11 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3845 ($dff) from module top (D = { \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [12] \VexRiscv._zz__zz_decode_ENV_CTRL_2_25 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3844 ($dff) from module top (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$3843 ($dff) from module top (D = \VexRiscv.decode_to_execute_MEMORY_STORE, Q = \VexRiscv.execute_to_memory_MEMORY_STORE).
Adding EN signal on $flatten\VexRiscv.$procdff$3842 ($dff) from module top (D = \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [5], Q = \VexRiscv.decode_to_execute_MEMORY_STORE).
Adding EN signal on $flatten\VexRiscv.$procdff$3837 ($dff) from module top (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$3836 ($dff) from module top (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$ff.cc:266:slice$4436 ($dffe) from module top (D = \VexRiscv._zz__zz_decode_ENV_CTRL_2_16 [9], Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$3835 ($dff) from module top (D = { \VexRiscv._zz__zz_decode_ENV_CTRL_2_60 \VexRiscv._zz__zz_decode_ENV_CTRL_2_63 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3834 ($dff) from module top (D = { \VexRiscv._zz__zz_decode_ENV_CTRL_2_16 [6] \VexRiscv._zz__zz_decode_ENV_CTRL_2_70 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3832 ($dff) from module top (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$3831 ($dff) from module top (D = \VexRiscv._zz__zz_decode_ENV_CTRL_2_80, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$3830 ($dff) from module top (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$3829 ($dff) from module top (D = { \VexRiscv._zz__zz_decode_ENV_CTRL_2_88 \VexRiscv._zz__zz_decode_ENV_CTRL_2_90 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$3824 ($dff) from module top (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$3823 ($dff) from module top (D = \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$3822 ($dff) from module top (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$3821 ($dff) from module top (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$3820 ($dff) from module top (D = \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_payload_pc, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$3818 ($dff) from module top (D = $flatten\VexRiscv.$procmux$1908_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$ff.cc:266:slice$4449 ($dffe) from module top (D = 2'x, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Adding EN signal on $flatten\VexRiscv.$procdff$3817 ($dff) from module top (D = $flatten\VexRiscv.$procmux$1916_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$ff.cc:266:slice$4457 ($dffe) from module top (D = $flatten\VexRiscv.$procmux$1914_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$4457 ($dffe) from module top (D = 3'x, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Adding EN signal on $flatten\VexRiscv.$procdff$3816 ($dff) from module top (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$3815 ($dff) from module top (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$3814 ($dff) from module top (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$3813 ($dff) from module top (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$3812 ($dff) from module top (D = $flatten\VexRiscv.$logic_not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3575$1674_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$3811 ($dff) from module top (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$3807 ($dff) from module top (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$3803 ($dff) from module top (D = $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3538$1671_Y, Q = \VexRiscv.execute_LightShifterPlugin_amplitudeReg).
Adding EN signal on $flatten\VexRiscv.$procdff$3800 ($dff) from module top (D = { \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [31:25] \VexRiscv.IBusSimplePlugin_iBusRsp_output_payload_rsp_inst [14:0] }, Q = { \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [31:25] \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_payload_rsp_inst [14:0] }).
Adding EN signal on $flatten\VexRiscv.$procdff$3798 ($dff) from module top (D = \VexRiscv.IBusSimplePlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusSimplePlugin_injector_decodeInput_payload_pc).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4463 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$4463 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$4463 ($sdffce) from module top.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$4454 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$4454 ($sdffce) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4417 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4407 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4407 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4389 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4389 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4303 ($dffe) from module top.

4.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 250 unused cells and 250 unused wires.
<suppressed ~256 debug messages>

4.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~26 debug messages>

4.13.9. Rerunning OPT passes. (Maybe there is more to do..)

4.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~214 debug messages>

4.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$4158: { $procmux$3413_CMP $procmux$3412_CMP $procmux$3411_CMP $procmux$3410_CMP $procmux$3409_CMP $procmux$3408_CMP $procmux$3407_CMP $procmux$3406_CMP \sys_rst }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4474: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1032 }
  Optimizing cells in module \top.
Performed a total of 2 changes.

4.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

4.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4475 ($dffe) from module top (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4494 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4494 ($dffe) from module top.

4.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 18 unused wires.
<suppressed ~1 debug messages>

4.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.13.16. Rerunning OPT passes. (Maybe there is more to do..)

4.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

4.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4448 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4448 ($dffe) from module top.

4.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.13.23. Rerunning OPT passes. (Maybe there is more to do..)

4.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

4.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4447 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4447 ($dffe) from module top.

4.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.13.30. Rerunning OPT passes. (Maybe there is more to do..)

4.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

4.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4446 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4446 ($dffe) from module top.

4.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.13.37. Rerunning OPT passes. (Maybe there is more to do..)

4.13.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~215 debug messages>

4.13.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.13.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.13.41. Executing OPT_DFF pass (perform DFF optimizations).

4.13.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.13.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.13.44. Finished OPT passes. (There is nothing left to do.)

4.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port top.$meminit$\mem$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:0$754 (mem).
Removed top 1 bits (of 8) from port Y of cell top.$sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503 ($sub).
Removed top 6 bits (of 9) from port B of cell top.$procmux$2924_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell top.$procmux$2923 ($pmux).
Removed top 6 bits (of 9) from port B of cell top.$procmux$2925_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell top.$procmux$2926_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell top.$procmux$2927_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell top.$procmux$2928_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell top.$procmux$2929_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell top.$procmux$2930_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$4377 ($ne).
Removed cell top.$procmux$2963 ($mux).
Removed cell top.$procmux$2969 ($mux).
Removed cell top.$procmux$2975 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$procmux$3091_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$3092_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$procmux$3093_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell top.$procmux$3358 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$procmux$3407_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$3408_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$3409_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$3410_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$3411_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$3412_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$procmux$3413_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell top.$procmux$3415 ($mux).
Removed top 2 bits (of 4) from mux cell top.$procmux$3434 ($mux).
Removed top 3 bits (of 4) from mux cell top.$procmux$3515 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$procmux$3588_CMP0 ($eq).
Removed top 2 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$4300 ($dffe).
Removed top 2 bits (of 10) from FF cell top.$auto$ff.cc:266:slice$4299 ($dffe).
Removed cell top.$auto$ff.cc:266:slice$4130 ($sdff).
Removed cell top.$auto$ff.cc:266:slice$4126 ($sdff).
Removed cell top.$auto$ff.cc:266:slice$4122 ($sdff).
Removed top 24 bits (of 32) from FF cell top.$auto$ff.cc:266:slice$4120 ($sdff).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2635_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2622_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2618_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2613_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2609_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2602_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$procmux$2466_CMP0 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\VexRiscv.$procmux$2455 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2273_CMP0 ($eq).
Removed top 7 bits (of 32) from mux cell top.$flatten\VexRiscv.$procmux$1970 ($mux).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3741$1681 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3738$1680 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3735$1679 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3732$1678 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3729$1677 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3726$1676 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3723$1675 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3538$1671 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3377$1659 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3375$1658 ($sub).
Removed top 20 bits (of 32) from port A of cell top.$flatten\VexRiscv.$or$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3193$1628 ($or).
Removed top 19 bits (of 32) from port A of cell top.$flatten\VexRiscv.$or$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3193$1627 ($or).
Removed top 20 bits (of 32) from port B of cell top.$flatten\VexRiscv.$or$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3193$1627 ($or).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\VexRiscv.$or$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3193$1627 ($or).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$procmux$2645_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3022$1491 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2904$1456 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2904$1454 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2901$1452 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2393$1341 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2391$1331 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2190$1255 ($sub).
Removed top 29 bits (of 32) from port B of cell top.$flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2109$1223 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1893$1191 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1873$1185 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1873$1181 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1780$1162 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1116$1149 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1115$1147 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1102$1133 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1102$1132 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1089$1124 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1083$1115 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1076$1106 ($eq).
Removed top 2 bits (of 32) from FF cell top.$flatten\VexRiscv.$procdff$3825 ($dff).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1062$1093 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1053$1083 ($eq).
Removed top 2 bits (of 32) from FF cell top.$auto$ff.cc:266:slice$4444 ($dffe).
Removed top 1 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1040$1073 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1040$1072 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1039$1071 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1029$1060 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1024$1054 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1023$1052 ($eq).
Removed top 2 bits (of 31) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1022$1050 ($eq).
Removed top 5 bits (of 15) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1018$1047 ($eq).
Removed top 7 bits (of 15) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1018$1045 ($eq).
Removed top 6 bits (of 16) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1018$1043 ($eq).
Removed top 10 bits (of 16) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1018$1041 ($eq).
Removed top 8 bits (of 14) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1017$1040 ($eq).
Removed top 5 bits (of 9) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1016$1038 ($eq).
Removed top 2 bits (of 8) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1012$1035 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1012$1033 ($eq).
Removed top 6 bits (of 8) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1012$1031 ($eq).
Removed top 3 bits (of 9) from port B of cell top.$flatten\VexRiscv.$eq$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1012$1029 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1004$1023 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1003$1022 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1003$1022 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1003$1022 ($and).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1003$1021 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1003$1021 ($not).
Removed top 31 bits (of 32) from mux cell top.$flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:996$1017 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:992$1013 ($add).
Removed top 1 bits (of 3) from mux cell top.$flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:987$1012 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:978$1009 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:975$1008 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:974$1007 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:974$1007 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\VexRiscv.$and$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:974$1007 ($and).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:974$1006 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:974$1006 ($not).
Removed top 24 bits (of 32) from port B of cell top.$or$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1586$629 ($or).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1004$1023 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1004$1023 ($sub).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:975$1008 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:975$1008 ($sub).
Removed top 24 bits (of 32) from wire top.$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2169$381_EN[31:0]$701.
Removed top 16 bits (of 32) from wire top.$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2171$382_EN[31:0]$704.
Removed top 8 bits (of 32) from wire top.$0$memwr$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2173$383_EN[31:0]$707.
Removed top 1 bits (of 2) from wire top.$flatten\VexRiscv.$not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1003$1021_Y.
Removed top 1 bits (of 2) from wire top.$flatten\VexRiscv.$not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:974$1006_Y.
Removed top 9 bits (of 32) from wire top.$flatten\VexRiscv.$not$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:995$1015_Y.
Removed top 19 bits (of 32) from wire top.$flatten\VexRiscv.$or$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3193$1627_Y.
Removed top 24 bits (of 32) from wire top.$procmux$2923_Y.
Removed top 1 bits (of 4) from wire top.$procmux$3415_Y.
Removed top 2 bits (of 4) from wire top.$procmux$3434_Y.
Removed top 3 bits (of 4) from wire top.__main___basesoc_internal_port_sink_payload_width.
Removed top 30 bits (of 32) from wire top.__main___basesoc_interrupt.
Removed top 3 bits (of 4) from wire top.__main___basesoc_litespimmap_source_payload_width.
Removed top 3 bits (of 4) from wire top.__main___basesoc_litespisdrphycore_sink_payload_width.
Removed top 24 bits (of 32) from wire top.builder_csr_bankarray_sram_bus_dat_r.

4.15. Executing PEEPOPT pass (run peephole optimizers).

4.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~13 debug messages>

4.17. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $sshl$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1838$686 ($sshl):
    Found 2 activation_patterns using ctrl signal { $procmux$3093_CMP $procmux$3092_CMP $procmux$3091_CMP $procmux$3090_CMP \__main___basesoc_litespisdrphycore_sr_out_shift \__main___basesoc_litespisdrphycore_sr_out_load }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\sram$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2178$723 ($memrd):
    Found 1 activation_patterns using ctrl signal \builder_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:2193$725 ($memrd):
    Found 1 activation_patterns using ctrl signal { \builder_basesoc_wishbone2csr_state \builder_csr_bankarray_sel_r \builder_done }.
    No candidates found.

4.18. Executing TECHMAP pass (map to technology primitives).

4.18.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.18.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~88 debug messages>

4.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

4.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\top': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\top': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\mem'[0] in module `\top': no output FF found.
Checking read port `\sram'[0] in module `\top': no output FF found.
Checking read port `\storage'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port address `\mem'[0] in module `\top': merged address FF to cell.
Checking read port address `\sram'[0] in module `\top': merged address FF to cell.

4.22. Executing WREDUCE pass (reducing word size of cells).

4.23. Executing TECHMAP pass (map to technology primitives).

4.23.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.23.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

4.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

4.24. Executing OPT_EXPR pass (perform const folding).

4.25. Executing WREDUCE pass (reducing word size of cells).

4.26. Executing ICE40_DSP pass (map multipliers).

4.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1251$510 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1718$648 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1736$653 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1751$654 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1782$662 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1785$663 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1789$668 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1804$673 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1807$674 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1811$679 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1876$689 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:764$434 ($add).
  creating $macc model for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:803$437 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2109$1223 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2773$1407 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:978$1009 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:992$1013 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:993$1014 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1004$1023 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2190$1255 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3375$1658 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3377$1659 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3538$1671 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:975$1008 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1001$497 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1684$641 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1711$646 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1793$669 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1815$680 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1822$682 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1838$685 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1887$692 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1898$694 ($sub).
  creating $macc model for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1918$697 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:978$1009 into $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2190$1255.
  merging $macc model for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:993$1014 into $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:992$1013.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1887$692.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1838$685.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1822$682.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1815$680.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1793$669.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1711$646.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1684$641.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1001$497.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:975$1008.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3538$1671.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3377$1659.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3375$1658.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1004$1023.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1918$697.
  creating $alu model for $macc $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1898$694.
  creating $alu model for $macc $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2773$1407.
  creating $alu model for $macc $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2109$1223.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:803$437.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:764$434.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1876$689.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1811$679.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1807$674.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1804$673.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1789$668.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1785$663.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1782$662.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1751$654.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1736$653.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1718$648.
  creating $alu model for $macc $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1251$510.
  creating $macc cell for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2190$1255: $auto$alumacc.cc:365:replace_macc$4611
  creating $macc cell for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:992$1013: $auto$alumacc.cc:365:replace_macc$4612
  creating $alu model for $gt$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1009$499 ($gt): new $alu
  creating $alu model for $lt$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1875$688 ($lt): new $alu
  creating $alu model for $eq$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:974$488 ($eq): merged with $lt$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1875$688.
  creating $alu cell for $lt$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1875$688, $eq$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:974$488: $auto$alumacc.cc:485:replace_alu$4615
  creating $alu cell for $gt$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1009$499: $auto$alumacc.cc:485:replace_alu$4622
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1251$510: $auto$alumacc.cc:485:replace_alu$4627
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1718$648: $auto$alumacc.cc:485:replace_alu$4630
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1736$653: $auto$alumacc.cc:485:replace_alu$4633
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1751$654: $auto$alumacc.cc:485:replace_alu$4636
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1782$662: $auto$alumacc.cc:485:replace_alu$4639
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1785$663: $auto$alumacc.cc:485:replace_alu$4642
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1789$668: $auto$alumacc.cc:485:replace_alu$4645
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1804$673: $auto$alumacc.cc:485:replace_alu$4648
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1807$674: $auto$alumacc.cc:485:replace_alu$4651
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1811$679: $auto$alumacc.cc:485:replace_alu$4654
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1876$689: $auto$alumacc.cc:485:replace_alu$4657
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:764$434: $auto$alumacc.cc:485:replace_alu$4660
  creating $alu cell for $add$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:803$437: $auto$alumacc.cc:485:replace_alu$4663
  creating $alu cell for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2109$1223: $auto$alumacc.cc:485:replace_alu$4666
  creating $alu cell for $flatten\VexRiscv.$add$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:2773$1407: $auto$alumacc.cc:485:replace_alu$4669
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1898$694: $auto$alumacc.cc:485:replace_alu$4672
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1918$697: $auto$alumacc.cc:485:replace_alu$4675
  creating $alu cell for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:1004$1023: $auto$alumacc.cc:485:replace_alu$4678
  creating $alu cell for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3375$1658: $auto$alumacc.cc:485:replace_alu$4681
  creating $alu cell for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3377$1659: $auto$alumacc.cc:485:replace_alu$4684
  creating $alu cell for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3538$1671: $auto$alumacc.cc:485:replace_alu$4687
  creating $alu cell for $flatten\VexRiscv.$sub$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:975$1008: $auto$alumacc.cc:485:replace_alu$4690
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1001$497: $auto$alumacc.cc:485:replace_alu$4693
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503: $auto$alumacc.cc:485:replace_alu$4696
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1684$641: $auto$alumacc.cc:485:replace_alu$4699
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1711$646: $auto$alumacc.cc:485:replace_alu$4702
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1793$669: $auto$alumacc.cc:485:replace_alu$4705
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1815$680: $auto$alumacc.cc:485:replace_alu$4708
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1822$682: $auto$alumacc.cc:485:replace_alu$4711
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1838$685: $auto$alumacc.cc:485:replace_alu$4714
  creating $alu cell for $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1887$692: $auto$alumacc.cc:485:replace_alu$4717
  created 33 $alu and 2 $macc cells.

4.28. Executing OPT pass (performing simple optimizations).

4.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

4.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $procmux$3089.
    dead port 1/5 on $pmux $procmux$3098.
    dead port 2/5 on $pmux $procmux$3098.
    dead port 3/5 on $pmux $procmux$3098.
    dead port 1/5 on $pmux $procmux$3647.
    dead port 2/5 on $pmux $procmux$3647.
    dead port 3/5 on $pmux $procmux$3647.
Removed 7 multiplexer ports.
<suppressed ~212 debug messages>

4.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.28.6. Executing OPT_DFF pass (perform DFF optimizations).

4.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 98 unused wires.
<suppressed ~14 debug messages>

4.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.28.9. Rerunning OPT passes. (Maybe there is more to do..)

4.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~211 debug messages>

4.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.28.13. Executing OPT_DFF pass (perform DFF optimizations).

4.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.28.16. Finished OPT passes. (There is nothing left to do.)

4.29. Executing MEMORY pass.

4.29.1. Executing OPT_MEM pass (optimize memories).
top.mem: removing const-0 lane 7
Performed a total of 97 transformations.

4.29.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 6 transformations.

4.29.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.29.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.29.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.29.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.29.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.VexRiscv.RegFilePlugin_regFile by address:
Consolidating write ports of memory top.sram by address:
  Merging ports 0, 1 (address \__main___basesoc_litespimmap_bus_adr [9:0]).
  Merging ports 0, 2 (address \__main___basesoc_litespimmap_bus_adr [9:0]).
  Merging ports 0, 3 (address \__main___basesoc_litespimmap_bus_adr [9:0]).

4.29.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

4.29.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.31. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory top.VexRiscv.RegFilePlugin_regFile via $__ICE40_RAM4K_
using FF mapping for memory top.mem
mapping memory top.sram via $__ICE40_RAM4K_
mapping memory top.storage via $__ICE40_RAM4K_
mapping memory top.storage_1 via $__ICE40_RAM4K_
<suppressed ~274 debug messages>

4.32. Executing TECHMAP pass (map to technology primitives).

4.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

4.32.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

4.32.3. Continuing TECHMAP pass.
Using template $paramod$152405ab8834e0c4f35bd7e4e60c34790a6f81fa\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~62 debug messages>

4.33. Executing ICE40_BRAMINIT pass.

4.34. Executing OPT pass (performing simple optimizations).

4.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~299 debug messages>

4.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1135:emulate_transparency$4734 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_mem.cc:125:execute$4720 ($dff) from module top.

4.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 320 unused wires.
<suppressed ~1 debug messages>

4.34.5. Rerunning OPT passes. (Removed registers in this run.)

4.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

4.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1612:emulate_read_first$4778 ($dff) from module top (D = \__main___basesoc_rx_data, Q = $auto$mem.cc:1608:emulate_read_first$4775 [7:0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$4276 ($sdff) from module top (D = \__main___basesoc_tx_phase [1:0], Q = \__main___basesoc_tx_phase [1:0]).
Handling D = Q on $auto$ff.cc:266:slice$4921 ($sdffe) from module top (conecting SRST instead).
Adding EN signal on $auto$ff.cc:266:slice$4262 ($sdff) from module top (D = \__main___basesoc_rx_phase [1:0], Q = \__main___basesoc_rx_phase [1:0]).
Handling D = Q on $auto$ff.cc:266:slice$4925 ($sdffe) from module top (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4925 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4925 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4921 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4921 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4920 ($dff) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$4920 ($dff) from module top.
Setting constant 0-bit at position 8 on $auto$mem.cc:1612:emulate_read_first$4759 ($dff) from module top.
Setting constant 0-bit at position 9 on $auto$mem.cc:1612:emulate_read_first$4759 ($dff) from module top.

4.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 5 unused cells and 14 unused wires.
<suppressed ~10 debug messages>

4.34.10. Rerunning OPT passes. (Removed registers in this run.)

4.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~16 debug messages>

4.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.34.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 8 on $auto$mem.cc:1135:emulate_transparency$4763 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$mem.cc:1135:emulate_transparency$4763 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$mem.cc:1135:emulate_transparency$4782 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$mem.cc:1135:emulate_transparency$4782 ($dffe) from module top.

4.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.34.15. Rerunning OPT passes. (Removed registers in this run.)

4.34.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.34.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.34.18. Executing OPT_DFF pass (perform DFF optimizations).

4.34.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.34.20. Finished fast OPT passes.

4.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \top:
  created 45 $dff cells and 0 static cells of width 7.
Extracted data FF from read port 0 of top.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.36. Executing OPT pass (performing simple optimizations).

4.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~35 debug messages>

4.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~154 debug messages>

4.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$5067:
      Old ports: A=7'0110011, B=7'0101101, Y=$memory\mem$rdmux[0][4][7]$a$4999
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][7]$a$4999 [2:1]
      New connections: { $memory\mem$rdmux[0][4][7]$a$4999 [6:3] $memory\mem$rdmux[0][4][7]$a$4999 [0] } = { 2'01 $memory\mem$rdmux[0][4][7]$a$4999 [1] $memory\mem$rdmux[0][4][7]$a$4999 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$5064:
      Old ports: A=7'0110000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$b$4997
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$b$4997 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$b$4997 [6:2] $memory\mem$rdmux[0][4][6]$b$4997 [0] } = 6'011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$5061:
      Old ports: A=7'0100000, B=7'0110010, Y=$memory\mem$rdmux[0][4][6]$a$4996
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][6]$a$4996 [1]
      New connections: { $memory\mem$rdmux[0][4][6]$a$4996 [6:2] $memory\mem$rdmux[0][4][6]$a$4996 [0] } = { 2'01 $memory\mem$rdmux[0][4][6]$a$4996 [1] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$5058:
      Old ports: A=7'1000011, B=7'1110101, Y=$memory\mem$rdmux[0][4][5]$b$4994
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][5]$b$4994 [2:1]
      New connections: { $memory\mem$rdmux[0][4][5]$b$4994 [6:3] $memory\mem$rdmux[0][4][5]$b$4994 [0] } = { 1'1 $memory\mem$rdmux[0][4][5]$b$4994 [2] $memory\mem$rdmux[0][4][5]$b$4994 [2] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$5055:
      Old ports: A=7'1111001, B=7'0100000, Y=$memory\mem$rdmux[0][4][5]$a$4993
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$a$4993 [0]
      New connections: $memory\mem$rdmux[0][4][5]$a$4993 [6:1] = { $memory\mem$rdmux[0][4][5]$a$4993 [0] 1'1 $memory\mem$rdmux[0][4][5]$a$4993 [0] $memory\mem$rdmux[0][4][5]$a$4993 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$5052:
      Old ports: A=7'1110100, B=7'1110010, Y=$memory\mem$rdmux[0][4][4]$b$4991
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][4]$b$4991 [2:1]
      New connections: { $memory\mem$rdmux[0][4][4]$b$4991 [6:3] $memory\mem$rdmux[0][4][4]$b$4991 [0] } = 5'11100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$5049:
      Old ports: A=7'1101000, B=7'1101001, Y=$memory\mem$rdmux[0][4][4]$a$4990
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][4]$a$4990 [0]
      New connections: $memory\mem$rdmux[0][4][4]$a$4990 [6:1] = 6'110100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$5046:
      Old ports: A=7'1101100, B=7'1100011, Y=$memory\mem$rdmux[0][4][3]$b$4988
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$b$4988 [2] $memory\mem$rdmux[0][4][3]$b$4988 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$4988 [6:3] $memory\mem$rdmux[0][4][3]$b$4988 [1] } = { 3'110 $memory\mem$rdmux[0][4][3]$b$4988 [2] $memory\mem$rdmux[0][4][3]$b$4988 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$5043:
      Old ports: A=7'0100000, B=7'1000001, Y=$memory\mem$rdmux[0][4][3]$a$4987
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][3]$a$4987 [5] $memory\mem$rdmux[0][4][3]$a$4987 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$a$4987 [6] $memory\mem$rdmux[0][4][3]$a$4987 [4:1] } = { $memory\mem$rdmux[0][4][3]$a$4987 [0] 4'0000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$5040:
      Old ports: A=7'1101111, B=7'1101110, Y=$memory\mem$rdmux[0][4][2]$b$4985
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$4985 [0]
      New connections: $memory\mem$rdmux[0][4][2]$b$4985 [6:1] = 6'110111
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$5037:
      Old ports: A=7'1000011, B=7'0100000, Y=$memory\mem$rdmux[0][4][2]$a$4984
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$4984 [5] $memory\mem$rdmux[0][4][2]$a$4984 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$4984 [6] $memory\mem$rdmux[0][4][2]$a$4984 [4:1] } = { $memory\mem$rdmux[0][4][2]$a$4984 [0] 3'000 $memory\mem$rdmux[0][4][2]$a$4984 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$5034:
      Old ports: A=7'1010011, B=7'1101111, Y=$memory\mem$rdmux[0][4][1]$b$4982
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][1]$b$4982 [4] $memory\mem$rdmux[0][4][1]$b$4982 [2] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$4982 [6:5] $memory\mem$rdmux[0][4][1]$b$4982 [3] $memory\mem$rdmux[0][4][1]$b$4982 [1:0] } = { 1'1 $memory\mem$rdmux[0][4][1]$b$4982 [2] $memory\mem$rdmux[0][4][1]$b$4982 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$5031:
      Old ports: A=7'1011000, B=7'0100000, Y=$memory\mem$rdmux[0][4][1]$a$4981
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$4981 [5] $memory\mem$rdmux[0][4][1]$a$4981 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$4981 [6] $memory\mem$rdmux[0][4][1]$a$4981 [4] $memory\mem$rdmux[0][4][1]$a$4981 [2:0] } = { $memory\mem$rdmux[0][4][1]$a$4981 [3] $memory\mem$rdmux[0][4][1]$a$4981 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$5028:
      Old ports: A=7'1110100, B=7'1100101, Y=$memory\mem$rdmux[0][4][0]$b$4979
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$4979 [4] $memory\mem$rdmux[0][4][0]$b$4979 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$4979 [6:5] $memory\mem$rdmux[0][4][0]$b$4979 [3:1] } = 5'11010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$5025:
      Old ports: A=7'1001100, B=7'1101001, Y=$memory\mem$rdmux[0][4][0]$a$4978
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$4978 [2] $memory\mem$rdmux[0][4][0]$a$4978 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$4978 [6:3] $memory\mem$rdmux[0][4][0]$a$4978 [1] } = { 1'1 $memory\mem$rdmux[0][4][0]$a$4978 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$5079:
      Old ports: A=7'0110001, B=7'0110011, Y=$memory\mem$rdmux[0][4][9]$a$5005
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][9]$a$5005 [1]
      New connections: { $memory\mem$rdmux[0][4][9]$a$5005 [6:2] $memory\mem$rdmux[0][4][9]$a$5005 [0] } = 6'011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][21]$5088:
      Old ports: A=7'0110011, B=7'0110010, Y=$memory\mem$rdmux[0][4][10]$b$5009
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][10]$b$5009 [0]
      New connections: $memory\mem$rdmux[0][4][10]$b$5009 [6:1] = 6'011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][22]$5091:
      Old ports: A=7'0000000, B=7'x, Y=$memory\mem$rdmux[0][4][11]$a$5011
      New ports: A=1'0, B=1'x, Y=$memory\mem$rdmux[0][4][11]$a$5011 [0]
      New connections: $memory\mem$rdmux[0][4][11]$a$5011 [6:1] = { $memory\mem$rdmux[0][4][11]$a$5011 [0] $memory\mem$rdmux[0][4][11]$a$5011 [0] $memory\mem$rdmux[0][4][11]$a$5011 [0] $memory\mem$rdmux[0][4][11]$a$5011 [0] $memory\mem$rdmux[0][4][11]$a$5011 [0] $memory\mem$rdmux[0][4][11]$a$5011 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$5070:
      Old ports: A=7'0110000, B=7'0110110, Y=$memory\mem$rdmux[0][4][7]$b$5000
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$b$5000 [1]
      New connections: { $memory\mem$rdmux[0][4][7]$b$5000 [6:2] $memory\mem$rdmux[0][4][7]$b$5000 [0] } = { 4'0110 $memory\mem$rdmux[0][4][7]$b$5000 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$5076:
      Old ports: A=7'0110100, B=7'0100000, Y=$memory\mem$rdmux[0][4][8]$b$5003
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][8]$b$5003 [2]
      New connections: { $memory\mem$rdmux[0][4][8]$b$5003 [6:3] $memory\mem$rdmux[0][4][8]$b$5003 [1:0] } = { 2'01 $memory\mem$rdmux[0][4][8]$b$5003 [2] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][20]$5085:
      Old ports: A=7'0110100, B=7'0111010, Y=$memory\mem$rdmux[0][4][10]$a$5008
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][10]$a$5008 [2:1]
      New connections: { $memory\mem$rdmux[0][4][10]$a$5008 [6:3] $memory\mem$rdmux[0][4][10]$a$5008 [0] } = { 3'011 $memory\mem$rdmux[0][4][10]$a$5008 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$5073:
      Old ports: A=7'0101101, B=7'0110010, Y=$memory\mem$rdmux[0][4][8]$a$5002
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][8]$a$5002 [1:0]
      New connections: $memory\mem$rdmux[0][4][8]$a$5002 [6:2] = { 2'01 $memory\mem$rdmux[0][4][8]$a$5002 [1:0] $memory\mem$rdmux[0][4][8]$a$5002 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$1928:
      Old ports: A=4'0010, B=4'1011, Y=$flatten\VexRiscv.$procmux$1928_Y
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$procmux$1928_Y [0]
      New connections: $flatten\VexRiscv.$procmux$1928_Y [3:1] = { $flatten\VexRiscv.$procmux$1928_Y [0] 2'01 }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$2272:
      Old ports: A=4'1111, B=8'00010011, Y=\VexRiscv._zz_dBusWishbone_SEL
      New ports: A=2'11, B=4'0001, Y=\VexRiscv._zz_dBusWishbone_SEL [2:1]
      New connections: { \VexRiscv._zz_dBusWishbone_SEL [3] \VexRiscv._zz_dBusWishbone_SEL [0] } = { \VexRiscv._zz_dBusWishbone_SEL [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$2279:
      Old ports: A=0, B={ 30'000000000000000000000000000000 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [1:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9
      New ports: A=2'00, B=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [1:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [1:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_9 [31:2] = 30'000000000000000000000000000000
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$2455:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] 1'0 \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [24:20] }, Y={ \VexRiscv.execute_BranchPlugin_branch_src2 [19:11] \VexRiscv.execute_BranchPlugin_branch_src2 [4:0] }
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [10:5] = \VexRiscv.decode_to_execute_INSTRUCTION [30:25]
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$2634:
      Old ports: A={ \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31:16] \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_3 [15:8] \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_1 [7:0] }, B={ \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_1 [7:0] \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_3 [15:8] \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_1 [7:0] }, Y=\VexRiscv.writeBack_DBusSimplePlugin_rspFormated
      New ports: A={ \VexRiscv.memory_to_writeBack_MEMORY_READ_DATA [31:16] \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_3 [15:8] }, B={ \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_3 [15:8] }, Y=\VexRiscv.writeBack_DBusSimplePlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusSimplePlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusSimplePlugin_rspFormated_1 [7:0]
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$2666:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_dBus_cmd_payload_data
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_dBus_cmd_payload_data [31:8]
      New connections: \VexRiscv._zz_dBus_cmd_payload_data [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672:
      Old ports: A=4'0000, B={ 2'01 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1:0] }, Y=$flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y
      New ports: A=3'000, B={ 1'1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1:0] }, Y=$flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y [2:0]
      New connections: $flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:987$1012:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1]
      New connections: \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$3358:
      Old ports: A=8'00000000, B={ 1'0 \builder_csr_bankarray_dat_r [6:0] }, Y=\builder_csr_bankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\builder_csr_bankarray_dat_r [6:0], Y=\builder_csr_bankarray_sram_bus_dat_r [6:0]
      New connections: \builder_csr_bankarray_sram_bus_dat_r [7] = 1'0
    Consolidated identical input bits for $mux cell $procmux$3415:
      Old ports: A=3'001, B=3'111, Y=$auto$wreduce.cc:455:run$4513 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$4513 [1]
      New connections: { $auto$wreduce.cc:455:run$4513 [2] $auto$wreduce.cc:455:run$4513 [0] } = { $auto$wreduce.cc:455:run$4513 [1] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$3434:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:455:run$4514 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$4514 [1]
      New connections: $auto$wreduce.cc:455:run$4514 [0] = 1'1
    Consolidated identical input bits for $mux cell $procmux$3635:
      Old ports: A=8'00000000, B={ $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503_Y [7] $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503_Y [7] $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503_Y [5:0] }, Y=$procmux$3635_Y
      New ports: A=7'0000000, B={ $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503_Y [7] $sub$/Users/m.nimalan/Documents/opensource/personal/litex-alchitry-cu/vexriscv/build/gateware/top.v:1024$503_Y [5:0] }, Y=$procmux$3635_Y [6:0]
      New connections: $procmux$3635_Y [7] = $procmux$3635_Y [6]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$5082:
      Old ports: A=7'0111010, B=7'0110011, Y=$memory\mem$rdmux[0][4][9]$b$5006
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][9]$b$5006 [3] $memory\mem$rdmux[0][4][9]$b$5006 [0] }
      New connections: { $memory\mem$rdmux[0][4][9]$b$5006 [6:4] $memory\mem$rdmux[0][4][9]$b$5006 [2:1] } = 5'01101
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][11]$5010:
      Old ports: A=$memory\mem$rdmux[0][4][11]$a$5011, B=7'x, Y=$memory\mem$rdmux[0][3][5]$b$4970
      New ports: A=$memory\mem$rdmux[0][4][11]$a$5011 [0], B=1'x, Y=$memory\mem$rdmux[0][3][5]$b$4970 [0]
      New connections: $memory\mem$rdmux[0][3][5]$b$4970 [6:1] = { $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][10]$5007:
      Old ports: A=$memory\mem$rdmux[0][4][10]$a$5008, B=$memory\mem$rdmux[0][4][10]$b$5009, Y=$memory\mem$rdmux[0][3][5]$a$4969
      New ports: A={ $memory\mem$rdmux[0][4][10]$a$5008 [1] $memory\mem$rdmux[0][4][10]$a$5008 [2:1] 1'0 }, B={ 3'001 $memory\mem$rdmux[0][4][10]$b$5009 [0] }, Y=$memory\mem$rdmux[0][3][5]$a$4969 [3:0]
      New connections: $memory\mem$rdmux[0][3][5]$a$4969 [6:4] = 3'011
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$5004:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$5005, B=$memory\mem$rdmux[0][4][9]$b$5006, Y=$memory\mem$rdmux[0][3][4]$b$4967
      New ports: A={ 1'0 $memory\mem$rdmux[0][4][9]$a$5005 [1] 1'1 }, B={ $memory\mem$rdmux[0][4][9]$b$5006 [3] 1'1 $memory\mem$rdmux[0][4][9]$b$5006 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$4967 [3] $memory\mem$rdmux[0][3][4]$b$4967 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$4967 [6:4] $memory\mem$rdmux[0][3][4]$b$4967 [2] } = 4'0110
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$5001:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$5002, B=$memory\mem$rdmux[0][4][8]$b$5003, Y=$memory\mem$rdmux[0][3][4]$a$4966
      New ports: A={ $memory\mem$rdmux[0][4][8]$a$5002 [1:0] $memory\mem$rdmux[0][4][8]$a$5002 [1:0] }, B={ $memory\mem$rdmux[0][4][8]$b$5003 [2] $memory\mem$rdmux[0][4][8]$b$5003 [2] 2'00 }, Y={ $memory\mem$rdmux[0][3][4]$a$4966 [4] $memory\mem$rdmux[0][3][4]$a$4966 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$4966 [6:5] $memory\mem$rdmux[0][3][4]$a$4966 [3] } = { 2'01 $memory\mem$rdmux[0][3][4]$a$4966 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$4998:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$4999, B=$memory\mem$rdmux[0][4][7]$b$5000, Y=$memory\mem$rdmux[0][3][3]$b$4964
      New ports: A={ $memory\mem$rdmux[0][4][7]$a$4999 [1] $memory\mem$rdmux[0][4][7]$a$4999 [2] $memory\mem$rdmux[0][4][7]$a$4999 [2:1] 1'1 }, B={ 2'10 $memory\mem$rdmux[0][4][7]$b$5000 [1] $memory\mem$rdmux[0][4][7]$b$5000 [1] 1'0 }, Y=$memory\mem$rdmux[0][3][3]$b$4964 [4:0]
      New connections: $memory\mem$rdmux[0][3][3]$b$4964 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$4995:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$4996, B=$memory\mem$rdmux[0][4][6]$b$4997, Y=$memory\mem$rdmux[0][3][3]$a$4963
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$4996 [1] $memory\mem$rdmux[0][4][6]$a$4996 [1] }, B={ 1'1 $memory\mem$rdmux[0][4][6]$b$4997 [1] }, Y={ $memory\mem$rdmux[0][3][3]$a$4963 [4] $memory\mem$rdmux[0][3][3]$a$4963 [1] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$4963 [6:5] $memory\mem$rdmux[0][3][3]$a$4963 [3:2] $memory\mem$rdmux[0][3][3]$a$4963 [0] } = 5'01000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$4992:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$4993, B=$memory\mem$rdmux[0][4][5]$b$4994, Y=$memory\mem$rdmux[0][3][2]$b$4961
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][5]$a$4993 [0] $memory\mem$rdmux[0][4][5]$a$4993 [0] 2'00 $memory\mem$rdmux[0][4][5]$a$4993 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$4994 [2] $memory\mem$rdmux[0][4][5]$b$4994 [2] 1'0 $memory\mem$rdmux[0][4][5]$b$4994 [2:1] 1'1 }, Y=$memory\mem$rdmux[0][3][2]$b$4961 [5:0]
      New connections: $memory\mem$rdmux[0][3][2]$b$4961 [6] = $memory\mem$rdmux[0][3][2]$b$4961 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$4989:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$4990, B=$memory\mem$rdmux[0][4][4]$b$4991, Y=$memory\mem$rdmux[0][3][2]$a$4960
      New ports: A={ 4'0100 $memory\mem$rdmux[0][4][4]$a$4990 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][4]$b$4991 [2:1] 1'0 }, Y=$memory\mem$rdmux[0][3][2]$a$4960 [4:0]
      New connections: $memory\mem$rdmux[0][3][2]$a$4960 [6:5] = 2'11
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$4986:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$4987, B=$memory\mem$rdmux[0][4][3]$b$4988, Y=$memory\mem$rdmux[0][3][1]$b$4958
      New ports: A={ $memory\mem$rdmux[0][4][3]$a$4987 [0] $memory\mem$rdmux[0][4][3]$a$4987 [5] 2'00 $memory\mem$rdmux[0][4][3]$a$4987 [0] }, B={ 2'11 $memory\mem$rdmux[0][4][3]$b$4988 [2] $memory\mem$rdmux[0][4][3]$b$4988 [0] $memory\mem$rdmux[0][4][3]$b$4988 [0] }, Y={ $memory\mem$rdmux[0][3][1]$b$4958 [6:5] $memory\mem$rdmux[0][3][1]$b$4958 [2:0] }
      New connections: $memory\mem$rdmux[0][3][1]$b$4958 [4:3] = { 1'0 $memory\mem$rdmux[0][3][1]$b$4958 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$4983:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$4984, B=$memory\mem$rdmux[0][4][2]$b$4985, Y=$memory\mem$rdmux[0][3][1]$a$4957
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$4984 [5] 1'0 $memory\mem$rdmux[0][4][2]$a$4984 [0] $memory\mem$rdmux[0][4][2]$a$4984 [0] }, B={ 3'111 $memory\mem$rdmux[0][4][2]$b$4985 [0] }, Y={ $memory\mem$rdmux[0][3][1]$a$4957 [5] $memory\mem$rdmux[0][3][1]$a$4957 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$4957 [6] $memory\mem$rdmux[0][3][1]$a$4957 [4:3] } = { $memory\mem$rdmux[0][3][1]$a$4957 [1] 1'0 $memory\mem$rdmux[0][3][1]$a$4957 [2] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$4980:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$4981, B=$memory\mem$rdmux[0][4][1]$b$4982, Y=$memory\mem$rdmux[0][3][0]$b$4955
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$4981 [3] $memory\mem$rdmux[0][4][1]$a$4981 [5] $memory\mem$rdmux[0][4][1]$a$4981 [3] $memory\mem$rdmux[0][4][1]$a$4981 [3] 2'00 }, B={ 1'1 $memory\mem$rdmux[0][4][1]$b$4982 [2] $memory\mem$rdmux[0][4][1]$b$4982 [4] $memory\mem$rdmux[0][4][1]$b$4982 [2] $memory\mem$rdmux[0][4][1]$b$4982 [2] 1'1 }, Y={ $memory\mem$rdmux[0][3][0]$b$4955 [6:2] $memory\mem$rdmux[0][3][0]$b$4955 [0] }
      New connections: $memory\mem$rdmux[0][3][0]$b$4955 [1] = $memory\mem$rdmux[0][3][0]$b$4955 [0]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$4977:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$4978, B=$memory\mem$rdmux[0][4][0]$b$4979, Y=$memory\mem$rdmux[0][3][0]$a$4954
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$4978 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$4978 [2] $memory\mem$rdmux[0][4][0]$a$4978 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$4979 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$4979 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$4954 [5:2] $memory\mem$rdmux[0][3][0]$a$4954 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$4954 [6] $memory\mem$rdmux[0][3][0]$a$4954 [1] } = 2'10
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672:
      Old ports: A=3'000, B={ 1'1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1:0] }, Y=$flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y [2:0]
      New ports: A=2'00, B={ 1'1 \VexRiscv.DBusSimplePlugin_memoryExceptionPort_payload_code [1] }, Y=$flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y [2:1]
      New connections: $flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y [0] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][5]$4968:
      Old ports: A=$memory\mem$rdmux[0][3][5]$a$4969, B=$memory\mem$rdmux[0][3][5]$b$4970, Y=$memory\mem$rdmux[0][2][2]$b$4949
      New ports: A={ 2'01 $memory\mem$rdmux[0][3][5]$a$4969 [3:0] }, B={ $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] $memory\mem$rdmux[0][3][5]$b$4970 [0] }, Y={ $memory\mem$rdmux[0][2][2]$b$4949 [6] $memory\mem$rdmux[0][2][2]$b$4949 [4:0] }
      New connections: $memory\mem$rdmux[0][2][2]$b$4949 [5] = $memory\mem$rdmux[0][2][2]$b$4949 [4]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$4965:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$4966, B=$memory\mem$rdmux[0][3][4]$b$4967, Y=$memory\mem$rdmux[0][2][2]$a$4948
      New ports: A={ $memory\mem$rdmux[0][3][4]$a$4966 [4] $memory\mem$rdmux[0][3][4]$a$4966 [0] $memory\mem$rdmux[0][3][4]$a$4966 [2:0] }, B={ 1'1 $memory\mem$rdmux[0][3][4]$b$4967 [3] 1'0 $memory\mem$rdmux[0][3][4]$b$4967 [1:0] }, Y=$memory\mem$rdmux[0][2][2]$a$4948 [4:0]
      New connections: $memory\mem$rdmux[0][2][2]$a$4948 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$4962:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$4963, B=$memory\mem$rdmux[0][3][3]$b$4964, Y=$memory\mem$rdmux[0][2][1]$b$4946
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$4963 [4] 2'00 $memory\mem$rdmux[0][3][3]$a$4963 [1] 1'0 }, B=$memory\mem$rdmux[0][3][3]$b$4964 [4:0], Y=$memory\mem$rdmux[0][2][1]$b$4946 [4:0]
      New connections: $memory\mem$rdmux[0][2][1]$b$4946 [6:5] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$4956:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$4957, B=$memory\mem$rdmux[0][3][1]$b$4958, Y=$memory\mem$rdmux[0][2][0]$b$4943
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$4957 [1] $memory\mem$rdmux[0][3][1]$a$4957 [5] $memory\mem$rdmux[0][3][1]$a$4957 [2:0] }, B={ $memory\mem$rdmux[0][3][1]$b$4958 [6:5] $memory\mem$rdmux[0][3][1]$b$4958 [2:0] }, Y={ $memory\mem$rdmux[0][2][0]$b$4943 [6:5] $memory\mem$rdmux[0][2][0]$b$4943 [2:0] }
      New connections: $memory\mem$rdmux[0][2][0]$b$4943 [4:3] = { 1'0 $memory\mem$rdmux[0][2][0]$b$4943 [2] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$1930:
      Old ports: A=$flatten\VexRiscv.$procmux$1928_Y, B=$flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y, Y=$flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
      New ports: A={ 2'01 $flatten\VexRiscv.$procmux$1928_Y [0] }, B={ $flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y [2:1] 1'0 }, Y=$flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [2:0]
      New connections: $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [3] = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0] [0]
  Optimizing cells in module \top.
Performed a total of 53 changes.

4.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

4.36.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$4469 ($dffe) from module top (D = $flatten\VexRiscv.$ternary$/Users/m.nimalan/Documents/opensource/fpga/litex-install/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv_Min.v:3555$1672_Y [2:1], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:1], rval = 2'01).

4.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 98 unused wires.
<suppressed ~1 debug messages>

4.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~10 debug messages>

4.36.9. Rerunning OPT passes. (Maybe there is more to do..)

4.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

4.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$4977:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$4978 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$4978 [2] $memory\mem$rdmux[0][4][0]$a$4978 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$4978 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$4978 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$4954 [5:2] $memory\mem$rdmux[0][3][0]$a$4954 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$4978 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$4978 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$4978 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$4954 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$4954 [0] = $memory\mem$rdmux[0][4][0]$a$4978 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$4986:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$4978 [5] $memory\mem$rdmux[0][4][0]$a$4978 [2] 2'00 $memory\mem$rdmux[0][4][0]$a$4978 [5] }, B={ 2'11 $memory\mem$rdmux[0][4][0]$a$4978 [2] $memory\mem$rdmux[0][4][0]$a$4978 [5] $memory\mem$rdmux[0][4][0]$a$4978 [5] }, Y={ $memory\mem$rdmux[0][3][1]$b$4958 [6:5] $memory\mem$rdmux[0][3][1]$b$4958 [3] $memory\mem$rdmux[0][3][1]$b$4958 [1:0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$4978 [5] $memory\mem$rdmux[0][4][0]$a$4978 [2] 2'00 }, B={ 2'11 $memory\mem$rdmux[0][4][0]$a$4978 [2] $memory\mem$rdmux[0][4][0]$a$4978 [5] }, Y={ $memory\mem$rdmux[0][3][1]$b$4958 [6:5] $memory\mem$rdmux[0][3][1]$b$4958 [3] $memory\mem$rdmux[0][3][1]$b$4958 [1] }
      New connections: $memory\mem$rdmux[0][3][1]$b$4958 [0] = $memory\mem$rdmux[0][4][0]$a$4978 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$4995:
      Old ports: A={ $memory\mem$rdmux[0][4][4]$a$4990 [0] $memory\mem$rdmux[0][4][4]$a$4990 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][4]$a$4990 [0] }, Y={ $memory\mem$rdmux[0][3][3]$a$4963 [4] $memory\mem$rdmux[0][3][3]$a$4963 [1] }
      New ports: A=$memory\mem$rdmux[0][4][4]$a$4990 [0], B=1'1, Y=$memory\mem$rdmux[0][3][3]$a$4963 [4]
      New connections: $memory\mem$rdmux[0][3][3]$a$4963 [1] = $memory\mem$rdmux[0][4][4]$a$4990 [0]
  Optimizing cells in module \top.
Performed a total of 3 changes.

4.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.36.13. Executing OPT_DFF pass (perform DFF optimizations).

4.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

4.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.36.16. Rerunning OPT passes. (Maybe there is more to do..)

4.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~159 debug messages>

4.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.36.20. Executing OPT_DFF pass (perform DFF optimizations).

4.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.36.23. Finished OPT passes. (There is nothing left to do.)

4.37. Executing ICE40_WRAPCARRY pass (wrap carries).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.38.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ice40_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ice40_alu for cells of type $alu.
Using template $paramod$f3115659d5e2977ebd2cb01ff3557fc5f6187689\_90_pmux for cells of type $pmux.
Using template $paramod$db8395605f408b36fd5c1ec4cacc8a477d9d2cbf\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ice40_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ice40_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add \VexRiscv.IBusSimplePlugin_pending_value (3 bits, unsigned)
  sub \VexRiscv.IBusSimplePlugin_pending_dec (1 bits, unsigned)
  add bits \VexRiscv.IBusSimplePlugin_cmd_fire (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$939371317e4cad6148a51561bcb97e886adf908c\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ice40_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:092011f7d4aee5efbb37c41f16125a055a79abd7$paramod$de1d9972c51b15d146c71a65843743c3d44ff991\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$336b1fb79b1d6be5a93bb9daed6b253aadd9b6ea\_80_ice40_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$bf8e268f26361094a16ad6650df0ad1ca719658a\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$d78e566c506c66d93c09551323305e40fb9dc1b2\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$e978c189388a43a00e4e725f292dc6d7f2ae25b3\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ice40_alu for cells of type $alu.
Using template $paramod$50421b562f8eb1318d93ca56f0d931d9bef85d75\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~2925 debug messages>

4.39. Executing OPT pass (performing simple optimizations).

4.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3017 debug messages>

4.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2688 debug messages>
Removed a total of 896 cells.

4.39.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$8730 ($_DFFE_PP_) from module top (D = $flatten\VexRiscv.$procmux$1928_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [0], rval = 1'0).

4.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 480 unused cells and 2999 unused wires.
<suppressed ~491 debug messages>

4.39.5. Rerunning OPT passes. (Removed registers in this run.)

4.39.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.39.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.39.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$8686 ($_SDFF_PP0_) from module top (D = $procmux$2923.B_AND_S [63], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8685 ($_SDFF_PP0_) from module top (D = $procmux$2923.B_AND_S [62], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8684 ($_SDFF_PP0_) from module top (D = $procmux$2923.B_AND_S [61], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8683 ($_SDFF_PP0_) from module top (D = $procmux$2923.B_AND_S [60], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8682 ($_SDFF_PP0_) from module top (D = $procmux$2923.B_AND_S [59], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8681 ($_SDFF_PP0_) from module top (D = $procmux$2923.B_AND_S [58], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8680 ($_SDFF_PP0_) from module top (D = $procmux$2923.Y_B [1], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8679 ($_SDFF_PP0_) from module top (D = $procmux$2923.Y_B [0], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8678 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [31], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8677 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [30], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8676 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [29], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8675 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [28], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8674 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [27], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8673 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [26], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8672 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [25], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8671 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [24], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8670 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [23], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8669 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [22], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8668 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [21], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8667 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [20], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8666 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [19], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8665 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [18], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8664 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [17], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8663 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [16], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8662 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [15], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8661 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [14], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8660 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [13], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8659 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [12], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8658 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [11], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8657 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [10], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8656 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [9], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8655 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [8], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8654 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [7], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8653 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [6], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8652 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [5], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8651 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [4], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8650 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [3], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8649 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [2], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8648 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [1], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8647 ($_SDFF_PP0_) from module top (D = $procmux$2950.Y_B [0], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8644 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [31], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8643 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [30], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8642 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [29], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8641 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [28], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8640 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [27], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8639 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [26], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8638 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [25], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8637 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [24], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8636 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [23], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8635 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [22], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8634 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [21], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8633 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [20], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8632 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [19], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8631 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [18], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8630 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [17], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8629 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [16], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8628 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [15], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8627 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [14], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8626 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [13], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8625 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [12], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8624 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [11], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8623 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [10], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8622 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [9], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8621 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [8], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8620 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [7], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8619 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [6], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8618 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [5], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8617 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [4], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8616 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [3], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8615 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [2], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8614 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [1], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8613 ($_SDFF_PP0_) from module top (D = $procmux$2981.Y_B [0], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8556 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [29], Q = \__main___basesoc_litespimmap_burst_adr [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8555 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [28], Q = \__main___basesoc_litespimmap_burst_adr [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8554 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [27], Q = \__main___basesoc_litespimmap_burst_adr [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8553 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [26], Q = \__main___basesoc_litespimmap_burst_adr [26], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8552 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [25], Q = \__main___basesoc_litespimmap_burst_adr [25], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8551 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [24], Q = \__main___basesoc_litespimmap_burst_adr [24], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8550 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [23], Q = \__main___basesoc_litespimmap_burst_adr [23], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8549 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [22], Q = \__main___basesoc_litespimmap_burst_adr [22], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8548 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [21], Q = \__main___basesoc_litespimmap_burst_adr [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8547 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [20], Q = \__main___basesoc_litespimmap_burst_adr [20], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8546 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [19], Q = \__main___basesoc_litespimmap_burst_adr [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8545 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [18], Q = \__main___basesoc_litespimmap_burst_adr [18], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8544 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [17], Q = \__main___basesoc_litespimmap_burst_adr [17], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8543 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [16], Q = \__main___basesoc_litespimmap_burst_adr [16], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8542 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [15], Q = \__main___basesoc_litespimmap_burst_adr [15], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8541 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [14], Q = \__main___basesoc_litespimmap_burst_adr [14], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8540 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [13], Q = \__main___basesoc_litespimmap_burst_adr [13], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8539 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [12], Q = \__main___basesoc_litespimmap_burst_adr [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8538 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [11], Q = \__main___basesoc_litespimmap_burst_adr [11], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8537 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [10], Q = \__main___basesoc_litespimmap_burst_adr [10], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8536 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [9], Q = \__main___basesoc_litespimmap_burst_adr [9], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8535 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [8], Q = \__main___basesoc_litespimmap_burst_adr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8534 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [7], Q = \__main___basesoc_litespimmap_burst_adr [7], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8533 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [6], Q = \__main___basesoc_litespimmap_burst_adr [6], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8532 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [5], Q = \__main___basesoc_litespimmap_burst_adr [5], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8531 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [4], Q = \__main___basesoc_litespimmap_burst_adr [4], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8530 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [3], Q = \__main___basesoc_litespimmap_burst_adr [3], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8529 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [2], Q = \__main___basesoc_litespimmap_burst_adr [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8528 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [1], Q = \__main___basesoc_litespimmap_burst_adr [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$8527 ($_DFFE_PP_) from module top (D = $procmux$3473.Y_B [0], Q = \__main___basesoc_litespimmap_burst_adr [0], rval = 1'0).

4.39.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 102 unused cells and 76 unused wires.
<suppressed ~104 debug messages>

4.39.10. Rerunning OPT passes. (Removed registers in this run.)

4.39.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.39.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~417 debug messages>
Removed a total of 139 cells.

4.39.13. Executing OPT_DFF pass (perform DFF optimizations).

4.39.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 139 unused wires.
<suppressed ~1 debug messages>

4.39.15. Finished fast OPT passes.

4.40. Executing ICE40_OPT pass (performing simple optimizations).

4.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4622.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4615.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4627.slice[0].carry: CO=\__main___basesoc_litespimmap_burst_adr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4630.slice[0].carry: CO=\__main___basesoc_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4633.slice[0].carry: CO=\__main___basesoc_tx_phase [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4633.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4636.slice[0].carry: CO=\__main___basesoc_rx_phase [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4636.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4639.slice[0].carry: CO=\__main___basesoc_uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4642.slice[0].carry: CO=\__main___basesoc_uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4645.slice[0].carry: CO=\__main___basesoc_uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4648.slice[0].carry: CO=\__main___basesoc_uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4651.slice[0].carry: CO=\__main___basesoc_uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4654.slice[0].carry: CO=\__main___basesoc_uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4657.slice[0].carry: CO=\__main___basesoc_litespisdrphycore_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4660.slice[0].carry: CO=\__main___basesoc_tx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4663.slice[0].carry: CO=\__main___basesoc_rx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4672.slice[0].carry: CO=\__main___basesoc_litespimmap_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4675.slice[0].carry: CO=\__main___count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4687.slice[0].carry: CO=\VexRiscv.execute_LightShifterPlugin_amplitude [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4696.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$4696.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4699.slice[0].carry: CO=\__main___crg_por_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4702.slice[0].carry: CO=\builder_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4705.slice[0].carry: CO=\__main___basesoc_uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4708.slice[0].carry: CO=\__main___basesoc_uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4711.slice[0].carry: CO=\__main___basesoc_timer_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4714.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4714.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4717.slice[0].carry: CO=\__main___basesoc_litespisdrphycore_count [0]

4.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~72 debug messages>

4.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.40.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$5227 ($_DFF_P_) from module top (D = $memory\mem$rdmux[0][0][0]$a$4933 [6], Q = \builder_csr_bankarray_dat_r [6], rval = 1'0).

4.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

4.40.6. Rerunning OPT passes. (Removed registers in this run.)

4.40.7. Running ICE40 specific optimizations.

4.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.40.10. Executing OPT_DFF pass (perform DFF optimizations).

4.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.40.12. Finished OPT passes. (There is nothing left to do.)

4.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~1583 debug messages>

4.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$4627.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4630.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4633.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4633.slice[30].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4636.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4636.slice[30].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4639.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4642.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4645.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4648.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4651.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4654.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4657.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4660.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4663.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4672.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4675.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4687.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4696.slice[6].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4699.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4702.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4705.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4708.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4711.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4714.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4717.slice[0].carry ($lut).

4.45. Executing ICE40_OPT pass (performing simple optimizations).

4.45.1. Running ICE40 specific optimizations.

4.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~705 debug messages>

4.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2646 debug messages>
Removed a total of 882 cells.

4.45.4. Executing OPT_DFF pass (perform DFF optimizations).

4.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8956 unused wires.
<suppressed ~1 debug messages>

4.45.6. Rerunning OPT passes. (Removed registers in this run.)

4.45.7. Running ICE40 specific optimizations.

4.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.45.10. Executing OPT_DFF pass (perform DFF optimizations).

4.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.45.12. Rerunning OPT passes. (Removed registers in this run.)

4.45.13. Running ICE40 specific optimizations.

4.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.45.16. Executing OPT_DFF pass (perform DFF optimizations).

4.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.45.18. Finished OPT passes. (There is nothing left to do.)

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.47. Executing ABC pass (technology mapping using ABC).

4.47.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 4986 gates and 6577 wires to a netlist network with 1589 inputs and 1026 outputs.

4.47.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    1808.
ABC: Participating nodes from both networks       =    3906.
ABC: Participating nodes from the first network   =    1841. (  81.14 % of nodes)
ABC: Participating nodes from the second network  =    2065. (  91.01 % of nodes)
ABC: Node pairs (any polarity)                    =    1841. (  81.14 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1276. (  56.24 % of names can be moved)
ABC: Total runtime =     0.15 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.47.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2266
ABC RESULTS:        internal signals:     3962
ABC RESULTS:           input signals:     1589
ABC RESULTS:          output signals:     1026
Removing temp directory.

4.48. Executing ICE40_WRAPCARRY pass (wrap carries).

4.49. Executing TECHMAP pass (map to technology primitives).

4.49.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 44 unused cells and 3686 unused wires.

4.50. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2643
  1-LUT              136
  2-LUT              286
  3-LUT             1200
  4-LUT             1021
  with \SB_CARRY    (#0)  353
  with \SB_CARRY    (#1)  351

Eliminating LUTs.
Number of LUTs:     2643
  1-LUT              136
  2-LUT              286
  3-LUT             1200
  4-LUT             1021
  with \SB_CARRY    (#0)  353
  with \SB_CARRY    (#1)  351

Combining LUTs.
Number of LUTs:     2563
  1-LUT               93
  2-LUT              281
  3-LUT             1131
  4-LUT             1058
  with \SB_CARRY    (#0)  353
  with \SB_CARRY    (#1)  351

Eliminated 0 LUTs.
Combined 80 LUTs.
<suppressed ~14780 debug messages>

4.51. Executing TECHMAP pass (map to technology primitives).

4.51.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.51.2. Continuing TECHMAP pass.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$3bc026de04535b25786da249981f824248a39a05\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$8d0d3a1afdd9442764d7ce61c7e725220e90f227\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$3f303fcb83bf91508d655fd562fd9a9360d6edcc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$e1a1a1833f3bbb451e4b91c3d54619f116866ffa\$lut for cells of type $lut.
Using template $paramod$a584b7b837e345f02b84b59cd30fcecc11fb5f26\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$013e6b6a4353b046ff7459503710c79f47324c2a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$edc3c77d6d0cfa370b4c94131cecc413b4b0ef1c\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$ca1d48527df516f209cb40a6149324209c84bc69\$lut for cells of type $lut.
Using template $paramod$7614968db5bb082ee538195c00594779836d04ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$4f48a56f9cc270db2b1f610c94836627a3cfca27\$lut for cells of type $lut.
Using template $paramod$bc0c58c467d714257661a1d7ac1bb5f9ac39b898\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$0d36487aeddbe99518862d8886e2cef990c3a36a\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$324558e3f64dc829e7fbda8b4d2b00176fe7107f\$lut for cells of type $lut.
Using template $paramod$8ff049b8516c2f8f74e5ea53e4e574b0441ac9d7\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$02c110ba9ae6202adcdcccc0e7c05bb67f1ad951\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$c99b837b8618b43c63acd6ef6d4a6b609b30b8f6\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$73e904ee48374996a9a757fb86f2f33efd4fcd1a\$lut for cells of type $lut.
Using template $paramod$32153e631d631e92a3500a3aa3fcdc9d64fca5ee\$lut for cells of type $lut.
Using template $paramod$9ec5039086b27050ed683e784da1422ed89f2e2f\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$62b80730556bd5ae77b59b3d21eadf0032f5fb7e\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$1b24100b2fd4c673c0fb73caa29fa7c0e2a28808\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$bd5b2c3f330237e5aef9c5a41f674ab80cc48030\$lut for cells of type $lut.
Using template $paramod$9fed01b8a0c5f6113b8ac08943943d10264f3bee\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$89ecea64a21f1d46300084f3bd1ea75b5999f12a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$f6718da5409ec8636fab31113c774a3123f56b0b\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod$44587907eb547902863ad65ee925d87164ab0cc4\$lut for cells of type $lut.
Using template $paramod$1f41f10d888dcde4948be21aeaa185dc114ed7d0\$lut for cells of type $lut.
Using template $paramod$6dbad40a4ef1ee27d805b96403f1039077d36e10\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$24ced899438e172604a424008974634c832673b7\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$8cfef0a54b59f67036eeec04afabc66022f05815\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod$2494da9d66ff5286814ac32de47456ff5c23be13\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$b2c3f614eb335218cb1af750a7086f8a73ed0c77\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$8b5cfd51a136f15086c81819c3ac4e80128b684d\$lut for cells of type $lut.
Using template $paramod$c4a17bea5999077a9c51990b31053416dbae0cf5\$lut for cells of type $lut.
Using template $paramod$f472ae5cd0130971a723ca253c1f6cd1b638508c\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$4e1cecab63d8e9cc19cb0241724b1211fb7856cb\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5075 debug messages>
Removed 0 unused cells and 5564 unused wires.

4.52. Executing AUTONAME pass.
Renamed 104482 objects in module top (105 iterations).
<suppressed ~5841 debug messages>

4.53. Executing HIERARCHY pass (managing design hierarchy).

4.53.1. Analyzing design hierarchy..
Top module:  \top

4.53.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.54. Printing statistics.

=== top ===

   Number of wires:               2278
   Number of wire bits:          14257
   Number of public wires:        2278
   Number of public wire bits:   14257
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4513
     SB_CARRY                      369
     SB_DFF                        226
     SB_DFFE                       660
     SB_DFFESR                     399
     SB_DFFESS                       8
     SB_DFFS                         2
     SB_DFFSR                      250
     SB_DFFSS                       18
     SB_IO                           3
     SB_LUT4                      2563
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    14

4.55. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 8a32753683, CPU: user 9.84s system 0.21s
Yosys 0.29 (git sha1 9c5a60eb201, clang 14.0.3 -fPIC -Os)
Time spent: 18% 41x opt_expr (2 sec), 16% 1x abc (1 sec), ...
