Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date              : Wed Nov  7 22:10:25 2018
| Host              : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command           : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design            : aes
| Device            : xcku035-fbva900
| Speed File        : -3  PRODUCTION 1.23 12-12-2016
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 353 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.556        0.000                      0                 8193       -0.107     -184.769                   5166                 8193        1.371        0.000                       0                  6876  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 2.128}        4.255           235.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.556        0.000                      0                 8193       -0.107     -184.769                   5166                 8193        1.371        0.000                       0                  6872  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.824        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :         5166  Failing Endpoints,  Worst Slack       -0.107ns,  Total Violation     -184.769ns
PW    :            0  Failing Endpoints,  Worst Slack        1.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.709ns (19.933%)  route 2.848ns (80.067%))
  Logic Levels:           13  (LUT5=6 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[23]/Q
                         net (fo=129, unplaced)       0.348     0.499    gcm_aes_instance/stage9/p_0_in377_out[104]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  gcm_aes_instance/stage9/x[11]_i_512/O
                         net (fo=1, unplaced)         0.224     0.890    gcm_aes_instance/stage9/x[11]_i_512_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     0.924 r  gcm_aes_instance/stage9/x[11]_i_505/O
                         net (fo=1, unplaced)         0.224     1.148    gcm_aes_instance/stage9/x[11]_i_505_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.182 r  gcm_aes_instance/stage9/x[11]_i_470/O
                         net (fo=1, unplaced)         0.224     1.406    gcm_aes_instance/stage9/x[11]_i_470_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.440 r  gcm_aes_instance/stage9/x[11]_i_437/O
                         net (fo=1, unplaced)         0.224     1.664    gcm_aes_instance/stage9/Z73_in[84]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.698 r  gcm_aes_instance/stage9/x[11]_i_378/O
                         net (fo=1, unplaced)         0.224     1.922    gcm_aes_instance/stage9/x[11]_i_378_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.956 r  gcm_aes_instance/stage9/x[11]_i_279/O
                         net (fo=1, unplaced)         0.224     2.180    gcm_aes_instance/stage9/x[11]_i_279_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.214 r  gcm_aes_instance/stage9/x[11]_i_168/O
                         net (fo=1, unplaced)         0.224     2.438    gcm_aes_instance/stage9/x[11]_i_168_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     2.472 r  gcm_aes_instance/stage9/x[11]_i_93/O
                         net (fo=1, unplaced)         0.224     2.696    gcm_aes_instance/stage9/x[11]_i_93_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.730 r  gcm_aes_instance/stage9/x[11]_i_42/O
                         net (fo=1, unplaced)         0.224     2.954    gcm_aes_instance/stage9/x[11]_i_42_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     2.988 r  gcm_aes_instance/stage9/x[11]_i_15/O
                         net (fo=1, unplaced)         0.224     3.212    gcm_aes_instance/stage9/x[11]_i_15_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     3.246 r  gcm_aes_instance/stage9/x[11]_i_5/O
                         net (fo=1, unplaced)         0.224     3.470    gcm_aes_instance/stage9/tag[43]
                         LUT6 (Prop_LUT6_I1_O)        0.037     3.507 r  gcm_aes_instance/stage9/x[11]_i_2/O
                         net (fo=1, unplaced)         0.000     3.507    gcm_aes_instance/stage9/x[11]_i_2_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     3.569 r  gcm_aes_instance/stage9/x_reg[11]_i_1/O
                         net (fo=1, unplaced)         0.036     3.605    u/D[4]
                         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_h_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.775ns (21.924%)  route 2.760ns (78.076%))
  Logic Levels:           13  (LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_h_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_h_reg[57]/Q
                         net (fo=94, unplaced)        0.341     0.492    gcm_aes_instance/stage9/r_h[57]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.659 r  gcm_aes_instance/stage9/x[15]_i_513/O
                         net (fo=1, unplaced)         0.224     0.883    gcm_aes_instance/stage9/x[15]_i_513_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.917 r  gcm_aes_instance/stage9/x[15]_i_499/O
                         net (fo=1, unplaced)         0.143     1.060    gcm_aes_instance/stage9/x[15]_i_499_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.100     1.160 r  gcm_aes_instance/stage9/x[15]_i_471/O
                         net (fo=1, unplaced)         0.224     1.384    gcm_aes_instance/stage9/x[15]_i_471_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.418 r  gcm_aes_instance/stage9/x[15]_i_433/O
                         net (fo=1, unplaced)         0.224     1.642    gcm_aes_instance/stage9/Z73_in[64]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.676 r  gcm_aes_instance/stage9/x[15]_i_372/O
                         net (fo=1, unplaced)         0.224     1.900    gcm_aes_instance/stage9/x[15]_i_372_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.934 r  gcm_aes_instance/stage9/x[15]_i_291/O
                         net (fo=1, unplaced)         0.224     2.158    gcm_aes_instance/stage9/x[15]_i_291_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.192 r  gcm_aes_instance/stage9/x[15]_i_190/O
                         net (fo=1, unplaced)         0.224     2.416    gcm_aes_instance/stage9/x[15]_i_190_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.450 r  gcm_aes_instance/stage9/x[15]_i_92/O
                         net (fo=1, unplaced)         0.224     2.674    gcm_aes_instance/stage9/x[15]_i_92_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.708 r  gcm_aes_instance/stage9/x[15]_i_34/O
                         net (fo=1, unplaced)         0.224     2.932    gcm_aes_instance/stage9/x[15]_i_34_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.966 r  gcm_aes_instance/stage9/x[15]_i_13/O
                         net (fo=1, unplaced)         0.224     3.190    gcm_aes_instance/stage9/x[15]_i_13_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.224 r  gcm_aes_instance/stage9/x[15]_i_4/O
                         net (fo=1, unplaced)         0.224     3.448    gcm_aes_instance/stage9/tag[63]
                         LUT6 (Prop_LUT6_I0_O)        0.037     3.485 r  gcm_aes_instance/stage9/x[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.485    gcm_aes_instance/stage9/x[15]_i_2_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     3.547 r  gcm_aes_instance/stage9/x_reg[15]_i_1/O
                         net (fo=1, unplaced)         0.036     3.583    u/D[0]
                         FDRE                                         r  u/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[15]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[15]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.709ns (20.062%)  route 2.825ns (79.938%))
  Logic Levels:           13  (LUT3=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[7]/Q
                         net (fo=129, unplaced)       0.348     0.499    gcm_aes_instance/stage9/p_0_in377_out[120]
                         LUT6 (Prop_LUT6_I0_O)        0.167     0.666 r  gcm_aes_instance/stage9/x[4]_i_534/O
                         net (fo=1, unplaced)         0.225     0.891    gcm_aes_instance/stage9/x[4]_i_534_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     0.925 r  gcm_aes_instance/stage9/x[4]_i_522/O
                         net (fo=1, unplaced)         0.224     1.149    gcm_aes_instance/stage9/x[4]_i_522_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.183 r  gcm_aes_instance/stage9/x[4]_i_498/O
                         net (fo=1, unplaced)         0.200     1.383    gcm_aes_instance/stage9/x[4]_i_498_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     1.417 r  gcm_aes_instance/stage9/x[4]_i_462/O
                         net (fo=1, unplaced)         0.224     1.641    gcm_aes_instance/stage9/Z73_in[123]
                         LUT3 (Prop_LUT3_I0_O)        0.034     1.675 r  gcm_aes_instance/stage9/x[4]_i_427/O
                         net (fo=1, unplaced)         0.224     1.899    gcm_aes_instance/stage9/x[4]_i_427_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     1.933 r  gcm_aes_instance/stage9/x[4]_i_345/O
                         net (fo=1, unplaced)         0.224     2.157    gcm_aes_instance/stage9/x[4]_i_345_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.191 r  gcm_aes_instance/stage9/x[4]_i_237/O
                         net (fo=1, unplaced)         0.224     2.415    gcm_aes_instance/stage9/x[4]_i_237_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.449 r  gcm_aes_instance/stage9/x[4]_i_144/O
                         net (fo=1, unplaced)         0.224     2.673    gcm_aes_instance/stage9/x[4]_i_144_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.707 r  gcm_aes_instance/stage9/x[4]_i_70/O
                         net (fo=1, unplaced)         0.224     2.931    gcm_aes_instance/stage9/x[4]_i_70_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.034     2.965 r  gcm_aes_instance/stage9/x[4]_i_22/O
                         net (fo=1, unplaced)         0.224     3.189    gcm_aes_instance/stage9/x[4]_i_22_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.223 r  gcm_aes_instance/stage9/x[4]_i_7/O
                         net (fo=1, unplaced)         0.224     3.447    gcm_aes_instance/stage9/tag[4]
                         LUT6 (Prop_LUT6_I5_O)        0.037     3.484 r  gcm_aes_instance/stage9/x[4]_i_2/O
                         net (fo=1, unplaced)         0.000     3.484    gcm_aes_instance/stage9/x[4]_i_2_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     3.546 r  gcm_aes_instance/stage9/x_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.036     3.582    u/D[11]
                         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.746ns (21.109%)  route 2.788ns (78.891%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[8]/Q
                         net (fo=129, unplaced)       0.312     0.463    gcm_aes_instance/stage9/p_0_in377_out[119]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.639 r  gcm_aes_instance/stage9/x[2]_i_568/O
                         net (fo=1, unplaced)         0.224     0.863    gcm_aes_instance/stage9/x[2]_i_568_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.897 r  gcm_aes_instance/stage9/x[2]_i_550/O
                         net (fo=1, unplaced)         0.224     1.121    gcm_aes_instance/stage9/x[2]_i_550_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.155 r  gcm_aes_instance/stage9/x[2]_i_512/O
                         net (fo=1, unplaced)         0.200     1.355    gcm_aes_instance/stage9/x[2]_i_512_n_0
                         LUT3 (Prop_LUT3_I1_O)        0.062     1.417 r  gcm_aes_instance/stage9/x[2]_i_490/O
                         net (fo=1, unplaced)         0.224     1.641    gcm_aes_instance/stage9/Z73_in[93]
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.675 r  gcm_aes_instance/stage9/x[2]_i_444/O
                         net (fo=1, unplaced)         0.224     1.899    gcm_aes_instance/stage9/x[2]_i_444_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.933 r  gcm_aes_instance/stage9/x[2]_i_345/O
                         net (fo=1, unplaced)         0.224     2.157    gcm_aes_instance/stage9/x[2]_i_345_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.191 r  gcm_aes_instance/stage9/x[2]_i_219/O
                         net (fo=1, unplaced)         0.224     2.415    gcm_aes_instance/stage9/x[2]_i_219_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.449 r  gcm_aes_instance/stage9/x[2]_i_119/O
                         net (fo=1, unplaced)         0.224     2.673    gcm_aes_instance/stage9/x[2]_i_119_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     2.707 r  gcm_aes_instance/stage9/x[2]_i_45/O
                         net (fo=1, unplaced)         0.224     2.931    gcm_aes_instance/stage9/x[2]_i_45_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     2.965 r  gcm_aes_instance/stage9/x[2]_i_14/O
                         net (fo=1, unplaced)         0.224     3.189    gcm_aes_instance/stage9/x[2]_i_14_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.223 r  gcm_aes_instance/stage9/x[2]_i_5/O
                         net (fo=1, unplaced)         0.224     3.447    gcm_aes_instance/stage9/tag[34]
                         LUT6 (Prop_LUT6_I1_O)        0.037     3.484 r  gcm_aes_instance/stage9/x[2]_i_2/O
                         net (fo=1, unplaced)         0.000     3.484    gcm_aes_instance/stage9/x[2]_i_2_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     3.546 r  gcm_aes_instance/stage9/x_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.036     3.582    u/D[13]
                         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.715ns (20.411%)  route 2.788ns (79.589%))
  Logic Levels:           13  (LUT4=1 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[25]/Q
                         net (fo=129, unplaced)       0.312     0.463    gcm_aes_instance/stage9/p_0_in377_out[102]
                         LUT4 (Prop_LUT4_I0_O)        0.176     0.639 r  gcm_aes_instance/stage9/x[10]_i_527/O
                         net (fo=1, unplaced)         0.224     0.863    gcm_aes_instance/stage9/x[10]_i_527_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.897 r  gcm_aes_instance/stage9/x[10]_i_519/O
                         net (fo=1, unplaced)         0.224     1.121    gcm_aes_instance/stage9/x[10]_i_519_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.155 r  gcm_aes_instance/stage9/x[10]_i_506/O
                         net (fo=1, unplaced)         0.200     1.355    gcm_aes_instance/stage9/x[10]_i_506_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.034     1.389 r  gcm_aes_instance/stage9/x[10]_i_491/O
                         net (fo=1, unplaced)         0.224     1.613    gcm_aes_instance/stage9/Z73_in[5]
                         LUT5 (Prop_LUT5_I2_O)        0.034     1.647 r  gcm_aes_instance/stage9/x[10]_i_438/O
                         net (fo=1, unplaced)         0.224     1.871    gcm_aes_instance/stage9/x[10]_i_438_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     1.905 r  gcm_aes_instance/stage9/x[10]_i_360/O
                         net (fo=1, unplaced)         0.224     2.129    gcm_aes_instance/stage9/x[10]_i_360_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.163 r  gcm_aes_instance/stage9/x[10]_i_242/O
                         net (fo=1, unplaced)         0.224     2.387    gcm_aes_instance/stage9/x[10]_i_242_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.034     2.421 r  gcm_aes_instance/stage9/x[10]_i_142/O
                         net (fo=1, unplaced)         0.224     2.645    gcm_aes_instance/stage9/x[10]_i_142_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.679 r  gcm_aes_instance/stage9/x[10]_i_73/O
                         net (fo=1, unplaced)         0.224     2.903    gcm_aes_instance/stage9/x[10]_i_73_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.937 r  gcm_aes_instance/stage9/x[10]_i_24/O
                         net (fo=1, unplaced)         0.224     3.161    gcm_aes_instance/stage9/x[10]_i_24_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     3.195 r  gcm_aes_instance/stage9/x[10]_i_8/O
                         net (fo=1, unplaced)         0.224     3.419    gcm_aes_instance/stage9/tag[122]
                         LUT6 (Prop_LUT6_I0_O)        0.034     3.453 r  gcm_aes_instance/stage9/x[10]_i_3/O
                         net (fo=1, unplaced)         0.000     3.453    gcm_aes_instance/stage9/x[10]_i_3_n_0
                         MUXF7 (Prop_MUXF7_I1_O)      0.062     3.515 r  gcm_aes_instance/stage9/x_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.036     3.551    u/D[5]
                         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -3.551    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage9/r_sblock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.657ns (18.939%)  route 2.812ns (81.061%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage9/clk_out
                         FDRE                                         r  gcm_aes_instance/stage9/r_sblock_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     0.151 r  gcm_aes_instance/stage9/r_sblock_reg[8]/Q
                         net (fo=129, unplaced)       0.312     0.463    gcm_aes_instance/stage9/p_0_in377_out[119]
                         LUT4 (Prop_LUT4_I0_O)        0.115     0.578 r  gcm_aes_instance/stage9/x[6]_i_543/O
                         net (fo=1, unplaced)         0.224     0.802    gcm_aes_instance/stage9/x[6]_i_543_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     0.836 r  gcm_aes_instance/stage9/x[6]_i_534/O
                         net (fo=1, unplaced)         0.224     1.060    gcm_aes_instance/stage9/x[6]_i_534_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.094 r  gcm_aes_instance/stage9/x[6]_i_510/O
                         net (fo=1, unplaced)         0.224     1.318    gcm_aes_instance/stage9/x[6]_i_510_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.352 r  gcm_aes_instance/stage9/x[6]_i_478/O
                         net (fo=1, unplaced)         0.224     1.576    gcm_aes_instance/stage9/Z73_in[89]
                         LUT3 (Prop_LUT3_I0_O)        0.034     1.610 r  gcm_aes_instance/stage9/x[6]_i_409/O
                         net (fo=1, unplaced)         0.224     1.834    gcm_aes_instance/stage9/x[6]_i_409_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     1.868 r  gcm_aes_instance/stage9/x[6]_i_314/O
                         net (fo=1, unplaced)         0.224     2.092    gcm_aes_instance/stage9/x[6]_i_314_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.126 r  gcm_aes_instance/stage9/x[6]_i_217/O
                         net (fo=1, unplaced)         0.224     2.350    gcm_aes_instance/stage9/x[6]_i_217_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.384 r  gcm_aes_instance/stage9/x[6]_i_123/O
                         net (fo=1, unplaced)         0.224     2.608    gcm_aes_instance/stage9/x[6]_i_123_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.034     2.642 r  gcm_aes_instance/stage9/x[6]_i_51/O
                         net (fo=1, unplaced)         0.224     2.866    gcm_aes_instance/stage9/x[6]_i_51_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.034     2.900 r  gcm_aes_instance/stage9/x[6]_i_15/O
                         net (fo=1, unplaced)         0.224     3.124    gcm_aes_instance/stage9/x[6]_i_15_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.034     3.158 r  gcm_aes_instance/stage9/x[6]_i_5/O
                         net (fo=1, unplaced)         0.224     3.382    gcm_aes_instance/stage9/tag[38]
                         LUT6 (Prop_LUT6_I1_O)        0.037     3.419 r  gcm_aes_instance/stage9/x[6]_i_2/O
                         net (fo=1, unplaced)         0.000     3.419    gcm_aes_instance/stage9/x[6]_i_2_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.062     3.481 r  gcm_aes_instance/stage9/x_reg[6]_i_1/O
                         net (fo=1, unplaced)         0.036     3.517    u/D[9]
                         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    u/clk_out
                         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         FDRE (Setup_FDRE_C_D)        0.046     4.161    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          4.161    
                         arrival time                          -3.517    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__6/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__16_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__16_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__16_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__16__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__16__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage3/sel
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__0/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__20_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__20_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__20_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__20__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__20__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage3/sel__1
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__2/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__24_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__24_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__24__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__24__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage3/sel__3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__4/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__12_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__12_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__12_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b3__12__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b3__12__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage2/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage2/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage2/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage3/w_s2_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage3/sel__5
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__40_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__40_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__40_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__40__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__40__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage4/sel
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__44_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__44_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__44_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__44__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__44__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage4/sel__1
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__48_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__48_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__48_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__48__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__48__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage4/sel__3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__36_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__36_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__36_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b3__36__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b3__36__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage3/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage3/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage3/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage4/w_s3_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage4/sel__5
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__120_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__120_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__120_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__120/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__120_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage5/sel
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__124_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__124_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__124_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__124/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__124_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__1/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage5/sel__1
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__128_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__128_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__128_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__128/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__128_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__3/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage5/sel__3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__116_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__116_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__116_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b3__116/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b3__116_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage4/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage4/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage4/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage5/w_s4_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__5/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage5/sel__5
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__4_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__4_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__4_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__4/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__0_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__4/r_h_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__4/r_h_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__8_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__8_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__8_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__8/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__2_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__8/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__8/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__1/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__1
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__8/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__28_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__28_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__28_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__28/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__11_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__28/sel__9_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__28/sel__9_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__10_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__10_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__10_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__10
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__10/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__16_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__16_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__16_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__16/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__16/sel__11_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__16/sel__11_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__12_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__12_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__12_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__12
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__19/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__13/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__19/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in142_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__36_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__36_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__36_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__36/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__14_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__13_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__13_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__13_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__13/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__13/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__13
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__15/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__13/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in126_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__40_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__40_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__40_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__40/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__16_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__40/sel__14_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__40/sel__14_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__15_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__15_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__15_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__15/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__15/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__15
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__15/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__17/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__15/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_1_in110_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__44_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__44_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__44_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__44/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__18_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__44/sel__16_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__44/sel__16_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__17_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__17_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__17_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__17/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__17/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__17
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__17/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__19/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__17/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__17/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_27_in158_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__32_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__32_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__32_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__32/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__32/sel__18_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__32/sel__18_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__19_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__19_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__19_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_cb[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__19/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__19/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__19
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__12_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__12_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__12_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__12/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__4_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__12/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__12/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__3/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX18_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/r_h_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__0/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__0/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_h[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__5/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__5
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__12/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__20_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__20_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__20_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__20/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__7_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__6_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__6_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__6_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__6/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__6
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage5/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage6/sel__8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage5/sel__6/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage5/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage5/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage5/g0_b0__24_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage5/g0_b0__24_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__24/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage5/sel__9_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage5/SBOX_inferred__24/sel__7_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage5/SBOX_inferred__24/sel__7_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage5/sel__8_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage5/sel__8_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage5/sel__8_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage6/w_s5_encrypted_j0[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage6/sel__8
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__12/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__12/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__52__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__52__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__52__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__52__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__7_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__20/r_encrypted_j0_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel__1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__6/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__56_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__56_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__56_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__56/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__9_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__24/sel__0_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__24/sel__0_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__1_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__1_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__1_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__1/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel__1
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__15/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel__10/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__15/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_1_in110_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__76_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__76_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__76_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__76/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__18_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__44/sel__9_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__44/sel__9_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__10_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__10_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__10_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__10/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__10/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel__10
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__17/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel__12/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__17/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__17/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_27_in158_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__64_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__64_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__64_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__64/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/r_encrypted_cb_reg_rep_bsel_45
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__32/sel__11_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__32/sel__11_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__12_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__12_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__12_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__12/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__12/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel__12
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__8/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel__3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__8/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__60_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__60_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__60_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__60/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__11_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__28/sel__2_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__28/sel__2_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__3_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__3_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__3_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[84]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__3/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel__3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__10/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel__5/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__10/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__48__0_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__48__0_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__48__0_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX1_1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__48__0/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/r_encrypted_j0_reg_rep_bsel_86
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__16/sel__4_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__16/sel__4_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__5_i_19/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__5_i_19_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__5_i_5/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_j0[116]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__5/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__5/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel__5
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__19/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel__6/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__19/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__19/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_18_in142_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__68_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__68_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__68_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__68/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__14_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__36/r_encrypted_cb_reg_rep_bsel_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__6_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__6_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__6_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[20]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__6/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__6/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel__6
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage6/sel__13/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/sel__8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 1.473ns (49.629%)  route 1.495ns (50.371%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage6/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage6/sel__13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage6/sel__13/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage6/p_9_in126_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage6/g0_b0__72_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage6/g0_b0__72_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage6/g0_b0__72_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/SBOX14_out_0[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/g0_b3__72/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage6/sel__16_44
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage6/SBOX_inferred__40/sel__7_i_92/O
                         net (fo=4, unplaced)         0.211     2.413    gcm_aes_instance/stage6/SBOX_inferred__40/sel__7_i_92_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.447 r  gcm_aes_instance/stage6/sel__8_i_19__0/O
                         net (fo=1, unplaced)         0.216     2.663    gcm_aes_instance/stage6/sel__8_i_19__0_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.816 r  gcm_aes_instance/stage6/sel__8_i_5__0/O
                         net (fo=1, unplaced)         0.200     3.016    gcm_aes_instance/stage7/w_s6_encrypted_cb[52]
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage7/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage7/sel__8/CLKARDCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.378     3.737    gcm_aes_instance/stage7/sel__8
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -3.016    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__6/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__6/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_18_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__16_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__16_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__16_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b7__16__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b7__16__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage2/SBOX_inferred__4/r_h_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage2/r_h_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage2/r_h_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage2/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage3/w_s2_h[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage3/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__0/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_9_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__20_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__20_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__20_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b7__20__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b7__20__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage2/SBOX_inferred__8/sel__0_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage2/sel__0_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage2/sel__0_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage2/sel__0_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage3/w_s2_h[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__0/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage3/sel__0
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__2/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_1_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__24_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__24_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__24_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b7__24__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b7__24__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage2/SBOX_inferred__12/sel__2_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage2/sel__2_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage2/sel__2_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage2/sel__2_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage3/w_s2_h[76]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__2/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage3/sel__2
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage3/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage2/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage2/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage2/sel__4/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage2/p_27_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage2/g0_b0__12_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage2/g0_b0__12_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage2/g0_b0__12_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage2/SBOX1[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage2/g0_b7__12__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage2/g0_b7__12__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage2/SBOX_inferred__0/sel__4_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage2/sel__4_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage2/sel__4_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage2/sel__4_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage3/w_s2_h[108]
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__4/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage3/sel__4
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__40_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__40_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__40_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__40__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__40__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__4/r_h_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/r_h_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/r_h_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage4/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__44_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__44_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__44_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__44__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__44__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__8/sel__0_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/sel__0_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/sel__0_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/sel__0_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__0/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage4/sel__0
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__48_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__48_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__48_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__48__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__48__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__12/sel__2_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/sel__2_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/sel__2_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/sel__2_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[76]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__2/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage4/sel__2
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage4/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage3/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage3/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage3/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage3/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage3/g0_b0__36_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage3/g0_b0__36_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage3/g0_b0__36_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage3/SBOX111_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage3/g0_b7__36__1/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage3/g0_b7__36__1_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage3/SBOX_inferred__0/sel__4_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage3/sel__4_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage3/sel__4_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage3/sel__4_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage4/w_s3_h[108]
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__4/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage4/sel__4
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__5/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__5/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_18_in269_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__120_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__120_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__120_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[84]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__120/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__120_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__4/r_h_reg_rep_bsel_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/r_h_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/r_h_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[12]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage5/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_9_in253_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__124_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__124_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__124_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[52]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__124/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__124_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__8/sel__0_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/sel__0_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/sel__0_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/sel__0_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[44]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__0/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage5/sel__0
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__1/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_1_in237_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__128_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__128_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__128_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[20]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__128/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__128_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__12/sel__2_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/sel__2_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/sel__2_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/sel__2_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[76]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__2/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage5/sel__2
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage4/sel__3/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.255ns  (w_clk_out_clk_wiz_gen rise@4.255ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.473ns (49.133%)  route 1.525ns (50.867%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.285ns = ( 3.971 - 4.255 ) 
    Source Clock Delay      (SCD):    0.048ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.051ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.079     1.262    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.262 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.692     1.954    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.833    -2.880 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.277    -2.603    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.067    -2.536 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.584     0.048    gcm_aes_instance/stage4/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage4/sel__3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E2 (Prop_RAMB18E2_CLKARDCLK_DOUTADOUT[3])
                                                      1.054     1.102 r  gcm_aes_instance/stage4/sel__3/DOUTADOUT[3]
                         net (fo=5, unplaced)         0.360     1.462    gcm_aes_instance/stage4/p_27_in285_in[3]
                         LUT4 (Prop_LUT4_I1_O)        0.100     1.562 r  gcm_aes_instance/stage4/g0_b0__116_i_9/O
                         net (fo=1, unplaced)         0.224     1.786    gcm_aes_instance/stage4/g0_b0__116_i_9_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.034     1.820 r  gcm_aes_instance/stage4/g0_b0__116_i_5/O
                         net (fo=32, unplaced)        0.284     2.104    gcm_aes_instance/stage4/SBOX18_out[116]
                         LUT6 (Prop_LUT6_I4_O)        0.037     2.141 r  gcm_aes_instance/stage4/g0_b7__116/O
                         net (fo=1, unplaced)         0.000     2.141    gcm_aes_instance/stage4/g0_b7__116_n_0
                         MUXF7 (Prop_MUXF7_I0_O)      0.061     2.202 r  gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_64/O
                         net (fo=4, unplaced)         0.243     2.445    gcm_aes_instance/stage4/SBOX_inferred__0/sel__4_i_64_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.034     2.479 r  gcm_aes_instance/stage4/sel__4_i_51/O
                         net (fo=1, unplaced)         0.216     2.695    gcm_aes_instance/stage4/sel__4_i_51_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.153     2.848 r  gcm_aes_instance/stage4/sel__4_i_13/O
                         net (fo=1, unplaced)         0.198     3.046    gcm_aes_instance/stage5/w_s4_h[108]
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__4/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.255     4.255 r  
                                                      0.000     4.255 r  clk (IN)
                         net (fo=0)                   0.000     4.255    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     5.257 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.045     5.302    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     5.302 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.657     5.959    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.751     1.208 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.263     1.472    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.060     1.532 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      2.439     3.971    gcm_aes_instance/stage5/clk_out
                         RAMB18E2                                     r  gcm_aes_instance/stage5/sel__4/CLKBWRCLK
                         clock pessimism              0.188     4.159    
                         clock uncertainty           -0.044     4.115    
                         RAMB18E2 (Setup_RAMB18E2_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.336     3.779    gcm_aes_instance/stage5/sel__4
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -3.046    
  -------------------------------------------------------------------
                         slack                                  0.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage2/r_phase_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_phase_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage2/r_phase_reg[0]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage7/r_phase_reg[0]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage7/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[0]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage7/r_phase_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.107ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage2/r_phase_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage7/r_phase_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (30.993%)  route 0.109ns (69.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_phase_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage2/r_phase_reg[1]__0/Q
                         net (fo=1, unplaced)         0.109     0.323    gcm_aes_instance/stage7/r_phase_reg[1]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage7/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage7/r_phase_reg[1]_srl5/CLK
                         clock pessimism              0.078     0.310    
                         SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     0.430    gcm_aes_instance/stage7/r_phase_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                         -0.430    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                 -0.107    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[0]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[0]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_0/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[127]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[0]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[100]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[100]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_100/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[27]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[100]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[101]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[101]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[101]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_101/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[26]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[101]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[102]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[102]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_102/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[25]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[102]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[103]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[103]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_103/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[24]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[103]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[104]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[104]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[104]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_104/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[23]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[104]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[104]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[105]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[105]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[105]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_105/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[22]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[105]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[105]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[106]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[106]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_106/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[21]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[106]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[106]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[107]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[107]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_107/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[20]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[107]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[107]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[108]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[108]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[108]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_108/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[19]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[108]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[108]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[109]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[109]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[109]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_109/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[18]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[109]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[10]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[10]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_10/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[117]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[10]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[110]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[110]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_110/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[17]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[110]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[110]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[111]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[111]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_111/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[16]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[111]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[111]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[112]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[112]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[112]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_112/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[15]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[112]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[112]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[113]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[113]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[113]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_113/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[14]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[113]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[114]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[114]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[114]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_114/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[13]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[114]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[114]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[115]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[115]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_115/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[12]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[115]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[115]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[116]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[116]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[116]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_116/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[11]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[116]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[116]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[117]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[117]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[117]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_117/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[10]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[117]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[117]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[118]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[118]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_118/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[9]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[118]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[119]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[119]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_119/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[8]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[119]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[119]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[11]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[11]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_11/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[116]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[11]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[120]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[120]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[120]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_120/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[7]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[120]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[120]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[121]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[121]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[121]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_121/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[6]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[121]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[121]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[122]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[122]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_122/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[5]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[122]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[122]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[123]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[123]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_123/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[4]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[123]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[123]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[124]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[124]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[124]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[124]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_124/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[3]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[124]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[124]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[125]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[125]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_125/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[2]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[125]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[125]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[126]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[126]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[126]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[126]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_126/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[1]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[126]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[126]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[127]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[127]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_127/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[0]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[127]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[12]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[12]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_12/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[115]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[12]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[13]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[13]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_13/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[114]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[13]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[14]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[14]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_14/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[113]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[14]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[15]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[15]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_15/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[112]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[15]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[16]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[16]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_16/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[111]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[16]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[17]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[17]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_17/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[110]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[17]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[18]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[18]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_18/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[109]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[18]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[19]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[19]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_19/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[108]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[19]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[1]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[1]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_1/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[126]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[1]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[20]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[20]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_20/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[107]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[20]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[21]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[21]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_21/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[106]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[21]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[22]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[22]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_22/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[105]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[22]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[23]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[23]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_23/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[104]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[23]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[24]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[24]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_24/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[103]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[24]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[25]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[25]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_25/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[102]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[25]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[26]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[26]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_26/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[101]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[26]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_aad_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Destination:            gcm_aes_instance/stage2/r_plain_text_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.128ns period=4.255ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.064ns (41.827%)  route 0.089ns (58.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.232ns
    Source Clock Delay      (SCD):    0.165ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.002     1.002 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.027     1.029    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.029 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.404     1.432    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.570    -1.138 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.162    -0.976    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.027    -0.949 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.114     0.165    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_aad_reg[27]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.049     0.214 r  gcm_aes_instance/stage1/r_aad_reg[27]/Q
                         net (fo=2, unplaced)         0.077     0.291    gcm_aes_instance/w_s1_aad[27]
                         LUT1 (Prop_LUT1_I0_O)        0.015     0.306 r  gcm_aes_instance/i_27/O
                         net (fo=1, unplaced)         0.012     0.318    gcm_aes_instance/stage2/r_aad_reg[0]_0[100]
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clkin1_ibufg/I
                         INBUF (Prop_INBUF_PAD_O)     1.183     1.183 r  clk_gen_instance/clkin1_ibufg/INBUF_INST/O
                         net (fo=1, unplaced)         0.047     1.230    clk_gen_instance/clkin1_ibufg/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.230 r  clk_gen_instance/clkin1_ibufg/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.425     1.655    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.883    -1.228 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.170    -1.058    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFGCE (Prop_BUFGCE_I_O)     0.031    -1.027 r  clk_gen_instance/clkout1_buf/O
                         net (fo=6870, unplaced)      1.259     0.232    gcm_aes_instance/stage2/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2/r_plain_text_reg[27]/C
                         clock pessimism              0.078     0.310    
                         FDRE (Hold_FDRE_C_D)         0.056     0.366    gcm_aes_instance/stage2/r_plain_text_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                 -0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 2.128 }
Period(ns):         4.255
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__11/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage7/sel__9/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__13/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__7/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage6/sel__9/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__1/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage5/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.515         4.255       2.740                gcm_aes_instance/stage4/sel__2/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__3/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__3/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__5/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__5/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__6/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__6/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__7/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__7/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__8/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__8/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__4/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__5/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__6/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__7/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__8/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage3/r_h_reg_rep_bsel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__12/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__9/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage7/sel__9/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__6/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__6/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__13/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__13/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__7/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__7/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__8/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__8/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__9/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage6/sel__9/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__1/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__1/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__10/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage5/sel__10/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__2/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.757         2.128       1.371                gcm_aes_instance/stage4/sel__2/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFGCE/I             n/a            1.176         10.000      8.824                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            0.938         10.000      9.062                clk_gen_instance/mmcm_adv_inst/CLKFBIN



