Components,alpha_in,alpha_out,alpha_inout
add0,39.57,37.48,38.87
add1,47.89,58.3,51.36
add2,58.3,58.29,58.3
mul0,99.96,45.82,72.89
mul1,99.96,33.32,66.64
mul2,99.96,58.31,79.14
mul3,99.96,58.31,79.14
reg_Q0,45.82,45.82,45.82
reg_Q1,37.48,37.48,37.48
reg_Q2,58.3,58.3,58.3
reg_Y,58.29,58.29,58.29
zfir_12bit,99.96,58.29,58.29
