
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//logger_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a10 <.init>:
  401a10:	stp	x29, x30, [sp, #-16]!
  401a14:	mov	x29, sp
  401a18:	bl	401fa0 <ferror@plt+0x60>
  401a1c:	ldp	x29, x30, [sp], #16
  401a20:	ret

Disassembly of section .plt:

0000000000401a30 <memcpy@plt-0x20>:
  401a30:	stp	x16, x30, [sp, #-16]!
  401a34:	adrp	x16, 41b000 <ferror@plt+0x190c0>
  401a38:	ldr	x17, [x16, #4088]
  401a3c:	add	x16, x16, #0xff8
  401a40:	br	x17
  401a44:	nop
  401a48:	nop
  401a4c:	nop

0000000000401a50 <memcpy@plt>:
  401a50:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401a54:	ldr	x17, [x16]
  401a58:	add	x16, x16, #0x0
  401a5c:	br	x17

0000000000401a60 <memmove@plt>:
  401a60:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401a64:	ldr	x17, [x16, #8]
  401a68:	add	x16, x16, #0x8
  401a6c:	br	x17

0000000000401a70 <gai_strerror@plt>:
  401a70:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401a74:	ldr	x17, [x16, #16]
  401a78:	add	x16, x16, #0x10
  401a7c:	br	x17

0000000000401a80 <_exit@plt>:
  401a80:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401a84:	ldr	x17, [x16, #24]
  401a88:	add	x16, x16, #0x18
  401a8c:	br	x17

0000000000401a90 <freeaddrinfo@plt>:
  401a90:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401a94:	ldr	x17, [x16, #32]
  401a98:	add	x16, x16, #0x20
  401a9c:	br	x17

0000000000401aa0 <strtok@plt>:
  401aa0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401aa4:	ldr	x17, [x16, #40]
  401aa8:	add	x16, x16, #0x28
  401aac:	br	x17

0000000000401ab0 <strtoul@plt>:
  401ab0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ab4:	ldr	x17, [x16, #48]
  401ab8:	add	x16, x16, #0x30
  401abc:	br	x17

0000000000401ac0 <strlen@plt>:
  401ac0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ac4:	ldr	x17, [x16, #56]
  401ac8:	add	x16, x16, #0x38
  401acc:	br	x17

0000000000401ad0 <fputs@plt>:
  401ad0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ad4:	ldr	x17, [x16, #64]
  401ad8:	add	x16, x16, #0x40
  401adc:	br	x17

0000000000401ae0 <exit@plt>:
  401ae0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ae4:	ldr	x17, [x16, #72]
  401ae8:	add	x16, x16, #0x48
  401aec:	br	x17

0000000000401af0 <dup@plt>:
  401af0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401af4:	ldr	x17, [x16, #80]
  401af8:	add	x16, x16, #0x50
  401afc:	br	x17

0000000000401b00 <strtoimax@plt>:
  401b00:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b04:	ldr	x17, [x16, #88]
  401b08:	add	x16, x16, #0x58
  401b0c:	br	x17

0000000000401b10 <strtod@plt>:
  401b10:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b14:	ldr	x17, [x16, #96]
  401b18:	add	x16, x16, #0x60
  401b1c:	br	x17

0000000000401b20 <geteuid@plt>:
  401b20:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b24:	ldr	x17, [x16, #104]
  401b28:	add	x16, x16, #0x68
  401b2c:	br	x17

0000000000401b30 <strftime@plt>:
  401b30:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b34:	ldr	x17, [x16, #112]
  401b38:	add	x16, x16, #0x70
  401b3c:	br	x17

0000000000401b40 <__cxa_atexit@plt>:
  401b40:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b44:	ldr	x17, [x16, #120]
  401b48:	add	x16, x16, #0x78
  401b4c:	br	x17

0000000000401b50 <fputc@plt>:
  401b50:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b54:	ldr	x17, [x16, #128]
  401b58:	add	x16, x16, #0x80
  401b5c:	br	x17

0000000000401b60 <kill@plt>:
  401b60:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b64:	ldr	x17, [x16, #136]
  401b68:	add	x16, x16, #0x88
  401b6c:	br	x17

0000000000401b70 <snprintf@plt>:
  401b70:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b74:	ldr	x17, [x16, #144]
  401b78:	add	x16, x16, #0x90
  401b7c:	br	x17

0000000000401b80 <localeconv@plt>:
  401b80:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b84:	ldr	x17, [x16, #152]
  401b88:	add	x16, x16, #0x98
  401b8c:	br	x17

0000000000401b90 <stpcpy@plt>:
  401b90:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401b94:	ldr	x17, [x16, #160]
  401b98:	add	x16, x16, #0xa0
  401b9c:	br	x17

0000000000401ba0 <fileno@plt>:
  401ba0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ba4:	ldr	x17, [x16, #168]
  401ba8:	add	x16, x16, #0xa8
  401bac:	br	x17

0000000000401bb0 <localtime@plt>:
  401bb0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401bb4:	ldr	x17, [x16, #176]
  401bb8:	add	x16, x16, #0xb0
  401bbc:	br	x17

0000000000401bc0 <fclose@plt>:
  401bc0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401bc4:	ldr	x17, [x16, #184]
  401bc8:	add	x16, x16, #0xb8
  401bcc:	br	x17

0000000000401bd0 <getpid@plt>:
  401bd0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401bd4:	ldr	x17, [x16, #192]
  401bd8:	add	x16, x16, #0xc0
  401bdc:	br	x17

0000000000401be0 <fopen@plt>:
  401be0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401be4:	ldr	x17, [x16, #200]
  401be8:	add	x16, x16, #0xc8
  401bec:	br	x17

0000000000401bf0 <malloc@plt>:
  401bf0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401bf4:	ldr	x17, [x16, #208]
  401bf8:	add	x16, x16, #0xd0
  401bfc:	br	x17

0000000000401c00 <ntp_gettimex@plt>:
  401c00:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c04:	ldr	x17, [x16, #216]
  401c08:	add	x16, x16, #0xd8
  401c0c:	br	x17

0000000000401c10 <strncmp@plt>:
  401c10:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c14:	ldr	x17, [x16, #224]
  401c18:	add	x16, x16, #0xe0
  401c1c:	br	x17

0000000000401c20 <bindtextdomain@plt>:
  401c20:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c24:	ldr	x17, [x16, #232]
  401c28:	add	x16, x16, #0xe8
  401c2c:	br	x17

0000000000401c30 <__libc_start_main@plt>:
  401c30:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c34:	ldr	x17, [x16, #240]
  401c38:	add	x16, x16, #0xf0
  401c3c:	br	x17

0000000000401c40 <fgetc@plt>:
  401c40:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c44:	ldr	x17, [x16, #248]
  401c48:	add	x16, x16, #0xf8
  401c4c:	br	x17

0000000000401c50 <memset@plt>:
  401c50:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c54:	ldr	x17, [x16, #256]
  401c58:	add	x16, x16, #0x100
  401c5c:	br	x17

0000000000401c60 <gettimeofday@plt>:
  401c60:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c64:	ldr	x17, [x16, #264]
  401c68:	add	x16, x16, #0x108
  401c6c:	br	x17

0000000000401c70 <sendmsg@plt>:
  401c70:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c74:	ldr	x17, [x16, #272]
  401c78:	add	x16, x16, #0x110
  401c7c:	br	x17

0000000000401c80 <calloc@plt>:
  401c80:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c84:	ldr	x17, [x16, #280]
  401c88:	add	x16, x16, #0x118
  401c8c:	br	x17

0000000000401c90 <strcasecmp@plt>:
  401c90:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401c94:	ldr	x17, [x16, #288]
  401c98:	add	x16, x16, #0x120
  401c9c:	br	x17

0000000000401ca0 <realloc@plt>:
  401ca0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ca4:	ldr	x17, [x16, #296]
  401ca8:	add	x16, x16, #0x128
  401cac:	br	x17

0000000000401cb0 <strdup@plt>:
  401cb0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401cb4:	ldr	x17, [x16, #304]
  401cb8:	add	x16, x16, #0x130
  401cbc:	br	x17

0000000000401cc0 <close@plt>:
  401cc0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401cc4:	ldr	x17, [x16, #312]
  401cc8:	add	x16, x16, #0x138
  401ccc:	br	x17

0000000000401cd0 <__gmon_start__@plt>:
  401cd0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401cd4:	ldr	x17, [x16, #320]
  401cd8:	add	x16, x16, #0x140
  401cdc:	br	x17

0000000000401ce0 <strtoumax@plt>:
  401ce0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ce4:	ldr	x17, [x16, #328]
  401ce8:	add	x16, x16, #0x148
  401cec:	br	x17

0000000000401cf0 <abort@plt>:
  401cf0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401cf4:	ldr	x17, [x16, #336]
  401cf8:	add	x16, x16, #0x150
  401cfc:	br	x17

0000000000401d00 <textdomain@plt>:
  401d00:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d04:	ldr	x17, [x16, #344]
  401d08:	add	x16, x16, #0x158
  401d0c:	br	x17

0000000000401d10 <getopt_long@plt>:
  401d10:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d14:	ldr	x17, [x16, #352]
  401d18:	add	x16, x16, #0x160
  401d1c:	br	x17

0000000000401d20 <strcmp@plt>:
  401d20:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d24:	ldr	x17, [x16, #360]
  401d28:	add	x16, x16, #0x168
  401d2c:	br	x17

0000000000401d30 <getpwuid@plt>:
  401d30:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d34:	ldr	x17, [x16, #368]
  401d38:	add	x16, x16, #0x170
  401d3c:	br	x17

0000000000401d40 <warn@plt>:
  401d40:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d44:	ldr	x17, [x16, #376]
  401d48:	add	x16, x16, #0x178
  401d4c:	br	x17

0000000000401d50 <__ctype_b_loc@plt>:
  401d50:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d54:	ldr	x17, [x16, #384]
  401d58:	add	x16, x16, #0x180
  401d5c:	br	x17

0000000000401d60 <strtol@plt>:
  401d60:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d64:	ldr	x17, [x16, #392]
  401d68:	add	x16, x16, #0x188
  401d6c:	br	x17

0000000000401d70 <getline@plt>:
  401d70:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d74:	ldr	x17, [x16, #400]
  401d78:	add	x16, x16, #0x190
  401d7c:	br	x17

0000000000401d80 <free@plt>:
  401d80:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d84:	ldr	x17, [x16, #408]
  401d88:	add	x16, x16, #0x198
  401d8c:	br	x17

0000000000401d90 <getchar@plt>:
  401d90:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401d94:	ldr	x17, [x16, #416]
  401d98:	add	x16, x16, #0x1a0
  401d9c:	br	x17

0000000000401da0 <vasprintf@plt>:
  401da0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401da4:	ldr	x17, [x16, #424]
  401da8:	add	x16, x16, #0x1a8
  401dac:	br	x17

0000000000401db0 <freopen@plt>:
  401db0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401db4:	ldr	x17, [x16, #432]
  401db8:	add	x16, x16, #0x1b0
  401dbc:	br	x17

0000000000401dc0 <connect@plt>:
  401dc0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401dc4:	ldr	x17, [x16, #440]
  401dc8:	add	x16, x16, #0x1b8
  401dcc:	br	x17

0000000000401dd0 <strndup@plt>:
  401dd0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401dd4:	ldr	x17, [x16, #448]
  401dd8:	add	x16, x16, #0x1c0
  401ddc:	br	x17

0000000000401de0 <strspn@plt>:
  401de0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401de4:	ldr	x17, [x16, #456]
  401de8:	add	x16, x16, #0x1c8
  401dec:	br	x17

0000000000401df0 <strchr@plt>:
  401df0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401df4:	ldr	x17, [x16, #464]
  401df8:	add	x16, x16, #0x1d0
  401dfc:	br	x17

0000000000401e00 <socket@plt>:
  401e00:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e04:	ldr	x17, [x16, #472]
  401e08:	add	x16, x16, #0x1d8
  401e0c:	br	x17

0000000000401e10 <fflush@plt>:
  401e10:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e14:	ldr	x17, [x16, #480]
  401e18:	add	x16, x16, #0x1e0
  401e1c:	br	x17

0000000000401e20 <strcpy@plt>:
  401e20:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e24:	ldr	x17, [x16, #488]
  401e28:	add	x16, x16, #0x1e8
  401e2c:	br	x17

0000000000401e30 <warnx@plt>:
  401e30:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e34:	ldr	x17, [x16, #496]
  401e38:	add	x16, x16, #0x1f0
  401e3c:	br	x17

0000000000401e40 <getaddrinfo@plt>:
  401e40:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e44:	ldr	x17, [x16, #504]
  401e48:	add	x16, x16, #0x1f8
  401e4c:	br	x17

0000000000401e50 <sysconf@plt>:
  401e50:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e54:	ldr	x17, [x16, #512]
  401e58:	add	x16, x16, #0x200
  401e5c:	br	x17

0000000000401e60 <gethostname@plt>:
  401e60:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e64:	ldr	x17, [x16, #520]
  401e68:	add	x16, x16, #0x208
  401e6c:	br	x17

0000000000401e70 <sd_journal_sendv@plt>:
  401e70:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e74:	ldr	x17, [x16, #528]
  401e78:	add	x16, x16, #0x210
  401e7c:	br	x17

0000000000401e80 <writev@plt>:
  401e80:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e84:	ldr	x17, [x16, #536]
  401e88:	add	x16, x16, #0x218
  401e8c:	br	x17

0000000000401e90 <sd_booted@plt>:
  401e90:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401e94:	ldr	x17, [x16, #544]
  401e98:	add	x16, x16, #0x220
  401e9c:	br	x17

0000000000401ea0 <errx@plt>:
  401ea0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ea4:	ldr	x17, [x16, #552]
  401ea8:	add	x16, x16, #0x228
  401eac:	br	x17

0000000000401eb0 <strcspn@plt>:
  401eb0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401eb4:	ldr	x17, [x16, #560]
  401eb8:	add	x16, x16, #0x230
  401ebc:	br	x17

0000000000401ec0 <printf@plt>:
  401ec0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ec4:	ldr	x17, [x16, #568]
  401ec8:	add	x16, x16, #0x238
  401ecc:	br	x17

0000000000401ed0 <__assert_fail@plt>:
  401ed0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ed4:	ldr	x17, [x16, #576]
  401ed8:	add	x16, x16, #0x240
  401edc:	br	x17

0000000000401ee0 <__errno_location@plt>:
  401ee0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ee4:	ldr	x17, [x16, #584]
  401ee8:	add	x16, x16, #0x248
  401eec:	br	x17

0000000000401ef0 <gettext@plt>:
  401ef0:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401ef4:	ldr	x17, [x16, #592]
  401ef8:	add	x16, x16, #0x250
  401efc:	br	x17

0000000000401f00 <getlogin@plt>:
  401f00:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401f04:	ldr	x17, [x16, #600]
  401f08:	add	x16, x16, #0x258
  401f0c:	br	x17

0000000000401f10 <fprintf@plt>:
  401f10:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401f14:	ldr	x17, [x16, #608]
  401f18:	add	x16, x16, #0x260
  401f1c:	br	x17

0000000000401f20 <err@plt>:
  401f20:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401f24:	ldr	x17, [x16, #616]
  401f28:	add	x16, x16, #0x268
  401f2c:	br	x17

0000000000401f30 <setlocale@plt>:
  401f30:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401f34:	ldr	x17, [x16, #624]
  401f38:	add	x16, x16, #0x270
  401f3c:	br	x17

0000000000401f40 <ferror@plt>:
  401f40:	adrp	x16, 41c000 <ferror@plt+0x1a0c0>
  401f44:	ldr	x17, [x16, #632]
  401f48:	add	x16, x16, #0x278
  401f4c:	br	x17

Disassembly of section .text:

0000000000401f50 <.text>:
  401f50:	mov	x29, #0x0                   	// #0
  401f54:	mov	x30, #0x0                   	// #0
  401f58:	mov	x5, x0
  401f5c:	ldr	x1, [sp]
  401f60:	add	x2, sp, #0x8
  401f64:	mov	x6, sp
  401f68:	movz	x0, #0x0, lsl #48
  401f6c:	movk	x0, #0x0, lsl #32
  401f70:	movk	x0, #0x40, lsl #16
  401f74:	movk	x0, #0x506c
  401f78:	movz	x3, #0x0, lsl #48
  401f7c:	movk	x3, #0x0, lsl #32
  401f80:	movk	x3, #0x40, lsl #16
  401f84:	movk	x3, #0x9248
  401f88:	movz	x4, #0x0, lsl #48
  401f8c:	movk	x4, #0x0, lsl #32
  401f90:	movk	x4, #0x40, lsl #16
  401f94:	movk	x4, #0x92c8
  401f98:	bl	401c30 <__libc_start_main@plt>
  401f9c:	bl	401cf0 <abort@plt>
  401fa0:	adrp	x0, 41b000 <ferror@plt+0x190c0>
  401fa4:	ldr	x0, [x0, #4064]
  401fa8:	cbz	x0, 401fb0 <ferror@plt+0x70>
  401fac:	b	401cd0 <__gmon_start__@plt>
  401fb0:	ret
  401fb4:	stp	x29, x30, [sp, #-32]!
  401fb8:	mov	x29, sp
  401fbc:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  401fc0:	add	x0, x0, #0x4e8
  401fc4:	str	x0, [sp, #24]
  401fc8:	ldr	x0, [sp, #24]
  401fcc:	str	x0, [sp, #24]
  401fd0:	ldr	x1, [sp, #24]
  401fd4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  401fd8:	add	x0, x0, #0x4e8
  401fdc:	cmp	x1, x0
  401fe0:	b.eq	40201c <ferror@plt+0xdc>  // b.none
  401fe4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  401fe8:	add	x0, x0, #0x2f8
  401fec:	ldr	x0, [x0]
  401ff0:	str	x0, [sp, #16]
  401ff4:	ldr	x0, [sp, #16]
  401ff8:	str	x0, [sp, #16]
  401ffc:	ldr	x0, [sp, #16]
  402000:	cmp	x0, #0x0
  402004:	b.eq	402020 <ferror@plt+0xe0>  // b.none
  402008:	ldr	x1, [sp, #16]
  40200c:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  402010:	add	x0, x0, #0x4e8
  402014:	blr	x1
  402018:	b	402020 <ferror@plt+0xe0>
  40201c:	nop
  402020:	ldp	x29, x30, [sp], #32
  402024:	ret
  402028:	stp	x29, x30, [sp, #-48]!
  40202c:	mov	x29, sp
  402030:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  402034:	add	x0, x0, #0x4e8
  402038:	str	x0, [sp, #40]
  40203c:	ldr	x0, [sp, #40]
  402040:	str	x0, [sp, #40]
  402044:	ldr	x1, [sp, #40]
  402048:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40204c:	add	x0, x0, #0x4e8
  402050:	sub	x0, x1, x0
  402054:	asr	x0, x0, #3
  402058:	lsr	x1, x0, #63
  40205c:	add	x0, x1, x0
  402060:	asr	x0, x0, #1
  402064:	str	x0, [sp, #32]
  402068:	ldr	x0, [sp, #32]
  40206c:	cmp	x0, #0x0
  402070:	b.eq	4020b0 <ferror@plt+0x170>  // b.none
  402074:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402078:	add	x0, x0, #0x300
  40207c:	ldr	x0, [x0]
  402080:	str	x0, [sp, #24]
  402084:	ldr	x0, [sp, #24]
  402088:	str	x0, [sp, #24]
  40208c:	ldr	x0, [sp, #24]
  402090:	cmp	x0, #0x0
  402094:	b.eq	4020b4 <ferror@plt+0x174>  // b.none
  402098:	ldr	x2, [sp, #24]
  40209c:	ldr	x1, [sp, #32]
  4020a0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4020a4:	add	x0, x0, #0x4e8
  4020a8:	blr	x2
  4020ac:	b	4020b4 <ferror@plt+0x174>
  4020b0:	nop
  4020b4:	ldp	x29, x30, [sp], #48
  4020b8:	ret
  4020bc:	stp	x29, x30, [sp, #-16]!
  4020c0:	mov	x29, sp
  4020c4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4020c8:	add	x0, x0, #0x518
  4020cc:	ldrb	w0, [x0]
  4020d0:	and	x0, x0, #0xff
  4020d4:	cmp	x0, #0x0
  4020d8:	b.ne	4020f4 <ferror@plt+0x1b4>  // b.any
  4020dc:	bl	401fb4 <ferror@plt+0x74>
  4020e0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4020e4:	add	x0, x0, #0x518
  4020e8:	mov	w1, #0x1                   	// #1
  4020ec:	strb	w1, [x0]
  4020f0:	b	4020f8 <ferror@plt+0x1b8>
  4020f4:	nop
  4020f8:	ldp	x29, x30, [sp], #16
  4020fc:	ret
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	bl	402028 <ferror@plt+0xe8>
  40210c:	nop
  402110:	ldp	x29, x30, [sp], #16
  402114:	ret
  402118:	stp	x29, x30, [sp, #-32]!
  40211c:	mov	x29, sp
  402120:	mov	w0, #0xb4                  	// #180
  402124:	bl	401e50 <sysconf@plt>
  402128:	str	x0, [sp, #24]
  40212c:	ldr	x0, [sp, #24]
  402130:	cmp	x0, #0x0
  402134:	b.le	402140 <ferror@plt+0x200>
  402138:	ldr	x0, [sp, #24]
  40213c:	b	402144 <ferror@plt+0x204>
  402140:	mov	x0, #0x40                  	// #64
  402144:	ldp	x29, x30, [sp], #32
  402148:	ret
  40214c:	stp	x29, x30, [sp, #-48]!
  402150:	mov	x29, sp
  402154:	str	x0, [sp, #24]
  402158:	bl	401ee0 <__errno_location@plt>
  40215c:	str	wzr, [x0]
  402160:	ldr	x0, [sp, #24]
  402164:	bl	401f40 <ferror@plt>
  402168:	cmp	w0, #0x0
  40216c:	b.ne	4021c8 <ferror@plt+0x288>  // b.any
  402170:	ldr	x0, [sp, #24]
  402174:	bl	401e10 <fflush@plt>
  402178:	cmp	w0, #0x0
  40217c:	b.ne	4021c8 <ferror@plt+0x288>  // b.any
  402180:	ldr	x0, [sp, #24]
  402184:	bl	401ba0 <fileno@plt>
  402188:	str	w0, [sp, #44]
  40218c:	ldr	w0, [sp, #44]
  402190:	cmp	w0, #0x0
  402194:	b.lt	4021d0 <ferror@plt+0x290>  // b.tstop
  402198:	ldr	w0, [sp, #44]
  40219c:	bl	401af0 <dup@plt>
  4021a0:	str	w0, [sp, #44]
  4021a4:	ldr	w0, [sp, #44]
  4021a8:	cmp	w0, #0x0
  4021ac:	b.lt	4021d0 <ferror@plt+0x290>  // b.tstop
  4021b0:	ldr	w0, [sp, #44]
  4021b4:	bl	401cc0 <close@plt>
  4021b8:	cmp	w0, #0x0
  4021bc:	b.ne	4021d0 <ferror@plt+0x290>  // b.any
  4021c0:	mov	w0, #0x0                   	// #0
  4021c4:	b	4021f0 <ferror@plt+0x2b0>
  4021c8:	nop
  4021cc:	b	4021d4 <ferror@plt+0x294>
  4021d0:	nop
  4021d4:	bl	401ee0 <__errno_location@plt>
  4021d8:	ldr	w0, [x0]
  4021dc:	cmp	w0, #0x9
  4021e0:	b.ne	4021ec <ferror@plt+0x2ac>  // b.any
  4021e4:	mov	w0, #0x0                   	// #0
  4021e8:	b	4021f0 <ferror@plt+0x2b0>
  4021ec:	mov	w0, #0xffffffff            	// #-1
  4021f0:	ldp	x29, x30, [sp], #48
  4021f4:	ret
  4021f8:	stp	x29, x30, [sp, #-16]!
  4021fc:	mov	x29, sp
  402200:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  402204:	add	x0, x0, #0x500
  402208:	ldr	x0, [x0]
  40220c:	bl	40214c <ferror@plt+0x20c>
  402210:	cmp	w0, #0x0
  402214:	b.eq	402264 <ferror@plt+0x324>  // b.none
  402218:	bl	401ee0 <__errno_location@plt>
  40221c:	ldr	w0, [x0]
  402220:	cmp	w0, #0x20
  402224:	b.eq	402264 <ferror@plt+0x324>  // b.none
  402228:	bl	401ee0 <__errno_location@plt>
  40222c:	ldr	w0, [x0]
  402230:	cmp	w0, #0x0
  402234:	b.eq	40224c <ferror@plt+0x30c>  // b.none
  402238:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40223c:	add	x0, x0, #0x308
  402240:	bl	401ef0 <gettext@plt>
  402244:	bl	401d40 <warn@plt>
  402248:	b	40225c <ferror@plt+0x31c>
  40224c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402250:	add	x0, x0, #0x308
  402254:	bl	401ef0 <gettext@plt>
  402258:	bl	401e30 <warnx@plt>
  40225c:	mov	w0, #0x1                   	// #1
  402260:	bl	401a80 <_exit@plt>
  402264:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  402268:	add	x0, x0, #0x4e8
  40226c:	ldr	x0, [x0]
  402270:	bl	40214c <ferror@plt+0x20c>
  402274:	cmp	w0, #0x0
  402278:	b.eq	402284 <ferror@plt+0x344>  // b.none
  40227c:	mov	w0, #0x1                   	// #1
  402280:	bl	401a80 <_exit@plt>
  402284:	nop
  402288:	ldp	x29, x30, [sp], #16
  40228c:	ret
  402290:	stp	x29, x30, [sp, #-16]!
  402294:	mov	x29, sp
  402298:	adrp	x0, 402000 <ferror@plt+0xc0>
  40229c:	add	x0, x0, #0x1f8
  4022a0:	bl	4092d0 <ferror@plt+0x7390>
  4022a4:	nop
  4022a8:	ldp	x29, x30, [sp], #16
  4022ac:	ret
  4022b0:	stp	x29, x30, [sp, #-48]!
  4022b4:	mov	x29, sp
  4022b8:	str	x0, [sp, #24]
  4022bc:	ldr	x0, [sp, #24]
  4022c0:	cmp	x0, #0x0
  4022c4:	b.ne	4022d0 <ferror@plt+0x390>  // b.any
  4022c8:	mov	x0, #0x0                   	// #0
  4022cc:	b	402350 <ferror@plt+0x410>
  4022d0:	ldr	x0, [sp, #24]
  4022d4:	bl	401ac0 <strlen@plt>
  4022d8:	str	x0, [sp, #40]
  4022dc:	b	402330 <ferror@plt+0x3f0>
  4022e0:	ldr	x0, [sp, #40]
  4022e4:	sub	x0, x0, #0x1
  4022e8:	str	x0, [sp, #40]
  4022ec:	bl	401d50 <__ctype_b_loc@plt>
  4022f0:	ldr	x1, [x0]
  4022f4:	ldr	x2, [sp, #24]
  4022f8:	ldr	x0, [sp, #40]
  4022fc:	add	x0, x2, x0
  402300:	ldrb	w0, [x0]
  402304:	and	x0, x0, #0xff
  402308:	lsl	x0, x0, #1
  40230c:	add	x0, x1, x0
  402310:	ldrh	w0, [x0]
  402314:	and	w0, w0, #0x2000
  402318:	cmp	w0, #0x0
  40231c:	b.ne	402330 <ferror@plt+0x3f0>  // b.any
  402320:	ldr	x0, [sp, #40]
  402324:	add	x0, x0, #0x1
  402328:	str	x0, [sp, #40]
  40232c:	b	40233c <ferror@plt+0x3fc>
  402330:	ldr	x0, [sp, #40]
  402334:	cmp	x0, #0x0
  402338:	b.ne	4022e0 <ferror@plt+0x3a0>  // b.any
  40233c:	ldr	x1, [sp, #24]
  402340:	ldr	x0, [sp, #40]
  402344:	add	x0, x1, x0
  402348:	strb	wzr, [x0]
  40234c:	ldr	x0, [sp, #40]
  402350:	ldp	x29, x30, [sp], #48
  402354:	ret
  402358:	stp	x29, x30, [sp, #-32]!
  40235c:	mov	x29, sp
  402360:	str	x0, [sp, #24]
  402364:	str	w1, [sp, #20]
  402368:	ldr	w3, [sp, #20]
  40236c:	ldr	x2, [sp, #24]
  402370:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402374:	add	x1, x0, #0x318
  402378:	mov	w0, #0x1                   	// #1
  40237c:	bl	401f20 <err@plt>
  402380:	stp	x29, x30, [sp, #-48]!
  402384:	mov	x29, sp
  402388:	str	x0, [sp, #24]
  40238c:	ldr	x0, [sp, #24]
  402390:	bl	401bf0 <malloc@plt>
  402394:	str	x0, [sp, #40]
  402398:	ldr	x0, [sp, #40]
  40239c:	cmp	x0, #0x0
  4023a0:	b.ne	4023c4 <ferror@plt+0x484>  // b.any
  4023a4:	ldr	x0, [sp, #24]
  4023a8:	cmp	x0, #0x0
  4023ac:	b.eq	4023c4 <ferror@plt+0x484>  // b.none
  4023b0:	ldr	x2, [sp, #24]
  4023b4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4023b8:	add	x1, x0, #0x338
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	bl	401f20 <err@plt>
  4023c4:	ldr	x0, [sp, #40]
  4023c8:	ldp	x29, x30, [sp], #48
  4023cc:	ret
  4023d0:	stp	x29, x30, [sp, #-48]!
  4023d4:	mov	x29, sp
  4023d8:	str	x0, [sp, #24]
  4023dc:	str	x1, [sp, #16]
  4023e0:	ldr	x1, [sp, #16]
  4023e4:	ldr	x0, [sp, #24]
  4023e8:	bl	401ca0 <realloc@plt>
  4023ec:	str	x0, [sp, #40]
  4023f0:	ldr	x0, [sp, #40]
  4023f4:	cmp	x0, #0x0
  4023f8:	b.ne	40241c <ferror@plt+0x4dc>  // b.any
  4023fc:	ldr	x0, [sp, #16]
  402400:	cmp	x0, #0x0
  402404:	b.eq	40241c <ferror@plt+0x4dc>  // b.none
  402408:	ldr	x2, [sp, #16]
  40240c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402410:	add	x1, x0, #0x338
  402414:	mov	w0, #0x1                   	// #1
  402418:	bl	401f20 <err@plt>
  40241c:	ldr	x0, [sp, #40]
  402420:	ldp	x29, x30, [sp], #48
  402424:	ret
  402428:	stp	x29, x30, [sp, #-48]!
  40242c:	mov	x29, sp
  402430:	str	x0, [sp, #24]
  402434:	str	x1, [sp, #16]
  402438:	ldr	x1, [sp, #16]
  40243c:	ldr	x0, [sp, #24]
  402440:	bl	401c80 <calloc@plt>
  402444:	str	x0, [sp, #40]
  402448:	ldr	x0, [sp, #40]
  40244c:	cmp	x0, #0x0
  402450:	b.ne	402480 <ferror@plt+0x540>  // b.any
  402454:	ldr	x0, [sp, #16]
  402458:	cmp	x0, #0x0
  40245c:	b.eq	402480 <ferror@plt+0x540>  // b.none
  402460:	ldr	x0, [sp, #24]
  402464:	cmp	x0, #0x0
  402468:	b.eq	402480 <ferror@plt+0x540>  // b.none
  40246c:	ldr	x2, [sp, #16]
  402470:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402474:	add	x1, x0, #0x338
  402478:	mov	w0, #0x1                   	// #1
  40247c:	bl	401f20 <err@plt>
  402480:	ldr	x0, [sp, #40]
  402484:	ldp	x29, x30, [sp], #48
  402488:	ret
  40248c:	stp	x29, x30, [sp, #-48]!
  402490:	mov	x29, sp
  402494:	str	x0, [sp, #24]
  402498:	ldr	x0, [sp, #24]
  40249c:	cmp	x0, #0x0
  4024a0:	b.ne	4024c4 <ferror@plt+0x584>  // b.any
  4024a4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4024a8:	add	x3, x0, #0x3a0
  4024ac:	mov	w2, #0x4a                  	// #74
  4024b0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4024b4:	add	x1, x0, #0x358
  4024b8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4024bc:	add	x0, x0, #0x370
  4024c0:	bl	401ed0 <__assert_fail@plt>
  4024c4:	ldr	x0, [sp, #24]
  4024c8:	bl	401cb0 <strdup@plt>
  4024cc:	str	x0, [sp, #40]
  4024d0:	ldr	x0, [sp, #40]
  4024d4:	cmp	x0, #0x0
  4024d8:	b.ne	4024ec <ferror@plt+0x5ac>  // b.any
  4024dc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4024e0:	add	x1, x0, #0x378
  4024e4:	mov	w0, #0x1                   	// #1
  4024e8:	bl	401f20 <err@plt>
  4024ec:	ldr	x0, [sp, #40]
  4024f0:	ldp	x29, x30, [sp], #48
  4024f4:	ret
  4024f8:	stp	x29, x30, [sp, #-288]!
  4024fc:	mov	x29, sp
  402500:	str	x0, [sp, #56]
  402504:	str	x1, [sp, #48]
  402508:	str	x2, [sp, #240]
  40250c:	str	x3, [sp, #248]
  402510:	str	x4, [sp, #256]
  402514:	str	x5, [sp, #264]
  402518:	str	x6, [sp, #272]
  40251c:	str	x7, [sp, #280]
  402520:	str	q0, [sp, #112]
  402524:	str	q1, [sp, #128]
  402528:	str	q2, [sp, #144]
  40252c:	str	q3, [sp, #160]
  402530:	str	q4, [sp, #176]
  402534:	str	q5, [sp, #192]
  402538:	str	q6, [sp, #208]
  40253c:	str	q7, [sp, #224]
  402540:	add	x0, sp, #0x120
  402544:	str	x0, [sp, #72]
  402548:	add	x0, sp, #0x120
  40254c:	str	x0, [sp, #80]
  402550:	add	x0, sp, #0xf0
  402554:	str	x0, [sp, #88]
  402558:	mov	w0, #0xffffffd0            	// #-48
  40255c:	str	w0, [sp, #96]
  402560:	mov	w0, #0xffffff80            	// #-128
  402564:	str	w0, [sp, #100]
  402568:	add	x2, sp, #0x10
  40256c:	add	x3, sp, #0x48
  402570:	ldp	x0, x1, [x3]
  402574:	stp	x0, x1, [x2]
  402578:	ldp	x0, x1, [x3, #16]
  40257c:	stp	x0, x1, [x2, #16]
  402580:	add	x0, sp, #0x10
  402584:	mov	x2, x0
  402588:	ldr	x1, [sp, #48]
  40258c:	ldr	x0, [sp, #56]
  402590:	bl	401da0 <vasprintf@plt>
  402594:	str	w0, [sp, #108]
  402598:	ldr	w0, [sp, #108]
  40259c:	cmp	w0, #0x0
  4025a0:	b.ge	4025b4 <ferror@plt+0x674>  // b.tcont
  4025a4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4025a8:	add	x1, x0, #0x390
  4025ac:	mov	w0, #0x1                   	// #1
  4025b0:	bl	401f20 <err@plt>
  4025b4:	ldr	w0, [sp, #108]
  4025b8:	ldp	x29, x30, [sp], #288
  4025bc:	ret
  4025c0:	stp	x29, x30, [sp, #-32]!
  4025c4:	mov	x29, sp
  4025c8:	bl	402118 <ferror@plt+0x1d8>
  4025cc:	add	x0, x0, #0x1
  4025d0:	str	x0, [sp, #24]
  4025d4:	ldr	x0, [sp, #24]
  4025d8:	bl	402380 <ferror@plt+0x440>
  4025dc:	str	x0, [sp, #16]
  4025e0:	ldr	x1, [sp, #24]
  4025e4:	ldr	x0, [sp, #16]
  4025e8:	bl	401e60 <gethostname@plt>
  4025ec:	cmp	w0, #0x0
  4025f0:	b.eq	402604 <ferror@plt+0x6c4>  // b.none
  4025f4:	ldr	x0, [sp, #16]
  4025f8:	bl	401d80 <free@plt>
  4025fc:	mov	x0, #0x0                   	// #0
  402600:	b	40261c <ferror@plt+0x6dc>
  402604:	ldr	x0, [sp, #24]
  402608:	sub	x0, x0, #0x1
  40260c:	ldr	x1, [sp, #16]
  402610:	add	x0, x1, x0
  402614:	strb	wzr, [x0]
  402618:	ldr	x0, [sp, #16]
  40261c:	ldp	x29, x30, [sp], #32
  402620:	ret
  402624:	sub	sp, sp, #0x10
  402628:	str	x0, [sp, #8]
  40262c:	ldr	x0, [sp, #8]
  402630:	cmp	x0, #0x0
  402634:	b.eq	402648 <ferror@plt+0x708>  // b.none
  402638:	ldr	x0, [sp, #8]
  40263c:	ldr	x0, [x0]
  402640:	cmp	x0, #0x0
  402644:	b.ne	402650 <ferror@plt+0x710>  // b.any
  402648:	mov	w0, #0x1                   	// #1
  40264c:	b	402654 <ferror@plt+0x714>
  402650:	mov	w0, #0x0                   	// #0
  402654:	add	sp, sp, #0x10
  402658:	ret
  40265c:	sub	sp, sp, #0x20
  402660:	str	x0, [sp, #24]
  402664:	str	x1, [sp, #16]
  402668:	str	x2, [sp, #8]
  40266c:	ldr	x0, [sp, #8]
  402670:	ldr	x1, [sp, #24]
  402674:	str	x1, [x0, #8]
  402678:	ldr	x0, [sp, #24]
  40267c:	ldr	x1, [sp, #8]
  402680:	str	x1, [x0]
  402684:	ldr	x0, [sp, #24]
  402688:	ldr	x1, [sp, #16]
  40268c:	str	x1, [x0, #8]
  402690:	ldr	x0, [sp, #16]
  402694:	ldr	x1, [sp, #24]
  402698:	str	x1, [x0]
  40269c:	nop
  4026a0:	add	sp, sp, #0x20
  4026a4:	ret
  4026a8:	stp	x29, x30, [sp, #-32]!
  4026ac:	mov	x29, sp
  4026b0:	str	x0, [sp, #24]
  4026b4:	str	x1, [sp, #16]
  4026b8:	ldr	x0, [sp, #16]
  4026bc:	ldr	x0, [x0, #8]
  4026c0:	ldr	x2, [sp, #16]
  4026c4:	mov	x1, x0
  4026c8:	ldr	x0, [sp, #24]
  4026cc:	bl	40265c <ferror@plt+0x71c>
  4026d0:	nop
  4026d4:	ldp	x29, x30, [sp], #32
  4026d8:	ret
  4026dc:	sub	sp, sp, #0x10
  4026e0:	str	x0, [sp, #8]
  4026e4:	ldr	x0, [sp, #8]
  4026e8:	ldr	x0, [x0]
  4026ec:	ldr	x1, [sp, #8]
  4026f0:	cmp	x1, x0
  4026f4:	cset	w0, eq  // eq = none
  4026f8:	and	w0, w0, #0xff
  4026fc:	add	sp, sp, #0x10
  402700:	ret
  402704:	stp	x29, x30, [sp, #-64]!
  402708:	mov	x29, sp
  40270c:	str	x19, [sp, #16]
  402710:	str	x0, [sp, #40]
  402714:	str	x1, [sp, #32]
  402718:	ldr	x0, [sp, #40]
  40271c:	cmp	x0, #0x0
  402720:	b.eq	402734 <ferror@plt+0x7f4>  // b.none
  402724:	ldr	x0, [sp, #40]
  402728:	ldrsb	w0, [x0]
  40272c:	cmp	w0, #0x0
  402730:	b.ne	40273c <ferror@plt+0x7fc>  // b.any
  402734:	mov	w0, #0xffffffff            	// #-1
  402738:	b	402844 <ferror@plt+0x904>
  40273c:	bl	401d50 <__ctype_b_loc@plt>
  402740:	ldr	x1, [x0]
  402744:	ldr	x0, [sp, #40]
  402748:	ldrsb	w0, [x0]
  40274c:	sxtb	x0, w0
  402750:	lsl	x0, x0, #1
  402754:	add	x0, x1, x0
  402758:	ldrh	w0, [x0]
  40275c:	and	w0, w0, #0x800
  402760:	cmp	w0, #0x0
  402764:	b.eq	402808 <ferror@plt+0x8c8>  // b.none
  402768:	str	xzr, [sp, #48]
  40276c:	bl	401ee0 <__errno_location@plt>
  402770:	str	wzr, [x0]
  402774:	add	x0, sp, #0x30
  402778:	mov	w2, #0xa                   	// #10
  40277c:	mov	x1, x0
  402780:	ldr	x0, [sp, #40]
  402784:	bl	401d60 <strtol@plt>
  402788:	str	w0, [sp, #60]
  40278c:	bl	401ee0 <__errno_location@plt>
  402790:	ldr	w0, [x0]
  402794:	cmp	w0, #0x0
  402798:	b.ne	4027c8 <ferror@plt+0x888>  // b.any
  40279c:	ldr	x0, [sp, #48]
  4027a0:	ldr	x1, [sp, #40]
  4027a4:	cmp	x1, x0
  4027a8:	b.eq	4027c8 <ferror@plt+0x888>  // b.none
  4027ac:	ldr	x0, [sp, #48]
  4027b0:	cmp	x0, #0x0
  4027b4:	b.eq	4027d0 <ferror@plt+0x890>  // b.none
  4027b8:	ldr	x0, [sp, #48]
  4027bc:	ldrsb	w0, [x0]
  4027c0:	cmp	w0, #0x0
  4027c4:	b.eq	4027d0 <ferror@plt+0x890>  // b.none
  4027c8:	mov	w0, #0xffffffff            	// #-1
  4027cc:	b	402844 <ferror@plt+0x904>
  4027d0:	ldr	x19, [sp, #32]
  4027d4:	b	4027f4 <ferror@plt+0x8b4>
  4027d8:	ldr	w0, [x19, #8]
  4027dc:	ldr	w1, [sp, #60]
  4027e0:	cmp	w1, w0
  4027e4:	b.ne	4027f0 <ferror@plt+0x8b0>  // b.any
  4027e8:	ldr	w0, [sp, #60]
  4027ec:	b	402844 <ferror@plt+0x904>
  4027f0:	add	x19, x19, #0x10
  4027f4:	ldr	x0, [x19]
  4027f8:	cmp	x0, #0x0
  4027fc:	b.ne	4027d8 <ferror@plt+0x898>  // b.any
  402800:	mov	w0, #0xffffffff            	// #-1
  402804:	b	402844 <ferror@plt+0x904>
  402808:	ldr	x19, [sp, #32]
  40280c:	b	402834 <ferror@plt+0x8f4>
  402810:	ldr	x0, [x19]
  402814:	mov	x1, x0
  402818:	ldr	x0, [sp, #40]
  40281c:	bl	401c90 <strcasecmp@plt>
  402820:	cmp	w0, #0x0
  402824:	b.ne	402830 <ferror@plt+0x8f0>  // b.any
  402828:	ldr	w0, [x19, #8]
  40282c:	b	402844 <ferror@plt+0x904>
  402830:	add	x19, x19, #0x10
  402834:	ldr	x0, [x19]
  402838:	cmp	x0, #0x0
  40283c:	b.ne	402810 <ferror@plt+0x8d0>  // b.any
  402840:	mov	w0, #0xffffffff            	// #-1
  402844:	ldr	x19, [sp, #16]
  402848:	ldp	x29, x30, [sp], #64
  40284c:	ret
  402850:	stp	x29, x30, [sp, #-64]!
  402854:	mov	x29, sp
  402858:	str	x0, [sp, #24]
  40285c:	ldr	x0, [sp, #24]
  402860:	cmp	x0, #0x0
  402864:	b.ne	402888 <ferror@plt+0x948>  // b.any
  402868:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  40286c:	add	x3, x0, #0x2c8
  402870:	mov	w2, #0xdd                  	// #221
  402874:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402878:	add	x1, x0, #0x4c8
  40287c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402880:	add	x0, x0, #0x4e0
  402884:	bl	401ed0 <__assert_fail@plt>
  402888:	mov	w1, #0x2e                  	// #46
  40288c:	ldr	x0, [sp, #24]
  402890:	bl	401df0 <strchr@plt>
  402894:	str	x0, [sp, #48]
  402898:	ldr	x0, [sp, #48]
  40289c:	cmp	x0, #0x0
  4028a0:	b.eq	402900 <ferror@plt+0x9c0>  // b.none
  4028a4:	ldr	x0, [sp, #48]
  4028a8:	strb	wzr, [x0]
  4028ac:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4028b0:	add	x1, x0, #0x360
  4028b4:	ldr	x0, [sp, #24]
  4028b8:	bl	402704 <ferror@plt+0x7c4>
  4028bc:	str	w0, [sp, #60]
  4028c0:	ldr	w0, [sp, #60]
  4028c4:	cmp	w0, #0x0
  4028c8:	b.ge	4028e8 <ferror@plt+0x9a8>  // b.tcont
  4028cc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4028d0:	add	x0, x0, #0x4e8
  4028d4:	bl	401ef0 <gettext@plt>
  4028d8:	ldr	x2, [sp, #24]
  4028dc:	mov	x1, x0
  4028e0:	mov	w0, #0x1                   	// #1
  4028e4:	bl	401ea0 <errx@plt>
  4028e8:	ldr	x0, [sp, #48]
  4028ec:	add	x0, x0, #0x1
  4028f0:	str	x0, [sp, #48]
  4028f4:	ldr	x0, [sp, #48]
  4028f8:	str	x0, [sp, #24]
  4028fc:	b	402908 <ferror@plt+0x9c8>
  402900:	mov	w0, #0x8                   	// #8
  402904:	str	w0, [sp, #60]
  402908:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40290c:	add	x1, x0, #0x290
  402910:	ldr	x0, [sp, #24]
  402914:	bl	402704 <ferror@plt+0x7c4>
  402918:	str	w0, [sp, #44]
  40291c:	ldr	w0, [sp, #44]
  402920:	cmp	w0, #0x0
  402924:	b.ge	402944 <ferror@plt+0xa04>  // b.tcont
  402928:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40292c:	add	x0, x0, #0x508
  402930:	bl	401ef0 <gettext@plt>
  402934:	ldr	x2, [sp, #24]
  402938:	mov	x1, x0
  40293c:	mov	w0, #0x1                   	// #1
  402940:	bl	401ea0 <errx@plt>
  402944:	ldr	w0, [sp, #60]
  402948:	cmp	w0, #0x0
  40294c:	b.ne	402958 <ferror@plt+0xa18>  // b.any
  402950:	mov	w0, #0x8                   	// #8
  402954:	str	w0, [sp, #60]
  402958:	ldr	w0, [sp, #44]
  40295c:	and	w1, w0, #0x7
  402960:	ldr	w0, [sp, #60]
  402964:	and	w0, w0, #0x3f8
  402968:	orr	w0, w1, w0
  40296c:	ldp	x29, x30, [sp], #64
  402970:	ret
  402974:	stp	x29, x30, [sp, #-64]!
  402978:	mov	x29, sp
  40297c:	str	x0, [sp, #40]
  402980:	str	x1, [sp, #32]
  402984:	str	x2, [sp, #24]
  402988:	mov	w0, #0xffffffff            	// #-1
  40298c:	str	w0, [sp, #60]
  402990:	mov	w0, #0xffffffff            	// #-1
  402994:	str	w0, [sp, #52]
  402998:	ldr	x0, [sp, #32]
  40299c:	bl	401ac0 <strlen@plt>
  4029a0:	cmp	x0, #0x6b
  4029a4:	b.ls	4029c4 <ferror@plt+0xa84>  // b.plast
  4029a8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4029ac:	add	x0, x0, #0x528
  4029b0:	bl	401ef0 <gettext@plt>
  4029b4:	ldr	x2, [sp, #32]
  4029b8:	mov	x1, x0
  4029bc:	mov	w0, #0x1                   	// #1
  4029c0:	bl	401ea0 <errx@plt>
  4029c4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4029c8:	add	x0, x0, #0x520
  4029cc:	mov	w1, #0x1                   	// #1
  4029d0:	strh	w1, [x0]
  4029d4:	ldr	x1, [sp, #32]
  4029d8:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4029dc:	add	x0, x0, #0x522
  4029e0:	bl	401e20 <strcpy@plt>
  4029e4:	mov	w0, #0x2                   	// #2
  4029e8:	str	w0, [sp, #56]
  4029ec:	b	402ac0 <ferror@plt+0xb80>
  4029f0:	mov	w0, #0xffffffff            	// #-1
  4029f4:	str	w0, [sp, #48]
  4029f8:	ldr	w0, [sp, #56]
  4029fc:	cmp	w0, #0x2
  402a00:	b.ne	402a28 <ferror@plt+0xae8>  // b.any
  402a04:	ldr	x0, [sp, #24]
  402a08:	ldr	w0, [x0]
  402a0c:	and	w0, w0, #0x2
  402a10:	cmp	w0, #0x0
  402a14:	b.eq	402a28 <ferror@plt+0xae8>  // b.none
  402a18:	mov	w0, #0x2                   	// #2
  402a1c:	str	w0, [sp, #48]
  402a20:	mov	w0, #0x2                   	// #2
  402a24:	str	w0, [sp, #52]
  402a28:	ldr	w0, [sp, #56]
  402a2c:	cmp	w0, #0x1
  402a30:	b.ne	402a58 <ferror@plt+0xb18>  // b.any
  402a34:	ldr	x0, [sp, #24]
  402a38:	ldr	w0, [x0]
  402a3c:	and	w0, w0, #0x4
  402a40:	cmp	w0, #0x0
  402a44:	b.eq	402a58 <ferror@plt+0xb18>  // b.none
  402a48:	mov	w0, #0x1                   	// #1
  402a4c:	str	w0, [sp, #48]
  402a50:	mov	w0, #0x4                   	// #4
  402a54:	str	w0, [sp, #52]
  402a58:	ldr	w0, [sp, #48]
  402a5c:	cmn	w0, #0x1
  402a60:	b.eq	402ab0 <ferror@plt+0xb70>  // b.none
  402a64:	mov	w2, #0x0                   	// #0
  402a68:	ldr	w1, [sp, #48]
  402a6c:	mov	w0, #0x1                   	// #1
  402a70:	bl	401e00 <socket@plt>
  402a74:	str	w0, [sp, #60]
  402a78:	ldr	w0, [sp, #60]
  402a7c:	cmn	w0, #0x1
  402a80:	b.eq	402ab0 <ferror@plt+0xb70>  // b.none
  402a84:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  402a88:	add	x0, x0, #0x520
  402a8c:	mov	w2, #0x6e                  	// #110
  402a90:	mov	x1, x0
  402a94:	ldr	w0, [sp, #60]
  402a98:	bl	401dc0 <connect@plt>
  402a9c:	cmn	w0, #0x1
  402aa0:	b.ne	402ad0 <ferror@plt+0xb90>  // b.any
  402aa4:	ldr	w0, [sp, #60]
  402aa8:	bl	401cc0 <close@plt>
  402aac:	b	402ab4 <ferror@plt+0xb74>
  402ab0:	nop
  402ab4:	ldr	w0, [sp, #56]
  402ab8:	sub	w0, w0, #0x1
  402abc:	str	w0, [sp, #56]
  402ac0:	ldr	w0, [sp, #56]
  402ac4:	cmp	w0, #0x0
  402ac8:	b.ne	4029f0 <ferror@plt+0xab0>  // b.any
  402acc:	b	402ad4 <ferror@plt+0xb94>
  402ad0:	nop
  402ad4:	ldr	w0, [sp, #56]
  402ad8:	cmp	w0, #0x0
  402adc:	b.ne	402b1c <ferror@plt+0xbdc>  // b.any
  402ae0:	ldr	x0, [sp, #40]
  402ae4:	ldrb	w0, [x0, #120]
  402ae8:	and	w0, w0, #0x1
  402aec:	and	w0, w0, #0xff
  402af0:	cmp	w0, #0x0
  402af4:	b.eq	402b14 <ferror@plt+0xbd4>  // b.none
  402af8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402afc:	add	x0, x0, #0x548
  402b00:	bl	401ef0 <gettext@plt>
  402b04:	ldr	x2, [sp, #32]
  402b08:	mov	x1, x0
  402b0c:	mov	w0, #0x1                   	// #1
  402b10:	bl	401f20 <err@plt>
  402b14:	mov	w0, #0xffffffff            	// #-1
  402b18:	b	402b4c <ferror@plt+0xc0c>
  402b1c:	ldr	w0, [sp, #52]
  402b20:	cmp	w0, #0x0
  402b24:	b.le	402b48 <ferror@plt+0xc08>
  402b28:	ldr	x0, [sp, #24]
  402b2c:	ldr	w0, [x0]
  402b30:	ldr	w1, [sp, #52]
  402b34:	cmp	w1, w0
  402b38:	b.eq	402b48 <ferror@plt+0xc08>  // b.none
  402b3c:	ldr	x0, [sp, #24]
  402b40:	ldr	w1, [sp, #52]
  402b44:	str	w1, [x0]
  402b48:	ldr	w0, [sp, #60]
  402b4c:	ldp	x29, x30, [sp], #64
  402b50:	ret
  402b54:	stp	x29, x30, [sp, #-160]!
  402b58:	mov	x29, sp
  402b5c:	str	x19, [sp, #16]
  402b60:	str	x0, [sp, #56]
  402b64:	str	x1, [sp, #48]
  402b68:	str	x2, [sp, #40]
  402b6c:	mov	w0, #0xffffffff            	// #-1
  402b70:	str	w0, [sp, #148]
  402b74:	ldr	x0, [sp, #48]
  402b78:	str	x0, [sp, #136]
  402b7c:	mov	w0, #0x2                   	// #2
  402b80:	str	w0, [sp, #152]
  402b84:	b	402d2c <ferror@plt+0xdec>
  402b88:	add	x0, sp, #0x50
  402b8c:	mov	x2, #0x30                  	// #48
  402b90:	mov	w1, #0x0                   	// #0
  402b94:	bl	401c50 <memset@plt>
  402b98:	ldr	w0, [sp, #152]
  402b9c:	cmp	w0, #0x2
  402ba0:	b.ne	402be0 <ferror@plt+0xca0>  // b.any
  402ba4:	ldr	x0, [sp, #40]
  402ba8:	ldr	w0, [x0]
  402bac:	and	w0, w0, #0x2
  402bb0:	cmp	w0, #0x0
  402bb4:	b.eq	402be0 <ferror@plt+0xca0>  // b.none
  402bb8:	mov	w0, #0x2                   	// #2
  402bbc:	str	w0, [sp, #88]
  402bc0:	mov	w0, #0x2                   	// #2
  402bc4:	str	w0, [sp, #148]
  402bc8:	ldr	x0, [sp, #48]
  402bcc:	cmp	x0, #0x0
  402bd0:	b.ne	402be0 <ferror@plt+0xca0>  // b.any
  402bd4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402bd8:	add	x0, x0, #0x470
  402bdc:	str	x0, [sp, #136]
  402be0:	ldr	w0, [sp, #152]
  402be4:	cmp	w0, #0x1
  402be8:	b.ne	402c28 <ferror@plt+0xce8>  // b.any
  402bec:	ldr	x0, [sp, #40]
  402bf0:	ldr	w0, [x0]
  402bf4:	and	w0, w0, #0x4
  402bf8:	cmp	w0, #0x0
  402bfc:	b.eq	402c28 <ferror@plt+0xce8>  // b.none
  402c00:	mov	w0, #0x1                   	// #1
  402c04:	str	w0, [sp, #88]
  402c08:	mov	w0, #0x4                   	// #4
  402c0c:	str	w0, [sp, #148]
  402c10:	ldr	x0, [sp, #48]
  402c14:	cmp	x0, #0x0
  402c18:	b.ne	402c28 <ferror@plt+0xce8>  // b.any
  402c1c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402c20:	add	x0, x0, #0x558
  402c24:	str	x0, [sp, #136]
  402c28:	ldr	w0, [sp, #88]
  402c2c:	cmp	w0, #0x0
  402c30:	b.eq	402d1c <ferror@plt+0xddc>  // b.none
  402c34:	str	wzr, [sp, #84]
  402c38:	add	x1, sp, #0x48
  402c3c:	add	x0, sp, #0x50
  402c40:	mov	x3, x1
  402c44:	mov	x2, x0
  402c48:	ldr	x1, [sp, #136]
  402c4c:	ldr	x0, [sp, #56]
  402c50:	bl	401e40 <getaddrinfo@plt>
  402c54:	str	w0, [sp, #132]
  402c58:	ldr	w0, [sp, #132]
  402c5c:	cmp	w0, #0x0
  402c60:	b.eq	402c94 <ferror@plt+0xd54>  // b.none
  402c64:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402c68:	add	x0, x0, #0x568
  402c6c:	bl	401ef0 <gettext@plt>
  402c70:	mov	x19, x0
  402c74:	ldr	w0, [sp, #132]
  402c78:	bl	401a70 <gai_strerror@plt>
  402c7c:	mov	x4, x0
  402c80:	ldr	x3, [sp, #136]
  402c84:	ldr	x2, [sp, #56]
  402c88:	mov	x1, x19
  402c8c:	mov	w0, #0x1                   	// #1
  402c90:	bl	401ea0 <errx@plt>
  402c94:	ldr	x0, [sp, #72]
  402c98:	ldr	w3, [x0, #4]
  402c9c:	ldr	x0, [sp, #72]
  402ca0:	ldr	w1, [x0, #8]
  402ca4:	ldr	x0, [sp, #72]
  402ca8:	ldr	w0, [x0, #12]
  402cac:	mov	w2, w0
  402cb0:	mov	w0, w3
  402cb4:	bl	401e00 <socket@plt>
  402cb8:	str	w0, [sp, #156]
  402cbc:	ldr	w0, [sp, #156]
  402cc0:	cmn	w0, #0x1
  402cc4:	b.ne	402cd4 <ferror@plt+0xd94>  // b.any
  402cc8:	ldr	x0, [sp, #72]
  402ccc:	bl	401a90 <freeaddrinfo@plt>
  402cd0:	b	402d20 <ferror@plt+0xde0>
  402cd4:	ldr	x0, [sp, #72]
  402cd8:	ldr	x0, [x0, #24]
  402cdc:	mov	x1, x0
  402ce0:	ldr	x0, [sp, #72]
  402ce4:	ldr	w0, [x0, #16]
  402ce8:	mov	w2, w0
  402cec:	ldr	w0, [sp, #156]
  402cf0:	bl	401dc0 <connect@plt>
  402cf4:	cmn	w0, #0x1
  402cf8:	b.ne	402d10 <ferror@plt+0xdd0>  // b.any
  402cfc:	ldr	x0, [sp, #72]
  402d00:	bl	401a90 <freeaddrinfo@plt>
  402d04:	ldr	w0, [sp, #156]
  402d08:	bl	401cc0 <close@plt>
  402d0c:	b	402d20 <ferror@plt+0xde0>
  402d10:	ldr	x0, [sp, #72]
  402d14:	bl	401a90 <freeaddrinfo@plt>
  402d18:	b	402d38 <ferror@plt+0xdf8>
  402d1c:	nop
  402d20:	ldr	w0, [sp, #152]
  402d24:	sub	w0, w0, #0x1
  402d28:	str	w0, [sp, #152]
  402d2c:	ldr	w0, [sp, #152]
  402d30:	cmp	w0, #0x0
  402d34:	b.ne	402b88 <ferror@plt+0xc48>  // b.any
  402d38:	ldr	w0, [sp, #152]
  402d3c:	cmp	w0, #0x0
  402d40:	b.ne	402d64 <ferror@plt+0xe24>  // b.any
  402d44:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402d48:	add	x0, x0, #0x590
  402d4c:	bl	401ef0 <gettext@plt>
  402d50:	ldr	x3, [sp, #136]
  402d54:	ldr	x2, [sp, #56]
  402d58:	mov	x1, x0
  402d5c:	mov	w0, #0x1                   	// #1
  402d60:	bl	401ea0 <errx@plt>
  402d64:	ldr	w0, [sp, #148]
  402d68:	cmp	w0, #0x0
  402d6c:	b.le	402d90 <ferror@plt+0xe50>
  402d70:	ldr	x0, [sp, #40]
  402d74:	ldr	w0, [x0]
  402d78:	ldr	w1, [sp, #148]
  402d7c:	cmp	w1, w0
  402d80:	b.eq	402d90 <ferror@plt+0xe50>  // b.none
  402d84:	ldr	x0, [sp, #40]
  402d88:	ldr	w1, [sp, #148]
  402d8c:	str	w1, [x0]
  402d90:	ldr	w0, [sp, #156]
  402d94:	ldr	x19, [sp, #16]
  402d98:	ldp	x29, x30, [sp], #160
  402d9c:	ret
  402da0:	stp	x29, x30, [sp, #-96]!
  402da4:	mov	x29, sp
  402da8:	str	x0, [sp, #24]
  402dac:	str	x1, [sp, #16]
  402db0:	str	xzr, [sp, #40]
  402db4:	str	wzr, [sp, #80]
  402db8:	mov	w0, #0x8                   	// #8
  402dbc:	str	w0, [sp, #76]
  402dc0:	str	wzr, [sp, #72]
  402dc4:	mov	w0, #0xffffffff            	// #-1
  402dc8:	str	w0, [sp, #68]
  402dcc:	str	xzr, [sp, #32]
  402dd0:	ldrsw	x0, [sp, #76]
  402dd4:	lsl	x0, x0, #4
  402dd8:	bl	402380 <ferror@plt+0x440>
  402ddc:	str	x0, [sp, #88]
  402de0:	str	xzr, [sp, #40]
  402de4:	add	x1, sp, #0x20
  402de8:	add	x0, sp, #0x28
  402dec:	ldr	x2, [sp, #16]
  402df0:	bl	401d70 <getline@plt>
  402df4:	str	x0, [sp, #56]
  402df8:	ldr	x0, [sp, #56]
  402dfc:	cmn	x0, #0x1
  402e00:	b.eq	402e1c <ferror@plt+0xedc>  // b.none
  402e04:	ldr	x0, [sp, #40]
  402e08:	bl	4022b0 <ferror@plt+0x370>
  402e0c:	str	x0, [sp, #56]
  402e10:	ldr	x0, [sp, #56]
  402e14:	cmp	x0, #0x0
  402e18:	b.ne	402e44 <ferror@plt+0xf04>  // b.any
  402e1c:	ldr	x0, [sp, #40]
  402e20:	bl	401d80 <free@plt>
  402e24:	nop
  402e28:	ldr	x0, [sp, #24]
  402e2c:	ldrb	w0, [x0, #120]
  402e30:	and	w0, w0, #0x2
  402e34:	and	w0, w0, #0xff
  402e38:	cmp	w0, #0x0
  402e3c:	b.ne	403014 <ferror@plt+0x10d4>  // b.any
  402e40:	b	403004 <ferror@plt+0x10c4>
  402e44:	ldr	x3, [sp, #40]
  402e48:	mov	x2, #0x8                   	// #8
  402e4c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402e50:	add	x1, x0, #0x5b0
  402e54:	mov	x0, x3
  402e58:	bl	401c10 <strncmp@plt>
  402e5c:	cmp	w0, #0x0
  402e60:	b.ne	402f68 <ferror@plt+0x1028>  // b.any
  402e64:	ldr	w0, [sp, #68]
  402e68:	cmn	w0, #0x1
  402e6c:	b.ne	402e7c <ferror@plt+0xf3c>  // b.any
  402e70:	ldr	w0, [sp, #80]
  402e74:	str	w0, [sp, #68]
  402e78:	b	402f68 <ferror@plt+0x1028>
  402e7c:	ldrsw	x0, [sp, #68]
  402e80:	lsl	x0, x0, #4
  402e84:	ldr	x1, [sp, #88]
  402e88:	add	x0, x1, x0
  402e8c:	ldr	x2, [x0]
  402e90:	ldrsw	x0, [sp, #68]
  402e94:	lsl	x0, x0, #4
  402e98:	ldr	x1, [sp, #88]
  402e9c:	add	x0, x1, x0
  402ea0:	ldr	x1, [x0, #8]
  402ea4:	ldr	x0, [sp, #56]
  402ea8:	add	x0, x1, x0
  402eac:	sub	x0, x0, #0x6
  402eb0:	mov	x1, x0
  402eb4:	mov	x0, x2
  402eb8:	bl	4023d0 <ferror@plt+0x490>
  402ebc:	str	x0, [sp, #48]
  402ec0:	ldrsw	x0, [sp, #68]
  402ec4:	lsl	x0, x0, #4
  402ec8:	ldr	x1, [sp, #88]
  402ecc:	add	x0, x1, x0
  402ed0:	ldr	x1, [sp, #48]
  402ed4:	str	x1, [x0]
  402ed8:	ldrsw	x0, [sp, #68]
  402edc:	lsl	x0, x0, #4
  402ee0:	ldr	x1, [sp, #88]
  402ee4:	add	x0, x1, x0
  402ee8:	ldr	x0, [x0, #8]
  402eec:	ldr	x1, [sp, #48]
  402ef0:	add	x0, x1, x0
  402ef4:	str	x0, [sp, #48]
  402ef8:	ldr	x0, [sp, #48]
  402efc:	add	x1, x0, #0x1
  402f00:	str	x1, [sp, #48]
  402f04:	mov	w1, #0xa                   	// #10
  402f08:	strb	w1, [x0]
  402f0c:	ldr	x0, [sp, #40]
  402f10:	add	x1, x0, #0x8
  402f14:	ldr	x0, [sp, #56]
  402f18:	sub	x0, x0, #0x8
  402f1c:	mov	x2, x0
  402f20:	ldr	x0, [sp, #48]
  402f24:	bl	401a50 <memcpy@plt>
  402f28:	ldr	x0, [sp, #40]
  402f2c:	bl	401d80 <free@plt>
  402f30:	ldrsw	x0, [sp, #68]
  402f34:	lsl	x0, x0, #4
  402f38:	ldr	x1, [sp, #88]
  402f3c:	add	x0, x1, x0
  402f40:	ldr	x1, [x0, #8]
  402f44:	ldr	x0, [sp, #56]
  402f48:	add	x1, x1, x0
  402f4c:	ldrsw	x0, [sp, #68]
  402f50:	lsl	x0, x0, #4
  402f54:	ldr	x2, [sp, #88]
  402f58:	add	x0, x2, x0
  402f5c:	sub	x1, x1, #0x7
  402f60:	str	x1, [x0, #8]
  402f64:	b	403000 <ferror@plt+0x10c0>
  402f68:	ldr	w1, [sp, #80]
  402f6c:	ldr	w0, [sp, #76]
  402f70:	cmp	w1, w0
  402f74:	b.ne	402fc4 <ferror@plt+0x1084>  // b.any
  402f78:	ldr	w0, [sp, #76]
  402f7c:	lsl	w0, w0, #1
  402f80:	str	w0, [sp, #76]
  402f84:	ldr	w0, [sp, #76]
  402f88:	cmp	w0, #0x400
  402f8c:	b.le	402fac <ferror@plt+0x106c>
  402f90:	adrp	x0, 409000 <ferror@plt+0x70c0>
  402f94:	add	x0, x0, #0x5c0
  402f98:	bl	401ef0 <gettext@plt>
  402f9c:	mov	w2, #0x400                 	// #1024
  402fa0:	mov	x1, x0
  402fa4:	mov	w0, #0x1                   	// #1
  402fa8:	bl	401ea0 <errx@plt>
  402fac:	ldrsw	x0, [sp, #76]
  402fb0:	lsl	x0, x0, #4
  402fb4:	mov	x1, x0
  402fb8:	ldr	x0, [sp, #88]
  402fbc:	bl	4023d0 <ferror@plt+0x490>
  402fc0:	str	x0, [sp, #88]
  402fc4:	ldrsw	x0, [sp, #80]
  402fc8:	lsl	x0, x0, #4
  402fcc:	ldr	x1, [sp, #88]
  402fd0:	add	x0, x1, x0
  402fd4:	ldr	x1, [sp, #40]
  402fd8:	str	x1, [x0]
  402fdc:	ldrsw	x0, [sp, #80]
  402fe0:	lsl	x0, x0, #4
  402fe4:	ldr	x1, [sp, #88]
  402fe8:	add	x0, x1, x0
  402fec:	ldr	x1, [sp, #56]
  402ff0:	str	x1, [x0, #8]
  402ff4:	ldr	w0, [sp, #80]
  402ff8:	add	w0, w0, #0x1
  402ffc:	str	w0, [sp, #80]
  403000:	b	402de0 <ferror@plt+0xea0>
  403004:	ldr	w1, [sp, #80]
  403008:	ldr	x0, [sp, #88]
  40300c:	bl	401e70 <sd_journal_sendv@plt>
  403010:	str	w0, [sp, #72]
  403014:	ldr	x0, [sp, #24]
  403018:	ldrb	w0, [x0, #120]
  40301c:	and	w0, w0, #0x8
  403020:	and	w0, w0, #0xff
  403024:	cmp	w0, #0x0
  403028:	b.eq	403084 <ferror@plt+0x1144>  // b.none
  40302c:	str	wzr, [sp, #84]
  403030:	b	403074 <ferror@plt+0x1134>
  403034:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  403038:	add	x0, x0, #0x4e8
  40303c:	ldr	x3, [x0]
  403040:	ldrsw	x0, [sp, #84]
  403044:	lsl	x0, x0, #4
  403048:	ldr	x1, [sp, #88]
  40304c:	add	x0, x1, x0
  403050:	ldr	x0, [x0]
  403054:	mov	x2, x0
  403058:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40305c:	add	x1, x0, #0x5e8
  403060:	mov	x0, x3
  403064:	bl	401f10 <fprintf@plt>
  403068:	ldr	w0, [sp, #84]
  40306c:	add	w0, w0, #0x1
  403070:	str	w0, [sp, #84]
  403074:	ldr	w1, [sp, #84]
  403078:	ldr	w0, [sp, #80]
  40307c:	cmp	w1, w0
  403080:	b.lt	403034 <ferror@plt+0x10f4>  // b.tstop
  403084:	str	wzr, [sp, #84]
  403088:	b	4030b0 <ferror@plt+0x1170>
  40308c:	ldrsw	x0, [sp, #84]
  403090:	lsl	x0, x0, #4
  403094:	ldr	x1, [sp, #88]
  403098:	add	x0, x1, x0
  40309c:	ldr	x0, [x0]
  4030a0:	bl	401d80 <free@plt>
  4030a4:	ldr	w0, [sp, #84]
  4030a8:	add	w0, w0, #0x1
  4030ac:	str	w0, [sp, #84]
  4030b0:	ldr	w1, [sp, #84]
  4030b4:	ldr	w0, [sp, #80]
  4030b8:	cmp	w1, w0
  4030bc:	b.lt	40308c <ferror@plt+0x114c>  // b.tstop
  4030c0:	ldr	x0, [sp, #88]
  4030c4:	bl	401d80 <free@plt>
  4030c8:	ldr	w0, [sp, #72]
  4030cc:	ldp	x29, x30, [sp], #96
  4030d0:	ret
  4030d4:	stp	x29, x30, [sp, #-32]!
  4030d8:	mov	x29, sp
  4030dc:	bl	401f00 <getlogin@plt>
  4030e0:	str	x0, [sp, #24]
  4030e4:	ldr	x0, [sp, #24]
  4030e8:	cmp	x0, #0x0
  4030ec:	b.eq	403100 <ferror@plt+0x11c0>  // b.none
  4030f0:	ldr	x0, [sp, #24]
  4030f4:	ldrsb	w0, [x0]
  4030f8:	cmp	w0, #0x0
  4030fc:	b.ne	403130 <ferror@plt+0x11f0>  // b.any
  403100:	bl	401b20 <geteuid@plt>
  403104:	bl	401d30 <getpwuid@plt>
  403108:	str	x0, [sp, #16]
  40310c:	ldr	x0, [sp, #16]
  403110:	cmp	x0, #0x0
  403114:	b.eq	403124 <ferror@plt+0x11e4>  // b.none
  403118:	ldr	x0, [sp, #16]
  40311c:	ldr	x0, [x0]
  403120:	b	40312c <ferror@plt+0x11ec>
  403124:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403128:	add	x0, x0, #0x5f0
  40312c:	str	x0, [sp, #24]
  403130:	ldr	x0, [sp, #24]
  403134:	ldp	x29, x30, [sp], #32
  403138:	ret
  40313c:	stp	x29, x30, [sp, #-48]!
  403140:	mov	x29, sp
  403144:	add	x0, sp, #0x18
  403148:	mov	x1, #0x0                   	// #0
  40314c:	bl	401c60 <gettimeofday@plt>
  403150:	add	x0, sp, #0x18
  403154:	bl	401bb0 <localtime@plt>
  403158:	str	x0, [sp, #40]
  40315c:	ldr	x0, [sp, #40]
  403160:	ldr	w1, [x0, #16]
  403164:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403168:	add	x0, x0, #0x330
  40316c:	sxtw	x1, w1
  403170:	ldr	x1, [x0, x1, lsl #3]
  403174:	ldr	x0, [sp, #40]
  403178:	ldr	w2, [x0, #12]
  40317c:	ldr	x0, [sp, #40]
  403180:	ldr	w3, [x0, #8]
  403184:	ldr	x0, [sp, #40]
  403188:	ldr	w4, [x0, #4]
  40318c:	ldr	x0, [sp, #40]
  403190:	ldr	w0, [x0]
  403194:	mov	w7, w0
  403198:	mov	w6, w4
  40319c:	mov	w5, w3
  4031a0:	mov	w4, w2
  4031a4:	mov	x3, x1
  4031a8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4031ac:	add	x2, x0, #0x600
  4031b0:	mov	x1, #0x20                  	// #32
  4031b4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4031b8:	add	x0, x0, #0x590
  4031bc:	bl	401b70 <snprintf@plt>
  4031c0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4031c4:	add	x0, x0, #0x590
  4031c8:	ldp	x29, x30, [sp], #48
  4031cc:	ret
  4031d0:	stp	x29, x30, [sp, #-288]!
  4031d4:	mov	x29, sp
  4031d8:	str	x19, [sp, #16]
  4031dc:	str	x0, [sp, #40]
  4031e0:	str	x1, [sp, #32]
  4031e4:	str	wzr, [sp, #284]
  4031e8:	str	xzr, [sp, #136]
  4031ec:	ldr	x0, [sp, #40]
  4031f0:	ldrb	w0, [x0, #120]
  4031f4:	and	w0, w0, #0x2
  4031f8:	and	w0, w0, #0xff
  4031fc:	cmp	w0, #0x0
  403200:	b.ne	40321c <ferror@plt+0x12dc>  // b.any
  403204:	ldr	x0, [sp, #40]
  403208:	ldr	w0, [x0]
  40320c:	cmp	w0, #0x0
  403210:	b.ge	40321c <ferror@plt+0x12dc>  // b.tcont
  403214:	ldr	x0, [sp, #40]
  403218:	bl	404870 <ferror@plt+0x2930>
  40321c:	ldr	x0, [sp, #40]
  403220:	ldrb	w0, [x0, #121]
  403224:	and	w0, w0, #0x1
  403228:	and	w0, w0, #0xff
  40322c:	cmp	w0, #0x0
  403230:	b.eq	403318 <ferror@plt+0x13d8>  // b.none
  403234:	ldr	x0, [sp, #40]
  403238:	ldr	x0, [x0, #16]
  40323c:	bl	401ac0 <strlen@plt>
  403240:	mov	x19, x0
  403244:	ldr	x0, [sp, #32]
  403248:	bl	401ac0 <strlen@plt>
  40324c:	add	x0, x19, x0
  403250:	add	x3, sp, #0x88
  403254:	mov	x2, x0
  403258:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40325c:	add	x1, x0, #0x620
  403260:	mov	x0, x3
  403264:	bl	4024f8 <ferror@plt+0x5b8>
  403268:	sxtw	x0, w0
  40326c:	str	x0, [sp, #272]
  403270:	ldr	w0, [sp, #284]
  403274:	cmp	w0, #0x3
  403278:	b.ls	40329c <ferror@plt+0x135c>  // b.plast
  40327c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403280:	add	x3, x0, #0x390
  403284:	mov	w2, #0x1d1                 	// #465
  403288:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40328c:	add	x1, x0, #0x4c8
  403290:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403294:	add	x0, x0, #0x628
  403298:	bl	401ed0 <__assert_fail@plt>
  40329c:	ldr	w0, [sp, #284]
  4032a0:	cmp	w0, #0x0
  4032a4:	b.ge	4032c8 <ferror@plt+0x1388>  // b.tcont
  4032a8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4032ac:	add	x3, x0, #0x390
  4032b0:	mov	w2, #0x1d1                 	// #465
  4032b4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4032b8:	add	x1, x0, #0x4c8
  4032bc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4032c0:	add	x0, x0, #0x650
  4032c4:	bl	401ed0 <__assert_fail@plt>
  4032c8:	ldr	w0, [sp, #284]
  4032cc:	add	w1, w0, #0x1
  4032d0:	str	w1, [sp, #284]
  4032d4:	add	x1, sp, #0x90
  4032d8:	sxtw	x0, w0
  4032dc:	lsl	x0, x0, #4
  4032e0:	add	x0, x1, x0
  4032e4:	str	x0, [sp, #264]
  4032e8:	ldr	x1, [sp, #136]
  4032ec:	ldr	x0, [sp, #264]
  4032f0:	str	x1, [x0]
  4032f4:	ldr	x0, [sp, #272]
  4032f8:	cmp	x0, #0x0
  4032fc:	b.ne	40330c <ferror@plt+0x13cc>  // b.any
  403300:	ldr	x0, [sp, #136]
  403304:	bl	401ac0 <strlen@plt>
  403308:	b	403310 <ferror@plt+0x13d0>
  40330c:	ldr	x0, [sp, #272]
  403310:	ldr	x1, [sp, #264]
  403314:	str	x0, [x1, #8]
  403318:	ldr	w0, [sp, #284]
  40331c:	cmp	w0, #0x3
  403320:	b.ls	403344 <ferror@plt+0x1404>  // b.plast
  403324:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403328:	add	x3, x0, #0x390
  40332c:	mov	w2, #0x1d5                 	// #469
  403330:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403334:	add	x1, x0, #0x4c8
  403338:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40333c:	add	x0, x0, #0x628
  403340:	bl	401ed0 <__assert_fail@plt>
  403344:	ldr	w0, [sp, #284]
  403348:	cmp	w0, #0x0
  40334c:	b.ge	403370 <ferror@plt+0x1430>  // b.tcont
  403350:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403354:	add	x3, x0, #0x390
  403358:	mov	w2, #0x1d5                 	// #469
  40335c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403360:	add	x1, x0, #0x4c8
  403364:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403368:	add	x0, x0, #0x650
  40336c:	bl	401ed0 <__assert_fail@plt>
  403370:	ldr	w0, [sp, #284]
  403374:	add	w1, w0, #0x1
  403378:	str	w1, [sp, #284]
  40337c:	add	x1, sp, #0x90
  403380:	sxtw	x0, w0
  403384:	lsl	x0, x0, #4
  403388:	add	x0, x1, x0
  40338c:	str	x0, [sp, #256]
  403390:	ldr	x0, [sp, #40]
  403394:	ldr	x1, [x0, #16]
  403398:	ldr	x0, [sp, #256]
  40339c:	str	x1, [x0]
  4033a0:	ldr	x0, [sp, #40]
  4033a4:	ldr	x0, [x0, #16]
  4033a8:	bl	401ac0 <strlen@plt>
  4033ac:	mov	x1, x0
  4033b0:	ldr	x0, [sp, #256]
  4033b4:	str	x1, [x0, #8]
  4033b8:	ldr	w0, [sp, #284]
  4033bc:	cmp	w0, #0x3
  4033c0:	b.ls	4033e4 <ferror@plt+0x14a4>  // b.plast
  4033c4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4033c8:	add	x3, x0, #0x390
  4033cc:	mov	w2, #0x1d8                 	// #472
  4033d0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4033d4:	add	x1, x0, #0x4c8
  4033d8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4033dc:	add	x0, x0, #0x628
  4033e0:	bl	401ed0 <__assert_fail@plt>
  4033e4:	ldr	w0, [sp, #284]
  4033e8:	cmp	w0, #0x0
  4033ec:	b.ge	403410 <ferror@plt+0x14d0>  // b.tcont
  4033f0:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4033f4:	add	x3, x0, #0x390
  4033f8:	mov	w2, #0x1d8                 	// #472
  4033fc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403400:	add	x1, x0, #0x4c8
  403404:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403408:	add	x0, x0, #0x650
  40340c:	bl	401ed0 <__assert_fail@plt>
  403410:	ldr	w0, [sp, #284]
  403414:	add	w1, w0, #0x1
  403418:	str	w1, [sp, #284]
  40341c:	add	x1, sp, #0x90
  403420:	sxtw	x0, w0
  403424:	lsl	x0, x0, #4
  403428:	add	x0, x1, x0
  40342c:	str	x0, [sp, #248]
  403430:	ldr	x0, [sp, #248]
  403434:	ldr	x1, [sp, #32]
  403438:	str	x1, [x0]
  40343c:	ldr	x0, [sp, #32]
  403440:	bl	401ac0 <strlen@plt>
  403444:	mov	x1, x0
  403448:	ldr	x0, [sp, #248]
  40344c:	str	x1, [x0, #8]
  403450:	ldr	x0, [sp, #40]
  403454:	ldrb	w0, [x0, #120]
  403458:	and	w0, w0, #0x2
  40345c:	and	w0, w0, #0xff
  403460:	cmp	w0, #0x0
  403464:	b.ne	403668 <ferror@plt+0x1728>  // b.any
  403468:	ldr	x0, [sp, #40]
  40346c:	ldr	w0, [x0]
  403470:	cmp	w0, #0x0
  403474:	b.lt	403668 <ferror@plt+0x1728>  // b.tstop
  403478:	stp	xzr, xzr, [sp, #80]
  40347c:	stp	xzr, xzr, [sp, #96]
  403480:	stp	xzr, xzr, [sp, #112]
  403484:	str	xzr, [sp, #128]
  403488:	ldr	x0, [sp, #40]
  40348c:	ldr	w0, [x0, #64]
  403490:	cmp	w0, #0x4
  403494:	b.ne	403544 <ferror@plt+0x1604>  // b.any
  403498:	ldr	x0, [sp, #40]
  40349c:	ldrb	w0, [x0, #121]
  4034a0:	and	w0, w0, #0x1
  4034a4:	and	w0, w0, #0xff
  4034a8:	cmp	w0, #0x0
  4034ac:	b.ne	403544 <ferror@plt+0x1604>  // b.any
  4034b0:	ldr	w0, [sp, #284]
  4034b4:	cmp	w0, #0x3
  4034b8:	b.ls	4034dc <ferror@plt+0x159c>  // b.plast
  4034bc:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4034c0:	add	x3, x0, #0x390
  4034c4:	mov	w2, #0x1e7                 	// #487
  4034c8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4034cc:	add	x1, x0, #0x4c8
  4034d0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4034d4:	add	x0, x0, #0x628
  4034d8:	bl	401ed0 <__assert_fail@plt>
  4034dc:	ldr	w0, [sp, #284]
  4034e0:	cmp	w0, #0x0
  4034e4:	b.ge	403508 <ferror@plt+0x15c8>  // b.tcont
  4034e8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4034ec:	add	x3, x0, #0x390
  4034f0:	mov	w2, #0x1e7                 	// #487
  4034f4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4034f8:	add	x1, x0, #0x4c8
  4034fc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403500:	add	x0, x0, #0x650
  403504:	bl	401ed0 <__assert_fail@plt>
  403508:	ldr	w0, [sp, #284]
  40350c:	add	w1, w0, #0x1
  403510:	str	w1, [sp, #284]
  403514:	add	x1, sp, #0x90
  403518:	sxtw	x0, w0
  40351c:	lsl	x0, x0, #4
  403520:	add	x0, x1, x0
  403524:	str	x0, [sp, #240]
  403528:	ldr	x0, [sp, #240]
  40352c:	adrp	x1, 409000 <ferror@plt+0x70c0>
  403530:	add	x1, x1, #0x660
  403534:	str	x1, [x0]
  403538:	ldr	x0, [sp, #240]
  40353c:	mov	x1, #0x1                   	// #1
  403540:	str	x1, [x0, #8]
  403544:	add	x0, sp, #0x90
  403548:	str	x0, [sp, #96]
  40354c:	ldrsw	x0, [sp, #284]
  403550:	str	x0, [sp, #104]
  403554:	ldr	x0, [sp, #40]
  403558:	ldr	w0, [x0, #8]
  40355c:	cmp	w0, #0x0
  403560:	b.eq	403618 <ferror@plt+0x16d8>  // b.none
  403564:	ldr	x0, [sp, #40]
  403568:	ldr	x0, [x0, #48]
  40356c:	cmp	x0, #0x0
  403570:	b.ne	403618 <ferror@plt+0x16d8>  // b.any
  403574:	ldr	x0, [sp, #40]
  403578:	ldr	w19, [x0, #8]
  40357c:	bl	401bd0 <getpid@plt>
  403580:	cmp	w19, w0
  403584:	b.eq	403618 <ferror@plt+0x16d8>  // b.none
  403588:	bl	401b20 <geteuid@plt>
  40358c:	cmp	w0, #0x0
  403590:	b.ne	403618 <ferror@plt+0x16d8>  // b.any
  403594:	ldr	x0, [sp, #40]
  403598:	ldr	w0, [x0, #8]
  40359c:	mov	w1, #0x0                   	// #0
  4035a0:	bl	401b60 <kill@plt>
  4035a4:	cmp	w0, #0x0
  4035a8:	b.ne	403618 <ferror@plt+0x16d8>  // b.any
  4035ac:	add	x0, sp, #0x30
  4035b0:	str	x0, [sp, #112]
  4035b4:	mov	x0, #0x20                  	// #32
  4035b8:	str	x0, [sp, #120]
  4035bc:	ldr	x0, [sp, #120]
  4035c0:	cmp	x0, #0xf
  4035c4:	b.ls	4035d0 <ferror@plt+0x1690>  // b.plast
  4035c8:	ldr	x0, [sp, #112]
  4035cc:	b	4035d4 <ferror@plt+0x1694>
  4035d0:	mov	x0, #0x0                   	// #0
  4035d4:	str	x0, [sp, #232]
  4035d8:	ldr	x0, [sp, #232]
  4035dc:	mov	x1, #0x1c                  	// #28
  4035e0:	str	x1, [x0]
  4035e4:	ldr	x0, [sp, #232]
  4035e8:	mov	w1, #0x1                   	// #1
  4035ec:	str	w1, [x0, #8]
  4035f0:	ldr	x0, [sp, #232]
  4035f4:	mov	w1, #0x2                   	// #2
  4035f8:	str	w1, [x0, #12]
  4035fc:	ldr	x0, [sp, #232]
  403600:	add	x0, x0, #0x10
  403604:	str	x0, [sp, #224]
  403608:	ldr	x0, [sp, #40]
  40360c:	ldr	w1, [x0, #8]
  403610:	ldr	x0, [sp, #224]
  403614:	str	w1, [x0]
  403618:	ldr	x0, [sp, #40]
  40361c:	ldr	w0, [x0]
  403620:	add	x1, sp, #0x50
  403624:	mov	w2, #0x4000                	// #16384
  403628:	bl	401c70 <sendmsg@plt>
  40362c:	cmp	x0, #0x0
  403630:	b.ge	403668 <ferror@plt+0x1728>  // b.tcont
  403634:	ldr	x0, [sp, #40]
  403638:	bl	404870 <ferror@plt+0x2930>
  40363c:	ldr	x0, [sp, #40]
  403640:	ldr	w0, [x0]
  403644:	add	x1, sp, #0x50
  403648:	mov	w2, #0x4000                	// #16384
  40364c:	bl	401c70 <sendmsg@plt>
  403650:	cmp	x0, #0x0
  403654:	b.ge	403668 <ferror@plt+0x1728>  // b.tcont
  403658:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40365c:	add	x0, x0, #0x668
  403660:	bl	401ef0 <gettext@plt>
  403664:	bl	401d40 <warn@plt>
  403668:	ldr	x0, [sp, #40]
  40366c:	ldrb	w0, [x0, #120]
  403670:	and	w0, w0, #0x8
  403674:	and	w0, w0, #0xff
  403678:	cmp	w0, #0x0
  40367c:	b.eq	40375c <ferror@plt+0x181c>  // b.none
  403680:	ldr	w0, [sp, #284]
  403684:	sub	w0, w0, #0x1
  403688:	sxtw	x0, w0
  40368c:	lsl	x0, x0, #4
  403690:	add	x1, sp, #0x90
  403694:	ldr	x0, [x1, x0]
  403698:	ldrb	w1, [x0]
  40369c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4036a0:	add	x0, x0, #0x660
  4036a4:	ldrb	w0, [x0]
  4036a8:	cmp	w1, w0
  4036ac:	b.eq	403744 <ferror@plt+0x1804>  // b.none
  4036b0:	ldr	w0, [sp, #284]
  4036b4:	cmp	w0, #0x3
  4036b8:	b.ls	4036dc <ferror@plt+0x179c>  // b.plast
  4036bc:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4036c0:	add	x3, x0, #0x390
  4036c4:	mov	w2, #0x217                 	// #535
  4036c8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4036cc:	add	x1, x0, #0x4c8
  4036d0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4036d4:	add	x0, x0, #0x628
  4036d8:	bl	401ed0 <__assert_fail@plt>
  4036dc:	ldr	w0, [sp, #284]
  4036e0:	cmp	w0, #0x0
  4036e4:	b.ge	403708 <ferror@plt+0x17c8>  // b.tcont
  4036e8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4036ec:	add	x3, x0, #0x390
  4036f0:	mov	w2, #0x217                 	// #535
  4036f4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4036f8:	add	x1, x0, #0x4c8
  4036fc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403700:	add	x0, x0, #0x650
  403704:	bl	401ed0 <__assert_fail@plt>
  403708:	ldr	w0, [sp, #284]
  40370c:	add	w1, w0, #0x1
  403710:	str	w1, [sp, #284]
  403714:	add	x1, sp, #0x90
  403718:	sxtw	x0, w0
  40371c:	lsl	x0, x0, #4
  403720:	add	x0, x1, x0
  403724:	str	x0, [sp, #216]
  403728:	ldr	x0, [sp, #216]
  40372c:	adrp	x1, 409000 <ferror@plt+0x70c0>
  403730:	add	x1, x1, #0x660
  403734:	str	x1, [x0]
  403738:	ldr	x0, [sp, #216]
  40373c:	mov	x1, #0x1                   	// #1
  403740:	str	x1, [x0, #8]
  403744:	add	x0, sp, #0x90
  403748:	ldr	w2, [sp, #284]
  40374c:	mov	x1, x0
  403750:	mov	w0, #0x2                   	// #2
  403754:	bl	401e80 <writev@plt>
  403758:	str	x0, [sp, #208]
  40375c:	ldr	x0, [sp, #136]
  403760:	bl	401d80 <free@plt>
  403764:	nop
  403768:	ldr	x19, [sp, #16]
  40376c:	ldp	x29, x30, [sp], #288
  403770:	ret
  403774:	stp	x29, x30, [sp, #-96]!
  403778:	mov	x29, sp
  40377c:	stp	x19, x20, [sp, #16]
  403780:	str	x0, [sp, #40]
  403784:	strb	wzr, [sp, #48]
  403788:	ldr	x0, [sp, #40]
  40378c:	ldr	w0, [x0, #8]
  403790:	cmp	w0, #0x0
  403794:	b.eq	4037bc <ferror@plt+0x187c>  // b.none
  403798:	ldr	x0, [sp, #40]
  40379c:	ldr	w0, [x0, #8]
  4037a0:	add	x4, sp, #0x30
  4037a4:	mov	w3, w0
  4037a8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4037ac:	add	x2, x0, #0x680
  4037b0:	mov	x1, #0x1e                  	// #30
  4037b4:	mov	x0, x4
  4037b8:	bl	401b70 <snprintf@plt>
  4037bc:	bl	4025c0 <ferror@plt+0x680>
  4037c0:	str	x0, [sp, #88]
  4037c4:	ldr	x0, [sp, #88]
  4037c8:	cmp	x0, #0x0
  4037cc:	b.eq	4037f8 <ferror@plt+0x18b8>  // b.none
  4037d0:	mov	w1, #0x2e                  	// #46
  4037d4:	ldr	x0, [sp, #88]
  4037d8:	bl	401df0 <strchr@plt>
  4037dc:	str	x0, [sp, #80]
  4037e0:	ldr	x0, [sp, #80]
  4037e4:	cmp	x0, #0x0
  4037e8:	b.eq	403808 <ferror@plt+0x18c8>  // b.none
  4037ec:	ldr	x0, [sp, #80]
  4037f0:	strb	wzr, [x0]
  4037f4:	b	403808 <ferror@plt+0x18c8>
  4037f8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4037fc:	add	x0, x0, #0x688
  403800:	bl	40248c <ferror@plt+0x54c>
  403804:	str	x0, [sp, #88]
  403808:	ldr	x0, [sp, #40]
  40380c:	add	x19, x0, #0x10
  403810:	ldr	x0, [sp, #40]
  403814:	ldr	w20, [x0, #4]
  403818:	bl	40313c <ferror@plt+0x11fc>
  40381c:	mov	x2, x0
  403820:	ldr	x0, [sp, #40]
  403824:	ldr	x0, [x0, #24]
  403828:	add	x1, sp, #0x30
  40382c:	mov	x6, x1
  403830:	mov	x5, x0
  403834:	ldr	x4, [sp, #88]
  403838:	mov	x3, x2
  40383c:	mov	w2, w20
  403840:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403844:	add	x1, x0, #0x690
  403848:	mov	x0, x19
  40384c:	bl	4024f8 <ferror@plt+0x5b8>
  403850:	ldr	x0, [sp, #88]
  403854:	bl	401d80 <free@plt>
  403858:	nop
  40385c:	ldp	x19, x20, [sp, #16]
  403860:	ldp	x29, x30, [sp], #96
  403864:	ret
  403868:	sub	sp, sp, #0x10
  40386c:	str	x0, [sp, #8]
  403870:	ldr	x0, [sp, #8]
  403874:	add	x0, x0, #0x50
  403878:	add	sp, sp, #0x10
  40387c:	ret
  403880:	sub	sp, sp, #0x10
  403884:	str	x0, [sp, #8]
  403888:	ldr	x0, [sp, #8]
  40388c:	add	x0, x0, #0x60
  403890:	add	sp, sp, #0x10
  403894:	ret
  403898:	stp	x29, x30, [sp, #-64]!
  40389c:	mov	x29, sp
  4038a0:	str	x0, [sp, #24]
  4038a4:	str	x1, [sp, #16]
  4038a8:	ldr	x0, [sp, #24]
  4038ac:	cmp	x0, #0x0
  4038b0:	b.eq	4038c4 <ferror@plt+0x1984>  // b.none
  4038b4:	ldr	x0, [sp, #24]
  4038b8:	bl	4026dc <ferror@plt+0x79c>
  4038bc:	cmp	w0, #0x0
  4038c0:	b.eq	4038cc <ferror@plt+0x198c>  // b.none
  4038c4:	mov	w0, #0x0                   	// #0
  4038c8:	b	403940 <ferror@plt+0x1a00>
  4038cc:	ldr	x0, [sp, #24]
  4038d0:	ldr	x0, [x0]
  4038d4:	str	x0, [sp, #56]
  4038d8:	b	40392c <ferror@plt+0x19ec>
  4038dc:	ldr	x0, [sp, #56]
  4038e0:	str	x0, [sp, #48]
  4038e4:	ldr	x0, [sp, #48]
  4038e8:	sub	x0, x0, #0x10
  4038ec:	str	x0, [sp, #40]
  4038f0:	ldr	x0, [sp, #40]
  4038f4:	ldr	x0, [x0]
  4038f8:	cmp	x0, #0x0
  4038fc:	b.eq	403920 <ferror@plt+0x19e0>  // b.none
  403900:	ldr	x0, [sp, #40]
  403904:	ldr	x0, [x0]
  403908:	ldr	x1, [sp, #16]
  40390c:	bl	401d20 <strcmp@plt>
  403910:	cmp	w0, #0x0
  403914:	b.ne	403920 <ferror@plt+0x19e0>  // b.any
  403918:	mov	w0, #0x1                   	// #1
  40391c:	b	403940 <ferror@plt+0x1a00>
  403920:	ldr	x0, [sp, #56]
  403924:	ldr	x0, [x0]
  403928:	str	x0, [sp, #56]
  40392c:	ldr	x1, [sp, #56]
  403930:	ldr	x0, [sp, #24]
  403934:	cmp	x1, x0
  403938:	b.ne	4038dc <ferror@plt+0x199c>  // b.any
  40393c:	mov	w0, #0x0                   	// #0
  403940:	ldp	x29, x30, [sp], #64
  403944:	ret
  403948:	stp	x29, x30, [sp, #-48]!
  40394c:	mov	x29, sp
  403950:	str	x0, [sp, #24]
  403954:	str	x1, [sp, #16]
  403958:	ldr	x0, [sp, #16]
  40395c:	cmp	x0, #0x0
  403960:	b.ne	403984 <ferror@plt+0x1a44>  // b.any
  403964:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403968:	add	x3, x0, #0x3a8
  40396c:	mov	w2, #0x253                 	// #595
  403970:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403974:	add	x1, x0, #0x4c8
  403978:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40397c:	add	x0, x0, #0x6a8
  403980:	bl	401ed0 <__assert_fail@plt>
  403984:	ldr	x1, [sp, #16]
  403988:	ldr	x0, [sp, #24]
  40398c:	bl	403898 <ferror@plt+0x1958>
  403990:	cmp	w0, #0x0
  403994:	b.eq	4039b4 <ferror@plt+0x1a74>  // b.none
  403998:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40399c:	add	x0, x0, #0x6b0
  4039a0:	bl	401ef0 <gettext@plt>
  4039a4:	ldr	x2, [sp, #16]
  4039a8:	mov	x1, x0
  4039ac:	mov	w0, #0x1                   	// #1
  4039b0:	bl	401ea0 <errx@plt>
  4039b4:	mov	x1, #0x20                  	// #32
  4039b8:	mov	x0, #0x1                   	// #1
  4039bc:	bl	402428 <ferror@plt+0x4e8>
  4039c0:	str	x0, [sp, #40]
  4039c4:	ldr	x0, [sp, #40]
  4039c8:	add	x1, x0, #0x10
  4039cc:	ldr	x0, [sp, #40]
  4039d0:	str	x1, [x0, #16]
  4039d4:	ldr	x0, [sp, #40]
  4039d8:	add	x1, x0, #0x10
  4039dc:	ldr	x0, [sp, #40]
  4039e0:	str	x1, [x0, #24]
  4039e4:	ldr	x0, [sp, #16]
  4039e8:	bl	40248c <ferror@plt+0x54c>
  4039ec:	mov	x1, x0
  4039f0:	ldr	x0, [sp, #40]
  4039f4:	str	x1, [x0]
  4039f8:	ldr	x0, [sp, #40]
  4039fc:	add	x0, x0, #0x10
  403a00:	ldr	x1, [sp, #24]
  403a04:	bl	4026a8 <ferror@plt+0x768>
  403a08:	nop
  403a0c:	ldp	x29, x30, [sp], #48
  403a10:	ret
  403a14:	stp	x29, x30, [sp, #-48]!
  403a18:	mov	x29, sp
  403a1c:	str	x0, [sp, #24]
  403a20:	str	x1, [sp, #16]
  403a24:	ldr	x0, [sp, #24]
  403a28:	bl	4026dc <ferror@plt+0x79c>
  403a2c:	cmp	w0, #0x0
  403a30:	b.eq	403a50 <ferror@plt+0x1b10>  // b.none
  403a34:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403a38:	add	x0, x0, #0x6d8
  403a3c:	bl	401ef0 <gettext@plt>
  403a40:	ldr	x2, [sp, #16]
  403a44:	mov	x1, x0
  403a48:	mov	w0, #0x1                   	// #1
  403a4c:	bl	401ea0 <errx@plt>
  403a50:	ldr	x0, [sp, #16]
  403a54:	cmp	x0, #0x0
  403a58:	b.ne	403a7c <ferror@plt+0x1b3c>  // b.any
  403a5c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403a60:	add	x3, x0, #0x3c0
  403a64:	mov	w2, #0x266                 	// #614
  403a68:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403a6c:	add	x1, x0, #0x4c8
  403a70:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403a74:	add	x0, x0, #0x708
  403a78:	bl	401ed0 <__assert_fail@plt>
  403a7c:	ldr	x0, [sp, #24]
  403a80:	cmp	x0, #0x0
  403a84:	b.eq	403ab4 <ferror@plt+0x1b74>  // b.none
  403a88:	ldr	x0, [sp, #24]
  403a8c:	ldr	x0, [x0, #8]
  403a90:	ldr	x1, [sp, #24]
  403a94:	cmp	x1, x0
  403a98:	b.eq	403ab4 <ferror@plt+0x1b74>  // b.none
  403a9c:	ldr	x0, [sp, #24]
  403aa0:	ldr	x0, [x0, #8]
  403aa4:	str	x0, [sp, #40]
  403aa8:	ldr	x0, [sp, #40]
  403aac:	sub	x0, x0, #0x10
  403ab0:	b	403ab8 <ferror@plt+0x1b78>
  403ab4:	mov	x0, #0x0                   	// #0
  403ab8:	str	x0, [sp, #32]
  403abc:	ldr	x0, [sp, #32]
  403ac0:	add	x0, x0, #0x8
  403ac4:	ldr	x1, [sp, #16]
  403ac8:	bl	408f00 <ferror@plt+0x6fc0>
  403acc:	cmp	w0, #0x0
  403ad0:	b.eq	403ae4 <ferror@plt+0x1ba4>  // b.none
  403ad4:	mov	w1, #0x26b                 	// #619
  403ad8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403adc:	add	x0, x0, #0x4c8
  403ae0:	bl	402358 <ferror@plt+0x418>
  403ae4:	nop
  403ae8:	ldp	x29, x30, [sp], #48
  403aec:	ret
  403af0:	stp	x29, x30, [sp, #-304]!
  403af4:	mov	x29, sp
  403af8:	str	x0, [sp, #56]
  403afc:	str	x1, [sp, #48]
  403b00:	str	x2, [sp, #256]
  403b04:	str	x3, [sp, #264]
  403b08:	str	x4, [sp, #272]
  403b0c:	str	x5, [sp, #280]
  403b10:	str	x6, [sp, #288]
  403b14:	str	x7, [sp, #296]
  403b18:	str	q0, [sp, #128]
  403b1c:	str	q1, [sp, #144]
  403b20:	str	q2, [sp, #160]
  403b24:	str	q3, [sp, #176]
  403b28:	str	q4, [sp, #192]
  403b2c:	str	q5, [sp, #208]
  403b30:	str	q6, [sp, #224]
  403b34:	str	q7, [sp, #240]
  403b38:	ldr	x0, [sp, #56]
  403b3c:	bl	4026dc <ferror@plt+0x79c>
  403b40:	cmp	w0, #0x0
  403b44:	b.eq	403b68 <ferror@plt+0x1c28>  // b.none
  403b48:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403b4c:	add	x3, x0, #0x3e0
  403b50:	mov	w2, #0x274                 	// #628
  403b54:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403b58:	add	x1, x0, #0x4c8
  403b5c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403b60:	add	x0, x0, #0x710
  403b64:	bl	401ed0 <__assert_fail@plt>
  403b68:	ldr	x0, [sp, #48]
  403b6c:	cmp	x0, #0x0
  403b70:	b.ne	403b94 <ferror@plt+0x1c54>  // b.any
  403b74:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  403b78:	add	x3, x0, #0x3e0
  403b7c:	mov	w2, #0x275                 	// #629
  403b80:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403b84:	add	x1, x0, #0x4c8
  403b88:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403b8c:	add	x0, x0, #0x720
  403b90:	bl	401ed0 <__assert_fail@plt>
  403b94:	ldr	x0, [sp, #56]
  403b98:	cmp	x0, #0x0
  403b9c:	b.eq	403bcc <ferror@plt+0x1c8c>  // b.none
  403ba0:	ldr	x0, [sp, #56]
  403ba4:	ldr	x0, [x0, #8]
  403ba8:	ldr	x1, [sp, #56]
  403bac:	cmp	x1, x0
  403bb0:	b.eq	403bcc <ferror@plt+0x1c8c>  // b.none
  403bb4:	ldr	x0, [sp, #56]
  403bb8:	ldr	x0, [x0, #8]
  403bbc:	str	x0, [sp, #120]
  403bc0:	ldr	x0, [sp, #120]
  403bc4:	sub	x0, x0, #0x10
  403bc8:	b	403bd0 <ferror@plt+0x1c90>
  403bcc:	mov	x0, #0x0                   	// #0
  403bd0:	str	x0, [sp, #112]
  403bd4:	add	x0, sp, #0x130
  403bd8:	str	x0, [sp, #72]
  403bdc:	add	x0, sp, #0x130
  403be0:	str	x0, [sp, #80]
  403be4:	add	x0, sp, #0x100
  403be8:	str	x0, [sp, #88]
  403bec:	mov	w0, #0xffffffd0            	// #-48
  403bf0:	str	w0, [sp, #96]
  403bf4:	mov	w0, #0xffffff80            	// #-128
  403bf8:	str	w0, [sp, #100]
  403bfc:	ldr	x0, [sp, #112]
  403c00:	add	x4, x0, #0x8
  403c04:	add	x2, sp, #0x10
  403c08:	add	x3, sp, #0x48
  403c0c:	ldp	x0, x1, [x3]
  403c10:	stp	x0, x1, [x2]
  403c14:	ldp	x0, x1, [x3, #16]
  403c18:	stp	x0, x1, [x2, #16]
  403c1c:	add	x0, sp, #0x10
  403c20:	mov	x2, x0
  403c24:	ldr	x1, [sp, #48]
  403c28:	mov	x0, x4
  403c2c:	bl	4090f8 <ferror@plt+0x71b8>
  403c30:	str	w0, [sp, #108]
  403c34:	ldr	w0, [sp, #108]
  403c38:	cmp	w0, #0x0
  403c3c:	b.eq	403c50 <ferror@plt+0x1d10>  // b.none
  403c40:	mov	w1, #0x27d                 	// #637
  403c44:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403c48:	add	x0, x0, #0x4c8
  403c4c:	bl	402358 <ferror@plt+0x418>
  403c50:	nop
  403c54:	ldp	x29, x30, [sp], #304
  403c58:	ret
  403c5c:	stp	x29, x30, [sp, #-64]!
  403c60:	mov	x29, sp
  403c64:	str	x19, [sp, #16]
  403c68:	str	x0, [sp, #40]
  403c6c:	ldr	x0, [sp, #40]
  403c70:	ldr	x0, [x0, #8]
  403c74:	bl	402624 <ferror@plt+0x6e4>
  403c78:	cmp	w0, #0x0
  403c7c:	b.eq	403c88 <ferror@plt+0x1d48>  // b.none
  403c80:	mov	x0, #0x0                   	// #0
  403c84:	b	403cd4 <ferror@plt+0x1d94>
  403c88:	ldr	x0, [sp, #40]
  403c8c:	ldr	x19, [x0]
  403c90:	ldr	x0, [sp, #40]
  403c94:	ldr	x2, [x0, #8]
  403c98:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403c9c:	add	x1, x0, #0x728
  403ca0:	mov	x0, x2
  403ca4:	bl	408b38 <ferror@plt+0x6bf8>
  403ca8:	str	x0, [sp, #56]
  403cac:	add	x4, sp, #0x30
  403cb0:	ldr	x3, [sp, #56]
  403cb4:	mov	x2, x19
  403cb8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403cbc:	add	x1, x0, #0x730
  403cc0:	mov	x0, x4
  403cc4:	bl	4024f8 <ferror@plt+0x5b8>
  403cc8:	ldr	x0, [sp, #56]
  403ccc:	bl	401d80 <free@plt>
  403cd0:	ldr	x0, [sp, #48]
  403cd4:	ldr	x19, [sp, #16]
  403cd8:	ldp	x29, x30, [sp], #64
  403cdc:	ret
  403ce0:	stp	x29, x30, [sp, #-80]!
  403ce4:	mov	x29, sp
  403ce8:	str	x0, [sp, #24]
  403cec:	str	xzr, [sp, #64]
  403cf0:	ldr	x0, [sp, #24]
  403cf4:	ldr	x0, [x0]
  403cf8:	str	x0, [sp, #72]
  403cfc:	b	403d68 <ferror@plt+0x1e28>
  403d00:	ldr	x0, [sp, #72]
  403d04:	str	x0, [sp, #56]
  403d08:	ldr	x0, [sp, #56]
  403d0c:	sub	x0, x0, #0x10
  403d10:	str	x0, [sp, #48]
  403d14:	ldr	x0, [sp, #48]
  403d18:	bl	403c5c <ferror@plt+0x1d1c>
  403d1c:	str	x0, [sp, #40]
  403d20:	ldr	x0, [sp, #64]
  403d24:	str	x0, [sp, #32]
  403d28:	ldr	x0, [sp, #40]
  403d2c:	cmp	x0, #0x0
  403d30:	b.eq	403d58 <ferror@plt+0x1e18>  // b.none
  403d34:	ldr	x1, [sp, #40]
  403d38:	ldr	x0, [sp, #32]
  403d3c:	bl	407f08 <ferror@plt+0x5fc8>
  403d40:	str	x0, [sp, #64]
  403d44:	ldr	x0, [sp, #32]
  403d48:	bl	401d80 <free@plt>
  403d4c:	ldr	x0, [sp, #40]
  403d50:	bl	401d80 <free@plt>
  403d54:	b	403d5c <ferror@plt+0x1e1c>
  403d58:	nop
  403d5c:	ldr	x0, [sp, #72]
  403d60:	ldr	x0, [x0]
  403d64:	str	x0, [sp, #72]
  403d68:	ldr	x1, [sp, #72]
  403d6c:	ldr	x0, [sp, #24]
  403d70:	cmp	x1, x0
  403d74:	b.ne	403d00 <ferror@plt+0x1dc0>  // b.any
  403d78:	ldr	x0, [sp, #64]
  403d7c:	ldp	x29, x30, [sp], #80
  403d80:	ret
  403d84:	stp	x29, x30, [sp, #-64]!
  403d88:	mov	x29, sp
  403d8c:	str	x0, [sp, #24]
  403d90:	str	xzr, [sp, #56]
  403d94:	str	xzr, [sp, #48]
  403d98:	ldr	x0, [sp, #24]
  403d9c:	add	x0, x0, #0x60
  403da0:	bl	4026dc <ferror@plt+0x79c>
  403da4:	cmp	w0, #0x0
  403da8:	b.ne	403dbc <ferror@plt+0x1e7c>  // b.any
  403dac:	ldr	x0, [sp, #24]
  403db0:	add	x0, x0, #0x60
  403db4:	bl	403ce0 <ferror@plt+0x1da0>
  403db8:	str	x0, [sp, #56]
  403dbc:	ldr	x0, [sp, #24]
  403dc0:	add	x0, x0, #0x50
  403dc4:	bl	4026dc <ferror@plt+0x79c>
  403dc8:	cmp	w0, #0x0
  403dcc:	b.ne	403de0 <ferror@plt+0x1ea0>  // b.any
  403dd0:	ldr	x0, [sp, #24]
  403dd4:	add	x0, x0, #0x50
  403dd8:	bl	403ce0 <ferror@plt+0x1da0>
  403ddc:	str	x0, [sp, #48]
  403de0:	ldr	x0, [sp, #56]
  403de4:	cmp	x0, #0x0
  403de8:	b.eq	403e1c <ferror@plt+0x1edc>  // b.none
  403dec:	ldr	x0, [sp, #48]
  403df0:	cmp	x0, #0x0
  403df4:	b.eq	403e1c <ferror@plt+0x1edc>  // b.none
  403df8:	ldr	x1, [sp, #48]
  403dfc:	ldr	x0, [sp, #56]
  403e00:	bl	407f08 <ferror@plt+0x5fc8>
  403e04:	str	x0, [sp, #40]
  403e08:	ldr	x0, [sp, #56]
  403e0c:	bl	401d80 <free@plt>
  403e10:	ldr	x0, [sp, #48]
  403e14:	bl	401d80 <free@plt>
  403e18:	b	403e38 <ferror@plt+0x1ef8>
  403e1c:	ldr	x0, [sp, #56]
  403e20:	cmp	x0, #0x0
  403e24:	b.eq	403e30 <ferror@plt+0x1ef0>  // b.none
  403e28:	ldr	x0, [sp, #56]
  403e2c:	b	403e34 <ferror@plt+0x1ef4>
  403e30:	ldr	x0, [sp, #48]
  403e34:	str	x0, [sp, #40]
  403e38:	ldr	x0, [sp, #40]
  403e3c:	ldp	x29, x30, [sp], #64
  403e40:	ret
  403e44:	stp	x29, x30, [sp, #-64]!
  403e48:	mov	x29, sp
  403e4c:	str	x0, [sp, #24]
  403e50:	mov	w1, #0x3d                  	// #61
  403e54:	ldr	x0, [sp, #24]
  403e58:	bl	401df0 <strchr@plt>
  403e5c:	str	x0, [sp, #56]
  403e60:	mov	w1, #0x22                  	// #34
  403e64:	ldr	x0, [sp, #24]
  403e68:	bl	401df0 <strchr@plt>
  403e6c:	str	x0, [sp, #48]
  403e70:	ldr	x0, [sp, #48]
  403e74:	cmp	x0, #0x0
  403e78:	b.eq	403e90 <ferror@plt+0x1f50>  // b.none
  403e7c:	ldr	x0, [sp, #48]
  403e80:	add	x0, x0, #0x1
  403e84:	mov	w1, #0x22                  	// #34
  403e88:	bl	401df0 <strchr@plt>
  403e8c:	b	403e94 <ferror@plt+0x1f54>
  403e90:	mov	x0, #0x0                   	// #0
  403e94:	str	x0, [sp, #40]
  403e98:	ldr	x0, [sp, #56]
  403e9c:	cmp	x0, #0x0
  403ea0:	b.eq	403ebc <ferror@plt+0x1f7c>  // b.none
  403ea4:	ldr	x0, [sp, #48]
  403ea8:	cmp	x0, #0x0
  403eac:	b.eq	403ebc <ferror@plt+0x1f7c>  // b.none
  403eb0:	ldr	x0, [sp, #40]
  403eb4:	cmp	x0, #0x0
  403eb8:	b.ne	403ec4 <ferror@plt+0x1f84>  // b.any
  403ebc:	mov	w0, #0x0                   	// #0
  403ec0:	b	403f28 <ferror@plt+0x1fe8>
  403ec4:	ldr	x1, [sp, #56]
  403ec8:	ldr	x0, [sp, #24]
  403ecc:	cmp	x1, x0
  403ed0:	b.ls	403f24 <ferror@plt+0x1fe4>  // b.plast
  403ed4:	ldr	x1, [sp, #56]
  403ed8:	ldr	x0, [sp, #48]
  403edc:	cmp	x1, x0
  403ee0:	b.cs	403f24 <ferror@plt+0x1fe4>  // b.hs, b.nlast
  403ee4:	ldr	x0, [sp, #56]
  403ee8:	add	x0, x0, #0x1
  403eec:	ldr	x1, [sp, #48]
  403ef0:	cmp	x1, x0
  403ef4:	b.ne	403f24 <ferror@plt+0x1fe4>  // b.any
  403ef8:	ldr	x1, [sp, #48]
  403efc:	ldr	x0, [sp, #40]
  403f00:	cmp	x1, x0
  403f04:	b.cs	403f24 <ferror@plt+0x1fe4>  // b.hs, b.nlast
  403f08:	ldr	x0, [sp, #40]
  403f0c:	add	x0, x0, #0x1
  403f10:	ldrsb	w0, [x0]
  403f14:	cmp	w0, #0x0
  403f18:	b.ne	403f24 <ferror@plt+0x1fe4>  // b.any
  403f1c:	mov	w0, #0x1                   	// #1
  403f20:	b	403f28 <ferror@plt+0x1fe8>
  403f24:	mov	w0, #0x0                   	// #0
  403f28:	ldp	x29, x30, [sp], #64
  403f2c:	ret
  403f30:	stp	x29, x30, [sp, #-64]!
  403f34:	mov	x29, sp
  403f38:	str	x0, [sp, #24]
  403f3c:	mov	w1, #0x40                  	// #64
  403f40:	ldr	x0, [sp, #24]
  403f44:	bl	401df0 <strchr@plt>
  403f48:	str	x0, [sp, #48]
  403f4c:	ldr	x0, [sp, #48]
  403f50:	cmp	x0, #0x0
  403f54:	b.ne	403fa8 <ferror@plt+0x2068>  // b.any
  403f58:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403f5c:	add	x1, x0, #0x738
  403f60:	ldr	x0, [sp, #24]
  403f64:	bl	401d20 <strcmp@plt>
  403f68:	cmp	w0, #0x0
  403f6c:	b.eq	403fa0 <ferror@plt+0x2060>  // b.none
  403f70:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403f74:	add	x1, x0, #0x748
  403f78:	ldr	x0, [sp, #24]
  403f7c:	bl	401d20 <strcmp@plt>
  403f80:	cmp	w0, #0x0
  403f84:	b.eq	403fa0 <ferror@plt+0x2060>  // b.none
  403f88:	adrp	x0, 409000 <ferror@plt+0x70c0>
  403f8c:	add	x1, x0, #0x750
  403f90:	ldr	x0, [sp, #24]
  403f94:	bl	401d20 <strcmp@plt>
  403f98:	cmp	w0, #0x0
  403f9c:	b.ne	403fa8 <ferror@plt+0x2068>  // b.any
  403fa0:	mov	w0, #0x1                   	// #1
  403fa4:	b	404164 <ferror@plt+0x2224>
  403fa8:	ldr	x0, [sp, #48]
  403fac:	cmp	x0, #0x0
  403fb0:	b.eq	403fd8 <ferror@plt+0x2098>  // b.none
  403fb4:	ldr	x1, [sp, #48]
  403fb8:	ldr	x0, [sp, #24]
  403fbc:	cmp	x1, x0
  403fc0:	b.eq	403fd8 <ferror@plt+0x2098>  // b.none
  403fc4:	ldr	x0, [sp, #48]
  403fc8:	add	x0, x0, #0x1
  403fcc:	ldrsb	w0, [x0]
  403fd0:	cmp	w0, #0x0
  403fd4:	b.ne	403fe0 <ferror@plt+0x20a0>  // b.any
  403fd8:	mov	w0, #0x0                   	// #0
  403fdc:	b	404164 <ferror@plt+0x2224>
  403fe0:	ldr	x0, [sp, #48]
  403fe4:	add	x0, x0, #0x1
  403fe8:	str	x0, [sp, #56]
  403fec:	b	404064 <ferror@plt+0x2124>
  403ff0:	add	x0, sp, #0x28
  403ff4:	mov	x1, x0
  403ff8:	ldr	x0, [sp, #56]
  403ffc:	bl	405f64 <ferror@plt+0x4024>
  404000:	cmp	w0, #0x0
  404004:	b.ne	404084 <ferror@plt+0x2144>  // b.any
  404008:	ldr	x0, [sp, #40]
  40400c:	cmp	x0, #0x0
  404010:	b.eq	404048 <ferror@plt+0x2108>  // b.none
  404014:	ldr	x0, [sp, #40]
  404018:	ldr	x1, [sp, #56]
  40401c:	cmp	x1, x0
  404020:	b.eq	404048 <ferror@plt+0x2108>  // b.none
  404024:	ldr	x0, [sp, #40]
  404028:	ldrsb	w0, [x0]
  40402c:	cmp	w0, #0x2e
  404030:	b.ne	404048 <ferror@plt+0x2108>  // b.any
  404034:	ldr	x0, [sp, #40]
  404038:	add	x0, x0, #0x1
  40403c:	ldrsb	w0, [x0]
  404040:	cmp	w0, #0x0
  404044:	b.ne	404050 <ferror@plt+0x2110>  // b.any
  404048:	mov	w0, #0x0                   	// #0
  40404c:	b	404164 <ferror@plt+0x2224>
  404050:	ldr	x0, [sp, #40]
  404054:	str	x0, [sp, #56]
  404058:	ldr	x0, [sp, #56]
  40405c:	add	x0, x0, #0x1
  404060:	str	x0, [sp, #56]
  404064:	ldr	x0, [sp, #56]
  404068:	cmp	x0, #0x0
  40406c:	b.eq	404088 <ferror@plt+0x2148>  // b.none
  404070:	ldr	x0, [sp, #56]
  404074:	ldrsb	w0, [x0]
  404078:	cmp	w0, #0x0
  40407c:	b.ne	403ff0 <ferror@plt+0x20b0>  // b.any
  404080:	b	404088 <ferror@plt+0x2148>
  404084:	nop
  404088:	ldr	x0, [sp, #24]
  40408c:	str	x0, [sp, #56]
  404090:	b	404150 <ferror@plt+0x2210>
  404094:	ldr	x0, [sp, #56]
  404098:	ldrsb	w0, [x0]
  40409c:	cmp	w0, #0x5b
  4040a0:	b.eq	4040d4 <ferror@plt+0x2194>  // b.none
  4040a4:	ldr	x0, [sp, #56]
  4040a8:	ldrsb	w0, [x0]
  4040ac:	cmp	w0, #0x3d
  4040b0:	b.eq	4040d4 <ferror@plt+0x2194>  // b.none
  4040b4:	ldr	x0, [sp, #56]
  4040b8:	ldrsb	w0, [x0]
  4040bc:	cmp	w0, #0x22
  4040c0:	b.eq	4040d4 <ferror@plt+0x2194>  // b.none
  4040c4:	ldr	x0, [sp, #56]
  4040c8:	ldrsb	w0, [x0]
  4040cc:	cmp	w0, #0x40
  4040d0:	b.ne	4040dc <ferror@plt+0x219c>  // b.any
  4040d4:	mov	w0, #0x0                   	// #0
  4040d8:	b	404164 <ferror@plt+0x2224>
  4040dc:	bl	401d50 <__ctype_b_loc@plt>
  4040e0:	ldr	x1, [x0]
  4040e4:	ldr	x0, [sp, #56]
  4040e8:	ldrsb	w0, [x0]
  4040ec:	and	w0, w0, #0xff
  4040f0:	and	x0, x0, #0xff
  4040f4:	lsl	x0, x0, #1
  4040f8:	add	x0, x1, x0
  4040fc:	ldrh	w0, [x0]
  404100:	and	w0, w0, #0x1
  404104:	cmp	w0, #0x0
  404108:	b.ne	40413c <ferror@plt+0x21fc>  // b.any
  40410c:	bl	401d50 <__ctype_b_loc@plt>
  404110:	ldr	x1, [x0]
  404114:	ldr	x0, [sp, #56]
  404118:	ldrsb	w0, [x0]
  40411c:	and	w0, w0, #0xff
  404120:	and	x0, x0, #0xff
  404124:	lsl	x0, x0, #1
  404128:	add	x0, x1, x0
  40412c:	ldrh	w0, [x0]
  404130:	and	w0, w0, #0x2
  404134:	cmp	w0, #0x0
  404138:	b.eq	404144 <ferror@plt+0x2204>  // b.none
  40413c:	mov	w0, #0x0                   	// #0
  404140:	b	404164 <ferror@plt+0x2224>
  404144:	ldr	x0, [sp, #56]
  404148:	add	x0, x0, #0x1
  40414c:	str	x0, [sp, #56]
  404150:	ldr	x1, [sp, #56]
  404154:	ldr	x0, [sp, #48]
  404158:	cmp	x1, x0
  40415c:	b.cc	404094 <ferror@plt+0x2154>  // b.lo, b.ul, b.last
  404160:	mov	w0, #0x1                   	// #1
  404164:	ldp	x29, x30, [sp], #64
  404168:	ret
  40416c:	sub	sp, sp, #0xd0
  404170:	stp	x29, x30, [sp, #16]
  404174:	add	x29, sp, #0x10
  404178:	str	x0, [sp, #40]
  40417c:	ldr	x0, [sp, #40]
  404180:	ldr	x0, [x0, #24]
  404184:	str	x0, [sp, #184]
  404188:	ldr	x0, [sp, #40]
  40418c:	ldr	x0, [x0, #32]
  404190:	cmp	x0, #0x0
  404194:	b.eq	4041a4 <ferror@plt+0x2264>  // b.none
  404198:	ldr	x0, [sp, #40]
  40419c:	ldr	x0, [x0, #32]
  4041a0:	b	4041ac <ferror@plt+0x226c>
  4041a4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4041a8:	add	x0, x0, #0x688
  4041ac:	bl	40248c <ferror@plt+0x54c>
  4041b0:	str	x0, [sp, #176]
  4041b4:	str	xzr, [sp, #192]
  4041b8:	ldr	x0, [sp, #40]
  4041bc:	ldrb	w0, [x0, #120]
  4041c0:	and	w0, w0, #0x10
  4041c4:	and	w0, w0, #0xff
  4041c8:	cmp	w0, #0x0
  4041cc:	b.eq	404294 <ferror@plt+0x2354>  // b.none
  4041d0:	add	x0, sp, #0x78
  4041d4:	mov	x1, #0x0                   	// #0
  4041d8:	bl	401c60 <gettimeofday@plt>
  4041dc:	add	x0, sp, #0x78
  4041e0:	bl	401bb0 <localtime@plt>
  4041e4:	str	x0, [sp, #168]
  4041e8:	ldr	x0, [sp, #168]
  4041ec:	cmp	x0, #0x0
  4041f0:	b.eq	40427c <ferror@plt+0x233c>  // b.none
  4041f4:	add	x4, sp, #0x30
  4041f8:	ldr	x3, [sp, #168]
  4041fc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404200:	add	x2, x0, #0x758
  404204:	mov	x1, #0x40                  	// #64
  404208:	mov	x0, x4
  40420c:	bl	401b30 <strftime@plt>
  404210:	str	x0, [sp, #160]
  404214:	ldr	x0, [sp, #160]
  404218:	sub	x1, x0, #0x2
  40421c:	ldr	x0, [sp, #160]
  404220:	sub	x0, x0, #0x1
  404224:	add	x2, sp, #0x30
  404228:	ldrsb	w2, [x2, x1]
  40422c:	add	x1, sp, #0x30
  404230:	strb	w2, [x1, x0]
  404234:	ldr	x0, [sp, #160]
  404238:	sub	x1, x0, #0x3
  40423c:	ldr	x0, [sp, #160]
  404240:	sub	x0, x0, #0x2
  404244:	add	x2, sp, #0x30
  404248:	ldrsb	w2, [x2, x1]
  40424c:	add	x1, sp, #0x30
  404250:	strb	w2, [x1, x0]
  404254:	ldr	x0, [sp, #160]
  404258:	sub	x0, x0, #0x3
  40425c:	add	x1, sp, #0x30
  404260:	mov	w2, #0x3a                  	// #58
  404264:	strb	w2, [x1, x0]
  404268:	ldr	x2, [sp, #128]
  40426c:	add	x1, sp, #0x30
  404270:	add	x0, sp, #0x90
  404274:	bl	4024f8 <ferror@plt+0x5b8>
  404278:	b	4042a4 <ferror@plt+0x2364>
  40427c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404280:	add	x0, x0, #0x778
  404284:	bl	401ef0 <gettext@plt>
  404288:	mov	x1, x0
  40428c:	mov	w0, #0x1                   	// #1
  404290:	bl	401f20 <err@plt>
  404294:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404298:	add	x0, x0, #0x688
  40429c:	bl	40248c <ferror@plt+0x54c>
  4042a0:	str	x0, [sp, #144]
  4042a4:	ldr	x0, [sp, #40]
  4042a8:	ldrb	w0, [x0, #120]
  4042ac:	and	w0, w0, #0x40
  4042b0:	and	w0, w0, #0xff
  4042b4:	cmp	w0, #0x0
  4042b8:	b.eq	40430c <ferror@plt+0x23cc>  // b.none
  4042bc:	bl	4025c0 <ferror@plt+0x680>
  4042c0:	str	x0, [sp, #200]
  4042c4:	ldr	x0, [sp, #200]
  4042c8:	cmp	x0, #0x0
  4042cc:	b.ne	4042e0 <ferror@plt+0x23a0>  // b.any
  4042d0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4042d4:	add	x0, x0, #0x688
  4042d8:	bl	40248c <ferror@plt+0x54c>
  4042dc:	str	x0, [sp, #200]
  4042e0:	ldr	x0, [sp, #200]
  4042e4:	bl	401ac0 <strlen@plt>
  4042e8:	cmp	x0, #0xff
  4042ec:	b.ls	40431c <ferror@plt+0x23dc>  // b.plast
  4042f0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4042f4:	add	x0, x0, #0x790
  4042f8:	bl	401ef0 <gettext@plt>
  4042fc:	ldr	x2, [sp, #200]
  404300:	mov	x1, x0
  404304:	mov	w0, #0x1                   	// #1
  404308:	bl	401ea0 <errx@plt>
  40430c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404310:	add	x0, x0, #0x688
  404314:	bl	40248c <ferror@plt+0x54c>
  404318:	str	x0, [sp, #200]
  40431c:	ldr	x0, [sp, #40]
  404320:	ldr	x0, [x0, #24]
  404324:	bl	401ac0 <strlen@plt>
  404328:	cmp	x0, #0x30
  40432c:	b.ls	404354 <ferror@plt+0x2414>  // b.plast
  404330:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404334:	add	x0, x0, #0x7b0
  404338:	bl	401ef0 <gettext@plt>
  40433c:	mov	x1, x0
  404340:	ldr	x0, [sp, #40]
  404344:	ldr	x0, [x0, #24]
  404348:	mov	x2, x0
  40434c:	mov	w0, #0x1                   	// #1
  404350:	bl	401ea0 <errx@plt>
  404354:	ldr	x0, [sp, #40]
  404358:	ldr	w0, [x0, #8]
  40435c:	cmp	w0, #0x0
  404360:	b.eq	404388 <ferror@plt+0x2448>  // b.none
  404364:	ldr	x0, [sp, #40]
  404368:	ldr	w0, [x0, #8]
  40436c:	add	x3, sp, #0x88
  404370:	mov	w2, w0
  404374:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404378:	add	x1, x0, #0x7c8
  40437c:	mov	x0, x3
  404380:	bl	4024f8 <ferror@plt+0x5b8>
  404384:	b	404398 <ferror@plt+0x2458>
  404388:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40438c:	add	x0, x0, #0x688
  404390:	bl	40248c <ferror@plt+0x54c>
  404394:	str	x0, [sp, #136]
  404398:	ldr	x0, [sp, #40]
  40439c:	bl	403880 <ferror@plt+0x1940>
  4043a0:	str	x0, [sp, #152]
  4043a4:	ldr	x0, [sp, #40]
  4043a8:	ldrb	w0, [x0, #120]
  4043ac:	and	w0, w0, #0x20
  4043b0:	and	w0, w0, #0xff
  4043b4:	cmp	w0, #0x0
  4043b8:	b.eq	404440 <ferror@plt+0x2500>  // b.none
  4043bc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4043c0:	add	x1, x0, #0x738
  4043c4:	ldr	x0, [sp, #152]
  4043c8:	bl	403898 <ferror@plt+0x1958>
  4043cc:	cmp	w0, #0x0
  4043d0:	b.ne	404440 <ferror@plt+0x2500>  // b.any
  4043d4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4043d8:	add	x1, x0, #0x738
  4043dc:	ldr	x0, [sp, #152]
  4043e0:	bl	403948 <ferror@plt+0x1a08>
  4043e4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4043e8:	add	x1, x0, #0x7d0
  4043ec:	ldr	x0, [sp, #152]
  4043f0:	bl	403a14 <ferror@plt+0x1ad4>
  4043f4:	add	x0, sp, #0x30
  4043f8:	bl	401c00 <ntp_gettimex@plt>
  4043fc:	cmp	w0, #0x0
  404400:	b.ne	404430 <ferror@plt+0x24f0>  // b.any
  404404:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404408:	add	x1, x0, #0x7e0
  40440c:	ldr	x0, [sp, #152]
  404410:	bl	403a14 <ferror@plt+0x1ad4>
  404414:	ldr	x0, [sp, #64]
  404418:	mov	x2, x0
  40441c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404420:	add	x1, x0, #0x7f0
  404424:	ldr	x0, [sp, #152]
  404428:	bl	403af0 <ferror@plt+0x1bb0>
  40442c:	b	404440 <ferror@plt+0x2500>
  404430:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404434:	add	x1, x0, #0x808
  404438:	ldr	x0, [sp, #152]
  40443c:	bl	403af0 <ferror@plt+0x1bb0>
  404440:	ldr	x0, [sp, #40]
  404444:	bl	403d84 <ferror@plt+0x1e44>
  404448:	str	x0, [sp, #192]
  40444c:	ldr	x0, [sp, #192]
  404450:	cmp	x0, #0x0
  404454:	b.ne	404468 <ferror@plt+0x2528>  // b.any
  404458:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40445c:	add	x0, x0, #0x688
  404460:	bl	40248c <ferror@plt+0x54c>
  404464:	str	x0, [sp, #192]
  404468:	ldr	x0, [sp, #40]
  40446c:	add	x8, x0, #0x10
  404470:	ldr	x0, [sp, #40]
  404474:	ldr	w1, [x0, #4]
  404478:	ldr	x2, [sp, #144]
  40447c:	ldr	x3, [sp, #136]
  404480:	ldr	x0, [sp, #192]
  404484:	str	x0, [sp]
  404488:	ldr	x7, [sp, #176]
  40448c:	mov	x6, x3
  404490:	ldr	x5, [sp, #184]
  404494:	ldr	x4, [sp, #200]
  404498:	mov	x3, x2
  40449c:	mov	w2, w1
  4044a0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4044a4:	add	x1, x0, #0x818
  4044a8:	mov	x0, x8
  4044ac:	bl	4024f8 <ferror@plt+0x5b8>
  4044b0:	ldr	x0, [sp, #144]
  4044b4:	bl	401d80 <free@plt>
  4044b8:	ldr	x0, [sp, #200]
  4044bc:	bl	401d80 <free@plt>
  4044c0:	ldr	x0, [sp, #136]
  4044c4:	bl	401d80 <free@plt>
  4044c8:	ldr	x0, [sp, #176]
  4044cc:	bl	401d80 <free@plt>
  4044d0:	ldr	x0, [sp, #192]
  4044d4:	bl	401d80 <free@plt>
  4044d8:	nop
  4044dc:	ldp	x29, x30, [sp, #16]
  4044e0:	add	sp, sp, #0xd0
  4044e4:	ret
  4044e8:	stp	x29, x30, [sp, #-48]!
  4044ec:	mov	x29, sp
  4044f0:	str	x0, [sp, #24]
  4044f4:	str	x1, [sp, #16]
  4044f8:	ldr	x0, [sp, #16]
  4044fc:	str	x0, [sp, #40]
  404500:	b	4045b0 <ferror@plt+0x2670>
  404504:	str	xzr, [sp, #40]
  404508:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40450c:	add	x1, x0, #0x838
  404510:	ldr	x0, [sp, #32]
  404514:	bl	401d20 <strcmp@plt>
  404518:	cmp	w0, #0x0
  40451c:	b.ne	404544 <ferror@plt+0x2604>  // b.any
  404520:	ldr	x0, [sp, #24]
  404524:	ldrb	w1, [x0, #120]
  404528:	and	w1, w1, #0xffffffef
  40452c:	strb	w1, [x0, #120]
  404530:	ldr	x0, [sp, #24]
  404534:	ldrb	w1, [x0, #120]
  404538:	and	w1, w1, #0xffffffdf
  40453c:	strb	w1, [x0, #120]
  404540:	b	4045b0 <ferror@plt+0x2670>
  404544:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404548:	add	x1, x0, #0x840
  40454c:	ldr	x0, [sp, #32]
  404550:	bl	401d20 <strcmp@plt>
  404554:	cmp	w0, #0x0
  404558:	b.ne	404570 <ferror@plt+0x2630>  // b.any
  40455c:	ldr	x0, [sp, #24]
  404560:	ldrb	w1, [x0, #120]
  404564:	and	w1, w1, #0xffffffdf
  404568:	strb	w1, [x0, #120]
  40456c:	b	4045b0 <ferror@plt+0x2670>
  404570:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404574:	add	x1, x0, #0x848
  404578:	ldr	x0, [sp, #32]
  40457c:	bl	401d20 <strcmp@plt>
  404580:	cmp	w0, #0x0
  404584:	b.ne	40459c <ferror@plt+0x265c>  // b.any
  404588:	ldr	x0, [sp, #24]
  40458c:	ldrb	w1, [x0, #120]
  404590:	and	w1, w1, #0xffffffbf
  404594:	strb	w1, [x0, #120]
  404598:	b	4045b0 <ferror@plt+0x2670>
  40459c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4045a0:	add	x0, x0, #0x850
  4045a4:	bl	401ef0 <gettext@plt>
  4045a8:	ldr	x1, [sp, #32]
  4045ac:	bl	401e30 <warnx@plt>
  4045b0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4045b4:	add	x1, x0, #0x878
  4045b8:	ldr	x0, [sp, #40]
  4045bc:	bl	401aa0 <strtok@plt>
  4045c0:	str	x0, [sp, #32]
  4045c4:	ldr	x0, [sp, #32]
  4045c8:	cmp	x0, #0x0
  4045cc:	b.ne	404504 <ferror@plt+0x25c4>  // b.any
  4045d0:	nop
  4045d4:	nop
  4045d8:	ldp	x29, x30, [sp], #48
  4045dc:	ret
  4045e0:	stp	x29, x30, [sp, #-32]!
  4045e4:	mov	x29, sp
  4045e8:	str	x0, [sp, #24]
  4045ec:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4045f0:	add	x1, x0, #0x880
  4045f4:	ldr	x0, [sp, #24]
  4045f8:	bl	401d20 <strcmp@plt>
  4045fc:	cmp	w0, #0x0
  404600:	b.ne	40460c <ferror@plt+0x26cc>  // b.any
  404604:	mov	w0, #0x0                   	// #0
  404608:	b	404664 <ferror@plt+0x2724>
  40460c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404610:	add	x1, x0, #0x888
  404614:	ldr	x0, [sp, #24]
  404618:	bl	401d20 <strcmp@plt>
  40461c:	cmp	w0, #0x0
  404620:	b.ne	40462c <ferror@plt+0x26ec>  // b.any
  404624:	mov	w0, #0x1                   	// #1
  404628:	b	404664 <ferror@plt+0x2724>
  40462c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404630:	add	x1, x0, #0x890
  404634:	ldr	x0, [sp, #24]
  404638:	bl	401d20 <strcmp@plt>
  40463c:	cmp	w0, #0x0
  404640:	b.ne	40464c <ferror@plt+0x270c>  // b.any
  404644:	mov	w0, #0x2                   	// #2
  404648:	b	404664 <ferror@plt+0x2724>
  40464c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404650:	add	x0, x0, #0x898
  404654:	bl	401ef0 <gettext@plt>
  404658:	ldr	x1, [sp, #24]
  40465c:	bl	401e30 <warnx@plt>
  404660:	mov	w0, #0x2                   	// #2
  404664:	ldp	x29, x30, [sp], #32
  404668:	ret
  40466c:	stp	x29, x30, [sp, #-80]!
  404670:	mov	x29, sp
  404674:	stp	x19, x20, [sp, #16]
  404678:	str	x0, [sp, #40]
  40467c:	ldr	x0, [sp, #40]
  404680:	ldr	w0, [x0, #8]
  404684:	cmp	w0, #0x0
  404688:	b.eq	4046b4 <ferror@plt+0x2774>  // b.none
  40468c:	ldr	x0, [sp, #40]
  404690:	ldr	w0, [x0, #8]
  404694:	add	x4, sp, #0x30
  404698:	mov	w3, w0
  40469c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4046a0:	add	x2, x0, #0x680
  4046a4:	mov	x1, #0x20                  	// #32
  4046a8:	mov	x0, x4
  4046ac:	bl	401b70 <snprintf@plt>
  4046b0:	b	4046b8 <ferror@plt+0x2778>
  4046b4:	strb	wzr, [sp, #48]
  4046b8:	ldr	x0, [sp, #40]
  4046bc:	add	x19, x0, #0x10
  4046c0:	ldr	x0, [sp, #40]
  4046c4:	ldr	w20, [x0, #4]
  4046c8:	bl	40313c <ferror@plt+0x11fc>
  4046cc:	mov	x2, x0
  4046d0:	ldr	x0, [sp, #40]
  4046d4:	ldr	x0, [x0, #24]
  4046d8:	add	x1, sp, #0x30
  4046dc:	mov	x5, x1
  4046e0:	mov	x4, x0
  4046e4:	mov	x3, x2
  4046e8:	mov	w2, w20
  4046ec:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4046f0:	add	x1, x0, #0x8c8
  4046f4:	mov	x0, x19
  4046f8:	bl	4024f8 <ferror@plt+0x5b8>
  4046fc:	nop
  404700:	ldp	x19, x20, [sp, #16]
  404704:	ldp	x29, x30, [sp], #80
  404708:	ret
  40470c:	stp	x29, x30, [sp, #-32]!
  404710:	mov	x29, sp
  404714:	str	x0, [sp, #24]
  404718:	ldr	x0, [sp, #24]
  40471c:	ldr	x0, [x0, #16]
  404720:	bl	401d80 <free@plt>
  404724:	ldr	x0, [sp, #24]
  404728:	str	xzr, [x0, #16]
  40472c:	ldr	x0, [sp, #24]
  404730:	ldr	x1, [x0, #112]
  404734:	ldr	x0, [sp, #24]
  404738:	blr	x1
  40473c:	nop
  404740:	ldp	x29, x30, [sp], #32
  404744:	ret
  404748:	stp	x29, x30, [sp, #-32]!
  40474c:	mov	x29, sp
  404750:	str	x0, [sp, #24]
  404754:	ldr	x0, [sp, #24]
  404758:	ldr	x0, [x0, #48]
  40475c:	cmp	x0, #0x0
  404760:	b.eq	404798 <ferror@plt+0x2858>  // b.none
  404764:	ldr	x0, [sp, #24]
  404768:	ldr	x3, [x0, #48]
  40476c:	ldr	x0, [sp, #24]
  404770:	ldr	x1, [x0, #56]
  404774:	ldr	x0, [sp, #24]
  404778:	add	x0, x0, #0x40
  40477c:	mov	x2, x0
  404780:	mov	x0, x3
  404784:	bl	402b54 <ferror@plt+0xc14>
  404788:	mov	w1, w0
  40478c:	ldr	x0, [sp, #24]
  404790:	str	w1, [x0]
  404794:	b	4047e0 <ferror@plt+0x28a0>
  404798:	ldr	x0, [sp, #24]
  40479c:	ldr	x0, [x0, #40]
  4047a0:	cmp	x0, #0x0
  4047a4:	b.ne	4047b8 <ferror@plt+0x2878>  // b.any
  4047a8:	ldr	x0, [sp, #24]
  4047ac:	adrp	x1, 409000 <ferror@plt+0x70c0>
  4047b0:	add	x1, x1, #0x8d8
  4047b4:	str	x1, [x0, #40]
  4047b8:	ldr	x0, [sp, #24]
  4047bc:	ldr	x1, [x0, #40]
  4047c0:	ldr	x0, [sp, #24]
  4047c4:	add	x0, x0, #0x40
  4047c8:	mov	x2, x0
  4047cc:	ldr	x0, [sp, #24]
  4047d0:	bl	402974 <ferror@plt+0xa34>
  4047d4:	mov	w1, w0
  4047d8:	ldr	x0, [sp, #24]
  4047dc:	str	w1, [x0]
  4047e0:	nop
  4047e4:	ldp	x29, x30, [sp], #32
  4047e8:	ret
  4047ec:	stp	x29, x30, [sp, #-32]!
  4047f0:	mov	x29, sp
  4047f4:	str	x0, [sp, #24]
  4047f8:	ldr	x0, [sp, #24]
  4047fc:	bl	404748 <ferror@plt+0x2808>
  404800:	ldr	x0, [sp, #24]
  404804:	ldr	x0, [x0, #112]
  404808:	cmp	x0, #0x0
  40480c:	b.ne	40483c <ferror@plt+0x28fc>  // b.any
  404810:	ldr	x0, [sp, #24]
  404814:	ldr	x0, [x0, #48]
  404818:	cmp	x0, #0x0
  40481c:	b.eq	40482c <ferror@plt+0x28ec>  // b.none
  404820:	adrp	x0, 404000 <ferror@plt+0x20c0>
  404824:	add	x0, x0, #0x16c
  404828:	b	404834 <ferror@plt+0x28f4>
  40482c:	adrp	x0, 404000 <ferror@plt+0x20c0>
  404830:	add	x0, x0, #0x66c
  404834:	ldr	x1, [sp, #24]
  404838:	str	x0, [x1, #112]
  40483c:	ldr	x0, [sp, #24]
  404840:	ldr	x0, [x0, #24]
  404844:	cmp	x0, #0x0
  404848:	b.ne	40485c <ferror@plt+0x291c>  // b.any
  40484c:	bl	4030d4 <ferror@plt+0x1194>
  404850:	mov	x1, x0
  404854:	ldr	x0, [sp, #24]
  404858:	str	x1, [x0, #24]
  40485c:	ldr	x0, [sp, #24]
  404860:	bl	40470c <ferror@plt+0x27cc>
  404864:	nop
  404868:	ldp	x29, x30, [sp], #32
  40486c:	ret
  404870:	stp	x29, x30, [sp, #-32]!
  404874:	mov	x29, sp
  404878:	str	x0, [sp, #24]
  40487c:	ldr	x0, [sp, #24]
  404880:	ldr	w0, [x0]
  404884:	cmn	w0, #0x1
  404888:	b.eq	404898 <ferror@plt+0x2958>  // b.none
  40488c:	ldr	x0, [sp, #24]
  404890:	ldr	w0, [x0]
  404894:	bl	401cc0 <close@plt>
  404898:	ldr	x0, [sp, #24]
  40489c:	mov	w1, #0xffffffff            	// #-1
  4048a0:	str	w1, [x0]
  4048a4:	ldr	x0, [sp, #24]
  4048a8:	bl	404748 <ferror@plt+0x2808>
  4048ac:	nop
  4048b0:	ldp	x29, x30, [sp], #32
  4048b4:	ret
  4048b8:	stp	x29, x30, [sp, #-64]!
  4048bc:	mov	x29, sp
  4048c0:	str	x0, [sp, #24]
  4048c4:	str	x1, [sp, #16]
  4048c8:	ldr	x0, [sp, #24]
  4048cc:	ldr	x0, [x0, #72]
  4048d0:	add	x0, x0, #0x1
  4048d4:	bl	402380 <ferror@plt+0x440>
  4048d8:	str	x0, [sp, #48]
  4048dc:	ldr	x0, [sp, #48]
  4048e0:	str	x0, [sp, #56]
  4048e4:	ldr	x0, [sp, #24]
  4048e8:	ldr	x0, [x0, #72]
  4048ec:	sub	x0, x0, #0x1
  4048f0:	ldr	x1, [sp, #48]
  4048f4:	add	x0, x1, x0
  4048f8:	str	x0, [sp, #40]
  4048fc:	b	4049f4 <ferror@plt+0x2ab4>
  404900:	ldr	x0, [sp, #16]
  404904:	ldr	x0, [x0]
  404908:	bl	401ac0 <strlen@plt>
  40490c:	str	x0, [sp, #32]
  404910:	ldr	x1, [sp, #56]
  404914:	ldr	x0, [sp, #32]
  404918:	add	x0, x1, x0
  40491c:	ldr	x1, [sp, #40]
  404920:	cmp	x1, x0
  404924:	b.cs	40494c <ferror@plt+0x2a0c>  // b.hs, b.nlast
  404928:	ldr	x1, [sp, #56]
  40492c:	ldr	x0, [sp, #48]
  404930:	cmp	x1, x0
  404934:	b.eq	40494c <ferror@plt+0x2a0c>  // b.none
  404938:	ldr	x1, [sp, #48]
  40493c:	ldr	x0, [sp, #24]
  404940:	bl	4031d0 <ferror@plt+0x1290>
  404944:	ldr	x0, [sp, #48]
  404948:	str	x0, [sp, #56]
  40494c:	ldr	x0, [sp, #24]
  404950:	ldr	x0, [x0, #72]
  404954:	ldr	x1, [sp, #32]
  404958:	cmp	x1, x0
  40495c:	b.ls	404998 <ferror@plt+0x2a58>  // b.plast
  404960:	ldr	x0, [sp, #16]
  404964:	ldr	x1, [x0]
  404968:	ldr	x0, [sp, #24]
  40496c:	ldr	x0, [x0, #72]
  404970:	add	x0, x1, x0
  404974:	strb	wzr, [x0]
  404978:	ldr	x0, [sp, #16]
  40497c:	add	x1, x0, #0x8
  404980:	str	x1, [sp, #16]
  404984:	ldr	x0, [x0]
  404988:	mov	x1, x0
  40498c:	ldr	x0, [sp, #24]
  404990:	bl	4031d0 <ferror@plt+0x1290>
  404994:	b	4049f4 <ferror@plt+0x2ab4>
  404998:	ldr	x1, [sp, #56]
  40499c:	ldr	x0, [sp, #48]
  4049a0:	cmp	x1, x0
  4049a4:	b.eq	4049bc <ferror@plt+0x2a7c>  // b.none
  4049a8:	ldr	x0, [sp, #56]
  4049ac:	add	x1, x0, #0x1
  4049b0:	str	x1, [sp, #56]
  4049b4:	mov	w1, #0x20                  	// #32
  4049b8:	strb	w1, [x0]
  4049bc:	ldr	x0, [sp, #16]
  4049c0:	add	x1, x0, #0x8
  4049c4:	str	x1, [sp, #16]
  4049c8:	ldr	x0, [x0]
  4049cc:	ldr	x2, [sp, #32]
  4049d0:	mov	x1, x0
  4049d4:	ldr	x0, [sp, #56]
  4049d8:	bl	401a60 <memmove@plt>
  4049dc:	ldr	x1, [sp, #56]
  4049e0:	ldr	x0, [sp, #32]
  4049e4:	add	x0, x1, x0
  4049e8:	str	x0, [sp, #56]
  4049ec:	ldr	x0, [sp, #56]
  4049f0:	strb	wzr, [x0]
  4049f4:	ldr	x0, [sp, #16]
  4049f8:	ldr	x0, [x0]
  4049fc:	cmp	x0, #0x0
  404a00:	b.ne	404900 <ferror@plt+0x29c0>  // b.any
  404a04:	ldr	x1, [sp, #56]
  404a08:	ldr	x0, [sp, #48]
  404a0c:	cmp	x1, x0
  404a10:	b.eq	404a20 <ferror@plt+0x2ae0>  // b.none
  404a14:	ldr	x1, [sp, #48]
  404a18:	ldr	x0, [sp, #24]
  404a1c:	bl	4031d0 <ferror@plt+0x1290>
  404a20:	ldr	x0, [sp, #48]
  404a24:	bl	401d80 <free@plt>
  404a28:	nop
  404a2c:	ldp	x29, x30, [sp], #64
  404a30:	ret
  404a34:	stp	x29, x30, [sp, #-96]!
  404a38:	mov	x29, sp
  404a3c:	str	x19, [sp, #16]
  404a40:	str	x0, [sp, #40]
  404a44:	mov	w0, #0x1                   	// #1
  404a48:	str	w0, [sp, #92]
  404a4c:	ldr	x0, [sp, #40]
  404a50:	ldr	w0, [x0, #4]
  404a54:	str	w0, [sp, #60]
  404a58:	ldr	w0, [sp, #60]
  404a5c:	str	w0, [sp, #88]
  404a60:	ldr	x0, [sp, #40]
  404a64:	ldr	x19, [x0, #72]
  404a68:	ldr	x0, [sp, #40]
  404a6c:	ldr	x0, [x0, #16]
  404a70:	bl	401ac0 <strlen@plt>
  404a74:	sub	x0, x19, x0
  404a78:	str	x0, [sp, #80]
  404a7c:	ldr	x0, [sp, #80]
  404a80:	add	x0, x0, #0x4
  404a84:	bl	402380 <ferror@plt+0x440>
  404a88:	str	x0, [sp, #48]
  404a8c:	bl	401d90 <getchar@plt>
  404a90:	str	w0, [sp, #72]
  404a94:	b	404d1c <ferror@plt+0x2ddc>
  404a98:	str	xzr, [sp, #64]
  404a9c:	ldr	x0, [sp, #40]
  404aa0:	ldrb	w0, [x0, #120]
  404aa4:	and	w0, w0, #0x4
  404aa8:	and	w0, w0, #0xff
  404aac:	cmp	w0, #0x0
  404ab0:	b.eq	404c88 <ferror@plt+0x2d48>  // b.none
  404ab4:	ldr	w0, [sp, #72]
  404ab8:	cmp	w0, #0x3c
  404abc:	b.ne	404c88 <ferror@plt+0x2d48>  // b.any
  404ac0:	str	wzr, [sp, #76]
  404ac4:	ldr	x0, [sp, #64]
  404ac8:	add	x1, x0, #0x1
  404acc:	str	x1, [sp, #64]
  404ad0:	ldr	x1, [sp, #48]
  404ad4:	add	x0, x1, x0
  404ad8:	ldr	w1, [sp, #72]
  404adc:	sxtb	w1, w1
  404ae0:	strb	w1, [x0]
  404ae4:	b	404b30 <ferror@plt+0x2bf0>
  404ae8:	ldr	x0, [sp, #64]
  404aec:	add	x1, x0, #0x1
  404af0:	str	x1, [sp, #64]
  404af4:	ldr	x1, [sp, #48]
  404af8:	add	x0, x1, x0
  404afc:	ldr	w1, [sp, #72]
  404b00:	sxtb	w1, w1
  404b04:	strb	w1, [x0]
  404b08:	ldr	w1, [sp, #76]
  404b0c:	mov	w0, w1
  404b10:	lsl	w0, w0, #2
  404b14:	add	w0, w0, w1
  404b18:	lsl	w0, w0, #1
  404b1c:	mov	w1, w0
  404b20:	ldr	w0, [sp, #72]
  404b24:	add	w0, w1, w0
  404b28:	sub	w0, w0, #0x30
  404b2c:	str	w0, [sp, #76]
  404b30:	bl	401d50 <__ctype_b_loc@plt>
  404b34:	ldr	x19, [x0]
  404b38:	bl	401d90 <getchar@plt>
  404b3c:	str	w0, [sp, #72]
  404b40:	ldrsw	x0, [sp, #72]
  404b44:	lsl	x0, x0, #1
  404b48:	add	x0, x19, x0
  404b4c:	ldrh	w0, [x0]
  404b50:	and	w0, w0, #0x800
  404b54:	cmp	w0, #0x0
  404b58:	b.eq	404b68 <ferror@plt+0x2c28>  // b.none
  404b5c:	ldr	w0, [sp, #76]
  404b60:	cmp	w0, #0xbf
  404b64:	b.le	404ae8 <ferror@plt+0x2ba8>
  404b68:	ldr	w0, [sp, #72]
  404b6c:	cmn	w0, #0x1
  404b70:	b.eq	404ba0 <ferror@plt+0x2c60>  // b.none
  404b74:	ldr	w0, [sp, #72]
  404b78:	cmp	w0, #0xa
  404b7c:	b.eq	404ba0 <ferror@plt+0x2c60>  // b.none
  404b80:	ldr	x0, [sp, #64]
  404b84:	add	x1, x0, #0x1
  404b88:	str	x1, [sp, #64]
  404b8c:	ldr	x1, [sp, #48]
  404b90:	add	x0, x1, x0
  404b94:	ldr	w1, [sp, #72]
  404b98:	sxtb	w1, w1
  404b9c:	strb	w1, [x0]
  404ba0:	ldr	w0, [sp, #72]
  404ba4:	cmp	w0, #0x3e
  404ba8:	b.ne	404bf0 <ferror@plt+0x2cb0>  // b.any
  404bac:	ldr	w0, [sp, #76]
  404bb0:	cmp	w0, #0x0
  404bb4:	b.lt	404bf0 <ferror@plt+0x2cb0>  // b.tstop
  404bb8:	ldr	w0, [sp, #76]
  404bbc:	cmp	w0, #0xbf
  404bc0:	b.gt	404bf0 <ferror@plt+0x2cb0>
  404bc4:	str	xzr, [sp, #64]
  404bc8:	ldr	w0, [sp, #76]
  404bcc:	cmp	w0, #0x7
  404bd0:	b.gt	404be0 <ferror@plt+0x2ca0>
  404bd4:	ldr	w0, [sp, #76]
  404bd8:	orr	w0, w0, #0x8
  404bdc:	str	w0, [sp, #76]
  404be0:	ldr	x0, [sp, #40]
  404be4:	ldr	w1, [sp, #76]
  404be8:	str	w1, [x0, #4]
  404bec:	b	404bfc <ferror@plt+0x2cbc>
  404bf0:	ldr	x0, [sp, #40]
  404bf4:	ldr	w1, [sp, #60]
  404bf8:	str	w1, [x0, #4]
  404bfc:	ldr	x0, [sp, #40]
  404c00:	ldr	w0, [x0, #4]
  404c04:	ldr	w1, [sp, #88]
  404c08:	cmp	w1, w0
  404c0c:	b.eq	404c3c <ferror@plt+0x2cfc>  // b.none
  404c10:	str	wzr, [sp, #92]
  404c14:	ldr	x0, [sp, #40]
  404c18:	ldr	x19, [x0, #72]
  404c1c:	ldr	x0, [sp, #40]
  404c20:	ldr	x0, [x0, #16]
  404c24:	bl	401ac0 <strlen@plt>
  404c28:	sub	x0, x19, x0
  404c2c:	str	x0, [sp, #80]
  404c30:	ldr	x0, [sp, #40]
  404c34:	ldr	w0, [x0, #4]
  404c38:	str	w0, [sp, #88]
  404c3c:	ldr	w0, [sp, #72]
  404c40:	cmn	w0, #0x1
  404c44:	b.eq	404c88 <ferror@plt+0x2d48>  // b.none
  404c48:	ldr	w0, [sp, #72]
  404c4c:	cmp	w0, #0xa
  404c50:	b.eq	404c88 <ferror@plt+0x2d48>  // b.none
  404c54:	bl	401d90 <getchar@plt>
  404c58:	str	w0, [sp, #72]
  404c5c:	b	404c88 <ferror@plt+0x2d48>
  404c60:	ldr	x0, [sp, #64]
  404c64:	add	x1, x0, #0x1
  404c68:	str	x1, [sp, #64]
  404c6c:	ldr	x1, [sp, #48]
  404c70:	add	x0, x1, x0
  404c74:	ldr	w1, [sp, #72]
  404c78:	sxtb	w1, w1
  404c7c:	strb	w1, [x0]
  404c80:	bl	401d90 <getchar@plt>
  404c84:	str	w0, [sp, #72]
  404c88:	ldr	w0, [sp, #72]
  404c8c:	cmn	w0, #0x1
  404c90:	b.eq	404cb0 <ferror@plt+0x2d70>  // b.none
  404c94:	ldr	w0, [sp, #72]
  404c98:	cmp	w0, #0xa
  404c9c:	b.eq	404cb0 <ferror@plt+0x2d70>  // b.none
  404ca0:	ldr	x1, [sp, #64]
  404ca4:	ldr	x0, [sp, #80]
  404ca8:	cmp	x1, x0
  404cac:	b.cc	404c60 <ferror@plt+0x2d20>  // b.lo, b.ul, b.last
  404cb0:	ldr	x1, [sp, #48]
  404cb4:	ldr	x0, [sp, #64]
  404cb8:	add	x0, x1, x0
  404cbc:	strb	wzr, [x0]
  404cc0:	ldr	x0, [sp, #64]
  404cc4:	cmp	x0, #0x0
  404cc8:	b.ne	404ce4 <ferror@plt+0x2da4>  // b.any
  404ccc:	ldr	x0, [sp, #40]
  404cd0:	ldrb	w0, [x0, #120]
  404cd4:	and	w0, w0, #0xffffff80
  404cd8:	and	w0, w0, #0xff
  404cdc:	cmp	w0, #0x0
  404ce0:	b.ne	404d08 <ferror@plt+0x2dc8>  // b.any
  404ce4:	ldr	w0, [sp, #92]
  404ce8:	cmp	w0, #0x0
  404cec:	b.ne	404cf8 <ferror@plt+0x2db8>  // b.any
  404cf0:	ldr	x0, [sp, #40]
  404cf4:	bl	40470c <ferror@plt+0x27cc>
  404cf8:	ldr	x1, [sp, #48]
  404cfc:	ldr	x0, [sp, #40]
  404d00:	bl	4031d0 <ferror@plt+0x1290>
  404d04:	str	wzr, [sp, #92]
  404d08:	ldr	w0, [sp, #72]
  404d0c:	cmp	w0, #0xa
  404d10:	b.ne	404d1c <ferror@plt+0x2ddc>  // b.any
  404d14:	bl	401d90 <getchar@plt>
  404d18:	str	w0, [sp, #72]
  404d1c:	ldr	w0, [sp, #72]
  404d20:	cmn	w0, #0x1
  404d24:	b.ne	404a98 <ferror@plt+0x2b58>  // b.any
  404d28:	ldr	x0, [sp, #48]
  404d2c:	bl	401d80 <free@plt>
  404d30:	nop
  404d34:	ldr	x19, [sp, #16]
  404d38:	ldp	x29, x30, [sp], #96
  404d3c:	ret
  404d40:	stp	x29, x30, [sp, #-32]!
  404d44:	mov	x29, sp
  404d48:	str	x0, [sp, #24]
  404d4c:	ldr	x0, [sp, #24]
  404d50:	ldr	w0, [x0]
  404d54:	cmn	w0, #0x1
  404d58:	b.eq	404d88 <ferror@plt+0x2e48>  // b.none
  404d5c:	ldr	x0, [sp, #24]
  404d60:	ldr	w0, [x0]
  404d64:	bl	401cc0 <close@plt>
  404d68:	cmp	w0, #0x0
  404d6c:	b.eq	404d88 <ferror@plt+0x2e48>  // b.none
  404d70:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404d74:	add	x0, x0, #0x8e8
  404d78:	bl	401ef0 <gettext@plt>
  404d7c:	mov	x1, x0
  404d80:	mov	w0, #0x1                   	// #1
  404d84:	bl	401f20 <err@plt>
  404d88:	ldr	x0, [sp, #24]
  404d8c:	ldr	x0, [x0, #16]
  404d90:	bl	401d80 <free@plt>
  404d94:	nop
  404d98:	ldp	x29, x30, [sp], #32
  404d9c:	ret
  404da0:	stp	x29, x30, [sp, #-48]!
  404da4:	mov	x29, sp
  404da8:	str	x19, [sp, #16]
  404dac:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  404db0:	add	x0, x0, #0x500
  404db4:	ldr	x0, [x0]
  404db8:	str	x0, [sp, #40]
  404dbc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404dc0:	add	x0, x0, #0x8f8
  404dc4:	bl	401ef0 <gettext@plt>
  404dc8:	ldr	x1, [sp, #40]
  404dcc:	bl	401ad0 <fputs@plt>
  404dd0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404dd4:	add	x0, x0, #0x908
  404dd8:	bl	401ef0 <gettext@plt>
  404ddc:	mov	x1, x0
  404de0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  404de4:	add	x0, x0, #0x510
  404de8:	ldr	x0, [x0]
  404dec:	mov	x2, x0
  404df0:	ldr	x0, [sp, #40]
  404df4:	bl	401f10 <fprintf@plt>
  404df8:	ldr	x1, [sp, #40]
  404dfc:	mov	w0, #0xa                   	// #10
  404e00:	bl	401b50 <fputc@plt>
  404e04:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e08:	add	x0, x0, #0x928
  404e0c:	bl	401ef0 <gettext@plt>
  404e10:	ldr	x1, [sp, #40]
  404e14:	bl	401ad0 <fputs@plt>
  404e18:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e1c:	add	x0, x0, #0x950
  404e20:	bl	401ef0 <gettext@plt>
  404e24:	ldr	x1, [sp, #40]
  404e28:	bl	401ad0 <fputs@plt>
  404e2c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e30:	add	x0, x0, #0x960
  404e34:	bl	401ef0 <gettext@plt>
  404e38:	ldr	x1, [sp, #40]
  404e3c:	bl	401ad0 <fputs@plt>
  404e40:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e44:	add	x0, x0, #0x998
  404e48:	bl	401ef0 <gettext@plt>
  404e4c:	ldr	x1, [sp, #40]
  404e50:	bl	401ad0 <fputs@plt>
  404e54:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e58:	add	x0, x0, #0x9e0
  404e5c:	bl	401ef0 <gettext@plt>
  404e60:	ldr	x1, [sp, #40]
  404e64:	bl	401ad0 <fputs@plt>
  404e68:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e6c:	add	x0, x0, #0xa20
  404e70:	bl	401ef0 <gettext@plt>
  404e74:	ldr	x1, [sp, #40]
  404e78:	bl	401ad0 <fputs@plt>
  404e7c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e80:	add	x0, x0, #0xa68
  404e84:	bl	401ef0 <gettext@plt>
  404e88:	ldr	x1, [sp, #40]
  404e8c:	bl	401ad0 <fputs@plt>
  404e90:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404e94:	add	x0, x0, #0xab0
  404e98:	bl	401ef0 <gettext@plt>
  404e9c:	ldr	x1, [sp, #40]
  404ea0:	bl	401ad0 <fputs@plt>
  404ea4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404ea8:	add	x0, x0, #0xaf8
  404eac:	bl	401ef0 <gettext@plt>
  404eb0:	ldr	x1, [sp, #40]
  404eb4:	bl	401ad0 <fputs@plt>
  404eb8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404ebc:	add	x0, x0, #0xb30
  404ec0:	bl	401ef0 <gettext@plt>
  404ec4:	ldr	x1, [sp, #40]
  404ec8:	bl	401ad0 <fputs@plt>
  404ecc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404ed0:	add	x0, x0, #0xb80
  404ed4:	bl	401ef0 <gettext@plt>
  404ed8:	ldr	x1, [sp, #40]
  404edc:	bl	401ad0 <fputs@plt>
  404ee0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404ee4:	add	x0, x0, #0xbc8
  404ee8:	bl	401ef0 <gettext@plt>
  404eec:	ldr	x1, [sp, #40]
  404ef0:	bl	401ad0 <fputs@plt>
  404ef4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404ef8:	add	x0, x0, #0xc08
  404efc:	bl	401ef0 <gettext@plt>
  404f00:	ldr	x1, [sp, #40]
  404f04:	bl	401ad0 <fputs@plt>
  404f08:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f0c:	add	x0, x0, #0xc48
  404f10:	bl	401ef0 <gettext@plt>
  404f14:	ldr	x1, [sp, #40]
  404f18:	bl	401ad0 <fputs@plt>
  404f1c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f20:	add	x0, x0, #0xc88
  404f24:	bl	401ef0 <gettext@plt>
  404f28:	ldr	x1, [sp, #40]
  404f2c:	bl	401ad0 <fputs@plt>
  404f30:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f34:	add	x0, x0, #0xcd0
  404f38:	bl	401ef0 <gettext@plt>
  404f3c:	ldr	x1, [sp, #40]
  404f40:	bl	401ad0 <fputs@plt>
  404f44:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f48:	add	x0, x0, #0xcf8
  404f4c:	bl	401ef0 <gettext@plt>
  404f50:	ldr	x1, [sp, #40]
  404f54:	bl	401ad0 <fputs@plt>
  404f58:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f5c:	add	x0, x0, #0xd20
  404f60:	bl	401ef0 <gettext@plt>
  404f64:	ldr	x1, [sp, #40]
  404f68:	bl	401ad0 <fputs@plt>
  404f6c:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f70:	add	x0, x0, #0xd60
  404f74:	bl	401ef0 <gettext@plt>
  404f78:	ldr	x1, [sp, #40]
  404f7c:	bl	401ad0 <fputs@plt>
  404f80:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f84:	add	x0, x0, #0xdf8
  404f88:	bl	401ef0 <gettext@plt>
  404f8c:	ldr	x1, [sp, #40]
  404f90:	bl	401ad0 <fputs@plt>
  404f94:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404f98:	add	x0, x0, #0xe30
  404f9c:	bl	401ef0 <gettext@plt>
  404fa0:	ldr	x1, [sp, #40]
  404fa4:	bl	401ad0 <fputs@plt>
  404fa8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404fac:	add	x0, x0, #0xe70
  404fb0:	bl	401ef0 <gettext@plt>
  404fb4:	ldr	x1, [sp, #40]
  404fb8:	bl	401ad0 <fputs@plt>
  404fbc:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404fc0:	add	x0, x0, #0xea8
  404fc4:	bl	401ef0 <gettext@plt>
  404fc8:	ldr	x1, [sp, #40]
  404fcc:	bl	401ad0 <fputs@plt>
  404fd0:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404fd4:	add	x0, x0, #0xee0
  404fd8:	bl	401ef0 <gettext@plt>
  404fdc:	ldr	x1, [sp, #40]
  404fe0:	bl	401ad0 <fputs@plt>
  404fe4:	adrp	x0, 409000 <ferror@plt+0x70c0>
  404fe8:	add	x0, x0, #0xf50
  404fec:	bl	401ef0 <gettext@plt>
  404ff0:	ldr	x1, [sp, #40]
  404ff4:	bl	401ad0 <fputs@plt>
  404ff8:	ldr	x1, [sp, #40]
  404ffc:	mov	w0, #0xa                   	// #10
  405000:	bl	401b50 <fputc@plt>
  405004:	adrp	x0, 409000 <ferror@plt+0x70c0>
  405008:	add	x0, x0, #0xf80
  40500c:	bl	401ef0 <gettext@plt>
  405010:	mov	x19, x0
  405014:	adrp	x0, 409000 <ferror@plt+0x70c0>
  405018:	add	x0, x0, #0xf98
  40501c:	bl	401ef0 <gettext@plt>
  405020:	mov	x4, x0
  405024:	adrp	x0, 409000 <ferror@plt+0x70c0>
  405028:	add	x3, x0, #0xfa8
  40502c:	mov	x2, x19
  405030:	adrp	x0, 409000 <ferror@plt+0x70c0>
  405034:	add	x1, x0, #0xfb8
  405038:	adrp	x0, 409000 <ferror@plt+0x70c0>
  40503c:	add	x0, x0, #0xfc8
  405040:	bl	401ec0 <printf@plt>
  405044:	adrp	x0, 409000 <ferror@plt+0x70c0>
  405048:	add	x0, x0, #0xfe0
  40504c:	bl	401ef0 <gettext@plt>
  405050:	mov	x2, x0
  405054:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405058:	add	x1, x0, #0x0
  40505c:	mov	x0, x2
  405060:	bl	401ec0 <printf@plt>
  405064:	mov	w0, #0x0                   	// #0
  405068:	bl	401ae0 <exit@plt>
  40506c:	stp	x29, x30, [sp, #-208]!
  405070:	mov	x29, sp
  405074:	str	x19, [sp, #16]
  405078:	str	w0, [sp, #44]
  40507c:	str	x1, [sp, #32]
  405080:	stp	xzr, xzr, [sp, #48]
  405084:	stp	xzr, xzr, [sp, #64]
  405088:	stp	xzr, xzr, [sp, #80]
  40508c:	stp	xzr, xzr, [sp, #96]
  405090:	stp	xzr, xzr, [sp, #112]
  405094:	stp	xzr, xzr, [sp, #128]
  405098:	stp	xzr, xzr, [sp, #144]
  40509c:	stp	xzr, xzr, [sp, #160]
  4050a0:	mov	w0, #0xffffffff            	// #-1
  4050a4:	str	w0, [sp, #48]
  4050a8:	mov	w0, #0xd                   	// #13
  4050ac:	str	w0, [sp, #52]
  4050b0:	mov	w0, #0x6                   	// #6
  4050b4:	str	w0, [sp, #112]
  4050b8:	mov	x0, #0x400                 	// #1024
  4050bc:	str	x0, [sp, #120]
  4050c0:	ldrb	w0, [sp, #168]
  4050c4:	orr	w0, w0, #0x10
  4050c8:	strb	w0, [sp, #168]
  4050cc:	ldrb	w0, [sp, #168]
  4050d0:	orr	w0, w0, #0x20
  4050d4:	strb	w0, [sp, #168]
  4050d8:	ldrb	w0, [sp, #168]
  4050dc:	orr	w0, w0, #0x40
  4050e0:	strb	w0, [sp, #168]
  4050e4:	str	wzr, [sp, #204]
  4050e8:	mov	w0, #0x2                   	// #2
  4050ec:	str	w0, [sp, #200]
  4050f0:	str	xzr, [sp, #192]
  4050f4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4050f8:	add	x1, x0, #0x10
  4050fc:	mov	w0, #0x6                   	// #6
  405100:	bl	401f30 <setlocale@plt>
  405104:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405108:	add	x1, x0, #0x18
  40510c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405110:	add	x0, x0, #0x30
  405114:	bl	401c20 <bindtextdomain@plt>
  405118:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  40511c:	add	x0, x0, #0x30
  405120:	bl	401d00 <textdomain@plt>
  405124:	bl	402290 <ferror@plt+0x350>
  405128:	add	x0, sp, #0x30
  40512c:	add	x0, x0, #0x50
  405130:	str	x0, [sp, #128]
  405134:	add	x0, sp, #0x30
  405138:	add	x0, x0, #0x50
  40513c:	str	x0, [sp, #136]
  405140:	add	x0, sp, #0x30
  405144:	add	x0, x0, #0x60
  405148:	str	x0, [sp, #144]
  40514c:	add	x0, sp, #0x30
  405150:	add	x0, x0, #0x60
  405154:	str	x0, [sp, #152]
  405158:	b	4055d4 <ferror@plt+0x3694>
  40515c:	ldr	w0, [sp, #188]
  405160:	sub	w0, w0, #0x50
  405164:	cmp	w0, #0x3a
  405168:	b.hi	405598 <ferror@plt+0x3658>  // b.pmore
  40516c:	adrp	x1, 40a000 <ferror@plt+0x80c0>
  405170:	add	x1, x1, #0x1dc
  405174:	ldr	w0, [x1, w0, uxtw #2]
  405178:	adr	x1, 405184 <ferror@plt+0x3244>
  40517c:	add	x0, x1, w0, sxtw #2
  405180:	br	x0
  405184:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405188:	add	x0, x0, #0x4f0
  40518c:	ldr	x3, [x0]
  405190:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405194:	add	x0, x0, #0x508
  405198:	ldr	x0, [x0]
  40519c:	mov	x2, x0
  4051a0:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4051a4:	add	x1, x0, #0x40
  4051a8:	mov	x0, x3
  4051ac:	bl	401db0 <freopen@plt>
  4051b0:	cmp	x0, #0x0
  4051b4:	b.ne	4051e0 <ferror@plt+0x32a0>  // b.any
  4051b8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4051bc:	add	x0, x0, #0x48
  4051c0:	bl	401ef0 <gettext@plt>
  4051c4:	mov	x1, x0
  4051c8:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4051cc:	add	x0, x0, #0x4f0
  4051d0:	ldr	x0, [x0]
  4051d4:	mov	x2, x0
  4051d8:	mov	w0, #0x1                   	// #1
  4051dc:	bl	401f20 <err@plt>
  4051e0:	mov	w0, #0x1                   	// #1
  4051e4:	str	w0, [sp, #204]
  4051e8:	b	4055d4 <ferror@plt+0x3694>
  4051ec:	ldrb	w0, [sp, #168]
  4051f0:	orr	w0, w0, #0xffffff80
  4051f4:	strb	w0, [sp, #168]
  4051f8:	b	4055d4 <ferror@plt+0x3694>
  4051fc:	bl	401bd0 <getpid@plt>
  405200:	str	w0, [sp, #56]
  405204:	b	4055d4 <ferror@plt+0x3694>
  405208:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40520c:	add	x0, x0, #0x4f0
  405210:	ldr	x0, [x0]
  405214:	cmp	x0, #0x0
  405218:	b.eq	405274 <ferror@plt+0x3334>  // b.none
  40521c:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405220:	add	x0, x0, #0x4f0
  405224:	ldr	x0, [x0]
  405228:	str	x0, [sp, #176]
  40522c:	ldr	x0, [sp, #176]
  405230:	ldrsb	w0, [x0]
  405234:	cmp	w0, #0x3d
  405238:	b.ne	405248 <ferror@plt+0x3308>  // b.any
  40523c:	ldr	x0, [sp, #176]
  405240:	add	x0, x0, #0x1
  405244:	str	x0, [sp, #176]
  405248:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40524c:	add	x0, x0, #0x4f0
  405250:	ldr	x19, [x0]
  405254:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405258:	add	x0, x0, #0x50
  40525c:	bl	401ef0 <gettext@plt>
  405260:	mov	x1, x0
  405264:	mov	x0, x19
  405268:	bl	406a00 <ferror@plt+0x4ac0>
  40526c:	str	w0, [sp, #56]
  405270:	b	4055d4 <ferror@plt+0x3694>
  405274:	bl	401bd0 <getpid@plt>
  405278:	str	w0, [sp, #56]
  40527c:	b	4055d4 <ferror@plt+0x3694>
  405280:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405284:	add	x0, x0, #0x4f0
  405288:	ldr	x0, [x0]
  40528c:	bl	402850 <ferror@plt+0x910>
  405290:	str	w0, [sp, #52]
  405294:	b	4055d4 <ferror@plt+0x3694>
  405298:	ldrb	w0, [sp, #168]
  40529c:	orr	w0, w0, #0x8
  4052a0:	strb	w0, [sp, #168]
  4052a4:	b	4055d4 <ferror@plt+0x3694>
  4052a8:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4052ac:	add	x0, x0, #0x4f0
  4052b0:	ldr	x0, [x0]
  4052b4:	str	x0, [sp, #72]
  4052b8:	b	4055d4 <ferror@plt+0x3694>
  4052bc:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4052c0:	add	x0, x0, #0x4f0
  4052c4:	ldr	x0, [x0]
  4052c8:	str	x0, [sp, #88]
  4052cc:	b	4055d4 <ferror@plt+0x3694>
  4052d0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4052d4:	add	x0, x0, #0x4f0
  4052d8:	ldr	x19, [x0]
  4052dc:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4052e0:	add	x0, x0, #0x68
  4052e4:	bl	401ef0 <gettext@plt>
  4052e8:	mov	x1, x0
  4052ec:	mov	x0, x19
  4052f0:	bl	406b00 <ferror@plt+0x4bc0>
  4052f4:	str	x0, [sp, #120]
  4052f8:	b	4055d4 <ferror@plt+0x3694>
  4052fc:	mov	w0, #0x2                   	// #2
  405300:	str	w0, [sp, #112]
  405304:	b	4055d4 <ferror@plt+0x3694>
  405308:	mov	w0, #0x4                   	// #4
  40530c:	str	w0, [sp, #112]
  405310:	b	4055d4 <ferror@plt+0x3694>
  405314:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405318:	add	x0, x0, #0x4f0
  40531c:	ldr	x0, [x0]
  405320:	str	x0, [sp, #96]
  405324:	b	4055d4 <ferror@plt+0x3694>
  405328:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40532c:	add	x0, x0, #0x4f0
  405330:	ldr	x0, [x0]
  405334:	str	x0, [sp, #104]
  405338:	b	4055d4 <ferror@plt+0x3694>
  40533c:	ldrb	w0, [sp, #169]
  405340:	orr	w0, w0, #0x1
  405344:	strb	w0, [sp, #169]
  405348:	b	4055d4 <ferror@plt+0x3694>
  40534c:	ldrb	w0, [sp, #168]
  405350:	orr	w0, w0, #0x4
  405354:	strb	w0, [sp, #168]
  405358:	b	4055d4 <ferror@plt+0x3694>
  40535c:	adrp	x0, 403000 <ferror@plt+0x10c0>
  405360:	add	x0, x0, #0x774
  405364:	str	x0, [sp, #160]
  405368:	b	4055d4 <ferror@plt+0x3694>
  40536c:	adrp	x0, 404000 <ferror@plt+0x20c0>
  405370:	add	x0, x0, #0x16c
  405374:	str	x0, [sp, #160]
  405378:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40537c:	add	x0, x0, #0x4f0
  405380:	ldr	x0, [x0]
  405384:	cmp	x0, #0x0
  405388:	b.eq	4055d4 <ferror@plt+0x3694>  // b.none
  40538c:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405390:	add	x0, x0, #0x4f0
  405394:	ldr	x1, [x0]
  405398:	add	x0, sp, #0x30
  40539c:	bl	4044e8 <ferror@plt+0x25a8>
  4053a0:	b	4055d4 <ferror@plt+0x3694>
  4053a4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4053a8:	add	x0, x0, #0x4f0
  4053ac:	ldr	x0, [x0]
  4053b0:	mov	w1, #0x20                  	// #32
  4053b4:	bl	401df0 <strchr@plt>
  4053b8:	cmp	x0, #0x0
  4053bc:	b.eq	4053d8 <ferror@plt+0x3498>  // b.none
  4053c0:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4053c4:	add	x0, x0, #0x88
  4053c8:	bl	401ef0 <gettext@plt>
  4053cc:	mov	x1, x0
  4053d0:	mov	w0, #0x1                   	// #1
  4053d4:	bl	401ea0 <errx@plt>
  4053d8:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4053dc:	add	x0, x0, #0x4f0
  4053e0:	ldr	x0, [x0]
  4053e4:	str	x0, [sp, #80]
  4053e8:	b	4055d4 <ferror@plt+0x3694>
  4053ec:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4053f0:	add	x0, x0, #0x4f0
  4053f4:	ldr	x0, [x0]
  4053f8:	cmp	x0, #0x0
  4053fc:	b.eq	405454 <ferror@plt+0x3514>  // b.none
  405400:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405404:	add	x0, x0, #0x4f0
  405408:	ldr	x2, [x0]
  40540c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405410:	add	x1, x0, #0x40
  405414:	mov	x0, x2
  405418:	bl	401be0 <fopen@plt>
  40541c:	str	x0, [sp, #192]
  405420:	ldr	x0, [sp, #192]
  405424:	cmp	x0, #0x0
  405428:	b.ne	4055d4 <ferror@plt+0x3694>  // b.any
  40542c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405430:	add	x0, x0, #0xa8
  405434:	bl	401ef0 <gettext@plt>
  405438:	mov	x1, x0
  40543c:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405440:	add	x0, x0, #0x4f0
  405444:	ldr	x0, [x0]
  405448:	mov	x2, x0
  40544c:	mov	w0, #0x1                   	// #1
  405450:	bl	401f20 <err@plt>
  405454:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405458:	add	x0, x0, #0x508
  40545c:	ldr	x0, [x0]
  405460:	str	x0, [sp, #192]
  405464:	b	4055d4 <ferror@plt+0x3694>
  405468:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40546c:	add	x0, x0, #0x4f0
  405470:	ldr	x0, [x0]
  405474:	bl	4045e0 <ferror@plt+0x26a0>
  405478:	str	w0, [sp, #200]
  40547c:	b	4055d4 <ferror@plt+0x3694>
  405480:	ldrb	w0, [sp, #168]
  405484:	orr	w0, w0, #0x2
  405488:	strb	w0, [sp, #168]
  40548c:	b	4055d4 <ferror@plt+0x3694>
  405490:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405494:	add	x0, x0, #0x4f0
  405498:	ldr	x0, [x0]
  40549c:	bl	403f30 <ferror@plt+0x1ff0>
  4054a0:	cmp	w0, #0x0
  4054a4:	b.ne	4054d0 <ferror@plt+0x3590>  // b.any
  4054a8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4054ac:	add	x0, x0, #0xb8
  4054b0:	bl	401ef0 <gettext@plt>
  4054b4:	mov	x1, x0
  4054b8:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4054bc:	add	x0, x0, #0x4f0
  4054c0:	ldr	x0, [x0]
  4054c4:	mov	x2, x0
  4054c8:	mov	w0, #0x1                   	// #1
  4054cc:	bl	401ea0 <errx@plt>
  4054d0:	add	x0, sp, #0x30
  4054d4:	bl	403868 <ferror@plt+0x1928>
  4054d8:	mov	x2, x0
  4054dc:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4054e0:	add	x0, x0, #0x4f0
  4054e4:	ldr	x0, [x0]
  4054e8:	mov	x1, x0
  4054ec:	mov	x0, x2
  4054f0:	bl	403948 <ferror@plt+0x1a08>
  4054f4:	b	4055d4 <ferror@plt+0x3694>
  4054f8:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4054fc:	add	x0, x0, #0x4f0
  405500:	ldr	x0, [x0]
  405504:	bl	403e44 <ferror@plt+0x1f04>
  405508:	cmp	w0, #0x0
  40550c:	b.ne	405538 <ferror@plt+0x35f8>  // b.any
  405510:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405514:	add	x0, x0, #0xe0
  405518:	bl	401ef0 <gettext@plt>
  40551c:	mov	x1, x0
  405520:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405524:	add	x0, x0, #0x4f0
  405528:	ldr	x0, [x0]
  40552c:	mov	x2, x0
  405530:	mov	w0, #0x1                   	// #1
  405534:	bl	401ea0 <errx@plt>
  405538:	add	x0, sp, #0x30
  40553c:	bl	403868 <ferror@plt+0x1928>
  405540:	mov	x2, x0
  405544:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405548:	add	x0, x0, #0x4f0
  40554c:	ldr	x0, [x0]
  405550:	mov	x1, x0
  405554:	mov	x0, x2
  405558:	bl	403a14 <ferror@plt+0x1ad4>
  40555c:	b	4055d4 <ferror@plt+0x3694>
  405560:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405564:	add	x0, x0, #0x108
  405568:	bl	401ef0 <gettext@plt>
  40556c:	mov	x3, x0
  405570:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405574:	add	x0, x0, #0x510
  405578:	ldr	x1, [x0]
  40557c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405580:	add	x2, x0, #0x118
  405584:	mov	x0, x3
  405588:	bl	401ec0 <printf@plt>
  40558c:	mov	w0, #0x0                   	// #0
  405590:	bl	401ae0 <exit@plt>
  405594:	bl	404da0 <ferror@plt+0x2e60>
  405598:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40559c:	add	x0, x0, #0x4e8
  4055a0:	ldr	x19, [x0]
  4055a4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4055a8:	add	x0, x0, #0x130
  4055ac:	bl	401ef0 <gettext@plt>
  4055b0:	mov	x1, x0
  4055b4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4055b8:	add	x0, x0, #0x510
  4055bc:	ldr	x0, [x0]
  4055c0:	mov	x2, x0
  4055c4:	mov	x0, x19
  4055c8:	bl	401f10 <fprintf@plt>
  4055cc:	mov	w0, #0x1                   	// #1
  4055d0:	bl	401ae0 <exit@plt>
  4055d4:	mov	x4, #0x0                   	// #0
  4055d8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4055dc:	add	x3, x0, #0x4f0
  4055e0:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4055e4:	add	x2, x0, #0x158
  4055e8:	ldr	x1, [sp, #32]
  4055ec:	ldr	w0, [sp, #44]
  4055f0:	bl	401d10 <getopt_long@plt>
  4055f4:	str	w0, [sp, #188]
  4055f8:	ldr	w0, [sp, #188]
  4055fc:	cmn	w0, #0x1
  405600:	b.ne	40515c <ferror@plt+0x321c>  // b.any
  405604:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405608:	add	x0, x0, #0x4f8
  40560c:	ldr	w0, [x0]
  405610:	ldr	w1, [sp, #44]
  405614:	sub	w0, w1, w0
  405618:	str	w0, [sp, #44]
  40561c:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405620:	add	x0, x0, #0x4f8
  405624:	ldr	w0, [x0]
  405628:	sxtw	x0, w0
  40562c:	lsl	x0, x0, #3
  405630:	ldr	x1, [sp, #32]
  405634:	add	x0, x1, x0
  405638:	str	x0, [sp, #32]
  40563c:	ldr	w0, [sp, #204]
  405640:	cmp	w0, #0x0
  405644:	b.eq	405664 <ferror@plt+0x3724>  // b.none
  405648:	ldr	w0, [sp, #44]
  40564c:	cmp	w0, #0x0
  405650:	b.eq	405664 <ferror@plt+0x3724>  // b.none
  405654:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  405658:	add	x0, x0, #0x170
  40565c:	bl	401ef0 <gettext@plt>
  405660:	bl	401e30 <warnx@plt>
  405664:	ldr	x0, [sp, #192]
  405668:	cmp	x0, #0x0
  40566c:	b.eq	4056cc <ferror@plt+0x378c>  // b.none
  405670:	add	x0, sp, #0x30
  405674:	ldr	x1, [sp, #192]
  405678:	bl	402da0 <ferror@plt+0xe60>
  40567c:	str	w0, [sp, #184]
  405680:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405684:	add	x0, x0, #0x508
  405688:	ldr	x0, [x0]
  40568c:	ldr	x1, [sp, #192]
  405690:	cmp	x1, x0
  405694:	b.eq	4056a0 <ferror@plt+0x3760>  // b.none
  405698:	ldr	x0, [sp, #192]
  40569c:	bl	401bc0 <fclose@plt>
  4056a0:	ldr	w0, [sp, #184]
  4056a4:	cmp	w0, #0x0
  4056a8:	b.eq	4056c4 <ferror@plt+0x3784>  // b.none
  4056ac:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4056b0:	add	x0, x0, #0x1b8
  4056b4:	bl	401ef0 <gettext@plt>
  4056b8:	mov	x1, x0
  4056bc:	mov	w0, #0x1                   	// #1
  4056c0:	bl	401ea0 <errx@plt>
  4056c4:	mov	w0, #0x0                   	// #0
  4056c8:	b	40581c <ferror@plt+0x38dc>
  4056cc:	add	x0, sp, #0x30
  4056d0:	bl	403868 <ferror@plt+0x1928>
  4056d4:	mov	x2, x0
  4056d8:	adrp	x0, 409000 <ferror@plt+0x70c0>
  4056dc:	add	x1, x0, #0x738
  4056e0:	mov	x0, x2
  4056e4:	bl	403898 <ferror@plt+0x1958>
  4056e8:	cmp	w0, #0x0
  4056ec:	b.eq	4056fc <ferror@plt+0x37bc>  // b.none
  4056f0:	ldrb	w0, [sp, #168]
  4056f4:	and	w0, w0, #0xffffffdf
  4056f8:	strb	w0, [sp, #168]
  4056fc:	ldr	w0, [sp, #200]
  405700:	cmp	w0, #0x2
  405704:	b.eq	405750 <ferror@plt+0x3810>  // b.none
  405708:	ldr	w0, [sp, #200]
  40570c:	cmp	w0, #0x2
  405710:	b.gt	4057e0 <ferror@plt+0x38a0>
  405714:	ldr	w0, [sp, #200]
  405718:	cmp	w0, #0x0
  40571c:	b.eq	405730 <ferror@plt+0x37f0>  // b.none
  405720:	ldr	w0, [sp, #200]
  405724:	cmp	w0, #0x1
  405728:	b.eq	405740 <ferror@plt+0x3800>  // b.none
  40572c:	b	4057e0 <ferror@plt+0x38a0>
  405730:	ldrb	w0, [sp, #168]
  405734:	and	w0, w0, #0xfffffffe
  405738:	strb	w0, [sp, #168]
  40573c:	b	4057e4 <ferror@plt+0x38a4>
  405740:	ldrb	w0, [sp, #168]
  405744:	orr	w0, w0, #0x1
  405748:	strb	w0, [sp, #168]
  40574c:	b	4057e4 <ferror@plt+0x38a4>
  405750:	ldrb	w0, [sp, #168]
  405754:	and	w0, w0, #0x2
  405758:	and	w0, w0, #0xff
  40575c:	cmp	w0, #0x0
  405760:	b.ne	405778 <ferror@plt+0x3838>  // b.any
  405764:	ldrb	w0, [sp, #168]
  405768:	and	w0, w0, #0x8
  40576c:	and	w0, w0, #0xff
  405770:	cmp	w0, #0x0
  405774:	b.eq	405780 <ferror@plt+0x3840>  // b.none
  405778:	mov	w0, #0x1                   	// #1
  40577c:	b	405784 <ferror@plt+0x3844>
  405780:	mov	w0, #0x0                   	// #0
  405784:	and	w0, w0, #0x1
  405788:	and	w1, w0, #0xff
  40578c:	ldrb	w0, [sp, #168]
  405790:	bfxil	w0, w1, #0, #1
  405794:	strb	w0, [sp, #168]
  405798:	bl	401e90 <sd_booted@plt>
  40579c:	cmp	w0, #0x0
  4057a0:	cset	w0, ne  // ne = any
  4057a4:	and	w0, w0, #0xff
  4057a8:	mov	w2, w0
  4057ac:	ldrb	w0, [sp, #168]
  4057b0:	ubfx	x0, x0, #0, #1
  4057b4:	and	w0, w0, #0xff
  4057b8:	sxtb	w1, w0
  4057bc:	sxtb	w0, w2
  4057c0:	orr	w0, w1, w0
  4057c4:	sxtb	w0, w0
  4057c8:	and	w0, w0, #0x1
  4057cc:	and	w1, w0, #0xff
  4057d0:	ldrb	w0, [sp, #168]
  4057d4:	bfxil	w0, w1, #0, #1
  4057d8:	strb	w0, [sp, #168]
  4057dc:	b	4057e4 <ferror@plt+0x38a4>
  4057e0:	bl	401cf0 <abort@plt>
  4057e4:	add	x0, sp, #0x30
  4057e8:	bl	4047ec <ferror@plt+0x28ac>
  4057ec:	ldr	w0, [sp, #44]
  4057f0:	cmp	w0, #0x0
  4057f4:	b.le	405808 <ferror@plt+0x38c8>
  4057f8:	add	x0, sp, #0x30
  4057fc:	ldr	x1, [sp, #32]
  405800:	bl	4048b8 <ferror@plt+0x2978>
  405804:	b	405810 <ferror@plt+0x38d0>
  405808:	add	x0, sp, #0x30
  40580c:	bl	404a34 <ferror@plt+0x2af4>
  405810:	add	x0, sp, #0x30
  405814:	bl	404d40 <ferror@plt+0x2e00>
  405818:	mov	w0, #0x0                   	// #0
  40581c:	ldr	x19, [sp, #16]
  405820:	ldp	x29, x30, [sp], #208
  405824:	ret
  405828:	sub	sp, sp, #0x10
  40582c:	str	w0, [sp, #12]
  405830:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405834:	add	x0, x0, #0x4d0
  405838:	ldr	w1, [sp, #12]
  40583c:	str	w1, [x0]
  405840:	nop
  405844:	add	sp, sp, #0x10
  405848:	ret
  40584c:	sub	sp, sp, #0x10
  405850:	str	x0, [sp, #8]
  405854:	str	w1, [sp, #4]
  405858:	str	w2, [sp]
  40585c:	b	4058ac <ferror@plt+0x396c>
  405860:	ldr	x0, [sp, #8]
  405864:	ldr	x1, [x0]
  405868:	ldrsw	x0, [sp, #4]
  40586c:	mov	x2, #0x0                   	// #0
  405870:	umulh	x0, x1, x0
  405874:	cmp	x0, #0x0
  405878:	b.eq	405880 <ferror@plt+0x3940>  // b.none
  40587c:	mov	x2, #0x1                   	// #1
  405880:	mov	x0, x2
  405884:	cmp	x0, #0x0
  405888:	b.eq	405894 <ferror@plt+0x3954>  // b.none
  40588c:	mov	w0, #0xffffffde            	// #-34
  405890:	b	4058c4 <ferror@plt+0x3984>
  405894:	ldr	x0, [sp, #8]
  405898:	ldr	x1, [x0]
  40589c:	ldrsw	x0, [sp, #4]
  4058a0:	mul	x1, x1, x0
  4058a4:	ldr	x0, [sp, #8]
  4058a8:	str	x1, [x0]
  4058ac:	ldr	w0, [sp]
  4058b0:	sub	w1, w0, #0x1
  4058b4:	str	w1, [sp]
  4058b8:	cmp	w0, #0x0
  4058bc:	b.ne	405860 <ferror@plt+0x3920>  // b.any
  4058c0:	mov	w0, #0x0                   	// #0
  4058c4:	add	sp, sp, #0x10
  4058c8:	ret
  4058cc:	stp	x29, x30, [sp, #-192]!
  4058d0:	mov	x29, sp
  4058d4:	str	x0, [sp, #40]
  4058d8:	str	x1, [sp, #32]
  4058dc:	str	x2, [sp, #24]
  4058e0:	str	xzr, [sp, #176]
  4058e4:	mov	w0, #0x400                 	// #1024
  4058e8:	str	w0, [sp, #172]
  4058ec:	str	wzr, [sp, #168]
  4058f0:	str	wzr, [sp, #164]
  4058f4:	str	wzr, [sp, #160]
  4058f8:	ldr	x0, [sp, #32]
  4058fc:	str	xzr, [x0]
  405900:	ldr	x0, [sp, #40]
  405904:	cmp	x0, #0x0
  405908:	b.eq	40591c <ferror@plt+0x39dc>  // b.none
  40590c:	ldr	x0, [sp, #40]
  405910:	ldrsb	w0, [x0]
  405914:	cmp	w0, #0x0
  405918:	b.ne	405928 <ferror@plt+0x39e8>  // b.any
  40591c:	mov	w0, #0xffffffea            	// #-22
  405920:	str	w0, [sp, #168]
  405924:	b	405f10 <ferror@plt+0x3fd0>
  405928:	ldr	x0, [sp, #40]
  40592c:	str	x0, [sp, #184]
  405930:	b	405940 <ferror@plt+0x3a00>
  405934:	ldr	x0, [sp, #184]
  405938:	add	x0, x0, #0x1
  40593c:	str	x0, [sp, #184]
  405940:	bl	401d50 <__ctype_b_loc@plt>
  405944:	ldr	x1, [x0]
  405948:	ldr	x0, [sp, #184]
  40594c:	ldrsb	w0, [x0]
  405950:	and	w0, w0, #0xff
  405954:	and	x0, x0, #0xff
  405958:	lsl	x0, x0, #1
  40595c:	add	x0, x1, x0
  405960:	ldrh	w0, [x0]
  405964:	and	w0, w0, #0x2000
  405968:	cmp	w0, #0x0
  40596c:	b.ne	405934 <ferror@plt+0x39f4>  // b.any
  405970:	ldr	x0, [sp, #184]
  405974:	ldrsb	w0, [x0]
  405978:	cmp	w0, #0x2d
  40597c:	b.ne	40598c <ferror@plt+0x3a4c>  // b.any
  405980:	mov	w0, #0xffffffea            	// #-22
  405984:	str	w0, [sp, #168]
  405988:	b	405f10 <ferror@plt+0x3fd0>
  40598c:	bl	401ee0 <__errno_location@plt>
  405990:	str	wzr, [x0]
  405994:	str	xzr, [sp, #72]
  405998:	add	x0, sp, #0x48
  40599c:	mov	w2, #0x0                   	// #0
  4059a0:	mov	x1, x0
  4059a4:	ldr	x0, [sp, #40]
  4059a8:	bl	401ce0 <strtoumax@plt>
  4059ac:	str	x0, [sp, #64]
  4059b0:	ldr	x0, [sp, #72]
  4059b4:	ldr	x1, [sp, #40]
  4059b8:	cmp	x1, x0
  4059bc:	b.eq	4059e8 <ferror@plt+0x3aa8>  // b.none
  4059c0:	bl	401ee0 <__errno_location@plt>
  4059c4:	ldr	w0, [x0]
  4059c8:	cmp	w0, #0x0
  4059cc:	b.eq	405a14 <ferror@plt+0x3ad4>  // b.none
  4059d0:	ldr	x0, [sp, #64]
  4059d4:	cmn	x0, #0x1
  4059d8:	b.eq	4059e8 <ferror@plt+0x3aa8>  // b.none
  4059dc:	ldr	x0, [sp, #64]
  4059e0:	cmp	x0, #0x0
  4059e4:	b.ne	405a14 <ferror@plt+0x3ad4>  // b.any
  4059e8:	bl	401ee0 <__errno_location@plt>
  4059ec:	ldr	w0, [x0]
  4059f0:	cmp	w0, #0x0
  4059f4:	b.eq	405a08 <ferror@plt+0x3ac8>  // b.none
  4059f8:	bl	401ee0 <__errno_location@plt>
  4059fc:	ldr	w0, [x0]
  405a00:	neg	w0, w0
  405a04:	b	405a0c <ferror@plt+0x3acc>
  405a08:	mov	w0, #0xffffffea            	// #-22
  405a0c:	str	w0, [sp, #168]
  405a10:	b	405f10 <ferror@plt+0x3fd0>
  405a14:	ldr	x0, [sp, #72]
  405a18:	cmp	x0, #0x0
  405a1c:	b.eq	405ef8 <ferror@plt+0x3fb8>  // b.none
  405a20:	ldr	x0, [sp, #72]
  405a24:	ldrsb	w0, [x0]
  405a28:	cmp	w0, #0x0
  405a2c:	b.eq	405ef8 <ferror@plt+0x3fb8>  // b.none
  405a30:	ldr	x0, [sp, #72]
  405a34:	str	x0, [sp, #184]
  405a38:	ldr	x0, [sp, #184]
  405a3c:	add	x0, x0, #0x1
  405a40:	ldrsb	w0, [x0]
  405a44:	cmp	w0, #0x69
  405a48:	b.ne	405a94 <ferror@plt+0x3b54>  // b.any
  405a4c:	ldr	x0, [sp, #184]
  405a50:	add	x0, x0, #0x2
  405a54:	ldrsb	w0, [x0]
  405a58:	cmp	w0, #0x42
  405a5c:	b.eq	405a74 <ferror@plt+0x3b34>  // b.none
  405a60:	ldr	x0, [sp, #184]
  405a64:	add	x0, x0, #0x2
  405a68:	ldrsb	w0, [x0]
  405a6c:	cmp	w0, #0x62
  405a70:	b.ne	405a94 <ferror@plt+0x3b54>  // b.any
  405a74:	ldr	x0, [sp, #184]
  405a78:	add	x0, x0, #0x3
  405a7c:	ldrsb	w0, [x0]
  405a80:	cmp	w0, #0x0
  405a84:	b.ne	405a94 <ferror@plt+0x3b54>  // b.any
  405a88:	mov	w0, #0x400                 	// #1024
  405a8c:	str	w0, [sp, #172]
  405a90:	b	405ccc <ferror@plt+0x3d8c>
  405a94:	ldr	x0, [sp, #184]
  405a98:	add	x0, x0, #0x1
  405a9c:	ldrsb	w0, [x0]
  405aa0:	cmp	w0, #0x42
  405aa4:	b.eq	405abc <ferror@plt+0x3b7c>  // b.none
  405aa8:	ldr	x0, [sp, #184]
  405aac:	add	x0, x0, #0x1
  405ab0:	ldrsb	w0, [x0]
  405ab4:	cmp	w0, #0x62
  405ab8:	b.ne	405adc <ferror@plt+0x3b9c>  // b.any
  405abc:	ldr	x0, [sp, #184]
  405ac0:	add	x0, x0, #0x2
  405ac4:	ldrsb	w0, [x0]
  405ac8:	cmp	w0, #0x0
  405acc:	b.ne	405adc <ferror@plt+0x3b9c>  // b.any
  405ad0:	mov	w0, #0x3e8                 	// #1000
  405ad4:	str	w0, [sp, #172]
  405ad8:	b	405ccc <ferror@plt+0x3d8c>
  405adc:	ldr	x0, [sp, #184]
  405ae0:	add	x0, x0, #0x1
  405ae4:	ldrsb	w0, [x0]
  405ae8:	cmp	w0, #0x0
  405aec:	b.eq	405ccc <ferror@plt+0x3d8c>  // b.none
  405af0:	bl	401b80 <localeconv@plt>
  405af4:	str	x0, [sp, #128]
  405af8:	ldr	x0, [sp, #128]
  405afc:	cmp	x0, #0x0
  405b00:	b.eq	405b10 <ferror@plt+0x3bd0>  // b.none
  405b04:	ldr	x0, [sp, #128]
  405b08:	ldr	x0, [x0]
  405b0c:	b	405b14 <ferror@plt+0x3bd4>
  405b10:	mov	x0, #0x0                   	// #0
  405b14:	str	x0, [sp, #120]
  405b18:	ldr	x0, [sp, #120]
  405b1c:	cmp	x0, #0x0
  405b20:	b.eq	405b30 <ferror@plt+0x3bf0>  // b.none
  405b24:	ldr	x0, [sp, #120]
  405b28:	bl	401ac0 <strlen@plt>
  405b2c:	b	405b34 <ferror@plt+0x3bf4>
  405b30:	mov	x0, #0x0                   	// #0
  405b34:	str	x0, [sp, #112]
  405b38:	ldr	x0, [sp, #176]
  405b3c:	cmp	x0, #0x0
  405b40:	b.ne	405cc0 <ferror@plt+0x3d80>  // b.any
  405b44:	ldr	x0, [sp, #184]
  405b48:	ldrsb	w0, [x0]
  405b4c:	cmp	w0, #0x0
  405b50:	b.eq	405cc0 <ferror@plt+0x3d80>  // b.none
  405b54:	ldr	x0, [sp, #120]
  405b58:	cmp	x0, #0x0
  405b5c:	b.eq	405cc0 <ferror@plt+0x3d80>  // b.none
  405b60:	ldr	x2, [sp, #112]
  405b64:	ldr	x1, [sp, #184]
  405b68:	ldr	x0, [sp, #120]
  405b6c:	bl	401c10 <strncmp@plt>
  405b70:	cmp	w0, #0x0
  405b74:	b.ne	405cc0 <ferror@plt+0x3d80>  // b.any
  405b78:	ldr	x1, [sp, #184]
  405b7c:	ldr	x0, [sp, #112]
  405b80:	add	x0, x1, x0
  405b84:	str	x0, [sp, #104]
  405b88:	ldr	x0, [sp, #104]
  405b8c:	str	x0, [sp, #184]
  405b90:	b	405bac <ferror@plt+0x3c6c>
  405b94:	ldr	w0, [sp, #160]
  405b98:	add	w0, w0, #0x1
  405b9c:	str	w0, [sp, #160]
  405ba0:	ldr	x0, [sp, #184]
  405ba4:	add	x0, x0, #0x1
  405ba8:	str	x0, [sp, #184]
  405bac:	ldr	x0, [sp, #184]
  405bb0:	ldrsb	w0, [x0]
  405bb4:	cmp	w0, #0x30
  405bb8:	b.eq	405b94 <ferror@plt+0x3c54>  // b.none
  405bbc:	ldr	x0, [sp, #184]
  405bc0:	str	x0, [sp, #104]
  405bc4:	bl	401d50 <__ctype_b_loc@plt>
  405bc8:	ldr	x1, [x0]
  405bcc:	ldr	x0, [sp, #104]
  405bd0:	ldrsb	w0, [x0]
  405bd4:	sxtb	x0, w0
  405bd8:	lsl	x0, x0, #1
  405bdc:	add	x0, x1, x0
  405be0:	ldrh	w0, [x0]
  405be4:	and	w0, w0, #0x800
  405be8:	cmp	w0, #0x0
  405bec:	b.eq	405c78 <ferror@plt+0x3d38>  // b.none
  405bf0:	bl	401ee0 <__errno_location@plt>
  405bf4:	str	wzr, [x0]
  405bf8:	str	xzr, [sp, #72]
  405bfc:	add	x0, sp, #0x48
  405c00:	mov	w2, #0x0                   	// #0
  405c04:	mov	x1, x0
  405c08:	ldr	x0, [sp, #104]
  405c0c:	bl	401ce0 <strtoumax@plt>
  405c10:	str	x0, [sp, #176]
  405c14:	ldr	x0, [sp, #72]
  405c18:	ldr	x1, [sp, #104]
  405c1c:	cmp	x1, x0
  405c20:	b.eq	405c4c <ferror@plt+0x3d0c>  // b.none
  405c24:	bl	401ee0 <__errno_location@plt>
  405c28:	ldr	w0, [x0]
  405c2c:	cmp	w0, #0x0
  405c30:	b.eq	405c80 <ferror@plt+0x3d40>  // b.none
  405c34:	ldr	x0, [sp, #176]
  405c38:	cmn	x0, #0x1
  405c3c:	b.eq	405c4c <ferror@plt+0x3d0c>  // b.none
  405c40:	ldr	x0, [sp, #176]
  405c44:	cmp	x0, #0x0
  405c48:	b.ne	405c80 <ferror@plt+0x3d40>  // b.any
  405c4c:	bl	401ee0 <__errno_location@plt>
  405c50:	ldr	w0, [x0]
  405c54:	cmp	w0, #0x0
  405c58:	b.eq	405c6c <ferror@plt+0x3d2c>  // b.none
  405c5c:	bl	401ee0 <__errno_location@plt>
  405c60:	ldr	w0, [x0]
  405c64:	neg	w0, w0
  405c68:	b	405c70 <ferror@plt+0x3d30>
  405c6c:	mov	w0, #0xffffffea            	// #-22
  405c70:	str	w0, [sp, #168]
  405c74:	b	405f10 <ferror@plt+0x3fd0>
  405c78:	ldr	x0, [sp, #184]
  405c7c:	str	x0, [sp, #72]
  405c80:	ldr	x0, [sp, #176]
  405c84:	cmp	x0, #0x0
  405c88:	b.eq	405cb4 <ferror@plt+0x3d74>  // b.none
  405c8c:	ldr	x0, [sp, #72]
  405c90:	cmp	x0, #0x0
  405c94:	b.eq	405ca8 <ferror@plt+0x3d68>  // b.none
  405c98:	ldr	x0, [sp, #72]
  405c9c:	ldrsb	w0, [x0]
  405ca0:	cmp	w0, #0x0
  405ca4:	b.ne	405cb4 <ferror@plt+0x3d74>  // b.any
  405ca8:	mov	w0, #0xffffffea            	// #-22
  405cac:	str	w0, [sp, #168]
  405cb0:	b	405f10 <ferror@plt+0x3fd0>
  405cb4:	ldr	x0, [sp, #72]
  405cb8:	str	x0, [sp, #184]
  405cbc:	b	405a38 <ferror@plt+0x3af8>
  405cc0:	mov	w0, #0xffffffea            	// #-22
  405cc4:	str	w0, [sp, #168]
  405cc8:	b	405f10 <ferror@plt+0x3fd0>
  405ccc:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405cd0:	add	x0, x0, #0x4d8
  405cd4:	ldr	x2, [x0]
  405cd8:	ldr	x0, [sp, #184]
  405cdc:	ldrsb	w0, [x0]
  405ce0:	mov	w1, w0
  405ce4:	mov	x0, x2
  405ce8:	bl	401df0 <strchr@plt>
  405cec:	str	x0, [sp, #96]
  405cf0:	ldr	x0, [sp, #96]
  405cf4:	cmp	x0, #0x0
  405cf8:	b.eq	405d1c <ferror@plt+0x3ddc>  // b.none
  405cfc:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405d00:	add	x0, x0, #0x4d8
  405d04:	ldr	x0, [x0]
  405d08:	ldr	x1, [sp, #96]
  405d0c:	sub	x0, x1, x0
  405d10:	add	w0, w0, #0x1
  405d14:	str	w0, [sp, #164]
  405d18:	b	405d78 <ferror@plt+0x3e38>
  405d1c:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405d20:	add	x0, x0, #0x4e0
  405d24:	ldr	x2, [x0]
  405d28:	ldr	x0, [sp, #184]
  405d2c:	ldrsb	w0, [x0]
  405d30:	mov	w1, w0
  405d34:	mov	x0, x2
  405d38:	bl	401df0 <strchr@plt>
  405d3c:	str	x0, [sp, #96]
  405d40:	ldr	x0, [sp, #96]
  405d44:	cmp	x0, #0x0
  405d48:	b.eq	405d6c <ferror@plt+0x3e2c>  // b.none
  405d4c:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  405d50:	add	x0, x0, #0x4e0
  405d54:	ldr	x0, [x0]
  405d58:	ldr	x1, [sp, #96]
  405d5c:	sub	x0, x1, x0
  405d60:	add	w0, w0, #0x1
  405d64:	str	w0, [sp, #164]
  405d68:	b	405d78 <ferror@plt+0x3e38>
  405d6c:	mov	w0, #0xffffffea            	// #-22
  405d70:	str	w0, [sp, #168]
  405d74:	b	405f10 <ferror@plt+0x3fd0>
  405d78:	add	x0, sp, #0x40
  405d7c:	ldr	w2, [sp, #164]
  405d80:	ldr	w1, [sp, #172]
  405d84:	bl	40584c <ferror@plt+0x390c>
  405d88:	str	w0, [sp, #168]
  405d8c:	ldr	x0, [sp, #24]
  405d90:	cmp	x0, #0x0
  405d94:	b.eq	405da4 <ferror@plt+0x3e64>  // b.none
  405d98:	ldr	x0, [sp, #24]
  405d9c:	ldr	w1, [sp, #164]
  405da0:	str	w1, [x0]
  405da4:	ldr	x0, [sp, #176]
  405da8:	cmp	x0, #0x0
  405dac:	b.eq	405f00 <ferror@plt+0x3fc0>  // b.none
  405db0:	ldr	w0, [sp, #164]
  405db4:	cmp	w0, #0x0
  405db8:	b.eq	405f00 <ferror@plt+0x3fc0>  // b.none
  405dbc:	mov	x0, #0xa                   	// #10
  405dc0:	str	x0, [sp, #144]
  405dc4:	mov	x0, #0x1                   	// #1
  405dc8:	str	x0, [sp, #136]
  405dcc:	mov	x0, #0x1                   	// #1
  405dd0:	str	x0, [sp, #56]
  405dd4:	add	x0, sp, #0x38
  405dd8:	ldr	w2, [sp, #164]
  405ddc:	ldr	w1, [sp, #172]
  405de0:	bl	40584c <ferror@plt+0x390c>
  405de4:	b	405e00 <ferror@plt+0x3ec0>
  405de8:	ldr	x1, [sp, #144]
  405dec:	mov	x0, x1
  405df0:	lsl	x0, x0, #2
  405df4:	add	x0, x0, x1
  405df8:	lsl	x0, x0, #1
  405dfc:	str	x0, [sp, #144]
  405e00:	ldr	x1, [sp, #144]
  405e04:	ldr	x0, [sp, #176]
  405e08:	cmp	x1, x0
  405e0c:	b.cc	405de8 <ferror@plt+0x3ea8>  // b.lo, b.ul, b.last
  405e10:	str	wzr, [sp, #156]
  405e14:	b	405e3c <ferror@plt+0x3efc>
  405e18:	ldr	x1, [sp, #144]
  405e1c:	mov	x0, x1
  405e20:	lsl	x0, x0, #2
  405e24:	add	x0, x0, x1
  405e28:	lsl	x0, x0, #1
  405e2c:	str	x0, [sp, #144]
  405e30:	ldr	w0, [sp, #156]
  405e34:	add	w0, w0, #0x1
  405e38:	str	w0, [sp, #156]
  405e3c:	ldr	w1, [sp, #156]
  405e40:	ldr	w0, [sp, #160]
  405e44:	cmp	w1, w0
  405e48:	b.lt	405e18 <ferror@plt+0x3ed8>  // b.tstop
  405e4c:	ldr	x2, [sp, #176]
  405e50:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405e54:	movk	x0, #0xcccd
  405e58:	umulh	x0, x2, x0
  405e5c:	lsr	x1, x0, #3
  405e60:	mov	x0, x1
  405e64:	lsl	x0, x0, #2
  405e68:	add	x0, x0, x1
  405e6c:	lsl	x0, x0, #1
  405e70:	sub	x1, x2, x0
  405e74:	mov	w0, w1
  405e78:	str	w0, [sp, #92]
  405e7c:	ldr	x1, [sp, #144]
  405e80:	ldr	x0, [sp, #136]
  405e84:	udiv	x0, x1, x0
  405e88:	str	x0, [sp, #80]
  405e8c:	ldr	x1, [sp, #176]
  405e90:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  405e94:	movk	x0, #0xcccd
  405e98:	umulh	x0, x1, x0
  405e9c:	lsr	x0, x0, #3
  405ea0:	str	x0, [sp, #176]
  405ea4:	ldr	x1, [sp, #136]
  405ea8:	mov	x0, x1
  405eac:	lsl	x0, x0, #2
  405eb0:	add	x0, x0, x1
  405eb4:	lsl	x0, x0, #1
  405eb8:	str	x0, [sp, #136]
  405ebc:	ldr	w0, [sp, #92]
  405ec0:	cmp	w0, #0x0
  405ec4:	b.eq	405ee8 <ferror@plt+0x3fa8>  // b.none
  405ec8:	ldr	x1, [sp, #56]
  405ecc:	ldr	w0, [sp, #92]
  405ed0:	ldr	x2, [sp, #80]
  405ed4:	udiv	x0, x2, x0
  405ed8:	udiv	x1, x1, x0
  405edc:	ldr	x0, [sp, #64]
  405ee0:	add	x0, x1, x0
  405ee4:	str	x0, [sp, #64]
  405ee8:	ldr	x0, [sp, #176]
  405eec:	cmp	x0, #0x0
  405ef0:	b.ne	405e4c <ferror@plt+0x3f0c>  // b.any
  405ef4:	b	405f04 <ferror@plt+0x3fc4>
  405ef8:	nop
  405efc:	b	405f04 <ferror@plt+0x3fc4>
  405f00:	nop
  405f04:	ldr	x1, [sp, #64]
  405f08:	ldr	x0, [sp, #32]
  405f0c:	str	x1, [x0]
  405f10:	ldr	w0, [sp, #168]
  405f14:	cmp	w0, #0x0
  405f18:	b.ge	405f30 <ferror@plt+0x3ff0>  // b.tcont
  405f1c:	bl	401ee0 <__errno_location@plt>
  405f20:	mov	x1, x0
  405f24:	ldr	w0, [sp, #168]
  405f28:	neg	w0, w0
  405f2c:	str	w0, [x1]
  405f30:	ldr	w0, [sp, #168]
  405f34:	ldp	x29, x30, [sp], #192
  405f38:	ret
  405f3c:	stp	x29, x30, [sp, #-32]!
  405f40:	mov	x29, sp
  405f44:	str	x0, [sp, #24]
  405f48:	str	x1, [sp, #16]
  405f4c:	mov	x2, #0x0                   	// #0
  405f50:	ldr	x1, [sp, #16]
  405f54:	ldr	x0, [sp, #24]
  405f58:	bl	4058cc <ferror@plt+0x398c>
  405f5c:	ldp	x29, x30, [sp], #32
  405f60:	ret
  405f64:	stp	x29, x30, [sp, #-48]!
  405f68:	mov	x29, sp
  405f6c:	str	x0, [sp, #24]
  405f70:	str	x1, [sp, #16]
  405f74:	ldr	x0, [sp, #24]
  405f78:	str	x0, [sp, #40]
  405f7c:	b	405f8c <ferror@plt+0x404c>
  405f80:	ldr	x0, [sp, #40]
  405f84:	add	x0, x0, #0x1
  405f88:	str	x0, [sp, #40]
  405f8c:	ldr	x0, [sp, #40]
  405f90:	cmp	x0, #0x0
  405f94:	b.eq	405fd8 <ferror@plt+0x4098>  // b.none
  405f98:	ldr	x0, [sp, #40]
  405f9c:	ldrsb	w0, [x0]
  405fa0:	cmp	w0, #0x0
  405fa4:	b.eq	405fd8 <ferror@plt+0x4098>  // b.none
  405fa8:	bl	401d50 <__ctype_b_loc@plt>
  405fac:	ldr	x1, [x0]
  405fb0:	ldr	x0, [sp, #40]
  405fb4:	ldrsb	w0, [x0]
  405fb8:	and	w0, w0, #0xff
  405fbc:	and	x0, x0, #0xff
  405fc0:	lsl	x0, x0, #1
  405fc4:	add	x0, x1, x0
  405fc8:	ldrh	w0, [x0]
  405fcc:	and	w0, w0, #0x800
  405fd0:	cmp	w0, #0x0
  405fd4:	b.ne	405f80 <ferror@plt+0x4040>  // b.any
  405fd8:	ldr	x0, [sp, #16]
  405fdc:	cmp	x0, #0x0
  405fe0:	b.eq	405ff0 <ferror@plt+0x40b0>  // b.none
  405fe4:	ldr	x0, [sp, #16]
  405fe8:	ldr	x1, [sp, #40]
  405fec:	str	x1, [x0]
  405ff0:	ldr	x0, [sp, #40]
  405ff4:	cmp	x0, #0x0
  405ff8:	b.eq	406024 <ferror@plt+0x40e4>  // b.none
  405ffc:	ldr	x1, [sp, #40]
  406000:	ldr	x0, [sp, #24]
  406004:	cmp	x1, x0
  406008:	b.ls	406024 <ferror@plt+0x40e4>  // b.plast
  40600c:	ldr	x0, [sp, #40]
  406010:	ldrsb	w0, [x0]
  406014:	cmp	w0, #0x0
  406018:	b.ne	406024 <ferror@plt+0x40e4>  // b.any
  40601c:	mov	w0, #0x1                   	// #1
  406020:	b	406028 <ferror@plt+0x40e8>
  406024:	mov	w0, #0x0                   	// #0
  406028:	ldp	x29, x30, [sp], #48
  40602c:	ret
  406030:	stp	x29, x30, [sp, #-48]!
  406034:	mov	x29, sp
  406038:	str	x0, [sp, #24]
  40603c:	str	x1, [sp, #16]
  406040:	ldr	x0, [sp, #24]
  406044:	str	x0, [sp, #40]
  406048:	b	406058 <ferror@plt+0x4118>
  40604c:	ldr	x0, [sp, #40]
  406050:	add	x0, x0, #0x1
  406054:	str	x0, [sp, #40]
  406058:	ldr	x0, [sp, #40]
  40605c:	cmp	x0, #0x0
  406060:	b.eq	4060a4 <ferror@plt+0x4164>  // b.none
  406064:	ldr	x0, [sp, #40]
  406068:	ldrsb	w0, [x0]
  40606c:	cmp	w0, #0x0
  406070:	b.eq	4060a4 <ferror@plt+0x4164>  // b.none
  406074:	bl	401d50 <__ctype_b_loc@plt>
  406078:	ldr	x1, [x0]
  40607c:	ldr	x0, [sp, #40]
  406080:	ldrsb	w0, [x0]
  406084:	and	w0, w0, #0xff
  406088:	and	x0, x0, #0xff
  40608c:	lsl	x0, x0, #1
  406090:	add	x0, x1, x0
  406094:	ldrh	w0, [x0]
  406098:	and	w0, w0, #0x1000
  40609c:	cmp	w0, #0x0
  4060a0:	b.ne	40604c <ferror@plt+0x410c>  // b.any
  4060a4:	ldr	x0, [sp, #16]
  4060a8:	cmp	x0, #0x0
  4060ac:	b.eq	4060bc <ferror@plt+0x417c>  // b.none
  4060b0:	ldr	x0, [sp, #16]
  4060b4:	ldr	x1, [sp, #40]
  4060b8:	str	x1, [x0]
  4060bc:	ldr	x0, [sp, #40]
  4060c0:	cmp	x0, #0x0
  4060c4:	b.eq	4060f0 <ferror@plt+0x41b0>  // b.none
  4060c8:	ldr	x1, [sp, #40]
  4060cc:	ldr	x0, [sp, #24]
  4060d0:	cmp	x1, x0
  4060d4:	b.ls	4060f0 <ferror@plt+0x41b0>  // b.plast
  4060d8:	ldr	x0, [sp, #40]
  4060dc:	ldrsb	w0, [x0]
  4060e0:	cmp	w0, #0x0
  4060e4:	b.ne	4060f0 <ferror@plt+0x41b0>  // b.any
  4060e8:	mov	w0, #0x1                   	// #1
  4060ec:	b	4060f4 <ferror@plt+0x41b4>
  4060f0:	mov	w0, #0x0                   	// #0
  4060f4:	ldp	x29, x30, [sp], #48
  4060f8:	ret
  4060fc:	stp	x29, x30, [sp, #-256]!
  406100:	mov	x29, sp
  406104:	str	x0, [sp, #24]
  406108:	str	x1, [sp, #16]
  40610c:	str	x2, [sp, #208]
  406110:	str	x3, [sp, #216]
  406114:	str	x4, [sp, #224]
  406118:	str	x5, [sp, #232]
  40611c:	str	x6, [sp, #240]
  406120:	str	x7, [sp, #248]
  406124:	str	q0, [sp, #80]
  406128:	str	q1, [sp, #96]
  40612c:	str	q2, [sp, #112]
  406130:	str	q3, [sp, #128]
  406134:	str	q4, [sp, #144]
  406138:	str	q5, [sp, #160]
  40613c:	str	q6, [sp, #176]
  406140:	str	q7, [sp, #192]
  406144:	add	x0, sp, #0x100
  406148:	str	x0, [sp, #32]
  40614c:	add	x0, sp, #0x100
  406150:	str	x0, [sp, #40]
  406154:	add	x0, sp, #0xd0
  406158:	str	x0, [sp, #48]
  40615c:	mov	w0, #0xffffffd0            	// #-48
  406160:	str	w0, [sp, #56]
  406164:	mov	w0, #0xffffff80            	// #-128
  406168:	str	w0, [sp, #60]
  40616c:	ldr	w1, [sp, #56]
  406170:	ldr	x0, [sp, #32]
  406174:	cmp	w1, #0x0
  406178:	b.lt	40618c <ferror@plt+0x424c>  // b.tstop
  40617c:	add	x1, x0, #0xf
  406180:	and	x1, x1, #0xfffffffffffffff8
  406184:	str	x1, [sp, #32]
  406188:	b	4061bc <ferror@plt+0x427c>
  40618c:	add	w2, w1, #0x8
  406190:	str	w2, [sp, #56]
  406194:	ldr	w2, [sp, #56]
  406198:	cmp	w2, #0x0
  40619c:	b.le	4061b0 <ferror@plt+0x4270>
  4061a0:	add	x1, x0, #0xf
  4061a4:	and	x1, x1, #0xfffffffffffffff8
  4061a8:	str	x1, [sp, #32]
  4061ac:	b	4061bc <ferror@plt+0x427c>
  4061b0:	ldr	x2, [sp, #40]
  4061b4:	sxtw	x0, w1
  4061b8:	add	x0, x2, x0
  4061bc:	ldr	x0, [x0]
  4061c0:	str	x0, [sp, #72]
  4061c4:	ldr	x0, [sp, #72]
  4061c8:	cmp	x0, #0x0
  4061cc:	b.eq	40626c <ferror@plt+0x432c>  // b.none
  4061d0:	ldr	w1, [sp, #56]
  4061d4:	ldr	x0, [sp, #32]
  4061d8:	cmp	w1, #0x0
  4061dc:	b.lt	4061f0 <ferror@plt+0x42b0>  // b.tstop
  4061e0:	add	x1, x0, #0xf
  4061e4:	and	x1, x1, #0xfffffffffffffff8
  4061e8:	str	x1, [sp, #32]
  4061ec:	b	406220 <ferror@plt+0x42e0>
  4061f0:	add	w2, w1, #0x8
  4061f4:	str	w2, [sp, #56]
  4061f8:	ldr	w2, [sp, #56]
  4061fc:	cmp	w2, #0x0
  406200:	b.le	406214 <ferror@plt+0x42d4>
  406204:	add	x1, x0, #0xf
  406208:	and	x1, x1, #0xfffffffffffffff8
  40620c:	str	x1, [sp, #32]
  406210:	b	406220 <ferror@plt+0x42e0>
  406214:	ldr	x2, [sp, #40]
  406218:	sxtw	x0, w1
  40621c:	add	x0, x2, x0
  406220:	ldr	x0, [x0]
  406224:	str	x0, [sp, #64]
  406228:	ldr	x0, [sp, #64]
  40622c:	cmp	x0, #0x0
  406230:	b.eq	406274 <ferror@plt+0x4334>  // b.none
  406234:	ldr	x1, [sp, #72]
  406238:	ldr	x0, [sp, #24]
  40623c:	bl	401d20 <strcmp@plt>
  406240:	cmp	w0, #0x0
  406244:	b.ne	406250 <ferror@plt+0x4310>  // b.any
  406248:	mov	w0, #0x1                   	// #1
  40624c:	b	40629c <ferror@plt+0x435c>
  406250:	ldr	x1, [sp, #64]
  406254:	ldr	x0, [sp, #24]
  406258:	bl	401d20 <strcmp@plt>
  40625c:	cmp	w0, #0x0
  406260:	b.ne	40616c <ferror@plt+0x422c>  // b.any
  406264:	mov	w0, #0x0                   	// #0
  406268:	b	40629c <ferror@plt+0x435c>
  40626c:	nop
  406270:	b	406278 <ferror@plt+0x4338>
  406274:	nop
  406278:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40627c:	add	x0, x0, #0x4d0
  406280:	ldr	w4, [x0]
  406284:	ldr	x3, [sp, #24]
  406288:	ldr	x2, [sp, #16]
  40628c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406290:	add	x1, x0, #0x810
  406294:	mov	w0, w4
  406298:	bl	401ea0 <errx@plt>
  40629c:	ldp	x29, x30, [sp], #256
  4062a0:	ret
  4062a4:	sub	sp, sp, #0x20
  4062a8:	str	x0, [sp, #24]
  4062ac:	str	x1, [sp, #16]
  4062b0:	str	w2, [sp, #12]
  4062b4:	b	4062e4 <ferror@plt+0x43a4>
  4062b8:	ldr	x0, [sp, #24]
  4062bc:	ldrsb	w1, [x0]
  4062c0:	ldr	w0, [sp, #12]
  4062c4:	sxtb	w0, w0
  4062c8:	cmp	w1, w0
  4062cc:	b.ne	4062d8 <ferror@plt+0x4398>  // b.any
  4062d0:	ldr	x0, [sp, #24]
  4062d4:	b	40630c <ferror@plt+0x43cc>
  4062d8:	ldr	x0, [sp, #24]
  4062dc:	add	x0, x0, #0x1
  4062e0:	str	x0, [sp, #24]
  4062e4:	ldr	x0, [sp, #16]
  4062e8:	sub	x1, x0, #0x1
  4062ec:	str	x1, [sp, #16]
  4062f0:	cmp	x0, #0x0
  4062f4:	b.eq	406308 <ferror@plt+0x43c8>  // b.none
  4062f8:	ldr	x0, [sp, #24]
  4062fc:	ldrsb	w0, [x0]
  406300:	cmp	w0, #0x0
  406304:	b.ne	4062b8 <ferror@plt+0x4378>  // b.any
  406308:	mov	x0, #0x0                   	// #0
  40630c:	add	sp, sp, #0x20
  406310:	ret
  406314:	stp	x29, x30, [sp, #-48]!
  406318:	mov	x29, sp
  40631c:	str	x0, [sp, #24]
  406320:	str	x1, [sp, #16]
  406324:	ldr	x1, [sp, #16]
  406328:	ldr	x0, [sp, #24]
  40632c:	bl	406468 <ferror@plt+0x4528>
  406330:	str	w0, [sp, #44]
  406334:	ldr	w0, [sp, #44]
  406338:	cmn	w0, #0x8, lsl #12
  40633c:	b.lt	406350 <ferror@plt+0x4410>  // b.tstop
  406340:	ldr	w1, [sp, #44]
  406344:	mov	w0, #0x7fff                	// #32767
  406348:	cmp	w1, w0
  40634c:	b.le	406384 <ferror@plt+0x4444>
  406350:	bl	401ee0 <__errno_location@plt>
  406354:	mov	x1, x0
  406358:	mov	w0, #0x22                  	// #34
  40635c:	str	w0, [x1]
  406360:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406364:	add	x0, x0, #0x4d0
  406368:	ldr	w4, [x0]
  40636c:	ldr	x3, [sp, #24]
  406370:	ldr	x2, [sp, #16]
  406374:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406378:	add	x1, x0, #0x810
  40637c:	mov	w0, w4
  406380:	bl	401f20 <err@plt>
  406384:	ldr	w0, [sp, #44]
  406388:	sxth	w0, w0
  40638c:	ldp	x29, x30, [sp], #48
  406390:	ret
  406394:	stp	x29, x30, [sp, #-64]!
  406398:	mov	x29, sp
  40639c:	str	x0, [sp, #40]
  4063a0:	str	x1, [sp, #32]
  4063a4:	str	w2, [sp, #28]
  4063a8:	ldr	w2, [sp, #28]
  4063ac:	ldr	x1, [sp, #32]
  4063b0:	ldr	x0, [sp, #40]
  4063b4:	bl	4064e8 <ferror@plt+0x45a8>
  4063b8:	str	w0, [sp, #60]
  4063bc:	ldr	w1, [sp, #60]
  4063c0:	mov	w0, #0xffff                	// #65535
  4063c4:	cmp	w1, w0
  4063c8:	b.ls	406400 <ferror@plt+0x44c0>  // b.plast
  4063cc:	bl	401ee0 <__errno_location@plt>
  4063d0:	mov	x1, x0
  4063d4:	mov	w0, #0x22                  	// #34
  4063d8:	str	w0, [x1]
  4063dc:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4063e0:	add	x0, x0, #0x4d0
  4063e4:	ldr	w4, [x0]
  4063e8:	ldr	x3, [sp, #40]
  4063ec:	ldr	x2, [sp, #32]
  4063f0:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4063f4:	add	x1, x0, #0x810
  4063f8:	mov	w0, w4
  4063fc:	bl	401f20 <err@plt>
  406400:	ldr	w0, [sp, #60]
  406404:	and	w0, w0, #0xffff
  406408:	ldp	x29, x30, [sp], #64
  40640c:	ret
  406410:	stp	x29, x30, [sp, #-32]!
  406414:	mov	x29, sp
  406418:	str	x0, [sp, #24]
  40641c:	str	x1, [sp, #16]
  406420:	mov	w2, #0xa                   	// #10
  406424:	ldr	x1, [sp, #16]
  406428:	ldr	x0, [sp, #24]
  40642c:	bl	406394 <ferror@plt+0x4454>
  406430:	and	w0, w0, #0xffff
  406434:	ldp	x29, x30, [sp], #32
  406438:	ret
  40643c:	stp	x29, x30, [sp, #-32]!
  406440:	mov	x29, sp
  406444:	str	x0, [sp, #24]
  406448:	str	x1, [sp, #16]
  40644c:	mov	w2, #0x10                  	// #16
  406450:	ldr	x1, [sp, #16]
  406454:	ldr	x0, [sp, #24]
  406458:	bl	406394 <ferror@plt+0x4454>
  40645c:	and	w0, w0, #0xffff
  406460:	ldp	x29, x30, [sp], #32
  406464:	ret
  406468:	stp	x29, x30, [sp, #-48]!
  40646c:	mov	x29, sp
  406470:	str	x0, [sp, #24]
  406474:	str	x1, [sp, #16]
  406478:	ldr	x1, [sp, #16]
  40647c:	ldr	x0, [sp, #24]
  406480:	bl	4065b0 <ferror@plt+0x4670>
  406484:	str	x0, [sp, #40]
  406488:	ldr	x1, [sp, #40]
  40648c:	mov	x0, #0xffffffff80000000    	// #-2147483648
  406490:	cmp	x1, x0
  406494:	b.lt	4064a8 <ferror@plt+0x4568>  // b.tstop
  406498:	ldr	x1, [sp, #40]
  40649c:	mov	x0, #0x7fffffff            	// #2147483647
  4064a0:	cmp	x1, x0
  4064a4:	b.le	4064dc <ferror@plt+0x459c>
  4064a8:	bl	401ee0 <__errno_location@plt>
  4064ac:	mov	x1, x0
  4064b0:	mov	w0, #0x22                  	// #34
  4064b4:	str	w0, [x1]
  4064b8:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4064bc:	add	x0, x0, #0x4d0
  4064c0:	ldr	w4, [x0]
  4064c4:	ldr	x3, [sp, #24]
  4064c8:	ldr	x2, [sp, #16]
  4064cc:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4064d0:	add	x1, x0, #0x810
  4064d4:	mov	w0, w4
  4064d8:	bl	401f20 <err@plt>
  4064dc:	ldr	x0, [sp, #40]
  4064e0:	ldp	x29, x30, [sp], #48
  4064e4:	ret
  4064e8:	stp	x29, x30, [sp, #-64]!
  4064ec:	mov	x29, sp
  4064f0:	str	x0, [sp, #40]
  4064f4:	str	x1, [sp, #32]
  4064f8:	str	w2, [sp, #28]
  4064fc:	ldr	w2, [sp, #28]
  406500:	ldr	x1, [sp, #32]
  406504:	ldr	x0, [sp, #40]
  406508:	bl	4066b0 <ferror@plt+0x4770>
  40650c:	str	x0, [sp, #56]
  406510:	ldr	x1, [sp, #56]
  406514:	mov	x0, #0xffffffff            	// #4294967295
  406518:	cmp	x1, x0
  40651c:	b.ls	406554 <ferror@plt+0x4614>  // b.plast
  406520:	bl	401ee0 <__errno_location@plt>
  406524:	mov	x1, x0
  406528:	mov	w0, #0x22                  	// #34
  40652c:	str	w0, [x1]
  406530:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406534:	add	x0, x0, #0x4d0
  406538:	ldr	w4, [x0]
  40653c:	ldr	x3, [sp, #40]
  406540:	ldr	x2, [sp, #32]
  406544:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406548:	add	x1, x0, #0x810
  40654c:	mov	w0, w4
  406550:	bl	401f20 <err@plt>
  406554:	ldr	x0, [sp, #56]
  406558:	ldp	x29, x30, [sp], #64
  40655c:	ret
  406560:	stp	x29, x30, [sp, #-32]!
  406564:	mov	x29, sp
  406568:	str	x0, [sp, #24]
  40656c:	str	x1, [sp, #16]
  406570:	mov	w2, #0xa                   	// #10
  406574:	ldr	x1, [sp, #16]
  406578:	ldr	x0, [sp, #24]
  40657c:	bl	4064e8 <ferror@plt+0x45a8>
  406580:	ldp	x29, x30, [sp], #32
  406584:	ret
  406588:	stp	x29, x30, [sp, #-32]!
  40658c:	mov	x29, sp
  406590:	str	x0, [sp, #24]
  406594:	str	x1, [sp, #16]
  406598:	mov	w2, #0x10                  	// #16
  40659c:	ldr	x1, [sp, #16]
  4065a0:	ldr	x0, [sp, #24]
  4065a4:	bl	4064e8 <ferror@plt+0x45a8>
  4065a8:	ldp	x29, x30, [sp], #32
  4065ac:	ret
  4065b0:	stp	x29, x30, [sp, #-48]!
  4065b4:	mov	x29, sp
  4065b8:	str	x0, [sp, #24]
  4065bc:	str	x1, [sp, #16]
  4065c0:	str	xzr, [sp, #32]
  4065c4:	bl	401ee0 <__errno_location@plt>
  4065c8:	str	wzr, [x0]
  4065cc:	ldr	x0, [sp, #24]
  4065d0:	cmp	x0, #0x0
  4065d4:	b.eq	406644 <ferror@plt+0x4704>  // b.none
  4065d8:	ldr	x0, [sp, #24]
  4065dc:	ldrsb	w0, [x0]
  4065e0:	cmp	w0, #0x0
  4065e4:	b.eq	406644 <ferror@plt+0x4704>  // b.none
  4065e8:	add	x0, sp, #0x20
  4065ec:	mov	w2, #0xa                   	// #10
  4065f0:	mov	x1, x0
  4065f4:	ldr	x0, [sp, #24]
  4065f8:	bl	401b00 <strtoimax@plt>
  4065fc:	str	x0, [sp, #40]
  406600:	bl	401ee0 <__errno_location@plt>
  406604:	ldr	w0, [x0]
  406608:	cmp	w0, #0x0
  40660c:	b.ne	40664c <ferror@plt+0x470c>  // b.any
  406610:	ldr	x0, [sp, #32]
  406614:	ldr	x1, [sp, #24]
  406618:	cmp	x1, x0
  40661c:	b.eq	40664c <ferror@plt+0x470c>  // b.none
  406620:	ldr	x0, [sp, #32]
  406624:	cmp	x0, #0x0
  406628:	b.eq	40663c <ferror@plt+0x46fc>  // b.none
  40662c:	ldr	x0, [sp, #32]
  406630:	ldrsb	w0, [x0]
  406634:	cmp	w0, #0x0
  406638:	b.ne	40664c <ferror@plt+0x470c>  // b.any
  40663c:	ldr	x0, [sp, #40]
  406640:	b	4066a8 <ferror@plt+0x4768>
  406644:	nop
  406648:	b	406650 <ferror@plt+0x4710>
  40664c:	nop
  406650:	bl	401ee0 <__errno_location@plt>
  406654:	ldr	w0, [x0]
  406658:	cmp	w0, #0x22
  40665c:	b.ne	406684 <ferror@plt+0x4744>  // b.any
  406660:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406664:	add	x0, x0, #0x4d0
  406668:	ldr	w4, [x0]
  40666c:	ldr	x3, [sp, #24]
  406670:	ldr	x2, [sp, #16]
  406674:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406678:	add	x1, x0, #0x810
  40667c:	mov	w0, w4
  406680:	bl	401f20 <err@plt>
  406684:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406688:	add	x0, x0, #0x4d0
  40668c:	ldr	w4, [x0]
  406690:	ldr	x3, [sp, #24]
  406694:	ldr	x2, [sp, #16]
  406698:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  40669c:	add	x1, x0, #0x810
  4066a0:	mov	w0, w4
  4066a4:	bl	401ea0 <errx@plt>
  4066a8:	ldp	x29, x30, [sp], #48
  4066ac:	ret
  4066b0:	stp	x29, x30, [sp, #-64]!
  4066b4:	mov	x29, sp
  4066b8:	str	x0, [sp, #40]
  4066bc:	str	x1, [sp, #32]
  4066c0:	str	w2, [sp, #28]
  4066c4:	str	xzr, [sp, #48]
  4066c8:	bl	401ee0 <__errno_location@plt>
  4066cc:	str	wzr, [x0]
  4066d0:	ldr	x0, [sp, #40]
  4066d4:	cmp	x0, #0x0
  4066d8:	b.eq	406748 <ferror@plt+0x4808>  // b.none
  4066dc:	ldr	x0, [sp, #40]
  4066e0:	ldrsb	w0, [x0]
  4066e4:	cmp	w0, #0x0
  4066e8:	b.eq	406748 <ferror@plt+0x4808>  // b.none
  4066ec:	add	x0, sp, #0x30
  4066f0:	ldr	w2, [sp, #28]
  4066f4:	mov	x1, x0
  4066f8:	ldr	x0, [sp, #40]
  4066fc:	bl	401ce0 <strtoumax@plt>
  406700:	str	x0, [sp, #56]
  406704:	bl	401ee0 <__errno_location@plt>
  406708:	ldr	w0, [x0]
  40670c:	cmp	w0, #0x0
  406710:	b.ne	406750 <ferror@plt+0x4810>  // b.any
  406714:	ldr	x0, [sp, #48]
  406718:	ldr	x1, [sp, #40]
  40671c:	cmp	x1, x0
  406720:	b.eq	406750 <ferror@plt+0x4810>  // b.none
  406724:	ldr	x0, [sp, #48]
  406728:	cmp	x0, #0x0
  40672c:	b.eq	406740 <ferror@plt+0x4800>  // b.none
  406730:	ldr	x0, [sp, #48]
  406734:	ldrsb	w0, [x0]
  406738:	cmp	w0, #0x0
  40673c:	b.ne	406750 <ferror@plt+0x4810>  // b.any
  406740:	ldr	x0, [sp, #56]
  406744:	b	4067ac <ferror@plt+0x486c>
  406748:	nop
  40674c:	b	406754 <ferror@plt+0x4814>
  406750:	nop
  406754:	bl	401ee0 <__errno_location@plt>
  406758:	ldr	w0, [x0]
  40675c:	cmp	w0, #0x22
  406760:	b.ne	406788 <ferror@plt+0x4848>  // b.any
  406764:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406768:	add	x0, x0, #0x4d0
  40676c:	ldr	w4, [x0]
  406770:	ldr	x3, [sp, #40]
  406774:	ldr	x2, [sp, #32]
  406778:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  40677c:	add	x1, x0, #0x810
  406780:	mov	w0, w4
  406784:	bl	401f20 <err@plt>
  406788:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  40678c:	add	x0, x0, #0x4d0
  406790:	ldr	w4, [x0]
  406794:	ldr	x3, [sp, #40]
  406798:	ldr	x2, [sp, #32]
  40679c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4067a0:	add	x1, x0, #0x810
  4067a4:	mov	w0, w4
  4067a8:	bl	401ea0 <errx@plt>
  4067ac:	ldp	x29, x30, [sp], #64
  4067b0:	ret
  4067b4:	stp	x29, x30, [sp, #-32]!
  4067b8:	mov	x29, sp
  4067bc:	str	x0, [sp, #24]
  4067c0:	str	x1, [sp, #16]
  4067c4:	mov	w2, #0xa                   	// #10
  4067c8:	ldr	x1, [sp, #16]
  4067cc:	ldr	x0, [sp, #24]
  4067d0:	bl	4066b0 <ferror@plt+0x4770>
  4067d4:	ldp	x29, x30, [sp], #32
  4067d8:	ret
  4067dc:	stp	x29, x30, [sp, #-32]!
  4067e0:	mov	x29, sp
  4067e4:	str	x0, [sp, #24]
  4067e8:	str	x1, [sp, #16]
  4067ec:	mov	w2, #0x10                  	// #16
  4067f0:	ldr	x1, [sp, #16]
  4067f4:	ldr	x0, [sp, #24]
  4067f8:	bl	4066b0 <ferror@plt+0x4770>
  4067fc:	ldp	x29, x30, [sp], #32
  406800:	ret
  406804:	stp	x29, x30, [sp, #-48]!
  406808:	mov	x29, sp
  40680c:	str	x0, [sp, #24]
  406810:	str	x1, [sp, #16]
  406814:	str	xzr, [sp, #32]
  406818:	bl	401ee0 <__errno_location@plt>
  40681c:	str	wzr, [x0]
  406820:	ldr	x0, [sp, #24]
  406824:	cmp	x0, #0x0
  406828:	b.eq	406894 <ferror@plt+0x4954>  // b.none
  40682c:	ldr	x0, [sp, #24]
  406830:	ldrsb	w0, [x0]
  406834:	cmp	w0, #0x0
  406838:	b.eq	406894 <ferror@plt+0x4954>  // b.none
  40683c:	add	x0, sp, #0x20
  406840:	mov	x1, x0
  406844:	ldr	x0, [sp, #24]
  406848:	bl	401b10 <strtod@plt>
  40684c:	str	d0, [sp, #40]
  406850:	bl	401ee0 <__errno_location@plt>
  406854:	ldr	w0, [x0]
  406858:	cmp	w0, #0x0
  40685c:	b.ne	40689c <ferror@plt+0x495c>  // b.any
  406860:	ldr	x0, [sp, #32]
  406864:	ldr	x1, [sp, #24]
  406868:	cmp	x1, x0
  40686c:	b.eq	40689c <ferror@plt+0x495c>  // b.none
  406870:	ldr	x0, [sp, #32]
  406874:	cmp	x0, #0x0
  406878:	b.eq	40688c <ferror@plt+0x494c>  // b.none
  40687c:	ldr	x0, [sp, #32]
  406880:	ldrsb	w0, [x0]
  406884:	cmp	w0, #0x0
  406888:	b.ne	40689c <ferror@plt+0x495c>  // b.any
  40688c:	ldr	d0, [sp, #40]
  406890:	b	4068f8 <ferror@plt+0x49b8>
  406894:	nop
  406898:	b	4068a0 <ferror@plt+0x4960>
  40689c:	nop
  4068a0:	bl	401ee0 <__errno_location@plt>
  4068a4:	ldr	w0, [x0]
  4068a8:	cmp	w0, #0x22
  4068ac:	b.ne	4068d4 <ferror@plt+0x4994>  // b.any
  4068b0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4068b4:	add	x0, x0, #0x4d0
  4068b8:	ldr	w4, [x0]
  4068bc:	ldr	x3, [sp, #24]
  4068c0:	ldr	x2, [sp, #16]
  4068c4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4068c8:	add	x1, x0, #0x810
  4068cc:	mov	w0, w4
  4068d0:	bl	401f20 <err@plt>
  4068d4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4068d8:	add	x0, x0, #0x4d0
  4068dc:	ldr	w4, [x0]
  4068e0:	ldr	x3, [sp, #24]
  4068e4:	ldr	x2, [sp, #16]
  4068e8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4068ec:	add	x1, x0, #0x810
  4068f0:	mov	w0, w4
  4068f4:	bl	401ea0 <errx@plt>
  4068f8:	ldp	x29, x30, [sp], #48
  4068fc:	ret
  406900:	stp	x29, x30, [sp, #-48]!
  406904:	mov	x29, sp
  406908:	str	x0, [sp, #24]
  40690c:	str	x1, [sp, #16]
  406910:	str	xzr, [sp, #32]
  406914:	bl	401ee0 <__errno_location@plt>
  406918:	str	wzr, [x0]
  40691c:	ldr	x0, [sp, #24]
  406920:	cmp	x0, #0x0
  406924:	b.eq	406994 <ferror@plt+0x4a54>  // b.none
  406928:	ldr	x0, [sp, #24]
  40692c:	ldrsb	w0, [x0]
  406930:	cmp	w0, #0x0
  406934:	b.eq	406994 <ferror@plt+0x4a54>  // b.none
  406938:	add	x0, sp, #0x20
  40693c:	mov	w2, #0xa                   	// #10
  406940:	mov	x1, x0
  406944:	ldr	x0, [sp, #24]
  406948:	bl	401d60 <strtol@plt>
  40694c:	str	x0, [sp, #40]
  406950:	bl	401ee0 <__errno_location@plt>
  406954:	ldr	w0, [x0]
  406958:	cmp	w0, #0x0
  40695c:	b.ne	40699c <ferror@plt+0x4a5c>  // b.any
  406960:	ldr	x0, [sp, #32]
  406964:	ldr	x1, [sp, #24]
  406968:	cmp	x1, x0
  40696c:	b.eq	40699c <ferror@plt+0x4a5c>  // b.none
  406970:	ldr	x0, [sp, #32]
  406974:	cmp	x0, #0x0
  406978:	b.eq	40698c <ferror@plt+0x4a4c>  // b.none
  40697c:	ldr	x0, [sp, #32]
  406980:	ldrsb	w0, [x0]
  406984:	cmp	w0, #0x0
  406988:	b.ne	40699c <ferror@plt+0x4a5c>  // b.any
  40698c:	ldr	x0, [sp, #40]
  406990:	b	4069f8 <ferror@plt+0x4ab8>
  406994:	nop
  406998:	b	4069a0 <ferror@plt+0x4a60>
  40699c:	nop
  4069a0:	bl	401ee0 <__errno_location@plt>
  4069a4:	ldr	w0, [x0]
  4069a8:	cmp	w0, #0x22
  4069ac:	b.ne	4069d4 <ferror@plt+0x4a94>  // b.any
  4069b0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4069b4:	add	x0, x0, #0x4d0
  4069b8:	ldr	w4, [x0]
  4069bc:	ldr	x3, [sp, #24]
  4069c0:	ldr	x2, [sp, #16]
  4069c4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4069c8:	add	x1, x0, #0x810
  4069cc:	mov	w0, w4
  4069d0:	bl	401f20 <err@plt>
  4069d4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  4069d8:	add	x0, x0, #0x4d0
  4069dc:	ldr	w4, [x0]
  4069e0:	ldr	x3, [sp, #24]
  4069e4:	ldr	x2, [sp, #16]
  4069e8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4069ec:	add	x1, x0, #0x810
  4069f0:	mov	w0, w4
  4069f4:	bl	401ea0 <errx@plt>
  4069f8:	ldp	x29, x30, [sp], #48
  4069fc:	ret
  406a00:	stp	x29, x30, [sp, #-48]!
  406a04:	mov	x29, sp
  406a08:	str	x0, [sp, #24]
  406a0c:	str	x1, [sp, #16]
  406a10:	str	xzr, [sp, #32]
  406a14:	bl	401ee0 <__errno_location@plt>
  406a18:	str	wzr, [x0]
  406a1c:	ldr	x0, [sp, #24]
  406a20:	cmp	x0, #0x0
  406a24:	b.eq	406a94 <ferror@plt+0x4b54>  // b.none
  406a28:	ldr	x0, [sp, #24]
  406a2c:	ldrsb	w0, [x0]
  406a30:	cmp	w0, #0x0
  406a34:	b.eq	406a94 <ferror@plt+0x4b54>  // b.none
  406a38:	add	x0, sp, #0x20
  406a3c:	mov	w2, #0xa                   	// #10
  406a40:	mov	x1, x0
  406a44:	ldr	x0, [sp, #24]
  406a48:	bl	401ab0 <strtoul@plt>
  406a4c:	str	x0, [sp, #40]
  406a50:	bl	401ee0 <__errno_location@plt>
  406a54:	ldr	w0, [x0]
  406a58:	cmp	w0, #0x0
  406a5c:	b.ne	406a9c <ferror@plt+0x4b5c>  // b.any
  406a60:	ldr	x0, [sp, #32]
  406a64:	ldr	x1, [sp, #24]
  406a68:	cmp	x1, x0
  406a6c:	b.eq	406a9c <ferror@plt+0x4b5c>  // b.none
  406a70:	ldr	x0, [sp, #32]
  406a74:	cmp	x0, #0x0
  406a78:	b.eq	406a8c <ferror@plt+0x4b4c>  // b.none
  406a7c:	ldr	x0, [sp, #32]
  406a80:	ldrsb	w0, [x0]
  406a84:	cmp	w0, #0x0
  406a88:	b.ne	406a9c <ferror@plt+0x4b5c>  // b.any
  406a8c:	ldr	x0, [sp, #40]
  406a90:	b	406af8 <ferror@plt+0x4bb8>
  406a94:	nop
  406a98:	b	406aa0 <ferror@plt+0x4b60>
  406a9c:	nop
  406aa0:	bl	401ee0 <__errno_location@plt>
  406aa4:	ldr	w0, [x0]
  406aa8:	cmp	w0, #0x22
  406aac:	b.ne	406ad4 <ferror@plt+0x4b94>  // b.any
  406ab0:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406ab4:	add	x0, x0, #0x4d0
  406ab8:	ldr	w4, [x0]
  406abc:	ldr	x3, [sp, #24]
  406ac0:	ldr	x2, [sp, #16]
  406ac4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406ac8:	add	x1, x0, #0x810
  406acc:	mov	w0, w4
  406ad0:	bl	401f20 <err@plt>
  406ad4:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406ad8:	add	x0, x0, #0x4d0
  406adc:	ldr	w4, [x0]
  406ae0:	ldr	x3, [sp, #24]
  406ae4:	ldr	x2, [sp, #16]
  406ae8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406aec:	add	x1, x0, #0x810
  406af0:	mov	w0, w4
  406af4:	bl	401ea0 <errx@plt>
  406af8:	ldp	x29, x30, [sp], #48
  406afc:	ret
  406b00:	stp	x29, x30, [sp, #-48]!
  406b04:	mov	x29, sp
  406b08:	str	x0, [sp, #24]
  406b0c:	str	x1, [sp, #16]
  406b10:	add	x0, sp, #0x28
  406b14:	mov	x1, x0
  406b18:	ldr	x0, [sp, #24]
  406b1c:	bl	405f3c <ferror@plt+0x3ffc>
  406b20:	cmp	w0, #0x0
  406b24:	b.ne	406b30 <ferror@plt+0x4bf0>  // b.any
  406b28:	ldr	x0, [sp, #40]
  406b2c:	b	406b88 <ferror@plt+0x4c48>
  406b30:	bl	401ee0 <__errno_location@plt>
  406b34:	ldr	w0, [x0]
  406b38:	cmp	w0, #0x0
  406b3c:	b.eq	406b64 <ferror@plt+0x4c24>  // b.none
  406b40:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406b44:	add	x0, x0, #0x4d0
  406b48:	ldr	w4, [x0]
  406b4c:	ldr	x3, [sp, #24]
  406b50:	ldr	x2, [sp, #16]
  406b54:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406b58:	add	x1, x0, #0x810
  406b5c:	mov	w0, w4
  406b60:	bl	401f20 <err@plt>
  406b64:	adrp	x0, 41c000 <ferror@plt+0x1a0c0>
  406b68:	add	x0, x0, #0x4d0
  406b6c:	ldr	w4, [x0]
  406b70:	ldr	x3, [sp, #24]
  406b74:	ldr	x2, [sp, #16]
  406b78:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  406b7c:	add	x1, x0, #0x810
  406b80:	mov	w0, w4
  406b84:	bl	401ea0 <errx@plt>
  406b88:	ldp	x29, x30, [sp], #48
  406b8c:	ret
  406b90:	stp	x29, x30, [sp, #-64]!
  406b94:	mov	x29, sp
  406b98:	str	x0, [sp, #40]
  406b9c:	str	x1, [sp, #32]
  406ba0:	str	x2, [sp, #24]
  406ba4:	ldr	x1, [sp, #24]
  406ba8:	ldr	x0, [sp, #40]
  406bac:	bl	406804 <ferror@plt+0x48c4>
  406bb0:	str	d0, [sp, #56]
  406bb4:	ldr	d0, [sp, #56]
  406bb8:	fcvtzs	d0, d0
  406bbc:	ldr	x0, [sp, #32]
  406bc0:	str	d0, [x0]
  406bc4:	ldr	x0, [sp, #32]
  406bc8:	ldr	d0, [x0]
  406bcc:	scvtf	d0, d0
  406bd0:	ldr	d1, [sp, #56]
  406bd4:	fsub	d0, d1, d0
  406bd8:	mov	x0, #0x848000000000        	// #145685290680320
  406bdc:	movk	x0, #0x412e, lsl #48
  406be0:	fmov	d1, x0
  406be4:	fmul	d0, d0, d1
  406be8:	fcvtzs	d0, d0
  406bec:	ldr	x0, [sp, #32]
  406bf0:	str	d0, [x0, #8]
  406bf4:	nop
  406bf8:	ldp	x29, x30, [sp], #64
  406bfc:	ret
  406c00:	sub	sp, sp, #0x20
  406c04:	str	w0, [sp, #12]
  406c08:	str	x1, [sp]
  406c0c:	strh	wzr, [sp, #30]
  406c10:	ldr	w0, [sp, #12]
  406c14:	and	w0, w0, #0xf000
  406c18:	cmp	w0, #0x4, lsl #12
  406c1c:	b.ne	406c44 <ferror@plt+0x4d04>  // b.any
  406c20:	ldrh	w0, [sp, #30]
  406c24:	add	w1, w0, #0x1
  406c28:	strh	w1, [sp, #30]
  406c2c:	and	x0, x0, #0xffff
  406c30:	ldr	x1, [sp]
  406c34:	add	x0, x1, x0
  406c38:	mov	w1, #0x64                  	// #100
  406c3c:	strb	w1, [x0]
  406c40:	b	406d78 <ferror@plt+0x4e38>
  406c44:	ldr	w0, [sp, #12]
  406c48:	and	w0, w0, #0xf000
  406c4c:	cmp	w0, #0xa, lsl #12
  406c50:	b.ne	406c78 <ferror@plt+0x4d38>  // b.any
  406c54:	ldrh	w0, [sp, #30]
  406c58:	add	w1, w0, #0x1
  406c5c:	strh	w1, [sp, #30]
  406c60:	and	x0, x0, #0xffff
  406c64:	ldr	x1, [sp]
  406c68:	add	x0, x1, x0
  406c6c:	mov	w1, #0x6c                  	// #108
  406c70:	strb	w1, [x0]
  406c74:	b	406d78 <ferror@plt+0x4e38>
  406c78:	ldr	w0, [sp, #12]
  406c7c:	and	w0, w0, #0xf000
  406c80:	cmp	w0, #0x2, lsl #12
  406c84:	b.ne	406cac <ferror@plt+0x4d6c>  // b.any
  406c88:	ldrh	w0, [sp, #30]
  406c8c:	add	w1, w0, #0x1
  406c90:	strh	w1, [sp, #30]
  406c94:	and	x0, x0, #0xffff
  406c98:	ldr	x1, [sp]
  406c9c:	add	x0, x1, x0
  406ca0:	mov	w1, #0x63                  	// #99
  406ca4:	strb	w1, [x0]
  406ca8:	b	406d78 <ferror@plt+0x4e38>
  406cac:	ldr	w0, [sp, #12]
  406cb0:	and	w0, w0, #0xf000
  406cb4:	cmp	w0, #0x6, lsl #12
  406cb8:	b.ne	406ce0 <ferror@plt+0x4da0>  // b.any
  406cbc:	ldrh	w0, [sp, #30]
  406cc0:	add	w1, w0, #0x1
  406cc4:	strh	w1, [sp, #30]
  406cc8:	and	x0, x0, #0xffff
  406ccc:	ldr	x1, [sp]
  406cd0:	add	x0, x1, x0
  406cd4:	mov	w1, #0x62                  	// #98
  406cd8:	strb	w1, [x0]
  406cdc:	b	406d78 <ferror@plt+0x4e38>
  406ce0:	ldr	w0, [sp, #12]
  406ce4:	and	w0, w0, #0xf000
  406ce8:	cmp	w0, #0xc, lsl #12
  406cec:	b.ne	406d14 <ferror@plt+0x4dd4>  // b.any
  406cf0:	ldrh	w0, [sp, #30]
  406cf4:	add	w1, w0, #0x1
  406cf8:	strh	w1, [sp, #30]
  406cfc:	and	x0, x0, #0xffff
  406d00:	ldr	x1, [sp]
  406d04:	add	x0, x1, x0
  406d08:	mov	w1, #0x73                  	// #115
  406d0c:	strb	w1, [x0]
  406d10:	b	406d78 <ferror@plt+0x4e38>
  406d14:	ldr	w0, [sp, #12]
  406d18:	and	w0, w0, #0xf000
  406d1c:	cmp	w0, #0x1, lsl #12
  406d20:	b.ne	406d48 <ferror@plt+0x4e08>  // b.any
  406d24:	ldrh	w0, [sp, #30]
  406d28:	add	w1, w0, #0x1
  406d2c:	strh	w1, [sp, #30]
  406d30:	and	x0, x0, #0xffff
  406d34:	ldr	x1, [sp]
  406d38:	add	x0, x1, x0
  406d3c:	mov	w1, #0x70                  	// #112
  406d40:	strb	w1, [x0]
  406d44:	b	406d78 <ferror@plt+0x4e38>
  406d48:	ldr	w0, [sp, #12]
  406d4c:	and	w0, w0, #0xf000
  406d50:	cmp	w0, #0x8, lsl #12
  406d54:	b.ne	406d78 <ferror@plt+0x4e38>  // b.any
  406d58:	ldrh	w0, [sp, #30]
  406d5c:	add	w1, w0, #0x1
  406d60:	strh	w1, [sp, #30]
  406d64:	and	x0, x0, #0xffff
  406d68:	ldr	x1, [sp]
  406d6c:	add	x0, x1, x0
  406d70:	mov	w1, #0x2d                  	// #45
  406d74:	strb	w1, [x0]
  406d78:	ldr	w0, [sp, #12]
  406d7c:	and	w0, w0, #0x100
  406d80:	cmp	w0, #0x0
  406d84:	b.eq	406d90 <ferror@plt+0x4e50>  // b.none
  406d88:	mov	w0, #0x72                  	// #114
  406d8c:	b	406d94 <ferror@plt+0x4e54>
  406d90:	mov	w0, #0x2d                  	// #45
  406d94:	ldrh	w1, [sp, #30]
  406d98:	add	w2, w1, #0x1
  406d9c:	strh	w2, [sp, #30]
  406da0:	and	x1, x1, #0xffff
  406da4:	ldr	x2, [sp]
  406da8:	add	x1, x2, x1
  406dac:	strb	w0, [x1]
  406db0:	ldr	w0, [sp, #12]
  406db4:	and	w0, w0, #0x80
  406db8:	cmp	w0, #0x0
  406dbc:	b.eq	406dc8 <ferror@plt+0x4e88>  // b.none
  406dc0:	mov	w0, #0x77                  	// #119
  406dc4:	b	406dcc <ferror@plt+0x4e8c>
  406dc8:	mov	w0, #0x2d                  	// #45
  406dcc:	ldrh	w1, [sp, #30]
  406dd0:	add	w2, w1, #0x1
  406dd4:	strh	w2, [sp, #30]
  406dd8:	and	x1, x1, #0xffff
  406ddc:	ldr	x2, [sp]
  406de0:	add	x1, x2, x1
  406de4:	strb	w0, [x1]
  406de8:	ldr	w0, [sp, #12]
  406dec:	and	w0, w0, #0x800
  406df0:	cmp	w0, #0x0
  406df4:	b.eq	406e18 <ferror@plt+0x4ed8>  // b.none
  406df8:	ldr	w0, [sp, #12]
  406dfc:	and	w0, w0, #0x40
  406e00:	cmp	w0, #0x0
  406e04:	b.eq	406e10 <ferror@plt+0x4ed0>  // b.none
  406e08:	mov	w0, #0x73                  	// #115
  406e0c:	b	406e34 <ferror@plt+0x4ef4>
  406e10:	mov	w0, #0x53                  	// #83
  406e14:	b	406e34 <ferror@plt+0x4ef4>
  406e18:	ldr	w0, [sp, #12]
  406e1c:	and	w0, w0, #0x40
  406e20:	cmp	w0, #0x0
  406e24:	b.eq	406e30 <ferror@plt+0x4ef0>  // b.none
  406e28:	mov	w0, #0x78                  	// #120
  406e2c:	b	406e34 <ferror@plt+0x4ef4>
  406e30:	mov	w0, #0x2d                  	// #45
  406e34:	ldrh	w1, [sp, #30]
  406e38:	add	w2, w1, #0x1
  406e3c:	strh	w2, [sp, #30]
  406e40:	and	x1, x1, #0xffff
  406e44:	ldr	x2, [sp]
  406e48:	add	x1, x2, x1
  406e4c:	strb	w0, [x1]
  406e50:	ldr	w0, [sp, #12]
  406e54:	and	w0, w0, #0x20
  406e58:	cmp	w0, #0x0
  406e5c:	b.eq	406e68 <ferror@plt+0x4f28>  // b.none
  406e60:	mov	w0, #0x72                  	// #114
  406e64:	b	406e6c <ferror@plt+0x4f2c>
  406e68:	mov	w0, #0x2d                  	// #45
  406e6c:	ldrh	w1, [sp, #30]
  406e70:	add	w2, w1, #0x1
  406e74:	strh	w2, [sp, #30]
  406e78:	and	x1, x1, #0xffff
  406e7c:	ldr	x2, [sp]
  406e80:	add	x1, x2, x1
  406e84:	strb	w0, [x1]
  406e88:	ldr	w0, [sp, #12]
  406e8c:	and	w0, w0, #0x10
  406e90:	cmp	w0, #0x0
  406e94:	b.eq	406ea0 <ferror@plt+0x4f60>  // b.none
  406e98:	mov	w0, #0x77                  	// #119
  406e9c:	b	406ea4 <ferror@plt+0x4f64>
  406ea0:	mov	w0, #0x2d                  	// #45
  406ea4:	ldrh	w1, [sp, #30]
  406ea8:	add	w2, w1, #0x1
  406eac:	strh	w2, [sp, #30]
  406eb0:	and	x1, x1, #0xffff
  406eb4:	ldr	x2, [sp]
  406eb8:	add	x1, x2, x1
  406ebc:	strb	w0, [x1]
  406ec0:	ldr	w0, [sp, #12]
  406ec4:	and	w0, w0, #0x400
  406ec8:	cmp	w0, #0x0
  406ecc:	b.eq	406ef0 <ferror@plt+0x4fb0>  // b.none
  406ed0:	ldr	w0, [sp, #12]
  406ed4:	and	w0, w0, #0x8
  406ed8:	cmp	w0, #0x0
  406edc:	b.eq	406ee8 <ferror@plt+0x4fa8>  // b.none
  406ee0:	mov	w0, #0x73                  	// #115
  406ee4:	b	406f0c <ferror@plt+0x4fcc>
  406ee8:	mov	w0, #0x53                  	// #83
  406eec:	b	406f0c <ferror@plt+0x4fcc>
  406ef0:	ldr	w0, [sp, #12]
  406ef4:	and	w0, w0, #0x8
  406ef8:	cmp	w0, #0x0
  406efc:	b.eq	406f08 <ferror@plt+0x4fc8>  // b.none
  406f00:	mov	w0, #0x78                  	// #120
  406f04:	b	406f0c <ferror@plt+0x4fcc>
  406f08:	mov	w0, #0x2d                  	// #45
  406f0c:	ldrh	w1, [sp, #30]
  406f10:	add	w2, w1, #0x1
  406f14:	strh	w2, [sp, #30]
  406f18:	and	x1, x1, #0xffff
  406f1c:	ldr	x2, [sp]
  406f20:	add	x1, x2, x1
  406f24:	strb	w0, [x1]
  406f28:	ldr	w0, [sp, #12]
  406f2c:	and	w0, w0, #0x4
  406f30:	cmp	w0, #0x0
  406f34:	b.eq	406f40 <ferror@plt+0x5000>  // b.none
  406f38:	mov	w0, #0x72                  	// #114
  406f3c:	b	406f44 <ferror@plt+0x5004>
  406f40:	mov	w0, #0x2d                  	// #45
  406f44:	ldrh	w1, [sp, #30]
  406f48:	add	w2, w1, #0x1
  406f4c:	strh	w2, [sp, #30]
  406f50:	and	x1, x1, #0xffff
  406f54:	ldr	x2, [sp]
  406f58:	add	x1, x2, x1
  406f5c:	strb	w0, [x1]
  406f60:	ldr	w0, [sp, #12]
  406f64:	and	w0, w0, #0x2
  406f68:	cmp	w0, #0x0
  406f6c:	b.eq	406f78 <ferror@plt+0x5038>  // b.none
  406f70:	mov	w0, #0x77                  	// #119
  406f74:	b	406f7c <ferror@plt+0x503c>
  406f78:	mov	w0, #0x2d                  	// #45
  406f7c:	ldrh	w1, [sp, #30]
  406f80:	add	w2, w1, #0x1
  406f84:	strh	w2, [sp, #30]
  406f88:	and	x1, x1, #0xffff
  406f8c:	ldr	x2, [sp]
  406f90:	add	x1, x2, x1
  406f94:	strb	w0, [x1]
  406f98:	ldr	w0, [sp, #12]
  406f9c:	and	w0, w0, #0x200
  406fa0:	cmp	w0, #0x0
  406fa4:	b.eq	406fc8 <ferror@plt+0x5088>  // b.none
  406fa8:	ldr	w0, [sp, #12]
  406fac:	and	w0, w0, #0x1
  406fb0:	cmp	w0, #0x0
  406fb4:	b.eq	406fc0 <ferror@plt+0x5080>  // b.none
  406fb8:	mov	w0, #0x74                  	// #116
  406fbc:	b	406fe4 <ferror@plt+0x50a4>
  406fc0:	mov	w0, #0x54                  	// #84
  406fc4:	b	406fe4 <ferror@plt+0x50a4>
  406fc8:	ldr	w0, [sp, #12]
  406fcc:	and	w0, w0, #0x1
  406fd0:	cmp	w0, #0x0
  406fd4:	b.eq	406fe0 <ferror@plt+0x50a0>  // b.none
  406fd8:	mov	w0, #0x78                  	// #120
  406fdc:	b	406fe4 <ferror@plt+0x50a4>
  406fe0:	mov	w0, #0x2d                  	// #45
  406fe4:	ldrh	w1, [sp, #30]
  406fe8:	add	w2, w1, #0x1
  406fec:	strh	w2, [sp, #30]
  406ff0:	and	x1, x1, #0xffff
  406ff4:	ldr	x2, [sp]
  406ff8:	add	x1, x2, x1
  406ffc:	strb	w0, [x1]
  407000:	ldrh	w0, [sp, #30]
  407004:	ldr	x1, [sp]
  407008:	add	x0, x1, x0
  40700c:	strb	wzr, [x0]
  407010:	ldr	x0, [sp]
  407014:	add	sp, sp, #0x20
  407018:	ret
  40701c:	sub	sp, sp, #0x20
  407020:	str	x0, [sp, #8]
  407024:	mov	w0, #0xa                   	// #10
  407028:	str	w0, [sp, #28]
  40702c:	b	407054 <ferror@plt+0x5114>
  407030:	ldr	w0, [sp, #28]
  407034:	mov	x1, #0x1                   	// #1
  407038:	lsl	x0, x1, x0
  40703c:	ldr	x1, [sp, #8]
  407040:	cmp	x1, x0
  407044:	b.cc	407064 <ferror@plt+0x5124>  // b.lo, b.ul, b.last
  407048:	ldr	w0, [sp, #28]
  40704c:	add	w0, w0, #0xa
  407050:	str	w0, [sp, #28]
  407054:	ldr	w0, [sp, #28]
  407058:	cmp	w0, #0x3c
  40705c:	b.le	407030 <ferror@plt+0x50f0>
  407060:	b	407068 <ferror@plt+0x5128>
  407064:	nop
  407068:	ldr	w0, [sp, #28]
  40706c:	sub	w0, w0, #0xa
  407070:	add	sp, sp, #0x20
  407074:	ret
  407078:	stp	x29, x30, [sp, #-128]!
  40707c:	mov	x29, sp
  407080:	str	w0, [sp, #28]
  407084:	str	x1, [sp, #16]
  407088:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  40708c:	add	x0, x0, #0x820
  407090:	str	x0, [sp, #88]
  407094:	add	x0, sp, #0x20
  407098:	str	x0, [sp, #104]
  40709c:	ldr	w0, [sp, #28]
  4070a0:	and	w0, w0, #0x2
  4070a4:	cmp	w0, #0x0
  4070a8:	b.eq	4070c0 <ferror@plt+0x5180>  // b.none
  4070ac:	ldr	x0, [sp, #104]
  4070b0:	add	x1, x0, #0x1
  4070b4:	str	x1, [sp, #104]
  4070b8:	mov	w1, #0x20                  	// #32
  4070bc:	strb	w1, [x0]
  4070c0:	ldr	x0, [sp, #16]
  4070c4:	bl	40701c <ferror@plt+0x50dc>
  4070c8:	str	w0, [sp, #84]
  4070cc:	ldr	w0, [sp, #84]
  4070d0:	cmp	w0, #0x0
  4070d4:	b.eq	407100 <ferror@plt+0x51c0>  // b.none
  4070d8:	ldr	w0, [sp, #84]
  4070dc:	mov	w1, #0x6667                	// #26215
  4070e0:	movk	w1, #0x6666, lsl #16
  4070e4:	smull	x1, w0, w1
  4070e8:	lsr	x1, x1, #32
  4070ec:	asr	w1, w1, #2
  4070f0:	asr	w0, w0, #31
  4070f4:	sub	w0, w1, w0
  4070f8:	sxtw	x0, w0
  4070fc:	b	407104 <ferror@plt+0x51c4>
  407100:	mov	x0, #0x0                   	// #0
  407104:	ldr	x1, [sp, #88]
  407108:	add	x0, x1, x0
  40710c:	ldrb	w0, [x0]
  407110:	strb	w0, [sp, #83]
  407114:	ldr	w0, [sp, #84]
  407118:	cmp	w0, #0x0
  40711c:	b.eq	407130 <ferror@plt+0x51f0>  // b.none
  407120:	ldr	w0, [sp, #84]
  407124:	ldr	x1, [sp, #16]
  407128:	lsr	x0, x1, x0
  40712c:	b	407134 <ferror@plt+0x51f4>
  407130:	ldr	x0, [sp, #16]
  407134:	str	w0, [sp, #124]
  407138:	ldr	w0, [sp, #84]
  40713c:	cmp	w0, #0x0
  407140:	b.eq	407160 <ferror@plt+0x5220>  // b.none
  407144:	ldr	w0, [sp, #84]
  407148:	mov	x1, #0xffffffffffffffff    	// #-1
  40714c:	lsl	x0, x1, x0
  407150:	mvn	x1, x0
  407154:	ldr	x0, [sp, #16]
  407158:	and	x0, x1, x0
  40715c:	b	407164 <ferror@plt+0x5224>
  407160:	mov	x0, #0x0                   	// #0
  407164:	str	x0, [sp, #112]
  407168:	ldr	x0, [sp, #104]
  40716c:	add	x1, x0, #0x1
  407170:	str	x1, [sp, #104]
  407174:	ldrb	w1, [sp, #83]
  407178:	strb	w1, [x0]
  40717c:	ldr	w0, [sp, #28]
  407180:	and	w0, w0, #0x1
  407184:	cmp	w0, #0x0
  407188:	b.eq	4071c0 <ferror@plt+0x5280>  // b.none
  40718c:	ldrsb	w0, [sp, #83]
  407190:	cmp	w0, #0x42
  407194:	b.eq	4071c0 <ferror@plt+0x5280>  // b.none
  407198:	ldr	x0, [sp, #104]
  40719c:	add	x1, x0, #0x1
  4071a0:	str	x1, [sp, #104]
  4071a4:	mov	w1, #0x69                  	// #105
  4071a8:	strb	w1, [x0]
  4071ac:	ldr	x0, [sp, #104]
  4071b0:	add	x1, x0, #0x1
  4071b4:	str	x1, [sp, #104]
  4071b8:	mov	w1, #0x42                  	// #66
  4071bc:	strb	w1, [x0]
  4071c0:	ldr	x0, [sp, #104]
  4071c4:	strb	wzr, [x0]
  4071c8:	ldr	x0, [sp, #112]
  4071cc:	cmp	x0, #0x0
  4071d0:	b.eq	4072a8 <ferror@plt+0x5368>  // b.none
  4071d4:	ldr	w0, [sp, #28]
  4071d8:	and	w0, w0, #0x4
  4071dc:	cmp	w0, #0x0
  4071e0:	b.eq	407258 <ferror@plt+0x5318>  // b.none
  4071e4:	ldr	w0, [sp, #84]
  4071e8:	sub	w0, w0, #0xa
  4071ec:	ldr	x1, [sp, #112]
  4071f0:	lsr	x0, x1, x0
  4071f4:	add	x1, x0, #0x5
  4071f8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4071fc:	movk	x0, #0xcccd
  407200:	umulh	x0, x1, x0
  407204:	lsr	x0, x0, #3
  407208:	str	x0, [sp, #112]
  40720c:	ldr	x2, [sp, #112]
  407210:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407214:	movk	x0, #0xcccd
  407218:	umulh	x0, x2, x0
  40721c:	lsr	x1, x0, #3
  407220:	mov	x0, x1
  407224:	lsl	x0, x0, #2
  407228:	add	x0, x0, x1
  40722c:	lsl	x0, x0, #1
  407230:	sub	x1, x2, x0
  407234:	cmp	x1, #0x0
  407238:	b.ne	4072a8 <ferror@plt+0x5368>  // b.any
  40723c:	ldr	x1, [sp, #112]
  407240:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  407244:	movk	x0, #0xcccd
  407248:	umulh	x0, x1, x0
  40724c:	lsr	x0, x0, #3
  407250:	str	x0, [sp, #112]
  407254:	b	4072a8 <ferror@plt+0x5368>
  407258:	ldr	w0, [sp, #84]
  40725c:	sub	w0, w0, #0xa
  407260:	ldr	x1, [sp, #112]
  407264:	lsr	x0, x1, x0
  407268:	add	x0, x0, #0x32
  40726c:	lsr	x1, x0, #2
  407270:	mov	x0, #0xf5c3                	// #62915
  407274:	movk	x0, #0x5c28, lsl #16
  407278:	movk	x0, #0xc28f, lsl #32
  40727c:	movk	x0, #0x28f5, lsl #48
  407280:	umulh	x0, x1, x0
  407284:	lsr	x0, x0, #2
  407288:	str	x0, [sp, #112]
  40728c:	ldr	x0, [sp, #112]
  407290:	cmp	x0, #0xa
  407294:	b.ne	4072a8 <ferror@plt+0x5368>  // b.any
  407298:	ldr	w0, [sp, #124]
  40729c:	add	w0, w0, #0x1
  4072a0:	str	w0, [sp, #124]
  4072a4:	str	xzr, [sp, #112]
  4072a8:	ldr	x0, [sp, #112]
  4072ac:	cmp	x0, #0x0
  4072b0:	b.eq	407334 <ferror@plt+0x53f4>  // b.none
  4072b4:	bl	401b80 <localeconv@plt>
  4072b8:	str	x0, [sp, #72]
  4072bc:	ldr	x0, [sp, #72]
  4072c0:	cmp	x0, #0x0
  4072c4:	b.eq	4072d4 <ferror@plt+0x5394>  // b.none
  4072c8:	ldr	x0, [sp, #72]
  4072cc:	ldr	x0, [x0]
  4072d0:	b	4072d8 <ferror@plt+0x5398>
  4072d4:	mov	x0, #0x0                   	// #0
  4072d8:	str	x0, [sp, #96]
  4072dc:	ldr	x0, [sp, #96]
  4072e0:	cmp	x0, #0x0
  4072e4:	b.eq	4072f8 <ferror@plt+0x53b8>  // b.none
  4072e8:	ldr	x0, [sp, #96]
  4072ec:	ldrsb	w0, [x0]
  4072f0:	cmp	w0, #0x0
  4072f4:	b.ne	407304 <ferror@plt+0x53c4>  // b.any
  4072f8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4072fc:	add	x0, x0, #0x828
  407300:	str	x0, [sp, #96]
  407304:	add	x0, sp, #0x20
  407308:	add	x7, sp, #0x28
  40730c:	mov	x6, x0
  407310:	ldr	x5, [sp, #112]
  407314:	ldr	x4, [sp, #96]
  407318:	ldr	w3, [sp, #124]
  40731c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407320:	add	x2, x0, #0x830
  407324:	mov	x1, #0x20                  	// #32
  407328:	mov	x0, x7
  40732c:	bl	401b70 <snprintf@plt>
  407330:	b	407358 <ferror@plt+0x5418>
  407334:	add	x0, sp, #0x20
  407338:	add	x5, sp, #0x28
  40733c:	mov	x4, x0
  407340:	ldr	w3, [sp, #124]
  407344:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407348:	add	x2, x0, #0x840
  40734c:	mov	x1, #0x20                  	// #32
  407350:	mov	x0, x5
  407354:	bl	401b70 <snprintf@plt>
  407358:	add	x0, sp, #0x28
  40735c:	bl	401cb0 <strdup@plt>
  407360:	ldp	x29, x30, [sp], #128
  407364:	ret
  407368:	stp	x29, x30, [sp, #-96]!
  40736c:	mov	x29, sp
  407370:	str	x0, [sp, #40]
  407374:	str	x1, [sp, #32]
  407378:	str	x2, [sp, #24]
  40737c:	str	x3, [sp, #16]
  407380:	str	xzr, [sp, #88]
  407384:	str	xzr, [sp, #72]
  407388:	ldr	x0, [sp, #40]
  40738c:	cmp	x0, #0x0
  407390:	b.eq	4073c8 <ferror@plt+0x5488>  // b.none
  407394:	ldr	x0, [sp, #40]
  407398:	ldrsb	w0, [x0]
  40739c:	cmp	w0, #0x0
  4073a0:	b.eq	4073c8 <ferror@plt+0x5488>  // b.none
  4073a4:	ldr	x0, [sp, #32]
  4073a8:	cmp	x0, #0x0
  4073ac:	b.eq	4073c8 <ferror@plt+0x5488>  // b.none
  4073b0:	ldr	x0, [sp, #24]
  4073b4:	cmp	x0, #0x0
  4073b8:	b.eq	4073c8 <ferror@plt+0x5488>  // b.none
  4073bc:	ldr	x0, [sp, #16]
  4073c0:	cmp	x0, #0x0
  4073c4:	b.ne	4073d0 <ferror@plt+0x5490>  // b.any
  4073c8:	mov	w0, #0xffffffff            	// #-1
  4073cc:	b	407524 <ferror@plt+0x55e4>
  4073d0:	ldr	x0, [sp, #40]
  4073d4:	str	x0, [sp, #80]
  4073d8:	b	4074fc <ferror@plt+0x55bc>
  4073dc:	str	xzr, [sp, #64]
  4073e0:	ldr	x1, [sp, #72]
  4073e4:	ldr	x0, [sp, #24]
  4073e8:	cmp	x1, x0
  4073ec:	b.cc	4073f8 <ferror@plt+0x54b8>  // b.lo, b.ul, b.last
  4073f0:	mov	w0, #0xfffffffe            	// #-2
  4073f4:	b	407524 <ferror@plt+0x55e4>
  4073f8:	ldr	x0, [sp, #88]
  4073fc:	cmp	x0, #0x0
  407400:	b.ne	40740c <ferror@plt+0x54cc>  // b.any
  407404:	ldr	x0, [sp, #80]
  407408:	str	x0, [sp, #88]
  40740c:	ldr	x0, [sp, #80]
  407410:	ldrsb	w0, [x0]
  407414:	cmp	w0, #0x2c
  407418:	b.ne	407424 <ferror@plt+0x54e4>  // b.any
  40741c:	ldr	x0, [sp, #80]
  407420:	str	x0, [sp, #64]
  407424:	ldr	x0, [sp, #80]
  407428:	add	x0, x0, #0x1
  40742c:	ldrsb	w0, [x0]
  407430:	cmp	w0, #0x0
  407434:	b.ne	407444 <ferror@plt+0x5504>  // b.any
  407438:	ldr	x0, [sp, #80]
  40743c:	add	x0, x0, #0x1
  407440:	str	x0, [sp, #64]
  407444:	ldr	x0, [sp, #88]
  407448:	cmp	x0, #0x0
  40744c:	b.eq	4074ec <ferror@plt+0x55ac>  // b.none
  407450:	ldr	x0, [sp, #64]
  407454:	cmp	x0, #0x0
  407458:	b.eq	4074ec <ferror@plt+0x55ac>  // b.none
  40745c:	ldr	x1, [sp, #64]
  407460:	ldr	x0, [sp, #88]
  407464:	cmp	x1, x0
  407468:	b.hi	407474 <ferror@plt+0x5534>  // b.pmore
  40746c:	mov	w0, #0xffffffff            	// #-1
  407470:	b	407524 <ferror@plt+0x55e4>
  407474:	ldr	x1, [sp, #64]
  407478:	ldr	x0, [sp, #88]
  40747c:	sub	x0, x1, x0
  407480:	ldr	x2, [sp, #16]
  407484:	mov	x1, x0
  407488:	ldr	x0, [sp, #88]
  40748c:	blr	x2
  407490:	str	w0, [sp, #60]
  407494:	ldr	w0, [sp, #60]
  407498:	cmn	w0, #0x1
  40749c:	b.ne	4074a8 <ferror@plt+0x5568>  // b.any
  4074a0:	mov	w0, #0xffffffff            	// #-1
  4074a4:	b	407524 <ferror@plt+0x55e4>
  4074a8:	ldr	x0, [sp, #72]
  4074ac:	add	x1, x0, #0x1
  4074b0:	str	x1, [sp, #72]
  4074b4:	lsl	x0, x0, #2
  4074b8:	ldr	x1, [sp, #32]
  4074bc:	add	x0, x1, x0
  4074c0:	ldr	w1, [sp, #60]
  4074c4:	str	w1, [x0]
  4074c8:	str	xzr, [sp, #88]
  4074cc:	ldr	x0, [sp, #64]
  4074d0:	cmp	x0, #0x0
  4074d4:	b.eq	4074f0 <ferror@plt+0x55b0>  // b.none
  4074d8:	ldr	x0, [sp, #64]
  4074dc:	ldrsb	w0, [x0]
  4074e0:	cmp	w0, #0x0
  4074e4:	b.eq	40751c <ferror@plt+0x55dc>  // b.none
  4074e8:	b	4074f0 <ferror@plt+0x55b0>
  4074ec:	nop
  4074f0:	ldr	x0, [sp, #80]
  4074f4:	add	x0, x0, #0x1
  4074f8:	str	x0, [sp, #80]
  4074fc:	ldr	x0, [sp, #80]
  407500:	cmp	x0, #0x0
  407504:	b.eq	407520 <ferror@plt+0x55e0>  // b.none
  407508:	ldr	x0, [sp, #80]
  40750c:	ldrsb	w0, [x0]
  407510:	cmp	w0, #0x0
  407514:	b.ne	4073dc <ferror@plt+0x549c>  // b.any
  407518:	b	407520 <ferror@plt+0x55e0>
  40751c:	nop
  407520:	ldr	x0, [sp, #72]
  407524:	ldp	x29, x30, [sp], #96
  407528:	ret
  40752c:	stp	x29, x30, [sp, #-80]!
  407530:	mov	x29, sp
  407534:	str	x0, [sp, #56]
  407538:	str	x1, [sp, #48]
  40753c:	str	x2, [sp, #40]
  407540:	str	x3, [sp, #32]
  407544:	str	x4, [sp, #24]
  407548:	ldr	x0, [sp, #56]
  40754c:	cmp	x0, #0x0
  407550:	b.eq	407584 <ferror@plt+0x5644>  // b.none
  407554:	ldr	x0, [sp, #56]
  407558:	ldrsb	w0, [x0]
  40755c:	cmp	w0, #0x0
  407560:	b.eq	407584 <ferror@plt+0x5644>  // b.none
  407564:	ldr	x0, [sp, #32]
  407568:	cmp	x0, #0x0
  40756c:	b.eq	407584 <ferror@plt+0x5644>  // b.none
  407570:	ldr	x0, [sp, #32]
  407574:	ldr	x0, [x0]
  407578:	ldr	x1, [sp, #40]
  40757c:	cmp	x1, x0
  407580:	b.cs	40758c <ferror@plt+0x564c>  // b.hs, b.nlast
  407584:	mov	w0, #0xffffffff            	// #-1
  407588:	b	407620 <ferror@plt+0x56e0>
  40758c:	ldr	x0, [sp, #56]
  407590:	ldrsb	w0, [x0]
  407594:	cmp	w0, #0x2b
  407598:	b.ne	4075ac <ferror@plt+0x566c>  // b.any
  40759c:	ldr	x0, [sp, #56]
  4075a0:	add	x0, x0, #0x1
  4075a4:	str	x0, [sp, #72]
  4075a8:	b	4075bc <ferror@plt+0x567c>
  4075ac:	ldr	x0, [sp, #56]
  4075b0:	str	x0, [sp, #72]
  4075b4:	ldr	x0, [sp, #32]
  4075b8:	str	xzr, [x0]
  4075bc:	ldr	x0, [sp, #32]
  4075c0:	ldr	x0, [x0]
  4075c4:	lsl	x0, x0, #2
  4075c8:	ldr	x1, [sp, #48]
  4075cc:	add	x4, x1, x0
  4075d0:	ldr	x0, [sp, #32]
  4075d4:	ldr	x0, [x0]
  4075d8:	ldr	x1, [sp, #40]
  4075dc:	sub	x0, x1, x0
  4075e0:	ldr	x3, [sp, #24]
  4075e4:	mov	x2, x0
  4075e8:	mov	x1, x4
  4075ec:	ldr	x0, [sp, #72]
  4075f0:	bl	407368 <ferror@plt+0x5428>
  4075f4:	str	w0, [sp, #68]
  4075f8:	ldr	w0, [sp, #68]
  4075fc:	cmp	w0, #0x0
  407600:	b.le	40761c <ferror@plt+0x56dc>
  407604:	ldr	x0, [sp, #32]
  407608:	ldr	x1, [x0]
  40760c:	ldrsw	x0, [sp, #68]
  407610:	add	x1, x1, x0
  407614:	ldr	x0, [sp, #32]
  407618:	str	x1, [x0]
  40761c:	ldr	w0, [sp, #68]
  407620:	ldp	x29, x30, [sp], #80
  407624:	ret
  407628:	stp	x29, x30, [sp, #-80]!
  40762c:	mov	x29, sp
  407630:	str	x0, [sp, #40]
  407634:	str	x1, [sp, #32]
  407638:	str	x2, [sp, #24]
  40763c:	str	xzr, [sp, #72]
  407640:	ldr	x0, [sp, #40]
  407644:	cmp	x0, #0x0
  407648:	b.eq	407664 <ferror@plt+0x5724>  // b.none
  40764c:	ldr	x0, [sp, #24]
  407650:	cmp	x0, #0x0
  407654:	b.eq	407664 <ferror@plt+0x5724>  // b.none
  407658:	ldr	x0, [sp, #32]
  40765c:	cmp	x0, #0x0
  407660:	b.ne	40766c <ferror@plt+0x572c>  // b.any
  407664:	mov	w0, #0xffffffea            	// #-22
  407668:	b	4077e8 <ferror@plt+0x58a8>
  40766c:	ldr	x0, [sp, #40]
  407670:	str	x0, [sp, #64]
  407674:	b	4077c0 <ferror@plt+0x5880>
  407678:	str	xzr, [sp, #56]
  40767c:	ldr	x0, [sp, #72]
  407680:	cmp	x0, #0x0
  407684:	b.ne	407690 <ferror@plt+0x5750>  // b.any
  407688:	ldr	x0, [sp, #64]
  40768c:	str	x0, [sp, #72]
  407690:	ldr	x0, [sp, #64]
  407694:	ldrsb	w0, [x0]
  407698:	cmp	w0, #0x2c
  40769c:	b.ne	4076a8 <ferror@plt+0x5768>  // b.any
  4076a0:	ldr	x0, [sp, #64]
  4076a4:	str	x0, [sp, #56]
  4076a8:	ldr	x0, [sp, #64]
  4076ac:	add	x0, x0, #0x1
  4076b0:	ldrsb	w0, [x0]
  4076b4:	cmp	w0, #0x0
  4076b8:	b.ne	4076c8 <ferror@plt+0x5788>  // b.any
  4076bc:	ldr	x0, [sp, #64]
  4076c0:	add	x0, x0, #0x1
  4076c4:	str	x0, [sp, #56]
  4076c8:	ldr	x0, [sp, #72]
  4076cc:	cmp	x0, #0x0
  4076d0:	b.eq	4077b0 <ferror@plt+0x5870>  // b.none
  4076d4:	ldr	x0, [sp, #56]
  4076d8:	cmp	x0, #0x0
  4076dc:	b.eq	4077b0 <ferror@plt+0x5870>  // b.none
  4076e0:	ldr	x1, [sp, #56]
  4076e4:	ldr	x0, [sp, #72]
  4076e8:	cmp	x1, x0
  4076ec:	b.hi	4076f8 <ferror@plt+0x57b8>  // b.pmore
  4076f0:	mov	w0, #0xffffffff            	// #-1
  4076f4:	b	4077e8 <ferror@plt+0x58a8>
  4076f8:	ldr	x1, [sp, #56]
  4076fc:	ldr	x0, [sp, #72]
  407700:	sub	x0, x1, x0
  407704:	ldr	x2, [sp, #24]
  407708:	mov	x1, x0
  40770c:	ldr	x0, [sp, #72]
  407710:	blr	x2
  407714:	str	w0, [sp, #52]
  407718:	ldr	w0, [sp, #52]
  40771c:	cmp	w0, #0x0
  407720:	b.ge	40772c <ferror@plt+0x57ec>  // b.tcont
  407724:	ldr	w0, [sp, #52]
  407728:	b	4077e8 <ferror@plt+0x58a8>
  40772c:	ldr	w0, [sp, #52]
  407730:	add	w1, w0, #0x7
  407734:	cmp	w0, #0x0
  407738:	csel	w0, w1, w0, lt  // lt = tstop
  40773c:	asr	w0, w0, #3
  407740:	mov	w3, w0
  407744:	sxtw	x0, w3
  407748:	ldr	x1, [sp, #32]
  40774c:	add	x0, x1, x0
  407750:	ldrsb	w2, [x0]
  407754:	ldr	w0, [sp, #52]
  407758:	negs	w1, w0
  40775c:	and	w0, w0, #0x7
  407760:	and	w1, w1, #0x7
  407764:	csneg	w0, w0, w1, mi  // mi = first
  407768:	mov	w1, #0x1                   	// #1
  40776c:	lsl	w0, w1, w0
  407770:	sxtb	w1, w0
  407774:	sxtw	x0, w3
  407778:	ldr	x3, [sp, #32]
  40777c:	add	x0, x3, x0
  407780:	orr	w1, w2, w1
  407784:	sxtb	w1, w1
  407788:	strb	w1, [x0]
  40778c:	str	xzr, [sp, #72]
  407790:	ldr	x0, [sp, #56]
  407794:	cmp	x0, #0x0
  407798:	b.eq	4077b4 <ferror@plt+0x5874>  // b.none
  40779c:	ldr	x0, [sp, #56]
  4077a0:	ldrsb	w0, [x0]
  4077a4:	cmp	w0, #0x0
  4077a8:	b.eq	4077e0 <ferror@plt+0x58a0>  // b.none
  4077ac:	b	4077b4 <ferror@plt+0x5874>
  4077b0:	nop
  4077b4:	ldr	x0, [sp, #64]
  4077b8:	add	x0, x0, #0x1
  4077bc:	str	x0, [sp, #64]
  4077c0:	ldr	x0, [sp, #64]
  4077c4:	cmp	x0, #0x0
  4077c8:	b.eq	4077e4 <ferror@plt+0x58a4>  // b.none
  4077cc:	ldr	x0, [sp, #64]
  4077d0:	ldrsb	w0, [x0]
  4077d4:	cmp	w0, #0x0
  4077d8:	b.ne	407678 <ferror@plt+0x5738>  // b.any
  4077dc:	b	4077e4 <ferror@plt+0x58a4>
  4077e0:	nop
  4077e4:	mov	w0, #0x0                   	// #0
  4077e8:	ldp	x29, x30, [sp], #80
  4077ec:	ret
  4077f0:	stp	x29, x30, [sp, #-80]!
  4077f4:	mov	x29, sp
  4077f8:	str	x0, [sp, #40]
  4077fc:	str	x1, [sp, #32]
  407800:	str	x2, [sp, #24]
  407804:	str	xzr, [sp, #72]
  407808:	ldr	x0, [sp, #40]
  40780c:	cmp	x0, #0x0
  407810:	b.eq	40782c <ferror@plt+0x58ec>  // b.none
  407814:	ldr	x0, [sp, #24]
  407818:	cmp	x0, #0x0
  40781c:	b.eq	40782c <ferror@plt+0x58ec>  // b.none
  407820:	ldr	x0, [sp, #32]
  407824:	cmp	x0, #0x0
  407828:	b.ne	407834 <ferror@plt+0x58f4>  // b.any
  40782c:	mov	w0, #0xffffffea            	// #-22
  407830:	b	407968 <ferror@plt+0x5a28>
  407834:	ldr	x0, [sp, #40]
  407838:	str	x0, [sp, #64]
  40783c:	b	407940 <ferror@plt+0x5a00>
  407840:	str	xzr, [sp, #56]
  407844:	ldr	x0, [sp, #72]
  407848:	cmp	x0, #0x0
  40784c:	b.ne	407858 <ferror@plt+0x5918>  // b.any
  407850:	ldr	x0, [sp, #64]
  407854:	str	x0, [sp, #72]
  407858:	ldr	x0, [sp, #64]
  40785c:	ldrsb	w0, [x0]
  407860:	cmp	w0, #0x2c
  407864:	b.ne	407870 <ferror@plt+0x5930>  // b.any
  407868:	ldr	x0, [sp, #64]
  40786c:	str	x0, [sp, #56]
  407870:	ldr	x0, [sp, #64]
  407874:	add	x0, x0, #0x1
  407878:	ldrsb	w0, [x0]
  40787c:	cmp	w0, #0x0
  407880:	b.ne	407890 <ferror@plt+0x5950>  // b.any
  407884:	ldr	x0, [sp, #64]
  407888:	add	x0, x0, #0x1
  40788c:	str	x0, [sp, #56]
  407890:	ldr	x0, [sp, #72]
  407894:	cmp	x0, #0x0
  407898:	b.eq	407930 <ferror@plt+0x59f0>  // b.none
  40789c:	ldr	x0, [sp, #56]
  4078a0:	cmp	x0, #0x0
  4078a4:	b.eq	407930 <ferror@plt+0x59f0>  // b.none
  4078a8:	ldr	x1, [sp, #56]
  4078ac:	ldr	x0, [sp, #72]
  4078b0:	cmp	x1, x0
  4078b4:	b.hi	4078c0 <ferror@plt+0x5980>  // b.pmore
  4078b8:	mov	w0, #0xffffffff            	// #-1
  4078bc:	b	407968 <ferror@plt+0x5a28>
  4078c0:	ldr	x1, [sp, #56]
  4078c4:	ldr	x0, [sp, #72]
  4078c8:	sub	x0, x1, x0
  4078cc:	ldr	x2, [sp, #24]
  4078d0:	mov	x1, x0
  4078d4:	ldr	x0, [sp, #72]
  4078d8:	blr	x2
  4078dc:	str	x0, [sp, #48]
  4078e0:	ldr	x0, [sp, #48]
  4078e4:	cmp	x0, #0x0
  4078e8:	b.ge	4078f4 <ferror@plt+0x59b4>  // b.tcont
  4078ec:	ldr	x0, [sp, #48]
  4078f0:	b	407968 <ferror@plt+0x5a28>
  4078f4:	ldr	x0, [sp, #32]
  4078f8:	ldr	x1, [x0]
  4078fc:	ldr	x0, [sp, #48]
  407900:	orr	x1, x1, x0
  407904:	ldr	x0, [sp, #32]
  407908:	str	x1, [x0]
  40790c:	str	xzr, [sp, #72]
  407910:	ldr	x0, [sp, #56]
  407914:	cmp	x0, #0x0
  407918:	b.eq	407934 <ferror@plt+0x59f4>  // b.none
  40791c:	ldr	x0, [sp, #56]
  407920:	ldrsb	w0, [x0]
  407924:	cmp	w0, #0x0
  407928:	b.eq	407960 <ferror@plt+0x5a20>  // b.none
  40792c:	b	407934 <ferror@plt+0x59f4>
  407930:	nop
  407934:	ldr	x0, [sp, #64]
  407938:	add	x0, x0, #0x1
  40793c:	str	x0, [sp, #64]
  407940:	ldr	x0, [sp, #64]
  407944:	cmp	x0, #0x0
  407948:	b.eq	407964 <ferror@plt+0x5a24>  // b.none
  40794c:	ldr	x0, [sp, #64]
  407950:	ldrsb	w0, [x0]
  407954:	cmp	w0, #0x0
  407958:	b.ne	407840 <ferror@plt+0x5900>  // b.any
  40795c:	b	407964 <ferror@plt+0x5a24>
  407960:	nop
  407964:	mov	w0, #0x0                   	// #0
  407968:	ldp	x29, x30, [sp], #80
  40796c:	ret
  407970:	stp	x29, x30, [sp, #-64]!
  407974:	mov	x29, sp
  407978:	str	x0, [sp, #40]
  40797c:	str	x1, [sp, #32]
  407980:	str	x2, [sp, #24]
  407984:	str	w3, [sp, #20]
  407988:	str	xzr, [sp, #56]
  40798c:	ldr	x0, [sp, #40]
  407990:	cmp	x0, #0x0
  407994:	b.ne	4079a0 <ferror@plt+0x5a60>  // b.any
  407998:	mov	w0, #0x0                   	// #0
  40799c:	b	407b7c <ferror@plt+0x5c3c>
  4079a0:	ldr	x0, [sp, #32]
  4079a4:	ldr	w1, [sp, #20]
  4079a8:	str	w1, [x0]
  4079ac:	ldr	x0, [sp, #32]
  4079b0:	ldr	w1, [x0]
  4079b4:	ldr	x0, [sp, #24]
  4079b8:	str	w1, [x0]
  4079bc:	bl	401ee0 <__errno_location@plt>
  4079c0:	str	wzr, [x0]
  4079c4:	ldr	x0, [sp, #40]
  4079c8:	ldrsb	w0, [x0]
  4079cc:	cmp	w0, #0x3a
  4079d0:	b.ne	407a44 <ferror@plt+0x5b04>  // b.any
  4079d4:	ldr	x0, [sp, #40]
  4079d8:	add	x0, x0, #0x1
  4079dc:	str	x0, [sp, #40]
  4079e0:	add	x0, sp, #0x38
  4079e4:	mov	w2, #0xa                   	// #10
  4079e8:	mov	x1, x0
  4079ec:	ldr	x0, [sp, #40]
  4079f0:	bl	401d60 <strtol@plt>
  4079f4:	mov	w1, w0
  4079f8:	ldr	x0, [sp, #24]
  4079fc:	str	w1, [x0]
  407a00:	bl	401ee0 <__errno_location@plt>
  407a04:	ldr	w0, [x0]
  407a08:	cmp	w0, #0x0
  407a0c:	b.ne	407a3c <ferror@plt+0x5afc>  // b.any
  407a10:	ldr	x0, [sp, #56]
  407a14:	cmp	x0, #0x0
  407a18:	b.eq	407a3c <ferror@plt+0x5afc>  // b.none
  407a1c:	ldr	x0, [sp, #56]
  407a20:	ldrsb	w0, [x0]
  407a24:	cmp	w0, #0x0
  407a28:	b.ne	407a3c <ferror@plt+0x5afc>  // b.any
  407a2c:	ldr	x0, [sp, #56]
  407a30:	ldr	x1, [sp, #40]
  407a34:	cmp	x1, x0
  407a38:	b.ne	407b78 <ferror@plt+0x5c38>  // b.any
  407a3c:	mov	w0, #0xffffffff            	// #-1
  407a40:	b	407b7c <ferror@plt+0x5c3c>
  407a44:	add	x0, sp, #0x38
  407a48:	mov	w2, #0xa                   	// #10
  407a4c:	mov	x1, x0
  407a50:	ldr	x0, [sp, #40]
  407a54:	bl	401d60 <strtol@plt>
  407a58:	mov	w1, w0
  407a5c:	ldr	x0, [sp, #32]
  407a60:	str	w1, [x0]
  407a64:	ldr	x0, [sp, #32]
  407a68:	ldr	w1, [x0]
  407a6c:	ldr	x0, [sp, #24]
  407a70:	str	w1, [x0]
  407a74:	bl	401ee0 <__errno_location@plt>
  407a78:	ldr	w0, [x0]
  407a7c:	cmp	w0, #0x0
  407a80:	b.ne	407aa0 <ferror@plt+0x5b60>  // b.any
  407a84:	ldr	x0, [sp, #56]
  407a88:	cmp	x0, #0x0
  407a8c:	b.eq	407aa0 <ferror@plt+0x5b60>  // b.none
  407a90:	ldr	x0, [sp, #56]
  407a94:	ldr	x1, [sp, #40]
  407a98:	cmp	x1, x0
  407a9c:	b.ne	407aa8 <ferror@plt+0x5b68>  // b.any
  407aa0:	mov	w0, #0xffffffff            	// #-1
  407aa4:	b	407b7c <ferror@plt+0x5c3c>
  407aa8:	ldr	x0, [sp, #56]
  407aac:	ldrsb	w0, [x0]
  407ab0:	cmp	w0, #0x3a
  407ab4:	b.ne	407adc <ferror@plt+0x5b9c>  // b.any
  407ab8:	ldr	x0, [sp, #56]
  407abc:	add	x0, x0, #0x1
  407ac0:	ldrsb	w0, [x0]
  407ac4:	cmp	w0, #0x0
  407ac8:	b.ne	407adc <ferror@plt+0x5b9c>  // b.any
  407acc:	ldr	x0, [sp, #24]
  407ad0:	ldr	w1, [sp, #20]
  407ad4:	str	w1, [x0]
  407ad8:	b	407b78 <ferror@plt+0x5c38>
  407adc:	ldr	x0, [sp, #56]
  407ae0:	ldrsb	w0, [x0]
  407ae4:	cmp	w0, #0x2d
  407ae8:	b.eq	407afc <ferror@plt+0x5bbc>  // b.none
  407aec:	ldr	x0, [sp, #56]
  407af0:	ldrsb	w0, [x0]
  407af4:	cmp	w0, #0x3a
  407af8:	b.ne	407b78 <ferror@plt+0x5c38>  // b.any
  407afc:	ldr	x0, [sp, #56]
  407b00:	add	x0, x0, #0x1
  407b04:	str	x0, [sp, #40]
  407b08:	str	xzr, [sp, #56]
  407b0c:	bl	401ee0 <__errno_location@plt>
  407b10:	str	wzr, [x0]
  407b14:	add	x0, sp, #0x38
  407b18:	mov	w2, #0xa                   	// #10
  407b1c:	mov	x1, x0
  407b20:	ldr	x0, [sp, #40]
  407b24:	bl	401d60 <strtol@plt>
  407b28:	mov	w1, w0
  407b2c:	ldr	x0, [sp, #24]
  407b30:	str	w1, [x0]
  407b34:	bl	401ee0 <__errno_location@plt>
  407b38:	ldr	w0, [x0]
  407b3c:	cmp	w0, #0x0
  407b40:	b.ne	407b70 <ferror@plt+0x5c30>  // b.any
  407b44:	ldr	x0, [sp, #56]
  407b48:	cmp	x0, #0x0
  407b4c:	b.eq	407b70 <ferror@plt+0x5c30>  // b.none
  407b50:	ldr	x0, [sp, #56]
  407b54:	ldrsb	w0, [x0]
  407b58:	cmp	w0, #0x0
  407b5c:	b.ne	407b70 <ferror@plt+0x5c30>  // b.any
  407b60:	ldr	x0, [sp, #56]
  407b64:	ldr	x1, [sp, #40]
  407b68:	cmp	x1, x0
  407b6c:	b.ne	407b78 <ferror@plt+0x5c38>  // b.any
  407b70:	mov	w0, #0xffffffff            	// #-1
  407b74:	b	407b7c <ferror@plt+0x5c3c>
  407b78:	mov	w0, #0x0                   	// #0
  407b7c:	ldp	x29, x30, [sp], #64
  407b80:	ret
  407b84:	sub	sp, sp, #0x20
  407b88:	str	x0, [sp, #8]
  407b8c:	str	x1, [sp]
  407b90:	ldr	x0, [sp, #8]
  407b94:	str	x0, [sp, #24]
  407b98:	ldr	x0, [sp]
  407b9c:	str	xzr, [x0]
  407ba0:	b	407bb0 <ferror@plt+0x5c70>
  407ba4:	ldr	x0, [sp, #24]
  407ba8:	add	x0, x0, #0x1
  407bac:	str	x0, [sp, #24]
  407bb0:	ldr	x0, [sp, #24]
  407bb4:	cmp	x0, #0x0
  407bb8:	b.eq	407be0 <ferror@plt+0x5ca0>  // b.none
  407bbc:	ldr	x0, [sp, #24]
  407bc0:	ldrsb	w0, [x0]
  407bc4:	cmp	w0, #0x2f
  407bc8:	b.ne	407be0 <ferror@plt+0x5ca0>  // b.any
  407bcc:	ldr	x0, [sp, #24]
  407bd0:	add	x0, x0, #0x1
  407bd4:	ldrsb	w0, [x0]
  407bd8:	cmp	w0, #0x2f
  407bdc:	b.eq	407ba4 <ferror@plt+0x5c64>  // b.none
  407be0:	ldr	x0, [sp, #24]
  407be4:	cmp	x0, #0x0
  407be8:	b.eq	407bfc <ferror@plt+0x5cbc>  // b.none
  407bec:	ldr	x0, [sp, #24]
  407bf0:	ldrsb	w0, [x0]
  407bf4:	cmp	w0, #0x0
  407bf8:	b.ne	407c04 <ferror@plt+0x5cc4>  // b.any
  407bfc:	mov	x0, #0x0                   	// #0
  407c00:	b	407c64 <ferror@plt+0x5d24>
  407c04:	ldr	x0, [sp]
  407c08:	mov	x1, #0x1                   	// #1
  407c0c:	str	x1, [x0]
  407c10:	ldr	x0, [sp, #24]
  407c14:	add	x0, x0, #0x1
  407c18:	str	x0, [sp, #16]
  407c1c:	b	407c40 <ferror@plt+0x5d00>
  407c20:	ldr	x0, [sp]
  407c24:	ldr	x0, [x0]
  407c28:	add	x1, x0, #0x1
  407c2c:	ldr	x0, [sp]
  407c30:	str	x1, [x0]
  407c34:	ldr	x0, [sp, #16]
  407c38:	add	x0, x0, #0x1
  407c3c:	str	x0, [sp, #16]
  407c40:	ldr	x0, [sp, #16]
  407c44:	ldrsb	w0, [x0]
  407c48:	cmp	w0, #0x0
  407c4c:	b.eq	407c60 <ferror@plt+0x5d20>  // b.none
  407c50:	ldr	x0, [sp, #16]
  407c54:	ldrsb	w0, [x0]
  407c58:	cmp	w0, #0x2f
  407c5c:	b.ne	407c20 <ferror@plt+0x5ce0>  // b.any
  407c60:	ldr	x0, [sp, #24]
  407c64:	add	sp, sp, #0x20
  407c68:	ret
  407c6c:	stp	x29, x30, [sp, #-64]!
  407c70:	mov	x29, sp
  407c74:	str	x0, [sp, #24]
  407c78:	str	x1, [sp, #16]
  407c7c:	b	407d7c <ferror@plt+0x5e3c>
  407c80:	add	x0, sp, #0x28
  407c84:	mov	x1, x0
  407c88:	ldr	x0, [sp, #24]
  407c8c:	bl	407b84 <ferror@plt+0x5c44>
  407c90:	str	x0, [sp, #56]
  407c94:	add	x0, sp, #0x20
  407c98:	mov	x1, x0
  407c9c:	ldr	x0, [sp, #16]
  407ca0:	bl	407b84 <ferror@plt+0x5c44>
  407ca4:	str	x0, [sp, #48]
  407ca8:	ldr	x1, [sp, #40]
  407cac:	ldr	x0, [sp, #32]
  407cb0:	add	x0, x1, x0
  407cb4:	cmp	x0, #0x0
  407cb8:	b.ne	407cc4 <ferror@plt+0x5d84>  // b.any
  407cbc:	mov	w0, #0x1                   	// #1
  407cc0:	b	407d98 <ferror@plt+0x5e58>
  407cc4:	ldr	x1, [sp, #40]
  407cc8:	ldr	x0, [sp, #32]
  407ccc:	add	x0, x1, x0
  407cd0:	cmp	x0, #0x1
  407cd4:	b.ne	407d18 <ferror@plt+0x5dd8>  // b.any
  407cd8:	ldr	x0, [sp, #56]
  407cdc:	cmp	x0, #0x0
  407ce0:	b.eq	407cf4 <ferror@plt+0x5db4>  // b.none
  407ce4:	ldr	x0, [sp, #56]
  407ce8:	ldrsb	w0, [x0]
  407cec:	cmp	w0, #0x2f
  407cf0:	b.eq	407d10 <ferror@plt+0x5dd0>  // b.none
  407cf4:	ldr	x0, [sp, #48]
  407cf8:	cmp	x0, #0x0
  407cfc:	b.eq	407d18 <ferror@plt+0x5dd8>  // b.none
  407d00:	ldr	x0, [sp, #48]
  407d04:	ldrsb	w0, [x0]
  407d08:	cmp	w0, #0x2f
  407d0c:	b.ne	407d18 <ferror@plt+0x5dd8>  // b.any
  407d10:	mov	w0, #0x1                   	// #1
  407d14:	b	407d98 <ferror@plt+0x5e58>
  407d18:	ldr	x0, [sp, #56]
  407d1c:	cmp	x0, #0x0
  407d20:	b.eq	407d94 <ferror@plt+0x5e54>  // b.none
  407d24:	ldr	x0, [sp, #48]
  407d28:	cmp	x0, #0x0
  407d2c:	b.eq	407d94 <ferror@plt+0x5e54>  // b.none
  407d30:	ldr	x1, [sp, #40]
  407d34:	ldr	x0, [sp, #32]
  407d38:	cmp	x1, x0
  407d3c:	b.ne	407d94 <ferror@plt+0x5e54>  // b.any
  407d40:	ldr	x0, [sp, #40]
  407d44:	mov	x2, x0
  407d48:	ldr	x1, [sp, #48]
  407d4c:	ldr	x0, [sp, #56]
  407d50:	bl	401c10 <strncmp@plt>
  407d54:	cmp	w0, #0x0
  407d58:	b.ne	407d94 <ferror@plt+0x5e54>  // b.any
  407d5c:	ldr	x0, [sp, #40]
  407d60:	ldr	x1, [sp, #56]
  407d64:	add	x0, x1, x0
  407d68:	str	x0, [sp, #24]
  407d6c:	ldr	x0, [sp, #32]
  407d70:	ldr	x1, [sp, #48]
  407d74:	add	x0, x1, x0
  407d78:	str	x0, [sp, #16]
  407d7c:	ldr	x0, [sp, #24]
  407d80:	cmp	x0, #0x0
  407d84:	b.eq	407d94 <ferror@plt+0x5e54>  // b.none
  407d88:	ldr	x0, [sp, #16]
  407d8c:	cmp	x0, #0x0
  407d90:	b.ne	407c80 <ferror@plt+0x5d40>  // b.any
  407d94:	mov	w0, #0x0                   	// #0
  407d98:	ldp	x29, x30, [sp], #64
  407d9c:	ret
  407da0:	stp	x29, x30, [sp, #-64]!
  407da4:	mov	x29, sp
  407da8:	str	x0, [sp, #40]
  407dac:	str	x1, [sp, #32]
  407db0:	str	x2, [sp, #24]
  407db4:	ldr	x0, [sp, #40]
  407db8:	cmp	x0, #0x0
  407dbc:	b.ne	407ddc <ferror@plt+0x5e9c>  // b.any
  407dc0:	ldr	x0, [sp, #32]
  407dc4:	cmp	x0, #0x0
  407dc8:	b.ne	407ddc <ferror@plt+0x5e9c>  // b.any
  407dcc:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407dd0:	add	x0, x0, #0x848
  407dd4:	bl	401cb0 <strdup@plt>
  407dd8:	b	407f00 <ferror@plt+0x5fc0>
  407ddc:	ldr	x0, [sp, #40]
  407de0:	cmp	x0, #0x0
  407de4:	b.ne	407df8 <ferror@plt+0x5eb8>  // b.any
  407de8:	ldr	x1, [sp, #24]
  407dec:	ldr	x0, [sp, #32]
  407df0:	bl	401dd0 <strndup@plt>
  407df4:	b	407f00 <ferror@plt+0x5fc0>
  407df8:	ldr	x0, [sp, #32]
  407dfc:	cmp	x0, #0x0
  407e00:	b.ne	407e10 <ferror@plt+0x5ed0>  // b.any
  407e04:	ldr	x0, [sp, #40]
  407e08:	bl	401cb0 <strdup@plt>
  407e0c:	b	407f00 <ferror@plt+0x5fc0>
  407e10:	ldr	x0, [sp, #40]
  407e14:	cmp	x0, #0x0
  407e18:	b.ne	407e3c <ferror@plt+0x5efc>  // b.any
  407e1c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407e20:	add	x3, x0, #0x8a8
  407e24:	mov	w2, #0x383                 	// #899
  407e28:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407e2c:	add	x1, x0, #0x850
  407e30:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407e34:	add	x0, x0, #0x860
  407e38:	bl	401ed0 <__assert_fail@plt>
  407e3c:	ldr	x0, [sp, #32]
  407e40:	cmp	x0, #0x0
  407e44:	b.ne	407e68 <ferror@plt+0x5f28>  // b.any
  407e48:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407e4c:	add	x3, x0, #0x8a8
  407e50:	mov	w2, #0x384                 	// #900
  407e54:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407e58:	add	x1, x0, #0x850
  407e5c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  407e60:	add	x0, x0, #0x868
  407e64:	bl	401ed0 <__assert_fail@plt>
  407e68:	ldr	x0, [sp, #40]
  407e6c:	bl	401ac0 <strlen@plt>
  407e70:	str	x0, [sp, #56]
  407e74:	ldr	x0, [sp, #56]
  407e78:	mvn	x0, x0
  407e7c:	ldr	x1, [sp, #24]
  407e80:	cmp	x1, x0
  407e84:	b.ls	407e90 <ferror@plt+0x5f50>  // b.plast
  407e88:	mov	x0, #0x0                   	// #0
  407e8c:	b	407f00 <ferror@plt+0x5fc0>
  407e90:	ldr	x1, [sp, #56]
  407e94:	ldr	x0, [sp, #24]
  407e98:	add	x0, x1, x0
  407e9c:	add	x0, x0, #0x1
  407ea0:	bl	401bf0 <malloc@plt>
  407ea4:	str	x0, [sp, #48]
  407ea8:	ldr	x0, [sp, #48]
  407eac:	cmp	x0, #0x0
  407eb0:	b.ne	407ebc <ferror@plt+0x5f7c>  // b.any
  407eb4:	mov	x0, #0x0                   	// #0
  407eb8:	b	407f00 <ferror@plt+0x5fc0>
  407ebc:	ldr	x2, [sp, #56]
  407ec0:	ldr	x1, [sp, #40]
  407ec4:	ldr	x0, [sp, #48]
  407ec8:	bl	401a50 <memcpy@plt>
  407ecc:	ldr	x1, [sp, #48]
  407ed0:	ldr	x0, [sp, #56]
  407ed4:	add	x0, x1, x0
  407ed8:	ldr	x2, [sp, #24]
  407edc:	ldr	x1, [sp, #32]
  407ee0:	bl	401a50 <memcpy@plt>
  407ee4:	ldr	x1, [sp, #56]
  407ee8:	ldr	x0, [sp, #24]
  407eec:	add	x0, x1, x0
  407ef0:	ldr	x1, [sp, #48]
  407ef4:	add	x0, x1, x0
  407ef8:	strb	wzr, [x0]
  407efc:	ldr	x0, [sp, #48]
  407f00:	ldp	x29, x30, [sp], #64
  407f04:	ret
  407f08:	stp	x29, x30, [sp, #-32]!
  407f0c:	mov	x29, sp
  407f10:	str	x0, [sp, #24]
  407f14:	str	x1, [sp, #16]
  407f18:	ldr	x0, [sp, #16]
  407f1c:	cmp	x0, #0x0
  407f20:	b.eq	407f30 <ferror@plt+0x5ff0>  // b.none
  407f24:	ldr	x0, [sp, #16]
  407f28:	bl	401ac0 <strlen@plt>
  407f2c:	b	407f34 <ferror@plt+0x5ff4>
  407f30:	mov	x0, #0x0                   	// #0
  407f34:	mov	x2, x0
  407f38:	ldr	x1, [sp, #16]
  407f3c:	ldr	x0, [sp, #24]
  407f40:	bl	407da0 <ferror@plt+0x5e60>
  407f44:	ldp	x29, x30, [sp], #32
  407f48:	ret
  407f4c:	stp	x29, x30, [sp, #-304]!
  407f50:	mov	x29, sp
  407f54:	str	x0, [sp, #56]
  407f58:	str	x1, [sp, #48]
  407f5c:	str	x2, [sp, #256]
  407f60:	str	x3, [sp, #264]
  407f64:	str	x4, [sp, #272]
  407f68:	str	x5, [sp, #280]
  407f6c:	str	x6, [sp, #288]
  407f70:	str	x7, [sp, #296]
  407f74:	str	q0, [sp, #128]
  407f78:	str	q1, [sp, #144]
  407f7c:	str	q2, [sp, #160]
  407f80:	str	q3, [sp, #176]
  407f84:	str	q4, [sp, #192]
  407f88:	str	q5, [sp, #208]
  407f8c:	str	q6, [sp, #224]
  407f90:	str	q7, [sp, #240]
  407f94:	add	x0, sp, #0x130
  407f98:	str	x0, [sp, #80]
  407f9c:	add	x0, sp, #0x130
  407fa0:	str	x0, [sp, #88]
  407fa4:	add	x0, sp, #0x100
  407fa8:	str	x0, [sp, #96]
  407fac:	mov	w0, #0xffffffd0            	// #-48
  407fb0:	str	w0, [sp, #104]
  407fb4:	mov	w0, #0xffffff80            	// #-128
  407fb8:	str	w0, [sp, #108]
  407fbc:	add	x2, sp, #0x10
  407fc0:	add	x3, sp, #0x50
  407fc4:	ldp	x0, x1, [x3]
  407fc8:	stp	x0, x1, [x2]
  407fcc:	ldp	x0, x1, [x3, #16]
  407fd0:	stp	x0, x1, [x2, #16]
  407fd4:	add	x1, sp, #0x10
  407fd8:	add	x0, sp, #0x48
  407fdc:	mov	x2, x1
  407fe0:	ldr	x1, [sp, #48]
  407fe4:	bl	401da0 <vasprintf@plt>
  407fe8:	str	w0, [sp, #124]
  407fec:	ldr	w0, [sp, #124]
  407ff0:	cmp	w0, #0x0
  407ff4:	b.ge	408000 <ferror@plt+0x60c0>  // b.tcont
  407ff8:	mov	x0, #0x0                   	// #0
  407ffc:	b	408028 <ferror@plt+0x60e8>
  408000:	ldr	x0, [sp, #72]
  408004:	ldrsw	x1, [sp, #124]
  408008:	mov	x2, x1
  40800c:	mov	x1, x0
  408010:	ldr	x0, [sp, #56]
  408014:	bl	407da0 <ferror@plt+0x5e60>
  408018:	str	x0, [sp, #112]
  40801c:	ldr	x0, [sp, #72]
  408020:	bl	401d80 <free@plt>
  408024:	ldr	x0, [sp, #112]
  408028:	ldp	x29, x30, [sp], #304
  40802c:	ret
  408030:	stp	x29, x30, [sp, #-48]!
  408034:	mov	x29, sp
  408038:	str	x0, [sp, #24]
  40803c:	str	x1, [sp, #16]
  408040:	str	wzr, [sp, #44]
  408044:	str	wzr, [sp, #40]
  408048:	b	4080b4 <ferror@plt+0x6174>
  40804c:	ldr	w0, [sp, #44]
  408050:	cmp	w0, #0x0
  408054:	b.eq	408060 <ferror@plt+0x6120>  // b.none
  408058:	str	wzr, [sp, #44]
  40805c:	b	4080a8 <ferror@plt+0x6168>
  408060:	ldrsw	x0, [sp, #40]
  408064:	ldr	x1, [sp, #24]
  408068:	add	x0, x1, x0
  40806c:	ldrsb	w0, [x0]
  408070:	cmp	w0, #0x5c
  408074:	b.ne	408084 <ferror@plt+0x6144>  // b.any
  408078:	mov	w0, #0x1                   	// #1
  40807c:	str	w0, [sp, #44]
  408080:	b	4080a8 <ferror@plt+0x6168>
  408084:	ldrsw	x0, [sp, #40]
  408088:	ldr	x1, [sp, #24]
  40808c:	add	x0, x1, x0
  408090:	ldrsb	w0, [x0]
  408094:	mov	w1, w0
  408098:	ldr	x0, [sp, #16]
  40809c:	bl	401df0 <strchr@plt>
  4080a0:	cmp	x0, #0x0
  4080a4:	b.ne	4080d0 <ferror@plt+0x6190>  // b.any
  4080a8:	ldr	w0, [sp, #40]
  4080ac:	add	w0, w0, #0x1
  4080b0:	str	w0, [sp, #40]
  4080b4:	ldrsw	x0, [sp, #40]
  4080b8:	ldr	x1, [sp, #24]
  4080bc:	add	x0, x1, x0
  4080c0:	ldrsb	w0, [x0]
  4080c4:	cmp	w0, #0x0
  4080c8:	b.ne	40804c <ferror@plt+0x610c>  // b.any
  4080cc:	b	4080d4 <ferror@plt+0x6194>
  4080d0:	nop
  4080d4:	ldr	w1, [sp, #40]
  4080d8:	ldr	w0, [sp, #44]
  4080dc:	sub	w0, w1, w0
  4080e0:	sxtw	x0, w0
  4080e4:	ldp	x29, x30, [sp], #48
  4080e8:	ret
  4080ec:	stp	x29, x30, [sp, #-64]!
  4080f0:	mov	x29, sp
  4080f4:	str	x0, [sp, #40]
  4080f8:	str	x1, [sp, #32]
  4080fc:	str	x2, [sp, #24]
  408100:	str	w3, [sp, #20]
  408104:	ldr	x0, [sp, #40]
  408108:	ldr	x0, [x0]
  40810c:	str	x0, [sp, #56]
  408110:	ldr	x0, [sp, #56]
  408114:	ldrsb	w0, [x0]
  408118:	cmp	w0, #0x0
  40811c:	b.ne	40815c <ferror@plt+0x621c>  // b.any
  408120:	ldr	x0, [sp, #40]
  408124:	ldr	x0, [x0]
  408128:	ldrsb	w0, [x0]
  40812c:	cmp	w0, #0x0
  408130:	b.eq	408154 <ferror@plt+0x6214>  // b.none
  408134:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  408138:	add	x3, x0, #0x8b8
  40813c:	mov	w2, #0x3c6                 	// #966
  408140:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  408144:	add	x1, x0, #0x850
  408148:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  40814c:	add	x0, x0, #0x870
  408150:	bl	401ed0 <__assert_fail@plt>
  408154:	mov	x0, #0x0                   	// #0
  408158:	b	40838c <ferror@plt+0x644c>
  40815c:	ldr	x1, [sp, #24]
  408160:	ldr	x0, [sp, #56]
  408164:	bl	401de0 <strspn@plt>
  408168:	mov	x1, x0
  40816c:	ldr	x0, [sp, #56]
  408170:	add	x0, x0, x1
  408174:	str	x0, [sp, #56]
  408178:	ldr	x0, [sp, #56]
  40817c:	ldrsb	w0, [x0]
  408180:	cmp	w0, #0x0
  408184:	b.ne	40819c <ferror@plt+0x625c>  // b.any
  408188:	ldr	x0, [sp, #40]
  40818c:	ldr	x1, [sp, #56]
  408190:	str	x1, [x0]
  408194:	mov	x0, #0x0                   	// #0
  408198:	b	40838c <ferror@plt+0x644c>
  40819c:	ldr	w0, [sp, #20]
  4081a0:	cmp	w0, #0x0
  4081a4:	b.eq	4082c0 <ferror@plt+0x6380>  // b.none
  4081a8:	ldr	x0, [sp, #56]
  4081ac:	ldrsb	w0, [x0]
  4081b0:	mov	w1, w0
  4081b4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4081b8:	add	x0, x0, #0x880
  4081bc:	bl	401df0 <strchr@plt>
  4081c0:	cmp	x0, #0x0
  4081c4:	b.eq	4082c0 <ferror@plt+0x6380>  // b.none
  4081c8:	ldr	x0, [sp, #56]
  4081cc:	ldrsb	w0, [x0]
  4081d0:	strb	w0, [sp, #48]
  4081d4:	strb	wzr, [sp, #49]
  4081d8:	ldr	x0, [sp, #56]
  4081dc:	add	x0, x0, #0x1
  4081e0:	add	x1, sp, #0x30
  4081e4:	bl	408030 <ferror@plt+0x60f0>
  4081e8:	mov	x1, x0
  4081ec:	ldr	x0, [sp, #32]
  4081f0:	str	x1, [x0]
  4081f4:	ldr	x0, [sp, #32]
  4081f8:	ldr	x0, [x0]
  4081fc:	add	x0, x0, #0x1
  408200:	ldr	x1, [sp, #56]
  408204:	add	x0, x1, x0
  408208:	ldrsb	w0, [x0]
  40820c:	cmp	w0, #0x0
  408210:	b.eq	408284 <ferror@plt+0x6344>  // b.none
  408214:	ldr	x0, [sp, #32]
  408218:	ldr	x0, [x0]
  40821c:	add	x0, x0, #0x1
  408220:	ldr	x1, [sp, #56]
  408224:	add	x0, x1, x0
  408228:	ldrsb	w1, [x0]
  40822c:	ldrsb	w0, [sp, #48]
  408230:	cmp	w1, w0
  408234:	b.ne	408284 <ferror@plt+0x6344>  // b.any
  408238:	ldr	x0, [sp, #32]
  40823c:	ldr	x0, [x0]
  408240:	add	x0, x0, #0x2
  408244:	ldr	x1, [sp, #56]
  408248:	add	x0, x1, x0
  40824c:	ldrsb	w0, [x0]
  408250:	cmp	w0, #0x0
  408254:	b.eq	408298 <ferror@plt+0x6358>  // b.none
  408258:	ldr	x0, [sp, #32]
  40825c:	ldr	x0, [x0]
  408260:	add	x0, x0, #0x2
  408264:	ldr	x1, [sp, #56]
  408268:	add	x0, x1, x0
  40826c:	ldrsb	w0, [x0]
  408270:	mov	w1, w0
  408274:	ldr	x0, [sp, #24]
  408278:	bl	401df0 <strchr@plt>
  40827c:	cmp	x0, #0x0
  408280:	b.ne	408298 <ferror@plt+0x6358>  // b.any
  408284:	ldr	x0, [sp, #40]
  408288:	ldr	x1, [sp, #56]
  40828c:	str	x1, [x0]
  408290:	mov	x0, #0x0                   	// #0
  408294:	b	40838c <ferror@plt+0x644c>
  408298:	ldr	x0, [sp, #56]
  40829c:	add	x1, x0, #0x1
  4082a0:	str	x1, [sp, #56]
  4082a4:	ldr	x1, [sp, #32]
  4082a8:	ldr	x1, [x1]
  4082ac:	add	x1, x1, #0x2
  4082b0:	add	x1, x0, x1
  4082b4:	ldr	x0, [sp, #40]
  4082b8:	str	x1, [x0]
  4082bc:	b	408388 <ferror@plt+0x6448>
  4082c0:	ldr	w0, [sp, #20]
  4082c4:	cmp	w0, #0x0
  4082c8:	b.eq	408358 <ferror@plt+0x6418>  // b.none
  4082cc:	ldr	x1, [sp, #24]
  4082d0:	ldr	x0, [sp, #56]
  4082d4:	bl	408030 <ferror@plt+0x60f0>
  4082d8:	mov	x1, x0
  4082dc:	ldr	x0, [sp, #32]
  4082e0:	str	x1, [x0]
  4082e4:	ldr	x0, [sp, #32]
  4082e8:	ldr	x0, [x0]
  4082ec:	ldr	x1, [sp, #56]
  4082f0:	add	x0, x1, x0
  4082f4:	ldrsb	w0, [x0]
  4082f8:	cmp	w0, #0x0
  4082fc:	b.eq	40833c <ferror@plt+0x63fc>  // b.none
  408300:	ldr	x0, [sp, #32]
  408304:	ldr	x0, [x0]
  408308:	ldr	x1, [sp, #56]
  40830c:	add	x0, x1, x0
  408310:	ldrsb	w0, [x0]
  408314:	mov	w1, w0
  408318:	ldr	x0, [sp, #24]
  40831c:	bl	401df0 <strchr@plt>
  408320:	cmp	x0, #0x0
  408324:	b.ne	40833c <ferror@plt+0x63fc>  // b.any
  408328:	ldr	x0, [sp, #40]
  40832c:	ldr	x1, [sp, #56]
  408330:	str	x1, [x0]
  408334:	mov	x0, #0x0                   	// #0
  408338:	b	40838c <ferror@plt+0x644c>
  40833c:	ldr	x0, [sp, #32]
  408340:	ldr	x0, [x0]
  408344:	ldr	x1, [sp, #56]
  408348:	add	x1, x1, x0
  40834c:	ldr	x0, [sp, #40]
  408350:	str	x1, [x0]
  408354:	b	408388 <ferror@plt+0x6448>
  408358:	ldr	x1, [sp, #24]
  40835c:	ldr	x0, [sp, #56]
  408360:	bl	401eb0 <strcspn@plt>
  408364:	mov	x1, x0
  408368:	ldr	x0, [sp, #32]
  40836c:	str	x1, [x0]
  408370:	ldr	x0, [sp, #32]
  408374:	ldr	x0, [x0]
  408378:	ldr	x1, [sp, #56]
  40837c:	add	x1, x1, x0
  408380:	ldr	x0, [sp, #40]
  408384:	str	x1, [x0]
  408388:	ldr	x0, [sp, #56]
  40838c:	ldp	x29, x30, [sp], #64
  408390:	ret
  408394:	stp	x29, x30, [sp, #-48]!
  408398:	mov	x29, sp
  40839c:	str	x0, [sp, #24]
  4083a0:	ldr	x0, [sp, #24]
  4083a4:	bl	401c40 <fgetc@plt>
  4083a8:	str	w0, [sp, #44]
  4083ac:	ldr	w0, [sp, #44]
  4083b0:	cmn	w0, #0x1
  4083b4:	b.ne	4083c0 <ferror@plt+0x6480>  // b.any
  4083b8:	mov	w0, #0x1                   	// #1
  4083bc:	b	4083d0 <ferror@plt+0x6490>
  4083c0:	ldr	w0, [sp, #44]
  4083c4:	cmp	w0, #0xa
  4083c8:	b.ne	4083a0 <ferror@plt+0x6460>  // b.any
  4083cc:	mov	w0, #0x0                   	// #0
  4083d0:	ldp	x29, x30, [sp], #48
  4083d4:	ret
  4083d8:	stp	x29, x30, [sp, #-48]!
  4083dc:	mov	x29, sp
  4083e0:	str	x0, [sp, #24]
  4083e4:	ldr	x0, [sp, #24]
  4083e8:	cmp	x0, #0x0
  4083ec:	b.eq	408430 <ferror@plt+0x64f0>  // b.none
  4083f0:	ldr	x0, [sp, #24]
  4083f4:	str	x0, [sp, #40]
  4083f8:	b	408414 <ferror@plt+0x64d4>
  4083fc:	ldr	x0, [sp, #40]
  408400:	ldr	x0, [x0]
  408404:	bl	401d80 <free@plt>
  408408:	ldr	x0, [sp, #40]
  40840c:	add	x0, x0, #0x8
  408410:	str	x0, [sp, #40]
  408414:	ldr	x0, [sp, #40]
  408418:	ldr	x0, [x0]
  40841c:	cmp	x0, #0x0
  408420:	b.ne	4083fc <ferror@plt+0x64bc>  // b.any
  408424:	ldr	x0, [sp, #24]
  408428:	str	xzr, [x0]
  40842c:	b	408434 <ferror@plt+0x64f4>
  408430:	nop
  408434:	ldp	x29, x30, [sp], #48
  408438:	ret
  40843c:	stp	x29, x30, [sp, #-32]!
  408440:	mov	x29, sp
  408444:	str	x0, [sp, #24]
  408448:	ldr	x0, [sp, #24]
  40844c:	bl	4083d8 <ferror@plt+0x6498>
  408450:	ldr	x0, [sp, #24]
  408454:	bl	401d80 <free@plt>
  408458:	mov	x0, #0x0                   	// #0
  40845c:	ldp	x29, x30, [sp], #32
  408460:	ret
  408464:	stp	x29, x30, [sp, #-48]!
  408468:	mov	x29, sp
  40846c:	str	x0, [sp, #24]
  408470:	ldr	x0, [sp, #24]
  408474:	bl	40852c <ferror@plt+0x65ec>
  408478:	add	w0, w0, #0x1
  40847c:	mov	w0, w0
  408480:	lsl	x0, x0, #3
  408484:	bl	401bf0 <malloc@plt>
  408488:	str	x0, [sp, #32]
  40848c:	ldr	x0, [sp, #32]
  408490:	str	x0, [sp, #40]
  408494:	ldr	x0, [sp, #32]
  408498:	cmp	x0, #0x0
  40849c:	b.ne	4084a8 <ferror@plt+0x6568>  // b.any
  4084a0:	mov	x0, #0x0                   	// #0
  4084a4:	b	408524 <ferror@plt+0x65e4>
  4084a8:	ldr	x0, [sp, #24]
  4084ac:	cmp	x0, #0x0
  4084b0:	b.eq	408518 <ferror@plt+0x65d8>  // b.none
  4084b4:	b	408508 <ferror@plt+0x65c8>
  4084b8:	ldr	x0, [sp, #24]
  4084bc:	ldr	x0, [x0]
  4084c0:	bl	401cb0 <strdup@plt>
  4084c4:	mov	x1, x0
  4084c8:	ldr	x0, [sp, #40]
  4084cc:	str	x1, [x0]
  4084d0:	ldr	x0, [sp, #40]
  4084d4:	ldr	x0, [x0]
  4084d8:	cmp	x0, #0x0
  4084dc:	b.ne	4084f0 <ferror@plt+0x65b0>  // b.any
  4084e0:	ldr	x0, [sp, #32]
  4084e4:	bl	40843c <ferror@plt+0x64fc>
  4084e8:	mov	x0, #0x0                   	// #0
  4084ec:	b	408524 <ferror@plt+0x65e4>
  4084f0:	ldr	x0, [sp, #40]
  4084f4:	add	x0, x0, #0x8
  4084f8:	str	x0, [sp, #40]
  4084fc:	ldr	x0, [sp, #24]
  408500:	add	x0, x0, #0x8
  408504:	str	x0, [sp, #24]
  408508:	ldr	x0, [sp, #24]
  40850c:	ldr	x0, [x0]
  408510:	cmp	x0, #0x0
  408514:	b.ne	4084b8 <ferror@plt+0x6578>  // b.any
  408518:	ldr	x0, [sp, #40]
  40851c:	str	xzr, [x0]
  408520:	ldr	x0, [sp, #32]
  408524:	ldp	x29, x30, [sp], #48
  408528:	ret
  40852c:	sub	sp, sp, #0x20
  408530:	str	x0, [sp, #8]
  408534:	str	wzr, [sp, #28]
  408538:	ldr	x0, [sp, #8]
  40853c:	cmp	x0, #0x0
  408540:	b.ne	408564 <ferror@plt+0x6624>  // b.any
  408544:	mov	w0, #0x0                   	// #0
  408548:	b	408578 <ferror@plt+0x6638>
  40854c:	ldr	w0, [sp, #28]
  408550:	add	w0, w0, #0x1
  408554:	str	w0, [sp, #28]
  408558:	ldr	x0, [sp, #8]
  40855c:	add	x0, x0, #0x8
  408560:	str	x0, [sp, #8]
  408564:	ldr	x0, [sp, #8]
  408568:	ldr	x0, [x0]
  40856c:	cmp	x0, #0x0
  408570:	b.ne	40854c <ferror@plt+0x660c>  // b.any
  408574:	ldr	w0, [sp, #28]
  408578:	add	sp, sp, #0x20
  40857c:	ret
  408580:	stp	x29, x30, [sp, #-112]!
  408584:	mov	x29, sp
  408588:	stp	x19, x20, [sp, #16]
  40858c:	str	x0, [sp, #40]
  408590:	mov	x19, x1
  408594:	str	wzr, [sp, #108]
  408598:	str	wzr, [sp, #104]
  40859c:	ldr	x0, [sp, #40]
  4085a0:	cmp	x0, #0x0
  4085a4:	b.eq	408658 <ferror@plt+0x6718>  // b.none
  4085a8:	ldr	x0, [sp, #40]
  4085ac:	cmn	x0, #0x1
  4085b0:	cset	w0, ne  // ne = any
  4085b4:	and	w0, w0, #0xff
  4085b8:	str	w0, [sp, #108]
  4085bc:	add	x2, sp, #0x38
  4085c0:	mov	x3, x19
  4085c4:	ldp	x0, x1, [x3]
  4085c8:	stp	x0, x1, [x2]
  4085cc:	ldp	x0, x1, [x3, #16]
  4085d0:	stp	x0, x1, [x2, #16]
  4085d4:	b	4085f4 <ferror@plt+0x66b4>
  4085d8:	ldr	x0, [sp, #96]
  4085dc:	cmn	x0, #0x1
  4085e0:	b.ne	4085e8 <ferror@plt+0x66a8>  // b.any
  4085e4:	b	4085f4 <ferror@plt+0x66b4>
  4085e8:	ldr	w0, [sp, #108]
  4085ec:	add	w0, w0, #0x1
  4085f0:	str	w0, [sp, #108]
  4085f4:	ldr	w1, [sp, #80]
  4085f8:	ldr	x0, [sp, #56]
  4085fc:	cmp	w1, #0x0
  408600:	b.lt	408614 <ferror@plt+0x66d4>  // b.tstop
  408604:	add	x1, x0, #0xf
  408608:	and	x1, x1, #0xfffffffffffffff8
  40860c:	str	x1, [sp, #56]
  408610:	b	408644 <ferror@plt+0x6704>
  408614:	add	w2, w1, #0x8
  408618:	str	w2, [sp, #80]
  40861c:	ldr	w2, [sp, #80]
  408620:	cmp	w2, #0x0
  408624:	b.le	408638 <ferror@plt+0x66f8>
  408628:	add	x1, x0, #0xf
  40862c:	and	x1, x1, #0xfffffffffffffff8
  408630:	str	x1, [sp, #56]
  408634:	b	408644 <ferror@plt+0x6704>
  408638:	ldr	x2, [sp, #64]
  40863c:	sxtw	x0, w1
  408640:	add	x0, x2, x0
  408644:	ldr	x0, [x0]
  408648:	str	x0, [sp, #96]
  40864c:	ldr	x0, [sp, #96]
  408650:	cmp	x0, #0x0
  408654:	b.ne	4085d8 <ferror@plt+0x6698>  // b.any
  408658:	ldr	w0, [sp, #108]
  40865c:	add	w0, w0, #0x1
  408660:	mov	w0, w0
  408664:	lsl	x0, x0, #3
  408668:	bl	401bf0 <malloc@plt>
  40866c:	str	x0, [sp, #88]
  408670:	ldr	x0, [sp, #88]
  408674:	cmp	x0, #0x0
  408678:	b.ne	408684 <ferror@plt+0x6744>  // b.any
  40867c:	mov	x0, #0x0                   	// #0
  408680:	b	4087d0 <ferror@plt+0x6890>
  408684:	ldr	x0, [sp, #40]
  408688:	cmp	x0, #0x0
  40868c:	b.eq	40879c <ferror@plt+0x685c>  // b.none
  408690:	ldr	x0, [sp, #40]
  408694:	cmn	x0, #0x1
  408698:	b.eq	408738 <ferror@plt+0x67f8>  // b.none
  40869c:	ldr	w0, [sp, #104]
  4086a0:	lsl	x0, x0, #3
  4086a4:	ldr	x1, [sp, #88]
  4086a8:	add	x20, x1, x0
  4086ac:	ldr	x0, [sp, #40]
  4086b0:	bl	401cb0 <strdup@plt>
  4086b4:	str	x0, [x20]
  4086b8:	ldr	w0, [sp, #104]
  4086bc:	lsl	x0, x0, #3
  4086c0:	ldr	x1, [sp, #88]
  4086c4:	add	x0, x1, x0
  4086c8:	ldr	x0, [x0]
  4086cc:	cmp	x0, #0x0
  4086d0:	b.eq	4087b8 <ferror@plt+0x6878>  // b.none
  4086d4:	ldr	w0, [sp, #104]
  4086d8:	add	w0, w0, #0x1
  4086dc:	str	w0, [sp, #104]
  4086e0:	b	408738 <ferror@plt+0x67f8>
  4086e4:	ldr	x0, [sp, #96]
  4086e8:	cmn	x0, #0x1
  4086ec:	b.ne	4086f4 <ferror@plt+0x67b4>  // b.any
  4086f0:	b	408738 <ferror@plt+0x67f8>
  4086f4:	ldr	w0, [sp, #104]
  4086f8:	lsl	x0, x0, #3
  4086fc:	ldr	x1, [sp, #88]
  408700:	add	x20, x1, x0
  408704:	ldr	x0, [sp, #96]
  408708:	bl	401cb0 <strdup@plt>
  40870c:	str	x0, [x20]
  408710:	ldr	w0, [sp, #104]
  408714:	lsl	x0, x0, #3
  408718:	ldr	x1, [sp, #88]
  40871c:	add	x0, x1, x0
  408720:	ldr	x0, [x0]
  408724:	cmp	x0, #0x0
  408728:	b.eq	4087c0 <ferror@plt+0x6880>  // b.none
  40872c:	ldr	w0, [sp, #104]
  408730:	add	w0, w0, #0x1
  408734:	str	w0, [sp, #104]
  408738:	ldr	w1, [x19, #24]
  40873c:	ldr	x0, [x19]
  408740:	cmp	w1, #0x0
  408744:	b.lt	408758 <ferror@plt+0x6818>  // b.tstop
  408748:	add	x1, x0, #0xf
  40874c:	and	x1, x1, #0xfffffffffffffff8
  408750:	str	x1, [x19]
  408754:	b	408788 <ferror@plt+0x6848>
  408758:	add	w2, w1, #0x8
  40875c:	str	w2, [x19, #24]
  408760:	ldr	w2, [x19, #24]
  408764:	cmp	w2, #0x0
  408768:	b.le	40877c <ferror@plt+0x683c>
  40876c:	add	x1, x0, #0xf
  408770:	and	x1, x1, #0xfffffffffffffff8
  408774:	str	x1, [x19]
  408778:	b	408788 <ferror@plt+0x6848>
  40877c:	ldr	x2, [x19, #8]
  408780:	sxtw	x0, w1
  408784:	add	x0, x2, x0
  408788:	ldr	x0, [x0]
  40878c:	str	x0, [sp, #96]
  408790:	ldr	x0, [sp, #96]
  408794:	cmp	x0, #0x0
  408798:	b.ne	4086e4 <ferror@plt+0x67a4>  // b.any
  40879c:	ldr	w0, [sp, #104]
  4087a0:	lsl	x0, x0, #3
  4087a4:	ldr	x1, [sp, #88]
  4087a8:	add	x0, x1, x0
  4087ac:	str	xzr, [x0]
  4087b0:	ldr	x0, [sp, #88]
  4087b4:	b	4087d0 <ferror@plt+0x6890>
  4087b8:	nop
  4087bc:	b	4087c4 <ferror@plt+0x6884>
  4087c0:	nop
  4087c4:	ldr	x0, [sp, #88]
  4087c8:	bl	40843c <ferror@plt+0x64fc>
  4087cc:	mov	x0, #0x0                   	// #0
  4087d0:	ldp	x19, x20, [sp, #16]
  4087d4:	ldp	x29, x30, [sp], #112
  4087d8:	ret
  4087dc:	stp	x29, x30, [sp, #-304]!
  4087e0:	mov	x29, sp
  4087e4:	str	x0, [sp, #56]
  4087e8:	str	x1, [sp, #248]
  4087ec:	str	x2, [sp, #256]
  4087f0:	str	x3, [sp, #264]
  4087f4:	str	x4, [sp, #272]
  4087f8:	str	x5, [sp, #280]
  4087fc:	str	x6, [sp, #288]
  408800:	str	x7, [sp, #296]
  408804:	str	q0, [sp, #112]
  408808:	str	q1, [sp, #128]
  40880c:	str	q2, [sp, #144]
  408810:	str	q3, [sp, #160]
  408814:	str	q4, [sp, #176]
  408818:	str	q5, [sp, #192]
  40881c:	str	q6, [sp, #208]
  408820:	str	q7, [sp, #224]
  408824:	add	x0, sp, #0x130
  408828:	str	x0, [sp, #72]
  40882c:	add	x0, sp, #0x130
  408830:	str	x0, [sp, #80]
  408834:	add	x0, sp, #0xf0
  408838:	str	x0, [sp, #88]
  40883c:	mov	w0, #0xffffffc8            	// #-56
  408840:	str	w0, [sp, #96]
  408844:	mov	w0, #0xffffff80            	// #-128
  408848:	str	w0, [sp, #100]
  40884c:	add	x2, sp, #0x10
  408850:	add	x3, sp, #0x48
  408854:	ldp	x0, x1, [x3]
  408858:	stp	x0, x1, [x2]
  40885c:	ldp	x0, x1, [x3, #16]
  408860:	stp	x0, x1, [x2, #16]
  408864:	add	x0, sp, #0x10
  408868:	mov	x1, x0
  40886c:	ldr	x0, [sp, #56]
  408870:	bl	408580 <ferror@plt+0x6640>
  408874:	str	x0, [sp, #104]
  408878:	ldr	x0, [sp, #104]
  40887c:	ldp	x29, x30, [sp], #304
  408880:	ret
  408884:	stp	x29, x30, [sp, #-48]!
  408888:	mov	x29, sp
  40888c:	str	x0, [sp, #24]
  408890:	str	x1, [sp, #16]
  408894:	ldr	x0, [sp, #16]
  408898:	str	x0, [sp, #40]
  40889c:	b	4088d8 <ferror@plt+0x6998>
  4088a0:	ldr	x0, [sp, #40]
  4088a4:	ldr	x0, [x0]
  4088a8:	mov	x1, x0
  4088ac:	ldr	x0, [sp, #24]
  4088b0:	bl	408f00 <ferror@plt+0x6fc0>
  4088b4:	str	w0, [sp, #36]
  4088b8:	ldr	w0, [sp, #36]
  4088bc:	cmp	w0, #0x0
  4088c0:	b.ge	4088cc <ferror@plt+0x698c>  // b.tcont
  4088c4:	ldr	w0, [sp, #36]
  4088c8:	b	4088f8 <ferror@plt+0x69b8>
  4088cc:	ldr	x0, [sp, #40]
  4088d0:	add	x0, x0, #0x8
  4088d4:	str	x0, [sp, #40]
  4088d8:	ldr	x0, [sp, #40]
  4088dc:	cmp	x0, #0x0
  4088e0:	b.eq	4088f4 <ferror@plt+0x69b4>  // b.none
  4088e4:	ldr	x0, [sp, #40]
  4088e8:	ldr	x0, [x0]
  4088ec:	cmp	x0, #0x0
  4088f0:	b.ne	4088a0 <ferror@plt+0x6960>  // b.any
  4088f4:	mov	w0, #0x0                   	// #0
  4088f8:	ldp	x29, x30, [sp], #48
  4088fc:	ret
  408900:	stp	x29, x30, [sp, #-80]!
  408904:	mov	x29, sp
  408908:	str	x0, [sp, #40]
  40890c:	str	x1, [sp, #32]
  408910:	str	x2, [sp, #24]
  408914:	ldr	x0, [sp, #32]
  408918:	str	x0, [sp, #72]
  40891c:	b	408980 <ferror@plt+0x6a40>
  408920:	ldr	x0, [sp, #72]
  408924:	ldr	x0, [x0]
  408928:	ldr	x1, [sp, #24]
  40892c:	bl	407f08 <ferror@plt+0x5fc8>
  408930:	str	x0, [sp, #64]
  408934:	ldr	x0, [sp, #64]
  408938:	cmp	x0, #0x0
  40893c:	b.ne	408948 <ferror@plt+0x6a08>  // b.any
  408940:	mov	w0, #0xfffffff4            	// #-12
  408944:	b	4089a0 <ferror@plt+0x6a60>
  408948:	ldr	x1, [sp, #64]
  40894c:	ldr	x0, [sp, #40]
  408950:	bl	408c88 <ferror@plt+0x6d48>
  408954:	str	w0, [sp, #60]
  408958:	ldr	w0, [sp, #60]
  40895c:	cmp	w0, #0x0
  408960:	b.ge	408974 <ferror@plt+0x6a34>  // b.tcont
  408964:	ldr	x0, [sp, #64]
  408968:	bl	401d80 <free@plt>
  40896c:	ldr	w0, [sp, #60]
  408970:	b	4089a0 <ferror@plt+0x6a60>
  408974:	ldr	x0, [sp, #72]
  408978:	add	x0, x0, #0x8
  40897c:	str	x0, [sp, #72]
  408980:	ldr	x0, [sp, #72]
  408984:	cmp	x0, #0x0
  408988:	b.eq	40899c <ferror@plt+0x6a5c>  // b.none
  40898c:	ldr	x0, [sp, #72]
  408990:	ldr	x0, [x0]
  408994:	cmp	x0, #0x0
  408998:	b.ne	408920 <ferror@plt+0x69e0>  // b.any
  40899c:	mov	w0, #0x0                   	// #0
  4089a0:	ldp	x29, x30, [sp], #80
  4089a4:	ret
  4089a8:	stp	x29, x30, [sp, #-96]!
  4089ac:	mov	x29, sp
  4089b0:	str	x19, [sp, #16]
  4089b4:	str	x0, [sp, #40]
  4089b8:	str	x1, [sp, #32]
  4089bc:	ldr	x0, [sp, #40]
  4089c0:	cmp	x0, #0x0
  4089c4:	b.ne	4089e8 <ferror@plt+0x6aa8>  // b.any
  4089c8:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4089cc:	add	x3, x0, #0x8e0
  4089d0:	mov	w2, #0xc1                  	// #193
  4089d4:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4089d8:	add	x1, x0, #0x8c0
  4089dc:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  4089e0:	add	x0, x0, #0x8d0
  4089e4:	bl	401ed0 <__assert_fail@plt>
  4089e8:	str	wzr, [sp, #84]
  4089ec:	ldr	x0, [sp, #40]
  4089f0:	str	x0, [sp, #64]
  4089f4:	add	x1, sp, #0x38
  4089f8:	add	x0, sp, #0x40
  4089fc:	mov	w3, #0x0                   	// #0
  408a00:	ldr	x2, [sp, #32]
  408a04:	bl	4080ec <ferror@plt+0x61ac>
  408a08:	str	x0, [sp, #88]
  408a0c:	b	408a34 <ferror@plt+0x6af4>
  408a10:	ldr	w0, [sp, #84]
  408a14:	add	w0, w0, #0x1
  408a18:	str	w0, [sp, #84]
  408a1c:	add	x1, sp, #0x38
  408a20:	add	x0, sp, #0x40
  408a24:	mov	w3, #0x0                   	// #0
  408a28:	ldr	x2, [sp, #32]
  408a2c:	bl	4080ec <ferror@plt+0x61ac>
  408a30:	str	x0, [sp, #88]
  408a34:	ldr	x0, [sp, #88]
  408a38:	cmp	x0, #0x0
  408a3c:	b.ne	408a10 <ferror@plt+0x6ad0>  // b.any
  408a40:	ldr	w0, [sp, #84]
  408a44:	add	w0, w0, #0x1
  408a48:	mov	w0, w0
  408a4c:	lsl	x0, x0, #3
  408a50:	bl	401bf0 <malloc@plt>
  408a54:	str	x0, [sp, #72]
  408a58:	ldr	x0, [sp, #72]
  408a5c:	cmp	x0, #0x0
  408a60:	b.ne	408a6c <ferror@plt+0x6b2c>  // b.any
  408a64:	mov	x0, #0x0                   	// #0
  408a68:	b	408b2c <ferror@plt+0x6bec>
  408a6c:	str	wzr, [sp, #80]
  408a70:	ldr	x0, [sp, #40]
  408a74:	str	x0, [sp, #64]
  408a78:	add	x1, sp, #0x38
  408a7c:	add	x0, sp, #0x40
  408a80:	mov	w3, #0x0                   	// #0
  408a84:	ldr	x2, [sp, #32]
  408a88:	bl	4080ec <ferror@plt+0x61ac>
  408a8c:	str	x0, [sp, #88]
  408a90:	b	408b08 <ferror@plt+0x6bc8>
  408a94:	ldr	x2, [sp, #56]
  408a98:	ldr	w0, [sp, #80]
  408a9c:	lsl	x0, x0, #3
  408aa0:	ldr	x1, [sp, #72]
  408aa4:	add	x19, x1, x0
  408aa8:	mov	x1, x2
  408aac:	ldr	x0, [sp, #88]
  408ab0:	bl	401dd0 <strndup@plt>
  408ab4:	str	x0, [x19]
  408ab8:	ldr	w0, [sp, #80]
  408abc:	lsl	x0, x0, #3
  408ac0:	ldr	x1, [sp, #72]
  408ac4:	add	x0, x1, x0
  408ac8:	ldr	x0, [x0]
  408acc:	cmp	x0, #0x0
  408ad0:	b.ne	408ae4 <ferror@plt+0x6ba4>  // b.any
  408ad4:	ldr	x0, [sp, #72]
  408ad8:	bl	40843c <ferror@plt+0x64fc>
  408adc:	mov	x0, #0x0                   	// #0
  408ae0:	b	408b2c <ferror@plt+0x6bec>
  408ae4:	ldr	w0, [sp, #80]
  408ae8:	add	w0, w0, #0x1
  408aec:	str	w0, [sp, #80]
  408af0:	add	x1, sp, #0x38
  408af4:	add	x0, sp, #0x40
  408af8:	mov	w3, #0x0                   	// #0
  408afc:	ldr	x2, [sp, #32]
  408b00:	bl	4080ec <ferror@plt+0x61ac>
  408b04:	str	x0, [sp, #88]
  408b08:	ldr	x0, [sp, #88]
  408b0c:	cmp	x0, #0x0
  408b10:	b.ne	408a94 <ferror@plt+0x6b54>  // b.any
  408b14:	ldr	w0, [sp, #80]
  408b18:	lsl	x0, x0, #3
  408b1c:	ldr	x1, [sp, #72]
  408b20:	add	x0, x1, x0
  408b24:	str	xzr, [x0]
  408b28:	ldr	x0, [sp, #72]
  408b2c:	ldr	x19, [sp, #16]
  408b30:	ldp	x29, x30, [sp], #96
  408b34:	ret
  408b38:	stp	x29, x30, [sp, #-80]!
  408b3c:	mov	x29, sp
  408b40:	str	x0, [sp, #24]
  408b44:	str	x1, [sp, #16]
  408b48:	ldr	x0, [sp, #16]
  408b4c:	cmp	x0, #0x0
  408b50:	b.ne	408b60 <ferror@plt+0x6c20>  // b.any
  408b54:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  408b58:	add	x0, x0, #0x8d8
  408b5c:	str	x0, [sp, #16]
  408b60:	ldr	x0, [sp, #16]
  408b64:	bl	401ac0 <strlen@plt>
  408b68:	str	x0, [sp, #48]
  408b6c:	str	xzr, [sp, #56]
  408b70:	ldr	x0, [sp, #24]
  408b74:	str	x0, [sp, #64]
  408b78:	b	408bc0 <ferror@plt+0x6c80>
  408b7c:	ldr	x0, [sp, #56]
  408b80:	cmp	x0, #0x0
  408b84:	b.eq	408b98 <ferror@plt+0x6c58>  // b.none
  408b88:	ldr	x1, [sp, #56]
  408b8c:	ldr	x0, [sp, #48]
  408b90:	add	x0, x1, x0
  408b94:	str	x0, [sp, #56]
  408b98:	ldr	x0, [sp, #64]
  408b9c:	ldr	x0, [x0]
  408ba0:	bl	401ac0 <strlen@plt>
  408ba4:	mov	x1, x0
  408ba8:	ldr	x0, [sp, #56]
  408bac:	add	x0, x0, x1
  408bb0:	str	x0, [sp, #56]
  408bb4:	ldr	x0, [sp, #64]
  408bb8:	add	x0, x0, #0x8
  408bbc:	str	x0, [sp, #64]
  408bc0:	ldr	x0, [sp, #64]
  408bc4:	cmp	x0, #0x0
  408bc8:	b.eq	408bdc <ferror@plt+0x6c9c>  // b.none
  408bcc:	ldr	x0, [sp, #64]
  408bd0:	ldr	x0, [x0]
  408bd4:	cmp	x0, #0x0
  408bd8:	b.ne	408b7c <ferror@plt+0x6c3c>  // b.any
  408bdc:	ldr	x0, [sp, #56]
  408be0:	add	x0, x0, #0x1
  408be4:	bl	401bf0 <malloc@plt>
  408be8:	str	x0, [sp, #40]
  408bec:	ldr	x0, [sp, #40]
  408bf0:	cmp	x0, #0x0
  408bf4:	b.ne	408c00 <ferror@plt+0x6cc0>  // b.any
  408bf8:	mov	x0, #0x0                   	// #0
  408bfc:	b	408c80 <ferror@plt+0x6d40>
  408c00:	ldr	x0, [sp, #40]
  408c04:	str	x0, [sp, #72]
  408c08:	ldr	x0, [sp, #24]
  408c0c:	str	x0, [sp, #64]
  408c10:	b	408c58 <ferror@plt+0x6d18>
  408c14:	ldr	x1, [sp, #72]
  408c18:	ldr	x0, [sp, #40]
  408c1c:	cmp	x1, x0
  408c20:	b.eq	408c34 <ferror@plt+0x6cf4>  // b.none
  408c24:	ldr	x1, [sp, #16]
  408c28:	ldr	x0, [sp, #72]
  408c2c:	bl	401b90 <stpcpy@plt>
  408c30:	str	x0, [sp, #72]
  408c34:	ldr	x0, [sp, #64]
  408c38:	ldr	x0, [x0]
  408c3c:	mov	x1, x0
  408c40:	ldr	x0, [sp, #72]
  408c44:	bl	401b90 <stpcpy@plt>
  408c48:	str	x0, [sp, #72]
  408c4c:	ldr	x0, [sp, #64]
  408c50:	add	x0, x0, #0x8
  408c54:	str	x0, [sp, #64]
  408c58:	ldr	x0, [sp, #64]
  408c5c:	cmp	x0, #0x0
  408c60:	b.eq	408c74 <ferror@plt+0x6d34>  // b.none
  408c64:	ldr	x0, [sp, #64]
  408c68:	ldr	x0, [x0]
  408c6c:	cmp	x0, #0x0
  408c70:	b.ne	408c14 <ferror@plt+0x6cd4>  // b.any
  408c74:	ldr	x0, [sp, #72]
  408c78:	strb	wzr, [x0]
  408c7c:	ldr	x0, [sp, #40]
  408c80:	ldp	x29, x30, [sp], #80
  408c84:	ret
  408c88:	stp	x29, x30, [sp, #-48]!
  408c8c:	mov	x29, sp
  408c90:	str	x0, [sp, #24]
  408c94:	str	x1, [sp, #16]
  408c98:	ldr	x0, [sp, #16]
  408c9c:	cmp	x0, #0x0
  408ca0:	b.ne	408cac <ferror@plt+0x6d6c>  // b.any
  408ca4:	mov	w0, #0x0                   	// #0
  408ca8:	b	408d58 <ferror@plt+0x6e18>
  408cac:	ldr	x0, [sp, #24]
  408cb0:	ldr	x0, [x0]
  408cb4:	bl	40852c <ferror@plt+0x65ec>
  408cb8:	str	w0, [sp, #44]
  408cbc:	ldr	w0, [sp, #44]
  408cc0:	add	w0, w0, #0x2
  408cc4:	str	w0, [sp, #40]
  408cc8:	ldr	w1, [sp, #40]
  408ccc:	ldr	w0, [sp, #44]
  408cd0:	cmp	w1, w0
  408cd4:	b.cs	408ce0 <ferror@plt+0x6da0>  // b.hs, b.nlast
  408cd8:	mov	w0, #0xfffffff4            	// #-12
  408cdc:	b	408d58 <ferror@plt+0x6e18>
  408ce0:	ldr	x0, [sp, #24]
  408ce4:	ldr	x2, [x0]
  408ce8:	ldr	w0, [sp, #40]
  408cec:	lsl	x0, x0, #3
  408cf0:	mov	x1, x0
  408cf4:	mov	x0, x2
  408cf8:	bl	401ca0 <realloc@plt>
  408cfc:	str	x0, [sp, #32]
  408d00:	ldr	x0, [sp, #32]
  408d04:	cmp	x0, #0x0
  408d08:	b.ne	408d14 <ferror@plt+0x6dd4>  // b.any
  408d0c:	mov	w0, #0xfffffff4            	// #-12
  408d10:	b	408d58 <ferror@plt+0x6e18>
  408d14:	ldr	w0, [sp, #44]
  408d18:	lsl	x0, x0, #3
  408d1c:	ldr	x1, [sp, #32]
  408d20:	add	x0, x1, x0
  408d24:	ldr	x1, [sp, #16]
  408d28:	str	x1, [x0]
  408d2c:	ldr	w0, [sp, #44]
  408d30:	add	w0, w0, #0x1
  408d34:	mov	w0, w0
  408d38:	lsl	x0, x0, #3
  408d3c:	ldr	x1, [sp, #32]
  408d40:	add	x0, x1, x0
  408d44:	str	xzr, [x0]
  408d48:	ldr	x0, [sp, #24]
  408d4c:	ldr	x1, [sp, #32]
  408d50:	str	x1, [x0]
  408d54:	mov	w0, #0x0                   	// #0
  408d58:	ldp	x29, x30, [sp], #48
  408d5c:	ret
  408d60:	stp	x29, x30, [sp, #-64]!
  408d64:	mov	x29, sp
  408d68:	str	x0, [sp, #24]
  408d6c:	str	x1, [sp, #16]
  408d70:	ldr	x0, [sp, #16]
  408d74:	cmp	x0, #0x0
  408d78:	b.ne	408d84 <ferror@plt+0x6e44>  // b.any
  408d7c:	mov	w0, #0x0                   	// #0
  408d80:	b	408e78 <ferror@plt+0x6f38>
  408d84:	ldr	x0, [sp, #24]
  408d88:	ldr	x0, [x0]
  408d8c:	bl	40852c <ferror@plt+0x65ec>
  408d90:	str	w0, [sp, #56]
  408d94:	ldr	w0, [sp, #56]
  408d98:	add	w0, w0, #0x2
  408d9c:	str	w0, [sp, #52]
  408da0:	ldr	w1, [sp, #52]
  408da4:	ldr	w0, [sp, #56]
  408da8:	cmp	w1, w0
  408dac:	b.cs	408db8 <ferror@plt+0x6e78>  // b.hs, b.nlast
  408db0:	mov	w0, #0xfffffff4            	// #-12
  408db4:	b	408e78 <ferror@plt+0x6f38>
  408db8:	ldr	w0, [sp, #52]
  408dbc:	lsl	x0, x0, #3
  408dc0:	bl	401bf0 <malloc@plt>
  408dc4:	str	x0, [sp, #40]
  408dc8:	ldr	x0, [sp, #40]
  408dcc:	cmp	x0, #0x0
  408dd0:	b.ne	408ddc <ferror@plt+0x6e9c>  // b.any
  408dd4:	mov	w0, #0xfffffff4            	// #-12
  408dd8:	b	408e78 <ferror@plt+0x6f38>
  408ddc:	str	wzr, [sp, #60]
  408de0:	b	408e24 <ferror@plt+0x6ee4>
  408de4:	ldr	x0, [sp, #24]
  408de8:	ldr	x1, [x0]
  408dec:	ldr	w0, [sp, #60]
  408df0:	lsl	x0, x0, #3
  408df4:	add	x1, x1, x0
  408df8:	ldr	w0, [sp, #60]
  408dfc:	add	w0, w0, #0x1
  408e00:	mov	w0, w0
  408e04:	lsl	x0, x0, #3
  408e08:	ldr	x2, [sp, #40]
  408e0c:	add	x0, x2, x0
  408e10:	ldr	x1, [x1]
  408e14:	str	x1, [x0]
  408e18:	ldr	w0, [sp, #60]
  408e1c:	add	w0, w0, #0x1
  408e20:	str	w0, [sp, #60]
  408e24:	ldr	w1, [sp, #60]
  408e28:	ldr	w0, [sp, #56]
  408e2c:	cmp	w1, w0
  408e30:	b.cc	408de4 <ferror@plt+0x6ea4>  // b.lo, b.ul, b.last
  408e34:	ldr	x0, [sp, #40]
  408e38:	ldr	x1, [sp, #16]
  408e3c:	str	x1, [x0]
  408e40:	ldr	w0, [sp, #56]
  408e44:	add	w0, w0, #0x1
  408e48:	mov	w0, w0
  408e4c:	lsl	x0, x0, #3
  408e50:	ldr	x1, [sp, #40]
  408e54:	add	x0, x1, x0
  408e58:	str	xzr, [x0]
  408e5c:	ldr	x0, [sp, #24]
  408e60:	ldr	x0, [x0]
  408e64:	bl	401d80 <free@plt>
  408e68:	ldr	x0, [sp, #24]
  408e6c:	ldr	x1, [sp, #40]
  408e70:	str	x1, [x0]
  408e74:	mov	w0, #0x0                   	// #0
  408e78:	ldp	x29, x30, [sp], #64
  408e7c:	ret
  408e80:	stp	x29, x30, [sp, #-48]!
  408e84:	mov	x29, sp
  408e88:	str	x0, [sp, #24]
  408e8c:	str	x1, [sp, #16]
  408e90:	ldr	x1, [sp, #16]
  408e94:	ldr	x0, [sp, #24]
  408e98:	bl	408c88 <ferror@plt+0x6d48>
  408e9c:	str	w0, [sp, #44]
  408ea0:	ldr	w0, [sp, #44]
  408ea4:	cmp	w0, #0x0
  408ea8:	b.ge	408eb4 <ferror@plt+0x6f74>  // b.tcont
  408eac:	ldr	x0, [sp, #16]
  408eb0:	bl	401d80 <free@plt>
  408eb4:	ldr	w0, [sp, #44]
  408eb8:	ldp	x29, x30, [sp], #48
  408ebc:	ret
  408ec0:	stp	x29, x30, [sp, #-48]!
  408ec4:	mov	x29, sp
  408ec8:	str	x0, [sp, #24]
  408ecc:	str	x1, [sp, #16]
  408ed0:	ldr	x1, [sp, #16]
  408ed4:	ldr	x0, [sp, #24]
  408ed8:	bl	408d60 <ferror@plt+0x6e20>
  408edc:	str	w0, [sp, #44]
  408ee0:	ldr	w0, [sp, #44]
  408ee4:	cmp	w0, #0x0
  408ee8:	b.ge	408ef4 <ferror@plt+0x6fb4>  // b.tcont
  408eec:	ldr	x0, [sp, #16]
  408ef0:	bl	401d80 <free@plt>
  408ef4:	ldr	w0, [sp, #44]
  408ef8:	ldp	x29, x30, [sp], #48
  408efc:	ret
  408f00:	stp	x29, x30, [sp, #-48]!
  408f04:	mov	x29, sp
  408f08:	str	x0, [sp, #24]
  408f0c:	str	x1, [sp, #16]
  408f10:	ldr	x0, [sp, #16]
  408f14:	cmp	x0, #0x0
  408f18:	b.ne	408f24 <ferror@plt+0x6fe4>  // b.any
  408f1c:	mov	w0, #0x0                   	// #0
  408f20:	b	408f50 <ferror@plt+0x7010>
  408f24:	ldr	x0, [sp, #16]
  408f28:	bl	401cb0 <strdup@plt>
  408f2c:	str	x0, [sp, #40]
  408f30:	ldr	x0, [sp, #40]
  408f34:	cmp	x0, #0x0
  408f38:	b.ne	408f44 <ferror@plt+0x7004>  // b.any
  408f3c:	mov	w0, #0xfffffff4            	// #-12
  408f40:	b	408f50 <ferror@plt+0x7010>
  408f44:	ldr	x1, [sp, #40]
  408f48:	ldr	x0, [sp, #24]
  408f4c:	bl	408e80 <ferror@plt+0x6f40>
  408f50:	ldp	x29, x30, [sp], #48
  408f54:	ret
  408f58:	stp	x29, x30, [sp, #-48]!
  408f5c:	mov	x29, sp
  408f60:	str	x0, [sp, #24]
  408f64:	str	x1, [sp, #16]
  408f68:	ldr	x0, [sp, #24]
  408f6c:	cmp	x0, #0x0
  408f70:	b.ne	408f7c <ferror@plt+0x703c>  // b.any
  408f74:	mov	x0, #0x0                   	// #0
  408f78:	b	409024 <ferror@plt+0x70e4>
  408f7c:	ldr	x0, [sp, #16]
  408f80:	cmp	x0, #0x0
  408f84:	b.ne	408fa8 <ferror@plt+0x7068>  // b.any
  408f88:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  408f8c:	add	x3, x0, #0x8f0
  408f90:	mov	w2, #0x15a                 	// #346
  408f94:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  408f98:	add	x1, x0, #0x8c0
  408f9c:	adrp	x0, 40a000 <ferror@plt+0x80c0>
  408fa0:	add	x0, x0, #0x8d0
  408fa4:	bl	401ed0 <__assert_fail@plt>
  408fa8:	ldr	x0, [sp, #24]
  408fac:	str	x0, [sp, #32]
  408fb0:	ldr	x0, [sp, #32]
  408fb4:	str	x0, [sp, #40]
  408fb8:	b	409008 <ferror@plt+0x70c8>
  408fbc:	ldr	x0, [sp, #40]
  408fc0:	ldr	x0, [x0]
  408fc4:	ldr	x1, [sp, #16]
  408fc8:	bl	401d20 <strcmp@plt>
  408fcc:	cmp	w0, #0x0
  408fd0:	b.ne	408fe4 <ferror@plt+0x70a4>  // b.any
  408fd4:	ldr	x0, [sp, #40]
  408fd8:	ldr	x0, [x0]
  408fdc:	bl	401d80 <free@plt>
  408fe0:	b	408ffc <ferror@plt+0x70bc>
  408fe4:	ldr	x0, [sp, #32]
  408fe8:	add	x1, x0, #0x8
  408fec:	str	x1, [sp, #32]
  408ff0:	ldr	x1, [sp, #40]
  408ff4:	ldr	x1, [x1]
  408ff8:	str	x1, [x0]
  408ffc:	ldr	x0, [sp, #40]
  409000:	add	x0, x0, #0x8
  409004:	str	x0, [sp, #40]
  409008:	ldr	x0, [sp, #40]
  40900c:	ldr	x0, [x0]
  409010:	cmp	x0, #0x0
  409014:	b.ne	408fbc <ferror@plt+0x707c>  // b.any
  409018:	ldr	x0, [sp, #32]
  40901c:	str	xzr, [x0]
  409020:	ldr	x0, [sp, #24]
  409024:	ldp	x29, x30, [sp], #48
  409028:	ret
  40902c:	stp	x29, x30, [sp, #-288]!
  409030:	mov	x29, sp
  409034:	str	x0, [sp, #56]
  409038:	str	x1, [sp, #48]
  40903c:	str	x2, [sp, #240]
  409040:	str	x3, [sp, #248]
  409044:	str	x4, [sp, #256]
  409048:	str	x5, [sp, #264]
  40904c:	str	x6, [sp, #272]
  409050:	str	x7, [sp, #280]
  409054:	str	q0, [sp, #112]
  409058:	str	q1, [sp, #128]
  40905c:	str	q2, [sp, #144]
  409060:	str	q3, [sp, #160]
  409064:	str	q4, [sp, #176]
  409068:	str	q5, [sp, #192]
  40906c:	str	q6, [sp, #208]
  409070:	str	q7, [sp, #224]
  409074:	add	x0, sp, #0x120
  409078:	str	x0, [sp, #72]
  40907c:	add	x0, sp, #0x120
  409080:	str	x0, [sp, #80]
  409084:	add	x0, sp, #0xf0
  409088:	str	x0, [sp, #88]
  40908c:	mov	w0, #0xffffffd0            	// #-48
  409090:	str	w0, [sp, #96]
  409094:	mov	w0, #0xffffff80            	// #-128
  409098:	str	w0, [sp, #100]
  40909c:	add	x2, sp, #0x10
  4090a0:	add	x3, sp, #0x48
  4090a4:	ldp	x0, x1, [x3]
  4090a8:	stp	x0, x1, [x2]
  4090ac:	ldp	x0, x1, [x3, #16]
  4090b0:	stp	x0, x1, [x2, #16]
  4090b4:	add	x1, sp, #0x10
  4090b8:	add	x0, sp, #0x40
  4090bc:	mov	x2, x1
  4090c0:	ldr	x1, [sp, #48]
  4090c4:	bl	401da0 <vasprintf@plt>
  4090c8:	str	w0, [sp, #108]
  4090cc:	ldr	w0, [sp, #108]
  4090d0:	cmp	w0, #0x0
  4090d4:	b.ge	4090e0 <ferror@plt+0x71a0>  // b.tcont
  4090d8:	mov	w0, #0xfffffff4            	// #-12
  4090dc:	b	4090f0 <ferror@plt+0x71b0>
  4090e0:	ldr	x0, [sp, #64]
  4090e4:	mov	x1, x0
  4090e8:	ldr	x0, [sp, #56]
  4090ec:	bl	408e80 <ferror@plt+0x6f40>
  4090f0:	ldp	x29, x30, [sp], #288
  4090f4:	ret
  4090f8:	stp	x29, x30, [sp, #-96]!
  4090fc:	mov	x29, sp
  409100:	str	x19, [sp, #16]
  409104:	str	x0, [sp, #72]
  409108:	str	x1, [sp, #64]
  40910c:	mov	x19, x2
  409110:	add	x2, sp, #0x20
  409114:	mov	x3, x19
  409118:	ldp	x0, x1, [x3]
  40911c:	stp	x0, x1, [x2]
  409120:	ldp	x0, x1, [x3, #16]
  409124:	stp	x0, x1, [x2, #16]
  409128:	add	x1, sp, #0x20
  40912c:	add	x0, sp, #0x50
  409130:	mov	x2, x1
  409134:	ldr	x1, [sp, #64]
  409138:	bl	401da0 <vasprintf@plt>
  40913c:	str	w0, [sp, #92]
  409140:	ldr	w0, [sp, #92]
  409144:	cmp	w0, #0x0
  409148:	b.ge	409154 <ferror@plt+0x7214>  // b.tcont
  40914c:	mov	w0, #0xfffffff4            	// #-12
  409150:	b	409164 <ferror@plt+0x7224>
  409154:	ldr	x0, [sp, #80]
  409158:	mov	x1, x0
  40915c:	ldr	x0, [sp, #72]
  409160:	bl	408e80 <ferror@plt+0x6f40>
  409164:	ldr	x19, [sp, #16]
  409168:	ldp	x29, x30, [sp], #96
  40916c:	ret
  409170:	stp	x29, x30, [sp, #-48]!
  409174:	mov	x29, sp
  409178:	str	x0, [sp, #24]
  40917c:	ldr	x0, [sp, #24]
  409180:	bl	40852c <ferror@plt+0x65ec>
  409184:	str	w0, [sp, #40]
  409188:	ldr	w0, [sp, #40]
  40918c:	cmp	w0, #0x1
  409190:	b.hi	40919c <ferror@plt+0x725c>  // b.pmore
  409194:	ldr	x0, [sp, #24]
  409198:	b	409240 <ferror@plt+0x7300>
  40919c:	str	wzr, [sp, #44]
  4091a0:	b	409228 <ferror@plt+0x72e8>
  4091a4:	ldr	w0, [sp, #44]
  4091a8:	lsl	x0, x0, #3
  4091ac:	ldr	x1, [sp, #24]
  4091b0:	add	x0, x1, x0
  4091b4:	ldr	x0, [x0]
  4091b8:	str	x0, [sp, #32]
  4091bc:	ldr	w1, [sp, #40]
  4091c0:	ldr	w0, [sp, #44]
  4091c4:	sub	w0, w1, w0
  4091c8:	sub	w0, w0, #0x1
  4091cc:	mov	w0, w0
  4091d0:	lsl	x0, x0, #3
  4091d4:	ldr	x1, [sp, #24]
  4091d8:	add	x1, x1, x0
  4091dc:	ldr	w0, [sp, #44]
  4091e0:	lsl	x0, x0, #3
  4091e4:	ldr	x2, [sp, #24]
  4091e8:	add	x0, x2, x0
  4091ec:	ldr	x1, [x1]
  4091f0:	str	x1, [x0]
  4091f4:	ldr	w1, [sp, #40]
  4091f8:	ldr	w0, [sp, #44]
  4091fc:	sub	w0, w1, w0
  409200:	sub	w0, w0, #0x1
  409204:	mov	w0, w0
  409208:	lsl	x0, x0, #3
  40920c:	ldr	x1, [sp, #24]
  409210:	add	x0, x1, x0
  409214:	ldr	x1, [sp, #32]
  409218:	str	x1, [x0]
  40921c:	ldr	w0, [sp, #44]
  409220:	add	w0, w0, #0x1
  409224:	str	w0, [sp, #44]
  409228:	ldr	w0, [sp, #40]
  40922c:	lsr	w0, w0, #1
  409230:	ldr	w1, [sp, #44]
  409234:	cmp	w1, w0
  409238:	b.cc	4091a4 <ferror@plt+0x7264>  // b.lo, b.ul, b.last
  40923c:	ldr	x0, [sp, #24]
  409240:	ldp	x29, x30, [sp], #48
  409244:	ret
  409248:	stp	x29, x30, [sp, #-64]!
  40924c:	mov	x29, sp
  409250:	stp	x19, x20, [sp, #16]
  409254:	adrp	x20, 41b000 <ferror@plt+0x190c0>
  409258:	add	x20, x20, #0xde0
  40925c:	stp	x21, x22, [sp, #32]
  409260:	adrp	x21, 41b000 <ferror@plt+0x190c0>
  409264:	add	x21, x21, #0xdd8
  409268:	sub	x20, x20, x21
  40926c:	mov	w22, w0
  409270:	stp	x23, x24, [sp, #48]
  409274:	mov	x23, x1
  409278:	mov	x24, x2
  40927c:	bl	401a10 <memcpy@plt-0x40>
  409280:	cmp	xzr, x20, asr #3
  409284:	b.eq	4092b0 <ferror@plt+0x7370>  // b.none
  409288:	asr	x20, x20, #3
  40928c:	mov	x19, #0x0                   	// #0
  409290:	ldr	x3, [x21, x19, lsl #3]
  409294:	mov	x2, x24
  409298:	add	x19, x19, #0x1
  40929c:	mov	x1, x23
  4092a0:	mov	w0, w22
  4092a4:	blr	x3
  4092a8:	cmp	x20, x19
  4092ac:	b.ne	409290 <ferror@plt+0x7350>  // b.any
  4092b0:	ldp	x19, x20, [sp, #16]
  4092b4:	ldp	x21, x22, [sp, #32]
  4092b8:	ldp	x23, x24, [sp, #48]
  4092bc:	ldp	x29, x30, [sp], #64
  4092c0:	ret
  4092c4:	nop
  4092c8:	ret
  4092cc:	nop
  4092d0:	adrp	x2, 41c000 <ferror@plt+0x1a0c0>
  4092d4:	mov	x1, #0x0                   	// #0
  4092d8:	ldr	x2, [x2, #648]
  4092dc:	b	401b40 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004092e0 <.fini>:
  4092e0:	stp	x29, x30, [sp, #-16]!
  4092e4:	mov	x29, sp
  4092e8:	ldp	x29, x30, [sp], #16
  4092ec:	ret
