<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1" />
<link href="coqdoc.css" rel="stylesheet" type="text/css" />
<title>vericert.verilog.Verilog</title>
</head>

<body>

<div id="page">

<div id="header">
</div>

<div id="main">

<h1 class="libtitle">vericert.verilog.Verilog</h1>

<div class="code">

<br/>

<br/>

<br/>

<br/>

<br/>

<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="reg"><span class="id" title="definition">reg</span></a> : <span class="id" title="keyword">Type</span> := <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Numbers.BinNums.html#positive"><span class="id" title="inductive">positive</span></a>.<br/>
<span class="id" title="keyword">Definition</span> <a name="node"><span class="id" title="definition">node</span></a> : <span class="id" title="keyword">Type</span> := <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Numbers.BinNums.html#positive"><span class="id" title="inductive">positive</span></a>.<br/>
<span class="id" title="keyword">Definition</span> <a name="szreg"><span class="id" title="definition">szreg</span></a> : <span class="id" title="keyword">Type</span> := <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#11c698c8685bb8ab1cf725545c085ac4"><span class="id" title="notation">*</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>.<br/>

<br/>
<span class="id" title="keyword">Record</span> <a name="associations"><span class="id" title="record">associations</span></a> (<span class="id" title="var">A</span> : <span class="id" title="keyword">Type</span>) : <span class="id" title="keyword">Type</span> :=<br/>
&nbsp;&nbsp;<a name="mkassociations"><span class="id" title="constructor">mkassociations</span></a> {<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a name="assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a> : <a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.t"><span class="id" title="definition">AssocMap.t</span></a> <a class="idref" href="vericert.verilog.Verilog.html#A"><span class="id" title="variable">A</span></a>;<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a name="assoc_nonblocking"><span class="id" title="projection">assoc_nonblocking</span></a> : <a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.t"><span class="id" title="definition">AssocMap.t</span></a> <a class="idref" href="vericert.verilog.Verilog.html#A"><span class="id" title="variable">A</span></a><br/>
&nbsp;&nbsp;}.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="arr"><span class="id" title="definition">arr</span></a> := (<a class="idref" href="vericert.verilog.Array.html#Array"><span class="id" title="record">Array</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>)).<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="reg_associations"><span class="id" title="definition">reg_associations</span></a> := <a class="idref" href="vericert.verilog.Verilog.html#associations"><span class="id" title="record">associations</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>.<br/>
<span class="id" title="keyword">Definition</span> <a name="arr_associations"><span class="id" title="definition">arr_associations</span></a> := <a class="idref" href="vericert.verilog.Verilog.html#associations"><span class="id" title="record">associations</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr"><span class="id" title="definition">arr</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="assocmap_reg"><span class="id" title="definition">assocmap_reg</span></a> := <a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.t"><span class="id" title="definition">AssocMap.t</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>.<br/>
<span class="id" title="keyword">Definition</span> <a name="assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a> := <a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.t"><span class="id" title="definition">AssocMap.t</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr"><span class="id" title="definition">arr</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="merge_regs"><span class="id" title="definition">merge_regs</span></a> (<span class="id" title="var">new</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_reg"><span class="id" title="definition">assocmap_reg</span></a>) (<span class="id" title="var">old</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_reg"><span class="id" title="definition">assocmap_reg</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_reg"><span class="id" title="definition">assocmap_reg</span></a> :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.AssocMap.html#AssocMapExt.merge"><span class="id" title="definition">AssocMapExt.merge</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a> <a class="idref" href="vericert.verilog.Verilog.html#new"><span class="id" title="variable">new</span></a> <a class="idref" href="vericert.verilog.Verilog.html#old"><span class="id" title="variable">old</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="merge_cell"><span class="id" title="definition">merge_cell</span></a> (<span class="id" title="var">new</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) (<span class="id" title="var">old</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#new"><span class="id" title="variable">new</span></a>, <a class="idref" href="vericert.verilog.Verilog.html#old"><span class="id" title="variable">old</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">_</span>, <span class="id" title="var">_</span> =&gt; <a class="idref" href="vericert.verilog.Verilog.html#new"><span class="id" title="variable">new</span></a><br/>
&nbsp;&nbsp;| <span class="id" title="var">_</span>, <span class="id" title="var">_</span> =&gt; <a class="idref" href="vericert.verilog.Verilog.html#old"><span class="id" title="variable">old</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="merge_arr"><span class="id" title="definition">merge_arr</span></a> (<span class="id" title="var">new</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr"><span class="id" title="definition">arr</span></a>) (<span class="id" title="var">old</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr"><span class="id" title="definition">arr</span></a>) : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr"><span class="id" title="definition">arr</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#new"><span class="id" title="variable">new</span></a>, <a class="idref" href="vericert.verilog.Verilog.html#old"><span class="id" title="variable">old</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">new'</span>, <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">old'</span> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.Array.html#combine"><span class="id" title="definition">combine</span></a> <a class="idref" href="vericert.verilog.Verilog.html#merge_cell"><span class="id" title="definition">merge_cell</span></a> <span class="id" title="var">new'</span> <span class="id" title="var">old'</span>)<br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">new'</span>, <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">new'</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a>, <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">old'</span> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">old'</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a>, <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="merge_arrs"><span class="id" title="definition">merge_arrs</span></a> (<span class="id" title="var">new</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a>) (<span class="id" title="var">old</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a> :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.combine"><span class="id" title="definition">AssocMap.combine</span></a> <a class="idref" href="vericert.verilog.Verilog.html#merge_arr"><span class="id" title="definition">merge_arr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#new"><span class="id" title="variable">new</span></a> <a class="idref" href="vericert.verilog.Verilog.html#old"><span class="id" title="variable">old</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="arr_assocmap_lookup"><span class="id" title="definition">arr_assocmap_lookup</span></a> (<span class="id" title="var">a</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a>) (<span class="id" title="var">r</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) (<span class="id" title="var">i</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>) : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#a"><span class="id" title="variable">a</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">arr</span> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.common.Vericertlib.html#Option.default"><span class="id" title="definition">Option.default</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#NToValue"><span class="id" title="definition">NToValue</span></a> 0) (<a class="idref" href="vericert.common.Vericertlib.html#Option.join"><span class="id" title="definition">Option.join</span></a> (<a class="idref" href="vericert.verilog.Array.html#array_get_error"><span class="id" title="definition">array_get_error</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a> <span class="id" title="var">arr</span>)))<br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="arr_assocmap_set"><span class="id" title="definition">arr_assocmap_set</span></a> (<span class="id" title="var">r</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) (<span class="id" title="var">i</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>) (<span class="id" title="var">v</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) (<span class="id" title="var">a</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#a"><span class="id" title="variable">a</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> =&gt; <a class="idref" href="vericert.verilog.Verilog.html#a"><span class="id" title="variable">a</span></a><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">arr</span> =&gt; <a class="idref" href="vericert.verilog.Verilog.html#a"><span class="id" title="variable">a</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">#</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">&lt;-</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">(</span></a><a class="idref" href="vericert.verilog.Array.html#array_set"><span class="id" title="definition">array_set</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a>) <span class="id" title="var">arr</span><a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">)</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="block_arr"><span class="id" title="definition">block_arr</span></a> (<span class="id" title="var">r</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) (<span class="id" title="var">i</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>) (<span class="id" title="var">asa</span> : <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a>) (<span class="id" title="var">v</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#arr_assocmap_set"><span class="id" title="definition">arr_assocmap_set</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>)) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_nonblocking"><span class="id" title="projection">assoc_nonblocking</span></a>).<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="nonblock_arr"><span class="id" title="definition">nonblock_arr</span></a> (<span class="id" title="var">r</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) (<span class="id" title="var">i</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>) (<span class="id" title="var">asa</span> : <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a>) (<span class="id" title="var">v</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) (<a class="idref" href="vericert.verilog.Verilog.html#arr_assocmap_set"><span class="id" title="definition">arr_assocmap_set</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_nonblocking"><span class="id" title="projection">assoc_nonblocking</span></a>)).<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="block_reg"><span class="id" title="definition">block_reg</span></a> (<span class="id" title="var">r</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) (<span class="id" title="var">asr</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a>) (<span class="id" title="var">v</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> (<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.set"><span class="id" title="definition">AssocMap.set</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>)) <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_nonblocking"><span class="id" title="projection">assoc_nonblocking</span></a>).<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="nonblock_reg"><span class="id" title="definition">nonblock_reg</span></a> (<span class="id" title="var">r</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) (<span class="id" title="var">asr</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a>) (<span class="id" title="var">v</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) (<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.set"><span class="id" title="definition">AssocMap.set</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_nonblocking"><span class="id" title="projection">assoc_nonblocking</span></a>)).<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="scl_decl"><span class="id" title="inductive">scl_decl</span></a> : <span class="id" title="keyword">Type</span> := <a name="VScalar"><span class="id" title="constructor">VScalar</span></a> (<span class="id" title="var">sz</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>).<br/>
<span class="id" title="keyword">Inductive</span> <a name="arr_decl"><span class="id" title="inductive">arr_decl</span></a> : <span class="id" title="keyword">Type</span> := <a name="VArray"><span class="id" title="constructor">VArray</span></a> (<span class="id" title="var">sz</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>) (<span class="id" title="var">ln</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>).<br/>

<br/>
</div>

<div class="doc">
<a name="lab12"></a><h1 class="section">Verilog AST</h1>


<div class="paragraph"> </div>

The Verilog AST is defined here, which is the target language of the
compilation.

<div class="paragraph"> </div>

<a name="lab13"></a><h2 class="section">Value</h2>


<div class="paragraph"> </div>

The Verilog <span class="inlinecode"><span class="id" title="var">value</span></span> is a bitvector containg a size and the actual bitvector. In
this case, the <span class="inlinecode"><span class="id" title="var">Word.word</span></span> type is used as many theorems about that bitvector
have already been proven. 
<div class="paragraph"> </div>

<a name="lab14"></a><h2 class="section">Binary Operators</h2>


<div class="paragraph"> </div>

These are the binary operations that can be represented in Verilog. Ideally,
multiplication and division would be done by custom modules which could al so be
scheduled properly. However, for now every Verilog operator is assumed to take
one clock cycle. 
</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="binop"><span class="id" title="inductive">binop</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vadd"><span class="id" title="constructor">Vadd</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
addition (binary <span class="inlinecode">+</span>) 
</div>
<div class="code">
| <a name="Vsub"><span class="id" title="constructor">Vsub</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
subtraction (binary <span class="inlinecode">-</span>) 
</div>
<div class="code">
| <a name="Vmul"><span class="id" title="constructor">Vmul</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
multiplication (binary <span class="inlinecode">*</span>) 
</div>
<div class="code">
| <a name="Vdiv"><span class="id" title="constructor">Vdiv</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
division (binary <span class="inlinecode">/</span>) 
</div>
<div class="code">
| <a name="Vdivu"><span class="id" title="constructor">Vdivu</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
division unsigned (binary <span class="inlinecode">/</span>) 
</div>
<div class="code">
| <a name="Vmod"><span class="id" title="constructor">Vmod</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
remainder (<span class="inlinecode">%</span>) 
</div>
<div class="code">
| <a name="Vmodu"><span class="id" title="constructor">Vmodu</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
remainder unsigned (<span class="inlinecode">%</span>) 
</div>
<div class="code">
| <a name="Vlt"><span class="id" title="constructor">Vlt</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
less than (<span class="inlinecode">&lt;</span>) 
</div>
<div class="code">
| <a name="Vltu"><span class="id" title="constructor">Vltu</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
less than unsigned (<span class="inlinecode">&lt;</span>) 
</div>
<div class="code">
| <a name="Vgt"><span class="id" title="constructor">Vgt</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
greater than (<span class="inlinecode">&gt;</span>) 
</div>
<div class="code">
| <a name="Vgtu"><span class="id" title="constructor">Vgtu</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
greater than unsigned (<span class="inlinecode">&gt;</span>) 
</div>
<div class="code">
| <a name="Vle"><span class="id" title="constructor">Vle</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
less than or equal (<span class="inlinecode">&lt;=</span>) 
</div>
<div class="code">
| <a name="Vleu"><span class="id" title="constructor">Vleu</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
less than or equal unsigned (<span class="inlinecode">&lt;=</span>) 
</div>
<div class="code">
| <a name="Vge"><span class="id" title="constructor">Vge</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
greater than or equal (<span class="inlinecode">&gt;=</span>) 
</div>
<div class="code">
| <a name="Vgeu"><span class="id" title="constructor">Vgeu</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
greater than or equal unsigned (<span class="inlinecode">&gt;=</span>) 
</div>
<div class="code">
| <a name="Veq"><span class="id" title="constructor">Veq</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
equal to (<span class="inlinecode">==</span>) 
</div>
<div class="code">
| <a name="Vne"><span class="id" title="constructor">Vne</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
not equal to (<span class="inlinecode">!=</span>) 
</div>
<div class="code">
| <a name="Vand"><span class="id" title="constructor">Vand</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
and (binary <span class="inlinecode">&amp;</span>) 
</div>
<div class="code">
| <a name="Vor"><span class="id" title="constructor">Vor</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>   </div>

<div class="doc">
or (binary <span class="inlinecode">|</span>) 
</div>
<div class="code">
| <a name="Vxor"><span class="id" title="constructor">Vxor</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
xor (binary <span class="inlinecode">^|</span>) 
</div>
<div class="code">
| <a name="Vshl"><span class="id" title="constructor">Vshl</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>  </div>

<div class="doc">
shift left (<span class="inlinecode">&lt;&lt;</span>) 
</div>
<div class="code">
| <a name="Vshr"><span class="id" title="constructor">Vshr</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a> </div>

<div class="doc">
shift right (<span class="inlinecode">&gt;&gt;&gt;</span>) 
</div>
<div class="code">
| <a name="Vshru"><span class="id" title="constructor">Vshru</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>. </div>

<div class="doc">
shift right unsigned (<span class="inlinecode">&gt;&gt;</span>) 
</div>
<div class="code">

<br/>
</div>

<div class="doc">
<a name="lab15"></a><h2 class="section">Unary Operators</h2>

</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="unop"><span class="id" title="inductive">unop</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vneg"><span class="id" title="constructor">Vneg</span></a>  </div>

<div class="doc">
negation (<span class="inlinecode">~</span>) 
</div>
<div class="code">
| <a name="Vnot"><span class="id" title="constructor">Vnot</span></a>. </div>

<div class="doc">
not operation <span class="inlinecode">!</span> 
<div class="paragraph"> </div>

<a name="lab16"></a><h2 class="section">Expressions</h2>

</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="expr"><span class="id" title="inductive">expr</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vlit"><span class="id" title="constructor">Vlit</span></a> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a><br/>
| <a name="Vvar"><span class="id" title="constructor">Vvar</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a><br/>
| <a name="Vvari"><span class="id" title="constructor">Vvari</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a><br/>
| <a name="Vinputvar"><span class="id" title="constructor">Vinputvar</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a><br/>
| <a name="Vbinop"><span class="id" title="constructor">Vbinop</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a><br/>
| <a name="Vunop"><span class="id" title="constructor">Vunop</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#unop"><span class="id" title="inductive">unop</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a><br/>
| <a name="Vternary"><span class="id" title="constructor">Vternary</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="posToExpr"><span class="id" title="definition">posToExpr</span></a> (<span class="id" title="var">p</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Numbers.BinNums.html#positive"><span class="id" title="inductive">positive</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#Vlit"><span class="id" title="constructor">Vlit</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#posToValue"><span class="id" title="definition">posToValue</span></a> <a class="idref" href="vericert.verilog.Verilog.html#p"><span class="id" title="variable">p</span></a>).<br/>

<br/>
</div>

<div class="doc">
<a name="lab17"></a><h2 class="section">Statements</h2>

</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="stmnt"><span class="id" title="inductive">stmnt</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vskip"><span class="id" title="constructor">Vskip</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a><br/>
| <a name="Vseq"><span class="id" title="constructor">Vseq</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a><br/>
| <a name="Vcond"><span class="id" title="constructor">Vcond</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a><br/>
| <a name="Vcase"><span class="id" title="constructor">Vcase</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#11c698c8685bb8ab1cf725545c085ac4"><span class="id" title="notation">*</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a><br/>
| <a name="Vblock"><span class="id" title="constructor">Vblock</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a><br/>
| <a name="Vnonblock"><span class="id" title="constructor">Vnonblock</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a>.<br/>

<br/>
</div>

<div class="doc">
<a name="lab18"></a><h2 class="section">Edges</h2>


<div class="paragraph"> </div>

These define when an always block should be triggered, for example if the always
block should be triggered synchronously at the clock edge, or asynchronously for
combinational logic.

<div class="paragraph"> </div>

<span class="inlinecode"><span class="id" title="var">edge</span></span> is not part of <span class="inlinecode"><span class="id" title="var">stmnt</span></span> in this formalisation because is closer to the
semantics that are used. 
</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="edge"><span class="id" title="inductive">edge</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vposedge"><span class="id" title="constructor">Vposedge</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a><br/>
| <a name="Vnegedge"><span class="id" title="constructor">Vnegedge</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a><br/>
| <a name="Valledge"><span class="id" title="constructor">Valledge</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a><br/>
| <a name="Voredge"><span class="id" title="constructor">Voredge</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a>.<br/>

<br/>
</div>

<div class="doc">
<a name="lab19"></a><h2 class="section">Module Items</h2>


<div class="paragraph"> </div>

Module items can either be declarations (<span class="inlinecode"><span class="id" title="var">Vdecl</span></span>) or always blocks (<span class="inlinecode"><span class="id" title="var">Valways</span></span>).
The declarations are always register declarations as combinational logic can be
done using combinational always block instead of continuous assignments. 
</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="io"><span class="id" title="inductive">io</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vinput"><span class="id" title="constructor">Vinput</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#io"><span class="id" title="inductive">io</span></a><br/>
| <a name="Voutput"><span class="id" title="constructor">Voutput</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#io"><span class="id" title="inductive">io</span></a><br/>
| <a name="Vinout"><span class="id" title="constructor">Vinout</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#io"><span class="id" title="inductive">io</span></a>.<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="declaration"><span class="id" title="inductive">declaration</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vdecl"><span class="id" title="constructor">Vdecl</span></a> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#io"><span class="id" title="inductive">io</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#declaration"><span class="id" title="inductive">declaration</span></a><br/>
| <a name="Vdeclarr"><span class="id" title="constructor">Vdeclarr</span></a> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#io"><span class="id" title="inductive">io</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#declaration"><span class="id" title="inductive">declaration</span></a>.<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="module_item"><span class="id" title="inductive">module_item</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="Vdeclaration"><span class="id" title="constructor">Vdeclaration</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#declaration"><span class="id" title="inductive">declaration</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#module_item"><span class="id" title="inductive">module_item</span></a><br/>
| <a name="Valways"><span class="id" title="constructor">Valways</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#module_item"><span class="id" title="inductive">module_item</span></a><br/>
| <a name="Valways_ff"><span class="id" title="constructor">Valways_ff</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#module_item"><span class="id" title="inductive">module_item</span></a><br/>
| <a name="Valways_comb"><span class="id" title="constructor">Valways_comb</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#edge"><span class="id" title="inductive">edge</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#module_item"><span class="id" title="inductive">module_item</span></a>.<br/>

<br/>
</div>

<div class="doc">
The main module type containing all the important control signals

<div class="paragraph"> </div>

<ul class="doclist">
<li> <span class="inlinecode"><span class="id" title="var">mod_start</span></span> If set, starts the computations in the module.

</li>
<li> <span class="inlinecode"><span class="id" title="var">mod_reset</span></span> If set, reset the state in the module.

</li>
<li> <span class="inlinecode"><span class="id" title="var">mod_clk</span></span> The clock that controls the computation in the module.

</li>
<li> <span class="inlinecode"><span class="id" title="var">mod_args</span></span> The arguments to the module.

</li>
<li> <span class="inlinecode"><span class="id" title="var">mod_finish</span></span> Bit that is set if the result is ready.

</li>
<li> <span class="inlinecode"><span class="id" title="var">mod_return</span></span> The return value that was computed.

</li>
<li> <span class="inlinecode"><span class="id" title="var">mod_body</span></span> The body of the module, including the state machine.

</li>
</ul>

</div>
<div class="code">

<br/>
<span class="id" title="keyword">Record</span> <a name="module"><span class="id" title="record">module</span></a> : <span class="id" title="keyword">Type</span> := <a name="mkmodule"><span class="id" title="constructor">mkmodule</span></a> {<br/>
&nbsp;&nbsp;<a name="mod_start"><span class="id" title="projection">mod_start</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_reset"><span class="id" title="projection">mod_reset</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_clk"><span class="id" title="projection">mod_clk</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_finish"><span class="id" title="projection">mod_finish</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_return"><span class="id" title="projection">mod_return</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_st"><span class="id" title="projection">mod_st</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>; <br/>
&nbsp;&nbsp;<a name="mod_stk"><span class="id" title="projection">mod_stk</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_stk_len"><span class="id" title="projection">mod_stk_len</span></a> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_args"><span class="id" title="projection">mod_args</span></a> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_body"><span class="id" title="projection">mod_body</span></a> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.Verilog.html#module_item"><span class="id" title="inductive">module_item</span></a>;<br/>
&nbsp;&nbsp;<a name="mod_entrypoint"><span class="id" title="projection">mod_entrypoint</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#node"><span class="id" title="definition">node</span></a>;<br/>
}.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="fundef"><span class="id" title="definition">fundef</span></a> := <span class="id" title="inductive">AST.fundef</span> <a class="idref" href="vericert.verilog.Verilog.html#module"><span class="id" title="record">module</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="program"><span class="id" title="definition">program</span></a> := <span class="id" title="record">AST.program</span> <a class="idref" href="vericert.verilog.Verilog.html#fundef"><span class="id" title="definition">fundef</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#unit"><span class="id" title="inductive">unit</span></a>.<br/>

<br/>
</div>

<div class="doc">
Convert a <span class="inlinecode"><span class="id" title="var">positive</span></span> to an expression directly, setting it to the right
    size. 
</div>
<div class="code">
<span class="id" title="keyword">Definition</span> <a name="posToLit"><span class="id" title="definition">posToLit</span></a> (<span class="id" title="var">p</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Numbers.BinNums.html#positive"><span class="id" title="inductive">positive</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> :=<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#Vlit"><span class="id" title="constructor">Vlit</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#posToValue"><span class="id" title="definition">posToValue</span></a> <a class="idref" href="vericert.verilog.Verilog.html#p"><span class="id" title="variable">p</span></a>).<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="fext"><span class="id" title="definition">fext</span></a> := <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#unit"><span class="id" title="inductive">unit</span></a>.<br/>
<span class="id" title="keyword">Definition</span> <a name="fextclk"><span class="id" title="definition">fextclk</span></a> := <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="definition">fext</span></a>.<br/>

<br/>
</div>

<div class="doc">
<a name="lab20"></a><h2 class="section">State</h2>


<div class="paragraph"> </div>

The <span class="inlinecode"><span class="id" title="var">state</span></span> contains the following items:
n
<ul class="doclist">
<li> Current <span class="inlinecode"><span class="id" title="var">module</span></span> that is being worked on, so that the state variable can be

</li>
</ul>
retrieved and set appropriately.
<ul class="doclist">
<li> Current <span class="inlinecode"><span class="id" title="var">module_item</span></span> which is being worked on.

</li>
<li> A contiunation (<span class="inlinecode"><span class="id" title="var">cont</span></span>) which defines what to do next.  The option is to
  either evaluate another module item or go to the next clock cycle.  Finally
  it could also end if the finish flag of the module goes high.

</li>
<li> Association list containing the blocking assignments made, or assignments made
  in previous clock cycles.

</li>
<li> Nonblocking association list containing all the nonblocking assignments made
  in the current module.

</li>
<li> The environment containing values for the input.

</li>
<li> The program counter which determines the value for the state in this version of
  Verilog, as the Verilog was generated by the RTL, which means that we have to
  make an assumption about how it looks.  In this case, that it contains state
  which determines which part of the Verilog is executed.  This is then the part
  of the Verilog that should match with the RTL. 
</li>
</ul>

</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="stackframe"><span class="id" title="inductive">stackframe</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
&nbsp;&nbsp;<a name="Stackframe"><span class="id" title="constructor">Stackframe</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span>  (<span class="id" title="var">res</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">m</span> : <a class="idref" href="vericert.verilog.Verilog.html#module"><span class="id" title="record">module</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">pc</span> : <a class="idref" href="vericert.verilog.Verilog.html#node"><span class="id" title="definition">node</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">reg_assoc</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_reg"><span class="id" title="definition">assocmap_reg</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">arr_assoc</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a>),<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stackframe"><span class="id" title="inductive">stackframe</span></a>.<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="state"><span class="id" title="inductive">state</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="State"><span class="id" title="constructor">State</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> (<span class="id" title="var">stack</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stackframe"><span class="id" title="inductive">stackframe</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">m</span> : <a class="idref" href="vericert.verilog.Verilog.html#module"><span class="id" title="record">module</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">st</span> : <a class="idref" href="vericert.verilog.Verilog.html#node"><span class="id" title="definition">node</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">reg_assoc</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_reg"><span class="id" title="definition">assocmap_reg</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">arr_assoc</span> : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a>), <a class="idref" href="vericert.verilog.Verilog.html#state"><span class="id" title="inductive">state</span></a><br/>
| <a name="Returnstate"><span class="id" title="constructor">Returnstate</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> (<span class="id" title="var">res</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stackframe"><span class="id" title="inductive">stackframe</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">v</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>), <a class="idref" href="vericert.verilog.Verilog.html#state"><span class="id" title="inductive">state</span></a><br/>
| <a name="Callstate"><span class="id" title="constructor">Callstate</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> (<span class="id" title="var">stack</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stackframe"><span class="id" title="inductive">stackframe</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">m</span> : <a class="idref" href="vericert.verilog.Verilog.html#module"><span class="id" title="record">module</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="var">args</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>), <a class="idref" href="vericert.verilog.Verilog.html#state"><span class="id" title="inductive">state</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="binop_run"><span class="id" title="definition">binop_run</span></a> (<span class="id" title="var">op</span> : <a class="idref" href="vericert.verilog.Verilog.html#binop"><span class="id" title="inductive">binop</span></a>) (<span class="id" title="var">v1</span> <span class="id" title="var">v2</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#op"><span class="id" title="variable">op</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vadd"><span class="id" title="constructor">Vadd</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.add</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vsub"><span class="id" title="constructor">Vsub</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.sub</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vmul"><span class="id" title="constructor">Vmul</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.mul</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vdiv"><span class="id" title="constructor">Vdiv</span></a> =&gt; <span class="id" title="keyword">if</span> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <span class="id" title="definition">Int.zero</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#081ff67d3116402bb680e8692aa39185"><span class="id" title="notation">||</span></a> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> (<span class="id" title="definition">Int.repr</span> <span class="id" title="definition">Int.min_signed</span>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#9ddeac0ab66152bd1d64bedb507a795e"><span class="id" title="notation">&amp;&amp;</span></a> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <span class="id" title="definition">Int.mone</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">then</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">else</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.divs</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vdivu"><span class="id" title="constructor">Vdivu</span></a> =&gt; <span class="id" title="keyword">if</span> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <span class="id" title="definition">Int.zero</span> <span class="id" title="keyword">then</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> <span class="id" title="keyword">else</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.divu</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vmod"><span class="id" title="constructor">Vmod</span></a> =&gt; <span class="id" title="keyword">if</span> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <span class="id" title="definition">Int.zero</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#081ff67d3116402bb680e8692aa39185"><span class="id" title="notation">||</span></a> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> (<span class="id" title="definition">Int.repr</span> <span class="id" title="definition">Int.min_signed</span>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#9ddeac0ab66152bd1d64bedb507a795e"><span class="id" title="notation">&amp;&amp;</span></a> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <span class="id" title="definition">Int.mone</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">then</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">else</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.mods</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vmodu"><span class="id" title="constructor">Vmodu</span></a> =&gt; <span class="id" title="keyword">if</span> <span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <span class="id" title="definition">Int.zero</span> <span class="id" title="keyword">then</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> <span class="id" title="keyword">else</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.modu</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vlt"><span class="id" title="constructor">Vlt</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<span class="id" title="definition">Int.lt</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vltu"><span class="id" title="constructor">Vltu</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<span class="id" title="definition">Int.ltu</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vgt"><span class="id" title="constructor">Vgt</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<span class="id" title="definition">Int.lt</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a>))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vgtu"><span class="id" title="constructor">Vgtu</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<span class="id" title="definition">Int.ltu</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a>))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vle"><span class="id" title="constructor">Vle</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#negb"><span class="id" title="definition">negb</span></a> (<span class="id" title="definition">Int.lt</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a>)))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vleu"><span class="id" title="constructor">Vleu</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#negb"><span class="id" title="definition">negb</span></a> (<span class="id" title="definition">Int.ltu</span> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a>)))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vge"><span class="id" title="constructor">Vge</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#negb"><span class="id" title="definition">negb</span></a> (<span class="id" title="definition">Int.lt</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vgeu"><span class="id" title="constructor">Vgeu</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#negb"><span class="id" title="definition">negb</span></a> (<span class="id" title="definition">Int.ltu</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Veq"><span class="id" title="constructor">Veq</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vne"><span class="id" title="constructor">Vne</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#boolToValue"><span class="id" title="definition">boolToValue</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#negb"><span class="id" title="definition">negb</span></a> (<span class="id" title="definition">Int.eq</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)))<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vand"><span class="id" title="constructor">Vand</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.and</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vor"><span class="id" title="constructor">Vor</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.or</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vxor"><span class="id" title="constructor">Vxor</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.xor</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vshl"><span class="id" title="constructor">Vshl</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.shl</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vshr"><span class="id" title="constructor">Vshr</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.shr</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vshru"><span class="id" title="constructor">Vshru</span></a> =&gt; <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="definition">Int.shru</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v2"><span class="id" title="variable">v2</span></a>)<br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="unop_run"><span class="id" title="definition">unop_run</span></a> (<span class="id" title="var">op</span> : <a class="idref" href="vericert.verilog.Verilog.html#unop"><span class="id" title="inductive">unop</span></a>) (<span class="id" title="var">v1</span> : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) : <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#op"><span class="id" title="variable">op</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vneg"><span class="id" title="constructor">Vneg</span></a> =&gt; <span class="id" title="definition">Int.neg</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a><br/>
&nbsp;&nbsp;| <a class="idref" href="vericert.verilog.Verilog.html#Vnot"><span class="id" title="constructor">Vnot</span></a> =&gt; <span class="id" title="definition">Int.not</span> <a class="idref" href="vericert.verilog.Verilog.html#v1"><span class="id" title="variable">v1</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="expr_runp"><span class="id" title="inductive">expr_runp</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="definition">fext</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#assocmap"><span class="id" title="definition">assocmap</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
&nbsp;&nbsp;| <a name="erun_Vlit"><span class="id" title="constructor">erun_Vlit</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">fext</span> <span class="id" title="var">reg</span> <span class="id" title="var">stack</span> <span class="id" title="var">v</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vlit"><span class="id" title="constructor">Vlit</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a><br/>
&nbsp;&nbsp;| <a name="erun_Vvar"><span class="id" title="constructor">erun_Vvar</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">fext</span> <span class="id" title="var">reg</span> <span class="id" title="var">stack</span> <span class="id" title="var">v</span> <span class="id" title="var">r</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a><a class="idref" href="vericert.verilog.AssocMap.html#ceb7878324a2abb8b2be8d4514ee9de3"><span class="id" title="notation">#</span></a><a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vvar"><span class="id" title="constructor">Vvar</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a><br/>
&nbsp;&nbsp;| <a name="erun_Vvari"><span class="id" title="constructor">erun_Vvari</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">fext</span> <span class="id" title="var">reg</span> <span class="id" title="var">stack</span> <span class="id" title="var">v</span> <span class="id" title="var">iexp</span> <span class="id" title="var">i</span> <span class="id" title="var">r</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#iexp"><span class="id" title="variable">iexp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#arr_assocmap_lookup"><span class="id" title="definition">arr_assocmap_lookup</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#valueToNat"><span class="id" title="definition">valueToNat</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vvari"><span class="id" title="constructor">Vvari</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#iexp"><span class="id" title="variable">iexp</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a><br/>
&nbsp;&nbsp;| <a name="erun_Vbinop"><span class="id" title="constructor">erun_Vbinop</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">fext</span> <span class="id" title="var">reg</span> <span class="id" title="var">stack</span> <span class="id" title="var">op</span> <span class="id" title="var">l</span> <span class="id" title="var">r</span> <span class="id" title="var">lv</span> <span class="id" title="var">rv</span> <span class="id" title="var">resv</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#l"><span class="id" title="variable">l</span></a> <a class="idref" href="vericert.verilog.Verilog.html#lv"><span class="id" title="variable">lv</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rv"><span class="id" title="variable">rv</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#resv"><span class="id" title="variable">resv</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#binop_run"><span class="id" title="definition">binop_run</span></a> <a class="idref" href="vericert.verilog.Verilog.html#op"><span class="id" title="variable">op</span></a> <a class="idref" href="vericert.verilog.Verilog.html#lv"><span class="id" title="variable">lv</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rv"><span class="id" title="variable">rv</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vbinop"><span class="id" title="constructor">Vbinop</span></a> <a class="idref" href="vericert.verilog.Verilog.html#op"><span class="id" title="variable">op</span></a> <a class="idref" href="vericert.verilog.Verilog.html#l"><span class="id" title="variable">l</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#resv"><span class="id" title="variable">resv</span></a><br/>
&nbsp;&nbsp;| <a name="erun_Vunop"><span class="id" title="constructor">erun_Vunop</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">fext</span> <span class="id" title="var">reg</span> <span class="id" title="var">stack</span> <span class="id" title="var">u</span> <span class="id" title="var">vu</span> <span class="id" title="var">op</span> <span class="id" title="var">oper</span> <span class="id" title="var">resv</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#u"><span class="id" title="variable">u</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vu"><span class="id" title="variable">vu</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#oper"><span class="id" title="variable">oper</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#unop_run"><span class="id" title="definition">unop_run</span></a> <a class="idref" href="vericert.verilog.Verilog.html#op"><span class="id" title="variable">op</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#resv"><span class="id" title="variable">resv</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#oper"><span class="id" title="variable">oper</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vu"><span class="id" title="variable">vu</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vunop"><span class="id" title="constructor">Vunop</span></a> <a class="idref" href="vericert.verilog.Verilog.html#op"><span class="id" title="variable">op</span></a> <a class="idref" href="vericert.verilog.Verilog.html#u"><span class="id" title="variable">u</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#resv"><span class="id" title="variable">resv</span></a><br/>
&nbsp;&nbsp;| <a name="erun_Vternary_true"><span class="id" title="constructor">erun_Vternary_true</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">fext</span> <span class="id" title="var">reg</span> <span class="id" title="var">stack</span> <span class="id" title="var">c</span> <span class="id" title="var">ts</span> <span class="id" title="var">fs</span> <span class="id" title="var">vc</span> <span class="id" title="var">vt</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ts"><span class="id" title="variable">ts</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vt"><span class="id" title="variable">vt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.ValueInt.html#valueToBool"><span class="id" title="definition">valueToBool</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#true"><span class="id" title="constructor">true</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vternary"><span class="id" title="constructor">Vternary</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ts"><span class="id" title="variable">ts</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fs"><span class="id" title="variable">fs</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#vt"><span class="id" title="variable">vt</span></a><br/>
&nbsp;&nbsp;| <a name="erun_Vternary_false"><span class="id" title="constructor">erun_Vternary_false</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">fext</span> <span class="id" title="var">reg</span> <span class="id" title="var">stack</span> <span class="id" title="var">c</span> <span class="id" title="var">ts</span> <span class="id" title="var">fs</span> <span class="id" title="var">vc</span> <span class="id" title="var">vf</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fs"><span class="id" title="variable">fs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vf"><span class="id" title="variable">vf</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.ValueInt.html#valueToBool"><span class="id" title="definition">valueToBool</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#false"><span class="id" title="constructor">false</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="variable">fext</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="variable">reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stack"><span class="id" title="variable">stack</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vternary"><span class="id" title="constructor">Vternary</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ts"><span class="id" title="variable">ts</span></a> <a class="idref" href="vericert.verilog.Verilog.html#fs"><span class="id" title="variable">fs</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#vf"><span class="id" title="variable">vf</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="handle_opt"><span class="id" title="definition">handle_opt</span></a> {<span class="id" title="var">A</span> : <span class="id" title="keyword">Type</span>} (<span class="id" title="var">err</span> : <span class="id" title="definition">errmsg</span>) (<span class="id" title="var">val</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#A"><span class="id" title="variable">A</span></a>)<br/>
&nbsp;&nbsp;: <span class="id" title="inductive">res</span> <a class="idref" href="vericert.verilog.Verilog.html#A"><span class="id" title="variable">A</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#val"><span class="id" title="variable">val</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">a</span> =&gt; <span class="id" title="constructor">OK</span> <span class="id" title="var">a</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> =&gt; <span class="id" title="constructor">Error</span> <a class="idref" href="vericert.verilog.Verilog.html#err"><span class="id" title="variable">err</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="handle_def"><span class="id" title="definition">handle_def</span></a> {<span class="id" title="var">A</span> : <span class="id" title="keyword">Type</span>} (<span class="id" title="var">a</span> : <a class="idref" href="vericert.verilog.Verilog.html#A"><span class="id" title="variable">A</span></a>) (<span class="id" title="var">val</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#option"><span class="id" title="inductive">option</span></a> <a class="idref" href="vericert.verilog.Verilog.html#A"><span class="id" title="variable">A</span></a>)<br/>
&nbsp;&nbsp;: <span class="id" title="inductive">res</span> <a class="idref" href="vericert.verilog.Verilog.html#A"><span class="id" title="variable">A</span></a> :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#val"><span class="id" title="variable">val</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <span class="id" title="var">a'</span> =&gt; <span class="id" title="constructor">OK</span> <span class="id" title="var">a'</span><br/>
&nbsp;&nbsp;| <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> =&gt; <span class="id" title="constructor">OK</span> <a class="idref" href="vericert.verilog.Verilog.html#a"><span class="id" title="variable">a</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>

<br/>

<br/>

<br/>
</div>

<div class="doc">
Return the location of the lhs of an assignment. 
</div>
<div class="code">

<br/>
<span class="id" title="keyword">Inductive</span> <a name="location"><span class="id" title="inductive">location</span></a> : <span class="id" title="keyword">Type</span> :=<br/>
| <a name="LocReg"><span class="id" title="constructor">LocReg</span></a> (<span class="id" title="var">_</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>)<br/>
| <a name="LocArray"><span class="id" title="constructor">LocArray</span></a> (<span class="id" title="var">_</span> : <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) (<span class="id" title="var">_</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nat"><span class="id" title="inductive">nat</span></a>).<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="location_is"><span class="id" title="inductive">location_is</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="definition">fext</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#assocmap"><span class="id" title="definition">assocmap</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#expr"><span class="id" title="inductive">expr</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#location"><span class="id" title="inductive">location</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
| <a name="Base"><span class="id" title="constructor">Base</span></a> : <span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">r</span>, <a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vvar"><span class="id" title="constructor">Vvar</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a>) (<a class="idref" href="vericert.verilog.Verilog.html#LocReg"><span class="id" title="constructor">LocReg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a>)<br/>
| <a name="Indexed"><span class="id" title="constructor">Indexed</span></a> : <span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">r</span> <span class="id" title="var">iexp</span> <span class="id" title="var">iv</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="vericert.verilog.Verilog.html#iexp"><span class="id" title="variable">iexp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#iv"><span class="id" title="variable">iv</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vvari"><span class="id" title="constructor">Vvari</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#iexp"><span class="id" title="variable">iexp</span></a>) (<a class="idref" href="vericert.verilog.Verilog.html#LocArray"><span class="id" title="constructor">LocArray</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#valueToNat"><span class="id" title="definition">valueToNat</span></a> <a class="idref" href="vericert.verilog.Verilog.html#iv"><span class="id" title="variable">iv</span></a>)).<br/>

<br/>

<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a>: <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="definition">fext</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt"><span class="id" title="inductive">stmnt</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
| <a name="stmnt_runp_Vskip"><span class="id" title="constructor">stmnt_runp_Vskip</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">ar</span> <span class="id" title="var">al</span>, <a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ar"><span class="id" title="variable">ar</span></a> <a class="idref" href="vericert.verilog.Verilog.html#al"><span class="id" title="variable">al</span></a> <a class="idref" href="vericert.verilog.Verilog.html#Vskip"><span class="id" title="constructor">Vskip</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ar"><span class="id" title="variable">ar</span></a> <a class="idref" href="vericert.verilog.Verilog.html#al"><span class="id" title="variable">al</span></a><br/>
| <a name="stmnt_runp_Vseq"><span class="id" title="constructor">stmnt_runp_Vseq</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">st1</span> <span class="id" title="var">st2</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span> <span class="id" title="var">asr2</span> <span class="id" title="var">asa2</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st1"><span class="id" title="variable">st1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st2"><span class="id" title="variable">st2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr2"><span class="id" title="variable">asr2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa2"><span class="id" title="variable">asa2</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vseq"><span class="id" title="constructor">Vseq</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st1"><span class="id" title="variable">st1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st2"><span class="id" title="variable">st2</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asr2"><span class="id" title="variable">asr2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa2"><span class="id" title="variable">asa2</span></a><br/>
| <a name="stmnt_runp_Vcond_true"><span class="id" title="constructor">stmnt_runp_Vcond_true</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span> <span class="id" title="var">f</span> <span class="id" title="var">c</span> <span class="id" title="var">vc</span> <span class="id" title="var">stt</span> <span class="id" title="var">stf</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.ValueInt.html#valueToBool"><span class="id" title="definition">valueToBool</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#true"><span class="id" title="constructor">true</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stt"><span class="id" title="variable">stt</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vcond"><span class="id" title="constructor">Vcond</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stt"><span class="id" title="variable">stt</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stf"><span class="id" title="variable">stf</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a><br/>
| <a name="stmnt_runp_Vcond_false"><span class="id" title="constructor">stmnt_runp_Vcond_false</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span> <span class="id" title="var">f</span> <span class="id" title="var">c</span> <span class="id" title="var">vc</span> <span class="id" title="var">stt</span> <span class="id" title="var">stf</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.ValueInt.html#valueToBool"><span class="id" title="definition">valueToBool</span></a> <a class="idref" href="vericert.verilog.Verilog.html#vc"><span class="id" title="variable">vc</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#false"><span class="id" title="constructor">false</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stf"><span class="id" title="variable">stf</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vcond"><span class="id" title="constructor">Vcond</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stt"><span class="id" title="variable">stt</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stf"><span class="id" title="variable">stf</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a><br/>
| <a name="stmnt_runp_Vcase_nomatch"><span class="id" title="constructor">stmnt_runp_Vcase_nomatch</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">e</span> <span class="id" title="var">ve</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">f</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span> <span class="id" title="var">me</span> <span class="id" title="var">mve</span> <span class="id" title="var">sc</span> <span class="id" title="var">cs</span> <span class="id" title="var">def</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ve"><span class="id" title="variable">ve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#me"><span class="id" title="variable">me</span></a> <a class="idref" href="vericert.verilog.Verilog.html#mve"><span class="id" title="variable">mve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mve"><span class="id" title="variable">mve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#a0a5068f83a704fcfbda8cd473a6cfea"><span class="id" title="notation">&lt;&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ve"><span class="id" title="variable">ve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vcase"><span class="id" title="constructor">Vcase</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#cs"><span class="id" title="variable">cs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#def"><span class="id" title="variable">def</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vcase"><span class="id" title="constructor">Vcase</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079"><span class="id" title="notation">(</span></a><a class="idref" href="vericert.verilog.Verilog.html#me"><span class="id" title="variable">me</span></a><a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079"><span class="id" title="notation">,</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sc"><span class="id" title="variable">sc</span></a><a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079"><span class="id" title="notation">)</span></a><a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#cbcf67aac0c2a85b8d93d37de9969adf"><span class="id" title="notation">::</span></a><a class="idref" href="vericert.verilog.Verilog.html#cs"><span class="id" title="variable">cs</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#def"><span class="id" title="variable">def</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a><br/>
| <a name="stmnt_runp_Vcase_match"><span class="id" title="constructor">stmnt_runp_Vcase_match</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">e</span> <span class="id" title="var">ve</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">f</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span> <span class="id" title="var">me</span> <span class="id" title="var">mve</span> <span class="id" title="var">sc</span> <span class="id" title="var">cs</span> <span class="id" title="var">def</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ve"><span class="id" title="variable">ve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#me"><span class="id" title="variable">me</span></a> <a class="idref" href="vericert.verilog.Verilog.html#mve"><span class="id" title="variable">mve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mve"><span class="id" title="variable">mve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ve"><span class="id" title="variable">ve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sc"><span class="id" title="variable">sc</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vcase"><span class="id" title="constructor">Vcase</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079"><span class="id" title="notation">(</span></a><a class="idref" href="vericert.verilog.Verilog.html#me"><span class="id" title="variable">me</span></a><a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079"><span class="id" title="notation">,</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sc"><span class="id" title="variable">sc</span></a><a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#e6756e10c36f149b18b4a8741ed83079"><span class="id" title="notation">)</span></a><a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#cbcf67aac0c2a85b8d93d37de9969adf"><span class="id" title="notation">::</span></a><a class="idref" href="vericert.verilog.Verilog.html#cs"><span class="id" title="variable">cs</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#def"><span class="id" title="variable">def</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a><br/>
| <a name="stmnt_runp_Vcase_default"><span class="id" title="constructor">stmnt_runp_Vcase_default</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span> <span class="id" title="var">f</span> <span class="id" title="var">st</span> <span class="id" title="var">e</span> <span class="id" title="var">ve</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ve"><span class="id" title="variable">ve</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vcase"><span class="id" title="constructor">Vcase</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nil"><span class="id" title="constructor">nil</span></a> (<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a>)) <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a><br/>
| <a name="stmnt_runp_Vblock_reg"><span class="id" title="constructor">stmnt_runp_Vblock_reg</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">lhs</span> <span class="id" title="var">r</span> <span class="id" title="var">rhs</span> <span class="id" title="var">rhsval</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">f</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#LocReg"><span class="id" title="constructor">LocReg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#Vblock"><span class="id" title="constructor">Vblock</span></a> <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#block_reg"><span class="id" title="definition">block_reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a><br/>
| <a name="stmnt_runp_Vnonblock_reg"><span class="id" title="constructor">stmnt_runp_Vnonblock_reg</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">lhs</span> <span class="id" title="var">r</span> <span class="id" title="var">rhs</span> <span class="id" title="var">rhsval</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">f</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#LocReg"><span class="id" title="constructor">LocReg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#Vnonblock"><span class="id" title="constructor">Vnonblock</span></a> <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#nonblock_reg"><span class="id" title="definition">nonblock_reg</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a><br/>
| <a name="stmnt_runp_Vblock_arr"><span class="id" title="constructor">stmnt_runp_Vblock_arr</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">lhs</span> <span class="id" title="var">r</span> <span class="id" title="var">i</span> <span class="id" title="var">rhs</span> <span class="id" title="var">rhsval</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">f</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#LocArray"><span class="id" title="constructor">LocArray</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#Vblock"><span class="id" title="constructor">Vblock</span></a> <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#block_arr"><span class="id" title="definition">block_arr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a>)<br/>
| <a name="stmnt_runp_Vnonblock_arr"><span class="id" title="constructor">stmnt_runp_Vnonblock_arr</span></a>:<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">lhs</span> <span class="id" title="var">r</span> <span class="id" title="var">i</span> <span class="id" title="var">rhs</span> <span class="id" title="var">rhsval</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">f</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#LocArray"><span class="id" title="constructor">LocArray</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#assoc_blocking"><span class="id" title="projection">assoc_blocking</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#Vnonblock"><span class="id" title="constructor">Vnonblock</span></a> <a class="idref" href="vericert.verilog.Verilog.html#lhs"><span class="id" title="variable">lhs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhs"><span class="id" title="variable">rhs</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#nonblock_arr"><span class="id" title="definition">nonblock_arr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="vericert.verilog.Verilog.html#rhsval"><span class="id" title="variable">rhsval</span></a>).<br/>

<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="definition">fext</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#module_item"><span class="id" title="inductive">module_item</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
| <a name="mi_stepp_Valways"><span class="id" title="constructor">mi_stepp_Valways</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">sr0</span> <span class="id" title="var">sa0</span> <span class="id" title="var">st</span> <span class="id" title="var">sr1</span> <span class="id" title="var">sa1</span> <span class="id" title="var">c</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Valways"><span class="id" title="constructor">Valways</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a><br/>
| <a name="mi_stepp_Valways_ff"><span class="id" title="constructor">mi_stepp_Valways_ff</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">sr0</span> <span class="id" title="var">sa0</span> <span class="id" title="var">st</span> <span class="id" title="var">sr1</span> <span class="id" title="var">sa1</span> <span class="id" title="var">c</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Valways_ff"><span class="id" title="constructor">Valways_ff</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a><br/>
| <a name="mi_stepp_Valways_comb"><span class="id" title="constructor">mi_stepp_Valways_comb</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">sr0</span> <span class="id" title="var">sa0</span> <span class="id" title="var">st</span> <span class="id" title="var">sr1</span> <span class="id" title="var">sa1</span> <span class="id" title="var">c</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Valways_comb"><span class="id" title="constructor">Valways_comb</span></a> <a class="idref" href="vericert.verilog.Verilog.html#c"><span class="id" title="variable">c</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a><br/>
| <a name="mi_stepp_Vdecl"><span class="id" title="constructor">mi_stepp_Vdecl</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">sr</span> <span class="id" title="var">sa</span> <span class="id" title="var">d</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr"><span class="id" title="variable">sr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa"><span class="id" title="variable">sa</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Vdeclaration"><span class="id" title="constructor">Vdeclaration</span></a> <a class="idref" href="vericert.verilog.Verilog.html#d"><span class="id" title="variable">d</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#sr"><span class="id" title="variable">sr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa"><span class="id" title="variable">sa</span></a>.<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="mis_stepp"><span class="id" title="inductive">mis_stepp</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#fext"><span class="id" title="definition">fext</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.Verilog.html#module_item"><span class="id" title="inductive">module_item</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg_associations"><span class="id" title="definition">reg_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr_associations"><span class="id" title="definition">arr_associations</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
| <a name="mis_stepp_Cons"><span class="id" title="constructor">mis_stepp_Cons</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">mi</span> <span class="id" title="var">mis</span> <span class="id" title="var">sr0</span> <span class="id" title="var">sa0</span> <span class="id" title="var">sr1</span> <span class="id" title="var">sa1</span> <span class="id" title="var">sr2</span> <span class="id" title="var">sa2</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#mi"><span class="id" title="variable">mi</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mis_stepp"><span class="id" title="inductive">mis_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr1"><span class="id" title="variable">sr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa1"><span class="id" title="variable">sa1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#mis"><span class="id" title="variable">mis</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr2"><span class="id" title="variable">sr2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa2"><span class="id" title="variable">sa2</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mis_stepp"><span class="id" title="inductive">mis_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr0"><span class="id" title="variable">sr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa0"><span class="id" title="variable">sa0</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#mi"><span class="id" title="variable">mi</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#cbcf67aac0c2a85b8d93d37de9969adf"><span class="id" title="notation">::</span></a> <a class="idref" href="vericert.verilog.Verilog.html#mis"><span class="id" title="variable">mis</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#sr2"><span class="id" title="variable">sr2</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa2"><span class="id" title="variable">sa2</span></a><br/>
| <a name="mis_stepp_Nil"><span class="id" title="constructor">mis_stepp_Nil</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">sr</span> <span class="id" title="var">sa</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mis_stepp"><span class="id" title="inductive">mis_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr"><span class="id" title="variable">sr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa"><span class="id" title="variable">sa</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nil"><span class="id" title="constructor">nil</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sr"><span class="id" title="variable">sr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sa"><span class="id" title="variable">sa</span></a>.<br/>

<br/>

<br/>
</div>

<div class="doc">
Resets the module into a known state, so that it can be executed.  This is
assumed to be the starting state of the module, and may have to be changed if
other arguments to the module are also to be supported. 
</div>
<div class="code">

<br/>

<br/>

<br/>

<br/>

<br/>
<span class="id" title="keyword">Fixpoint</span> <a name="init_params"><span class="id" title="definition">init_params</span></a> (<span class="id" title="var">vl</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#value"><span class="id" title="definition">value</span></a>) (<span class="id" title="var">rl</span> : <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#list"><span class="id" title="inductive">list</span></a> <a class="idref" href="vericert.verilog.Verilog.html#reg"><span class="id" title="definition">reg</span></a>) {<span class="id" title="keyword">struct</span> <span class="id" title="var">rl</span>} :=<br/>
&nbsp;&nbsp;<span class="id" title="keyword">match</span> <a class="idref" href="vericert.verilog.Verilog.html#rl"><span class="id" title="variable">rl</span></a>, <a class="idref" href="vericert.verilog.Verilog.html#vl"><span class="id" title="variable">vl</span></a> <span class="id" title="keyword">with</span><br/>
&nbsp;&nbsp;| <span class="id" title="var">r</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#cbcf67aac0c2a85b8d93d37de9969adf"><span class="id" title="notation">::</span></a> <span class="id" title="var">rl'</span>, <span class="id" title="var">v</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#cbcf67aac0c2a85b8d93d37de9969adf"><span class="id" title="notation">::</span></a> <span class="id" title="var">vl'</span> =&gt; <a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.set"><span class="id" title="definition">AssocMap.set</span></a> <span class="id" title="var">r</span> <span class="id" title="var">v</span> (<a class="idref" href="vericert.verilog.Verilog.html#init_params"><span class="id" title="definition">init_params</span></a> <span class="id" title="var">vl'</span> <span class="id" title="var">rl'</span>)<br/>
&nbsp;&nbsp;| <span class="id" title="var">_</span>, <span class="id" title="var">_</span> =&gt; <a class="idref" href="vericert.verilog.AssocMap.html#empty_assocmap"><span class="id" title="definition">empty_assocmap</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">end</span>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="genv"><span class="id" title="definition">genv</span></a> := <span class="id" title="record">Globalenvs.Genv.t</span> <a class="idref" href="vericert.verilog.Verilog.html#fundef"><span class="id" title="definition">fundef</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#unit"><span class="id" title="inductive">unit</span></a>.<br/>
<span class="id" title="keyword">Definition</span> <a name="empty_stack"><span class="id" title="definition">empty_stack</span></a> (<span class="id" title="var">m</span> : <a class="idref" href="vericert.verilog.Verilog.html#module"><span class="id" title="record">module</span></a>) : <a class="idref" href="vericert.verilog.Verilog.html#assocmap_arr"><span class="id" title="definition">assocmap_arr</span></a> :=<br/>
&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.set"><span class="id" title="definition">AssocMap.set</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_stk"><span class="id" title="projection">mod_stk</span></a>) (<a class="idref" href="vericert.verilog.Array.html#arr_repeat"><span class="id" title="definition">Array.arr_repeat</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#None"><span class="id" title="constructor">None</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_stk_len"><span class="id" title="projection">mod_stk_len</span></a>)) (<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.empty"><span class="id" title="definition">AssocMap.empty</span></a> <a class="idref" href="vericert.verilog.Verilog.html#arr"><span class="id" title="definition">arr</span></a>)).<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="step"><span class="id" title="inductive">step</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#genv"><span class="id" title="definition">genv</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#state"><span class="id" title="inductive">state</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="definition">Events.trace</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <a class="idref" href="vericert.verilog.Verilog.html#state"><span class="id" title="inductive">state</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
&nbsp;&nbsp;| <a name="step_module"><span class="id" title="constructor">step_module</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">asr'</span> <span class="id" title="var">asa'</span> <span class="id" title="var">basr1</span> <span class="id" title="var">nasr1</span> <span class="id" title="var">basa1</span> <span class="id" title="var">nasa1</span> <span class="id" title="var">f</span> <span class="id" title="var">stval</span> <span class="id" title="var">pstval</span> <span class="id" title="var">m</span> <span class="id" title="var">sf</span> <span class="id" title="var">st</span> <span class="id" title="var">g</span> <span class="id" title="var">ist</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a><a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!(</span></a><a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_reset"><span class="id" title="projection">mod_reset</span></a>)<a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">)</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#ZToValue"><span class="id" title="definition">ZToValue</span></a> 0) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a><a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!(</span></a><a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_finish"><span class="id" title="projection">mod_finish</span></a>)<a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">)</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#ZToValue"><span class="id" title="definition">ZToValue</span></a> 0) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a><a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!(</span></a><a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_st"><span class="id" title="projection">mod_st</span></a>)<a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">)</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ist"><span class="id" title="variable">ist</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.ValueInt.html#valueToPos"><span class="id" title="definition">valueToPos</span></a> <a class="idref" href="vericert.verilog.Verilog.html#ist"><span class="id" title="variable">ist</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mis_stepp"><span class="id" title="inductive">mis_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#empty_assocmap"><span class="id" title="definition">empty_assocmap</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#empty_stack"><span class="id" title="definition">empty_stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>))<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_body"><span class="id" title="projection">mod_body</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> <a class="idref" href="vericert.verilog.Verilog.html#basr1"><span class="id" title="variable">basr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#nasr1"><span class="id" title="variable">nasr1</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#mkassociations"><span class="id" title="constructor">mkassociations</span></a> <a class="idref" href="vericert.verilog.Verilog.html#basa1"><span class="id" title="variable">basa1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#nasa1"><span class="id" title="variable">nasa1</span></a>)<a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr'"><span class="id" title="variable">asr'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#merge_regs"><span class="id" title="definition">merge_regs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#nasr1"><span class="id" title="variable">nasr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#basr1"><span class="id" title="variable">basr1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asa'"><span class="id" title="variable">asa'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#merge_arrs"><span class="id" title="definition">merge_arrs</span></a> <a class="idref" href="vericert.verilog.Verilog.html#nasa1"><span class="id" title="variable">nasa1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#basa1"><span class="id" title="variable">basa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr'"><span class="id" title="variable">asr'</span></a><a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!(</span></a><a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_st"><span class="id" title="projection">mod_st</span></a>)<a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">)</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stval"><span class="id" title="variable">stval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.ValueInt.html#valueToPos"><span class="id" title="definition">valueToPos</span></a> <a class="idref" href="vericert.verilog.Verilog.html#stval"><span class="id" title="variable">stval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#pstval"><span class="id" title="variable">pstval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#step"><span class="id" title="inductive">step</span></a> <a class="idref" href="vericert.verilog.Verilog.html#g"><span class="id" title="variable">g</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#State"><span class="id" title="constructor">State</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sf"><span class="id" title="variable">sf</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>) <span class="id" title="definition">Events.E0</span> (<a class="idref" href="vericert.verilog.Verilog.html#State"><span class="id" title="constructor">State</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sf"><span class="id" title="variable">sf</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#pstval"><span class="id" title="variable">pstval</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr'"><span class="id" title="variable">asr'</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa'"><span class="id" title="variable">asa'</span></a>)<br/>
| <a name="step_finish"><span class="id" title="constructor">step_finish</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">sf</span> <span class="id" title="var">retval</span> <span class="id" title="var">m</span> <span class="id" title="var">st</span> <span class="id" title="var">g</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a><a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!(</span></a><a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_finish"><span class="id" title="projection">mod_finish</span></a>)<a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">)</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<a class="idref" href="vericert.verilog.ValueInt.html#ZToValue"><span class="id" title="definition">ZToValue</span></a> 1) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a><a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">!(</span></a><a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_return"><span class="id" title="projection">mod_return</span></a>)<a class="idref" href="vericert.verilog.AssocMap.html#5cb4d53e861a5676b6c223a42f9613e2"><span class="id" title="notation">)</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#retval"><span class="id" title="variable">retval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#step"><span class="id" title="inductive">step</span></a> <a class="idref" href="vericert.verilog.Verilog.html#g"><span class="id" title="variable">g</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#State"><span class="id" title="constructor">State</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sf"><span class="id" title="variable">sf</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#st"><span class="id" title="variable">st</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>) <span class="id" title="definition">Events.E0</span> (<a class="idref" href="vericert.verilog.Verilog.html#Returnstate"><span class="id" title="constructor">Returnstate</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sf"><span class="id" title="variable">sf</span></a> <a class="idref" href="vericert.verilog.Verilog.html#retval"><span class="id" title="variable">retval</span></a>)<br/>
| <a name="step_call"><span class="id" title="constructor">step_call</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">g</span> <span class="id" title="var">res</span> <span class="id" title="var">m</span> <span class="id" title="var">args</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#step"><span class="id" title="inductive">step</span></a> <a class="idref" href="vericert.verilog.Verilog.html#g"><span class="id" title="variable">g</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Callstate"><span class="id" title="constructor">Callstate</span></a> <a class="idref" href="vericert.verilog.Verilog.html#res"><span class="id" title="variable">res</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#args"><span class="id" title="variable">args</span></a>) <span class="id" title="definition">Events.E0</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#State"><span class="id" title="constructor">State</span></a> <a class="idref" href="vericert.verilog.Verilog.html#res"><span class="id" title="variable">res</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_entrypoint"><span class="id" title="projection">mod_entrypoint</span></a>)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.set"><span class="id" title="definition">AssocMap.set</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#mod_reset"><span class="id" title="projection">mod_reset</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>) (<a class="idref" href="vericert.verilog.ValueInt.html#ZToValue"><span class="id" title="definition">ZToValue</span></a> 0)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.set"><span class="id" title="definition">AssocMap.set</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#mod_finish"><span class="id" title="projection">mod_finish</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>) (<a class="idref" href="vericert.verilog.ValueInt.html#ZToValue"><span class="id" title="definition">ZToValue</span></a> 0)<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.AssocMap.html#AssocMap.set"><span class="id" title="definition">AssocMap.set</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_st"><span class="id" title="projection">mod_st</span></a>) (<a class="idref" href="vericert.verilog.ValueInt.html#posToValue"><span class="id" title="definition">posToValue</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_entrypoint"><span class="id" title="projection">mod_entrypoint</span></a>))<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#init_params"><span class="id" title="definition">init_params</span></a> <a class="idref" href="vericert.verilog.Verilog.html#args"><span class="id" title="variable">args</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>.(<a class="idref" href="vericert.verilog.Verilog.html#mod_args"><span class="id" title="projection">mod_args</span></a>)))))<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#empty_stack"><span class="id" title="definition">empty_stack</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>))<br/>
| <a name="step_return"><span class="id" title="constructor">step_return</span></a> :<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">g</span> <span class="id" title="var">m</span> <span class="id" title="var">asr</span> <span class="id" title="var">i</span> <span class="id" title="var">r</span> <span class="id" title="var">sf</span> <span class="id" title="var">pc</span> <span class="id" title="var">mst</span> <span class="id" title="var">asa</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mst"><span class="id" title="variable">mst</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#mod_st"><span class="id" title="projection">mod_st</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#step"><span class="id" title="inductive">step</span></a> <a class="idref" href="vericert.verilog.Verilog.html#g"><span class="id" title="variable">g</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Returnstate"><span class="id" title="constructor">Returnstate</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Stackframe"><span class="id" title="constructor">Stackframe</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#pc"><span class="id" title="variable">pc</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#cbcf67aac0c2a85b8d93d37de9969adf"><span class="id" title="notation">::</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sf"><span class="id" title="variable">sf</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a>) <span class="id" title="definition">Events.E0</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<a class="idref" href="vericert.verilog.Verilog.html#State"><span class="id" title="constructor">State</span></a> <a class="idref" href="vericert.verilog.Verilog.html#sf"><span class="id" title="variable">sf</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#pc"><span class="id" title="variable">pc</span></a> (<a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">(</span></a><a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">#</span></a> <a class="idref" href="vericert.verilog.Verilog.html#mst"><span class="id" title="variable">mst</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">&lt;-</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">(</span></a><a class="idref" href="vericert.verilog.ValueInt.html#posToValue"><span class="id" title="definition">posToValue</span></a> <a class="idref" href="vericert.verilog.Verilog.html#pc"><span class="id" title="variable">pc</span></a><a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">))</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">#</span></a> <a class="idref" href="vericert.verilog.Verilog.html#r"><span class="id" title="variable">r</span></a> <a class="idref" href="vericert.verilog.AssocMap.html#234fe118c370356b8c1766a72259c496"><span class="id" title="notation">&lt;-</span></a> <a class="idref" href="vericert.verilog.Verilog.html#i"><span class="id" title="variable">i</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a>).<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="initial_state"><span class="id" title="inductive">initial_state</span></a> (<span class="id" title="var">p</span>: <a class="idref" href="vericert.verilog.Verilog.html#program"><span class="id" title="definition">program</span></a>): <a class="idref" href="vericert.verilog.Verilog.html#state"><span class="id" title="inductive">state</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
&nbsp;&nbsp;| <a name="initial_state_intro"><span class="id" title="constructor">initial_state_intro</span></a>: <span class="id" title="keyword">forall</span> <span class="id" title="var">b</span> <span class="id" title="var">m0</span> <span class="id" title="var">m</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="keyword">let</span> <span class="id" title="var">ge</span> := <span class="id" title="definition">Globalenvs.Genv.globalenv</span> <a class="idref" href="vericert.verilog.Verilog.html#p"><span class="id" title="variable">p</span></a> <span class="id" title="tactic">in</span><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="definition">Globalenvs.Genv.init_mem</span> <a class="idref" href="vericert.verilog.Verilog.html#p"><span class="id" title="variable">p</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m0"><span class="id" title="variable">m0</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="definition">Globalenvs.Genv.find_symbol</span> <a class="idref" href="vericert.verilog.Verilog.html#ge"><span class="id" title="variable">ge</span></a> <a class="idref" href="vericert.verilog.Verilog.html#p"><span class="id" title="variable">p</span></a>.(<span class="id" title="projection">AST.prog_main</span>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> <a class="idref" href="vericert.verilog.Verilog.html#b"><span class="id" title="variable">b</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<span class="id" title="definition">Globalenvs.Genv.find_funct_ptr</span> <a class="idref" href="vericert.verilog.Verilog.html#ge"><span class="id" title="variable">ge</span></a> <a class="idref" href="vericert.verilog.Verilog.html#b"><span class="id" title="variable">b</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#Some"><span class="id" title="constructor">Some</span></a> (<span class="id" title="constructor">AST.Internal</span> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>) <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#initial_state"><span class="id" title="inductive">initial_state</span></a> <a class="idref" href="vericert.verilog.Verilog.html#p"><span class="id" title="variable">p</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Callstate"><span class="id" title="constructor">Callstate</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nil"><span class="id" title="constructor">nil</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nil"><span class="id" title="constructor">nil</span></a>).<br/>

<br/>
<span class="id" title="keyword">Inductive</span> <a name="final_state"><span class="id" title="inductive">final_state</span></a> : <a class="idref" href="vericert.verilog.Verilog.html#state"><span class="id" title="inductive">state</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="abbreviation">Integers.int</span> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a> <span class="id" title="keyword">Prop</span> :=<br/>
| <a name="final_state_intro"><span class="id" title="constructor">final_state_intro</span></a> : <span class="id" title="keyword">forall</span> <span class="id" title="var">retval</span> <span class="id" title="var">retvali</span>,<br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#retvali"><span class="id" title="variable">retvali</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.ValueInt.html#valueToInt"><span class="id" title="definition">valueToInt</span></a> <a class="idref" href="vericert.verilog.Verilog.html#retval"><span class="id" title="variable">retval</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#final_state"><span class="id" title="inductive">final_state</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#Returnstate"><span class="id" title="constructor">Returnstate</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Datatypes.html#nil"><span class="id" title="constructor">nil</span></a> <a class="idref" href="vericert.verilog.Verilog.html#retval"><span class="id" title="variable">retval</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#retvali"><span class="id" title="variable">retvali</span></a>.<br/>

<br/>
<span class="id" title="keyword">Definition</span> <a name="semantics"><span class="id" title="definition">semantics</span></a> (<span class="id" title="var">m</span> : <a class="idref" href="vericert.verilog.Verilog.html#program"><span class="id" title="definition">program</span></a>) :=<br/>
&nbsp;&nbsp;<span class="id" title="definition">Smallstep.Semantics</span> <a class="idref" href="vericert.verilog.Verilog.html#step"><span class="id" title="inductive">step</span></a> (<a class="idref" href="vericert.verilog.Verilog.html#initial_state"><span class="id" title="inductive">initial_state</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>) <a class="idref" href="vericert.verilog.Verilog.html#final_state"><span class="id" title="inductive">final_state</span></a><br/>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;(<span class="id" title="definition">Globalenvs.Genv.globalenv</span> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a>).<br/>

<br/>
<span class="id" title="keyword">Lemma</span> <a name="expr_runp_determinate"><span class="id" title="lemma">expr_runp_determinate</span></a> :<br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">e</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">v</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">v'</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#expr_runp"><span class="id" title="inductive">expr_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v'"><span class="id" title="variable">v'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#v'"><span class="id" title="variable">v'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#v"><span class="id" title="variable">v</span></a>.<br/>

<br/>
<span class="id" title="keyword">Lemma</span> <a name="location_is_determinate"><span class="id" title="lemma">location_is_determinate</span></a> :<br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">asr</span> <span class="id" title="var">asa</span> <span class="id" title="var">e</span> <span class="id" title="var">l</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#l"><span class="id" title="variable">l</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">l'</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#location_is"><span class="id" title="inductive">location_is</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr"><span class="id" title="variable">asr</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa"><span class="id" title="variable">asa</span></a> <a class="idref" href="vericert.verilog.Verilog.html#e"><span class="id" title="variable">e</span></a> <a class="idref" href="vericert.verilog.Verilog.html#l'"><span class="id" title="variable">l'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#l'"><span class="id" title="variable">l'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#l"><span class="id" title="variable">l</span></a>.<br/>

<br/>
<span class="id" title="keyword">Lemma</span> <a name="stmnt_runp_determinate"><span class="id" title="lemma">stmnt_runp_determinate</span></a> :<br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">s</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#s"><span class="id" title="variable">s</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr1'</span> <span class="id" title="var">asa1'</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#stmnt_runp"><span class="id" title="inductive">stmnt_runp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#s"><span class="id" title="variable">s</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1'"><span class="id" title="variable">asr1'</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1'"><span class="id" title="variable">asa1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr1'"><span class="id" title="variable">asr1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"><span class="id" title="notation">/\</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1'"><span class="id" title="variable">asa1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a>.<br/>

<br/>
<span class="id" title="keyword">Lemma</span> <a name="mi_stepp_determinate"><span class="id" title="lemma">mi_stepp_determinate</span></a> :<br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">m</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr1'</span> <span class="id" title="var">asa1'</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mi_stepp"><span class="id" title="inductive">mi_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1'"><span class="id" title="variable">asr1'</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1'"><span class="id" title="variable">asa1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr1'"><span class="id" title="variable">asr1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"><span class="id" title="notation">/\</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1'"><span class="id" title="variable">asa1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a>.<br/>

<br/>
<span class="id" title="keyword">Lemma</span> <a name="mis_stepp_determinate"><span class="id" title="lemma">mis_stepp_determinate</span></a> :<br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">f</span> <span class="id" title="var">asr0</span> <span class="id" title="var">asa0</span> <span class="id" title="var">m</span> <span class="id" title="var">asr1</span> <span class="id" title="var">asa1</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mis_stepp"><span class="id" title="inductive">mis_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> <span class="id" title="var">asr1'</span> <span class="id" title="var">asa1'</span>,<br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#mis_stepp"><span class="id" title="inductive">mis_stepp</span></a> <a class="idref" href="vericert.verilog.Verilog.html#f"><span class="id" title="variable">f</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr0"><span class="id" title="variable">asr0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa0"><span class="id" title="variable">asa0</span></a> <a class="idref" href="vericert.verilog.Verilog.html#m"><span class="id" title="variable">m</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1'"><span class="id" title="variable">asr1'</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1'"><span class="id" title="variable">asa1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#1c93e43e07fbeaeb6a625cb6614beb5d"><span class="id" title="notation">-&gt;</span></a><br/>
&nbsp;&nbsp;<a class="idref" href="vericert.verilog.Verilog.html#asr1'"><span class="id" title="variable">asr1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asr1"><span class="id" title="variable">asr1</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#ba2b0e492d2b4675a0acf3ea92aabadd"><span class="id" title="notation">/\</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1'"><span class="id" title="variable">asa1'</span></a> <a class="idref" href="http://coq.inria.fr/distrib/V8.11.2/stdlib//Coq.Init.Logic.html#6cd0f7b28b6092304087c7049437bb1a"><span class="id" title="notation">=</span></a> <a class="idref" href="vericert.verilog.Verilog.html#asa1"><span class="id" title="variable">asa1</span></a>.<br/>

<br/>
<span class="id" title="keyword">Lemma</span> <a name="semantics_determinate"><span class="id" title="lemma">semantics_determinate</span></a> :<br/>
&nbsp;&nbsp;<span class="id" title="keyword">forall</span> (<span class="id" title="var">p</span>: <a class="idref" href="vericert.verilog.Verilog.html#program"><span class="id" title="definition">program</span></a>), <span class="id" title="record">Smallstep.determinate</span> (<a class="idref" href="vericert.verilog.Verilog.html#semantics"><span class="id" title="definition">semantics</span></a> <a class="idref" href="vericert.verilog.Verilog.html#p"><span class="id" title="variable">p</span></a>).<br/>
</div>
</div>

<div id="footer">
<hr/><a href="index.html">Index</a><hr/>This page has been generated by <a href="http://coq.inria.fr/">coqdoc</a>
</div>

</div>

</body>
</html>