# Snooping_Protocol
Project in Verilog HDL of an architecture of memory components aiming the implementation of the Snooping coherence protocol

# Component Diagram
![image](https://user-images.githubusercontent.com/110564584/182961823-7b6f6481-0682-4239-97ac-ef1a62fadc51.png)

