INFO: [VRFC 10-2263] Analyzing Verilog file "F:/CircuitosLogicosProgramables/Vivado/Practicas/Practica1/Practica1.sim/sim_1/synth/timing/xsim/lab1_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "F:/CircuitosLogicosProgramables/Vivado/Practicas/Practica1/Practica1.srcs/sim_1/imports/Archivos para la práctica-20181113/lab1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1_tb
