# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab5.srcs/sim_1/imports/new/ClockGen.vhd" \
"../../../../lab5.srcs/sources_1/new/CounterBCD.vhd" \
"../../../../lab5.srcs/sources_1/new/TickCounter.vhd" \
"../../../../lab5.srcs/sim_1/new/tb_CounterBCD.vhd" \

# Do not sort compile order
nosort
