
build/qemu/release/bl31/bl31.elf：     文件格式 elf64-littleaarch64


Disassembly of section .text:

000000000e040000 <bl31_entrypoint>:
 e040000:	aa0003f4 	mov	x20, x0
 e040004:	aa0103f5 	mov	x21, x1
 e040008:	aa0203f6 	mov	x22, x2
 e04000c:	aa0303f7 	mov	x23, x3
 e040010:	1002bf80 	adr	x0, e045800 <sync_exception_sp_el0>
 e040014:	d51ec000 	msr	vbar_el3, x0
 e040018:	d5033fdf 	isb
 e04001c:	940003cf 	bl	e040f58 <reset_handler>
 e040020:	d2820141 	mov	x1, #0x100a                	// #4106
 e040024:	d53e1000 	mrs	x0, sctlr_el3
 e040028:	aa010000 	orr	x0, x0, x1
 e04002c:	d51e1000 	msr	sctlr_el3, x0
 e040030:	d5033fdf 	isb
 e040034:	94000336 	bl	e040d0c <init_cpu_data_ptr>
 e040038:	d2804700 	mov	x0, #0x238                 	// #568
 e04003c:	d51e1100 	msr	scr_el3, x0
 e040040:	d2900000 	mov	x0, #0x8000                	// #32768
 e040044:	f2a01020 	movk	x0, #0x81, lsl #16
 e040048:	d51e1320 	msr	mdcr_el3, x0
 e04004c:	d2801c00 	mov	x0, #0xe0                  	// #224
 e040050:	d51b9c00 	msr	pmcr_el0, x0
 e040054:	d50344ff 	msr	daifclr, #0x4
 e040058:	d2800000 	mov	x0, #0x0                   	// #0
 e04005c:	d51e1140 	msr	cptr_el3, x0
 e040060:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e040064:	d370cc00 	ubfx	x0, x0, #48, #4
 e040068:	f100041f 	cmp	x0, #0x1
 e04006c:	54000061 	b.ne	e040078 <bl31_entrypoint+0x78>  // b.any
 e040070:	d2a02000 	mov	x0, #0x1000000             	// #16777216
 e040074:	d51b42a0 	msr	dit, x0
 e040078:	90000040 	adrp	x0, e048000 <tf_xlat_ctx>
 e04007c:	91000000 	add	x0, x0, #0x0
 e040080:	d00000c1 	adrp	x1, e05a000 <__BL31_END__>
 e040084:	91000021 	add	x1, x1, #0x0
 e040088:	cb000021 	sub	x1, x1, x0
 e04008c:	9400032d 	bl	e040d40 <inv_dcache_range>
 e040090:	90000080 	adrp	x0, e050000 <__STACKS_START__+0x7f80>
 e040094:	91020000 	add	x0, x0, #0x80
 e040098:	d0000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e04009c:	91398021 	add	x1, x1, #0xe60
 e0400a0:	cb000021 	sub	x1, x1, x0
 e0400a4:	94000418 	bl	e041104 <zeromem>
 e0400a8:	b00000c0 	adrp	x0, e059000 <psci_locks>
 e0400ac:	91000000 	add	x0, x0, #0x0
 e0400b0:	b00000c1 	adrp	x1, e059000 <psci_locks>
 e0400b4:	91010021 	add	x1, x1, #0x40
 e0400b8:	cb000021 	sub	x1, x1, x0
 e0400bc:	94000412 	bl	e041104 <zeromem>
 e0400c0:	d50040bf 	msr	spsel, #0x0
 e0400c4:	94000369 	bl	e040e68 <plat_set_my_stack>
 e0400c8:	aa1403e0 	mov	x0, x20
 e0400cc:	aa1503e1 	mov	x1, x21
 e0400d0:	aa1603e2 	mov	x2, x22
 e0400d4:	aa1703e3 	mov	x3, x23
 e0400d8:	94000506 	bl	e0414f0 <bl31_setup>
 e0400dc:	940004a6 	bl	e041374 <bl31_main>
 e0400e0:	90000040 	adrp	x0, e048000 <tf_xlat_ctx>
 e0400e4:	91000000 	add	x0, x0, #0x0
 e0400e8:	90000041 	adrp	x1, e048000 <tf_xlat_ctx>
 e0400ec:	9101b021 	add	x1, x1, #0x6c
 e0400f0:	cb000021 	sub	x1, x1, x0
 e0400f4:	940000c6 	bl	e04040c <clean_dcache_range>
 e0400f8:	90000080 	adrp	x0, e050000 <__STACKS_START__+0x7f80>
 e0400fc:	91020000 	add	x0, x0, #0x80
 e040100:	d0000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e040104:	91398021 	add	x1, x1, #0xe60
 e040108:	cb000021 	sub	x1, x1, x0
 e04010c:	940000c0 	bl	e04040c <clean_dcache_range>
 e040110:	14000297 	b	e040b6c <el3_exit>

000000000e040114 <bl31_warm_entrypoint>:
 e040114:	1002b760 	adr	x0, e045800 <sync_exception_sp_el0>
 e040118:	d51ec000 	msr	vbar_el3, x0
 e04011c:	d5033fdf 	isb
 e040120:	9400038e 	bl	e040f58 <reset_handler>
 e040124:	d2820141 	mov	x1, #0x100a                	// #4106
 e040128:	d53e1000 	mrs	x0, sctlr_el3
 e04012c:	aa010000 	orr	x0, x0, x1
 e040130:	d51e1000 	msr	sctlr_el3, x0
 e040134:	d5033fdf 	isb
 e040138:	940002f5 	bl	e040d0c <init_cpu_data_ptr>
 e04013c:	d2804700 	mov	x0, #0x238                 	// #568
 e040140:	d51e1100 	msr	scr_el3, x0
 e040144:	d2900000 	mov	x0, #0x8000                	// #32768
 e040148:	f2a01020 	movk	x0, #0x81, lsl #16
 e04014c:	d51e1320 	msr	mdcr_el3, x0
 e040150:	d2801c00 	mov	x0, #0xe0                  	// #224
 e040154:	d51b9c00 	msr	pmcr_el0, x0
 e040158:	d50344ff 	msr	daifclr, #0x4
 e04015c:	d2800000 	mov	x0, #0x0                   	// #0
 e040160:	d51e1140 	msr	cptr_el3, x0
 e040164:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e040168:	d370cc00 	ubfx	x0, x0, #48, #4
 e04016c:	f100041f 	cmp	x0, #0x1
 e040170:	54000061 	b.ne	e04017c <bl31_warm_entrypoint+0x68>  // b.any
 e040174:	d2a02000 	mov	x0, #0x1000000             	// #16777216
 e040178:	d51b42a0 	msr	dit, x0
 e04017c:	d50040bf 	msr	spsel, #0x0
 e040180:	9400033a 	bl	e040e68 <plat_set_my_stack>
 e040184:	d2800020 	mov	x0, #0x1                   	// #1
 e040188:	9400008a 	bl	e0403b0 <bl31_plat_enable_mmu>
 e04018c:	940010db 	bl	e0444f8 <psci_warmboot_entrypoint>
 e040190:	14000277 	b	e040b6c <el3_exit>

000000000e040194 <arm_arch_svc_smc_handler>:
 e040194:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e040198:	2a0003e2 	mov	w2, w0
 e04019c:	aa0103e0 	mov	x0, x1
 e0401a0:	910003fd 	mov	x29, sp
 e0401a4:	52800041 	mov	w1, #0x2                   	// #2
 e0401a8:	f9000bf3 	str	x19, [sp, #16]
 e0401ac:	72b00001 	movk	w1, #0x8000, lsl #16
 e0401b0:	aa0603f3 	mov	x19, x6
 e0401b4:	6b01005f 	cmp	w2, w1
 e0401b8:	54000740 	b.eq	e0402a0 <arm_arch_svc_smc_handler+0x10c>  // b.none
 e0401bc:	32010be1 	mov	w1, #0x80000003            	// #-2147483645
 e0401c0:	6b01005f 	cmp	w2, w1
 e0401c4:	540001a2 	b.cs	e0401f8 <arm_arch_svc_smc_handler+0x64>  // b.hs, b.nlast
 e0401c8:	52b00001 	mov	w1, #0x80000000            	// #-2147483648
 e0401cc:	6b01005f 	cmp	w2, w1
 e0401d0:	54000260 	b.eq	e04021c <arm_arch_svc_smc_handler+0x88>  // b.none
 e0401d4:	320107e1 	mov	w1, #0x80000001            	// #-2147483647
 e0401d8:	6b01005f 	cmp	w2, w1
 e0401dc:	54000280 	b.eq	e04022c <arm_arch_svc_smc_handler+0x98>  // b.none
 e0401e0:	2a0203e1 	mov	w1, w2
 e0401e4:	f0000020 	adrp	x0, e047000 <__TEXT_END__>
 e0401e8:	91130400 	add	x0, x0, #0x4c1
 e0401ec:	940012be 	bl	e044ce4 <tf_log>
 e0401f0:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e0401f4:	1400000c 	b	e040224 <arm_arch_svc_smc_handler+0x90>
 e0401f8:	52900020 	mov	w0, #0x8001                	// #32769
 e0401fc:	72afffe0 	movk	w0, #0x7fff, lsl #16
 e040200:	0b000040 	add	w0, w2, w0
 e040204:	7100041f 	cmp	w0, #0x1
 e040208:	54fffec8 	b.hi	e0401e0 <arm_arch_svc_smc_handler+0x4c>  // b.pmore
 e04020c:	aa1303e0 	mov	x0, x19
 e040210:	f9400bf3 	ldr	x19, [sp, #16]
 e040214:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e040218:	d65f03c0 	ret
 e04021c:	d2800040 	mov	x0, #0x2                   	// #2
 e040220:	f2a00020 	movk	x0, #0x1, lsl #16
 e040224:	f9000260 	str	x0, [x19]
 e040228:	17fffff9 	b	e04020c <arm_arch_svc_smc_handler+0x78>
 e04022c:	32013fe1 	mov	w1, #0x80007fff            	// #-2147450881
 e040230:	eb01001f 	cmp	x0, x1
 e040234:	54000320 	b.eq	e040298 <arm_arch_svc_smc_handler+0x104>  // b.none
 e040238:	540001e8 	b.hi	e040274 <arm_arch_svc_smc_handler+0xe0>  // b.pmore
 e04023c:	320107e1 	mov	w1, #0x80000001            	// #-2147483647
 e040240:	eb01001f 	cmp	x0, x1
 e040244:	540000c8 	b.hi	e04025c <arm_arch_svc_smc_handler+0xc8>  // b.pmore
 e040248:	b2407be1 	mov	x1, #0x7fffffff            	// #2147483647
 e04024c:	eb01001f 	cmp	x0, x1
 e040250:	5a9f83e0 	csetm	w0, ls  // ls = plast
 e040254:	93407c00 	sxtw	x0, w0
 e040258:	17fffff3 	b	e040224 <arm_arch_svc_smc_handler+0x90>
 e04025c:	d2800041 	mov	x1, #0x2                   	// #2
 e040260:	f2b00001 	movk	x1, #0x8000, lsl #16
 e040264:	eb01001f 	cmp	x0, x1
 e040268:	54000140 	b.eq	e040290 <arm_arch_svc_smc_handler+0xfc>  // b.none
 e04026c:	12800000 	mov	w0, #0xffffffff            	// #-1
 e040270:	17fffff9 	b	e040254 <arm_arch_svc_smc_handler+0xc0>
 e040274:	320183e1 	mov	w1, #0x80008000            	// #-2147450880
 e040278:	eb01001f 	cmp	x0, x1
 e04027c:	54ffff81 	b.ne	e04026c <arm_arch_svc_smc_handler+0xd8>  // b.any
 e040280:	9400005b 	bl	e0403ec <check_wa_cve_2017_5715>
 e040284:	7100001f 	cmp	w0, #0x0
 e040288:	1a9f17e0 	cset	w0, eq  // eq = none
 e04028c:	17fffff2 	b	e040254 <arm_arch_svc_smc_handler+0xc0>
 e040290:	94000b08 	bl	e042eb0 <plat_is_smccc_feature_available>
 e040294:	17fffff0 	b	e040254 <arm_arch_svc_smc_handler+0xc0>
 e040298:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e04029c:	17ffffee 	b	e040254 <arm_arch_svc_smc_handler+0xc0>
 e0402a0:	f100041f 	cmp	x0, #0x1
 e0402a4:	54000061 	b.ne	e0402b0 <arm_arch_svc_smc_handler+0x11c>  // b.any
 e0402a8:	94000ad8 	bl	e042e08 <plat_get_soc_revision>
 e0402ac:	17ffffea 	b	e040254 <arm_arch_svc_smc_handler+0xc0>
 e0402b0:	b5000060 	cbnz	x0, e0402bc <arm_arch_svc_smc_handler+0x128>
 e0402b4:	94000ad7 	bl	e042e10 <plat_get_soc_version>
 e0402b8:	17ffffe7 	b	e040254 <arm_arch_svc_smc_handler+0xc0>
 e0402bc:	12800040 	mov	w0, #0xfffffffd            	// #-3
 e0402c0:	17ffffe5 	b	e040254 <arm_arch_svc_smc_handler+0xc0>

000000000e0402c4 <_cpu_data_by_index>:
 e0402c4:	d2800801 	mov	x1, #0x40                  	// #64
 e0402c8:	9b017c00 	mul	x0, x0, x1
 e0402cc:	90000081 	adrp	x1, e050000 <__STACKS_START__+0x7f80>
 e0402d0:	91020021 	add	x1, x1, #0x80
 e0402d4:	8b010000 	add	x0, x0, x1
 e0402d8:	d65f03c0 	ret

000000000e0402dc <a53_disable_non_temporal_hint>:
 e0402dc:	aa1e03f1 	mov	x17, x30
 e0402e0:	94000041 	bl	e0403e4 <check_errata_disable_non_temporal_hint>
 e0402e4:	b4000080 	cbz	x0, e0402f4 <a53_disable_non_temporal_hint+0x18>
 e0402e8:	d539f201 	mrs	x1, s3_1_c15_c2_0
 e0402ec:	b2680021 	orr	x1, x1, #0x1000000
 e0402f0:	d519f201 	msr	s3_1_c15_c2_0, x1
 e0402f4:	d65f0220 	ret	x17

000000000e0402f8 <a57_disable_ldnp_overread>:
 e0402f8:	aa1e03f1 	mov	x17, x30
 e0402fc:	94000038 	bl	e0403dc <check_errata_disable_ldnp_overread>
 e040300:	b4000080 	cbz	x0, e040310 <a57_disable_ldnp_overread+0x18>
 e040304:	d539f201 	mrs	x1, s3_1_c15_c2_0
 e040308:	b24c0021 	orr	x1, x1, #0x10000000000000
 e04030c:	d519f201 	msr	s3_1_c15_c2_0, x1
 e040310:	d65f0220 	ret	x17

000000000e040314 <aem_generic_cluster_pwr_dwn>:
 e040314:	d53e1001 	mrs	x1, sctlr_el3
 e040318:	927df821 	and	x1, x1, #0xfffffffffffffffb
 e04031c:	d51e1001 	msr	sctlr_el3, x1
 e040320:	d5033fdf 	isb
 e040324:	d2800020 	mov	x0, #0x1                   	// #1
 e040328:	14000138 	b	e040808 <dcsw_op_all>

000000000e04032c <aem_generic_core_pwr_dwn>:
 e04032c:	d53e1001 	mrs	x1, sctlr_el3
 e040330:	927df821 	and	x1, x1, #0xfffffffffffffffb
 e040334:	d51e1001 	msr	sctlr_el3, x1
 e040338:	d5033fdf 	isb
 e04033c:	d5390021 	mrs	x1, clidr_el1
 e040340:	f27a083f 	tst	x1, #0x1c0
 e040344:	d2800020 	mov	x0, #0x1                   	// #1
 e040348:	540026a0 	b.eq	e04081c <dcsw_op_level1>  // b.none
 e04034c:	aa1e03f2 	mov	x18, x30
 e040350:	94000133 	bl	e04081c <dcsw_op_level1>
 e040354:	aa1203fe 	mov	x30, x18
 e040358:	d2800020 	mov	x0, #0x1                   	// #1
 e04035c:	14000134 	b	e04082c <dcsw_op_level2>

000000000e040360 <asm_print_hex>:
 e040360:	d2800805 	mov	x5, #0x40                  	// #64

000000000e040364 <asm_print_hex_bits>:
 e040364:	aa1e03e3 	mov	x3, x30
 e040368:	d10010a5 	sub	x5, x5, #0x4
 e04036c:	9ac52480 	lsr	x0, x4, x5
 e040370:	92400c00 	and	x0, x0, #0xf
 e040374:	f100281f 	cmp	x0, #0xa
 e040378:	54000043 	b.cc	e040380 <asm_print_hex_bits+0x1c>  // b.lo, b.ul, b.last
 e04037c:	91009c00 	add	x0, x0, #0x27
 e040380:	9100c000 	add	x0, x0, #0x30
 e040384:	94000297 	bl	e040de0 <plat_crash_console_putc>
 e040388:	b5ffff05 	cbnz	x5, e040368 <asm_print_hex_bits+0x4>
 e04038c:	d65f0060 	ret	x3

000000000e040390 <asm_print_newline>:
 e040390:	d2800140 	mov	x0, #0xa                   	// #10
 e040394:	14000293 	b	e040de0 <plat_crash_console_putc>

000000000e040398 <asm_print_str>:
 e040398:	aa1e03e3 	mov	x3, x30
 e04039c:	38401480 	ldrb	w0, [x4], #1
 e0403a0:	b4000060 	cbz	x0, e0403ac <asm_print_str+0x14>
 e0403a4:	9400028f 	bl	e040de0 <plat_crash_console_putc>
 e0403a8:	17fffffd 	b	e04039c <asm_print_str+0x4>
 e0403ac:	d65f0060 	ret	x3

000000000e0403b0 <bl31_plat_enable_mmu>:
 e0403b0:	140001fe 	b	e040ba8 <enable_mmu_direct_el3>

000000000e0403b4 <check_errata_cve_2017_5715>:
 e0403b4:	d2800020 	mov	x0, #0x1                   	// #1
 e0403b8:	d65f03c0 	ret

000000000e0403bc <check_errata_cve_2017_5715>:
 e0403bc:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e0403c0:	d378ec00 	ubfx	x0, x0, #56, #4
 e0403c4:	f100001f 	cmp	x0, #0x0
 e0403c8:	54000061 	b.ne	e0403d4 <check_errata_cve_2017_5715+0x18>  // b.any
 e0403cc:	d2800020 	mov	x0, #0x1                   	// #1
 e0403d0:	d65f03c0 	ret
 e0403d4:	d2800000 	mov	x0, #0x0                   	// #0
 e0403d8:	d65f03c0 	ret

000000000e0403dc <check_errata_disable_ldnp_overread>:
 e0403dc:	d2800241 	mov	x1, #0x12                  	// #18
 e0403e0:	14000105 	b	e0407f4 <cpu_rev_var_ls>

000000000e0403e4 <check_errata_disable_non_temporal_hint>:
 e0403e4:	d2800061 	mov	x1, #0x3                   	// #3
 e0403e8:	14000103 	b	e0407f4 <cpu_rev_var_ls>

000000000e0403ec <check_wa_cve_2017_5715>:
 e0403ec:	d53ed040 	mrs	x0, tpidr_el3
 e0403f0:	f9400800 	ldr	x0, [x0, #16]
 e0403f4:	f9400800 	ldr	x0, [x0, #16]
 e0403f8:	f100001f 	cmp	x0, #0x0
 e0403fc:	54000040 	b.eq	e040404 <check_wa_cve_2017_5715+0x18>  // b.none
 e040400:	d61f0000 	br	x0
 e040404:	d2800000 	mov	x0, #0x0                   	// #0
 e040408:	d65f03c0 	ret

000000000e04040c <clean_dcache_range>:
 e04040c:	b40001a1 	cbz	x1, e040440 <exit_loop_cvac>
 e040410:	d53b0023 	mrs	x3, ctr_el0
 e040414:	d3504c63 	ubfx	x3, x3, #16, #4
 e040418:	d2800082 	mov	x2, #0x4                   	// #4
 e04041c:	9ac32042 	lsl	x2, x2, x3
 e040420:	8b010001 	add	x1, x0, x1
 e040424:	d1000443 	sub	x3, x2, #0x1
 e040428:	8a230000 	bic	x0, x0, x3

000000000e04042c <loop_cvac>:
 e04042c:	d50b7a20 	dc	cvac, x0
 e040430:	8b020000 	add	x0, x0, x2
 e040434:	eb01001f 	cmp	x0, x1
 e040438:	54ffffa3 	b.cc	e04042c <loop_cvac>  // b.lo, b.ul, b.last
 e04043c:	d5033f9f 	dsb	sy

000000000e040440 <exit_loop_cvac>:
 e040440:	d65f03c0 	ret

000000000e040444 <console_pl011_core_flush>:
 e040444:	b9401801 	ldr	w1, [x0, #24]
 e040448:	371fffe1 	tbnz	w1, #3, e040444 <console_pl011_core_flush>
 e04044c:	d65f03c0 	ret

000000000e040450 <console_pl011_core_getc>:
 e040450:	b9401801 	ldr	w1, [x0, #24]
 e040454:	37200081 	tbnz	w1, #4, e040464 <no_char>
 e040458:	b9400001 	ldr	w1, [x0]
 e04045c:	2a0103e0 	mov	w0, w1
 e040460:	d65f03c0 	ret

000000000e040464 <no_char>:
 e040464:	12800000 	mov	w0, #0xffffffff            	// #-1
 e040468:	d65f03c0 	ret

000000000e04046c <console_pl011_core_init>:
 e04046c:	b4000280 	cbz	x0, e0404bc <core_init_fail>
 e040470:	34000261 	cbz	w1, e0404bc <core_init_fail>
 e040474:	34000242 	cbz	w2, e0404bc <core_init_fail>
 e040478:	b9403003 	ldr	w3, [x0, #48]
 e04047c:	52800024 	mov	w4, #0x1                   	// #1
 e040480:	0a240063 	bic	w3, w3, w4
 e040484:	b9003003 	str	w3, [x0, #48]
 e040488:	531e7421 	lsl	w1, w1, #2
 e04048c:	1ac20822 	udiv	w2, w1, w2
 e040490:	53067c41 	lsr	w1, w2, #6
 e040494:	b9002401 	str	w1, [x0, #36]
 e040498:	12001441 	and	w1, w2, #0x3f
 e04049c:	b9002801 	str	w1, [x0, #40]
 e0404a0:	52800e01 	mov	w1, #0x70                  	// #112
 e0404a4:	b9002c01 	str	w1, [x0, #44]
 e0404a8:	b900041f 	str	wzr, [x0, #4]
 e0404ac:	52806021 	mov	w1, #0x301                 	// #769
 e0404b0:	b9003001 	str	w1, [x0, #48]
 e0404b4:	52800020 	mov	w0, #0x1                   	// #1
 e0404b8:	d65f03c0 	ret

000000000e0404bc <core_init_fail>:
 e0404bc:	2a1f03e0 	mov	w0, wzr
 e0404c0:	d65f03c0 	ret

000000000e0404c4 <console_pl011_core_putc>:
 e0404c4:	7100281f 	cmp	w0, #0xa
 e0404c8:	540000a1 	b.ne	e0404dc <console_pl011_core_putc+0x18>  // b.any
 e0404cc:	b9401822 	ldr	w2, [x1, #24]
 e0404d0:	372fffe2 	tbnz	w2, #5, e0404cc <console_pl011_core_putc+0x8>
 e0404d4:	528001a2 	mov	w2, #0xd                   	// #13
 e0404d8:	b9000022 	str	w2, [x1]
 e0404dc:	b9401822 	ldr	w2, [x1, #24]
 e0404e0:	372fffe2 	tbnz	w2, #5, e0404dc <console_pl011_core_putc+0x18>
 e0404e4:	b9000020 	str	w0, [x1]
 e0404e8:	d65f03c0 	ret

000000000e0404ec <console_pl011_flush>:
 e0404ec:	f9401400 	ldr	x0, [x0, #40]
 e0404f0:	17ffffd5 	b	e040444 <console_pl011_core_flush>

000000000e0404f4 <console_pl011_getc>:
 e0404f4:	f9401400 	ldr	x0, [x0, #40]
 e0404f8:	17ffffd6 	b	e040450 <console_pl011_core_getc>

000000000e0404fc <console_pl011_putc>:
 e0404fc:	f9401421 	ldr	x1, [x1, #40]
 e040500:	17fffff1 	b	e0404c4 <console_pl011_core_putc>

000000000e040504 <console_pl011_register>:
 e040504:	aa1e03e7 	mov	x7, x30
 e040508:	aa0303e6 	mov	x6, x3
 e04050c:	b4000246 	cbz	x6, e040554 <register_fail>
 e040510:	f90014c0 	str	x0, [x6, #40]
 e040514:	97ffffd6 	bl	e04046c <console_pl011_core_init>
 e040518:	b40001e0 	cbz	x0, e040554 <register_fail>
 e04051c:	aa0603e0 	mov	x0, x6
 e040520:	aa0703fe 	mov	x30, x7
 e040524:	90000001 	adrp	x1, e040000 <bl31_entrypoint>
 e040528:	9113f021 	add	x1, x1, #0x4fc
 e04052c:	f9000801 	str	x1, [x0, #16]
 e040530:	90000001 	adrp	x1, e040000 <bl31_entrypoint>
 e040534:	9113d021 	add	x1, x1, #0x4f4
 e040538:	f9000c01 	str	x1, [x0, #24]
 e04053c:	90000001 	adrp	x1, e040000 <bl31_entrypoint>
 e040540:	9113b021 	add	x1, x1, #0x4ec
 e040544:	f9001001 	str	x1, [x0, #32]
 e040548:	d28000a1 	mov	x1, #0x5                   	// #5
 e04054c:	f9000401 	str	x1, [x0, #8]
 e040550:	14000567 	b	e041aec <console_register>

000000000e040554 <register_fail>:
 e040554:	d65f00e0 	ret	x7

000000000e040558 <cortex_a53_cluster_pwr_dwn>:
 e040558:	aa1e03f2 	mov	x18, x30
 e04055c:	9400000e 	bl	e040594 <cortex_a53_disable_dcache>
 e040560:	d2800020 	mov	x0, #0x1                   	// #1
 e040564:	940000ae 	bl	e04081c <dcsw_op_level1>
 e040568:	94000220 	bl	e040de8 <plat_disable_acp>
 e04056c:	d2800020 	mov	x0, #0x1                   	// #1
 e040570:	940000af 	bl	e04082c <dcsw_op_level2>
 e040574:	aa1203fe 	mov	x30, x18
 e040578:	1400000c 	b	e0405a8 <cortex_a53_disable_smp>

000000000e04057c <cortex_a53_core_pwr_dwn>:
 e04057c:	aa1e03f2 	mov	x18, x30
 e040580:	94000005 	bl	e040594 <cortex_a53_disable_dcache>
 e040584:	d2800020 	mov	x0, #0x1                   	// #1
 e040588:	940000a5 	bl	e04081c <dcsw_op_level1>
 e04058c:	aa1203fe 	mov	x30, x18
 e040590:	14000006 	b	e0405a8 <cortex_a53_disable_smp>

000000000e040594 <cortex_a53_disable_dcache>:
 e040594:	d53e1001 	mrs	x1, sctlr_el3
 e040598:	927df821 	and	x1, x1, #0xfffffffffffffffb
 e04059c:	d51e1001 	msr	sctlr_el3, x1
 e0405a0:	d5033fdf 	isb
 e0405a4:	d65f03c0 	ret

000000000e0405a8 <cortex_a53_disable_smp>:
 e0405a8:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e0405ac:	9279f800 	and	x0, x0, #0xffffffffffffffbf
 e0405b0:	d519f220 	msr	s3_1_c15_c2_1, x0
 e0405b4:	d5033fdf 	isb
 e0405b8:	d5033f9f 	dsb	sy
 e0405bc:	d65f03c0 	ret

000000000e0405c0 <cortex_a53_reset_func>:
 e0405c0:	aa1e03f3 	mov	x19, x30
 e0405c4:	94000088 	bl	e0407e4 <cpu_get_rev_var>
 e0405c8:	aa0003f2 	mov	x18, x0
 e0405cc:	aa1203e0 	mov	x0, x18
 e0405d0:	97ffff43 	bl	e0402dc <a53_disable_non_temporal_hint>
 e0405d4:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e0405d8:	b27a0000 	orr	x0, x0, #0x40
 e0405dc:	d519f220 	msr	s3_1_c15_c2_1, x0
 e0405e0:	d5033fdf 	isb
 e0405e4:	d65f0260 	ret	x19

000000000e0405e8 <cortex_a57_cluster_pwr_dwn>:
 e0405e8:	aa1e03f2 	mov	x18, x30
 e0405ec:	94000012 	bl	e040634 <cortex_a57_disable_dcache>
 e0405f0:	9400001b 	bl	e04065c <cortex_a57_disable_l2_prefetch>
 e0405f4:	d2800020 	mov	x0, #0x1                   	// #1
 e0405f8:	94000089 	bl	e04081c <dcsw_op_level1>
 e0405fc:	940001fb 	bl	e040de8 <plat_disable_acp>
 e040600:	d2800020 	mov	x0, #0x1                   	// #1
 e040604:	9400008a 	bl	e04082c <dcsw_op_level2>
 e040608:	9400001e 	bl	e040680 <cortex_a57_disable_smp>
 e04060c:	aa1203fe 	mov	x30, x18
 e040610:	1400000e 	b	e040648 <cortex_a57_disable_ext_debug>

000000000e040614 <cortex_a57_core_pwr_dwn>:
 e040614:	aa1e03f2 	mov	x18, x30
 e040618:	94000007 	bl	e040634 <cortex_a57_disable_dcache>
 e04061c:	94000010 	bl	e04065c <cortex_a57_disable_l2_prefetch>
 e040620:	d2800020 	mov	x0, #0x1                   	// #1
 e040624:	9400007e 	bl	e04081c <dcsw_op_level1>
 e040628:	94000016 	bl	e040680 <cortex_a57_disable_smp>
 e04062c:	aa1203fe 	mov	x30, x18
 e040630:	14000006 	b	e040648 <cortex_a57_disable_ext_debug>

000000000e040634 <cortex_a57_disable_dcache>:
 e040634:	d53e1001 	mrs	x1, sctlr_el3
 e040638:	927df821 	and	x1, x1, #0xfffffffffffffffb
 e04063c:	d51e1001 	msr	sctlr_el3, x1
 e040640:	d5033fdf 	isb
 e040644:	d65f03c0 	ret

000000000e040648 <cortex_a57_disable_ext_debug>:
 e040648:	d2800020 	mov	x0, #0x1                   	// #1
 e04064c:	d5101380 	msr	osdlr_el1, x0
 e040650:	d5033fdf 	isb
 e040654:	d5033f9f 	dsb	sy
 e040658:	d65f03c0 	ret

000000000e04065c <cortex_a57_disable_l2_prefetch>:
 e04065c:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e040660:	b25a0000 	orr	x0, x0, #0x4000000000
 e040664:	d2c00301 	mov	x1, #0x1800000000          	// #103079215104
 e040668:	b2600421 	orr	x1, x1, #0x300000000
 e04066c:	8a210000 	bic	x0, x0, x1
 e040670:	d519f220 	msr	s3_1_c15_c2_1, x0
 e040674:	d5033fdf 	isb
 e040678:	d5033b9f 	dsb	ish
 e04067c:	d65f03c0 	ret

000000000e040680 <cortex_a57_disable_smp>:
 e040680:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e040684:	9279f800 	and	x0, x0, #0xffffffffffffffbf
 e040688:	d519f220 	msr	s3_1_c15_c2_1, x0
 e04068c:	d65f03c0 	ret

000000000e040690 <cortex_a57_reset_func>:
 e040690:	aa1e03f3 	mov	x19, x30
 e040694:	94000054 	bl	e0407e4 <cpu_get_rev_var>
 e040698:	aa0003f2 	mov	x18, x0
 e04069c:	aa1203e0 	mov	x0, x18
 e0406a0:	97ffff16 	bl	e0402f8 <a57_disable_ldnp_overread>
 e0406a4:	1002cae0 	adr	x0, e046000 <mmu_sync_exception_sp_el0>
 e0406a8:	d51ec000 	msr	vbar_el3, x0
 e0406ac:	d539f200 	mrs	x0, s3_1_c15_c2_0
 e0406b0:	b2490000 	orr	x0, x0, #0x80000000000000
 e0406b4:	d519f200 	msr	s3_1_c15_c2_0, x0
 e0406b8:	d5033fdf 	isb
 e0406bc:	d5033f9f 	dsb	sy
 e0406c0:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e0406c4:	b27a0000 	orr	x0, x0, #0x40
 e0406c8:	d519f220 	msr	s3_1_c15_c2_1, x0
 e0406cc:	d5033fdf 	isb
 e0406d0:	d65f0260 	ret	x19

000000000e0406d4 <cortex_a72_cluster_pwr_dwn>:
 e0406d4:	aa1e03f2 	mov	x18, x30
 e0406d8:	94000014 	bl	e040728 <cortex_a72_disable_dcache>
 e0406dc:	94000023 	bl	e040768 <cortex_a72_disable_l2_prefetch>
 e0406e0:	9400001c 	bl	e040750 <cortex_a72_disable_hw_prefetcher>
 e0406e4:	d2800020 	mov	x0, #0x1                   	// #1
 e0406e8:	9400004d 	bl	e04081c <dcsw_op_level1>
 e0406ec:	940001bf 	bl	e040de8 <plat_disable_acp>
 e0406f0:	d2800020 	mov	x0, #0x1                   	// #1
 e0406f4:	9400004e 	bl	e04082c <dcsw_op_level2>
 e0406f8:	94000024 	bl	e040788 <cortex_a72_disable_smp>
 e0406fc:	aa1203fe 	mov	x30, x18
 e040700:	1400000f 	b	e04073c <cortex_a72_disable_ext_debug>

000000000e040704 <cortex_a72_core_pwr_dwn>:
 e040704:	aa1e03f2 	mov	x18, x30
 e040708:	94000008 	bl	e040728 <cortex_a72_disable_dcache>
 e04070c:	94000017 	bl	e040768 <cortex_a72_disable_l2_prefetch>
 e040710:	94000010 	bl	e040750 <cortex_a72_disable_hw_prefetcher>
 e040714:	d2800020 	mov	x0, #0x1                   	// #1
 e040718:	94000041 	bl	e04081c <dcsw_op_level1>
 e04071c:	9400001b 	bl	e040788 <cortex_a72_disable_smp>
 e040720:	aa1203fe 	mov	x30, x18
 e040724:	14000006 	b	e04073c <cortex_a72_disable_ext_debug>

000000000e040728 <cortex_a72_disable_dcache>:
 e040728:	d53e1001 	mrs	x1, sctlr_el3
 e04072c:	927df821 	and	x1, x1, #0xfffffffffffffffb
 e040730:	d51e1001 	msr	sctlr_el3, x1
 e040734:	d5033fdf 	isb
 e040738:	d65f03c0 	ret

000000000e04073c <cortex_a72_disable_ext_debug>:
 e04073c:	d2800020 	mov	x0, #0x1                   	// #1
 e040740:	d5101380 	msr	osdlr_el1, x0
 e040744:	d5033fdf 	isb
 e040748:	d5033f9f 	dsb	sy
 e04074c:	d65f03c0 	ret

000000000e040750 <cortex_a72_disable_hw_prefetcher>:
 e040750:	d539f200 	mrs	x0, s3_1_c15_c2_0
 e040754:	b2480000 	orr	x0, x0, #0x100000000000000
 e040758:	d519f200 	msr	s3_1_c15_c2_0, x0
 e04075c:	d5033fdf 	isb
 e040760:	d5033b9f 	dsb	ish
 e040764:	d65f03c0 	ret

000000000e040768 <cortex_a72_disable_l2_prefetch>:
 e040768:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e04076c:	b25a0000 	orr	x0, x0, #0x4000000000
 e040770:	d2c00301 	mov	x1, #0x1800000000          	// #103079215104
 e040774:	b2600421 	orr	x1, x1, #0x300000000
 e040778:	8a210000 	bic	x0, x0, x1
 e04077c:	d519f220 	msr	s3_1_c15_c2_1, x0
 e040780:	d5033fdf 	isb
 e040784:	d65f03c0 	ret

000000000e040788 <cortex_a72_disable_smp>:
 e040788:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e04078c:	9279f800 	and	x0, x0, #0xffffffffffffffbf
 e040790:	d519f220 	msr	s3_1_c15_c2_1, x0
 e040794:	d65f03c0 	ret

000000000e040798 <cortex_a72_reset_func>:
 e040798:	aa1e03f3 	mov	x19, x30
 e04079c:	94000012 	bl	e0407e4 <cpu_get_rev_var>
 e0407a0:	aa0003f2 	mov	x18, x0
 e0407a4:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e0407a8:	d378ec00 	ubfx	x0, x0, #56, #4
 e0407ac:	f100001f 	cmp	x0, #0x0
 e0407b0:	54000061 	b.ne	e0407bc <cortex_a72_reset_func+0x24>  // b.any
 e0407b4:	1002c260 	adr	x0, e046000 <mmu_sync_exception_sp_el0>
 e0407b8:	d51ec000 	msr	vbar_el3, x0
 e0407bc:	d539f200 	mrs	x0, s3_1_c15_c2_0
 e0407c0:	b2490000 	orr	x0, x0, #0x80000000000000
 e0407c4:	d519f200 	msr	s3_1_c15_c2_0, x0
 e0407c8:	d5033fdf 	isb
 e0407cc:	d5033f9f 	dsb	sy
 e0407d0:	d539f220 	mrs	x0, s3_1_c15_c2_1
 e0407d4:	b27a0000 	orr	x0, x0, #0x40
 e0407d8:	d519f220 	msr	s3_1_c15_c2_1, x0
 e0407dc:	d5033fdf 	isb
 e0407e0:	d65f0260 	ret	x19

000000000e0407e4 <cpu_get_rev_var>:
 e0407e4:	d5380001 	mrs	x1, midr_el1
 e0407e8:	d3505c20 	ubfx	x0, x1, #16, #8
 e0407ec:	b3400c20 	bfxil	x0, x1, #0, #4
 e0407f0:	d65f03c0 	ret

000000000e0407f4 <cpu_rev_var_ls>:
 e0407f4:	d2800022 	mov	x2, #0x1                   	// #1
 e0407f8:	d2800003 	mov	x3, #0x0                   	// #0
 e0407fc:	eb01001f 	cmp	x0, x1
 e040800:	9a839040 	csel	x0, x2, x3, ls  // ls = plast
 e040804:	d65f03c0 	ret

000000000e040808 <dcsw_op_all>:
 e040808:	d5390029 	mrs	x9, clidr_el1
 e04080c:	d3586923 	ubfx	x3, x9, #24, #3
 e040810:	d37ff863 	lsl	x3, x3, #1
 e040814:	aa1f03ea 	mov	x10, xzr
 e040818:	14000012 	b	e040860 <do_dcsw_op>

000000000e04081c <dcsw_op_level1>:
 e04081c:	d5390029 	mrs	x9, clidr_el1
 e040820:	d2800043 	mov	x3, #0x2                   	// #2
 e040824:	d100086a 	sub	x10, x3, #0x2
 e040828:	1400000e 	b	e040860 <do_dcsw_op>

000000000e04082c <dcsw_op_level2>:
 e04082c:	d5390029 	mrs	x9, clidr_el1
 e040830:	d2800083 	mov	x3, #0x4                   	// #4
 e040834:	d100086a 	sub	x10, x3, #0x2
 e040838:	1400000a 	b	e040860 <do_dcsw_op>

000000000e04083c <delegate_async_ea>:
 e04083c:	1400004c 	b	e04096c <ea_proceed>

000000000e040840 <delegate_sync_ea>:
 e040840:	1400004b 	b	e04096c <ea_proceed>

000000000e040844 <disable_mmu_el3>:
 e040844:	d28000a1 	mov	x1, #0x5                   	// #5

000000000e040848 <do_disable_mmu_el3>:
 e040848:	d53e1000 	mrs	x0, sctlr_el3
 e04084c:	8a210000 	bic	x0, x0, x1
 e040850:	d51e1000 	msr	sctlr_el3, x0
 e040854:	d5033fdf 	isb
 e040858:	d5033f9f 	dsb	sy
 e04085c:	d65f03c0 	ret

000000000e040860 <do_dcsw_op>:
 e040860:	b40003c3 	cbz	x3, e0408d8 <exit>
 e040864:	100003ce 	adr	x14, e0408dc <dcsw_loop_table>
 e040868:	8b0015ce 	add	x14, x14, x0, lsl #5
 e04086c:	aa0903e0 	mov	x0, x9
 e040870:	52800028 	mov	w8, #0x1                   	// #1

000000000e040874 <loop1>:
 e040874:	8b4a0542 	add	x2, x10, x10, lsr #1
 e040878:	9ac22401 	lsr	x1, x0, x2
 e04087c:	92400821 	and	x1, x1, #0x7
 e040880:	f100083f 	cmp	x1, #0x2
 e040884:	540001e3 	b.cc	e0408c0 <level_done>  // b.lo, b.ul, b.last
 e040888:	d51a000a 	msr	csselr_el1, x10
 e04088c:	d5033fdf 	isb
 e040890:	d5390001 	mrs	x1, ccsidr_el1
 e040894:	92400822 	and	x2, x1, #0x7
 e040898:	91001042 	add	x2, x2, #0x4
 e04089c:	d3433024 	ubfx	x4, x1, #3, #10
 e0408a0:	5ac01085 	clz	w5, w4
 e0408a4:	1ac52089 	lsl	w9, w4, w5
 e0408a8:	1ac52110 	lsl	w16, w8, w5
 e0408ac:	2a090149 	orr	w9, w10, w9
 e0408b0:	530d6c26 	ubfx	w6, w1, #13, #15
 e0408b4:	1ac22111 	lsl	w17, w8, w2
 e0408b8:	d5033f9f 	dsb	sy
 e0408bc:	d61f01c0 	br	x14

000000000e0408c0 <level_done>:
 e0408c0:	9100094a 	add	x10, x10, #0x2
 e0408c4:	eb0a007f 	cmp	x3, x10
 e0408c8:	54fffd68 	b.hi	e040874 <loop1>  // b.pmore
 e0408cc:	d51a001f 	msr	csselr_el1, xzr
 e0408d0:	d5033f9f 	dsb	sy
 e0408d4:	d5033fdf 	isb

000000000e0408d8 <exit>:
 e0408d8:	d65f03c0 	ret

000000000e0408dc <dcsw_loop_table>:
 e0408dc:	1ac220c7 	lsl	w7, w6, w2

000000000e0408e0 <loop3_isw>:
 e0408e0:	2a07012b 	orr	w11, w9, w7
 e0408e4:	d508764b 	dc	isw, x11
 e0408e8:	6b1100e7 	subs	w7, w7, w17
 e0408ec:	54ffffa2 	b.cs	e0408e0 <loop3_isw>  // b.hs, b.nlast
 e0408f0:	eb100129 	subs	x9, x9, x16
 e0408f4:	54ffff42 	b.cs	e0408dc <dcsw_loop_table>  // b.hs, b.nlast
 e0408f8:	17fffff2 	b	e0408c0 <level_done>

000000000e0408fc <loop2_cisw>:
 e0408fc:	1ac220c7 	lsl	w7, w6, w2

000000000e040900 <loop3_cisw>:
 e040900:	2a07012b 	orr	w11, w9, w7
 e040904:	d5087e4b 	dc	cisw, x11
 e040908:	6b1100e7 	subs	w7, w7, w17
 e04090c:	54ffffa2 	b.cs	e040900 <loop3_cisw>  // b.hs, b.nlast
 e040910:	eb100129 	subs	x9, x9, x16
 e040914:	54ffff42 	b.cs	e0408fc <loop2_cisw>  // b.hs, b.nlast
 e040918:	17ffffea 	b	e0408c0 <level_done>

000000000e04091c <loop2_csw>:
 e04091c:	1ac220c7 	lsl	w7, w6, w2

000000000e040920 <loop3_csw>:
 e040920:	2a07012b 	orr	w11, w9, w7
 e040924:	d5087a4b 	dc	csw, x11
 e040928:	6b1100e7 	subs	w7, w7, w17
 e04092c:	54ffffa2 	b.cs	e040920 <loop3_csw>  // b.hs, b.nlast
 e040930:	eb100129 	subs	x9, x9, x16
 e040934:	54ffff42 	b.cs	e04091c <loop2_csw>  // b.hs, b.nlast
 e040938:	17ffffe2 	b	e0408c0 <level_done>

000000000e04093c <do_panic>:
 e04093c:	aa1e03e6 	mov	x6, x30
 e040940:	94000123 	bl	e040dcc <plat_crash_console_init>
 e040944:	b4000100 	cbz	x0, e040964 <_panic_handler>
 e040948:	50036ce4 	adr	x4, e0476e6 <panic_msg>
 e04094c:	97fffe93 	bl	e040398 <asm_print_str>
 e040950:	aa0603e4 	mov	x4, x6
 e040954:	d1001084 	sub	x4, x4, #0x4
 e040958:	97fffe82 	bl	e040360 <asm_print_hex>
 e04095c:	97fffe8d 	bl	e040390 <asm_print_newline>
 e040960:	94000119 	bl	e040dc4 <plat_crash_console_flush>

000000000e040964 <_panic_handler>:
 e040964:	aa0603fe 	mov	x30, x6
 e040968:	1400012c 	b	e040e18 <plat_panic_handler>

000000000e04096c <ea_proceed>:
 e04096c:	f94087e5 	ldr	x5, [sp, #264]
 e040970:	b4000045 	cbz	x5, e040978 <ea_proceed+0xc>
 e040974:	94000125 	bl	e040e08 <plat_handle_double_fault>
 e040978:	d53e4002 	mrs	x2, spsr_el3
 e04097c:	d53e4023 	mrs	x3, elr_el3
 e040980:	a9118fe2 	stp	x2, x3, [sp, #280]
 e040984:	d53e1104 	mrs	x4, scr_el3
 e040988:	d53e5205 	mrs	x5, esr_el3
 e04098c:	a91017e4 	stp	x4, x5, [sp, #256]
 e040990:	aa1f03e2 	mov	x2, xzr
 e040994:	910003e3 	mov	x3, sp
 e040998:	d3400084 	ubfx	x4, x4, #0, #1
 e04099c:	f9408be5 	ldr	x5, [sp, #272]
 e0409a0:	d50040bf 	msr	spsel, #0x0
 e0409a4:	910000bf 	mov	sp, x5
 e0409a8:	aa1e03fd 	mov	x29, x30
 e0409ac:	940008f7 	bl	e042d88 <plat_ea_handler>
 e0409b0:	d50041bf 	msr	spsel, #0x1
 e0409b4:	a9518be1 	ldp	x1, x2, [sp, #280]
 e0409b8:	d51e4001 	msr	spsr_el3, x1
 e0409bc:	d51e4022 	msr	elr_el3, x2
 e0409c0:	a95013e3 	ldp	x3, x4, [sp, #256]
 e0409c4:	d51e1103 	msr	scr_el3, x3
 e0409c8:	d51e5204 	msr	esr_el3, x4
 e0409cc:	f90087ff 	str	xzr, [sp, #264]
 e0409d0:	d65f03a0 	ret	x29

000000000e0409d4 <el1_sysregs_context_restore>:
 e0409d4:	a9402809 	ldp	x9, x10, [x0]
 e0409d8:	d5184009 	msr	spsr_el1, x9
 e0409dc:	d518402a 	msr	elr_el1, x10
 e0409e0:	a941400f 	ldp	x15, x16, [x0, #16]
 e0409e4:	d518100f 	msr	sctlr_el1, x15
 e0409e8:	d5182050 	msr	tcr_el1, x16
 e0409ec:	a9422411 	ldp	x17, x9, [x0, #32]
 e0409f0:	d5181051 	msr	cpacr_el1, x17
 e0409f4:	d51a0009 	msr	csselr_el1, x9
 e0409f8:	a9432c0a 	ldp	x10, x11, [x0, #48]
 e0409fc:	d51c410a 	msr	sp_el1, x10
 e040a00:	d518520b 	msr	esr_el1, x11
 e040a04:	a944340c 	ldp	x12, x13, [x0, #64]
 e040a08:	d518200c 	msr	ttbr0_el1, x12
 e040a0c:	d518202d 	msr	ttbr1_el1, x13
 e040a10:	a9453c0e 	ldp	x14, x15, [x0, #80]
 e040a14:	d518a20e 	msr	mair_el1, x14
 e040a18:	d518a30f 	msr	amair_el1, x15
 e040a1c:	a9464410 	ldp	x16, x17, [x0, #96]
 e040a20:	d5181030 	msr	actlr_el1, x16
 e040a24:	d518d091 	msr	tpidr_el1, x17
 e040a28:	a9472809 	ldp	x9, x10, [x0, #112]
 e040a2c:	d51bd049 	msr	tpidr_el0, x9
 e040a30:	d51bd06a 	msr	tpidrro_el0, x10
 e040a34:	a948380d 	ldp	x13, x14, [x0, #128]
 e040a38:	d518740d 	msr	par_el1, x13
 e040a3c:	d518600e 	msr	far_el1, x14
 e040a40:	a949400f 	ldp	x15, x16, [x0, #144]
 e040a44:	d518510f 	msr	afsr0_el1, x15
 e040a48:	d5185130 	msr	afsr1_el1, x16
 e040a4c:	a94a2411 	ldp	x17, x9, [x0, #160]
 e040a50:	d518d031 	msr	contextidr_el1, x17
 e040a54:	d518c009 	msr	vbar_el1, x9
 e040a58:	a94b300b 	ldp	x11, x12, [x0, #176]
 e040a5c:	d51c432b 	msr	spsr_abt, x11
 e040a60:	d51c434c 	msr	spsr_und, x12
 e040a64:	a94c380d 	ldp	x13, x14, [x0, #192]
 e040a68:	d51c430d 	msr	spsr_irq, x13
 e040a6c:	d51c436e 	msr	spsr_fiq, x14
 e040a70:	a94d400f 	ldp	x15, x16, [x0, #208]
 e040a74:	d51c300f 	msr	dacr32_el2, x15
 e040a78:	d51c5030 	msr	ifsr32_el2, x16
 e040a7c:	a94e2c0a 	ldp	x10, x11, [x0, #224]
 e040a80:	d51be22a 	msr	cntp_ctl_el0, x10
 e040a84:	d51be24b 	msr	cntp_cval_el0, x11
 e040a88:	a94f340c 	ldp	x12, x13, [x0, #240]
 e040a8c:	d51be32c 	msr	cntv_ctl_el0, x12
 e040a90:	d51be34d 	msr	cntv_cval_el0, x13
 e040a94:	f940800e 	ldr	x14, [x0, #256]
 e040a98:	d518e10e 	msr	cntkctl_el1, x14
 e040a9c:	d65f03c0 	ret

000000000e040aa0 <el1_sysregs_context_save>:
 e040aa0:	d5384009 	mrs	x9, spsr_el1
 e040aa4:	d538402a 	mrs	x10, elr_el1
 e040aa8:	a9002809 	stp	x9, x10, [x0]
 e040aac:	d538100f 	mrs	x15, sctlr_el1
 e040ab0:	d5382050 	mrs	x16, tcr_el1
 e040ab4:	a901400f 	stp	x15, x16, [x0, #16]
 e040ab8:	d5381051 	mrs	x17, cpacr_el1
 e040abc:	d53a0009 	mrs	x9, csselr_el1
 e040ac0:	a9022411 	stp	x17, x9, [x0, #32]
 e040ac4:	d53c410a 	mrs	x10, sp_el1
 e040ac8:	d538520b 	mrs	x11, esr_el1
 e040acc:	a9032c0a 	stp	x10, x11, [x0, #48]
 e040ad0:	d538200c 	mrs	x12, ttbr0_el1
 e040ad4:	d538202d 	mrs	x13, ttbr1_el1
 e040ad8:	a904340c 	stp	x12, x13, [x0, #64]
 e040adc:	d538a20e 	mrs	x14, mair_el1
 e040ae0:	d538a30f 	mrs	x15, amair_el1
 e040ae4:	a9053c0e 	stp	x14, x15, [x0, #80]
 e040ae8:	d5381030 	mrs	x16, actlr_el1
 e040aec:	d538d091 	mrs	x17, tpidr_el1
 e040af0:	a9064410 	stp	x16, x17, [x0, #96]
 e040af4:	d53bd049 	mrs	x9, tpidr_el0
 e040af8:	d53bd06a 	mrs	x10, tpidrro_el0
 e040afc:	a9072809 	stp	x9, x10, [x0, #112]
 e040b00:	d538740d 	mrs	x13, par_el1
 e040b04:	d538600e 	mrs	x14, far_el1
 e040b08:	a908380d 	stp	x13, x14, [x0, #128]
 e040b0c:	d538510f 	mrs	x15, afsr0_el1
 e040b10:	d5385130 	mrs	x16, afsr1_el1
 e040b14:	a909400f 	stp	x15, x16, [x0, #144]
 e040b18:	d538d031 	mrs	x17, contextidr_el1
 e040b1c:	d538c009 	mrs	x9, vbar_el1
 e040b20:	a90a2411 	stp	x17, x9, [x0, #160]
 e040b24:	d53c432b 	mrs	x11, spsr_abt
 e040b28:	d53c434c 	mrs	x12, spsr_und
 e040b2c:	a90b300b 	stp	x11, x12, [x0, #176]
 e040b30:	d53c430d 	mrs	x13, spsr_irq
 e040b34:	d53c436e 	mrs	x14, spsr_fiq
 e040b38:	a90c380d 	stp	x13, x14, [x0, #192]
 e040b3c:	d53c300f 	mrs	x15, dacr32_el2
 e040b40:	d53c5030 	mrs	x16, ifsr32_el2
 e040b44:	a90d400f 	stp	x15, x16, [x0, #208]
 e040b48:	d53be22a 	mrs	x10, cntp_ctl_el0
 e040b4c:	d53be24b 	mrs	x11, cntp_cval_el0
 e040b50:	a90e2c0a 	stp	x10, x11, [x0, #224]
 e040b54:	d53be32c 	mrs	x12, cntv_ctl_el0
 e040b58:	d53be34d 	mrs	x13, cntv_cval_el0
 e040b5c:	a90f340c 	stp	x12, x13, [x0, #240]
 e040b60:	d538e10e 	mrs	x14, cntkctl_el1
 e040b64:	f900800e 	str	x14, [x0, #256]
 e040b68:	d65f03c0 	ret

000000000e040b6c <el3_exit>:
 e040b6c:	910003f1 	mov	x17, sp
 e040b70:	d50041bf 	msr	spsel, #0x1
 e040b74:	f9008bf1 	str	x17, [sp, #272]
 e040b78:	f94083f2 	ldr	x18, [sp, #256]
 e040b7c:	a951c7f0 	ldp	x16, x17, [sp, #280]
 e040b80:	d51e1112 	msr	scr_el3, x18
 e040b84:	d51e4010 	msr	spsr_el3, x16
 e040b88:	d51e4031 	msr	elr_el3, x17
 e040b8c:	940000fb 	bl	e040f78 <restore_gp_pmcr_pauth_regs>
 e040b90:	f9407bfe 	ldr	x30, [sp, #240]
 e040b94:	d5033f9f 	dsb	sy
 e040b98:	f9009bff 	str	xzr, [sp, #304]
 e040b9c:	d69f03e0 	eret
 e040ba0:	d503379f 	dsb	nsh
 e040ba4:	d5033fdf 	isb

000000000e040ba8 <enable_mmu_direct_el3>:
 e040ba8:	d50e871f 	tlbi	alle3
 e040bac:	aa0003e7 	mov	x7, x0
 e040bb0:	d0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e040bb4:	912e6000 	add	x0, x0, #0xb98
 e040bb8:	f9400001 	ldr	x1, [x0]
 e040bbc:	d51ea201 	msr	mair_el3, x1
 e040bc0:	f9400402 	ldr	x2, [x0, #8]
 e040bc4:	d51e2042 	msr	tcr_el3, x2
 e040bc8:	f9400803 	ldr	x3, [x0, #16]
 e040bcc:	d51e2003 	msr	ttbr0_el3, x3
 e040bd0:	d5033b9f 	dsb	ish
 e040bd4:	d5033fdf 	isb
 e040bd8:	d53e1004 	mrs	x4, sctlr_el3
 e040bdc:	d28000a5 	mov	x5, #0x5                   	// #5
 e040be0:	f2a00105 	movk	x5, #0x8, lsl #16
 e040be4:	aa050084 	orr	x4, x4, x5
 e040be8:	927df885 	and	x5, x4, #0xfffffffffffffffb
 e040bec:	f24000ff 	tst	x7, #0x1
 e040bf0:	9a8410a4 	csel	x4, x5, x4, ne  // ne = any
 e040bf4:	d51e1004 	msr	sctlr_el3, x4
 e040bf8:	d5033fdf 	isb
 e040bfc:	d65f03c0 	ret

000000000e040c00 <enter_lower_el_async_ea>:
 e040c00:	f9007bfe 	str	x30, [sp, #240]

000000000e040c04 <handle_lower_el_async_ea>:
 e040c04:	940000f7 	bl	e040fe0 <save_gp_pmcr_pauth_regs>
 e040c08:	d2800000 	mov	x0, #0x0                   	// #0
 e040c0c:	d53e5201 	mrs	x1, esr_el3
 e040c10:	97ffff0b 	bl	e04083c <delegate_async_ea>
 e040c14:	d50040bf 	msr	spsel, #0x0
 e040c18:	17ffffd5 	b	e040b6c <el3_exit>

000000000e040c1c <enter_lower_el_sync_ea>:
 e040c1c:	f9007bfe 	str	x30, [sp, #240]
 e040c20:	d53e521e 	mrs	x30, esr_el3
 e040c24:	d35a7fde 	ubfx	x30, x30, #26, #6
 e040c28:	f10083df 	cmp	x30, #0x20
 e040c2c:	540001a0 	b.eq	e040c60 <enter_lower_el_sync_ea+0x44>  // b.none
 e040c30:	f10093df 	cmp	x30, #0x24
 e040c34:	54000160 	b.eq	e040c60 <enter_lower_el_sync_ea+0x44>  // b.none
 e040c38:	a90007e0 	stp	x0, x1, [sp]
 e040c3c:	a9010fe2 	stp	x2, x3, [sp, #16]
 e040c40:	a90217e4 	stp	x4, x5, [sp, #32]
 e040c44:	94000022 	bl	e040ccc <get_cpu_ops_ptr>
 e040c48:	f9401000 	ldr	x0, [x0, #32]
 e040c4c:	b40001a0 	cbz	x0, e040c80 <enter_lower_el_sync_ea+0x64>
 e040c50:	d53e5201 	mrs	x1, esr_el3
 e040c54:	d35a7c21 	ubfx	x1, x1, #26, #6
 e040c58:	d63f0000 	blr	x0
 e040c5c:	14000009 	b	e040c80 <enter_lower_el_sync_ea+0x64>
 e040c60:	d53e521e 	mrs	x30, esr_el3
 e040c64:	3648015e 	tbz	w30, #9, e040c8c <enter_lower_el_sync_ea+0x70>
 e040c68:	940000de 	bl	e040fe0 <save_gp_pmcr_pauth_regs>
 e040c6c:	d2800020 	mov	x0, #0x1                   	// #1
 e040c70:	d53e5201 	mrs	x1, esr_el3
 e040c74:	97fffef3 	bl	e040840 <delegate_sync_ea>
 e040c78:	d50040bf 	msr	spsel, #0x0
 e040c7c:	17ffffbc 	b	e040b6c <el3_exit>
 e040c80:	a94007e0 	ldp	x0, x1, [sp]
 e040c84:	a9410fe2 	ldp	x2, x3, [sp, #16]
 e040c88:	a94217e4 	ldp	x4, x5, [sp, #32]
 e040c8c:	f9407bfe 	ldr	x30, [sp, #240]
 e040c90:	940000b1 	bl	e040f54 <report_unhandled_exception>

000000000e040c94 <flush_dcache_range>:
 e040c94:	b40001a1 	cbz	x1, e040cc8 <exit_loop_civac>
 e040c98:	d53b0023 	mrs	x3, ctr_el0
 e040c9c:	d3504c63 	ubfx	x3, x3, #16, #4
 e040ca0:	d2800082 	mov	x2, #0x4                   	// #4
 e040ca4:	9ac32042 	lsl	x2, x2, x3
 e040ca8:	8b010001 	add	x1, x0, x1
 e040cac:	d1000443 	sub	x3, x2, #0x1
 e040cb0:	8a230000 	bic	x0, x0, x3

000000000e040cb4 <loop_civac>:
 e040cb4:	d50b7e20 	dc	civac, x0
 e040cb8:	8b020000 	add	x0, x0, x2
 e040cbc:	eb01001f 	cmp	x0, x1
 e040cc0:	54ffffa3 	b.cc	e040cb4 <loop_civac>  // b.lo, b.ul, b.last
 e040cc4:	d5033f9f 	dsb	sy

000000000e040cc8 <exit_loop_civac>:
 e040cc8:	d65f03c0 	ret

000000000e040ccc <get_cpu_ops_ptr>:
 e040ccc:	d5380002 	mrs	x2, midr_el1
 e040cd0:	d29ffe03 	mov	x3, #0xfff0                	// #65520
 e040cd4:	f2bfe003 	movk	x3, #0xff00, lsl #16
 e040cd8:	0a030042 	and	w2, w2, w3
 e040cdc:	10035fa5 	adr	x5, e0478d0 <__cb_func_spe_drain_buffers_hookcm_entering_secure_world>
 e040ce0:	d2800000 	mov	x0, #0x0                   	// #0
 e040ce4:	100354e4 	adr	x4, e047780 <__CPU_OPS_START__>
 e040ce8:	eb05009f 	cmp	x4, x5
 e040cec:	540000e0 	b.eq	e040d08 <search_def_ptr>  // b.none
 e040cf0:	f8438481 	ldr	x1, [x4], #56
 e040cf4:	0a030021 	and	w1, w1, w3
 e040cf8:	6b02003f 	cmp	w1, w2
 e040cfc:	54ffff61 	b.ne	e040ce8 <get_cpu_ops_ptr+0x1c>  // b.any
 e040d00:	d100e080 	sub	x0, x4, #0x38
 e040d04:	d65f03c0 	ret

000000000e040d08 <search_def_ptr>:
 e040d08:	d65f03c0 	ret

000000000e040d0c <init_cpu_data_ptr>:
 e040d0c:	aa1e03ea 	mov	x10, x30
 e040d10:	94000040 	bl	e040e10 <plat_my_core_pos>
 e040d14:	97fffd6c 	bl	e0402c4 <_cpu_data_by_index>
 e040d18:	d51ed040 	msr	tpidr_el3, x0
 e040d1c:	d65f0140 	ret	x10

000000000e040d20 <init_cpu_ops>:
 e040d20:	d53ed046 	mrs	x6, tpidr_el3
 e040d24:	f94008c0 	ldr	x0, [x6, #16]
 e040d28:	b50000a0 	cbnz	x0, e040d3c <init_cpu_ops+0x1c>
 e040d2c:	aa1e03ea 	mov	x10, x30
 e040d30:	97ffffe7 	bl	e040ccc <get_cpu_ops_ptr>
 e040d34:	f8010cc0 	str	x0, [x6, #16]!
 e040d38:	aa0a03fe 	mov	x30, x10
 e040d3c:	d65f03c0 	ret

000000000e040d40 <inv_dcache_range>:
 e040d40:	b40001a1 	cbz	x1, e040d74 <exit_loop_ivac>
 e040d44:	d53b0023 	mrs	x3, ctr_el0
 e040d48:	d3504c63 	ubfx	x3, x3, #16, #4
 e040d4c:	d2800082 	mov	x2, #0x4                   	// #4
 e040d50:	9ac32042 	lsl	x2, x2, x3
 e040d54:	8b010001 	add	x1, x0, x1
 e040d58:	d1000443 	sub	x3, x2, #0x1
 e040d5c:	8a230000 	bic	x0, x0, x3

000000000e040d60 <loop_ivac>:
 e040d60:	d5087620 	dc	ivac, x0
 e040d64:	8b020000 	add	x0, x0, x2
 e040d68:	eb01001f 	cmp	x0, x1
 e040d6c:	54ffffa3 	b.cc	e040d60 <loop_ivac>  // b.lo, b.ul, b.last
 e040d70:	d5033f9f 	dsb	sy

000000000e040d74 <exit_loop_ivac>:
 e040d74:	d65f03c0 	ret

000000000e040d78 <opteed_enter_sp>:
 e040d78:	910003e3 	mov	x3, sp
 e040d7c:	f9000003 	str	x3, [x0]
 e040d80:	d10183ff 	sub	sp, sp, #0x60
 e040d84:	a90053f3 	stp	x19, x20, [sp]
 e040d88:	a9015bf5 	stp	x21, x22, [sp, #16]
 e040d8c:	a90263f7 	stp	x23, x24, [sp, #32]
 e040d90:	a9036bf9 	stp	x25, x26, [sp, #48]
 e040d94:	a90473fb 	stp	x27, x28, [sp, #64]
 e040d98:	a9057bfd 	stp	x29, x30, [sp, #80]
 e040d9c:	17ffff74 	b	e040b6c <el3_exit>

000000000e040da0 <opteed_exit_sp>:
 e040da0:	9100001f 	mov	sp, x0
 e040da4:	a97a5013 	ldp	x19, x20, [x0, #-96]
 e040da8:	a97b5815 	ldp	x21, x22, [x0, #-80]
 e040dac:	a97c6017 	ldp	x23, x24, [x0, #-64]
 e040db0:	a97d6819 	ldp	x25, x26, [x0, #-48]
 e040db4:	a97e701b 	ldp	x27, x28, [x0, #-32]
 e040db8:	a97f781d 	ldp	x29, x30, [x0, #-16]
 e040dbc:	aa0103e0 	mov	x0, x1
 e040dc0:	d65f03c0 	ret

000000000e040dc4 <plat_crash_console_flush>:
 e040dc4:	d2a12080 	mov	x0, #0x9040000             	// #151257088
 e040dc8:	17fffd9f 	b	e040444 <console_pl011_core_flush>

000000000e040dcc <plat_crash_console_init>:
 e040dcc:	d2a12080 	mov	x0, #0x9040000             	// #151257088
 e040dd0:	d2800021 	mov	x1, #0x1                   	// #1
 e040dd4:	d2984002 	mov	x2, #0xc200                	// #49664
 e040dd8:	f2a00022 	movk	x2, #0x1, lsl #16
 e040ddc:	17fffda4 	b	e04046c <console_pl011_core_init>

000000000e040de0 <plat_crash_console_putc>:
 e040de0:	d2a12081 	mov	x1, #0x9040000             	// #151257088
 e040de4:	17fffdb8 	b	e0404c4 <console_pl011_core_putc>

000000000e040de8 <plat_disable_acp>:
 e040de8:	d65f03c0 	ret

000000000e040dec <plat_get_my_stack>:
 e040dec:	aa1e03ea 	mov	x10, x30
 e040df0:	94000008 	bl	e040e10 <plat_my_core_pos>
 e040df4:	b0000042 	adrp	x2, e049000 <__STACKS_START__+0xf80>
 e040df8:	91020042 	add	x2, x2, #0x80
 e040dfc:	d2820001 	mov	x1, #0x1000                	// #4096
 e040e00:	9b010800 	madd	x0, x0, x1, x2
 e040e04:	d65f0140 	ret	x10

000000000e040e08 <plat_handle_double_fault>:
 e040e08:	14000053 	b	e040f54 <report_unhandled_exception>

000000000e040e0c <plat_handle_el3_ea>:
 e040e0c:	14000052 	b	e040f54 <report_unhandled_exception>

000000000e040e10 <plat_my_core_pos>:
 e040e10:	d53800a0 	mrs	x0, mpidr_el1
 e040e14:	14000003 	b	e040e20 <plat_qemu_calc_core_pos>

000000000e040e18 <plat_panic_handler>:
 e040e18:	d503207f 	wfi
 e040e1c:	17ffffff 	b	e040e18 <plat_panic_handler>

000000000e040e20 <plat_qemu_calc_core_pos>:
 e040e20:	92401c01 	and	x1, x0, #0xff
 e040e24:	92781c00 	and	x0, x0, #0xff00
 e040e28:	8b401820 	add	x0, x1, x0, lsr #6
 e040e2c:	d65f03c0 	ret

000000000e040e30 <plat_reset_handler>:
 e040e30:	d65f03c0 	ret

000000000e040e34 <plat_secondary_cold_boot_setup>:
 e040e34:	97fffff7 	bl	e040e10 <plat_my_core_pos>
 e040e38:	d37df000 	lsl	x0, x0, #3
 e040e3c:	d2800102 	mov	x2, #0x8                   	// #8
 e040e40:	f2a1c002 	movk	x2, #0xe00, lsl #16

000000000e040e44 <poll_mailbox>:
 e040e44:	f8606841 	ldr	x1, [x2, x0]
 e040e48:	b40000c1 	cbz	x1, e040e60 <poll_mailbox+0x1c>
 e040e4c:	d2800001 	mov	x1, #0x0                   	// #0
 e040e50:	f8206841 	str	x1, [x2, x0]
 e040e54:	d2a1c000 	mov	x0, #0xe000000             	// #234881024
 e040e58:	f9400001 	ldr	x1, [x0]
 e040e5c:	d61f0020 	br	x1
 e040e60:	d503205f 	wfe
 e040e64:	17fffff8 	b	e040e44 <poll_mailbox>

000000000e040e68 <plat_set_my_stack>:
 e040e68:	aa1e03e9 	mov	x9, x30
 e040e6c:	97ffffe0 	bl	e040dec <plat_get_my_stack>
 e040e70:	9100001f 	mov	sp, x0
 e040e74:	d65f0120 	ret	x9

000000000e040e78 <prepare_cpu_pwr_dwn>:
 e040e78:	d2800022 	mov	x2, #0x1                   	// #1
 e040e7c:	eb02001f 	cmp	x0, x2
 e040e80:	9a808042 	csel	x2, x2, x0, hi  // hi = pmore
 e040e84:	d53ed041 	mrs	x1, tpidr_el3
 e040e88:	f9400820 	ldr	x0, [x1, #16]
 e040e8c:	d2800501 	mov	x1, #0x28                  	// #40
 e040e90:	8b020c21 	add	x1, x1, x2, lsl #3
 e040e94:	f8616801 	ldr	x1, [x0, x1]
 e040e98:	d61f0020 	br	x1

000000000e040e9c <psci_do_pwrdown_cache_maintenance>:
 e040e9c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e040ea0:	a9bf53f3 	stp	x19, x20, [sp, #-16]!
 e040ea4:	97fffff5 	bl	e040e78 <prepare_cpu_pwr_dwn>
 e040ea8:	97ffffd1 	bl	e040dec <plat_get_my_stack>
 e040eac:	aa0003f3 	mov	x19, x0
 e040eb0:	910003e1 	mov	x1, sp
 e040eb4:	cb010001 	sub	x1, x0, x1
 e040eb8:	910003e0 	mov	x0, sp
 e040ebc:	97ffff76 	bl	e040c94 <flush_dcache_range>
 e040ec0:	d1400660 	sub	x0, x19, #0x1, lsl #12
 e040ec4:	cb2063e1 	sub	x1, sp, x0
 e040ec8:	97ffff9e 	bl	e040d40 <inv_dcache_range>
 e040ecc:	a8c153f3 	ldp	x19, x20, [sp], #16
 e040ed0:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e040ed4:	d65f03c0 	ret

000000000e040ed8 <psci_do_pwrup_cache_maintenance>:
 e040ed8:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e040edc:	d5033ebf 	dmb	st
 e040ee0:	97ffffc3 	bl	e040dec <plat_get_my_stack>
 e040ee4:	910003e1 	mov	x1, sp
 e040ee8:	cb010001 	sub	x1, x0, x1
 e040eec:	910003e0 	mov	x0, sp
 e040ef0:	97ffff94 	bl	e040d40 <inv_dcache_range>
 e040ef4:	d53e1000 	mrs	x0, sctlr_el3
 e040ef8:	b27e0000 	orr	x0, x0, #0x4
 e040efc:	d51e1000 	msr	sctlr_el3, x0
 e040f00:	d5033fdf 	isb
 e040f04:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e040f08:	d65f03c0 	ret

000000000e040f0c <psci_power_down_wfi>:
 e040f0c:	d5033f9f 	dsb	sy
 e040f10:	d503207f 	wfi
 e040f14:	97ffffc1 	bl	e040e18 <plat_panic_handler>

000000000e040f18 <qemu_max_cluster_pwr_dwn>:
 e040f18:	d53e1001 	mrs	x1, sctlr_el3
 e040f1c:	927df821 	and	x1, x1, #0xfffffffffffffffb
 e040f20:	d51e1001 	msr	sctlr_el3, x1
 e040f24:	d5033fdf 	isb
 e040f28:	d2800020 	mov	x0, #0x1                   	// #1
 e040f2c:	17fffe37 	b	e040808 <dcsw_op_all>

000000000e040f30 <qemu_max_core_pwr_dwn>:
 e040f30:	d53e1001 	mrs	x1, sctlr_el3
 e040f34:	927df821 	and	x1, x1, #0xfffffffffffffffb
 e040f38:	d51e1001 	msr	sctlr_el3, x1
 e040f3c:	d5033fdf 	isb
 e040f40:	aa1e03f2 	mov	x18, x30
 e040f44:	d2800020 	mov	x0, #0x1                   	// #1
 e040f48:	97fffe35 	bl	e04081c <dcsw_op_level1>
 e040f4c:	aa1203fe 	mov	x30, x18
 e040f50:	d65f03c0 	ret

000000000e040f54 <report_unhandled_exception>:
 e040f54:	97ffffb1 	bl	e040e18 <plat_panic_handler>

000000000e040f58 <reset_handler>:
 e040f58:	aa1e03f3 	mov	x19, x30
 e040f5c:	97ffffb5 	bl	e040e30 <plat_reset_handler>
 e040f60:	97ffff5b 	bl	e040ccc <get_cpu_ops_ptr>
 e040f64:	f9400402 	ldr	x2, [x0, #8]
 e040f68:	aa1303fe 	mov	x30, x19
 e040f6c:	b4000042 	cbz	x2, e040f74 <reset_handler+0x1c>
 e040f70:	d61f0040 	br	x2
 e040f74:	d65f03c0 	ret

000000000e040f78 <restore_gp_pmcr_pauth_regs>:
 e040f78:	d53e1100 	mrs	x0, scr_el3
 e040f7c:	f240001f 	tst	x0, #0x1
 e040f80:	540000c0 	b.eq	e040f98 <restore_gp_pmcr_pauth_regs+0x20>  // b.none
 e040f84:	d53e1320 	mrs	x0, mdcr_el3
 e040f88:	f269001f 	tst	x0, #0x800000
 e040f8c:	54000061 	b.ne	e040f98 <restore_gp_pmcr_pauth_regs+0x20>  // b.any
 e040f90:	f94097e0 	ldr	x0, [sp, #296]
 e040f94:	d51b9c00 	msr	pmcr_el0, x0
 e040f98:	a94007e0 	ldp	x0, x1, [sp]
 e040f9c:	a9410fe2 	ldp	x2, x3, [sp, #16]
 e040fa0:	a94217e4 	ldp	x4, x5, [sp, #32]
 e040fa4:	a9431fe6 	ldp	x6, x7, [sp, #48]
 e040fa8:	a94427e8 	ldp	x8, x9, [sp, #64]
 e040fac:	a9452fea 	ldp	x10, x11, [sp, #80]
 e040fb0:	a94637ec 	ldp	x12, x13, [sp, #96]
 e040fb4:	a9473fee 	ldp	x14, x15, [sp, #112]
 e040fb8:	a94847f0 	ldp	x16, x17, [sp, #128]
 e040fbc:	a9494ff2 	ldp	x18, x19, [sp, #144]
 e040fc0:	a94a57f4 	ldp	x20, x21, [sp, #160]
 e040fc4:	a94b5ff6 	ldp	x22, x23, [sp, #176]
 e040fc8:	a94c67f8 	ldp	x24, x25, [sp, #192]
 e040fcc:	a94d6ffa 	ldp	x26, x27, [sp, #208]
 e040fd0:	f9407ffc 	ldr	x28, [sp, #248]
 e040fd4:	d518411c 	msr	sp_el0, x28
 e040fd8:	a94e77fc 	ldp	x28, x29, [sp, #224]
 e040fdc:	d65f03c0 	ret

000000000e040fe0 <save_gp_pmcr_pauth_regs>:
 e040fe0:	a90007e0 	stp	x0, x1, [sp]
 e040fe4:	a9010fe2 	stp	x2, x3, [sp, #16]
 e040fe8:	a90217e4 	stp	x4, x5, [sp, #32]
 e040fec:	a9031fe6 	stp	x6, x7, [sp, #48]
 e040ff0:	a90427e8 	stp	x8, x9, [sp, #64]
 e040ff4:	a9052fea 	stp	x10, x11, [sp, #80]
 e040ff8:	a90637ec 	stp	x12, x13, [sp, #96]
 e040ffc:	a9073fee 	stp	x14, x15, [sp, #112]
 e041000:	a90847f0 	stp	x16, x17, [sp, #128]
 e041004:	a9094ff2 	stp	x18, x19, [sp, #144]
 e041008:	a90a57f4 	stp	x20, x21, [sp, #160]
 e04100c:	a90b5ff6 	stp	x22, x23, [sp, #176]
 e041010:	a90c67f8 	stp	x24, x25, [sp, #192]
 e041014:	a90d6ffa 	stp	x26, x27, [sp, #208]
 e041018:	a90e77fc 	stp	x28, x29, [sp, #224]
 e04101c:	d5384112 	mrs	x18, sp_el0
 e041020:	f9007ff2 	str	x18, [sp, #248]
 e041024:	d53e1329 	mrs	x9, mdcr_el3
 e041028:	f269013f 	tst	x9, #0x800000
 e04102c:	54000121 	b.ne	e041050 <save_gp_pmcr_pauth_regs+0x70>  // b.any
 e041030:	d53b9c09 	mrs	x9, pmcr_el0
 e041034:	d53e110a 	mrs	x10, scr_el3
 e041038:	f240015f 	tst	x10, #0x1
 e04103c:	54000040 	b.eq	e041044 <save_gp_pmcr_pauth_regs+0x64>  // b.none
 e041040:	f90097e9 	str	x9, [sp, #296]
 e041044:	b27b0129 	orr	x9, x9, #0x20
 e041048:	d51b9c09 	msr	pmcr_el0, x9
 e04104c:	d5033fdf 	isb
 e041050:	d65f03c0 	ret

000000000e041054 <smc_handler>:
 e041054:	37f00380 	tbnz	w0, #30, e0410c4 <smc_prohibited>

000000000e041058 <smc_handler64>:
 e041058:	97ffffe2 	bl	e040fe0 <save_gp_pmcr_pauth_regs>
 e04105c:	aa1f03e5 	mov	x5, xzr
 e041060:	910003e6 	mov	x6, sp
 e041064:	f94088cc 	ldr	x12, [x6, #272]
 e041068:	d50040bf 	msr	spsel, #0x0
 e04106c:	d53e4010 	mrs	x16, spsr_el3
 e041070:	d53e4031 	mrs	x17, elr_el3
 e041074:	d53e1112 	mrs	x18, scr_el3
 e041078:	a911c4d0 	stp	x16, x17, [x6, #280]
 e04107c:	f90080d2 	str	x18, [x6, #256]
 e041080:	b3400247 	bfxil	x7, x18, #0, #1
 e041084:	9100019f 	mov	sp, x12
 e041088:	d3587410 	ubfx	x16, x0, #24, #6
 e04108c:	d35f7c0f 	ubfx	x15, x0, #31, #1
 e041090:	aa0f1a10 	orr	x16, x16, x15, lsl #6
 e041094:	b000008e 	adrp	x14, e052000 <opteed_sp_context+0xa80>
 e041098:	913671ce 	add	x14, x14, #0xd9c
 e04109c:	387069cf 	ldrb	w15, [x14, x16]
 e0410a0:	373800cf 	tbnz	w15, #7, e0410b8 <smc_unknown>
 e0410a4:	100333ab 	adr	x11, e047718 <__svc_desc_arm_arch_svc+0x18>
 e0410a8:	531b69ea 	lsl	w10, w15, #5
 e0410ac:	f86a496f 	ldr	x15, [x11, w10, uxtw]
 e0410b0:	d63f01e0 	blr	x15
 e0410b4:	17fffeae 	b	e040b6c <el3_exit>

000000000e0410b8 <smc_unknown>:
 e0410b8:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e0410bc:	f90000c0 	str	x0, [x6]
 e0410c0:	17fffeab 	b	e040b6c <el3_exit>

000000000e0410c4 <smc_prohibited>:
 e0410c4:	a94e77fc 	ldp	x28, x29, [sp, #224]
 e0410c8:	f9407bfe 	ldr	x30, [sp, #240]
 e0410cc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e0410d0:	d69f03e0 	eret
 e0410d4:	d503379f 	dsb	nsh
 e0410d8:	d5033fdf 	isb

000000000e0410dc <spin_lock>:
 e0410dc:	52800022 	mov	w2, #0x1                   	// #1
 e0410e0:	d50320bf 	sevl

000000000e0410e4 <l1>:
 e0410e4:	d503205f 	wfe

000000000e0410e8 <l2>:
 e0410e8:	885ffc01 	ldaxr	w1, [x0]
 e0410ec:	35ffffc1 	cbnz	w1, e0410e4 <l1>
 e0410f0:	88017c02 	stxr	w1, w2, [x0]
 e0410f4:	35ffffa1 	cbnz	w1, e0410e8 <l2>
 e0410f8:	d65f03c0 	ret

000000000e0410fc <spin_unlock>:
 e0410fc:	889ffc1f 	stlr	wzr, [x0]
 e041100:	d65f03c0 	ret

000000000e041104 <zeromem>:
 e041104:	8b010002 	add	x2, x0, x1
 e041108:	14000030 	b	e0411c8 <zero_normalmem+0xbc>

000000000e04110c <zero_normalmem>:
 e04110c:	8b010002 	add	x2, x0, x1
 e041110:	d53b00e3 	mrs	x3, dczid_el0
 e041114:	d3400c63 	ubfx	x3, x3, #0, #4
 e041118:	d2800085 	mov	x5, #0x4                   	// #4
 e04111c:	9ac320a3 	lsl	x3, x5, x3
 e041120:	eb03003f 	cmp	x1, x3
 e041124:	54000523 	b.cc	e0411c8 <zero_normalmem+0xbc>  // b.lo, b.ul, b.last
 e041128:	d1000461 	sub	x1, x3, #0x1
 e04112c:	ea01001f 	tst	x0, x1
 e041130:	54000260 	b.eq	e04117c <zero_normalmem+0x70>  // b.none
 e041134:	aa010004 	orr	x4, x0, x1
 e041138:	91000484 	add	x4, x4, #0x1
 e04113c:	b4000464 	cbz	x4, e0411c8 <zero_normalmem+0xbc>
 e041140:	eb02009f 	cmp	x4, x2
 e041144:	54000428 	b.hi	e0411c8 <zero_normalmem+0xbc>  // b.pmore
 e041148:	f2400c1f 	tst	x0, #0xf
 e04114c:	540000e0 	b.eq	e041168 <zero_normalmem+0x5c>  // b.none
 e041150:	b2400c05 	orr	x5, x0, #0xf
 e041154:	910004a5 	add	x5, x5, #0x1
 e041158:	b4000385 	cbz	x5, e0411c8 <zero_normalmem+0xbc>
 e04115c:	3800141f 	strb	wzr, [x0], #1
 e041160:	eb05001f 	cmp	x0, x5
 e041164:	54ffffc1 	b.ne	e04115c <zero_normalmem+0x50>  // b.any
 e041168:	eb04001f 	cmp	x0, x4
 e04116c:	54000082 	b.cs	e04117c <zero_normalmem+0x70>  // b.hs, b.nlast
 e041170:	a8817c1f 	stp	xzr, xzr, [x0], #16
 e041174:	eb04001f 	cmp	x0, x4
 e041178:	54ffffc3 	b.cc	e041170 <zero_normalmem+0x64>  // b.lo, b.ul, b.last
 e04117c:	8a210044 	bic	x4, x2, x1
 e041180:	eb04001f 	cmp	x0, x4
 e041184:	540000a2 	b.cs	e041198 <zero_normalmem+0x8c>  // b.hs, b.nlast
 e041188:	d50b7420 	dc	zva, x0
 e04118c:	8b030000 	add	x0, x0, x3
 e041190:	eb04001f 	cmp	x0, x4
 e041194:	54ffffa3 	b.cc	e041188 <zero_normalmem+0x7c>  // b.lo, b.ul, b.last
 e041198:	927cec44 	and	x4, x2, #0xfffffffffffffff0
 e04119c:	eb04001f 	cmp	x0, x4
 e0411a0:	54000082 	b.cs	e0411b0 <zero_normalmem+0xa4>  // b.hs, b.nlast
 e0411a4:	a8817c1f 	stp	xzr, xzr, [x0], #16
 e0411a8:	eb04001f 	cmp	x0, x4
 e0411ac:	54ffffc3 	b.cc	e0411a4 <zero_normalmem+0x98>  // b.lo, b.ul, b.last
 e0411b0:	eb02001f 	cmp	x0, x2
 e0411b4:	54000080 	b.eq	e0411c4 <zero_normalmem+0xb8>  // b.none
 e0411b8:	3800141f 	strb	wzr, [x0], #1
 e0411bc:	eb02001f 	cmp	x0, x2
 e0411c0:	54ffffc1 	b.ne	e0411b8 <zero_normalmem+0xac>  // b.any
 e0411c4:	d65f03c0 	ret
 e0411c8:	f2400c1f 	tst	x0, #0xf
 e0411cc:	54fffe60 	b.eq	e041198 <zero_normalmem+0x8c>  // b.none
 e0411d0:	b2400c04 	orr	x4, x0, #0xf
 e0411d4:	91000484 	add	x4, x4, #0x1
 e0411d8:	b4fffec4 	cbz	x4, e0411b0 <zero_normalmem+0xa4>
 e0411dc:	eb02009f 	cmp	x4, x2
 e0411e0:	54fffe82 	b.cs	e0411b0 <zero_normalmem+0xa4>  // b.hs, b.nlast
 e0411e4:	3800141f 	strb	wzr, [x0], #1
 e0411e8:	eb04001f 	cmp	x0, x4
 e0411ec:	54ffffc1 	b.ne	e0411e4 <zero_normalmem+0xd8>  // b.any
 e0411f0:	17ffffea 	b	e041198 <zero_normalmem+0x8c>

000000000e0411f4 <bakery_lock_get>:
 e0411f4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e0411f8:	910003fd 	mov	x29, sp
 e0411fc:	f9000bf3 	str	x19, [sp, #16]
 e041200:	aa0003f3 	mov	x19, x0
 e041204:	97ffff03 	bl	e040e10 <plat_my_core_pos>
 e041208:	d37f7c04 	ubfiz	x4, x0, #1, #32
 e04120c:	52800021 	mov	w1, #0x1                   	// #1
 e041210:	52800002 	mov	w2, #0x0                   	// #0
 e041214:	78246a61 	strh	w1, [x19, x4]
 e041218:	52800001 	mov	w1, #0x0                   	// #0
 e04121c:	2a0203e3 	mov	w3, w2
 e041220:	11000442 	add	w2, w2, #0x1
 e041224:	78637a63 	ldrh	w3, [x19, x3, lsl #1]
 e041228:	d3413c63 	ubfx	x3, x3, #1, #15
 e04122c:	6b03003f 	cmp	w1, w3
 e041230:	1a832021 	csel	w1, w1, w3, cs  // cs = hs, nlast
 e041234:	7100205f 	cmp	w2, #0x8
 e041238:	54ffff21 	b.ne	e04121c <bakery_lock_get+0x28>  // b.any
 e04123c:	11000421 	add	w1, w1, #0x1
 e041240:	531f3822 	ubfiz	w2, w1, #1, #15
 e041244:	2a012001 	orr	w1, w0, w1, lsl #8
 e041248:	78246a62 	strh	w2, [x19, x4]
 e04124c:	52800002 	mov	w2, #0x0                   	// #0
 e041250:	6b02001f 	cmp	w0, w2
 e041254:	54000200 	b.eq	e041294 <bakery_lock_get+0xa0>  // b.none
 e041258:	d37f7c45 	ubfiz	x5, x2, #1, #32
 e04125c:	78656a64 	ldrh	w4, [x19, x5]
 e041260:	8b050266 	add	x6, x19, x5
 e041264:	12003c83 	and	w3, w4, #0xffff
 e041268:	3707ffa4 	tbnz	w4, #0, e04125c <bakery_lock_get+0x68>
 e04126c:	53017c63 	lsr	w3, w3, #1
 e041270:	34000123 	cbz	w3, e041294 <bakery_lock_get+0xa0>
 e041274:	2a032044 	orr	w4, w2, w3, lsl #8
 e041278:	6b04003f 	cmp	w1, w4
 e04127c:	540000c9 	b.ls	e041294 <bakery_lock_get+0xa0>  // b.plast
 e041280:	d503205f 	wfe
 e041284:	794000c4 	ldrh	w4, [x6]
 e041288:	d3413c84 	ubfx	x4, x4, #1, #15
 e04128c:	6b04007f 	cmp	w3, w4
 e041290:	54ffff80 	b.eq	e041280 <bakery_lock_get+0x8c>  // b.none
 e041294:	11000442 	add	w2, w2, #0x1
 e041298:	7100205f 	cmp	w2, #0x8
 e04129c:	54fffda1 	b.ne	e041250 <bakery_lock_get+0x5c>  // b.any
 e0412a0:	d5033bbf 	dmb	ish
 e0412a4:	f9400bf3 	ldr	x19, [sp, #16]
 e0412a8:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0412ac:	d65f03c0 	ret

000000000e0412b0 <bakery_lock_release>:
 e0412b0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e0412b4:	910003fd 	mov	x29, sp
 e0412b8:	f9000bf3 	str	x19, [sp, #16]
 e0412bc:	aa0003f3 	mov	x19, x0
 e0412c0:	97fffed4 	bl	e040e10 <plat_my_core_pos>
 e0412c4:	d5033bbf 	dmb	ish
 e0412c8:	2a0003e1 	mov	w1, w0
 e0412cc:	78217a7f 	strh	wzr, [x19, x1, lsl #1]
 e0412d0:	d5033f9f 	dsb	sy
 e0412d4:	d503209f 	sev
 e0412d8:	f9400bf3 	ldr	x19, [sp, #16]
 e0412dc:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0412e0:	d65f03c0 	ret

000000000e0412e4 <bl31_early_platform_setup2>:
 e0412e4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e0412e8:	910003fd 	mov	x29, sp
 e0412ec:	a90153f3 	stp	x19, x20, [sp, #16]
 e0412f0:	aa0003f3 	mov	x19, x0
 e0412f4:	b0000094 	adrp	x20, e052000 <opteed_sp_context+0xa80>
 e0412f8:	f90013f5 	str	x21, [sp, #32]
 e0412fc:	94000ce0 	bl	e04467c <qemu_console_init>
 e041300:	f9400673 	ldr	x19, [x19, #8]
 e041304:	b0000095 	adrp	x21, e052000 <opteed_sp_context+0xa80>
 e041308:	912c0294 	add	x20, x20, #0xb00
 e04130c:	912aa2b5 	add	x21, x21, #0xaa8
 e041310:	b50000d3 	cbnz	x19, e041328 <bl31_early_platform_setup2+0x44>
 e041314:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041318:	f9458400 	ldr	x0, [x0, #2824]
 e04131c:	b5000240 	cbnz	x0, e041364 <bl31_early_platform_setup2+0x80>
 e041320:	940001ac 	bl	e0419d0 <console_flush>
 e041324:	97fffd86 	bl	e04093c <do_panic>
 e041328:	b9400260 	ldr	w0, [x19]
 e04132c:	7100101f 	cmp	w0, #0x4
 e041330:	540000e1 	b.ne	e04134c <bl31_early_platform_setup2+0x68>  // b.any
 e041334:	f9400a61 	ldr	x1, [x19, #16]
 e041338:	aa1503e0 	mov	x0, x21
 e04133c:	d2800b02 	mov	x2, #0x58                  	// #88
 e041340:	940003ab 	bl	e0421ec <memcpy>
 e041344:	f9400e73 	ldr	x19, [x19, #24]
 e041348:	17fffff2 	b	e041310 <bl31_early_platform_setup2+0x2c>
 e04134c:	7100141f 	cmp	w0, #0x5
 e041350:	54ffffa1 	b.ne	e041344 <bl31_early_platform_setup2+0x60>  // b.any
 e041354:	aa1403e0 	mov	x0, x20
 e041358:	d2800b02 	mov	x2, #0x58                  	// #88
 e04135c:	f9400a61 	ldr	x1, [x19, #16]
 e041360:	17fffff8 	b	e041340 <bl31_early_platform_setup2+0x5c>
 e041364:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041368:	f94013f5 	ldr	x21, [sp, #32]
 e04136c:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e041370:	d65f03c0 	ret

000000000e041374 <bl31_main>:
 e041374:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041378:	d0000021 	adrp	x1, e047000 <__TEXT_END__>
 e04137c:	910c1021 	add	x1, x1, #0x304
 e041380:	910003fd 	mov	x29, sp
 e041384:	f9000bf3 	str	x19, [sp, #16]
 e041388:	d0000033 	adrp	x19, e047000 <__TEXT_END__>
 e04138c:	910d9e73 	add	x19, x19, #0x367
 e041390:	aa1303e0 	mov	x0, x19
 e041394:	94000e54 	bl	e044ce4 <tf_log>
 e041398:	aa1303e0 	mov	x0, x19
 e04139c:	d0000021 	adrp	x1, e047000 <__TEXT_END__>
 e0413a0:	910b9821 	add	x1, x1, #0x2e6
 e0413a4:	94000e50 	bl	e044ce4 <tf_log>
 e0413a8:	9400002f 	bl	e041464 <bl31_platform_setup>
 e0413ac:	940000a0 	bl	e04162c <cm_init>
 e0413b0:	94000d30 	bl	e044870 <runtime_svc_init>
 e0413b4:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0413b8:	f944c000 	ldr	x0, [x0, #2432]
 e0413bc:	b40000c0 	cbz	x0, e0413d4 <bl31_main+0x60>
 e0413c0:	d63f0000 	blr	x0
 e0413c4:	35000080 	cbnz	w0, e0413d4 <bl31_main+0x60>
 e0413c8:	d0000020 	adrp	x0, e047000 <__TEXT_END__>
 e0413cc:	910dc800 	add	x0, x0, #0x372
 e0413d0:	94000e45 	bl	e044ce4 <tf_log>
 e0413d4:	9400002c 	bl	e041484 <bl31_prepare_next_image_entry>
 e0413d8:	9400017e 	bl	e0419d0 <console_flush>
 e0413dc:	f9400bf3 	ldr	x19, [sp, #16]
 e0413e0:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0413e4:	1400001e 	b	e04145c <bl31_plat_runtime_setup>

000000000e0413e8 <bl31_plat_arch_setup>:
 e0413e8:	b00000c0 	adrp	x0, e05a000 <__BL31_END__>
 e0413ec:	929fffe1 	mov	x1, #0xffffffffffff0000    	// #-65536
 e0413f0:	91000000 	add	x0, x0, #0x0
 e0413f4:	b00000c7 	adrp	x7, e05a000 <__BL31_END__>
 e0413f8:	900000c6 	adrp	x6, e059000 <psci_locks>
 e0413fc:	910000e7 	add	x7, x7, #0x0
 e041400:	910000c6 	add	x6, x6, #0x0
 e041404:	f0000025 	adrp	x5, e048000 <tf_xlat_ctx>
 e041408:	d0000024 	adrp	x4, e047000 <__TEXT_END__>
 e04140c:	910000a5 	add	x5, x5, #0x0
 e041410:	91000084 	add	x4, x4, #0x0
 e041414:	d0000023 	adrp	x3, e047000 <__TEXT_END__>
 e041418:	f0ffffe2 	adrp	x2, e040000 <bl31_entrypoint>
 e04141c:	91000063 	add	x3, x3, #0x0
 e041420:	91000042 	add	x2, x2, #0x0
 e041424:	f2be3f81 	movk	x1, #0xf1fc, lsl #16
 e041428:	8b010001 	add	x1, x0, x1
 e04142c:	d2a1c080 	mov	x0, #0xe040000             	// #235143168
 e041430:	14000c6b 	b	e0445dc <qemu_configure_mmu_el3>

000000000e041434 <bl31_plat_get_next_image_ep_info>:
 e041434:	7100041f 	cmp	w0, #0x1
 e041438:	b0000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e04143c:	b0000082 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e041440:	912c0020 	add	x0, x1, #0xb00
 e041444:	912aa042 	add	x2, x2, #0xaa8
 e041448:	9a820000 	csel	x0, x0, x2, eq  // eq = none
 e04144c:	f9400401 	ldr	x1, [x0, #8]
 e041450:	f100003f 	cmp	x1, #0x0
 e041454:	9a9f1000 	csel	x0, x0, xzr, ne  // ne = any
 e041458:	d65f03c0 	ret

000000000e04145c <bl31_plat_runtime_setup>:
 e04145c:	52800040 	mov	w0, #0x2                   	// #2
 e041460:	140001b6 	b	e041b38 <console_switch_state>

000000000e041464 <bl31_platform_setup>:
 e041464:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e041468:	910003fd 	mov	x29, sp
 e04146c:	9400069f 	bl	e042ee8 <plat_qemu_gic_init>
 e041470:	94000606 	bl	e042c88 <pl061_gpio_init>
 e041474:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e041478:	52800001 	mov	w1, #0x0                   	// #0
 e04147c:	d2a12160 	mov	x0, #0x90b0000             	// #151715840
 e041480:	14000605 	b	e042c94 <pl061_gpio_register>

000000000e041484 <bl31_prepare_next_image_entry>:
 e041484:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041488:	910003fd 	mov	x29, sp
 e04148c:	a90153f3 	stp	x19, x20, [sp, #16]
 e041490:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e041494:	d3441c00 	ubfx	x0, x0, #4, #4
 e041498:	f100041f 	cmp	x0, #0x1
 e04149c:	540000c1 	b.ne	e0414b4 <bl31_prepare_next_image_entry+0x30>  // b.any
 e0414a0:	d0000020 	adrp	x0, e047000 <__TEXT_END__>
 e0414a4:	910c5c00 	add	x0, x0, #0x317
 e0414a8:	94000e0f 	bl	e044ce4 <tf_log>
 e0414ac:	94000149 	bl	e0419d0 <console_flush>
 e0414b0:	97fffd23 	bl	e04093c <do_panic>
 e0414b4:	f0000020 	adrp	x0, e048000 <tf_xlat_ctx>
 e0414b8:	b9406014 	ldr	w20, [x0, #96]
 e0414bc:	2a1403e0 	mov	w0, w20
 e0414c0:	97ffffdd 	bl	e041434 <bl31_plat_get_next_image_ep_info>
 e0414c4:	aa0003f3 	mov	x19, x0
 e0414c8:	94000698 	bl	e042f28 <print_entry_point_info>
 e0414cc:	aa1303e0 	mov	x0, x19
 e0414d0:	94000063 	bl	e04165c <cm_init_my_context>
 e0414d4:	2a1403e0 	mov	w0, w20
 e0414d8:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0414dc:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0414e0:	1400006a 	b	e041688 <cm_prepare_el3_exit>

000000000e0414e4 <bl31_register_bl32_init>:
 e0414e4:	b0000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e0414e8:	f904c020 	str	x0, [x1, #2432]
 e0414ec:	d65f03c0 	ret

000000000e0414f0 <bl31_setup>:
 e0414f0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e0414f4:	910003fd 	mov	x29, sp
 e0414f8:	97ffff7b 	bl	e0412e4 <bl31_early_platform_setup2>
 e0414fc:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e041500:	17ffffba 	b	e0413e8 <bl31_plat_arch_setup>

000000000e041504 <cm_el1_sysregs_context_restore>:
 e041504:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041508:	910003fd 	mov	x29, sp
 e04150c:	a90153f3 	stp	x19, x20, [sp, #16]
 e041510:	2a0003f3 	mov	w19, w0
 e041514:	9400003a 	bl	e0415fc <cm_get_context>
 e041518:	91050000 	add	x0, x0, #0x140
 e04151c:	97fffd2e 	bl	e0409d4 <el1_sysregs_context_restore>
 e041520:	34000273 	cbz	w19, e04156c <cm_el1_sysregs_context_restore+0x68>
 e041524:	d0000033 	adrp	x19, e047000 <__TEXT_END__>
 e041528:	d0000034 	adrp	x20, e047000 <__TEXT_END__>
 e04152c:	91236273 	add	x19, x19, #0x8d8
 e041530:	91236294 	add	x20, x20, #0x8d8
 e041534:	eb14027f 	cmp	x19, x20
 e041538:	54000142 	b.cs	e041560 <cm_el1_sysregs_context_restore+0x5c>  // b.hs, b.nlast
 e04153c:	f8408661 	ldr	x1, [x19], #8
 e041540:	d2800000 	mov	x0, #0x0                   	// #0
 e041544:	d63f0020 	blr	x1
 e041548:	17fffffb 	b	e041534 <cm_el1_sysregs_context_restore+0x30>
 e04154c:	f8408661 	ldr	x1, [x19], #8
 e041550:	d2800000 	mov	x0, #0x0                   	// #0
 e041554:	d63f0020 	blr	x1
 e041558:	eb14027f 	cmp	x19, x20
 e04155c:	54ffff83 	b.cc	e04154c <cm_el1_sysregs_context_restore+0x48>  // b.lo, b.ul, b.last
 e041560:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041564:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041568:	d65f03c0 	ret
 e04156c:	d0000033 	adrp	x19, e047000 <__TEXT_END__>
 e041570:	d0000034 	adrp	x20, e047000 <__TEXT_END__>
 e041574:	91234273 	add	x19, x19, #0x8d0
 e041578:	91236294 	add	x20, x20, #0x8d8
 e04157c:	17fffff7 	b	e041558 <cm_el1_sysregs_context_restore+0x54>

000000000e041580 <cm_el1_sysregs_context_save>:
 e041580:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041584:	910003fd 	mov	x29, sp
 e041588:	a90153f3 	stp	x19, x20, [sp, #16]
 e04158c:	2a0003f3 	mov	w19, w0
 e041590:	9400001b 	bl	e0415fc <cm_get_context>
 e041594:	91050000 	add	x0, x0, #0x140
 e041598:	97fffd42 	bl	e040aa0 <el1_sysregs_context_save>
 e04159c:	34000273 	cbz	w19, e0415e8 <cm_el1_sysregs_context_save+0x68>
 e0415a0:	d0000033 	adrp	x19, e047000 <__TEXT_END__>
 e0415a4:	d0000034 	adrp	x20, e047000 <__TEXT_END__>
 e0415a8:	91236273 	add	x19, x19, #0x8d8
 e0415ac:	91236294 	add	x20, x20, #0x8d8
 e0415b0:	eb14027f 	cmp	x19, x20
 e0415b4:	54000142 	b.cs	e0415dc <cm_el1_sysregs_context_save+0x5c>  // b.hs, b.nlast
 e0415b8:	f8408661 	ldr	x1, [x19], #8
 e0415bc:	d2800000 	mov	x0, #0x0                   	// #0
 e0415c0:	d63f0020 	blr	x1
 e0415c4:	17fffffb 	b	e0415b0 <cm_el1_sysregs_context_save+0x30>
 e0415c8:	f8408661 	ldr	x1, [x19], #8
 e0415cc:	d2800000 	mov	x0, #0x0                   	// #0
 e0415d0:	d63f0020 	blr	x1
 e0415d4:	eb14027f 	cmp	x19, x20
 e0415d8:	54ffff83 	b.cc	e0415c8 <cm_el1_sysregs_context_save+0x48>  // b.lo, b.ul, b.last
 e0415dc:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0415e0:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0415e4:	d65f03c0 	ret
 e0415e8:	d0000033 	adrp	x19, e047000 <__TEXT_END__>
 e0415ec:	d0000034 	adrp	x20, e047000 <__TEXT_END__>
 e0415f0:	91236273 	add	x19, x19, #0x8d8
 e0415f4:	91236294 	add	x20, x20, #0x8d8
 e0415f8:	17fffff7 	b	e0415d4 <cm_el1_sysregs_context_save+0x54>

000000000e0415fc <cm_get_context>:
 e0415fc:	d53ed041 	mrs	x1, tpidr_el3
 e041600:	f8605820 	ldr	x0, [x1, w0, uxtw #3]
 e041604:	d65f03c0 	ret

000000000e041608 <cm_get_context_by_index>:
 e041608:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e04160c:	910003fd 	mov	x29, sp
 e041610:	f9000bf3 	str	x19, [sp, #16]
 e041614:	2a0103f3 	mov	w19, w1
 e041618:	97fffb2b 	bl	e0402c4 <_cpu_data_by_index>
 e04161c:	f8735800 	ldr	x0, [x0, w19, uxtw #3]
 e041620:	f9400bf3 	ldr	x19, [sp, #16]
 e041624:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041628:	d65f03c0 	ret

000000000e04162c <cm_init>:
 e04162c:	d65f03c0 	ret

000000000e041630 <cm_init_context_by_index>:
 e041630:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041634:	910003fd 	mov	x29, sp
 e041638:	f9000bf3 	str	x19, [sp, #16]
 e04163c:	aa0103f3 	mov	x19, x1
 e041640:	b9400421 	ldr	w1, [x1, #4]
 e041644:	12000021 	and	w1, w1, #0x1
 e041648:	97fffff0 	bl	e041608 <cm_get_context_by_index>
 e04164c:	aa1303e1 	mov	x1, x19
 e041650:	f9400bf3 	ldr	x19, [sp, #16]
 e041654:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041658:	1400005d 	b	e0417cc <cm_setup_context>

000000000e04165c <cm_init_my_context>:
 e04165c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041660:	910003fd 	mov	x29, sp
 e041664:	f9000bf3 	str	x19, [sp, #16]
 e041668:	aa0003f3 	mov	x19, x0
 e04166c:	b9400400 	ldr	w0, [x0, #4]
 e041670:	12000000 	and	w0, w0, #0x1
 e041674:	97ffffe2 	bl	e0415fc <cm_get_context>
 e041678:	aa1303e1 	mov	x1, x19
 e04167c:	f9400bf3 	ldr	x19, [sp, #16]
 e041680:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041684:	14000052 	b	e0417cc <cm_setup_context>

000000000e041688 <cm_prepare_el3_exit>:
 e041688:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e04168c:	910003fd 	mov	x29, sp
 e041690:	f9000bf3 	str	x19, [sp, #16]
 e041694:	2a0003f3 	mov	w19, w0
 e041698:	97ffffd9 	bl	e0415fc <cm_get_context>
 e04169c:	7100067f 	cmp	w19, #0x1
 e0416a0:	540004e1 	b.ne	e04173c <cm_prepare_el3_exit+0xb4>  // b.any
 e0416a4:	f9408001 	ldr	x1, [x0, #256]
 e0416a8:	92780022 	and	x2, x1, #0x100
 e0416ac:	36400121 	tbz	w1, #8, e0416d0 <cm_prepare_el3_exit+0x48>
 e0416b0:	f940a800 	ldr	x0, [x0, #336]
 e0416b4:	d2810601 	mov	x1, #0x830                 	// #2096
 e0416b8:	f2a618a1 	movk	x1, #0x30c5, lsl #16
 e0416bc:	92670000 	and	x0, x0, #0x2000000
 e0416c0:	aa010000 	orr	x0, x0, x1
 e0416c4:	d51c1000 	msr	sctlr_el2, x0
 e0416c8:	52800000 	mov	w0, #0x0                   	// #0
 e0416cc:	1400001b 	b	e041738 <cm_prepare_el3_exit+0xb0>
 e0416d0:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e0416d4:	f2780c1f 	tst	x0, #0xf00
 e0416d8:	54ffff80 	b.eq	e0416c8 <cm_prepare_el3_exit+0x40>  // b.none
 e0416dc:	f2760021 	ands	x1, x1, #0x400
 e0416e0:	d2b00000 	mov	x0, #0x80000000            	// #2147483648
 e0416e4:	9a800021 	csel	x1, x1, x0, eq  // eq = none
 e0416e8:	b2580421 	orr	x1, x1, #0x30000000000
 e0416ec:	d51c1101 	msr	hcr_el2, x1
 e0416f0:	d2867fe0 	mov	x0, #0x33ff                	// #13311
 e0416f4:	d51c1140 	msr	cptr_el2, x0
 e0416f8:	d2800060 	mov	x0, #0x3                   	// #3
 e0416fc:	d51ce100 	msr	cnthctl_el2, x0
 e041700:	d51ce062 	msr	cntvoff_el2, x2
 e041704:	d5380000 	mrs	x0, midr_el1
 e041708:	d51c0000 	msr	vpidr_el2, x0
 e04170c:	d53800a0 	mrs	x0, mpidr_el1
 e041710:	d51c00a0 	msr	vmpidr_el2, x0
 e041714:	d51c2102 	msr	vttbr_el2, x2
 e041718:	d53b9c00 	mrs	x0, pmcr_el0
 e04171c:	d34b3c00 	ubfx	x0, x0, #11, #5
 e041720:	d2a08041 	mov	x1, #0x4020000             	// #67239936
 e041724:	aa010000 	orr	x0, x0, x1
 e041728:	d51c1120 	msr	mdcr_el2, x0
 e04172c:	d51c1162 	msr	hstr_el2, x2
 e041730:	d51ce222 	msr	cnthp_ctl_el2, x2
 e041734:	2a1303e0 	mov	w0, w19
 e041738:	94000d0c 	bl	e044b68 <spe_enable>
 e04173c:	2a1303e0 	mov	w0, w19
 e041740:	97ffff71 	bl	e041504 <cm_el1_sysregs_context_restore>
 e041744:	2a1303e0 	mov	w0, w19
 e041748:	f9400bf3 	ldr	x19, [sp, #16]
 e04174c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041750:	14000017 	b	e0417ac <cm_set_next_eret_context>

000000000e041754 <cm_set_context>:
 e041754:	d53ed042 	mrs	x2, tpidr_el3
 e041758:	f8215840 	str	x0, [x2, w1, uxtw #3]
 e04175c:	d65f03c0 	ret

000000000e041760 <cm_set_context_by_index>:
 e041760:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041764:	910003fd 	mov	x29, sp
 e041768:	a90153f3 	stp	x19, x20, [sp, #16]
 e04176c:	2a0203f3 	mov	w19, w2
 e041770:	aa0103f4 	mov	x20, x1
 e041774:	97fffad4 	bl	e0402c4 <_cpu_data_by_index>
 e041778:	f8335814 	str	x20, [x0, w19, uxtw #3]
 e04177c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041780:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041784:	d65f03c0 	ret

000000000e041788 <cm_set_elr_el3>:
 e041788:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e04178c:	910003fd 	mov	x29, sp
 e041790:	f9000bf3 	str	x19, [sp, #16]
 e041794:	aa0103f3 	mov	x19, x1
 e041798:	97ffff99 	bl	e0415fc <cm_get_context>
 e04179c:	f9009013 	str	x19, [x0, #288]
 e0417a0:	f9400bf3 	ldr	x19, [sp, #16]
 e0417a4:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0417a8:	d65f03c0 	ret

000000000e0417ac <cm_set_next_eret_context>:
 e0417ac:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e0417b0:	910003fd 	mov	x29, sp
 e0417b4:	97ffff92 	bl	e0415fc <cm_get_context>
 e0417b8:	d50041bf 	msr	spsel, #0x1
 e0417bc:	9100001f 	mov	sp, x0
 e0417c0:	d50040bf 	msr	spsel, #0x0
 e0417c4:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e0417c8:	d65f03c0 	ret

000000000e0417cc <cm_setup_context>:
 e0417cc:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e0417d0:	910003fd 	mov	x29, sp
 e0417d4:	a9025bf5 	stp	x21, x22, [sp, #32]
 e0417d8:	aa0003f6 	mov	x22, x0
 e0417dc:	b9400435 	ldr	w21, [x1, #4]
 e0417e0:	a90153f3 	stp	x19, x20, [sp, #16]
 e0417e4:	aa0103f4 	mov	x20, x1
 e0417e8:	120002b5 	and	w21, w21, #0x1
 e0417ec:	d2804c01 	mov	x1, #0x260                 	// #608
 e0417f0:	97fffe45 	bl	e041104 <zeromem>
 e0417f4:	d53e1113 	mrs	x19, scr_el3
 e0417f8:	9281a0e0 	mov	x0, #0xfffffffffffff2f8    	// #-3336
 e0417fc:	8a000273 	and	x19, x19, x0
 e041800:	34000055 	cbz	w21, e041808 <cm_setup_context+0x3c>
 e041804:	b2400273 	orr	x19, x19, #0x1
 e041808:	b9401280 	ldr	w0, [x20, #16]
 e04180c:	37200040 	tbnz	w0, #4, e041814 <cm_setup_context+0x48>
 e041810:	b2760273 	orr	x19, x19, #0x400
 e041814:	b9400680 	ldr	w0, [x20, #4]
 e041818:	36100040 	tbz	w0, #2, e041820 <cm_setup_context+0x54>
 e04181c:	b2750273 	orr	x19, x19, #0x800
 e041820:	927cfa73 	and	x19, x19, #0xfffffffffffffff7
 e041824:	34000055 	cbz	w21, e04182c <cm_setup_context+0x60>
 e041828:	b2700673 	orr	x19, x19, #0x30000
 e04182c:	d5380420 	mrs	x0, id_aa64pfr1_el1
 e041830:	53082c00 	ubfx	w0, w0, #8, #4
 e041834:	7100041f 	cmp	w0, #0x1
 e041838:	540000a0 	b.eq	e04184c <cm_setup_context+0x80>  // b.none
 e04183c:	51000800 	sub	w0, w0, #0x2
 e041840:	7100041f 	cmp	w0, #0x1
 e041844:	54000068 	b.hi	e041850 <cm_setup_context+0x84>  // b.pmore
 e041848:	34000055 	cbz	w21, e041850 <cm_setup_context+0x84>
 e04184c:	b2660273 	orr	x19, x19, #0x4000000
 e041850:	2a1503e0 	mov	w0, w21
 e041854:	940000da 	bl	e041bbc <get_scr_el3_from_routing_model>
 e041858:	b9401281 	ldr	w1, [x20, #16]
 e04185c:	aa000273 	orr	x19, x19, x0
 e041860:	d3441023 	ubfx	x3, x1, #4, #1
 e041864:	37200241 	tbnz	w1, #4, e0418ac <cm_setup_context+0xe0>
 e041868:	d3420c20 	ubfx	x0, x1, #2, #2
 e04186c:	7100081f 	cmp	w0, #0x2
 e041870:	540003a1 	b.ne	e0418e4 <cm_setup_context+0x118>  // b.any
 e041874:	d5380702 	mrs	x2, id_aa64mmfr0_el1
 e041878:	d2802000 	mov	x0, #0x100                 	// #256
 e04187c:	d378ec42 	ubfx	x2, x2, #56, #4
 e041880:	b2780264 	orr	x4, x19, #0x100
 e041884:	f100045f 	cmp	x2, #0x1
 e041888:	f2a10000 	movk	x0, #0x800, lsl #16
 e04188c:	aa000273 	orr	x19, x19, x0
 e041890:	9a840273 	csel	x19, x19, x4, eq  // eq = none
 e041894:	d5380700 	mrs	x0, id_aa64mmfr0_el1
 e041898:	d37cfc00 	lsr	x0, x0, #60
 e04189c:	f100081f 	cmp	x0, #0x2
 e0418a0:	540000c1 	b.ne	e0418b8 <cm_setup_context+0xec>  // b.any
 e0418a4:	b2640273 	orr	x19, x19, #0x10000000
 e0418a8:	14000004 	b	e0418b8 <cm_setup_context+0xec>
 e0418ac:	12000c20 	and	w0, w1, #0xf
 e0418b0:	7100281f 	cmp	w0, #0xa
 e0418b4:	54fffe00 	b.eq	e041874 <cm_setup_context+0xa8>  // b.none
 e0418b8:	35000175 	cbnz	w21, e0418e4 <cm_setup_context+0x118>
 e0418bc:	d3420c21 	ubfx	x1, x1, #2, #2
 e0418c0:	7100083f 	cmp	w1, #0x2
 e0418c4:	54000101 	b.ne	e0418e4 <cm_setup_context+0x118>  // b.any
 e0418c8:	b26e0273 	orr	x19, x19, #0x40000
 e0418cc:	340000c3 	cbz	w3, e0418e4 <cm_setup_context+0x118>
 e0418d0:	d0000020 	adrp	x0, e047000 <__TEXT_END__>
 e0418d4:	910f9400 	add	x0, x0, #0x3e5
 e0418d8:	94000d03 	bl	e044ce4 <tf_log>
 e0418dc:	9400003d 	bl	e0419d0 <console_flush>
 e0418e0:	97fffc17 	bl	e04093c <do_panic>
 e0418e4:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e0418e8:	d36cfc00 	lsr	x0, x0, #44
 e0418ec:	f27f081f 	tst	x0, #0xe
 e0418f0:	540000a0 	b.eq	e041904 <cm_setup_context+0x138>  // b.none
 e0418f4:	d5380400 	mrs	x0, id_aa64pfr0_el1
 e0418f8:	f2780c1f 	tst	x0, #0xf00
 e0418fc:	54000040 	b.eq	e041904 <cm_setup_context+0x138>  // b.none
 e041900:	b25d0273 	orr	x19, x19, #0x800000000
 e041904:	b9400681 	ldr	w1, [x20, #4]
 e041908:	d2810015 	mov	x21, #0x800                 	// #2048
 e04190c:	d2810700 	mov	x0, #0x838                 	// #2104
 e041910:	7100007f 	cmp	w3, #0x0
 e041914:	f2a018a0 	movk	x0, #0xc5, lsl #16
 e041918:	f2a61a15 	movk	x21, #0x30d0, lsl #16
 e04191c:	d3689c21 	lsl	x1, x1, #24
 e041920:	92670021 	and	x1, x1, #0x2000000
 e041924:	aa150035 	orr	x21, x1, x21
 e041928:	aa000021 	orr	x1, x1, x0
 e04192c:	9a951035 	csel	x21, x1, x21, ne  // ne = any
 e041930:	d5380720 	mrs	x0, id_aa64mmfr1_el1
 e041934:	d3608c00 	ubfx	x0, x0, #32, #4
 e041938:	f100041f 	cmp	x0, #0x1
 e04193c:	540000c1 	b.ne	e041954 <cm_setup_context+0x188>  // b.any
 e041940:	94000502 	bl	e042d48 <plat_arm_set_twedel_scr_el3>
 e041944:	3100041f 	cmn	w0, #0x1
 e041948:	54000060 	b.eq	e041954 <cm_setup_context+0x188>  // b.none
 e04194c:	b3620c13 	bfi	x19, x0, #30, #4
 e041950:	b2630273 	orr	x19, x19, #0x20000000
 e041954:	f900aad5 	str	x21, [x22, #336]
 e041958:	d5381020 	mrs	x0, actlr_el1
 e04195c:	f9400681 	ldr	x1, [x20, #8]
 e041960:	f90092c1 	str	x1, [x22, #288]
 e041964:	b9401281 	ldr	w1, [x20, #16]
 e041968:	d2800802 	mov	x2, #0x40                  	// #64
 e04196c:	f90082d3 	str	x19, [x22, #256]
 e041970:	f9008ec1 	str	x1, [x22, #280]
 e041974:	91006281 	add	x1, x20, #0x18
 e041978:	f900d2c0 	str	x0, [x22, #416]
 e04197c:	aa1603e0 	mov	x0, x22
 e041980:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041984:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e041988:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e04198c:	14000218 	b	e0421ec <memcpy>

000000000e041990 <cm_write_scr_el3_bit>:
 e041990:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041994:	910003fd 	mov	x29, sp
 e041998:	a90153f3 	stp	x19, x20, [sp, #16]
 e04199c:	2a0103f4 	mov	w20, w1
 e0419a0:	2a0203f3 	mov	w19, w2
 e0419a4:	97ffff16 	bl	e0415fc <cm_get_context>
 e0419a8:	f9408001 	ldr	x1, [x0, #256]
 e0419ac:	d2800022 	mov	x2, #0x1                   	// #1
 e0419b0:	9ad42042 	lsl	x2, x2, x20
 e0419b4:	8a220022 	bic	x2, x1, x2
 e0419b8:	9ad42273 	lsl	x19, x19, x20
 e0419bc:	aa020273 	orr	x19, x19, x2
 e0419c0:	f9008013 	str	x19, [x0, #256]
 e0419c4:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0419c8:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0419cc:	d65f03c0 	ret

000000000e0419d0 <console_flush>:
 e0419d0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e0419d4:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0419d8:	910003fd 	mov	x29, sp
 e0419dc:	a90153f3 	stp	x19, x20, [sp, #16]
 e0419e0:	f0000034 	adrp	x20, e048000 <tf_xlat_ctx>
 e0419e4:	9101ae94 	add	x20, x20, #0x6b
 e0419e8:	f945b013 	ldr	x19, [x0, #2912]
 e0419ec:	b5000093 	cbnz	x19, e0419fc <console_flush+0x2c>
 e0419f0:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0419f4:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0419f8:	d65f03c0 	ret
 e0419fc:	f9400660 	ldr	x0, [x19, #8]
 e041a00:	39400281 	ldrb	w1, [x20]
 e041a04:	ea00003f 	tst	x1, x0
 e041a08:	540000a0 	b.eq	e041a1c <console_flush+0x4c>  // b.none
 e041a0c:	f9401261 	ldr	x1, [x19, #32]
 e041a10:	b4000061 	cbz	x1, e041a1c <console_flush+0x4c>
 e041a14:	aa1303e0 	mov	x0, x19
 e041a18:	d63f0020 	blr	x1
 e041a1c:	f9400273 	ldr	x19, [x19]
 e041a20:	17fffff3 	b	e0419ec <console_flush+0x1c>

000000000e041a24 <console_is_registered>:
 e041a24:	b0000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e041a28:	f945b021 	ldr	x1, [x1, #2912]
 e041a2c:	b5000061 	cbnz	x1, e041a38 <console_is_registered+0x14>
 e041a30:	52800000 	mov	w0, #0x0                   	// #0
 e041a34:	d65f03c0 	ret
 e041a38:	eb00003f 	cmp	x1, x0
 e041a3c:	54000060 	b.eq	e041a48 <console_is_registered+0x24>  // b.none
 e041a40:	f9400021 	ldr	x1, [x1]
 e041a44:	17fffffa 	b	e041a2c <console_is_registered+0x8>
 e041a48:	52800020 	mov	w0, #0x1                   	// #1
 e041a4c:	17fffffa 	b	e041a34 <console_is_registered+0x10>

000000000e041a50 <console_putc>:
 e041a50:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e041a54:	910003fd 	mov	x29, sp
 e041a58:	a9025bf5 	stp	x21, x22, [sp, #32]
 e041a5c:	2a0003f5 	mov	w21, w0
 e041a60:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041a64:	a90153f3 	stp	x19, x20, [sp, #16]
 e041a68:	f0000036 	adrp	x22, e048000 <tf_xlat_ctx>
 e041a6c:	9101aed6 	add	x22, x22, #0x6b
 e041a70:	f945b013 	ldr	x19, [x0, #2912]
 e041a74:	12800ff4 	mov	w20, #0xffffff80            	// #-128
 e041a78:	b50000d3 	cbnz	x19, e041a90 <console_putc+0x40>
 e041a7c:	2a1403e0 	mov	w0, w20
 e041a80:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041a84:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e041a88:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e041a8c:	d65f03c0 	ret
 e041a90:	f9400660 	ldr	x0, [x19, #8]
 e041a94:	394002c1 	ldrb	w1, [x22]
 e041a98:	ea00003f 	tst	x1, x0
 e041a9c:	54000180 	b.eq	e041acc <console_putc+0x7c>  // b.none
 e041aa0:	f9400a62 	ldr	x2, [x19, #16]
 e041aa4:	b4000142 	cbz	x2, e041acc <console_putc+0x7c>
 e041aa8:	71002abf 	cmp	w21, #0xa
 e041aac:	54000140 	b.eq	e041ad4 <console_putc+0x84>  // b.none
 e041ab0:	f9400a62 	ldr	x2, [x19, #16]
 e041ab4:	aa1303e1 	mov	x1, x19
 e041ab8:	2a1503e0 	mov	w0, w21
 e041abc:	d63f0040 	blr	x2
 e041ac0:	3102029f 	cmn	w20, #0x80
 e041ac4:	7a401280 	ccmp	w20, w0, #0x0, ne  // ne = any
 e041ac8:	1a80d294 	csel	w20, w20, w0, le
 e041acc:	f9400273 	ldr	x19, [x19]
 e041ad0:	17ffffea 	b	e041a78 <console_putc+0x28>
 e041ad4:	3647fee0 	tbz	w0, #8, e041ab0 <console_putc+0x60>
 e041ad8:	aa1303e1 	mov	x1, x19
 e041adc:	528001a0 	mov	w0, #0xd                   	// #13
 e041ae0:	d63f0040 	blr	x2
 e041ae4:	36fffe60 	tbz	w0, #31, e041ab0 <console_putc+0x60>
 e041ae8:	17fffff6 	b	e041ac0 <console_putc+0x70>

000000000e041aec <console_register>:
 e041aec:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e041af0:	aa0003e2 	mov	x2, x0
 e041af4:	910003fd 	mov	x29, sp
 e041af8:	97ffffcb 	bl	e041a24 <console_is_registered>
 e041afc:	7100041f 	cmp	w0, #0x1
 e041b00:	540000a0 	b.eq	e041b14 <console_register+0x28>  // b.none
 e041b04:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041b08:	f945b001 	ldr	x1, [x0, #2912]
 e041b0c:	f9000041 	str	x1, [x2]
 e041b10:	f905b002 	str	x2, [x0, #2912]
 e041b14:	52800020 	mov	w0, #0x1                   	// #1
 e041b18:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e041b1c:	d65f03c0 	ret

000000000e041b20 <console_set_scope>:
 e041b20:	f9400402 	ldr	x2, [x0, #8]
 e041b24:	2a0103e1 	mov	w1, w1
 e041b28:	92785c42 	and	x2, x2, #0xffffff00
 e041b2c:	aa010042 	orr	x2, x2, x1
 e041b30:	f9000402 	str	x2, [x0, #8]
 e041b34:	d65f03c0 	ret

000000000e041b38 <console_switch_state>:
 e041b38:	f0000021 	adrp	x1, e048000 <tf_xlat_ctx>
 e041b3c:	3901ac20 	strb	w0, [x1, #107]
 e041b40:	d65f03c0 	ret

000000000e041b44 <enable_mmu_el3>:
 e041b44:	f0000022 	adrp	x2, e048000 <tf_xlat_ctx>
 e041b48:	91000042 	add	x2, x2, #0x0
 e041b4c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041b50:	2a0003e1 	mov	w1, w0
 e041b54:	52800065 	mov	w5, #0x3                   	// #3
 e041b58:	910003fd 	mov	x29, sp
 e041b5c:	f9400444 	ldr	x4, [x2, #8]
 e041b60:	f9402043 	ldr	x3, [x2, #64]
 e041b64:	f9401842 	ldr	x2, [x2, #48]
 e041b68:	f9000bf3 	str	x19, [sp, #16]
 e041b6c:	2a0003f3 	mov	w19, w0
 e041b70:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041b74:	912e6000 	add	x0, x0, #0xb98
 e041b78:	94000bd1 	bl	e044abc <setup_mmu_cfg>
 e041b7c:	2a1303e0 	mov	w0, w19
 e041b80:	f9400bf3 	ldr	x19, [sp, #16]
 e041b84:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041b88:	17fffc08 	b	e040ba8 <enable_mmu_direct_el3>

000000000e041b8c <get_arm_std_svc_args>:
 e041b8c:	d0000020 	adrp	x0, e047000 <__TEXT_END__>
 e041b90:	91000000 	add	x0, x0, #0x0
 e041b94:	d65f03c0 	ret

000000000e041b98 <get_interrupt_type_handler>:
 e041b98:	7100081f 	cmp	w0, #0x2
 e041b9c:	540000c8 	b.hi	e041bb4 <get_interrupt_type_handler+0x1c>  // b.pmore
 e041ba0:	d37b7c00 	ubfiz	x0, x0, #5, #32
 e041ba4:	b0000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e041ba8:	91262021 	add	x1, x1, #0x988
 e041bac:	f8606820 	ldr	x0, [x1, x0]
 e041bb0:	d65f03c0 	ret
 e041bb4:	d2800000 	mov	x0, #0x0                   	// #0
 e041bb8:	17fffffe 	b	e041bb0 <get_interrupt_type_handler+0x18>

000000000e041bbc <get_scr_el3_from_routing_model>:
 e041bbc:	b0000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e041bc0:	91262022 	add	x2, x1, #0x988
 e041bc4:	2a0003e1 	mov	w1, w0
 e041bc8:	8b010c40 	add	x0, x2, x1, lsl #3
 e041bcc:	8b010c43 	add	x3, x2, x1, lsl #3
 e041bd0:	8b010c41 	add	x1, x2, x1, lsl #3
 e041bd4:	f9400463 	ldr	x3, [x3, #8]
 e041bd8:	f9402400 	ldr	x0, [x0, #72]
 e041bdc:	f9401421 	ldr	x1, [x1, #40]
 e041be0:	aa030000 	orr	x0, x0, x3
 e041be4:	aa010000 	orr	x0, x0, x1
 e041be8:	d65f03c0 	ret

000000000e041bec <gicd_clr_igroupr>:
 e041bec:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e041bf0:	2a0103e3 	mov	w3, w1
 e041bf4:	aa0003e4 	mov	x4, x0
 e041bf8:	910003fd 	mov	x29, sp
 e041bfc:	9400000d 	bl	e041c30 <gicd_read_igroupr>
 e041c00:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e041c04:	52800021 	mov	w1, #0x1                   	// #1
 e041c08:	1ac32021 	lsl	w1, w1, w3
 e041c0c:	0a210002 	bic	w2, w0, w1
 e041c10:	2a0303e1 	mov	w1, w3
 e041c14:	aa0403e0 	mov	x0, x4
 e041c18:	1400002d 	b	e041ccc <gicd_write_igroupr>

000000000e041c1c <gicd_read_icfgr>:
 e041c1c:	53047c21 	lsr	w1, w1, #4
 e041c20:	91300000 	add	x0, x0, #0xc00
 e041c24:	d37e6c21 	ubfiz	x1, x1, #2, #28
 e041c28:	b8606820 	ldr	w0, [x1, x0]
 e041c2c:	d65f03c0 	ret

000000000e041c30 <gicd_read_igroupr>:
 e041c30:	53057c21 	lsr	w1, w1, #5
 e041c34:	91020000 	add	x0, x0, #0x80
 e041c38:	d37e6821 	ubfiz	x1, x1, #2, #27
 e041c3c:	b8606820 	ldr	w0, [x1, x0]
 e041c40:	d65f03c0 	ret

000000000e041c44 <gicd_set_icfgr>:
 e041c44:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e041c48:	531f0c26 	ubfiz	w6, w1, #1, #4
 e041c4c:	aa0003e5 	mov	x5, x0
 e041c50:	910003fd 	mov	x29, sp
 e041c54:	2a0103e4 	mov	w4, w1
 e041c58:	97fffff1 	bl	e041c1c <gicd_read_icfgr>
 e041c5c:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e041c60:	12000442 	and	w2, w2, #0x3
 e041c64:	52800063 	mov	w3, #0x3                   	// #3
 e041c68:	2a0403e1 	mov	w1, w4
 e041c6c:	1ac62063 	lsl	w3, w3, w6
 e041c70:	0a230003 	bic	w3, w0, w3
 e041c74:	1ac62042 	lsl	w2, w2, w6
 e041c78:	aa0503e0 	mov	x0, x5
 e041c7c:	2a030042 	orr	w2, w2, w3
 e041c80:	1400000e 	b	e041cb8 <gicd_write_icfgr>

000000000e041c84 <gicd_set_ipriorityr>:
 e041c84:	91100000 	add	x0, x0, #0x400
 e041c88:	2a0103e1 	mov	w1, w1
 e041c8c:	12001c42 	and	w2, w2, #0xff
 e041c90:	38216802 	strb	w2, [x0, x1]
 e041c94:	d65f03c0 	ret

000000000e041c98 <gicd_set_isenabler>:
 e041c98:	52800022 	mov	w2, #0x1                   	// #1
 e041c9c:	1ac12042 	lsl	w2, w2, w1
 e041ca0:	14000014 	b	e041cf0 <gicd_write_isenabler>

000000000e041ca4 <gicd_write_icenabler>:
 e041ca4:	53057c21 	lsr	w1, w1, #5
 e041ca8:	91060000 	add	x0, x0, #0x180
 e041cac:	d37e6821 	ubfiz	x1, x1, #2, #27
 e041cb0:	b8206822 	str	w2, [x1, x0]
 e041cb4:	d65f03c0 	ret

000000000e041cb8 <gicd_write_icfgr>:
 e041cb8:	53047c21 	lsr	w1, w1, #4
 e041cbc:	91300000 	add	x0, x0, #0xc00
 e041cc0:	d37e6c21 	ubfiz	x1, x1, #2, #28
 e041cc4:	b8206822 	str	w2, [x1, x0]
 e041cc8:	d65f03c0 	ret

000000000e041ccc <gicd_write_igroupr>:
 e041ccc:	53057c21 	lsr	w1, w1, #5
 e041cd0:	91020000 	add	x0, x0, #0x80
 e041cd4:	d37e6821 	ubfiz	x1, x1, #2, #27
 e041cd8:	b8206822 	str	w2, [x1, x0]
 e041cdc:	d65f03c0 	ret

000000000e041ce0 <gicd_write_ipriorityr>:
 e041ce0:	927e7421 	and	x1, x1, #0xfffffffc
 e041ce4:	91100000 	add	x0, x0, #0x400
 e041ce8:	b8206822 	str	w2, [x1, x0]
 e041cec:	d65f03c0 	ret

000000000e041cf0 <gicd_write_isenabler>:
 e041cf0:	53057c21 	lsr	w1, w1, #5
 e041cf4:	91040000 	add	x0, x0, #0x100
 e041cf8:	d37e6821 	ubfiz	x1, x1, #2, #27
 e041cfc:	b8206822 	str	w2, [x1, x0]
 e041d00:	d65f03c0 	ret

000000000e041d04 <gicv2_cpuif_disable>:
 e041d04:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041d08:	f944f400 	ldr	x0, [x0, #2536]
 e041d0c:	f9400401 	ldr	x1, [x0, #8]
 e041d10:	b9400020 	ldr	w0, [x1]
 e041d14:	121e7400 	and	w0, w0, #0xfffffffc
 e041d18:	321b0c00 	orr	w0, w0, #0x1e0
 e041d1c:	b9000020 	str	w0, [x1]
 e041d20:	d65f03c0 	ret

000000000e041d24 <gicv2_cpuif_enable>:
 e041d24:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041d28:	52801fe1 	mov	w1, #0xff                  	// #255
 e041d2c:	f944f400 	ldr	x0, [x0, #2536]
 e041d30:	f9400400 	ldr	x0, [x0, #8]
 e041d34:	b9000401 	str	w1, [x0, #4]
 e041d38:	52803d21 	mov	w1, #0x1e9                 	// #489
 e041d3c:	b9000001 	str	w1, [x0]
 e041d40:	d65f03c0 	ret

000000000e041d44 <gicv2_distif_init>:
 e041d44:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041d48:	910003fd 	mov	x29, sp
 e041d4c:	a90153f3 	stp	x19, x20, [sp, #16]
 e041d50:	b0000094 	adrp	x20, e052000 <opteed_sp_context+0xa80>
 e041d54:	f944f680 	ldr	x0, [x20, #2536]
 e041d58:	f9400000 	ldr	x0, [x0]
 e041d5c:	b9400013 	ldr	w19, [x0]
 e041d60:	121e7661 	and	w1, w19, #0xfffffffc
 e041d64:	b9000001 	str	w1, [x0]
 e041d68:	32000273 	orr	w19, w19, #0x1
 e041d6c:	9400009a 	bl	e041fd4 <gicv2_spis_configure_defaults>
 e041d70:	f944f680 	ldr	x0, [x20, #2536]
 e041d74:	b9402802 	ldr	w2, [x0, #40]
 e041d78:	f9401001 	ldr	x1, [x0, #32]
 e041d7c:	f9400000 	ldr	x0, [x0]
 e041d80:	9400006c 	bl	e041f30 <gicv2_secure_spis_configure_props>
 e041d84:	f944f680 	ldr	x0, [x20, #2536]
 e041d88:	f9400000 	ldr	x0, [x0]
 e041d8c:	b9000013 	str	w19, [x0]
 e041d90:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041d94:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041d98:	d65f03c0 	ret

000000000e041d9c <gicv2_driver_init>:
 e041d9c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041da0:	910003fd 	mov	x29, sp
 e041da4:	f9400001 	ldr	x1, [x0]
 e041da8:	b94fe821 	ldr	w1, [x1, #4072]
 e041dac:	f9000bf3 	str	x19, [sp, #16]
 e041db0:	b0000093 	adrp	x19, e052000 <opteed_sp_context+0xa80>
 e041db4:	d2800101 	mov	x1, #0x8                   	// #8
 e041db8:	f904f660 	str	x0, [x19, #2536]
 e041dbc:	9127a260 	add	x0, x19, #0x9e8
 e041dc0:	97fffbb5 	bl	e040c94 <flush_dcache_range>
 e041dc4:	f944f660 	ldr	x0, [x19, #2536]
 e041dc8:	d2800601 	mov	x1, #0x30                  	// #48
 e041dcc:	f9400bf3 	ldr	x19, [sp, #16]
 e041dd0:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041dd4:	17fffbb0 	b	e040c94 <flush_dcache_range>

000000000e041dd8 <gicv2_get_pending_interrupt_type>:
 e041dd8:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041ddc:	f944f400 	ldr	x0, [x0, #2536]
 e041de0:	f9400400 	ldr	x0, [x0, #8]
 e041de4:	b9401800 	ldr	w0, [x0, #24]
 e041de8:	12002400 	and	w0, w0, #0x3ff
 e041dec:	d65f03c0 	ret

000000000e041df0 <gicv2_is_fiq_enabled>:
 e041df0:	b0000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e041df4:	f944f400 	ldr	x0, [x0, #2536]
 e041df8:	f9400400 	ldr	x0, [x0, #8]
 e041dfc:	b9400000 	ldr	w0, [x0]
 e041e00:	d3430c00 	ubfx	x0, x0, #3, #1
 e041e04:	d65f03c0 	ret

000000000e041e08 <gicv2_pcpu_distif_init>:
 e041e08:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e041e0c:	910003fd 	mov	x29, sp
 e041e10:	f9000bf3 	str	x19, [sp, #16]
 e041e14:	b0000093 	adrp	x19, e052000 <opteed_sp_context+0xa80>
 e041e18:	f944f660 	ldr	x0, [x19, #2536]
 e041e1c:	b9402802 	ldr	w2, [x0, #40]
 e041e20:	f9401001 	ldr	x1, [x0, #32]
 e041e24:	f9400000 	ldr	x0, [x0]
 e041e28:	9400000a 	bl	e041e50 <gicv2_secure_ppi_sgi_setup_props>
 e041e2c:	f944f660 	ldr	x0, [x19, #2536]
 e041e30:	f9400001 	ldr	x1, [x0]
 e041e34:	b9400020 	ldr	w0, [x1]
 e041e38:	37000060 	tbnz	w0, #0, e041e44 <gicv2_pcpu_distif_init+0x3c>
 e041e3c:	32000000 	orr	w0, w0, #0x1
 e041e40:	b9000020 	str	w0, [x1]
 e041e44:	f9400bf3 	ldr	x19, [sp, #16]
 e041e48:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e041e4c:	d65f03c0 	ret

000000000e041e50 <gicv2_secure_ppi_sgi_setup_props>:
 e041e50:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e041e54:	910003fd 	mov	x29, sp
 e041e58:	a90153f3 	stp	x19, x20, [sp, #16]
 e041e5c:	aa0103f3 	mov	x19, x1
 e041e60:	aa0003f4 	mov	x20, x0
 e041e64:	52800001 	mov	w1, #0x0                   	// #0
 e041e68:	a9025bf5 	stp	x21, x22, [sp, #32]
 e041e6c:	2a0203f5 	mov	w21, w2
 e041e70:	52800016 	mov	w22, #0x0                   	// #0
 e041e74:	12800002 	mov	w2, #0xffffffff            	// #-1
 e041e78:	f9001bf7 	str	x23, [sp, #48]
 e041e7c:	97ffff8a 	bl	e041ca4 <gicd_write_icenabler>
 e041e80:	2a1603e1 	mov	w1, w22
 e041e84:	aa1403e0 	mov	x0, x20
 e041e88:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
 e041e8c:	110012d6 	add	w22, w22, #0x4
 e041e90:	97ffff94 	bl	e041ce0 <gicd_write_ipriorityr>
 e041e94:	710082df 	cmp	w22, #0x20
 e041e98:	54ffff41 	b.ne	e041e80 <gicv2_secure_ppi_sgi_setup_props+0x30>  // b.any
 e041e9c:	8b354a75 	add	x21, x19, w21, uxtw #2
 e041ea0:	52800016 	mov	w22, #0x0                   	// #0
 e041ea4:	52800037 	mov	w23, #0x1                   	// #1
 e041ea8:	eb1302bf 	cmp	x21, x19
 e041eac:	540001a1 	b.ne	e041ee0 <gicv2_secure_ppi_sgi_setup_props+0x90>  // b.any
 e041eb0:	2a3603e2 	mvn	w2, w22
 e041eb4:	aa1403e0 	mov	x0, x20
 e041eb8:	52800001 	mov	w1, #0x0                   	// #0
 e041ebc:	97ffff84 	bl	e041ccc <gicd_write_igroupr>
 e041ec0:	2a1603e2 	mov	w2, w22
 e041ec4:	aa1403e0 	mov	x0, x20
 e041ec8:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041ecc:	52800001 	mov	w1, #0x0                   	// #0
 e041ed0:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e041ed4:	f9401bf7 	ldr	x23, [sp, #48]
 e041ed8:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e041edc:	17ffff85 	b	e041cf0 <gicd_write_isenabler>
 e041ee0:	b9400262 	ldr	w2, [x19]
 e041ee4:	12002441 	and	w1, w2, #0x3ff
 e041ee8:	71007c3f 	cmp	w1, #0x1f
 e041eec:	540001e8 	b.hi	e041f28 <gicv2_secure_ppi_sgi_setup_props+0xd8>  // b.pmore
 e041ef0:	110fc020 	add	w0, w1, #0x3f0
 e041ef4:	12002400 	and	w0, w0, #0x3ff
 e041ef8:	71003c1f 	cmp	w0, #0xf
 e041efc:	54000088 	b.hi	e041f0c <gicv2_secure_ppi_sgi_setup_props+0xbc>  // b.pmore
 e041f00:	d3545442 	ubfx	x2, x2, #20, #2
 e041f04:	aa1403e0 	mov	x0, x20
 e041f08:	97ffff4f 	bl	e041c44 <gicd_set_icfgr>
 e041f0c:	b9400261 	ldr	w1, [x19]
 e041f10:	1ac122e0 	lsl	w0, w23, w1
 e041f14:	d34a4422 	ubfx	x2, x1, #10, #8
 e041f18:	2a0002d6 	orr	w22, w22, w0
 e041f1c:	12002421 	and	w1, w1, #0x3ff
 e041f20:	aa1403e0 	mov	x0, x20
 e041f24:	97ffff58 	bl	e041c84 <gicd_set_ipriorityr>
 e041f28:	91001273 	add	x19, x19, #0x4
 e041f2c:	17ffffdf 	b	e041ea8 <gicv2_secure_ppi_sgi_setup_props+0x58>

000000000e041f30 <gicv2_secure_spis_configure_props>:
 e041f30:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e041f34:	910003fd 	mov	x29, sp
 e041f38:	a90153f3 	stp	x19, x20, [sp, #16]
 e041f3c:	aa0003f4 	mov	x20, x0
 e041f40:	aa0103f3 	mov	x19, x1
 e041f44:	a9025bf5 	stp	x21, x22, [sp, #32]
 e041f48:	8b224835 	add	x21, x1, w2, uxtw #2
 e041f4c:	91200016 	add	x22, x0, #0x800
 e041f50:	eb15027f 	cmp	x19, x21
 e041f54:	540000a1 	b.ne	e041f68 <gicv2_secure_spis_configure_props+0x38>  // b.any
 e041f58:	a94153f3 	ldp	x19, x20, [sp, #16]
 e041f5c:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e041f60:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e041f64:	d65f03c0 	ret
 e041f68:	b9400261 	ldr	w1, [x19]
 e041f6c:	12002421 	and	w1, w1, #0x3ff
 e041f70:	71007c3f 	cmp	w1, #0x1f
 e041f74:	540002c9 	b.ls	e041fcc <gicv2_secure_spis_configure_props+0x9c>  // b.plast
 e041f78:	aa1403e0 	mov	x0, x20
 e041f7c:	97ffff1c 	bl	e041bec <gicd_clr_igroupr>
 e041f80:	b9400261 	ldr	w1, [x19]
 e041f84:	aa1403e0 	mov	x0, x20
 e041f88:	d34a4422 	ubfx	x2, x1, #10, #8
 e041f8c:	12002421 	and	w1, w1, #0x3ff
 e041f90:	97ffff3d 	bl	e041c84 <gicd_set_ipriorityr>
 e041f94:	b9400260 	ldr	w0, [x19]
 e041f98:	b94002c1 	ldr	w1, [x22]
 e041f9c:	92402400 	and	x0, x0, #0x3ff
 e041fa0:	12001c21 	and	w1, w1, #0xff
 e041fa4:	38366801 	strb	w1, [x0, x22]
 e041fa8:	aa1403e0 	mov	x0, x20
 e041fac:	b9400261 	ldr	w1, [x19]
 e041fb0:	d3545422 	ubfx	x2, x1, #20, #2
 e041fb4:	12002421 	and	w1, w1, #0x3ff
 e041fb8:	97ffff23 	bl	e041c44 <gicd_set_icfgr>
 e041fbc:	b9400261 	ldr	w1, [x19]
 e041fc0:	aa1403e0 	mov	x0, x20
 e041fc4:	12002421 	and	w1, w1, #0x3ff
 e041fc8:	97ffff34 	bl	e041c98 <gicd_set_isenabler>
 e041fcc:	91001273 	add	x19, x19, #0x4
 e041fd0:	17ffffe0 	b	e041f50 <gicv2_secure_spis_configure_props+0x20>

000000000e041fd4 <gicv2_spis_configure_defaults>:
 e041fd4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e041fd8:	910003fd 	mov	x29, sp
 e041fdc:	a90153f3 	stp	x19, x20, [sp, #16]
 e041fe0:	aa0003f4 	mov	x20, x0
 e041fe4:	b9400413 	ldr	w19, [x0, #4]
 e041fe8:	f90013f5 	str	x21, [sp, #32]
 e041fec:	52800415 	mov	w21, #0x20                  	// #32
 e041ff0:	531b1273 	ubfiz	w19, w19, #5, #5
 e041ff4:	11008273 	add	w19, w19, #0x20
 e041ff8:	6b1302bf 	cmp	w21, w19
 e041ffc:	54000163 	b.cc	e042028 <gicv2_spis_configure_defaults+0x54>  // b.lo, b.ul, b.last
 e042000:	52800415 	mov	w21, #0x20                  	// #32
 e042004:	6b1302bf 	cmp	w21, w19
 e042008:	540001c3 	b.cc	e042040 <gicv2_spis_configure_defaults+0x6c>  // b.lo, b.ul, b.last
 e04200c:	52800415 	mov	w21, #0x20                  	// #32
 e042010:	6b1302bf 	cmp	w21, w19
 e042014:	54000223 	b.cc	e042058 <gicv2_spis_configure_defaults+0x84>  // b.lo, b.ul, b.last
 e042018:	a94153f3 	ldp	x19, x20, [sp, #16]
 e04201c:	f94013f5 	ldr	x21, [sp, #32]
 e042020:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e042024:	d65f03c0 	ret
 e042028:	2a1503e1 	mov	w1, w21
 e04202c:	aa1403e0 	mov	x0, x20
 e042030:	12800002 	mov	w2, #0xffffffff            	// #-1
 e042034:	110082b5 	add	w21, w21, #0x20
 e042038:	97ffff25 	bl	e041ccc <gicd_write_igroupr>
 e04203c:	17ffffef 	b	e041ff8 <gicv2_spis_configure_defaults+0x24>
 e042040:	2a1503e1 	mov	w1, w21
 e042044:	aa1403e0 	mov	x0, x20
 e042048:	3201c3e2 	mov	w2, #0x80808080            	// #-2139062144
 e04204c:	110012b5 	add	w21, w21, #0x4
 e042050:	97ffff24 	bl	e041ce0 <gicd_write_ipriorityr>
 e042054:	17ffffec 	b	e042004 <gicv2_spis_configure_defaults+0x30>
 e042058:	2a1503e1 	mov	w1, w21
 e04205c:	aa1403e0 	mov	x0, x20
 e042060:	52800002 	mov	w2, #0x0                   	// #0
 e042064:	110042b5 	add	w21, w21, #0x10
 e042068:	97ffff14 	bl	e041cb8 <gicd_write_icfgr>
 e04206c:	17ffffe9 	b	e042010 <gicv2_spis_configure_defaults+0x3c>

000000000e042070 <gpio_init>:
 e042070:	90000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e042074:	f9050820 	str	x0, [x1, #2576]
 e042078:	d65f03c0 	ret

000000000e04207c <gpio_set_direction>:
 e04207c:	90000082 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e042080:	f9450842 	ldr	x2, [x2, #2576]
 e042084:	f9400442 	ldr	x2, [x2, #8]
 e042088:	aa0203f0 	mov	x16, x2
 e04208c:	d61f0200 	br	x16

000000000e042090 <gpio_set_value>:
 e042090:	90000082 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e042094:	f9450842 	ldr	x2, [x2, #2576]
 e042098:	f9400c42 	ldr	x2, [x2, #24]
 e04209c:	aa0203f0 	mov	x16, x2
 e0420a0:	d61f0200 	br	x16

000000000e0420a4 <init_xlat_tables>:
 e0420a4:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e0420a8:	910003fd 	mov	x29, sp
 e0420ac:	94000c67 	bl	e045248 <xlat_arch_current_el>
 e0420b0:	2a0003e1 	mov	w1, w0
 e0420b4:	7100041f 	cmp	w0, #0x1
 e0420b8:	d0000020 	adrp	x0, e048000 <tf_xlat_ctx>
 e0420bc:	91000000 	add	x0, x0, #0x0
 e0420c0:	54000081 	b.ne	e0420d0 <init_xlat_tables+0x2c>  // b.any
 e0420c4:	b9005801 	str	w1, [x0, #88]
 e0420c8:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e0420cc:	14000005 	b	e0420e0 <init_xlat_tables_ctx>
 e0420d0:	7100083f 	cmp	w1, #0x2
 e0420d4:	52800062 	mov	w2, #0x3                   	// #3
 e0420d8:	1a820021 	csel	w1, w1, w2, eq  // eq = none
 e0420dc:	17fffffa 	b	e0420c4 <init_xlat_tables+0x20>

000000000e0420e0 <init_xlat_tables_ctx>:
 e0420e0:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e0420e4:	910003fd 	mov	x29, sp
 e0420e8:	a90153f3 	stp	x19, x20, [sp, #16]
 e0420ec:	aa0003f3 	mov	x19, x0
 e0420f0:	f9400814 	ldr	x20, [x0, #16]
 e0420f4:	f90013f5 	str	x21, [sp, #32]
 e0420f8:	aa1403e0 	mov	x0, x20
 e0420fc:	94000ca2 	bl	e045384 <xlat_mmap_print>
 e042100:	b9403a61 	ldr	w1, [x19, #56]
 e042104:	d2800000 	mov	x0, #0x0                   	// #0
 e042108:	6b00003f 	cmp	w1, w0
 e04210c:	540001c8 	b.hi	e042144 <init_xlat_tables_ctx+0x64>  // b.pmore
 e042110:	b9402a63 	ldr	w3, [x19, #40]
 e042114:	d2800000 	mov	x0, #0x0                   	// #0
 e042118:	6b00007f 	cmp	w3, w0
 e04211c:	540001cc 	b.gt	e042154 <init_xlat_tables_ctx+0x74>
 e042120:	f9400a80 	ldr	x0, [x20, #16]
 e042124:	b50002a0 	cbnz	x0, e042178 <init_xlat_tables_ctx+0x98>
 e042128:	52800020 	mov	w0, #0x1                   	// #1
 e04212c:	39015260 	strb	w0, [x19, #84]
 e042130:	aa1303e0 	mov	x0, x19
 e042134:	a94153f3 	ldp	x19, x20, [sp, #16]
 e042138:	f94013f5 	ldr	x21, [sp, #32]
 e04213c:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e042140:	14000d1a 	b	e0455a8 <xlat_tables_print>
 e042144:	f9401a62 	ldr	x2, [x19, #48]
 e042148:	f820785f 	str	xzr, [x2, x0, lsl #3]
 e04214c:	91000400 	add	x0, x0, #0x1
 e042150:	17ffffee 	b	e042108 <init_xlat_tables_ctx+0x28>
 e042154:	f9401262 	ldr	x2, [x19, #32]
 e042158:	d2800001 	mov	x1, #0x0                   	// #0
 e04215c:	8b003042 	add	x2, x2, x0, lsl #12
 e042160:	f821785f 	str	xzr, [x2, x1, lsl #3]
 e042164:	91000421 	add	x1, x1, #0x1
 e042168:	f108003f 	cmp	x1, #0x200
 e04216c:	54ffffa1 	b.ne	e042160 <init_xlat_tables_ctx+0x80>  // b.any
 e042170:	91000400 	add	x0, x0, #0x1
 e042174:	17ffffe9 	b	e042118 <init_xlat_tables_ctx+0x38>
 e042178:	b9403a64 	ldr	w4, [x19, #56]
 e04217c:	aa1403e1 	mov	x1, x20
 e042180:	b9405265 	ldr	w5, [x19, #80]
 e042184:	d2800002 	mov	x2, #0x0                   	// #0
 e042188:	f9401a63 	ldr	x3, [x19, #48]
 e04218c:	aa1303e0 	mov	x0, x19
 e042190:	94000c7e 	bl	e045388 <xlat_tables_map_region>
 e042194:	aa0003f5 	mov	x21, x0
 e042198:	f9401a60 	ldr	x0, [x19, #48]
 e04219c:	b9403a61 	ldr	w1, [x19, #56]
 e0421a0:	d37df021 	lsl	x1, x1, #3
 e0421a4:	94000c31 	bl	e045268 <xlat_clean_dcache_range>
 e0421a8:	a9408e81 	ldp	x1, x3, [x20, #8]
 e0421ac:	8b030020 	add	x0, x1, x3
 e0421b0:	d1000400 	sub	x0, x0, #0x1
 e0421b4:	eb15001f 	cmp	x0, x21
 e0421b8:	54000100 	b.eq	e0421d8 <init_xlat_tables_ctx+0xf8>  // b.none
 e0421bc:	b9401a84 	ldr	w4, [x20, #24]
 e0421c0:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e0421c4:	f9400282 	ldr	x2, [x20]
 e0421c8:	911a5c00 	add	x0, x0, #0x697
 e0421cc:	94000ac6 	bl	e044ce4 <tf_log>
 e0421d0:	97fffe00 	bl	e0419d0 <console_flush>
 e0421d4:	97fff9da 	bl	e04093c <do_panic>
 e0421d8:	9100a294 	add	x20, x20, #0x28
 e0421dc:	17ffffd1 	b	e042120 <init_xlat_tables_ctx+0x40>

000000000e0421e0 <is_dcache_enabled>:
 e0421e0:	d53e1000 	mrs	x0, sctlr_el3
 e0421e4:	53020800 	ubfx	w0, w0, #2, #1
 e0421e8:	d65f03c0 	ret

000000000e0421ec <memcpy>:
 e0421ec:	d2800003 	mov	x3, #0x0                   	// #0
 e0421f0:	eb03005f 	cmp	x2, x3
 e0421f4:	54000041 	b.ne	e0421fc <memcpy+0x10>  // b.any
 e0421f8:	d65f03c0 	ret
 e0421fc:	38636824 	ldrb	w4, [x1, x3]
 e042200:	38236804 	strb	w4, [x0, x3]
 e042204:	91000463 	add	x3, x3, #0x1
 e042208:	17fffffa 	b	e0421f0 <memcpy+0x4>

000000000e04220c <memmove>:
 e04220c:	cb010006 	sub	x6, x0, x1
 e042210:	aa0003e5 	mov	x5, x0
 e042214:	eb0200df 	cmp	x6, x2
 e042218:	54000043 	b.cc	e042220 <memmove+0x14>  // b.lo, b.ul, b.last
 e04221c:	17fffff4 	b	e0421ec <memcpy>
 e042220:	8b020024 	add	x4, x1, x2
 e042224:	8b020000 	add	x0, x0, x2
 e042228:	eb05001f 	cmp	x0, x5
 e04222c:	54000041 	b.ne	e042234 <memmove+0x28>  // b.any
 e042230:	d65f03c0 	ret
 e042234:	385ffc81 	ldrb	w1, [x4, #-1]!
 e042238:	381ffc01 	strb	w1, [x0, #-1]!
 e04223c:	17fffffb 	b	e042228 <memmove+0x1c>

000000000e042240 <memset>:
 e042240:	b4000342 	cbz	x2, e0422a8 <memset+0x68>
 e042244:	12001c24 	and	w4, w1, #0xff
 e042248:	aa0003e5 	mov	x5, x0
 e04224c:	f24008a6 	ands	x6, x5, #0x7
 e042250:	54000261 	b.ne	e04229c <memset+0x5c>  // b.any
 e042254:	d3781c83 	ubfiz	x3, x4, #8, #8
 e042258:	92401c81 	and	x1, x4, #0xff
 e04225c:	aa010061 	orr	x1, x3, x1
 e042260:	d2800003 	mov	x3, #0x0                   	// #0
 e042264:	aa014021 	orr	x1, x1, x1, lsl #16
 e042268:	aa018021 	orr	x1, x1, x1, lsl #32
 e04226c:	cb030047 	sub	x7, x2, x3
 e042270:	f1001cff 	cmp	x7, #0x7
 e042274:	540001c8 	b.hi	e0422ac <memset+0x6c>  // b.pmore
 e042278:	d343fc41 	lsr	x1, x2, #3
 e04227c:	928000e3 	mov	x3, #0xfffffffffffffff8    	// #-8
 e042280:	9b030822 	madd	x2, x1, x3, x2
 e042284:	8b010ca1 	add	x1, x5, x1, lsl #3
 e042288:	eb06005f 	cmp	x2, x6
 e04228c:	540000e0 	b.eq	e0422a8 <memset+0x68>  // b.none
 e042290:	38266824 	strb	w4, [x1, x6]
 e042294:	910004c6 	add	x6, x6, #0x1
 e042298:	17fffffc 	b	e042288 <memset+0x48>
 e04229c:	380014a4 	strb	w4, [x5], #1
 e0422a0:	f1000442 	subs	x2, x2, #0x1
 e0422a4:	54fffd41 	b.ne	e04224c <memset+0xc>  // b.any
 e0422a8:	d65f03c0 	ret
 e0422ac:	f82368a1 	str	x1, [x5, x3]
 e0422b0:	91002063 	add	x3, x3, #0x8
 e0422b4:	17ffffee 	b	e04226c <memset+0x2c>

000000000e0422b8 <mmap_add>:
 e0422b8:	aa0003e1 	mov	x1, x0
 e0422bc:	d0000020 	adrp	x0, e048000 <tf_xlat_ctx>
 e0422c0:	91000000 	add	x0, x0, #0x0
 e0422c4:	14000001 	b	e0422c8 <mmap_add_ctx>

000000000e0422c8 <mmap_add_ctx>:
 e0422c8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e0422cc:	910003fd 	mov	x29, sp
 e0422d0:	a90153f3 	stp	x19, x20, [sp, #16]
 e0422d4:	aa0003f4 	mov	x20, x0
 e0422d8:	aa0103f3 	mov	x19, x1
 e0422dc:	f9401260 	ldr	x0, [x19, #32]
 e0422e0:	b5000080 	cbnz	x0, e0422f0 <mmap_add_ctx+0x28>
 e0422e4:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0422e8:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0422ec:	d65f03c0 	ret
 e0422f0:	aa1303e1 	mov	x1, x19
 e0422f4:	aa1403e0 	mov	x0, x20
 e0422f8:	9100a273 	add	x19, x19, #0x28
 e0422fc:	9400000f 	bl	e042338 <mmap_add_region_ctx>
 e042300:	17fffff7 	b	e0422dc <mmap_add_ctx+0x14>

000000000e042304 <mmap_add_region>:
 e042304:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e042308:	910003fd 	mov	x29, sp
 e04230c:	a90187e0 	stp	x0, x1, [sp, #24]
 e042310:	d2a80000 	mov	x0, #0x40000000            	// #1073741824
 e042314:	910063e1 	add	x1, sp, #0x18
 e042318:	f90017e2 	str	x2, [sp, #40]
 e04231c:	b90033e3 	str	w3, [sp, #48]
 e042320:	f9001fe0 	str	x0, [sp, #56]
 e042324:	d0000020 	adrp	x0, e048000 <tf_xlat_ctx>
 e042328:	91000000 	add	x0, x0, #0x0
 e04232c:	94000003 	bl	e042338 <mmap_add_region_ctx>
 e042330:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e042334:	d65f03c0 	ret

000000000e042338 <mmap_add_region_ctx>:
 e042338:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e04233c:	910003fd 	mov	x29, sp
 e042340:	a9025bf5 	stp	x21, x22, [sp, #32]
 e042344:	aa0103f6 	mov	x22, x1
 e042348:	f9400821 	ldr	x1, [x1, #16]
 e04234c:	a90153f3 	stp	x19, x20, [sp, #16]
 e042350:	f9001bf7 	str	x23, [sp, #48]
 e042354:	b4000941 	cbz	x1, e04247c <mmap_add_region_ctx+0x144>
 e042358:	aa0003f3 	mov	x19, x0
 e04235c:	a94002c5 	ldp	x5, x0, [x22]
 e042360:	f94012c2 	ldr	x2, [x22, #32]
 e042364:	aa0100a3 	orr	x3, x5, x1
 e042368:	aa000063 	orr	x3, x3, x0
 e04236c:	f2402c7f 	tst	x3, #0xfff
 e042370:	54000d81 	b.ne	e042520 <mmap_add_region_ctx+0x1e8>  // b.any
 e042374:	f148005f 	cmp	x2, #0x200, lsl #12
 e042378:	d2a80003 	mov	x3, #0x40000000            	// #1073741824
 e04237c:	fa431044 	ccmp	x2, x3, #0x4, ne  // ne = any
 e042380:	54000060 	b.eq	e04238c <mmap_add_region_ctx+0x54>  // b.none
 e042384:	f140045f 	cmp	x2, #0x1, lsl #12
 e042388:	54000cc1 	b.ne	e042520 <mmap_add_region_ctx+0x1e8>  // b.any
 e04238c:	8b0100b5 	add	x21, x5, x1
 e042390:	8b00002a 	add	x10, x1, x0
 e042394:	d10006b5 	sub	x21, x21, #0x1
 e042398:	d1000554 	sub	x20, x10, #0x1
 e04239c:	eb1500bf 	cmp	x5, x21
 e0423a0:	fa549002 	ccmp	x0, x20, #0x2, ls  // ls = plast
 e0423a4:	54000ce8 	b.hi	e042540 <mmap_add_region_ctx+0x208>  // b.pmore
 e0423a8:	f9400662 	ldr	x2, [x19, #8]
 e0423ac:	eb02029f 	cmp	x20, x2
 e0423b0:	54000c88 	b.hi	e042540 <mmap_add_region_ctx+0x208>  // b.pmore
 e0423b4:	f9400262 	ldr	x2, [x19]
 e0423b8:	eb0202bf 	cmp	x21, x2
 e0423bc:	54000c28 	b.hi	e042540 <mmap_add_region_ctx+0x208>  // b.pmore
 e0423c0:	b9401a69 	ldr	w9, [x19, #24]
 e0423c4:	52800503 	mov	w3, #0x28                  	// #40
 e0423c8:	f9400a62 	ldr	x2, [x19, #16]
 e0423cc:	9b230929 	smaddl	x9, w9, w3, x2
 e0423d0:	f85e8123 	ldur	x3, [x9, #-24]
 e0423d4:	b5000ba3 	cbnz	x3, e042548 <mmap_add_region_ctx+0x210>
 e0423d8:	aa0203e6 	mov	x6, x2
 e0423dc:	cb05000b 	sub	x11, x0, x5
 e0423e0:	f94008c3 	ldr	x3, [x6, #16]
 e0423e4:	b5000563 	cbnz	x3, e042490 <mmap_add_region_ctx+0x158>
 e0423e8:	aa0203e3 	mov	x3, x2
 e0423ec:	a9409464 	ldp	x4, x5, [x3, #8]
 e0423f0:	aa0303e0 	mov	x0, x3
 e0423f4:	9100a063 	add	x3, x3, #0x28
 e0423f8:	8b0400a4 	add	x4, x5, x4
 e0423fc:	d1000484 	sub	x4, x4, #0x1
 e042400:	eb14009f 	cmp	x4, x20
 e042404:	54000042 	b.cs	e04240c <mmap_add_region_ctx+0xd4>  // b.hs, b.nlast
 e042408:	b5ffff25 	cbnz	x5, e0423ec <mmap_add_region_ctx+0xb4>
 e04240c:	a9408c04 	ldp	x4, x3, [x0, #8]
 e042410:	aa0003f7 	mov	x23, x0
 e042414:	9100a000 	add	x0, x0, #0x28
 e042418:	8b040064 	add	x4, x3, x4
 e04241c:	eb04015f 	cmp	x10, x4
 e042420:	54000081 	b.ne	e042430 <mmap_add_region_ctx+0xf8>  // b.any
 e042424:	b4000063 	cbz	x3, e042430 <mmap_add_region_ctx+0xf8>
 e042428:	eb03003f 	cmp	x1, x3
 e04242c:	54ffff08 	b.hi	e04240c <mmap_add_region_ctx+0xd4>  // b.pmore
 e042430:	f9400841 	ldr	x1, [x2, #16]
 e042434:	b4000061 	cbz	x1, e042440 <mmap_add_region_ctx+0x108>
 e042438:	eb09005f 	cmp	x2, x9
 e04243c:	540008a3 	b.cc	e042550 <mmap_add_region_ctx+0x218>  // b.lo, b.ul, b.last
 e042440:	cb170042 	sub	x2, x2, x23
 e042444:	aa1703e1 	mov	x1, x23
 e042448:	97ffff71 	bl	e04220c <memmove>
 e04244c:	aa1603e1 	mov	x1, x22
 e042450:	aa1703e0 	mov	x0, x23
 e042454:	d2800502 	mov	x2, #0x28                  	// #40
 e042458:	97ffff65 	bl	e0421ec <memcpy>
 e04245c:	f9402260 	ldr	x0, [x19, #64]
 e042460:	eb15001f 	cmp	x0, x21
 e042464:	54000042 	b.cs	e04246c <mmap_add_region_ctx+0x134>  // b.hs, b.nlast
 e042468:	f9002275 	str	x21, [x19, #64]
 e04246c:	f9402660 	ldr	x0, [x19, #72]
 e042470:	eb14001f 	cmp	x0, x20
 e042474:	54000042 	b.cs	e04247c <mmap_add_region_ctx+0x144>  // b.hs, b.nlast
 e042478:	f9002674 	str	x20, [x19, #72]
 e04247c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e042480:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e042484:	f9401bf7 	ldr	x23, [sp, #48]
 e042488:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e04248c:	d65f03c0 	ret
 e042490:	a94010c7 	ldp	x7, x4, [x6]
 e042494:	8b030088 	add	x8, x4, x3
 e042498:	d1000508 	sub	x8, x8, #0x1
 e04249c:	eb04001f 	cmp	x0, x4
 e0424a0:	54000263 	b.cc	e0424ec <mmap_add_region_ctx+0x1b4>  // b.lo, b.ul, b.last
 e0424a4:	eb08029f 	cmp	x20, x8
 e0424a8:	54000269 	b.ls	e0424f4 <mmap_add_region_ctx+0x1bc>  // b.plast
 e0424ac:	eb04001f 	cmp	x0, x4
 e0424b0:	54000229 	b.ls	e0424f4 <mmap_add_region_ctx+0x1bc>  // b.plast
 e0424b4:	eb0702bf 	cmp	x21, x7
 e0424b8:	54000503 	b.cc	e042558 <mmap_add_region_ctx+0x220>  // b.lo, b.ul, b.last
 e0424bc:	8b070063 	add	x3, x3, x7
 e0424c0:	d1000463 	sub	x3, x3, #0x1
 e0424c4:	eb0300bf 	cmp	x5, x3
 e0424c8:	1a9f97e3 	cset	w3, hi  // hi = pmore
 e0424cc:	eb04029f 	cmp	x20, x4
 e0424d0:	54000243 	b.cc	e042518 <mmap_add_region_ctx+0x1e0>  // b.lo, b.ul, b.last
 e0424d4:	eb08001f 	cmp	x0, x8
 e0424d8:	1a9f97e4 	cset	w4, hi  // hi = pmore
 e0424dc:	6a03009f 	tst	w4, w3
 e0424e0:	54000180 	b.eq	e042510 <mmap_add_region_ctx+0x1d8>  // b.none
 e0424e4:	9100a0c6 	add	x6, x6, #0x28
 e0424e8:	17ffffbe 	b	e0423e0 <mmap_add_region_ctx+0xa8>
 e0424ec:	eb08029f 	cmp	x20, x8
 e0424f0:	54fffe23 	b.cc	e0424b4 <mmap_add_region_ctx+0x17c>  // b.lo, b.ul, b.last
 e0424f4:	cb070087 	sub	x7, x4, x7
 e0424f8:	eb0b00ff 	cmp	x7, x11
 e0424fc:	540000a1 	b.ne	e042510 <mmap_add_region_ctx+0x1d8>  // b.any
 e042500:	eb04001f 	cmp	x0, x4
 e042504:	54ffff01 	b.ne	e0424e4 <mmap_add_region_ctx+0x1ac>  // b.any
 e042508:	eb03003f 	cmp	x1, x3
 e04250c:	54fffec1 	b.ne	e0424e4 <mmap_add_region_ctx+0x1ac>  // b.any
 e042510:	12800001 	mov	w1, #0xffffffff            	// #-1
 e042514:	14000004 	b	e042524 <mmap_add_region_ctx+0x1ec>
 e042518:	52800024 	mov	w4, #0x1                   	// #1
 e04251c:	17fffff0 	b	e0424dc <mmap_add_region_ctx+0x1a4>
 e042520:	128002a1 	mov	w1, #0xffffffea            	// #-22
 e042524:	a94153f3 	ldp	x19, x20, [sp, #16]
 e042528:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e04252c:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e042530:	9119b000 	add	x0, x0, #0x66c
 e042534:	f9401bf7 	ldr	x23, [sp, #48]
 e042538:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e04253c:	140009ea 	b	e044ce4 <tf_log>
 e042540:	12800421 	mov	w1, #0xffffffde            	// #-34
 e042544:	17fffff8 	b	e042524 <mmap_add_region_ctx+0x1ec>
 e042548:	12800161 	mov	w1, #0xfffffff4            	// #-12
 e04254c:	17fffff6 	b	e042524 <mmap_add_region_ctx+0x1ec>
 e042550:	9100a042 	add	x2, x2, #0x28
 e042554:	17ffffb7 	b	e042430 <mmap_add_region_ctx+0xf8>
 e042558:	eb04029f 	cmp	x20, x4
 e04255c:	54fffc43 	b.cc	e0424e4 <mmap_add_region_ctx+0x1ac>  // b.lo, b.ul, b.last
 e042560:	52800023 	mov	w3, #0x1                   	// #1
 e042564:	17ffffdc 	b	e0424d4 <mmap_add_region_ctx+0x19c>

000000000e042568 <opteed_cpu_migrate_info>:
 e042568:	52800040 	mov	w0, #0x2                   	// #2
 e04256c:	d65f03c0 	ret

000000000e042570 <opteed_cpu_off_handler>:
 e042570:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042574:	910003fd 	mov	x29, sp
 e042578:	a90153f3 	stp	x19, x20, [sp, #16]
 e04257c:	97fffa25 	bl	e040e10 <plat_my_core_pos>
 e042580:	2a0003f3 	mov	w19, w0
 e042584:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042588:	f0000074 	adrp	x20, e051000 <psci_ns_context+0xd80>
 e04258c:	91160294 	add	x20, x20, #0x580
 e042590:	f945ac01 	ldr	x1, [x0, #2904]
 e042594:	52800000 	mov	w0, #0x0                   	// #0
 e042598:	91003021 	add	x1, x1, #0xc
 e04259c:	97fffc7b 	bl	e041788 <cm_set_elr_el3>
 e0425a0:	52805000 	mov	w0, #0x280                 	// #640
 e0425a4:	9ba05260 	umaddl	x0, w19, w0, x20
 e0425a8:	94000161 	bl	e042b2c <opteed_synchronous_sp_entry>
 e0425ac:	34000060 	cbz	w0, e0425b8 <opteed_cpu_off_handler+0x48>
 e0425b0:	97fffd08 	bl	e0419d0 <console_flush>
 e0425b4:	97fff8e2 	bl	e04093c <do_panic>
 e0425b8:	d2805000 	mov	x0, #0x280                 	// #640
 e0425bc:	9b007e73 	mul	x19, x19, x0
 e0425c0:	b8736a80 	ldr	w0, [x20, x19]
 e0425c4:	121e7400 	and	w0, w0, #0xfffffffc
 e0425c8:	b8336a80 	str	w0, [x20, x19]
 e0425cc:	52800000 	mov	w0, #0x0                   	// #0
 e0425d0:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0425d4:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0425d8:	d65f03c0 	ret

000000000e0425dc <opteed_cpu_on_finish_handler>:
 e0425dc:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
 e0425e0:	910003fd 	mov	x29, sp
 e0425e4:	a90153f3 	stp	x19, x20, [sp, #16]
 e0425e8:	f0000074 	adrp	x20, e051000 <psci_ns_context+0xd80>
 e0425ec:	91160294 	add	x20, x20, #0x580
 e0425f0:	f90013f5 	str	x21, [sp, #32]
 e0425f4:	97fffa07 	bl	e040e10 <plat_my_core_pos>
 e0425f8:	2a0003f3 	mov	w19, w0
 e0425fc:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042600:	52805015 	mov	w21, #0x280                 	// #640
 e042604:	d2800005 	mov	x5, #0x0                   	// #0
 e042608:	f945ac02 	ldr	x2, [x0, #2904]
 e04260c:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042610:	9bb55275 	umaddl	x21, w19, w21, x20
 e042614:	d2800004 	mov	x4, #0x0                   	// #0
 e042618:	b94d9801 	ldr	w1, [x0, #3480]
 e04261c:	91002042 	add	x2, x2, #0x8
 e042620:	aa1503e6 	mov	x6, x21
 e042624:	d2800003 	mov	x3, #0x0                   	// #0
 e042628:	9100e3e0 	add	x0, sp, #0x38
 e04262c:	94000069 	bl	e0427d0 <opteed_init_optee_ep_state>
 e042630:	9100e3e0 	add	x0, sp, #0x38
 e042634:	97fffc0a 	bl	e04165c <cm_init_my_context>
 e042638:	aa1503e0 	mov	x0, x21
 e04263c:	9400013c 	bl	e042b2c <opteed_synchronous_sp_entry>
 e042640:	34000060 	cbz	w0, e04264c <opteed_cpu_on_finish_handler+0x70>
 e042644:	97fffce3 	bl	e0419d0 <console_flush>
 e042648:	97fff8bd 	bl	e04093c <do_panic>
 e04264c:	d2805000 	mov	x0, #0x280                 	// #640
 e042650:	f94013f5 	ldr	x21, [sp, #32]
 e042654:	9b007e73 	mul	x19, x19, x0
 e042658:	b8736a80 	ldr	w0, [x20, x19]
 e04265c:	121e7400 	and	w0, w0, #0xfffffffc
 e042660:	32000000 	orr	w0, w0, #0x1
 e042664:	b8336a80 	str	w0, [x20, x19]
 e042668:	a94153f3 	ldp	x19, x20, [sp, #16]
 e04266c:	a8c97bfd 	ldp	x29, x30, [sp], #144
 e042670:	d65f03c0 	ret

000000000e042674 <opteed_cpu_on_handler>:
 e042674:	d65f03c0 	ret

000000000e042678 <opteed_cpu_suspend_finish_handler>:
 e042678:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e04267c:	910003fd 	mov	x29, sp
 e042680:	a90153f3 	stp	x19, x20, [sp, #16]
 e042684:	f0000073 	adrp	x19, e051000 <psci_ns_context+0xd80>
 e042688:	91160273 	add	x19, x19, #0x580
 e04268c:	a9025bf5 	stp	x21, x22, [sp, #32]
 e042690:	aa0003f6 	mov	x22, x0
 e042694:	f9001bf7 	str	x23, [sp, #48]
 e042698:	97fff9de 	bl	e040e10 <plat_my_core_pos>
 e04269c:	2a0003f5 	mov	w21, w0
 e0426a0:	d2805017 	mov	x23, #0x280                 	// #640
 e0426a4:	aa1503f4 	mov	x20, x21
 e0426a8:	9b177eb5 	mul	x21, x21, x23
 e0426ac:	8b150260 	add	x0, x19, x21
 e0426b0:	f9001016 	str	x22, [x0, #32]
 e0426b4:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0426b8:	f945ac01 	ldr	x1, [x0, #2904]
 e0426bc:	52800000 	mov	w0, #0x0                   	// #0
 e0426c0:	91004021 	add	x1, x1, #0x10
 e0426c4:	97fffc31 	bl	e041788 <cm_set_elr_el3>
 e0426c8:	9bb77e80 	umull	x0, w20, w23
 e0426cc:	8b000260 	add	x0, x19, x0
 e0426d0:	94000117 	bl	e042b2c <opteed_synchronous_sp_entry>
 e0426d4:	34000060 	cbz	w0, e0426e0 <opteed_cpu_suspend_finish_handler+0x68>
 e0426d8:	97fffcbe 	bl	e0419d0 <console_flush>
 e0426dc:	97fff898 	bl	e04093c <do_panic>
 e0426e0:	b8756a60 	ldr	w0, [x19, x21]
 e0426e4:	f9401bf7 	ldr	x23, [sp, #48]
 e0426e8:	121e7400 	and	w0, w0, #0xfffffffc
 e0426ec:	32000000 	orr	w0, w0, #0x1
 e0426f0:	b8356a60 	str	w0, [x19, x21]
 e0426f4:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0426f8:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e0426fc:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e042700:	d65f03c0 	ret

000000000e042704 <opteed_cpu_suspend_handler>:
 e042704:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e042708:	910003fd 	mov	x29, sp
 e04270c:	a90153f3 	stp	x19, x20, [sp, #16]
 e042710:	f0000073 	adrp	x19, e051000 <psci_ns_context+0xd80>
 e042714:	91160273 	add	x19, x19, #0x580
 e042718:	a9025bf5 	stp	x21, x22, [sp, #32]
 e04271c:	aa0003f6 	mov	x22, x0
 e042720:	f9001bf7 	str	x23, [sp, #48]
 e042724:	97fff9bb 	bl	e040e10 <plat_my_core_pos>
 e042728:	2a0003f5 	mov	w21, w0
 e04272c:	d2805017 	mov	x23, #0x280                 	// #640
 e042730:	aa1503f4 	mov	x20, x21
 e042734:	9b177eb5 	mul	x21, x21, x23
 e042738:	8b150260 	add	x0, x19, x21
 e04273c:	f9001016 	str	x22, [x0, #32]
 e042740:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042744:	f945ac01 	ldr	x1, [x0, #2904]
 e042748:	52800000 	mov	w0, #0x0                   	// #0
 e04274c:	91005021 	add	x1, x1, #0x14
 e042750:	97fffc0e 	bl	e041788 <cm_set_elr_el3>
 e042754:	9bb77e80 	umull	x0, w20, w23
 e042758:	8b000260 	add	x0, x19, x0
 e04275c:	940000f4 	bl	e042b2c <opteed_synchronous_sp_entry>
 e042760:	34000060 	cbz	w0, e04276c <opteed_cpu_suspend_handler+0x68>
 e042764:	97fffc9b 	bl	e0419d0 <console_flush>
 e042768:	97fff875 	bl	e04093c <do_panic>
 e04276c:	b8756a60 	ldr	w0, [x19, x21]
 e042770:	f9401bf7 	ldr	x23, [sp, #48]
 e042774:	121e7400 	and	w0, w0, #0xfffffffc
 e042778:	321f0000 	orr	w0, w0, #0x2
 e04277c:	b8356a60 	str	w0, [x19, x21]
 e042780:	a94153f3 	ldp	x19, x20, [sp, #16]
 e042784:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e042788:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e04278c:	d65f03c0 	ret

000000000e042790 <opteed_init>:
 e042790:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042794:	910003fd 	mov	x29, sp
 e042798:	f9000bf3 	str	x19, [sp, #16]
 e04279c:	97fff99d 	bl	e040e10 <plat_my_core_pos>
 e0427a0:	2a0003f3 	mov	w19, w0
 e0427a4:	52800000 	mov	w0, #0x0                   	// #0
 e0427a8:	97fffb23 	bl	e041434 <bl31_plat_get_next_image_ep_info>
 e0427ac:	97fffbac 	bl	e04165c <cm_init_my_context>
 e0427b0:	f0000061 	adrp	x1, e051000 <psci_ns_context+0xd80>
 e0427b4:	91160021 	add	x1, x1, #0x580
 e0427b8:	52805000 	mov	w0, #0x280                 	// #640
 e0427bc:	9ba00660 	umaddl	x0, w19, w0, x1
 e0427c0:	940000db 	bl	e042b2c <opteed_synchronous_sp_entry>
 e0427c4:	f9400bf3 	ldr	x19, [sp, #16]
 e0427c8:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0427cc:	d65f03c0 	ret

000000000e0427d0 <opteed_init_optee_ep_state>:
 e0427d0:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e0427d4:	910003fd 	mov	x29, sp
 e0427d8:	a90153f3 	stp	x19, x20, [sp, #16]
 e0427dc:	aa0003f3 	mov	x19, x0
 e0427e0:	aa0503f4 	mov	x20, x5
 e0427e4:	aa0603e0 	mov	x0, x6
 e0427e8:	a9025bf5 	stp	x21, x22, [sp, #32]
 e0427ec:	aa0303f6 	mov	x22, x3
 e0427f0:	aa0403f5 	mov	x21, x4
 e0427f4:	a90363f7 	stp	x23, x24, [sp, #48]
 e0427f8:	2a0103f7 	mov	w23, w1
 e0427fc:	aa0203f8 	mov	x24, x2
 e042800:	d53800a1 	mrs	x1, mpidr_el1
 e042804:	f90004c1 	str	x1, [x6, #8]
 e042808:	52800001 	mov	w1, #0x0                   	// #0
 e04280c:	b802041f 	str	wzr, [x0], #32
 e042810:	97fffbd1 	bl	e041754 <cm_set_context>
 e042814:	d53e1000 	mrs	x0, sctlr_el3
 e042818:	528000c1 	mov	w1, #0x6                   	// #6
 e04281c:	f267001f 	tst	x0, #0x2000000
 e042820:	52800080 	mov	w0, #0x4                   	// #4
 e042824:	1a810000 	csel	w0, w0, w1, eq  // eq = none
 e042828:	52802021 	mov	w1, #0x101                 	// #257
 e04282c:	710002ff 	cmp	w23, #0x0
 e042830:	72a00b01 	movk	w1, #0x58, lsl #16
 e042834:	29000261 	stp	w1, w0, [x19]
 e042838:	52803a61 	mov	w1, #0x1d3                 	// #467
 e04283c:	528078a0 	mov	w0, #0x3c5                 	// #965
 e042840:	1a810000 	csel	w0, w0, w1, eq  // eq = none
 e042844:	f9000678 	str	x24, [x19, #8]
 e042848:	b9001260 	str	w0, [x19, #16]
 e04284c:	d2800801 	mov	x1, #0x40                  	// #64
 e042850:	91006260 	add	x0, x19, #0x18
 e042854:	97fffa2c 	bl	e041104 <zeromem>
 e042858:	a94363f7 	ldp	x23, x24, [sp, #48]
 e04285c:	a901d676 	stp	x22, x21, [x19, #24]
 e042860:	f9001674 	str	x20, [x19, #40]
 e042864:	a94153f3 	ldp	x19, x20, [sp, #16]
 e042868:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e04286c:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e042870:	d65f03c0 	ret

000000000e042874 <opteed_sel1_interrupt_handler>:
 e042874:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042878:	52800020 	mov	w0, #0x1                   	// #1
 e04287c:	910003fd 	mov	x29, sp
 e042880:	f9000bf3 	str	x19, [sp, #16]
 e042884:	97fffb3f 	bl	e041580 <cm_el1_sysregs_context_save>
 e042888:	97fff962 	bl	e040e10 <plat_my_core_pos>
 e04288c:	2a0003f3 	mov	w19, w0
 e042890:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042894:	f945ac01 	ldr	x1, [x0, #2904]
 e042898:	52800000 	mov	w0, #0x0                   	// #0
 e04289c:	91006021 	add	x1, x1, #0x18
 e0428a0:	97fffbba 	bl	e041788 <cm_set_elr_el3>
 e0428a4:	52800000 	mov	w0, #0x0                   	// #0
 e0428a8:	97fffb17 	bl	e041504 <cm_el1_sysregs_context_restore>
 e0428ac:	52800000 	mov	w0, #0x0                   	// #0
 e0428b0:	97fffbbf 	bl	e0417ac <cm_set_next_eret_context>
 e0428b4:	d53e4023 	mrs	x3, elr_el3
 e0428b8:	f0000060 	adrp	x0, e051000 <psci_ns_context+0xd80>
 e0428bc:	2a1303e1 	mov	w1, w19
 e0428c0:	91160000 	add	x0, x0, #0x580
 e0428c4:	d2805002 	mov	x2, #0x280                 	// #640
 e0428c8:	9b020021 	madd	x1, x1, x2, x0
 e0428cc:	f9001023 	str	x3, [x1, #32]
 e0428d0:	d2800401 	mov	x1, #0x20                  	// #32
 e0428d4:	9ba20673 	umaddl	x19, w19, w2, x1
 e0428d8:	8b130000 	add	x0, x0, x19
 e0428dc:	f9400bf3 	ldr	x19, [sp, #16]
 e0428e0:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0428e4:	d65f03c0 	ret

000000000e0428e8 <opteed_setup>:
 e0428e8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e0428ec:	910003fd 	mov	x29, sp
 e0428f0:	f9000bf3 	str	x19, [sp, #16]
 e0428f4:	97fff947 	bl	e040e10 <plat_my_core_pos>
 e0428f8:	2a0003f3 	mov	w19, w0
 e0428fc:	52800000 	mov	w0, #0x0                   	// #0
 e042900:	97fffacd 	bl	e041434 <bl31_plat_get_next_image_ep_info>
 e042904:	b50000c0 	cbnz	x0, e04291c <opteed_setup+0x34>
 e042908:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e04290c:	91140c00 	add	x0, x0, #0x503
 e042910:	940008f5 	bl	e044ce4 <tf_log>
 e042914:	52800020 	mov	w0, #0x1                   	// #1
 e042918:	14000012 	b	e042960 <opteed_setup+0x78>
 e04291c:	f9400402 	ldr	x2, [x0, #8]
 e042920:	b4ffffa2 	cbz	x2, e042914 <opteed_setup+0x2c>
 e042924:	90000084 	adrp	x4, e052000 <opteed_sp_context+0xa80>
 e042928:	52805006 	mov	w6, #0x280                 	// #640
 e04292c:	f9400c01 	ldr	x1, [x0, #24]
 e042930:	b90d9881 	str	w1, [x4, #3480]
 e042934:	f0000064 	adrp	x4, e051000 <psci_ns_context+0xd80>
 e042938:	91160084 	add	x4, x4, #0x580
 e04293c:	f9401003 	ldr	x3, [x0, #32]
 e042940:	9ba61266 	umaddl	x6, w19, w6, x4
 e042944:	f9401404 	ldr	x4, [x0, #40]
 e042948:	f9401805 	ldr	x5, [x0, #48]
 e04294c:	97ffffa1 	bl	e0427d0 <opteed_init_optee_ep_state>
 e042950:	90000000 	adrp	x0, e042000 <gicv2_spis_configure_defaults+0x2c>
 e042954:	911e4000 	add	x0, x0, #0x790
 e042958:	97fffae3 	bl	e0414e4 <bl31_register_bl32_init>
 e04295c:	52800000 	mov	w0, #0x0                   	// #0
 e042960:	f9400bf3 	ldr	x19, [sp, #16]
 e042964:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e042968:	d65f03c0 	ret

000000000e04296c <opteed_smc_handler>:
 e04296c:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
 e042970:	910003fd 	mov	x29, sp
 e042974:	a90153f3 	stp	x19, x20, [sp, #16]
 e042978:	f0000073 	adrp	x19, e051000 <psci_ns_context+0xd80>
 e04297c:	91160273 	add	x19, x19, #0x580
 e042980:	a9025bf5 	stp	x21, x22, [sp, #32]
 e042984:	2a0003f5 	mov	w21, w0
 e042988:	aa0103f6 	mov	x22, x1
 e04298c:	a90363f7 	stp	x23, x24, [sp, #48]
 e042990:	aa0203f8 	mov	x24, x2
 e042994:	52805017 	mov	w23, #0x280                 	// #640
 e042998:	a9046bf9 	stp	x25, x26, [sp, #64]
 e04299c:	aa0303f9 	mov	x25, x3
 e0429a0:	aa0403fa 	mov	x26, x4
 e0429a4:	a90573fb 	stp	x27, x28, [sp, #80]
 e0429a8:	aa0603fb 	mov	x27, x6
 e0429ac:	aa0703fc 	mov	x28, x7
 e0429b0:	97fff918 	bl	e040e10 <plat_my_core_pos>
 e0429b4:	2a0003f4 	mov	w20, w0
 e0429b8:	9bb77e97 	umull	x23, w20, w23
 e0429bc:	8b1302e3 	add	x3, x23, x19
 e0429c0:	3600047c 	tbz	w28, #0, e042a4c <opteed_smc_handler+0xe0>
 e0429c4:	52800020 	mov	w0, #0x1                   	// #1
 e0429c8:	97fffaee 	bl	e041580 <cm_el1_sysregs_context_save>
 e0429cc:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0429d0:	f945ac01 	ldr	x1, [x0, #2904]
 e0429d4:	36f80055 	tbz	w21, #31, e0429dc <opteed_smc_handler+0x70>
 e0429d8:	91001021 	add	x1, x1, #0x4
 e0429dc:	52800000 	mov	w0, #0x0                   	// #0
 e0429e0:	97fffb6a 	bl	e041788 <cm_set_elr_el3>
 e0429e4:	52800000 	mov	w0, #0x0                   	// #0
 e0429e8:	97fffac7 	bl	e041504 <cm_el1_sysregs_context_restore>
 e0429ec:	52800000 	mov	w0, #0x0                   	// #0
 e0429f0:	97fffb6f 	bl	e0417ac <cm_set_next_eret_context>
 e0429f4:	2a1403e4 	mov	w4, w20
 e0429f8:	d2805001 	mov	x1, #0x280                 	// #640
 e0429fc:	f9401360 	ldr	x0, [x27, #32]
 e042a00:	9b014c84 	madd	x4, x4, x1, x19
 e042a04:	f9002080 	str	x0, [x4, #64]
 e042a08:	f9401760 	ldr	x0, [x27, #40]
 e042a0c:	f9002480 	str	x0, [x4, #72]
 e042a10:	f9401b60 	ldr	x0, [x27, #48]
 e042a14:	f9002880 	str	x0, [x4, #80]
 e042a18:	f9401f60 	ldr	x0, [x27, #56]
 e042a1c:	f9002c80 	str	x0, [x4, #88]
 e042a20:	910082e0 	add	x0, x23, #0x20
 e042a24:	a9025895 	stp	x21, x22, [x4, #32]
 e042a28:	8b000260 	add	x0, x19, x0
 e042a2c:	a9036498 	stp	x24, x25, [x4, #48]
 e042a30:	a94153f3 	ldp	x19, x20, [sp, #16]
 e042a34:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e042a38:	a94363f7 	ldp	x23, x24, [sp, #48]
 e042a3c:	a9446bf9 	ldp	x25, x26, [sp, #64]
 e042a40:	a94573fb 	ldp	x27, x28, [sp, #80]
 e042a44:	a8c77bfd 	ldp	x29, x30, [sp], #112
 e042a48:	d65f03c0 	ret
 e042a4c:	52a84000 	mov	w0, #0x42000000            	// #1107296256
 e042a50:	0b0002b5 	add	w21, w21, w0
 e042a54:	710022bf 	cmp	w21, #0x8
 e042a58:	54000368 	b.hi	e042ac4 <opteed_smc_handler+0x158>  // b.pmore
 e042a5c:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042a60:	910ab000 	add	x0, x0, #0x2ac
 e042a64:	38754800 	ldrb	w0, [x0, w21, uxtw]
 e042a68:	10000061 	adr	x1, e042a74 <opteed_smc_handler+0x108>
 e042a6c:	8b208820 	add	x0, x1, w0, sxtb #2
 e042a70:	d61f0000 	br	x0
 e042a74:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042a78:	f905ac16 	str	x22, [x0, #2904]
 e042a7c:	b4000296 	cbz	x22, e042acc <opteed_smc_handler+0x160>
 e042a80:	d2805004 	mov	x4, #0x280                 	// #640
 e042a84:	f90037e3 	str	x3, [sp, #104]
 e042a88:	9b047e94 	mul	x20, x20, x4
 e042a8c:	b8746a60 	ldr	w0, [x19, x20]
 e042a90:	121e7400 	and	w0, w0, #0xfffffffc
 e042a94:	32000000 	orr	w0, w0, #0x1
 e042a98:	b8346a60 	str	w0, [x19, x20]
 e042a9c:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042aa0:	91046000 	add	x0, x0, #0x118
 e042aa4:	94000472 	bl	e043c6c <psci_register_spd_pm_hook>
 e042aa8:	52800042 	mov	w2, #0x2                   	// #2
 e042aac:	90000001 	adrp	x1, e042000 <gicv2_spis_configure_defaults+0x2c>
 e042ab0:	52800000 	mov	w0, #0x0                   	// #0
 e042ab4:	9121d021 	add	x1, x1, #0x874
 e042ab8:	94000754 	bl	e044808 <register_interrupt_type_handler>
 e042abc:	f94037e3 	ldr	x3, [sp, #104]
 e042ac0:	34000060 	cbz	w0, e042acc <opteed_smc_handler+0x160>
 e042ac4:	97fffbc3 	bl	e0419d0 <console_flush>
 e042ac8:	97fff79d 	bl	e04093c <do_panic>
 e042acc:	aa1603e1 	mov	x1, x22
 e042ad0:	aa0303e0 	mov	x0, x3
 e042ad4:	94000022 	bl	e042b5c <opteed_synchronous_sp_exit>
 e042ad8:	52800000 	mov	w0, #0x0                   	// #0
 e042adc:	97fffaa9 	bl	e041580 <cm_el1_sysregs_context_save>
 e042ae0:	52800020 	mov	w0, #0x1                   	// #1
 e042ae4:	97fffac6 	bl	e0415fc <cm_get_context>
 e042ae8:	aa0003f3 	mov	x19, x0
 e042aec:	52800020 	mov	w0, #0x1                   	// #1
 e042af0:	97fffa85 	bl	e041504 <cm_el1_sysregs_context_restore>
 e042af4:	52800020 	mov	w0, #0x1                   	// #1
 e042af8:	97fffb2d 	bl	e0417ac <cm_set_next_eret_context>
 e042afc:	a9006276 	stp	x22, x24, [x19]
 e042b00:	a9016a79 	stp	x25, x26, [x19, #16]
 e042b04:	aa1303e0 	mov	x0, x19
 e042b08:	17ffffca 	b	e042a30 <opteed_smc_handler+0xc4>
 e042b0c:	52800020 	mov	w0, #0x1                   	// #1
 e042b10:	97fffabb 	bl	e0415fc <cm_get_context>
 e042b14:	aa0003f3 	mov	x19, x0
 e042b18:	52800020 	mov	w0, #0x1                   	// #1
 e042b1c:	97fffa7a 	bl	e041504 <cm_el1_sysregs_context_restore>
 e042b20:	52800020 	mov	w0, #0x1                   	// #1
 e042b24:	97fffb22 	bl	e0417ac <cm_set_next_eret_context>
 e042b28:	17fffff7 	b	e042b04 <opteed_smc_handler+0x198>

000000000e042b2c <opteed_synchronous_sp_entry>:
 e042b2c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042b30:	910003fd 	mov	x29, sp
 e042b34:	f9000bf3 	str	x19, [sp, #16]
 e042b38:	aa0003f3 	mov	x19, x0
 e042b3c:	52800000 	mov	w0, #0x0                   	// #0
 e042b40:	97fffa71 	bl	e041504 <cm_el1_sysregs_context_restore>
 e042b44:	52800000 	mov	w0, #0x0                   	// #0
 e042b48:	97fffb19 	bl	e0417ac <cm_set_next_eret_context>
 e042b4c:	91004260 	add	x0, x19, #0x10
 e042b50:	f9400bf3 	ldr	x19, [sp, #16]
 e042b54:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e042b58:	17fff888 	b	e040d78 <opteed_enter_sp>

000000000e042b5c <opteed_synchronous_sp_exit>:
 e042b5c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042b60:	910003fd 	mov	x29, sp
 e042b64:	a90153f3 	stp	x19, x20, [sp, #16]
 e042b68:	aa0003f3 	mov	x19, x0
 e042b6c:	aa0103f4 	mov	x20, x1
 e042b70:	52800000 	mov	w0, #0x0                   	// #0
 e042b74:	97fffa83 	bl	e041580 <cm_el1_sysregs_context_save>
 e042b78:	f9400a60 	ldr	x0, [x19, #16]
 e042b7c:	aa1403e1 	mov	x1, x20
 e042b80:	97fff888 	bl	e040da0 <opteed_exit_sp>

000000000e042b84 <opteed_system_off>:
 e042b84:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042b88:	910003fd 	mov	x29, sp
 e042b8c:	f9000bf3 	str	x19, [sp, #16]
 e042b90:	97fff8a0 	bl	e040e10 <plat_my_core_pos>
 e042b94:	2a0003f3 	mov	w19, w0
 e042b98:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042b9c:	f945ac01 	ldr	x1, [x0, #2904]
 e042ba0:	52800000 	mov	w0, #0x0                   	// #0
 e042ba4:	91007021 	add	x1, x1, #0x1c
 e042ba8:	97fffaf8 	bl	e041788 <cm_set_elr_el3>
 e042bac:	f0000061 	adrp	x1, e051000 <psci_ns_context+0xd80>
 e042bb0:	91160021 	add	x1, x1, #0x580
 e042bb4:	52805000 	mov	w0, #0x280                 	// #640
 e042bb8:	9ba00660 	umaddl	x0, w19, w0, x1
 e042bbc:	f9400bf3 	ldr	x19, [sp, #16]
 e042bc0:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e042bc4:	17ffffda 	b	e042b2c <opteed_synchronous_sp_entry>

000000000e042bc8 <opteed_system_reset>:
 e042bc8:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042bcc:	910003fd 	mov	x29, sp
 e042bd0:	f9000bf3 	str	x19, [sp, #16]
 e042bd4:	97fff88f 	bl	e040e10 <plat_my_core_pos>
 e042bd8:	2a0003f3 	mov	w19, w0
 e042bdc:	90000080 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e042be0:	f945ac01 	ldr	x1, [x0, #2904]
 e042be4:	52800000 	mov	w0, #0x0                   	// #0
 e042be8:	91008021 	add	x1, x1, #0x20
 e042bec:	97fffae7 	bl	e041788 <cm_set_elr_el3>
 e042bf0:	f0000061 	adrp	x1, e051000 <psci_ns_context+0xd80>
 e042bf4:	91160021 	add	x1, x1, #0x580
 e042bf8:	52805000 	mov	w0, #0x280                 	// #640
 e042bfc:	9ba00660 	umaddl	x0, w19, w0, x1
 e042c00:	f9400bf3 	ldr	x19, [sp, #16]
 e042c04:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e042c08:	17ffffc9 	b	e042b2c <opteed_synchronous_sp_entry>

000000000e042c0c <pl061_get_direction>:
 e042c0c:	52800102 	mov	w2, #0x8                   	// #8
 e042c10:	90000081 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e042c14:	9127c021 	add	x1, x1, #0x9f0
 e042c18:	1ac20c02 	sdiv	w2, w0, w2
 e042c1c:	f862d821 	ldr	x1, [x1, w2, sxtw #3]
 e042c20:	6b0003e2 	negs	w2, w0
 e042c24:	12000842 	and	w2, w2, #0x7
 e042c28:	12000800 	and	w0, w0, #0x7
 e042c2c:	5a824400 	csneg	w0, w0, w2, mi  // mi = first
 e042c30:	39500021 	ldrb	w1, [x1, #1024]
 e042c34:	92401c21 	and	x1, x1, #0xff
 e042c38:	9ac02420 	lsr	x0, x1, x0
 e042c3c:	aa2003e0 	mvn	x0, x0
 e042c40:	12000000 	and	w0, w0, #0x1
 e042c44:	d65f03c0 	ret

000000000e042c48 <pl061_get_value>:
 e042c48:	6b0003e1 	negs	w1, w0
 e042c4c:	12000802 	and	w2, w0, #0x7
 e042c50:	12000821 	and	w1, w1, #0x7
 e042c54:	5a814441 	csneg	w1, w2, w1, mi  // mi = first
 e042c58:	d2800022 	mov	x2, #0x1                   	// #1
 e042c5c:	11000821 	add	w1, w1, #0x2
 e042c60:	9ac12041 	lsl	x1, x2, x1
 e042c64:	52800102 	mov	w2, #0x8                   	// #8
 e042c68:	1ac20c00 	sdiv	w0, w0, w2
 e042c6c:	90000082 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e042c70:	9127c042 	add	x2, x2, #0x9f0
 e042c74:	f860d840 	ldr	x0, [x2, w0, sxtw #3]
 e042c78:	38606820 	ldrb	w0, [x1, x0]
 e042c7c:	72001c1f 	tst	w0, #0xff
 e042c80:	1a9f07e0 	cset	w0, ne  // ne = any
 e042c84:	d65f03c0 	ret

000000000e042c88 <pl061_gpio_init>:
 e042c88:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042c8c:	91004000 	add	x0, x0, #0x10
 e042c90:	17fffcf8 	b	e042070 <gpio_init>

000000000e042c94 <pl061_gpio_register>:
 e042c94:	90000082 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e042c98:	9127c042 	add	x2, x2, #0x9f0
 e042c9c:	f821d840 	str	x0, [x2, w1, sxtw #3]
 e042ca0:	d65f03c0 	ret

000000000e042ca4 <pl061_set_direction>:
 e042ca4:	6b0003e2 	negs	w2, w0
 e042ca8:	12000803 	and	w3, w0, #0x7
 e042cac:	12000842 	and	w2, w2, #0x7
 e042cb0:	5a824463 	csneg	w3, w3, w2, mi  // mi = first
 e042cb4:	d2800022 	mov	x2, #0x1                   	// #1
 e042cb8:	9ac32042 	lsl	x2, x2, x3
 e042cbc:	52800103 	mov	w3, #0x8                   	// #8
 e042cc0:	1ac30c00 	sdiv	w0, w0, w3
 e042cc4:	90000083 	adrp	x3, e052000 <opteed_sp_context+0xa80>
 e042cc8:	9127c063 	add	x3, x3, #0x9f0
 e042ccc:	f860d860 	ldr	x0, [x3, w0, sxtw #3]
 e042cd0:	350000c1 	cbnz	w1, e042ce8 <pl061_set_direction+0x44>
 e042cd4:	39500001 	ldrb	w1, [x0, #1024]
 e042cd8:	2a010042 	orr	w2, w2, w1
 e042cdc:	12001c42 	and	w2, w2, #0xff
 e042ce0:	39100002 	strb	w2, [x0, #1024]
 e042ce4:	d65f03c0 	ret
 e042ce8:	39500001 	ldrb	w1, [x0, #1024]
 e042cec:	12001c21 	and	w1, w1, #0xff
 e042cf0:	0a220022 	bic	w2, w1, w2
 e042cf4:	17fffffb 	b	e042ce0 <pl061_set_direction+0x3c>

000000000e042cf8 <pl061_set_value>:
 e042cf8:	6b0003e2 	negs	w2, w0
 e042cfc:	12000803 	and	w3, w0, #0x7
 e042d00:	12000842 	and	w2, w2, #0x7
 e042d04:	90000085 	adrp	x5, e052000 <opteed_sp_context+0xa80>
 e042d08:	5a824463 	csneg	w3, w3, w2, mi  // mi = first
 e042d0c:	52800102 	mov	w2, #0x8                   	// #8
 e042d10:	9127c0a5 	add	x5, x5, #0x9f0
 e042d14:	11000864 	add	w4, w3, #0x2
 e042d18:	1ac20c00 	sdiv	w0, w0, w2
 e042d1c:	d2800022 	mov	x2, #0x1                   	// #1
 e042d20:	9ac42044 	lsl	x4, x2, x4
 e042d24:	f860d8a0 	ldr	x0, [x5, w0, sxtw #3]
 e042d28:	7100043f 	cmp	w1, #0x1
 e042d2c:	540000a1 	b.ne	e042d40 <pl061_set_value+0x48>  // b.any
 e042d30:	9ac32042 	lsl	x2, x2, x3
 e042d34:	12001c42 	and	w2, w2, #0xff
 e042d38:	38206882 	strb	w2, [x4, x0]
 e042d3c:	d65f03c0 	ret
 e042d40:	3820689f 	strb	wzr, [x4, x0]
 e042d44:	17fffffe 	b	e042d3c <pl061_set_value+0x44>

000000000e042d48 <plat_arm_set_twedel_scr_el3>:
 e042d48:	12800000 	mov	w0, #0xffffffff            	// #-1
 e042d4c:	d65f03c0 	ret

000000000e042d50 <plat_core_pos_by_mpidr>:
 e042d50:	aa0003e1 	mov	x1, x0
 e042d54:	92409c00 	and	x0, x0, #0xffffffffff
 e042d58:	92705c21 	and	x1, x1, #0xffffff0000
 e042d5c:	9260dc00 	and	x0, x0, #0xffffffff00ffffff
 e042d60:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
 e042d64:	b50000e1 	cbnz	x1, e042d80 <plat_core_pos_by_mpidr+0x30>
 e042d68:	d348fc01 	lsr	x1, x0, #8
 e042d6c:	121e1402 	and	w2, w0, #0xfc
 e042d70:	121f1821 	and	w1, w1, #0xfe
 e042d74:	2a020021 	orr	w1, w1, w2
 e042d78:	35000041 	cbnz	w1, e042d80 <plat_core_pos_by_mpidr+0x30>
 e042d7c:	17fff829 	b	e040e20 <plat_qemu_calc_core_pos>
 e042d80:	12800000 	mov	w0, #0xffffffff            	// #-1
 e042d84:	d65f03c0 	ret

000000000e042d88 <plat_ea_handler>:
 e042d88:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042d8c:	910003fd 	mov	x29, sp
 e042d90:	a90153f3 	stp	x19, x20, [sp, #16]
 e042d94:	2a0003f3 	mov	w19, w0
 e042d98:	aa0103f4 	mov	x20, x1
 e042d9c:	d53e4003 	mrs	x3, spsr_el3
 e042da0:	53020c63 	ubfx	w3, w3, #2, #2
 e042da4:	d53800a1 	mrs	x1, mpidr_el1
 e042da8:	71000c7f 	cmp	w3, #0x3
 e042dac:	54000220 	b.eq	e042df0 <plat_ea_handler+0x68>  // b.none
 e042db0:	7100087f 	cmp	w3, #0x2
 e042db4:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042db8:	b0000022 	adrp	x2, e047000 <__TEXT_END__>
 e042dbc:	91183400 	add	x0, x0, #0x60d
 e042dc0:	91181c42 	add	x2, x2, #0x607
 e042dc4:	9a801042 	csel	x2, x2, x0, ne  // ne = any
 e042dc8:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042dcc:	91184400 	add	x0, x0, #0x611
 e042dd0:	940007c5 	bl	e044ce4 <tf_log>
 e042dd4:	aa1403e2 	mov	x2, x20
 e042dd8:	2a1303e1 	mov	w1, w19
 e042ddc:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042de0:	91191800 	add	x0, x0, #0x646
 e042de4:	940007c0 	bl	e044ce4 <tf_log>
 e042de8:	97fffafa 	bl	e0419d0 <console_flush>
 e042dec:	97fff6d4 	bl	e04093c <do_panic>
 e042df0:	b0000022 	adrp	x2, e047000 <__TEXT_END__>
 e042df4:	91180c42 	add	x2, x2, #0x603
 e042df8:	17fffff4 	b	e042dc8 <plat_ea_handler+0x40>

000000000e042dfc <plat_get_power_domain_tree_desc>:
 e042dfc:	d0000020 	adrp	x0, e048000 <tf_xlat_ctx>
 e042e00:	9101a000 	add	x0, x0, #0x68
 e042e04:	d65f03c0 	ret

000000000e042e08 <plat_get_soc_revision>:
 e042e08:	12800000 	mov	w0, #0xffffffff            	// #-1
 e042e0c:	d65f03c0 	ret

000000000e042e10 <plat_get_soc_version>:
 e042e10:	12800000 	mov	w0, #0xffffffff            	// #-1
 e042e14:	d65f03c0 	ret

000000000e042e18 <plat_get_syscnt_freq2>:
 e042e18:	52959400 	mov	w0, #0xaca0                	// #44192
 e042e1c:	72a07720 	movk	w0, #0x3b9, lsl #16
 e042e20:	d65f03c0 	ret

000000000e042e24 <plat_get_target_pwr_state>:
 e042e24:	d2800003 	mov	x3, #0x0                   	// #0
 e042e28:	52800040 	mov	w0, #0x2                   	// #2
 e042e2c:	38636824 	ldrb	w4, [x1, x3]
 e042e30:	91000463 	add	x3, x3, #0x1
 e042e34:	6b00009f 	cmp	w4, w0
 e042e38:	1a809080 	csel	w0, w4, w0, ls  // ls = plast
 e042e3c:	12001c00 	and	w0, w0, #0xff
 e042e40:	6b03005f 	cmp	w2, w3
 e042e44:	54ffff41 	b.ne	e042e2c <plat_get_target_pwr_state+0x8>  // b.any
 e042e48:	d65f03c0 	ret

000000000e042e4c <plat_ic_get_pending_interrupt_type>:
 e042e4c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e042e50:	910003fd 	mov	x29, sp
 e042e54:	97fffbe1 	bl	e041dd8 <gicv2_get_pending_interrupt_type>
 e042e58:	710ff41f 	cmp	w0, #0x3fd
 e042e5c:	540000c9 	b.ls	e042e74 <plat_ic_get_pending_interrupt_type+0x28>  // b.plast
 e042e60:	710ffc1f 	cmp	w0, #0x3ff
 e042e64:	1a9f17e0 	cset	w0, eq  // eq = none
 e042e68:	11000800 	add	w0, w0, #0x2
 e042e6c:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e042e70:	d65f03c0 	ret
 e042e74:	52800000 	mov	w0, #0x0                   	// #0
 e042e78:	17fffffd 	b	e042e6c <plat_ic_get_pending_interrupt_type+0x20>

000000000e042e7c <plat_interrupt_type_to_line>:
 e042e7c:	7100081f 	cmp	w0, #0x2
 e042e80:	54000140 	b.eq	e042ea8 <plat_interrupt_type_to_line+0x2c>  // b.none
 e042e84:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e042e88:	910003fd 	mov	x29, sp
 e042e8c:	97fffbd9 	bl	e041df0 <gicv2_is_fiq_enabled>
 e042e90:	35000080 	cbnz	w0, e042ea0 <plat_interrupt_type_to_line+0x24>
 e042e94:	52800020 	mov	w0, #0x1                   	// #1
 e042e98:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e042e9c:	d65f03c0 	ret
 e042ea0:	52800040 	mov	w0, #0x2                   	// #2
 e042ea4:	17fffffd 	b	e042e98 <plat_interrupt_type_to_line+0x1c>
 e042ea8:	52800020 	mov	w0, #0x1                   	// #1
 e042eac:	d65f03c0 	ret

000000000e042eb0 <plat_is_smccc_feature_available>:
 e042eb0:	12800000 	mov	w0, #0xffffffff            	// #-1
 e042eb4:	d65f03c0 	ret

000000000e042eb8 <plat_log_get_prefix>:
 e042eb8:	7100c81f 	cmp	w0, #0x32
 e042ebc:	52800641 	mov	w1, #0x32                  	// #50
 e042ec0:	1a819000 	csel	w0, w0, w1, ls  // ls = plast
 e042ec4:	52800141 	mov	w1, #0xa                   	// #10
 e042ec8:	6b01001f 	cmp	w0, w1
 e042ecc:	1a812000 	csel	w0, w0, w1, cs  // cs = hs, nlast
 e042ed0:	1ac10800 	udiv	w0, w0, w1
 e042ed4:	b0000021 	adrp	x1, e047000 <__TEXT_END__>
 e042ed8:	91058021 	add	x1, x1, #0x160
 e042edc:	51000400 	sub	w0, w0, #0x1
 e042ee0:	f8607820 	ldr	x0, [x1, x0, lsl #3]
 e042ee4:	d65f03c0 	ret

000000000e042ee8 <plat_qemu_gic_init>:
 e042ee8:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042eec:	91010000 	add	x0, x0, #0x40
 e042ef0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e042ef4:	910003fd 	mov	x29, sp
 e042ef8:	97fffba9 	bl	e041d9c <gicv2_driver_init>
 e042efc:	97fffb92 	bl	e041d44 <gicv2_distif_init>
 e042f00:	97fffbc2 	bl	e041e08 <gicv2_pcpu_distif_init>
 e042f04:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e042f08:	17fffb87 	b	e041d24 <gicv2_cpuif_enable>

000000000e042f0c <plat_setup_psci_ops>:
 e042f0c:	d2a1c002 	mov	x2, #0xe000000             	// #234881024
 e042f10:	f9000040 	str	x0, [x2]
 e042f14:	b0000020 	adrp	x0, e047000 <__TEXT_END__>
 e042f18:	9101c000 	add	x0, x0, #0x70
 e042f1c:	f9000020 	str	x0, [x1]
 e042f20:	52800000 	mov	w0, #0x0                   	// #0
 e042f24:	d65f03c0 	ret

000000000e042f28 <print_entry_point_info>:
 e042f28:	d65f03c0 	ret

000000000e042f2c <psci_acquire_pwr_domain_locks>:
 e042f2c:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e042f30:	910003fd 	mov	x29, sp
 e042f34:	a90153f3 	stp	x19, x20, [sp, #16]
 e042f38:	2a0003f4 	mov	w20, w0
 e042f3c:	52800033 	mov	w19, #0x1                   	// #1
 e042f40:	a9025bf5 	stp	x21, x22, [sp, #32]
 e042f44:	f00000b6 	adrp	x22, e059000 <psci_locks>
 e042f48:	aa0103f5 	mov	x21, x1
 e042f4c:	910002d6 	add	x22, x22, #0x0
 e042f50:	f9001bf7 	str	x23, [sp, #48]
 e042f54:	f00000b7 	adrp	x23, e059000 <psci_locks>
 e042f58:	910082f7 	add	x23, x23, #0x20
 e042f5c:	6b14027f 	cmp	w19, w20
 e042f60:	540000c9 	b.ls	e042f78 <psci_acquire_pwr_domain_locks+0x4c>  // b.plast
 e042f64:	a94153f3 	ldp	x19, x20, [sp, #16]
 e042f68:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e042f6c:	f9401bf7 	ldr	x23, [sp, #48]
 e042f70:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e042f74:	d65f03c0 	ret
 e042f78:	51000660 	sub	w0, w19, #0x1
 e042f7c:	11000673 	add	w19, w19, #0x1
 e042f80:	b8607aa0 	ldr	w0, [x21, x0, lsl #2]
 e042f84:	8b0012e0 	add	x0, x23, x0, lsl #4
 e042f88:	79401c00 	ldrh	w0, [x0, #14]
 e042f8c:	8b0012c0 	add	x0, x22, x0, lsl #4
 e042f90:	97fff899 	bl	e0411f4 <bakery_lock_get>
 e042f94:	17fffff2 	b	e042f5c <psci_acquire_pwr_domain_locks+0x30>

000000000e042f98 <psci_affinity_info>:
 e042f98:	340000e1 	cbz	w1, e042fb4 <psci_affinity_info+0x1c>
 e042f9c:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e042fa0:	d65f03c0 	ret
 e042fa4:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e042fa8:	f9400bf3 	ldr	x19, [sp, #16]
 e042fac:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e042fb0:	d65f03c0 	ret
 e042fb4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e042fb8:	910003fd 	mov	x29, sp
 e042fbc:	f9000bf3 	str	x19, [sp, #16]
 e042fc0:	97ffff64 	bl	e042d50 <plat_core_pos_by_mpidr>
 e042fc4:	2a0003f3 	mov	w19, w0
 e042fc8:	3100041f 	cmn	w0, #0x1
 e042fcc:	54fffec0 	b.eq	e042fa4 <psci_affinity_info+0xc>  // b.none
 e042fd0:	97fff4bd 	bl	e0402c4 <_cpu_data_by_index>
 e042fd4:	91006000 	add	x0, x0, #0x18
 e042fd8:	d2800081 	mov	x1, #0x4                   	// #4
 e042fdc:	97fff72e 	bl	e040c94 <flush_dcache_range>
 e042fe0:	2a1303e0 	mov	w0, w19
 e042fe4:	97fff4b8 	bl	e0402c4 <_cpu_data_by_index>
 e042fe8:	b9401800 	ldr	w0, [x0, #24]
 e042fec:	17ffffef 	b	e042fa8 <psci_affinity_info+0x10>

000000000e042ff0 <psci_arch_setup>:
 e042ff0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e042ff4:	910003fd 	mov	x29, sp
 e042ff8:	97ffff88 	bl	e042e18 <plat_get_syscnt_freq2>
 e042ffc:	2a0003e0 	mov	w0, w0
 e043000:	d51be000 	msr	cntfrq_el0, x0
 e043004:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e043008:	17fff746 	b	e040d20 <init_cpu_ops>

000000000e04300c <psci_cpu_off>:
 e04300c:	52800020 	mov	w0, #0x1                   	// #1
 e043010:	14000175 	b	e0435e4 <psci_do_cpu_off>

000000000e043014 <psci_cpu_on>:
 e043014:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
 e043018:	910003fd 	mov	x29, sp
 e04301c:	a90153f3 	stp	x19, x20, [sp, #16]
 e043020:	aa0003f3 	mov	x19, x0
 e043024:	aa0103f4 	mov	x20, x1
 e043028:	f90013f5 	str	x21, [sp, #32]
 e04302c:	aa0203f5 	mov	x21, x2
 e043030:	94000520 	bl	e0444b0 <psci_validate_mpidr>
 e043034:	350001a0 	cbnz	w0, e043068 <psci_cpu_on+0x54>
 e043038:	aa1503e2 	mov	x2, x21
 e04303c:	aa1403e1 	mov	x1, x20
 e043040:	9100e3e0 	add	x0, sp, #0x38
 e043044:	940004de 	bl	e0443bc <psci_validate_entry_point>
 e043048:	35000080 	cbnz	w0, e043058 <psci_cpu_on+0x44>
 e04304c:	9100e3e1 	add	x1, sp, #0x38
 e043050:	aa1303e0 	mov	x0, x19
 e043054:	9400003d 	bl	e043148 <psci_cpu_on_start>
 e043058:	a94153f3 	ldp	x19, x20, [sp, #16]
 e04305c:	f94013f5 	ldr	x21, [sp, #32]
 e043060:	a8c97bfd 	ldp	x29, x30, [sp], #144
 e043064:	d65f03c0 	ret
 e043068:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e04306c:	17fffffb 	b	e043058 <psci_cpu_on+0x44>

000000000e043070 <psci_cpu_on_finish>:
 e043070:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e043074:	910003fd 	mov	x29, sp
 e043078:	a9025bf5 	stp	x21, x22, [sp, #32]
 e04307c:	f0000075 	adrp	x21, e052000 <opteed_sp_context+0xa80>
 e043080:	a90153f3 	stp	x19, x20, [sp, #16]
 e043084:	2a0003f3 	mov	w19, w0
 e043088:	aa0103f4 	mov	x20, x1
 e04308c:	f9454ea0 	ldr	x0, [x21, #2712]
 e043090:	f9401401 	ldr	x1, [x0, #40]
 e043094:	aa1403e0 	mov	x0, x20
 e043098:	d63f0020 	blr	x1
 e04309c:	97fff78f 	bl	e040ed8 <psci_do_pwrup_cache_maintenance>
 e0430a0:	f9454ea0 	ldr	x0, [x21, #2712]
 e0430a4:	f9401801 	ldr	x1, [x0, #48]
 e0430a8:	b4000061 	cbz	x1, e0430b4 <psci_cpu_on_finish+0x44>
 e0430ac:	aa1403e0 	mov	x0, x20
 e0430b0:	d63f0020 	blr	x1
 e0430b4:	d2800194 	mov	x20, #0xc                   	// #12
 e0430b8:	f0000075 	adrp	x21, e052000 <opteed_sp_context+0xa80>
 e0430bc:	8b335294 	add	x20, x20, w19, uxtw #4
 e0430c0:	912862b5 	add	x21, x21, #0xa18
 e0430c4:	8b150294 	add	x20, x20, x21
 e0430c8:	97ffffca 	bl	e042ff0 <psci_arch_setup>
 e0430cc:	aa1403e0 	mov	x0, x20
 e0430d0:	97fff803 	bl	e0410dc <spin_lock>
 e0430d4:	aa1403e0 	mov	x0, x20
 e0430d8:	97fff809 	bl	e0410fc <spin_unlock>
 e0430dc:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0430e0:	f9455000 	ldr	x0, [x0, #2720]
 e0430e4:	b40000a0 	cbz	x0, e0430f8 <psci_cpu_on_finish+0x88>
 e0430e8:	f9400c01 	ldr	x1, [x0, #24]
 e0430ec:	b4000061 	cbz	x1, e0430f8 <psci_cpu_on_finish+0x88>
 e0430f0:	d2800000 	mov	x0, #0x0                   	// #0
 e0430f4:	d63f0020 	blr	x1
 e0430f8:	90000034 	adrp	x20, e047000 <__TEXT_END__>
 e0430fc:	90000036 	adrp	x22, e047000 <__TEXT_END__>
 e043100:	91234294 	add	x20, x20, #0x8d0
 e043104:	912342d6 	add	x22, x22, #0x8d0
 e043108:	eb16029f 	cmp	x20, x22
 e04310c:	54000163 	b.cc	e043138 <psci_cpu_on_finish+0xc8>  // b.lo, b.ul, b.last
 e043110:	d53800a1 	mrs	x1, mpidr_el1
 e043114:	d37c7e73 	ubfiz	x19, x19, #4, #32
 e043118:	92409c21 	and	x1, x1, #0xffffffffff
 e04311c:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
 e043120:	52800020 	mov	w0, #0x1                   	// #1
 e043124:	f8336aa1 	str	x1, [x21, x19]
 e043128:	a94153f3 	ldp	x19, x20, [sp, #16]
 e04312c:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e043130:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e043134:	17fff955 	b	e041688 <cm_prepare_el3_exit>
 e043138:	f8408681 	ldr	x1, [x20], #8
 e04313c:	d2800000 	mov	x0, #0x0                   	// #0
 e043140:	d63f0020 	blr	x1
 e043144:	17fffff1 	b	e043108 <psci_cpu_on_finish+0x98>

000000000e043148 <psci_cpu_on_start>:
 e043148:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e04314c:	910003fd 	mov	x29, sp
 e043150:	a90153f3 	stp	x19, x20, [sp, #16]
 e043154:	aa0003f4 	mov	x20, x0
 e043158:	a9025bf5 	stp	x21, x22, [sp, #32]
 e04315c:	aa0103f6 	mov	x22, x1
 e043160:	d2800195 	mov	x21, #0xc                   	// #12
 e043164:	f9001bf7 	str	x23, [sp, #48]
 e043168:	97fffefa 	bl	e042d50 <plat_core_pos_by_mpidr>
 e04316c:	f0000062 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e043170:	91286042 	add	x2, x2, #0xa18
 e043174:	8b2052b5 	add	x21, x21, w0, uxtw #4
 e043178:	2a0003f3 	mov	w19, w0
 e04317c:	8b0202b5 	add	x21, x21, x2
 e043180:	aa1503e0 	mov	x0, x21
 e043184:	97fff7d6 	bl	e0410dc <spin_lock>
 e043188:	2a1303e0 	mov	w0, w19
 e04318c:	97fff44e 	bl	e0402c4 <_cpu_data_by_index>
 e043190:	d2800081 	mov	x1, #0x4                   	// #4
 e043194:	91006000 	add	x0, x0, #0x18
 e043198:	97fff6bf 	bl	e040c94 <flush_dcache_range>
 e04319c:	2a1303e0 	mov	w0, w19
 e0431a0:	97fff449 	bl	e0402c4 <_cpu_data_by_index>
 e0431a4:	b9401800 	ldr	w0, [x0, #24]
 e0431a8:	34000780 	cbz	w0, e043298 <psci_cpu_on_start+0x150>
 e0431ac:	7100081f 	cmp	w0, #0x2
 e0431b0:	54000780 	b.eq	e0432a0 <psci_cpu_on_start+0x158>  // b.none
 e0431b4:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0431b8:	f9455000 	ldr	x0, [x0, #2720]
 e0431bc:	b40000a0 	cbz	x0, e0431d0 <psci_cpu_on_start+0x88>
 e0431c0:	f9400001 	ldr	x1, [x0]
 e0431c4:	b4000061 	cbz	x1, e0431d0 <psci_cpu_on_start+0x88>
 e0431c8:	aa1403e0 	mov	x0, x20
 e0431cc:	d63f0020 	blr	x1
 e0431d0:	2a1303e0 	mov	w0, w19
 e0431d4:	52800057 	mov	w23, #0x2                   	// #2
 e0431d8:	97fff43b 	bl	e0402c4 <_cpu_data_by_index>
 e0431dc:	b9001817 	str	w23, [x0, #24]
 e0431e0:	2a1303e0 	mov	w0, w19
 e0431e4:	97fff438 	bl	e0402c4 <_cpu_data_by_index>
 e0431e8:	91006000 	add	x0, x0, #0x18
 e0431ec:	d2800081 	mov	x1, #0x4                   	// #4
 e0431f0:	97fff6a9 	bl	e040c94 <flush_dcache_range>
 e0431f4:	2a1303e0 	mov	w0, w19
 e0431f8:	97fff433 	bl	e0402c4 <_cpu_data_by_index>
 e0431fc:	b9401800 	ldr	w0, [x0, #24]
 e043200:	6b17001f 	cmp	w0, w23
 e043204:	54000120 	b.eq	e043228 <psci_cpu_on_start+0xe0>  // b.none
 e043208:	2a1303e0 	mov	w0, w19
 e04320c:	97fff42e 	bl	e0402c4 <_cpu_data_by_index>
 e043210:	b9001817 	str	w23, [x0, #24]
 e043214:	2a1303e0 	mov	w0, w19
 e043218:	97fff42b 	bl	e0402c4 <_cpu_data_by_index>
 e04321c:	91006000 	add	x0, x0, #0x18
 e043220:	d2800081 	mov	x1, #0x4                   	// #4
 e043224:	97fff69c 	bl	e040c94 <flush_dcache_range>
 e043228:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e04322c:	f9454c00 	ldr	x0, [x0, #2712]
 e043230:	f9400401 	ldr	x1, [x0, #8]
 e043234:	aa1403e0 	mov	x0, x20
 e043238:	d63f0020 	blr	x1
 e04323c:	2a0003f4 	mov	w20, w0
 e043240:	35000180 	cbnz	w0, e043270 <psci_cpu_on_start+0x128>
 e043244:	aa1603e1 	mov	x1, x22
 e043248:	2a1303e0 	mov	w0, w19
 e04324c:	97fff8f9 	bl	e041630 <cm_init_context_by_index>
 e043250:	aa1503e0 	mov	x0, x21
 e043254:	97fff7aa 	bl	e0410fc <spin_unlock>
 e043258:	2a1403e0 	mov	w0, w20
 e04325c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043260:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e043264:	f9401bf7 	ldr	x23, [sp, #48]
 e043268:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e04326c:	d65f03c0 	ret
 e043270:	2a1303e0 	mov	w0, w19
 e043274:	97fff414 	bl	e0402c4 <_cpu_data_by_index>
 e043278:	52800021 	mov	w1, #0x1                   	// #1
 e04327c:	b9001801 	str	w1, [x0, #24]
 e043280:	2a1303e0 	mov	w0, w19
 e043284:	97fff410 	bl	e0402c4 <_cpu_data_by_index>
 e043288:	91006000 	add	x0, x0, #0x18
 e04328c:	d2800081 	mov	x1, #0x4                   	// #4
 e043290:	97fff681 	bl	e040c94 <flush_dcache_range>
 e043294:	17ffffef 	b	e043250 <psci_cpu_on_start+0x108>
 e043298:	12800074 	mov	w20, #0xfffffffc            	// #-4
 e04329c:	17ffffed 	b	e043250 <psci_cpu_on_start+0x108>
 e0432a0:	12800094 	mov	w20, #0xfffffffb            	// #-5
 e0432a4:	17ffffeb 	b	e043250 <psci_cpu_on_start+0x108>

000000000e0432a8 <psci_cpu_suspend>:
 e0432a8:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
 e0432ac:	910003fd 	mov	x29, sp
 e0432b0:	a90153f3 	stp	x19, x20, [sp, #16]
 e0432b4:	2a0003f3 	mov	w19, w0
 e0432b8:	a9025bf5 	stp	x21, x22, [sp, #32]
 e0432bc:	aa0103f6 	mov	x22, x1
 e0432c0:	910103e1 	add	x1, sp, #0x40
 e0432c4:	f9001bf7 	str	x23, [sp, #48]
 e0432c8:	aa0203f7 	mov	x23, x2
 e0432cc:	790083ff 	strh	wzr, [sp, #64]
 e0432d0:	94000480 	bl	e0444d0 <psci_validate_power_state>
 e0432d4:	2a0003f4 	mov	w20, w0
 e0432d8:	35000300 	cbnz	w0, e043338 <psci_cpu_suspend+0x90>
 e0432dc:	910103e0 	add	x0, sp, #0x40
 e0432e0:	d3504273 	ubfx	x19, x19, #16, #1
 e0432e4:	9400018b 	bl	e043910 <psci_find_target_suspend_lvl>
 e0432e8:	2a0003f5 	mov	w21, w0
 e0432ec:	7100081f 	cmp	w0, #0x2
 e0432f0:	540000c1 	b.ne	e043308 <psci_cpu_suspend+0x60>  // b.any
 e0432f4:	90000020 	adrp	x0, e047000 <__TEXT_END__>
 e0432f8:	9110a800 	add	x0, x0, #0x42a
 e0432fc:	9400067a 	bl	e044ce4 <tf_log>
 e043300:	97fff9b4 	bl	e0419d0 <console_flush>
 e043304:	97fff58e 	bl	e04093c <do_panic>
 e043308:	2a000260 	orr	w0, w19, w0
 e04330c:	35000220 	cbnz	w0, e043350 <psci_cpu_suspend+0xa8>
 e043310:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043314:	f9454c00 	ldr	x0, [x0, #2712]
 e043318:	f9400001 	ldr	x1, [x0]
 e04331c:	b4000361 	cbz	x1, e043388 <psci_cpu_suspend+0xe0>
 e043320:	394103e0 	ldrb	w0, [sp, #64]
 e043324:	d53ed042 	mrs	x2, tpidr_el3
 e043328:	39008040 	strb	w0, [x2, #32]
 e04332c:	d63f0020 	blr	x1
 e043330:	d53ed040 	mrs	x0, tpidr_el3
 e043334:	3900801f 	strb	wzr, [x0, #32]
 e043338:	2a1403e0 	mov	w0, w20
 e04333c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043340:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e043344:	f9401bf7 	ldr	x23, [sp, #48]
 e043348:	a8ca7bfd 	ldp	x29, x30, [sp], #160
 e04334c:	d65f03c0 	ret
 e043350:	350000f3 	cbnz	w19, e04336c <psci_cpu_suspend+0xc4>
 e043354:	2a1303e3 	mov	w3, w19
 e043358:	910103e2 	add	x2, sp, #0x40
 e04335c:	2a1503e1 	mov	w1, w21
 e043360:	910123e0 	add	x0, sp, #0x48
 e043364:	94000034 	bl	e043434 <psci_cpu_suspend_start>
 e043368:	17fffff4 	b	e043338 <psci_cpu_suspend+0x90>
 e04336c:	aa1703e2 	mov	x2, x23
 e043370:	aa1603e1 	mov	x1, x22
 e043374:	910123e0 	add	x0, sp, #0x48
 e043378:	94000411 	bl	e0443bc <psci_validate_entry_point>
 e04337c:	34fffec0 	cbz	w0, e043354 <psci_cpu_suspend+0xac>
 e043380:	2a0003f4 	mov	w20, w0
 e043384:	17ffffed 	b	e043338 <psci_cpu_suspend+0x90>
 e043388:	12800034 	mov	w20, #0xfffffffe            	// #-2
 e04338c:	17ffffeb 	b	e043338 <psci_cpu_suspend+0x90>

000000000e043390 <psci_cpu_suspend_finish>:
 e043390:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e043394:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043398:	910003fd 	mov	x29, sp
 e04339c:	f9454c00 	ldr	x0, [x0, #2712]
 e0433a0:	a90153f3 	stp	x19, x20, [sp, #16]
 e0433a4:	aa0103f3 	mov	x19, x1
 e0433a8:	f9401c01 	ldr	x1, [x0, #56]
 e0433ac:	aa1303e0 	mov	x0, x19
 e0433b0:	d63f0020 	blr	x1
 e0433b4:	97fff6c9 	bl	e040ed8 <psci_do_pwrup_cache_maintenance>
 e0433b8:	97fffe98 	bl	e042e18 <plat_get_syscnt_freq2>
 e0433bc:	2a0003e0 	mov	w0, w0
 e0433c0:	d51be000 	msr	cntfrq_el0, x0
 e0433c4:	f0000074 	adrp	x20, e052000 <opteed_sp_context+0xa80>
 e0433c8:	f9455280 	ldr	x0, [x20, #2720]
 e0433cc:	b4000120 	cbz	x0, e0433f0 <psci_cpu_suspend_finish+0x60>
 e0433d0:	f9401000 	ldr	x0, [x0, #32]
 e0433d4:	b40000e0 	cbz	x0, e0433f0 <psci_cpu_suspend_finish+0x60>
 e0433d8:	aa1303e0 	mov	x0, x19
 e0433dc:	94000142 	bl	e0438e4 <psci_find_max_off_lvl>
 e0433e0:	f9455281 	ldr	x1, [x20, #2720]
 e0433e4:	2a0003e0 	mov	w0, w0
 e0433e8:	f9401021 	ldr	x1, [x1, #32]
 e0433ec:	d63f0020 	blr	x1
 e0433f0:	d53ed040 	mrs	x0, tpidr_el3
 e0433f4:	90000033 	adrp	x19, e047000 <__TEXT_END__>
 e0433f8:	90000034 	adrp	x20, e047000 <__TEXT_END__>
 e0433fc:	91234273 	add	x19, x19, #0x8d0
 e043400:	91234294 	add	x20, x20, #0x8d0
 e043404:	52800041 	mov	w1, #0x2                   	// #2
 e043408:	b9001c01 	str	w1, [x0, #28]
 e04340c:	eb14027f 	cmp	x19, x20
 e043410:	540000a3 	b.cc	e043424 <psci_cpu_suspend_finish+0x94>  // b.lo, b.ul, b.last
 e043414:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043418:	52800020 	mov	w0, #0x1                   	// #1
 e04341c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e043420:	17fff89a 	b	e041688 <cm_prepare_el3_exit>
 e043424:	f8408661 	ldr	x1, [x19], #8
 e043428:	d2800000 	mov	x0, #0x0                   	// #0
 e04342c:	d63f0020 	blr	x1
 e043430:	17fffff7 	b	e04340c <psci_cpu_suspend_finish+0x7c>

000000000e043434 <psci_cpu_suspend_start>:
 e043434:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
 e043438:	910003fd 	mov	x29, sp
 e04343c:	a90153f3 	stp	x19, x20, [sp, #16]
 e043440:	2a0103f3 	mov	w19, w1
 e043444:	aa0203f4 	mov	x20, x2
 e043448:	a9025bf5 	stp	x21, x22, [sp, #32]
 e04344c:	2a0303f6 	mov	w22, w3
 e043450:	a90363f7 	stp	x23, x24, [sp, #48]
 e043454:	a9046bf9 	stp	x25, x26, [sp, #64]
 e043458:	aa0003f9 	mov	x25, x0
 e04345c:	97fff66d 	bl	e040e10 <plat_my_core_pos>
 e043460:	910183e2 	add	x2, sp, #0x60
 e043464:	2a0003f8 	mov	w24, w0
 e043468:	2a1303e1 	mov	w1, w19
 e04346c:	b90063ff 	str	wzr, [sp, #96]
 e043470:	94000131 	bl	e043934 <psci_get_parent_pwr_domain_nodes>
 e043474:	910183e1 	add	x1, sp, #0x60
 e043478:	2a1303e0 	mov	w0, w19
 e04347c:	97fffeac 	bl	e042f2c <psci_acquire_pwr_domain_locks>
 e043480:	d538c100 	mrs	x0, isr_el1
 e043484:	b5000740 	cbnz	x0, e04356c <psci_cpu_suspend_start+0x138>
 e043488:	aa1403e1 	mov	x1, x20
 e04348c:	2a1303e0 	mov	w0, w19
 e043490:	94000096 	bl	e0436e8 <psci_do_state_coordination>
 e043494:	34000436 	cbz	w22, e043518 <psci_cpu_suspend_start+0xe4>
 e043498:	aa1403e0 	mov	x0, x20
 e04349c:	90000035 	adrp	x21, e047000 <__TEXT_END__>
 e0434a0:	9000003a 	adrp	x26, e047000 <__TEXT_END__>
 e0434a4:	94000110 	bl	e0438e4 <psci_find_max_off_lvl>
 e0434a8:	912342b5 	add	x21, x21, #0x8d0
 e0434ac:	2a0003f7 	mov	w23, w0
 e0434b0:	9123435a 	add	x26, x26, #0x8d0
 e0434b4:	eb1a02bf 	cmp	x21, x26
 e0434b8:	54000523 	b.cc	e04355c <psci_cpu_suspend_start+0x128>  // b.lo, b.ul, b.last
 e0434bc:	d53ed040 	mrs	x0, tpidr_el3
 e0434c0:	b9001c13 	str	w19, [x0, #28]
 e0434c4:	d53ed040 	mrs	x0, tpidr_el3
 e0434c8:	d2800081 	mov	x1, #0x4                   	// #4
 e0434cc:	91007000 	add	x0, x0, #0x1c
 e0434d0:	97fff5f1 	bl	e040c94 <flush_dcache_range>
 e0434d4:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0434d8:	f9455000 	ldr	x0, [x0, #2720]
 e0434dc:	b40000a0 	cbz	x0, e0434f0 <psci_cpu_suspend_start+0xbc>
 e0434e0:	f9400801 	ldr	x1, [x0, #16]
 e0434e4:	b4000061 	cbz	x1, e0434f0 <psci_cpu_suspend_start+0xbc>
 e0434e8:	2a1703e0 	mov	w0, w23
 e0434ec:	d63f0020 	blr	x1
 e0434f0:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0434f4:	f9454c00 	ldr	x0, [x0, #2712]
 e0434f8:	f9400c01 	ldr	x1, [x0, #24]
 e0434fc:	b4000061 	cbz	x1, e043508 <psci_cpu_suspend_start+0xd4>
 e043500:	aa1403e0 	mov	x0, x20
 e043504:	d63f0020 	blr	x1
 e043508:	aa1903e0 	mov	x0, x25
 e04350c:	97fff854 	bl	e04165c <cm_init_my_context>
 e043510:	2a1703e0 	mov	w0, w23
 e043514:	94000074 	bl	e0436e4 <psci_do_pwrdown_sequence>
 e043518:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e04351c:	52800015 	mov	w21, #0x0                   	// #0
 e043520:	f9454c00 	ldr	x0, [x0, #2712]
 e043524:	f9401001 	ldr	x1, [x0, #32]
 e043528:	aa1403e0 	mov	x0, x20
 e04352c:	d63f0020 	blr	x1
 e043530:	910183e1 	add	x1, sp, #0x60
 e043534:	2a1303e0 	mov	w0, w19
 e043538:	940001dc 	bl	e043ca8 <psci_release_pwr_domain_locks>
 e04353c:	35000495 	cbnz	w21, e0435cc <psci_cpu_suspend_start+0x198>
 e043540:	f0000075 	adrp	x21, e052000 <opteed_sp_context+0xa80>
 e043544:	340001b6 	cbz	w22, e043578 <psci_cpu_suspend_start+0x144>
 e043548:	f9454ea0 	ldr	x0, [x21, #2712]
 e04354c:	f9402001 	ldr	x1, [x0, #64]
 e043550:	b4000121 	cbz	x1, e043574 <psci_cpu_suspend_start+0x140>
 e043554:	aa1403e0 	mov	x0, x20
 e043558:	d63f0020 	blr	x1
 e04355c:	f84086a1 	ldr	x1, [x21], #8
 e043560:	d2800000 	mov	x0, #0x0                   	// #0
 e043564:	d63f0020 	blr	x1
 e043568:	17ffffd3 	b	e0434b4 <psci_cpu_suspend_start+0x80>
 e04356c:	52800035 	mov	w21, #0x1                   	// #1
 e043570:	17fffff0 	b	e043530 <psci_cpu_suspend_start+0xfc>
 e043574:	97fff666 	bl	e040f0c <psci_power_down_wfi>
 e043578:	d503207f 	wfi
 e04357c:	9101a3e2 	add	x2, sp, #0x68
 e043580:	2a1303e1 	mov	w1, w19
 e043584:	2a1803e0 	mov	w0, w24
 e043588:	b9006bff 	str	wzr, [sp, #104]
 e04358c:	940000ea 	bl	e043934 <psci_get_parent_pwr_domain_nodes>
 e043590:	9101a3e1 	add	x1, sp, #0x68
 e043594:	2a1303e0 	mov	w0, w19
 e043598:	97fffe65 	bl	e042f2c <psci_acquire_pwr_domain_locks>
 e04359c:	910163e1 	add	x1, sp, #0x58
 e0435a0:	2a1303e0 	mov	w0, w19
 e0435a4:	940000f6 	bl	e04397c <psci_get_target_local_pwr_states>
 e0435a8:	f9454ea0 	ldr	x0, [x21, #2712]
 e0435ac:	f9401c01 	ldr	x1, [x0, #56]
 e0435b0:	910163e0 	add	x0, sp, #0x58
 e0435b4:	d63f0020 	blr	x1
 e0435b8:	2a1303e0 	mov	w0, w19
 e0435bc:	940001d1 	bl	e043d00 <psci_set_pwr_domains_to_run>
 e0435c0:	9101a3e1 	add	x1, sp, #0x68
 e0435c4:	2a1303e0 	mov	w0, w19
 e0435c8:	940001b8 	bl	e043ca8 <psci_release_pwr_domain_locks>
 e0435cc:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0435d0:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e0435d4:	a94363f7 	ldp	x23, x24, [sp, #48]
 e0435d8:	a9446bf9 	ldp	x25, x26, [sp, #64]
 e0435dc:	a8c77bfd 	ldp	x29, x30, [sp], #112
 e0435e0:	d65f03c0 	ret

000000000e0435e4 <psci_do_cpu_off>:
 e0435e4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e0435e8:	910003fd 	mov	x29, sp
 e0435ec:	a90153f3 	stp	x19, x20, [sp, #16]
 e0435f0:	2a0003f4 	mov	w20, w0
 e0435f4:	97fff607 	bl	e040e10 <plat_my_core_pos>
 e0435f8:	9100a3e2 	add	x2, sp, #0x28
 e0435fc:	52800041 	mov	w1, #0x2                   	// #2
 e043600:	390083e1 	strb	w1, [sp, #32]
 e043604:	390087e1 	strb	w1, [sp, #33]
 e043608:	2a1403e1 	mov	w1, w20
 e04360c:	b9002bff 	str	wzr, [sp, #40]
 e043610:	940000c9 	bl	e043934 <psci_get_parent_pwr_domain_nodes>
 e043614:	2a1403e0 	mov	w0, w20
 e043618:	9100a3e1 	add	x1, sp, #0x28
 e04361c:	97fffe44 	bl	e042f2c <psci_acquire_pwr_domain_locks>
 e043620:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043624:	f9455000 	ldr	x0, [x0, #2720]
 e043628:	b5000460 	cbnz	x0, e0436b4 <psci_do_cpu_off+0xd0>
 e04362c:	910083e1 	add	x1, sp, #0x20
 e043630:	2a1403e0 	mov	w0, w20
 e043634:	9400002d 	bl	e0436e8 <psci_do_state_coordination>
 e043638:	52800013 	mov	w19, #0x0                   	// #0
 e04363c:	910083e0 	add	x0, sp, #0x20
 e043640:	940000a9 	bl	e0438e4 <psci_find_max_off_lvl>
 e043644:	94000028 	bl	e0436e4 <psci_do_pwrdown_sequence>
 e043648:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e04364c:	f9454c00 	ldr	x0, [x0, #2712]
 e043650:	f9400801 	ldr	x1, [x0, #16]
 e043654:	910083e0 	add	x0, sp, #0x20
 e043658:	d63f0020 	blr	x1
 e04365c:	9100a3e1 	add	x1, sp, #0x28
 e043660:	2a1403e0 	mov	w0, w20
 e043664:	94000191 	bl	e043ca8 <psci_release_pwr_domain_locks>
 e043668:	35000373 	cbnz	w19, e0436d4 <psci_do_cpu_off+0xf0>
 e04366c:	d53ed040 	mrs	x0, tpidr_el3
 e043670:	d2800081 	mov	x1, #0x4                   	// #4
 e043674:	91006000 	add	x0, x0, #0x18
 e043678:	97fff587 	bl	e040c94 <flush_dcache_range>
 e04367c:	d53ed040 	mrs	x0, tpidr_el3
 e043680:	52800021 	mov	w1, #0x1                   	// #1
 e043684:	b9001801 	str	w1, [x0, #24]
 e043688:	d5033b9f 	dsb	ish
 e04368c:	d53ed040 	mrs	x0, tpidr_el3
 e043690:	d2800081 	mov	x1, #0x4                   	// #4
 e043694:	91006000 	add	x0, x0, #0x18
 e043698:	97fff5aa 	bl	e040d40 <inv_dcache_range>
 e04369c:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0436a0:	f9454c00 	ldr	x0, [x0, #2712]
 e0436a4:	f9402001 	ldr	x1, [x0, #64]
 e0436a8:	b4000141 	cbz	x1, e0436d0 <psci_do_cpu_off+0xec>
 e0436ac:	910083e0 	add	x0, sp, #0x20
 e0436b0:	d63f0020 	blr	x1
 e0436b4:	f9400401 	ldr	x1, [x0, #8]
 e0436b8:	b4fffba1 	cbz	x1, e04362c <psci_do_cpu_off+0x48>
 e0436bc:	d2800000 	mov	x0, #0x0                   	// #0
 e0436c0:	d63f0020 	blr	x1
 e0436c4:	2a0003f3 	mov	w19, w0
 e0436c8:	34fffb20 	cbz	w0, e04362c <psci_do_cpu_off+0x48>
 e0436cc:	17ffffe4 	b	e04365c <psci_do_cpu_off+0x78>
 e0436d0:	97fff60f 	bl	e040f0c <psci_power_down_wfi>
 e0436d4:	2a1303e0 	mov	w0, w19
 e0436d8:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0436dc:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e0436e0:	d65f03c0 	ret

000000000e0436e4 <psci_do_pwrdown_sequence>:
 e0436e4:	17fff5ee 	b	e040e9c <psci_do_pwrdown_cache_maintenance>

000000000e0436e8 <psci_do_state_coordination>:
 e0436e8:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
 e0436ec:	910003fd 	mov	x29, sp
 e0436f0:	a90153f3 	stp	x19, x20, [sp, #16]
 e0436f4:	aa0103f4 	mov	x20, x1
 e0436f8:	a9025bf5 	stp	x21, x22, [sp, #32]
 e0436fc:	2a0003f5 	mov	w21, w0
 e043700:	a90363f7 	stp	x23, x24, [sp, #48]
 e043704:	52800038 	mov	w24, #0x1                   	// #1
 e043708:	a9046bf9 	stp	x25, x26, [sp, #64]
 e04370c:	f000007a 	adrp	x26, e052000 <opteed_sp_context+0xa80>
 e043710:	9136435a 	add	x26, x26, #0xd90
 e043714:	a90573fb 	stp	x27, x28, [sp, #80]
 e043718:	97fff5be 	bl	e040e10 <plat_my_core_pos>
 e04371c:	2a0003fc 	mov	w28, w0
 e043720:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043724:	91286016 	add	x22, x0, #0xa18
 e043728:	d37c7f80 	ubfiz	x0, x28, #4, #32
 e04372c:	d00000bb 	adrp	x27, e059000 <psci_locks>
 e043730:	8b0002c0 	add	x0, x22, x0
 e043734:	aa1c03f9 	mov	x25, x28
 e043738:	9100837b 	add	x27, x27, #0x20
 e04373c:	b9400813 	ldr	w19, [x0, #8]
 e043740:	6b15031f 	cmp	w24, w21
 e043744:	11000717 	add	w23, w24, #0x1
 e043748:	54000388 	b.hi	e0437b8 <psci_do_state_coordination+0xd0>  // b.pmore
 e04374c:	7100071f 	cmp	w24, #0x1
 e043750:	2a1303f3 	mov	w19, w19
 e043754:	54000221 	b.ne	e043798 <psci_do_state_coordination+0xb0>  // b.any
 e043758:	b9400340 	ldr	w0, [x26]
 e04375c:	6b00033f 	cmp	w25, w0
 e043760:	540000a2 	b.cs	e043774 <psci_do_state_coordination+0x8c>  // b.hs, b.nlast
 e043764:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043768:	91387000 	add	x0, x0, #0xe1c
 e04376c:	39400681 	ldrb	w1, [x20, #1]
 e043770:	383c6801 	strb	w1, [x0, x28]
 e043774:	d37cee60 	lsl	x0, x19, #4
 e043778:	b9400341 	ldr	w1, [x26]
 e04377c:	f0000062 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e043780:	91387042 	add	x2, x2, #0xe1c
 e043784:	b8606b60 	ldr	w0, [x27, x0]
 e043788:	6b01001f 	cmp	w0, w1
 e04378c:	8b204042 	add	x2, x2, w0, uxtw
 e043790:	9a9f3041 	csel	x1, x2, xzr, cc  // cc = lo, ul, last
 e043794:	14000002 	b	e04379c <psci_do_state_coordination+0xb4>
 e043798:	d2800001 	mov	x1, #0x0                   	// #0
 e04379c:	8b131373 	add	x19, x27, x19, lsl #4
 e0437a0:	2a1803e0 	mov	w0, w24
 e0437a4:	b9400662 	ldr	w2, [x19, #4]
 e0437a8:	97fffd9f 	bl	e042e24 <plat_get_target_pwr_state>
 e0437ac:	38384a80 	strb	w0, [x20, w24, uxtw]
 e0437b0:	72001c1f 	tst	w0, #0xff
 e0437b4:	54000401 	b.ne	e043834 <psci_do_state_coordination+0x14c>  // b.any
 e0437b8:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0437bc:	2a1703e1 	mov	w1, w23
 e0437c0:	b94d9002 	ldr	w2, [x0, #3472]
 e0437c4:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0437c8:	91387000 	add	x0, x0, #0xe1c
 e0437cc:	6b15003f 	cmp	w1, w21
 e0437d0:	54000389 	b.ls	e043840 <psci_do_state_coordination+0x158>  // b.plast
 e0437d4:	39400281 	ldrb	w1, [x20]
 e0437d8:	d53ed040 	mrs	x0, tpidr_el3
 e0437dc:	39008001 	strb	w1, [x0, #32]
 e0437e0:	d53ed040 	mrs	x0, tpidr_el3
 e0437e4:	91008000 	add	x0, x0, #0x20
 e0437e8:	d2800021 	mov	x1, #0x1                   	// #1
 e0437ec:	97fff52a 	bl	e040c94 <flush_dcache_range>
 e0437f0:	97fff588 	bl	e040e10 <plat_my_core_pos>
 e0437f4:	d37c7c00 	ubfiz	x0, x0, #4, #32
 e0437f8:	8b0002c0 	add	x0, x22, x0
 e0437fc:	d00000a2 	adrp	x2, e059000 <psci_locks>
 e043800:	91008042 	add	x2, x2, #0x20
 e043804:	b9400801 	ldr	w1, [x0, #8]
 e043808:	d2800000 	mov	x0, #0x0                   	// #0
 e04380c:	91000400 	add	x0, x0, #0x1
 e043810:	6b0002bf 	cmp	w21, w0
 e043814:	54000282 	b.cs	e043864 <psci_do_state_coordination+0x17c>  // b.hs, b.nlast
 e043818:	a94153f3 	ldp	x19, x20, [sp, #16]
 e04381c:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e043820:	a94363f7 	ldp	x23, x24, [sp, #48]
 e043824:	a9446bf9 	ldp	x25, x26, [sp, #64]
 e043828:	a94573fb 	ldp	x27, x28, [sp, #80]
 e04382c:	a8c67bfd 	ldp	x29, x30, [sp], #96
 e043830:	d65f03c0 	ret
 e043834:	b9400a73 	ldr	w19, [x19, #8]
 e043838:	2a1703f8 	mov	w24, w23
 e04383c:	17ffffc1 	b	e043740 <psci_do_state_coordination+0x58>
 e043840:	7100043f 	cmp	w1, #0x1
 e043844:	540000a1 	b.ne	e043858 <psci_do_state_coordination+0x170>  // b.any
 e043848:	6b02033f 	cmp	w25, w2
 e04384c:	54000062 	b.cs	e043858 <psci_do_state_coordination+0x170>  // b.hs, b.nlast
 e043850:	39400683 	ldrb	w3, [x20, #1]
 e043854:	383c6803 	strb	w3, [x0, x28]
 e043858:	38214a9f 	strb	wzr, [x20, w1, uxtw]
 e04385c:	11000421 	add	w1, w1, #0x1
 e043860:	17ffffdb 	b	e0437cc <psci_do_state_coordination+0xe4>
 e043864:	d37c7c21 	ubfiz	x1, x1, #4, #32
 e043868:	38606a83 	ldrb	w3, [x20, x0]
 e04386c:	8b010041 	add	x1, x2, x1
 e043870:	39003023 	strb	w3, [x1, #12]
 e043874:	b9400821 	ldr	w1, [x1, #8]
 e043878:	17ffffe5 	b	e04380c <psci_do_state_coordination+0x124>

000000000e04387c <psci_features>:
 e04387c:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043880:	52b00002 	mov	w2, #0x80000000            	// #-2147483648
 e043884:	b94d9421 	ldr	w1, [x1, #3476]
 e043888:	6b02001f 	cmp	w0, w2
 e04388c:	54000240 	b.eq	e0438d4 <psci_features+0x58>  // b.none
 e043890:	36f00080 	tbz	w0, #30, e0438a0 <psci_features+0x24>
 e043894:	528c1742 	mov	w2, #0x60ba                	// #24762
 e043898:	72a002e2 	movk	w2, #0x17, lsl #16
 e04389c:	0a020021 	and	w1, w1, w2
 e0438a0:	d3587402 	ubfx	x2, x0, #24, #6
 e0438a4:	7100105f 	cmp	w2, #0x4
 e0438a8:	540001a1 	b.ne	e0438dc <psci_features+0x60>  // b.any
 e0438ac:	d3505c04 	ubfx	x4, x0, #16, #8
 e0438b0:	531f7c02 	lsr	w2, w0, #31
 e0438b4:	36f80140 	tbz	w0, #31, e0438dc <psci_features+0x60>
 e0438b8:	121b2803 	and	w3, w0, #0xffe0
 e0438bc:	2a040063 	orr	w3, w3, w4
 e0438c0:	350000e3 	cbnz	w3, e0438dc <psci_features+0x60>
 e0438c4:	1ac02040 	lsl	w0, w2, w0
 e0438c8:	6a01001f 	tst	w0, w1
 e0438cc:	5a9f13e0 	csetm	w0, eq  // eq = none
 e0438d0:	d65f03c0 	ret
 e0438d4:	52800000 	mov	w0, #0x0                   	// #0
 e0438d8:	17fffffe 	b	e0438d0 <psci_features+0x54>
 e0438dc:	12800000 	mov	w0, #0xffffffff            	// #-1
 e0438e0:	17fffffc 	b	e0438d0 <psci_features+0x54>

000000000e0438e4 <psci_find_max_off_lvl>:
 e0438e4:	39400401 	ldrb	w1, [x0, #1]
 e0438e8:	7100083f 	cmp	w1, #0x2
 e0438ec:	540000e0 	b.eq	e043908 <psci_find_max_off_lvl+0x24>  // b.none
 e0438f0:	39400001 	ldrb	w1, [x0]
 e0438f4:	52800040 	mov	w0, #0x2                   	// #2
 e0438f8:	6b00003f 	cmp	w1, w0
 e0438fc:	54000041 	b.ne	e043904 <psci_find_max_off_lvl+0x20>  // b.any
 e043900:	52800000 	mov	w0, #0x0                   	// #0
 e043904:	d65f03c0 	ret
 e043908:	52800020 	mov	w0, #0x1                   	// #1
 e04390c:	17fffffe 	b	e043904 <psci_find_max_off_lvl+0x20>

000000000e043910 <psci_find_target_suspend_lvl>:
 e043910:	39400401 	ldrb	w1, [x0, #1]
 e043914:	350000c1 	cbnz	w1, e04392c <psci_find_target_suspend_lvl+0x1c>
 e043918:	39400001 	ldrb	w1, [x0]
 e04391c:	52800040 	mov	w0, #0x2                   	// #2
 e043920:	34000041 	cbz	w1, e043928 <psci_find_target_suspend_lvl+0x18>
 e043924:	52800000 	mov	w0, #0x0                   	// #0
 e043928:	d65f03c0 	ret
 e04392c:	52800020 	mov	w0, #0x1                   	// #1
 e043930:	17fffffe 	b	e043928 <psci_find_target_suspend_lvl+0x18>

000000000e043934 <psci_get_parent_pwr_domain_nodes>:
 e043934:	d37c7c03 	ubfiz	x3, x0, #4, #32
 e043938:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e04393c:	91286000 	add	x0, x0, #0xa18
 e043940:	d00000a4 	adrp	x4, e059000 <psci_locks>
 e043944:	8b030000 	add	x0, x0, x3
 e043948:	d1001042 	sub	x2, x2, #0x4
 e04394c:	91008084 	add	x4, x4, #0x20
 e043950:	d2800003 	mov	x3, #0x0                   	// #0
 e043954:	b9400800 	ldr	w0, [x0, #8]
 e043958:	91000463 	add	x3, x3, #0x1
 e04395c:	6b03003f 	cmp	w1, w3
 e043960:	54000042 	b.cs	e043968 <psci_get_parent_pwr_domain_nodes+0x34>  // b.hs, b.nlast
 e043964:	d65f03c0 	ret
 e043968:	b8237840 	str	w0, [x2, x3, lsl #2]
 e04396c:	d37c7c00 	ubfiz	x0, x0, #4, #32
 e043970:	8b000080 	add	x0, x4, x0
 e043974:	b9400800 	ldr	w0, [x0, #8]
 e043978:	17fffff8 	b	e043958 <psci_get_parent_pwr_domain_nodes+0x24>

000000000e04397c <psci_get_target_local_pwr_states>:
 e04397c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e043980:	910003fd 	mov	x29, sp
 e043984:	a90153f3 	stp	x19, x20, [sp, #16]
 e043988:	2a0003f4 	mov	w20, w0
 e04398c:	aa0103f3 	mov	x19, x1
 e043990:	d53ed040 	mrs	x0, tpidr_el3
 e043994:	39408000 	ldrb	w0, [x0, #32]
 e043998:	39000020 	strb	w0, [x1]
 e04399c:	97fff51d 	bl	e040e10 <plat_my_core_pos>
 e0439a0:	d37c7c00 	ubfiz	x0, x0, #4, #32
 e0439a4:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e0439a8:	91286021 	add	x1, x1, #0xa18
 e0439ac:	8b000021 	add	x1, x1, x0
 e0439b0:	d00000a0 	adrp	x0, e059000 <psci_locks>
 e0439b4:	91008000 	add	x0, x0, #0x20
 e0439b8:	52800023 	mov	w3, #0x1                   	// #1
 e0439bc:	b9400822 	ldr	w2, [x1, #8]
 e0439c0:	6b14007f 	cmp	w3, w20
 e0439c4:	540000e9 	b.ls	e0439e0 <psci_get_target_local_pwr_states+0x64>  // b.plast
 e0439c8:	7100047f 	cmp	w3, #0x1
 e0439cc:	54000048 	b.hi	e0439d4 <psci_get_target_local_pwr_states+0x58>  // b.pmore
 e0439d0:	38234a7f 	strb	wzr, [x19, w3, uxtw]
 e0439d4:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0439d8:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0439dc:	d65f03c0 	ret
 e0439e0:	d37c7c42 	ubfiz	x2, x2, #4, #32
 e0439e4:	8b020002 	add	x2, x0, x2
 e0439e8:	39403041 	ldrb	w1, [x2, #12]
 e0439ec:	38234a61 	strb	w1, [x19, w3, uxtw]
 e0439f0:	11000463 	add	w3, w3, #0x1
 e0439f4:	b9400842 	ldr	w2, [x2, #8]
 e0439f8:	17fffff2 	b	e0439c0 <psci_get_target_local_pwr_states+0x44>

000000000e0439fc <psci_init_req_local_pwr_states>:
 e0439fc:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043a00:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043a04:	91387021 	add	x1, x1, #0xe1c
 e043a08:	52800043 	mov	w3, #0x2                   	// #2
 e043a0c:	b94d9002 	ldr	w2, [x0, #3472]
 e043a10:	d2800000 	mov	x0, #0x0                   	// #0
 e043a14:	6b00005f 	cmp	w2, w0
 e043a18:	54000048 	b.hi	e043a20 <psci_init_req_local_pwr_states+0x24>  // b.pmore
 e043a1c:	d65f03c0 	ret
 e043a20:	38216803 	strb	w3, [x0, x1]
 e043a24:	91000400 	add	x0, x0, #0x1
 e043a28:	17fffffb 	b	e043a14 <psci_init_req_local_pwr_states+0x18>

000000000e043a2c <psci_is_last_on_cpu>:
 e043a2c:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e043a30:	910003fd 	mov	x29, sp
 e043a34:	a90153f3 	stp	x19, x20, [sp, #16]
 e043a38:	f0000074 	adrp	x20, e052000 <opteed_sp_context+0xa80>
 e043a3c:	91364294 	add	x20, x20, #0xd90
 e043a40:	f90013f5 	str	x21, [sp, #32]
 e043a44:	97fff4f3 	bl	e040e10 <plat_my_core_pos>
 e043a48:	2a0003f5 	mov	w21, w0
 e043a4c:	52800013 	mov	w19, #0x0                   	// #0
 e043a50:	b9400280 	ldr	w0, [x20]
 e043a54:	6b13001f 	cmp	w0, w19
 e043a58:	540000c8 	b.hi	e043a70 <psci_is_last_on_cpu+0x44>  // b.pmore
 e043a5c:	52800020 	mov	w0, #0x1                   	// #1
 e043a60:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043a64:	f94013f5 	ldr	x21, [sp, #32]
 e043a68:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e043a6c:	d65f03c0 	ret
 e043a70:	6b15027f 	cmp	w19, w21
 e043a74:	54000061 	b.ne	e043a80 <psci_is_last_on_cpu+0x54>  // b.any
 e043a78:	11000673 	add	w19, w19, #0x1
 e043a7c:	17fffff5 	b	e043a50 <psci_is_last_on_cpu+0x24>
 e043a80:	2a1303e0 	mov	w0, w19
 e043a84:	97fff210 	bl	e0402c4 <_cpu_data_by_index>
 e043a88:	b9401800 	ldr	w0, [x0, #24]
 e043a8c:	7100041f 	cmp	w0, #0x1
 e043a90:	54ffff40 	b.eq	e043a78 <psci_is_last_on_cpu+0x4c>  // b.none
 e043a94:	52800000 	mov	w0, #0x0                   	// #0
 e043a98:	17fffff2 	b	e043a60 <psci_is_last_on_cpu+0x34>

000000000e043a9c <psci_mem_chk_range>:
 e043a9c:	b50000c1 	cbnz	x1, e043ab4 <psci_mem_chk_range+0x18>
 e043aa0:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
 e043aa4:	d65f03c0 	ret
 e043aa8:	92800040 	mov	x0, #0xfffffffffffffffd    	// #-3
 e043aac:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e043ab0:	d65f03c0 	ret
 e043ab4:	cb0103e2 	neg	x2, x1
 e043ab8:	eb00005f 	cmp	x2, x0
 e043abc:	54ffff23 	b.cc	e043aa0 <psci_mem_chk_range+0x4>  // b.lo, b.ul, b.last
 e043ac0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e043ac4:	f0000062 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e043ac8:	910003fd 	mov	x29, sp
 e043acc:	f9454c42 	ldr	x2, [x2, #2712]
 e043ad0:	f9404442 	ldr	x2, [x2, #136]
 e043ad4:	d63f0040 	blr	x2
 e043ad8:	37fffe80 	tbnz	w0, #31, e043aa8 <psci_mem_chk_range+0xc>
 e043adc:	d2800000 	mov	x0, #0x0                   	// #0
 e043ae0:	17fffff3 	b	e043aac <psci_mem_chk_range+0x10>

000000000e043ae4 <psci_mem_protect>:
 e043ae4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e043ae8:	910003fd 	mov	x29, sp
 e043aec:	a90153f3 	stp	x19, x20, [sp, #16]
 e043af0:	f0000074 	adrp	x20, e052000 <opteed_sp_context+0xa80>
 e043af4:	2a0003f3 	mov	w19, w0
 e043af8:	f9454e80 	ldr	x0, [x20, #2712]
 e043afc:	f9404801 	ldr	x1, [x0, #144]
 e043b00:	9100b3e0 	add	x0, sp, #0x2c
 e043b04:	d63f0020 	blr	x1
 e043b08:	36f800a0 	tbz	w0, #31, e043b1c <psci_mem_protect+0x38>
 e043b0c:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e043b10:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043b14:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e043b18:	d65f03c0 	ret
 e043b1c:	f9454e80 	ldr	x0, [x20, #2712]
 e043b20:	f9404c01 	ldr	x1, [x0, #152]
 e043b24:	2a1303e0 	mov	w0, w19
 e043b28:	d63f0020 	blr	x1
 e043b2c:	37ffff00 	tbnz	w0, #31, e043b0c <psci_mem_protect+0x28>
 e043b30:	b9402fe0 	ldr	w0, [sp, #44]
 e043b34:	7100001f 	cmp	w0, #0x0
 e043b38:	9a9f07e0 	cset	x0, ne  // ne = any
 e043b3c:	17fffff5 	b	e043b10 <psci_mem_protect+0x2c>

000000000e043b40 <psci_migrate>:
 e043b40:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e043b44:	910003fd 	mov	x29, sp
 e043b48:	f9000bf3 	str	x19, [sp, #16]
 e043b4c:	aa0003f3 	mov	x19, x0
 e043b50:	9100a3e0 	add	x0, sp, #0x28
 e043b54:	940001af 	bl	e044210 <psci_spd_migrate_info>
 e043b58:	340000e0 	cbz	w0, e043b74 <psci_migrate+0x34>
 e043b5c:	7100041f 	cmp	w0, #0x1
 e043b60:	12800040 	mov	w0, #0xfffffffd            	// #-3
 e043b64:	5a9f0000 	csinv	w0, w0, wzr, eq  // eq = none
 e043b68:	f9400bf3 	ldr	x19, [sp, #16]
 e043b6c:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e043b70:	d65f03c0 	ret
 e043b74:	d53800a0 	mrs	x0, mpidr_el1
 e043b78:	f94017e1 	ldr	x1, [sp, #40]
 e043b7c:	eb00003f 	cmp	x1, x0
 e043b80:	54000161 	b.ne	e043bac <psci_migrate+0x6c>  // b.any
 e043b84:	aa1303e0 	mov	x0, x19
 e043b88:	9400024a 	bl	e0444b0 <psci_validate_mpidr>
 e043b8c:	35000140 	cbnz	w0, e043bb4 <psci_migrate+0x74>
 e043b90:	d53800a0 	mrs	x0, mpidr_el1
 e043b94:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043b98:	f9455021 	ldr	x1, [x1, #2720]
 e043b9c:	f9401422 	ldr	x2, [x1, #40]
 e043ba0:	aa1303e1 	mov	x1, x19
 e043ba4:	d63f0040 	blr	x2
 e043ba8:	17fffff0 	b	e043b68 <psci_migrate+0x28>
 e043bac:	128000c0 	mov	w0, #0xfffffff9            	// #-7
 e043bb0:	17ffffee 	b	e043b68 <psci_migrate+0x28>
 e043bb4:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e043bb8:	17ffffec 	b	e043b68 <psci_migrate+0x28>

000000000e043bbc <psci_migrate_info_type>:
 e043bbc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e043bc0:	910003fd 	mov	x29, sp
 e043bc4:	910063e0 	add	x0, sp, #0x18
 e043bc8:	94000192 	bl	e044210 <psci_spd_migrate_info>
 e043bcc:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e043bd0:	d65f03c0 	ret

000000000e043bd4 <psci_migrate_info_up_cpu>:
 e043bd4:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e043bd8:	910003fd 	mov	x29, sp
 e043bdc:	910063e0 	add	x0, sp, #0x18
 e043be0:	9400018c 	bl	e044210 <psci_spd_migrate_info>
 e043be4:	f9400fe1 	ldr	x1, [sp, #24]
 e043be8:	7100041f 	cmp	w0, #0x1
 e043bec:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e043bf0:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
 e043bf4:	9a809020 	csel	x0, x1, x0, ls  // ls = plast
 e043bf8:	d65f03c0 	ret

000000000e043bfc <psci_node_hw_state>:
 e043bfc:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e043c00:	910003fd 	mov	x29, sp
 e043c04:	a90153f3 	stp	x19, x20, [sp, #16]
 e043c08:	aa0003f4 	mov	x20, x0
 e043c0c:	2a0103f3 	mov	w19, w1
 e043c10:	94000228 	bl	e0444b0 <psci_validate_mpidr>
 e043c14:	35000180 	cbnz	w0, e043c44 <psci_node_hw_state+0x48>
 e043c18:	7100067f 	cmp	w19, #0x1
 e043c1c:	54000148 	b.hi	e043c44 <psci_node_hw_state+0x48>  // b.pmore
 e043c20:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043c24:	2a1303e1 	mov	w1, w19
 e043c28:	f9454c00 	ldr	x0, [x0, #2712]
 e043c2c:	f9404002 	ldr	x2, [x0, #128]
 e043c30:	aa1403e0 	mov	x0, x20
 e043c34:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043c38:	aa0203f0 	mov	x16, x2
 e043c3c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e043c40:	d61f0200 	br	x16
 e043c44:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e043c48:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043c4c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e043c50:	d65f03c0 	ret

000000000e043c54 <psci_print_power_domain_map>:
 e043c54:	d65f03c0 	ret

000000000e043c58 <psci_query_sys_suspend_pwrstate>:
 e043c58:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043c5c:	f9454c21 	ldr	x1, [x1, #2712]
 e043c60:	f9403421 	ldr	x1, [x1, #104]
 e043c64:	aa0103f0 	mov	x16, x1
 e043c68:	d61f0200 	br	x16

000000000e043c6c <psci_register_spd_pm_hook>:
 e043c6c:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043c70:	f9055020 	str	x0, [x1, #2720]
 e043c74:	f9401401 	ldr	x1, [x0, #40]
 e043c78:	b40000a1 	cbz	x1, e043c8c <psci_register_spd_pm_hook+0x20>
 e043c7c:	f0000062 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e043c80:	b94d9441 	ldr	w1, [x2, #3476]
 e043c84:	321b0021 	orr	w1, w1, #0x20
 e043c88:	b90d9441 	str	w1, [x2, #3476]
 e043c8c:	f9401800 	ldr	x0, [x0, #48]
 e043c90:	b40000a0 	cbz	x0, e043ca4 <psci_register_spd_pm_hook+0x38>
 e043c94:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043c98:	b94d9420 	ldr	w0, [x1, #3476]
 e043c9c:	321a0400 	orr	w0, w0, #0xc0
 e043ca0:	b90d9420 	str	w0, [x1, #3476]
 e043ca4:	d65f03c0 	ret

000000000e043ca8 <psci_release_pwr_domain_locks>:
 e043ca8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e043cac:	910003fd 	mov	x29, sp
 e043cb0:	a90153f3 	stp	x19, x20, [sp, #16]
 e043cb4:	2a0003f3 	mov	w19, w0
 e043cb8:	aa0103f4 	mov	x20, x1
 e043cbc:	a9025bf5 	stp	x21, x22, [sp, #32]
 e043cc0:	d00000b5 	adrp	x21, e059000 <psci_locks>
 e043cc4:	d00000b6 	adrp	x22, e059000 <psci_locks>
 e043cc8:	910002b5 	add	x21, x21, #0x0
 e043ccc:	910082d6 	add	x22, x22, #0x20
 e043cd0:	350000b3 	cbnz	w19, e043ce4 <psci_release_pwr_domain_locks+0x3c>
 e043cd4:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043cd8:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e043cdc:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e043ce0:	d65f03c0 	ret
 e043ce4:	51000673 	sub	w19, w19, #0x1
 e043ce8:	b8735a80 	ldr	w0, [x20, w19, uxtw #2]
 e043cec:	8b0012c0 	add	x0, x22, x0, lsl #4
 e043cf0:	79401c00 	ldrh	w0, [x0, #14]
 e043cf4:	8b0012a0 	add	x0, x21, x0, lsl #4
 e043cf8:	97fff56e 	bl	e0412b0 <bakery_lock_release>
 e043cfc:	17fffff5 	b	e043cd0 <psci_release_pwr_domain_locks+0x28>

000000000e043d00 <psci_set_pwr_domains_to_run>:
 e043d00:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e043d04:	910003fd 	mov	x29, sp
 e043d08:	f9000bf3 	str	x19, [sp, #16]
 e043d0c:	2a0003f3 	mov	w19, w0
 e043d10:	97fff440 	bl	e040e10 <plat_my_core_pos>
 e043d14:	d37c7c02 	ubfiz	x2, x0, #4, #32
 e043d18:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043d1c:	91286021 	add	x1, x1, #0xa18
 e043d20:	8b020021 	add	x1, x1, x2
 e043d24:	f0000062 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e043d28:	d00000a3 	adrp	x3, e059000 <psci_locks>
 e043d2c:	f0000064 	adrp	x4, e052000 <opteed_sp_context+0xa80>
 e043d30:	2a0003e7 	mov	w7, w0
 e043d34:	91008063 	add	x3, x3, #0x20
 e043d38:	b9400821 	ldr	w1, [x1, #8]
 e043d3c:	91387084 	add	x4, x4, #0xe1c
 e043d40:	b94d9046 	ldr	w6, [x2, #3472]
 e043d44:	52800022 	mov	w2, #0x1                   	// #1
 e043d48:	6b13005f 	cmp	w2, w19
 e043d4c:	54000169 	b.ls	e043d78 <psci_set_pwr_domains_to_run+0x78>  // b.plast
 e043d50:	d53ed040 	mrs	x0, tpidr_el3
 e043d54:	b900181f 	str	wzr, [x0, #24]
 e043d58:	d53ed040 	mrs	x0, tpidr_el3
 e043d5c:	3900801f 	strb	wzr, [x0, #32]
 e043d60:	d53ed040 	mrs	x0, tpidr_el3
 e043d64:	f9400bf3 	ldr	x19, [sp, #16]
 e043d68:	91006000 	add	x0, x0, #0x18
 e043d6c:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e043d70:	d2800181 	mov	x1, #0xc                   	// #12
 e043d74:	17fff3c8 	b	e040c94 <flush_dcache_range>
 e043d78:	2a0103e5 	mov	w5, w1
 e043d7c:	d37c7c21 	ubfiz	x1, x1, #4, #32
 e043d80:	8b010061 	add	x1, x3, x1
 e043d84:	3900303f 	strb	wzr, [x1, #12]
 e043d88:	7100045f 	cmp	w2, #0x1
 e043d8c:	54000081 	b.ne	e043d9c <psci_set_pwr_domains_to_run+0x9c>  // b.any
 e043d90:	6b06001f 	cmp	w0, w6
 e043d94:	54000042 	b.cs	e043d9c <psci_set_pwr_domains_to_run+0x9c>  // b.hs, b.nlast
 e043d98:	3827689f 	strb	wzr, [x4, x7]
 e043d9c:	8b051061 	add	x1, x3, x5, lsl #4
 e043da0:	11000442 	add	w2, w2, #0x1
 e043da4:	b9400821 	ldr	w1, [x1, #8]
 e043da8:	17ffffe8 	b	e043d48 <psci_set_pwr_domains_to_run+0x48>

000000000e043dac <psci_setup>:
 e043dac:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
 e043db0:	910003fd 	mov	x29, sp
 e043db4:	a90153f3 	stp	x19, x20, [sp, #16]
 e043db8:	52800013 	mov	w19, #0x0                   	// #0
 e043dbc:	a9025bf5 	stp	x21, x22, [sp, #32]
 e043dc0:	aa0003f5 	mov	x21, x0
 e043dc4:	b0000076 	adrp	x22, e050000 <__STACKS_START__+0x7f80>
 e043dc8:	a90363f7 	stp	x23, x24, [sp, #48]
 e043dcc:	910a02d6 	add	x22, x22, #0x280
 e043dd0:	52800037 	mov	w23, #0x1                   	// #1
 e043dd4:	a9046bf9 	stp	x25, x26, [sp, #64]
 e043dd8:	f000007a 	adrp	x26, e052000 <opteed_sp_context+0xa80>
 e043ddc:	9128635a 	add	x26, x26, #0xa18
 e043de0:	a90573fb 	stp	x27, x28, [sp, #80]
 e043de4:	97fffc83 	bl	e042ff0 <psci_arch_setup>
 e043de8:	97fffc05 	bl	e042dfc <plat_get_power_domain_tree_desc>
 e043dec:	2a1703e3 	mov	w3, w23
 e043df0:	aa0003fb 	mov	x27, x0
 e043df4:	5280005c 	mov	w28, #0x2                   	// #2
 e043df8:	52800019 	mov	w25, #0x0                   	// #0
 e043dfc:	2a1903f8 	mov	w24, w25
 e043e00:	52800000 	mov	w0, #0x0                   	// #0
 e043e04:	0b170339 	add	w25, w25, w23
 e043e08:	52800017 	mov	w23, #0x0                   	// #0
 e043e0c:	14000009 	b	e043e30 <psci_setup+0x84>
 e043e10:	38784b64 	ldrb	w4, [x27, w24, uxtw]
 e043e14:	2a0003f3 	mov	w19, w0
 e043e18:	0b000085 	add	w5, w4, w0
 e043e1c:	6b05027f 	cmp	w19, w5
 e043e20:	54000d03 	b.cc	e043fc0 <psci_setup+0x214>  // b.lo, b.ul, b.last
 e043e24:	0b0402f7 	add	w23, w23, w4
 e043e28:	11000718 	add	w24, w24, #0x1
 e043e2c:	2a1303e0 	mov	w0, w19
 e043e30:	6b19031f 	cmp	w24, w25
 e043e34:	54fffee1 	b.ne	e043e10 <psci_setup+0x64>  // b.any
 e043e38:	52800003 	mov	w3, #0x0                   	// #0
 e043e3c:	7100079f 	cmp	w28, #0x1
 e043e40:	54001141 	b.ne	e044068 <psci_setup+0x2bc>  // b.any
 e043e44:	f0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e043e48:	d00000b6 	adrp	x22, e059000 <psci_locks>
 e043e4c:	91364034 	add	x20, x1, #0xd90
 e043e50:	910082d6 	add	x22, x22, #0x20
 e043e54:	b90d9033 	str	w19, [x1, #3472]
 e043e58:	52800017 	mov	w23, #0x0                   	// #0
 e043e5c:	52800013 	mov	w19, #0x0                   	// #0
 e043e60:	b9400280 	ldr	w0, [x20]
 e043e64:	6b00027f 	cmp	w19, w0
 e043e68:	54001043 	b.cc	e044070 <psci_setup+0x2c4>  // b.lo, b.ul, b.last
 e043e6c:	d53800b3 	mrs	x19, mpidr_el1
 e043e70:	97fff3e8 	bl	e040e10 <plat_my_core_pos>
 e043e74:	d37c7c00 	ubfiz	x0, x0, #4, #32
 e043e78:	f0000062 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e043e7c:	91286042 	add	x2, x2, #0xa18
 e043e80:	92409e61 	and	x1, x19, #0xffffffffff
 e043e84:	f0000073 	adrp	x19, e052000 <opteed_sp_context+0xa80>
 e043e88:	9260dc21 	and	x1, x1, #0xffffffff00ffffff
 e043e8c:	912a6274 	add	x20, x19, #0xa98
 e043e90:	f8206841 	str	x1, [x2, x0]
 e043e94:	97fffeda 	bl	e0439fc <psci_init_req_local_pwr_states>
 e043e98:	52800020 	mov	w0, #0x1                   	// #1
 e043e9c:	97ffff99 	bl	e043d00 <psci_set_pwr_domains_to_run>
 e043ea0:	f94006a0 	ldr	x0, [x21, #8]
 e043ea4:	aa1403e1 	mov	x1, x20
 e043ea8:	97fffc19 	bl	e042f0c <plat_setup_psci_ops>
 e043eac:	aa1403e0 	mov	x0, x20
 e043eb0:	d2800101 	mov	x1, #0x8                   	// #8
 e043eb4:	97fff378 	bl	e040c94 <flush_dcache_range>
 e043eb8:	f9454e61 	ldr	x1, [x19, #2712]
 e043ebc:	52808223 	mov	w3, #0x411                 	// #1041
 e043ec0:	f0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e043ec4:	f9400822 	ldr	x2, [x1, #16]
 e043ec8:	f100005f 	cmp	x2, #0x0
 e043ecc:	528082a2 	mov	w2, #0x415                 	// #1045
 e043ed0:	1a831042 	csel	w2, w2, w3, ne  // ne = any
 e043ed4:	b90d9402 	str	w2, [x0, #3476]
 e043ed8:	f9400423 	ldr	x3, [x1, #8]
 e043edc:	b40000a3 	cbz	x3, e043ef0 <psci_setup+0x144>
 e043ee0:	f9401423 	ldr	x3, [x1, #40]
 e043ee4:	b4000063 	cbz	x3, e043ef0 <psci_setup+0x144>
 e043ee8:	321d0042 	orr	w2, w2, #0x8
 e043eec:	b90d9402 	str	w2, [x0, #3476]
 e043ef0:	f9401022 	ldr	x2, [x1, #32]
 e043ef4:	b4000162 	cbz	x2, e043f20 <psci_setup+0x174>
 e043ef8:	f9401c22 	ldr	x2, [x1, #56]
 e043efc:	b4000122 	cbz	x2, e043f20 <psci_setup+0x174>
 e043f00:	f9403424 	ldr	x4, [x1, #104]
 e043f04:	52880045 	mov	w5, #0x4002                	// #16386
 e043f08:	b94d9402 	ldr	w2, [x0, #3476]
 e043f0c:	f100009f 	cmp	x4, #0x0
 e043f10:	321f0043 	orr	w3, w2, #0x2
 e043f14:	2a050042 	orr	w2, w2, w5
 e043f18:	1a831042 	csel	w2, w2, w3, ne  // ne = any
 e043f1c:	b90d9402 	str	w2, [x0, #3476]
 e043f20:	f9402422 	ldr	x2, [x1, #72]
 e043f24:	b4000082 	cbz	x2, e043f34 <psci_setup+0x188>
 e043f28:	b94d9402 	ldr	w2, [x0, #3476]
 e043f2c:	32180042 	orr	w2, w2, #0x100
 e043f30:	b90d9402 	str	w2, [x0, #3476]
 e043f34:	f9402822 	ldr	x2, [x1, #80]
 e043f38:	b4000082 	cbz	x2, e043f48 <psci_setup+0x19c>
 e043f3c:	b94d9402 	ldr	w2, [x0, #3476]
 e043f40:	32170042 	orr	w2, w2, #0x200
 e043f44:	b90d9402 	str	w2, [x0, #3476]
 e043f48:	f9404022 	ldr	x2, [x1, #128]
 e043f4c:	b4000082 	cbz	x2, e043f5c <psci_setup+0x1b0>
 e043f50:	b94d9402 	ldr	w2, [x0, #3476]
 e043f54:	32130042 	orr	w2, w2, #0x2000
 e043f58:	b90d9402 	str	w2, [x0, #3476]
 e043f5c:	f9404822 	ldr	x2, [x1, #144]
 e043f60:	b40000c2 	cbz	x2, e043f78 <psci_setup+0x1cc>
 e043f64:	f9404c22 	ldr	x2, [x1, #152]
 e043f68:	b4000082 	cbz	x2, e043f78 <psci_setup+0x1cc>
 e043f6c:	b94d9402 	ldr	w2, [x0, #3476]
 e043f70:	320d0042 	orr	w2, w2, #0x80000
 e043f74:	b90d9402 	str	w2, [x0, #3476]
 e043f78:	f9404422 	ldr	x2, [x1, #136]
 e043f7c:	b4000082 	cbz	x2, e043f8c <psci_setup+0x1e0>
 e043f80:	b94d9402 	ldr	w2, [x0, #3476]
 e043f84:	320c0042 	orr	w2, w2, #0x100000
 e043f88:	b90d9402 	str	w2, [x0, #3476]
 e043f8c:	f9405021 	ldr	x1, [x1, #160]
 e043f90:	b4000081 	cbz	x1, e043fa0 <psci_setup+0x1f4>
 e043f94:	b94d9401 	ldr	w1, [x0, #3476]
 e043f98:	320e0021 	orr	w1, w1, #0x40000
 e043f9c:	b90d9401 	str	w1, [x0, #3476]
 e043fa0:	52800000 	mov	w0, #0x0                   	// #0
 e043fa4:	a94153f3 	ldp	x19, x20, [sp, #16]
 e043fa8:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e043fac:	a94363f7 	ldp	x23, x24, [sp, #48]
 e043fb0:	a9446bf9 	ldp	x25, x26, [sp, #64]
 e043fb4:	a94573fb 	ldp	x27, x28, [sp, #80]
 e043fb8:	a8c87bfd 	ldp	x29, x30, [sp], #128
 e043fbc:	d65f03c0 	ret
 e043fc0:	51000702 	sub	w2, w24, #0x1
 e043fc4:	12003e74 	and	w20, w19, #0xffff
 e043fc8:	340001c3 	cbz	w3, e044000 <psci_setup+0x254>
 e043fcc:	d00000a1 	adrp	x1, e059000 <psci_locks>
 e043fd0:	91008021 	add	x1, x1, #0x20
 e043fd4:	8b34d034 	add	x20, x1, w20, sxtw #4
 e043fd8:	52800020 	mov	w0, #0x1                   	// #1
 e043fdc:	39003680 	strb	w0, [x20, #13]
 e043fe0:	d37c3e60 	ubfiz	x0, x19, #4, #16
 e043fe4:	8b010001 	add	x1, x0, x1
 e043fe8:	52800040 	mov	w0, #0x2                   	// #2
 e043fec:	79001c33 	strh	w19, [x1, #14]
 e043ff0:	b9000a82 	str	w2, [x20, #8]
 e043ff4:	39003280 	strb	w0, [x20, #12]
 e043ff8:	11000673 	add	w19, w19, #0x1
 e043ffc:	17ffff88 	b	e043e1c <psci_setup+0x70>
 e044000:	8b34d341 	add	x1, x26, w20, sxtw #4
 e044004:	937c7e80 	sbfiz	x0, x20, #4, #32
 e044008:	290c8fe4 	stp	w4, w3, [sp, #100]
 e04400c:	b9006fe5 	str	w5, [sp, #108]
 e044010:	b9000822 	str	w2, [x1, #8]
 e044014:	92800001 	mov	x1, #0xffffffffffffffff    	// #-1
 e044018:	f8206b41 	str	x1, [x26, x0]
 e04401c:	2a1403e0 	mov	w0, w20
 e044020:	97fff0a9 	bl	e0402c4 <_cpu_data_by_index>
 e044024:	aa0003e1 	mov	x1, x0
 e044028:	91006000 	add	x0, x0, #0x18
 e04402c:	52800022 	mov	w2, #0x1                   	// #1
 e044030:	b9001822 	str	w2, [x1, #24]
 e044034:	52800041 	mov	w1, #0x2                   	// #2
 e044038:	b9000401 	str	w1, [x0, #4]
 e04403c:	39002001 	strb	w1, [x0, #8]
 e044040:	d2800181 	mov	x1, #0xc                   	// #12
 e044044:	97fff314 	bl	e040c94 <flush_dcache_range>
 e044048:	52804c01 	mov	w1, #0x260                 	// #608
 e04404c:	2a1403e0 	mov	w0, w20
 e044050:	52800022 	mov	w2, #0x1                   	// #1
 e044054:	9ba15a81 	umaddl	x1, w20, w1, x22
 e044058:	97fff5c2 	bl	e041760 <cm_set_context_by_index>
 e04405c:	294c8fe4 	ldp	w4, w3, [sp, #100]
 e044060:	b9406fe5 	ldr	w5, [sp, #108]
 e044064:	17ffffe5 	b	e043ff8 <psci_setup+0x24c>
 e044068:	5280003c 	mov	w28, #0x1                   	// #1
 e04406c:	17ffff64 	b	e043dfc <psci_setup+0x50>
 e044070:	2a1303e0 	mov	w0, w19
 e044074:	52800021 	mov	w1, #0x1                   	// #1
 e044078:	9101e3e2 	add	x2, sp, #0x78
 e04407c:	97fffe2e 	bl	e043934 <psci_get_parent_pwr_domain_nodes>
 e044080:	b9407be0 	ldr	w0, [sp, #120]
 e044084:	6b17001f 	cmp	w0, w23
 e044088:	2a0003e1 	mov	w1, w0
 e04408c:	54000060 	b.eq	e044098 <psci_setup+0x2ec>  // b.none
 e044090:	d37cec22 	lsl	x2, x1, #4
 e044094:	b8226ad3 	str	w19, [x22, x2]
 e044098:	8b0112c1 	add	x1, x22, x1, lsl #4
 e04409c:	11000673 	add	w19, w19, #0x1
 e0440a0:	2a0003f7 	mov	w23, w0
 e0440a4:	b9400422 	ldr	w2, [x1, #4]
 e0440a8:	11000442 	add	w2, w2, #0x1
 e0440ac:	b9000422 	str	w2, [x1, #4]
 e0440b0:	17ffff6c 	b	e043e60 <psci_setup+0xb4>

000000000e0440b4 <psci_smc_handler>:
 e0440b4:	36000a67 	tbz	w7, #0, e044200 <psci_smc_handler+0x14c>
 e0440b8:	d0000065 	adrp	x5, e052000 <opteed_sp_context+0xa80>
 e0440bc:	2a0003e4 	mov	w4, w0
 e0440c0:	aa0103e0 	mov	x0, x1
 e0440c4:	aa0203e1 	mov	x1, x2
 e0440c8:	b94d94a5 	ldr	w5, [x5, #3476]
 e0440cc:	aa0303e2 	mov	x2, x3
 e0440d0:	52800023 	mov	w3, #0x1                   	// #1
 e0440d4:	1ac42063 	lsl	w3, w3, w4
 e0440d8:	6a05007f 	tst	w3, w5
 e0440dc:	54000920 	b.eq	e044200 <psci_smc_handler+0x14c>  // b.none
 e0440e0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e0440e4:	910003fd 	mov	x29, sp
 e0440e8:	37f00784 	tbnz	w4, #30, e0441d8 <psci_smc_handler+0x124>
 e0440ec:	52af8003 	mov	w3, #0x7c000000            	// #2080374784
 e0440f0:	0b030083 	add	w3, w4, w3
 e0440f4:	7100507f 	cmp	w3, #0x14
 e0440f8:	54000628 	b.hi	e0441bc <psci_smc_handler+0x108>  // b.pmore
 e0440fc:	f0000005 	adrp	x5, e047000 <__TEXT_END__>
 e044100:	910940a5 	add	x5, x5, #0x250
 e044104:	386348a3 	ldrb	w3, [x5, w3, uxtw]
 e044108:	10000065 	adr	x5, e044114 <psci_smc_handler+0x60>
 e04410c:	8b2388a3 	add	x3, x5, w3, sxtb #2
 e044110:	d61f0060 	br	x3
 e044114:	97fffbbe 	bl	e04300c <psci_cpu_off>
 e044118:	93407c00 	sxtw	x0, w0
 e04411c:	1400002d 	b	e0441d0 <psci_smc_handler+0x11c>
 e044120:	2a0203e2 	mov	w2, w2
 e044124:	2a0103e1 	mov	w1, w1
 e044128:	97fffc60 	bl	e0432a8 <psci_cpu_suspend>
 e04412c:	17fffffb 	b	e044118 <psci_smc_handler+0x64>
 e044130:	2a0203e2 	mov	w2, w2
 e044134:	2a0103e1 	mov	w1, w1
 e044138:	2a0003e0 	mov	w0, w0
 e04413c:	97fffbb6 	bl	e043014 <psci_cpu_on>
 e044140:	17fffff6 	b	e044118 <psci_smc_handler+0x64>
 e044144:	2a0003e0 	mov	w0, w0
 e044148:	97fffb94 	bl	e042f98 <psci_affinity_info>
 e04414c:	17fffff3 	b	e044118 <psci_smc_handler+0x64>
 e044150:	2a0003e0 	mov	w0, w0
 e044154:	97fffe7b 	bl	e043b40 <psci_migrate>
 e044158:	17fffff0 	b	e044118 <psci_smc_handler+0x64>
 e04415c:	97fffe98 	bl	e043bbc <psci_migrate_info_type>
 e044160:	17ffffee 	b	e044118 <psci_smc_handler+0x64>
 e044164:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e044168:	17fffe9b 	b	e043bd4 <psci_migrate_info_up_cpu>
 e04416c:	2a0003e0 	mov	w0, w0
 e044170:	97fffea3 	bl	e043bfc <psci_node_hw_state>
 e044174:	17ffffe9 	b	e044118 <psci_smc_handler+0x64>
 e044178:	2a0103e1 	mov	w1, w1
 e04417c:	2a0003e0 	mov	w0, w0
 e044180:	94000072 	bl	e044348 <psci_system_suspend>
 e044184:	17ffffe5 	b	e044118 <psci_smc_handler+0x64>
 e044188:	9400002b 	bl	e044234 <psci_system_off>
 e04418c:	94000038 	bl	e04426c <psci_system_reset>
 e044190:	97fffdbb 	bl	e04387c <psci_features>
 e044194:	17ffffe1 	b	e044118 <psci_smc_handler+0x64>
 e044198:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e04419c:	17fffe52 	b	e043ae4 <psci_mem_protect>
 e0441a0:	2a0103e1 	mov	w1, w1
 e0441a4:	2a0003e0 	mov	w0, w0
 e0441a8:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e0441ac:	17fffe3c 	b	e043a9c <psci_mem_chk_range>
 e0441b0:	2a0103e1 	mov	w1, w1
 e0441b4:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e0441b8:	1400003b 	b	e0442a4 <psci_system_reset2>
 e0441bc:	2a0403e1 	mov	w1, w4
 e0441c0:	f0000000 	adrp	x0, e047000 <__TEXT_END__>
 e0441c4:	91117400 	add	x0, x0, #0x45d
 e0441c8:	940002c7 	bl	e044ce4 <tf_log>
 e0441cc:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e0441d0:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e0441d4:	d65f03c0 	ret
 e0441d8:	12b88003 	mov	w3, #0x3bffffff            	// #1006632959
 e0441dc:	0b030083 	add	w3, w4, w3
 e0441e0:	71004c7f 	cmp	w3, #0x13
 e0441e4:	54fffec8 	b.hi	e0441bc <psci_smc_handler+0x108>  // b.pmore
 e0441e8:	f0000005 	adrp	x5, e047000 <__TEXT_END__>
 e0441ec:	9109a0a5 	add	x5, x5, #0x268
 e0441f0:	386348a3 	ldrb	w3, [x5, w3, uxtw]
 e0441f4:	10000065 	adr	x5, e044200 <psci_smc_handler+0x14c>
 e0441f8:	8b2388a3 	add	x3, x5, w3, sxtb #2
 e0441fc:	d61f0060 	br	x3
 e044200:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e044204:	d65f03c0 	ret
 e044208:	320083e0 	mov	w0, #0x10001               	// #65537
 e04420c:	17fffff1 	b	e0441d0 <psci_smc_handler+0x11c>

000000000e044210 <psci_spd_migrate_info>:
 e044210:	d0000061 	adrp	x1, e052000 <opteed_sp_context+0xa80>
 e044214:	f9455021 	ldr	x1, [x1, #2720]
 e044218:	b40000a1 	cbz	x1, e04422c <psci_spd_migrate_info+0x1c>
 e04421c:	f9401821 	ldr	x1, [x1, #48]
 e044220:	b4000061 	cbz	x1, e04422c <psci_spd_migrate_info+0x1c>
 e044224:	aa0103f0 	mov	x16, x1
 e044228:	d61f0200 	br	x16
 e04422c:	12800000 	mov	w0, #0xffffffff            	// #-1
 e044230:	d65f03c0 	ret

000000000e044234 <psci_system_off>:
 e044234:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044238:	910003fd 	mov	x29, sp
 e04423c:	97fffe86 	bl	e043c54 <psci_print_power_domain_map>
 e044240:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e044244:	f9455000 	ldr	x0, [x0, #2720]
 e044248:	b4000080 	cbz	x0, e044258 <psci_system_off+0x24>
 e04424c:	f9401c00 	ldr	x0, [x0, #56]
 e044250:	b4000040 	cbz	x0, e044258 <psci_system_off+0x24>
 e044254:	d63f0000 	blr	x0
 e044258:	97fff5de 	bl	e0419d0 <console_flush>
 e04425c:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e044260:	f9454c00 	ldr	x0, [x0, #2712]
 e044264:	f9402400 	ldr	x0, [x0, #72]
 e044268:	d63f0000 	blr	x0

000000000e04426c <psci_system_reset>:
 e04426c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044270:	910003fd 	mov	x29, sp
 e044274:	97fffe78 	bl	e043c54 <psci_print_power_domain_map>
 e044278:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e04427c:	f9455000 	ldr	x0, [x0, #2720]
 e044280:	b4000080 	cbz	x0, e044290 <psci_system_reset+0x24>
 e044284:	f9402000 	ldr	x0, [x0, #64]
 e044288:	b4000040 	cbz	x0, e044290 <psci_system_reset+0x24>
 e04428c:	d63f0000 	blr	x0
 e044290:	97fff5d0 	bl	e0419d0 <console_flush>
 e044294:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e044298:	f9454c00 	ldr	x0, [x0, #2712]
 e04429c:	f9402800 	ldr	x0, [x0, #80]
 e0442a0:	d63f0000 	blr	x0

000000000e0442a4 <psci_system_reset2>:
 e0442a4:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e0442a8:	910003fd 	mov	x29, sp
 e0442ac:	a90153f3 	stp	x19, x20, [sp, #16]
 e0442b0:	2a0003f3 	mov	w19, w0
 e0442b4:	aa0103f4 	mov	x20, x1
 e0442b8:	f90013f5 	str	x21, [sp, #32]
 e0442bc:	531f7e75 	lsr	w21, w19, #31
 e0442c0:	97fffe65 	bl	e043c54 <psci_print_power_domain_map>
 e0442c4:	36f80233 	tbz	w19, #31, e044308 <psci_system_reset2+0x64>
 e0442c8:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0442cc:	f9455000 	ldr	x0, [x0, #2720]
 e0442d0:	b5000300 	cbnz	x0, e044330 <psci_system_reset2+0x8c>
 e0442d4:	97fff5bf 	bl	e0419d0 <console_flush>
 e0442d8:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0442dc:	aa1403e2 	mov	x2, x20
 e0442e0:	2a1303e1 	mov	w1, w19
 e0442e4:	f9454c00 	ldr	x0, [x0, #2712]
 e0442e8:	f9405003 	ldr	x3, [x0, #160]
 e0442ec:	2a1503e0 	mov	w0, w21
 e0442f0:	d63f0060 	blr	x3
 e0442f4:	93407c00 	sxtw	x0, w0
 e0442f8:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0442fc:	f94013f5 	ldr	x21, [sp, #32]
 e044300:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e044304:	d65f03c0 	ret
 e044308:	350001d3 	cbnz	w19, e044340 <psci_system_reset2+0x9c>
 e04430c:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e044310:	f9454c00 	ldr	x0, [x0, #2712]
 e044314:	f9404c01 	ldr	x1, [x0, #152]
 e044318:	b4fffd81 	cbz	x1, e0442c8 <psci_system_reset2+0x24>
 e04431c:	52800000 	mov	w0, #0x0                   	// #0
 e044320:	d63f0020 	blr	x1
 e044324:	36fffd20 	tbz	w0, #31, e0442c8 <psci_system_reset2+0x24>
 e044328:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e04432c:	17fffff3 	b	e0442f8 <psci_system_reset2+0x54>
 e044330:	f9402000 	ldr	x0, [x0, #64]
 e044334:	b4fffd00 	cbz	x0, e0442d4 <psci_system_reset2+0x30>
 e044338:	d63f0000 	blr	x0
 e04433c:	17ffffe6 	b	e0442d4 <psci_system_reset2+0x30>
 e044340:	92800020 	mov	x0, #0xfffffffffffffffe    	// #-2
 e044344:	17ffffed 	b	e0442f8 <psci_system_reset2+0x54>

000000000e044348 <psci_system_suspend>:
 e044348:	a9b87bfd 	stp	x29, x30, [sp, #-128]!
 e04434c:	910003fd 	mov	x29, sp
 e044350:	a90153f3 	stp	x19, x20, [sp, #16]
 e044354:	aa0003f3 	mov	x19, x0
 e044358:	aa0103f4 	mov	x20, x1
 e04435c:	97fffdb4 	bl	e043a2c <psci_is_last_on_cpu>
 e044360:	350000c0 	cbnz	w0, e044378 <psci_system_suspend+0x30>
 e044364:	12800053 	mov	w19, #0xfffffffd            	// #-3
 e044368:	2a1303e0 	mov	w0, w19
 e04436c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044370:	a8c87bfd 	ldp	x29, x30, [sp], #128
 e044374:	d65f03c0 	ret
 e044378:	aa1303e1 	mov	x1, x19
 e04437c:	aa1403e2 	mov	x2, x20
 e044380:	9100a3e0 	add	x0, sp, #0x28
 e044384:	9400000e 	bl	e0443bc <psci_validate_entry_point>
 e044388:	2a0003f3 	mov	w19, w0
 e04438c:	35fffee0 	cbnz	w0, e044368 <psci_system_suspend+0x20>
 e044390:	910083e0 	add	x0, sp, #0x20
 e044394:	97fffe31 	bl	e043c58 <psci_query_sys_suspend_pwrstate>
 e044398:	910083e0 	add	x0, sp, #0x20
 e04439c:	97fffd5d 	bl	e043910 <psci_find_target_suspend_lvl>
 e0443a0:	34fffe20 	cbz	w0, e044364 <psci_system_suspend+0x1c>
 e0443a4:	52800023 	mov	w3, #0x1                   	// #1
 e0443a8:	910083e2 	add	x2, sp, #0x20
 e0443ac:	2a0303e1 	mov	w1, w3
 e0443b0:	9100a3e0 	add	x0, sp, #0x28
 e0443b4:	97fffc20 	bl	e043434 <psci_cpu_suspend_start>
 e0443b8:	17ffffec 	b	e044368 <psci_system_suspend+0x20>

000000000e0443bc <psci_validate_entry_point>:
 e0443bc:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
 e0443c0:	910003fd 	mov	x29, sp
 e0443c4:	a90153f3 	stp	x19, x20, [sp, #16]
 e0443c8:	aa0003f4 	mov	x20, x0
 e0443cc:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0443d0:	aa0103f3 	mov	x19, x1
 e0443d4:	a9025bf5 	stp	x21, x22, [sp, #32]
 e0443d8:	f9454c00 	ldr	x0, [x0, #2712]
 e0443dc:	a90363f7 	stp	x23, x24, [sp, #48]
 e0443e0:	aa0203f8 	mov	x24, x2
 e0443e4:	f9403001 	ldr	x1, [x0, #96]
 e0443e8:	f90023f9 	str	x25, [sp, #64]
 e0443ec:	b5000361 	cbnz	x1, e044458 <psci_validate_entry_point+0x9c>
 e0443f0:	d53e1117 	mrs	x23, scr_el3
 e0443f4:	d5381000 	mrs	x0, sctlr_el1
 e0443f8:	927802f9 	and	x25, x23, #0x100
 e0443fc:	37400437 	tbnz	w23, #8, e044480 <psci_validate_entry_point+0xc4>
 e044400:	f2670000 	ands	x0, x0, #0x2000000
 e044404:	52802021 	mov	w1, #0x101                 	// #257
 e044408:	72a00b01 	movk	w1, #0x58, lsl #16
 e04440c:	d2800075 	mov	x21, #0x3                   	// #3
 e044410:	9a9f16a0 	csinc	x0, x21, xzr, ne  // ne = any
 e044414:	29000281 	stp	w1, w0, [x20]
 e044418:	f9000693 	str	x19, [x20, #8]
 e04441c:	1a9f07f6 	cset	w22, ne  // ne = any
 e044420:	91006280 	add	x0, x20, #0x18
 e044424:	d2800801 	mov	x1, #0x40                  	// #64
 e044428:	97fff337 	bl	e041104 <zeromem>
 e04442c:	f9000e98 	str	x24, [x20, #24]
 e044430:	365002d7 	tbz	w23, #10, e044488 <psci_validate_entry_point+0xcc>
 e044434:	37000193 	tbnz	w19, #0, e044464 <psci_validate_entry_point+0xa8>
 e044438:	f100033f 	cmp	x25, #0x0
 e04443c:	52807821 	mov	w1, #0x3c1                 	// #961
 e044440:	1a9f07e0 	cset	w0, ne  // ne = any
 e044444:	11000400 	add	w0, w0, #0x1
 e044448:	2a000820 	orr	w0, w1, w0, lsl #2
 e04444c:	b9001280 	str	w0, [x20, #16]
 e044450:	52800000 	mov	w0, #0x0                   	// #0
 e044454:	14000005 	b	e044468 <psci_validate_entry_point+0xac>
 e044458:	aa1303e0 	mov	x0, x19
 e04445c:	d63f0020 	blr	x1
 e044460:	34fffc80 	cbz	w0, e0443f0 <psci_validate_entry_point+0x34>
 e044464:	12800100 	mov	w0, #0xfffffff7            	// #-9
 e044468:	a94153f3 	ldp	x19, x20, [sp, #16]
 e04446c:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e044470:	a94363f7 	ldp	x23, x24, [sp, #48]
 e044474:	f94023f9 	ldr	x25, [sp, #64]
 e044478:	a8c57bfd 	ldp	x29, x30, [sp], #80
 e04447c:	d65f03c0 	ret
 e044480:	d53c1000 	mrs	x0, sctlr_el2
 e044484:	17ffffdf 	b	e044400 <psci_validate_entry_point+0x44>
 e044488:	52800140 	mov	w0, #0xa                   	// #10
 e04448c:	f100033f 	cmp	x25, #0x0
 e044490:	1a8002b5 	csel	w21, w21, w0, eq  // eq = none
 e044494:	531b0273 	ubfiz	w19, w19, #5, #1
 e044498:	52803a00 	mov	w0, #0x1d0                 	// #464
 e04449c:	2a150273 	orr	w19, w19, w21
 e0444a0:	2a162416 	orr	w22, w0, w22, lsl #9
 e0444a4:	2a160273 	orr	w19, w19, w22
 e0444a8:	b9001293 	str	w19, [x20, #16]
 e0444ac:	17ffffe9 	b	e044450 <psci_validate_entry_point+0x94>

000000000e0444b0 <psci_validate_mpidr>:
 e0444b0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e0444b4:	910003fd 	mov	x29, sp
 e0444b8:	97fffa26 	bl	e042d50 <plat_core_pos_by_mpidr>
 e0444bc:	7100001f 	cmp	w0, #0x0
 e0444c0:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e0444c4:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e0444c8:	1a9fb000 	csel	w0, w0, wzr, lt  // lt = tstop
 e0444cc:	d65f03c0 	ret

000000000e0444d0 <psci_validate_power_state>:
 e0444d0:	52bf9fc2 	mov	w2, #0xfcfe0000            	// #-50462720
 e0444d4:	6a02001f 	tst	w0, w2
 e0444d8:	540000c1 	b.ne	e0444f0 <psci_validate_power_state+0x20>  // b.any
 e0444dc:	d0000062 	adrp	x2, e052000 <opteed_sp_context+0xa80>
 e0444e0:	f9454c42 	ldr	x2, [x2, #2712]
 e0444e4:	f9402c42 	ldr	x2, [x2, #88]
 e0444e8:	aa0203f0 	mov	x16, x2
 e0444ec:	d61f0200 	br	x16
 e0444f0:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e0444f4:	d65f03c0 	ret

000000000e0444f8 <psci_warmboot_entrypoint>:
 e0444f8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e0444fc:	910003fd 	mov	x29, sp
 e044500:	a90153f3 	stp	x19, x20, [sp, #16]
 e044504:	97fff243 	bl	e040e10 <plat_my_core_pos>
 e044508:	790043ff 	strh	wzr, [sp, #32]
 e04450c:	b9002bff 	str	wzr, [sp, #40]
 e044510:	d53ed041 	mrs	x1, tpidr_el3
 e044514:	b9401821 	ldr	w1, [x1, #24]
 e044518:	7100043f 	cmp	w1, #0x1
 e04451c:	540000c1 	b.ne	e044534 <psci_warmboot_entrypoint+0x3c>  // b.any
 e044520:	f0000000 	adrp	x0, e047000 <__TEXT_END__>
 e044524:	91102000 	add	x0, x0, #0x408
 e044528:	940001ef 	bl	e044ce4 <tf_log>
 e04452c:	97fff529 	bl	e0419d0 <console_flush>
 e044530:	97fff103 	bl	e04093c <do_panic>
 e044534:	2a0003f4 	mov	w20, w0
 e044538:	d53ed041 	mrs	x1, tpidr_el3
 e04453c:	b9401c33 	ldr	w19, [x1, #28]
 e044540:	9100a3e2 	add	x2, sp, #0x28
 e044544:	71000a7f 	cmp	w19, #0x2
 e044548:	1a9f1673 	csinc	w19, w19, wzr, ne  // ne = any
 e04454c:	2a1303e1 	mov	w1, w19
 e044550:	97fffcf9 	bl	e043934 <psci_get_parent_pwr_domain_nodes>
 e044554:	9100a3e1 	add	x1, sp, #0x28
 e044558:	2a1303e0 	mov	w0, w19
 e04455c:	97fffa74 	bl	e042f2c <psci_acquire_pwr_domain_locks>
 e044560:	910083e1 	add	x1, sp, #0x20
 e044564:	2a1303e0 	mov	w0, w19
 e044568:	97fffd05 	bl	e04397c <psci_get_target_local_pwr_states>
 e04456c:	d53ed040 	mrs	x0, tpidr_el3
 e044570:	b9401800 	ldr	w0, [x0, #24]
 e044574:	910083e1 	add	x1, sp, #0x20
 e044578:	7100081f 	cmp	w0, #0x2
 e04457c:	2a1403e0 	mov	w0, w20
 e044580:	54000141 	b.ne	e0445a8 <psci_warmboot_entrypoint+0xb0>  // b.any
 e044584:	97fffabb 	bl	e043070 <psci_cpu_on_finish>
 e044588:	2a1303e0 	mov	w0, w19
 e04458c:	97fffddd 	bl	e043d00 <psci_set_pwr_domains_to_run>
 e044590:	9100a3e1 	add	x1, sp, #0x28
 e044594:	2a1303e0 	mov	w0, w19
 e044598:	97fffdc4 	bl	e043ca8 <psci_release_pwr_domain_locks>
 e04459c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0445a0:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e0445a4:	d65f03c0 	ret
 e0445a8:	97fffb7a 	bl	e043390 <psci_cpu_suspend_finish>
 e0445ac:	17fffff7 	b	e044588 <psci_warmboot_entrypoint+0x90>

000000000e0445b0 <putchar>:
 e0445b0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e0445b4:	910003fd 	mov	x29, sp
 e0445b8:	f9000bf3 	str	x19, [sp, #16]
 e0445bc:	2a0003f3 	mov	w19, w0
 e0445c0:	12001c00 	and	w0, w0, #0xff
 e0445c4:	97fff523 	bl	e041a50 <console_putc>
 e0445c8:	7100001f 	cmp	w0, #0x0
 e0445cc:	5a9fa260 	csinv	w0, w19, wzr, ge  // ge = tcont
 e0445d0:	f9400bf3 	ldr	x19, [sp, #16]
 e0445d4:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0445d8:	d65f03c0 	ret

000000000e0445dc <qemu_configure_mmu_el3>:
 e0445dc:	a9bc7bfd 	stp	x29, x30, [sp, #-64]!
 e0445e0:	910003fd 	mov	x29, sp
 e0445e4:	a90153f3 	stp	x19, x20, [sp, #16]
 e0445e8:	aa0403f4 	mov	x20, x4
 e0445ec:	aa0603f3 	mov	x19, x6
 e0445f0:	a9025bf5 	stp	x21, x22, [sp, #32]
 e0445f4:	aa0703f6 	mov	x22, x7
 e0445f8:	aa0203f5 	mov	x21, x2
 e0445fc:	aa0103e2 	mov	x2, x1
 e044600:	aa0003e1 	mov	x1, x0
 e044604:	a90363f7 	stp	x23, x24, [sp, #48]
 e044608:	aa0503f7 	mov	x23, x5
 e04460c:	aa0303f8 	mov	x24, x3
 e044610:	52800143 	mov	w3, #0xa                   	// #10
 e044614:	97fff73c 	bl	e042304 <mmap_add_region>
 e044618:	cb150302 	sub	x2, x24, x21
 e04461c:	aa1503e1 	mov	x1, x21
 e044620:	aa1503e0 	mov	x0, x21
 e044624:	52800043 	mov	w3, #0x2                   	// #2
 e044628:	97fff737 	bl	e042304 <mmap_add_region>
 e04462c:	cb1402e2 	sub	x2, x23, x20
 e044630:	aa1403e1 	mov	x1, x20
 e044634:	aa1403e0 	mov	x0, x20
 e044638:	52800443 	mov	w3, #0x22                  	// #34
 e04463c:	97fff732 	bl	e042304 <mmap_add_region>
 e044640:	cb1302c2 	sub	x2, x22, x19
 e044644:	aa1303e1 	mov	x1, x19
 e044648:	52800103 	mov	w3, #0x8                   	// #8
 e04464c:	aa1303e0 	mov	x0, x19
 e044650:	97fff72d 	bl	e042304 <mmap_add_region>
 e044654:	f0000000 	adrp	x0, e047000 <__TEXT_END__>
 e044658:	91062000 	add	x0, x0, #0x188
 e04465c:	97fff717 	bl	e0422b8 <mmap_add>
 e044660:	97fff691 	bl	e0420a4 <init_xlat_tables>
 e044664:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044668:	52800000 	mov	w0, #0x0                   	// #0
 e04466c:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e044670:	a94363f7 	ldp	x23, x24, [sp, #48]
 e044674:	a8c47bfd 	ldp	x29, x30, [sp], #64
 e044678:	17fff533 	b	e041b44 <enable_mmu_el3>

000000000e04467c <qemu_console_init>:
 e04467c:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e044680:	52984002 	mov	w2, #0xc200                	// #49664
 e044684:	72a00022 	movk	w2, #0x1, lsl #16
 e044688:	910003fd 	mov	x29, sp
 e04468c:	f9000bf3 	str	x19, [sp, #16]
 e044690:	d0000073 	adrp	x19, e052000 <opteed_sp_context+0xa80>
 e044694:	912da273 	add	x19, x19, #0xb68
 e044698:	52800021 	mov	w1, #0x1                   	// #1
 e04469c:	aa1303e3 	mov	x3, x19
 e0446a0:	d2a12000 	mov	x0, #0x9000000             	// #150994944
 e0446a4:	97ffef98 	bl	e040504 <console_pl011_register>
 e0446a8:	aa1303e0 	mov	x0, x19
 e0446ac:	52800061 	mov	w1, #0x3                   	// #3
 e0446b0:	f9400bf3 	ldr	x19, [sp, #16]
 e0446b4:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0446b8:	17fff51a 	b	e041b20 <console_set_scope>

000000000e0446bc <qemu_cpu_standby>:
 e0446bc:	d5033f9f 	dsb	sy
 e0446c0:	d503207f 	wfi
 e0446c4:	d65f03c0 	ret

000000000e0446c8 <qemu_pwr_domain_off>:
 e0446c8:	14000013 	b	e044714 <qemu_pwr_gic_off>

000000000e0446cc <qemu_pwr_domain_on>:
 e0446cc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e0446d0:	910003fd 	mov	x29, sp
 e0446d4:	97fff99f 	bl	e042d50 <plat_core_pos_by_mpidr>
 e0446d8:	d2a1c001 	mov	x1, #0xe000000             	// #234881024
 e0446dc:	8b204c20 	add	x0, x1, w0, uxtw #3
 e0446e0:	d2800021 	mov	x1, #0x1                   	// #1
 e0446e4:	f9000401 	str	x1, [x0, #8]
 e0446e8:	d503209f 	sev
 e0446ec:	52800000 	mov	w0, #0x0                   	// #0
 e0446f0:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e0446f4:	d65f03c0 	ret

000000000e0446f8 <qemu_pwr_domain_on_finish>:
 e0446f8:	14000008 	b	e044718 <qemu_pwr_gic_on_finish>

000000000e0446fc <qemu_pwr_domain_pwr_down_wfi>:
 e0446fc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044700:	910003fd 	mov	x29, sp
 e044704:	97fff050 	bl	e040844 <disable_mmu_el3>
 e044708:	97fff1cb 	bl	e040e34 <plat_secondary_cold_boot_setup>

000000000e04470c <qemu_pwr_domain_suspend>:
 e04470c:	d65f03c0 	ret

000000000e044710 <qemu_pwr_domain_suspend_finish>:
 e044710:	d65f03c0 	ret

000000000e044714 <qemu_pwr_gic_off>:
 e044714:	17fff57c 	b	e041d04 <gicv2_cpuif_disable>

000000000e044718 <qemu_pwr_gic_on_finish>:
 e044718:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e04471c:	910003fd 	mov	x29, sp
 e044720:	97fff5ba 	bl	e041e08 <gicv2_pcpu_distif_init>
 e044724:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e044728:	17fff57f 	b	e041d24 <gicv2_cpuif_enable>

000000000e04472c <qemu_system_off>:
 e04472c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044730:	f0000000 	adrp	x0, e047000 <__TEXT_END__>
 e044734:	91127400 	add	x0, x0, #0x49d
 e044738:	910003fd 	mov	x29, sp
 e04473c:	9400016a 	bl	e044ce4 <tf_log>
 e044740:	52800001 	mov	w1, #0x0                   	// #0
 e044744:	52800000 	mov	w0, #0x0                   	// #0
 e044748:	97fff64d 	bl	e04207c <gpio_set_direction>
 e04474c:	52800021 	mov	w1, #0x1                   	// #1
 e044750:	52800000 	mov	w0, #0x0                   	// #0
 e044754:	97fff64f 	bl	e042090 <gpio_set_value>
 e044758:	52800001 	mov	w1, #0x0                   	// #0
 e04475c:	52800000 	mov	w0, #0x0                   	// #0
 e044760:	97fff64c 	bl	e042090 <gpio_set_value>
 e044764:	97fff49b 	bl	e0419d0 <console_flush>
 e044768:	97fff075 	bl	e04093c <do_panic>

000000000e04476c <qemu_system_reset>:
 e04476c:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044770:	f0000000 	adrp	x0, e047000 <__TEXT_END__>
 e044774:	9111f400 	add	x0, x0, #0x47d
 e044778:	910003fd 	mov	x29, sp
 e04477c:	9400015a 	bl	e044ce4 <tf_log>
 e044780:	52800001 	mov	w1, #0x0                   	// #0
 e044784:	52800020 	mov	w0, #0x1                   	// #1
 e044788:	97fff63d 	bl	e04207c <gpio_set_direction>
 e04478c:	52800021 	mov	w1, #0x1                   	// #1
 e044790:	2a0103e0 	mov	w0, w1
 e044794:	97fff63f 	bl	e042090 <gpio_set_value>
 e044798:	52800001 	mov	w1, #0x0                   	// #0
 e04479c:	52800020 	mov	w0, #0x1                   	// #1
 e0447a0:	97fff63c 	bl	e042090 <gpio_set_value>
 e0447a4:	97fff48b 	bl	e0419d0 <console_flush>
 e0447a8:	97fff065 	bl	e04093c <do_panic>

000000000e0447ac <qemu_validate_ns_entrypoint>:
 e0447ac:	b26287e1 	mov	x1, #0xffffffffc0000000    	// #-1073741824
 e0447b0:	8b010000 	add	x0, x0, x1
 e0447b4:	12b84401 	mov	w1, #0x3ddfffff            	// #1038090239
 e0447b8:	eb01001f 	cmp	x0, x1
 e0447bc:	12800100 	mov	w0, #0xfffffff7            	// #-9
 e0447c0:	1a9f8000 	csel	w0, w0, wzr, hi  // hi = pmore
 e0447c4:	d65f03c0 	ret

000000000e0447c8 <qemu_validate_power_state>:
 e0447c8:	f0000002 	adrp	x2, e047000 <__TEXT_END__>
 e0447cc:	910a7042 	add	x2, x2, #0x29c
 e0447d0:	b9400043 	ldr	w3, [x2]
 e0447d4:	35000063 	cbnz	w3, e0447e0 <qemu_validate_power_state+0x18>
 e0447d8:	12800020 	mov	w0, #0xfffffffe            	// #-2
 e0447dc:	d65f03c0 	ret
 e0447e0:	91001042 	add	x2, x2, #0x4
 e0447e4:	6b00007f 	cmp	w3, w0
 e0447e8:	54ffff41 	b.ne	e0447d0 <qemu_validate_power_state+0x8>  // b.any
 e0447ec:	12003c00 	and	w0, w0, #0xffff
 e0447f0:	14000004 	b	e044800 <qemu_validate_power_state+0x38>
 e0447f4:	12000c02 	and	w2, w0, #0xf
 e0447f8:	53047c00 	lsr	w0, w0, #4
 e0447fc:	38001422 	strb	w2, [x1], #1
 e044800:	35ffffa0 	cbnz	w0, e0447f4 <qemu_validate_power_state+0x2c>
 e044804:	17fffff6 	b	e0447dc <qemu_validate_power_state+0x14>

000000000e044808 <register_interrupt_type_handler>:
 e044808:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e04480c:	910003fd 	mov	x29, sp
 e044810:	a90153f3 	stp	x19, x20, [sp, #16]
 e044814:	f90013f5 	str	x21, [sp, #32]
 e044818:	aa0103f5 	mov	x21, x1
 e04481c:	b4000221 	cbz	x1, e044860 <register_interrupt_type_handler+0x58>
 e044820:	2a0203e1 	mov	w1, w2
 e044824:	721e745f 	tst	w2, #0xfffffffc
 e044828:	540001c1 	b.ne	e044860 <register_interrupt_type_handler+0x58>  // b.any
 e04482c:	2a0003f3 	mov	w19, w0
 e044830:	d0000074 	adrp	x20, e052000 <opteed_sp_context+0xa80>
 e044834:	91262294 	add	x20, x20, #0x988
 e044838:	d37b7e73 	ubfiz	x19, x19, #5, #32
 e04483c:	f8736a82 	ldr	x2, [x20, x19]
 e044840:	b5000142 	cbnz	x2, e044868 <register_interrupt_type_handler+0x60>
 e044844:	94000057 	bl	e0449a0 <set_routing_model>
 e044848:	35000040 	cbnz	w0, e044850 <register_interrupt_type_handler+0x48>
 e04484c:	f8336a95 	str	x21, [x20, x19]
 e044850:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044854:	f94013f5 	ldr	x21, [sp, #32]
 e044858:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e04485c:	d65f03c0 	ret
 e044860:	128002a0 	mov	w0, #0xffffffea            	// #-22
 e044864:	17fffffb 	b	e044850 <register_interrupt_type_handler+0x48>
 e044868:	12800480 	mov	w0, #0xffffffdb            	// #-37
 e04486c:	17fffff9 	b	e044850 <register_interrupt_type_handler+0x48>

000000000e044870 <runtime_svc_init>:
 e044870:	a9bb7bfd 	stp	x29, x30, [sp, #-80]!
 e044874:	910003fd 	mov	x29, sp
 e044878:	a90153f3 	stp	x19, x20, [sp, #16]
 e04487c:	f0000013 	adrp	x19, e047000 <__TEXT_END__>
 e044880:	911e0273 	add	x19, x19, #0x780
 e044884:	a9025bf5 	stp	x21, x22, [sp, #32]
 e044888:	f0000016 	adrp	x22, e047000 <__TEXT_END__>
 e04488c:	911c02d6 	add	x22, x22, #0x700
 e044890:	cb160273 	sub	x19, x19, x22
 e044894:	a90363f7 	stp	x23, x24, [sp, #48]
 e044898:	f90023f9 	str	x25, [sp, #64]
 e04489c:	f1007e7f 	cmp	x19, #0x1f
 e0448a0:	540001a9 	b.ls	e0448d4 <runtime_svc_init+0x64>  // b.plast
 e0448a4:	f0000018 	adrp	x24, e047000 <__TEXT_END__>
 e0448a8:	d345fe73 	lsr	x19, x19, #5
 e0448ac:	910ef718 	add	x24, x24, #0x3bd
 e0448b0:	52800015 	mov	w21, #0x0                   	// #0
 e0448b4:	d0000077 	adrp	x23, e052000 <opteed_sp_context+0xa80>
 e0448b8:	913672f7 	add	x23, x23, #0xd9c
 e0448bc:	aa1703e0 	mov	x0, x23
 e0448c0:	d2801002 	mov	x2, #0x80                  	// #128
 e0448c4:	12800001 	mov	w1, #0xffffffff            	// #-1
 e0448c8:	97fff65e 	bl	e042240 <memset>
 e0448cc:	eb35027f 	cmp	x19, w21, uxtb
 e0448d0:	540000e8 	b.hi	e0448ec <runtime_svc_init+0x7c>  // b.pmore
 e0448d4:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0448d8:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e0448dc:	a94363f7 	ldp	x23, x24, [sp, #48]
 e0448e0:	f94023f9 	ldr	x25, [sp, #64]
 e0448e4:	a8c57bfd 	ldp	x29, x30, [sp], #80
 e0448e8:	d65f03c0 	ret
 e0448ec:	d37b1eb9 	ubfiz	x25, x21, #5, #8
 e0448f0:	8b1902d4 	add	x20, x22, x25
 e0448f4:	38796ac1 	ldrb	w1, [x22, x25]
 e0448f8:	39400680 	ldrb	w0, [x20, #1]
 e0448fc:	6b00003f 	cmp	w1, w0
 e044900:	54000148 	b.hi	e044928 <runtime_svc_init+0xb8>  // b.pmore
 e044904:	7100fc1f 	cmp	w0, #0x3f
 e044908:	54000108 	b.hi	e044928 <runtime_svc_init+0xb8>  // b.pmore
 e04490c:	39400a80 	ldrb	w0, [x20, #2]
 e044910:	7100041f 	cmp	w0, #0x1
 e044914:	540000a8 	b.hi	e044928 <runtime_svc_init+0xb8>  // b.pmore
 e044918:	f9400a80 	ldr	x0, [x20, #16]
 e04491c:	b5000120 	cbnz	x0, e044940 <runtime_svc_init+0xd0>
 e044920:	f9400e80 	ldr	x0, [x20, #24]
 e044924:	b50001e0 	cbnz	x0, e044960 <runtime_svc_init+0xf0>
 e044928:	aa1403e1 	mov	x1, x20
 e04492c:	f0000000 	adrp	x0, e047000 <__TEXT_END__>
 e044930:	910e5400 	add	x0, x0, #0x395
 e044934:	940000ec 	bl	e044ce4 <tf_log>
 e044938:	97fff426 	bl	e0419d0 <console_flush>
 e04493c:	97fff000 	bl	e04093c <do_panic>
 e044940:	d63f0000 	blr	x0
 e044944:	340000e0 	cbz	w0, e044960 <runtime_svc_init+0xf0>
 e044948:	f9400681 	ldr	x1, [x20, #8]
 e04494c:	aa1803e0 	mov	x0, x24
 e044950:	940000e5 	bl	e044ce4 <tf_log>
 e044954:	110006b5 	add	w21, w21, #0x1
 e044958:	12001eb5 	and	w21, w21, #0xff
 e04495c:	17ffffdc 	b	e0448cc <runtime_svc_init+0x5c>
 e044960:	39400a81 	ldrb	w1, [x20, #2]
 e044964:	38796ac2 	ldrb	w2, [x22, x25]
 e044968:	531a0023 	ubfiz	w3, w1, #6, #1
 e04496c:	39400681 	ldrb	w1, [x20, #1]
 e044970:	12001442 	and	w2, w2, #0x3f
 e044974:	2a030040 	orr	w0, w2, w3
 e044978:	12001421 	and	w1, w1, #0x3f
 e04497c:	2a0003e2 	mov	w2, w0
 e044980:	2a030021 	orr	w1, w1, w3
 e044984:	8b0002e0 	add	x0, x23, x0
 e044988:	6b01005f 	cmp	w2, w1
 e04498c:	54fffe48 	b.hi	e044954 <runtime_svc_init+0xe4>  // b.pmore
 e044990:	11000442 	add	w2, w2, #0x1
 e044994:	38001415 	strb	w21, [x0], #1
 e044998:	12001c42 	and	w2, w2, #0xff
 e04499c:	17fffffb 	b	e044988 <runtime_svc_init+0x118>

000000000e0449a0 <set_routing_model>:
 e0449a0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e0449a4:	910003fd 	mov	x29, sp
 e0449a8:	a90153f3 	stp	x19, x20, [sp, #16]
 e0449ac:	2a0103f4 	mov	w20, w1
 e0449b0:	2a0003f3 	mov	w19, w0
 e0449b4:	721e7801 	ands	w1, w0, #0xfffffffd
 e0449b8:	54000060 	b.eq	e0449c4 <set_routing_model+0x24>  // b.none
 e0449bc:	7100041f 	cmp	w0, #0x1
 e0449c0:	54000321 	b.ne	e044a24 <set_routing_model+0x84>  // b.any
 e0449c4:	12000680 	and	w0, w20, #0x3
 e0449c8:	350002b3 	cbnz	w19, e044a1c <set_routing_model+0x7c>
 e0449cc:	51000800 	sub	w0, w0, #0x2
 e0449d0:	7100041f 	cmp	w0, #0x1
 e0449d4:	54000288 	b.hi	e044a24 <set_routing_model+0x84>  // b.pmore
 e0449d8:	d37b7e61 	ubfiz	x1, x19, #5, #32
 e0449dc:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e0449e0:	91262000 	add	x0, x0, #0x988
 e0449e4:	52800002 	mov	w2, #0x0                   	// #0
 e0449e8:	8b010000 	add	x0, x0, x1
 e0449ec:	2a1403e1 	mov	w1, w20
 e0449f0:	b9001814 	str	w20, [x0, #24]
 e0449f4:	2a1303e0 	mov	w0, w19
 e0449f8:	94000010 	bl	e044a38 <set_scr_el3_from_rm>
 e0449fc:	2a1303e0 	mov	w0, w19
 e044a00:	2a1403e1 	mov	w1, w20
 e044a04:	52800022 	mov	w2, #0x1                   	// #1
 e044a08:	9400000c 	bl	e044a38 <set_scr_el3_from_rm>
 e044a0c:	52800000 	mov	w0, #0x0                   	// #0
 e044a10:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044a14:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e044a18:	d65f03c0 	ret
 e044a1c:	35000081 	cbnz	w1, e044a2c <set_routing_model+0x8c>
 e044a20:	360ffdd4 	tbz	w20, #1, e0449d8 <set_routing_model+0x38>
 e044a24:	128002a0 	mov	w0, #0xffffffea            	// #-22
 e044a28:	17fffffa 	b	e044a10 <set_routing_model+0x70>
 e044a2c:	7100067f 	cmp	w19, #0x1
 e044a30:	54fffce0 	b.eq	e0449cc <set_routing_model+0x2c>  // b.none
 e044a34:	17fffffc 	b	e044a24 <set_routing_model+0x84>

000000000e044a38 <set_scr_el3_from_rm>:
 e044a38:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e044a3c:	1ac22421 	lsr	w1, w1, w2
 e044a40:	910003fd 	mov	x29, sp
 e044a44:	a90153f3 	stp	x19, x20, [sp, #16]
 e044a48:	2a0003f3 	mov	w19, w0
 e044a4c:	2a0203f4 	mov	w20, w2
 e044a50:	d37e7e73 	ubfiz	x19, x19, #2, #32
 e044a54:	a9025bf5 	stp	x21, x22, [sp, #32]
 e044a58:	8b344273 	add	x19, x19, w20, uxtw
 e044a5c:	12000035 	and	w21, w1, #0x1
 e044a60:	2a0203e1 	mov	w1, w2
 e044a64:	97fff906 	bl	e042e7c <plat_interrupt_type_to_line>
 e044a68:	2a0003f6 	mov	w22, w0
 e044a6c:	d0000060 	adrp	x0, e052000 <opteed_sp_context+0xa80>
 e044a70:	91262000 	add	x0, x0, #0x988
 e044a74:	8b130c13 	add	x19, x0, x19, lsl #3
 e044a78:	2a1503e0 	mov	w0, w21
 e044a7c:	9ad62000 	lsl	x0, x0, x22
 e044a80:	f9000660 	str	x0, [x19, #8]
 e044a84:	2a1403e0 	mov	w0, w20
 e044a88:	97fff2dd 	bl	e0415fc <cm_get_context>
 e044a8c:	b4000100 	cbz	x0, e044aac <set_scr_el3_from_rm+0x74>
 e044a90:	2a1503e2 	mov	w2, w21
 e044a94:	2a1603e1 	mov	w1, w22
 e044a98:	2a1403e0 	mov	w0, w20
 e044a9c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044aa0:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e044aa4:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e044aa8:	17fff3ba 	b	e041990 <cm_write_scr_el3_bit>
 e044aac:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044ab0:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e044ab4:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e044ab8:	d65f03c0 	ret

000000000e044abc <setup_mmu_cfg>:
 e044abc:	91000484 	add	x4, x4, #0x1
 e044ac0:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044ac4:	dac00087 	rbit	x7, x4
 e044ac8:	910003fd 	mov	x29, sp
 e044acc:	dac010e7 	clz	x7, x7
 e044ad0:	aa0003e6 	mov	x6, x0
 e044ad4:	52800804 	mov	w4, #0x40                  	// #64
 e044ad8:	aa0303e0 	mov	x0, x3
 e044adc:	4b070084 	sub	w4, w4, w7
 e044ae0:	37080061 	tbnz	w1, #1, e044aec <setup_mmu_cfg+0x30>
 e044ae4:	5286a001 	mov	w1, #0x3500                	// #13568
 e044ae8:	2a010084 	orr	w4, w4, w1
 e044aec:	93407c81 	sxtw	x1, w4
 e044af0:	9400006a 	bl	e044c98 <tcr_physical_addr_size_bits>
 e044af4:	aa008023 	orr	x3, x1, x0, lsl #32
 e044af8:	aa004021 	orr	x1, x1, x0, lsl #16
 e044afc:	b2690063 	orr	x3, x3, #0x800000
 e044b00:	710004bf 	cmp	w5, #0x1
 e044b04:	d2b01000 	mov	x0, #0x80800000            	// #2155872256
 e044b08:	aa000021 	orr	x1, x1, x0
 e044b0c:	9a831021 	csel	x1, x1, x3, ne  // ne = any
 e044b10:	d5380740 	mrs	x0, id_aa64mmfr2_el1
 e044b14:	f2400c1f 	tst	x0, #0xf
 e044b18:	54000040 	b.eq	e044b20 <setup_mmu_cfg+0x64>  // b.none
 e044b1c:	b2400042 	orr	x2, x2, #0x1
 e044b20:	d2809fe0 	mov	x0, #0x4ff                 	// #1279
 e044b24:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e044b28:	f2a00880 	movk	x0, #0x44, lsl #16
 e044b2c:	a90004c0 	stp	x0, x1, [x6]
 e044b30:	f90008c2 	str	x2, [x6, #16]
 e044b34:	d65f03c0 	ret

000000000e044b38 <spe_drain_buffers_hook>:
 e044b38:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044b3c:	910003fd 	mov	x29, sp
 e044b40:	9400001b 	bl	e044bac <spe_supported>
 e044b44:	72001c1f 	tst	w0, #0xff
 e044b48:	540000c0 	b.eq	e044b60 <spe_drain_buffers_hook+0x28>  // b.none
 e044b4c:	d503223f 	psb	csync
 e044b50:	d503379f 	dsb	nsh
 e044b54:	d2800000 	mov	x0, #0x0                   	// #0
 e044b58:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e044b5c:	d65f03c0 	ret
 e044b60:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e044b64:	17fffffd 	b	e044b58 <spe_drain_buffers_hook+0x20>

000000000e044b68 <spe_enable>:
 e044b68:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044b6c:	12001c01 	and	w1, w0, #0xff
 e044b70:	910003fd 	mov	x29, sp
 e044b74:	9400000e 	bl	e044bac <spe_supported>
 e044b78:	72001c1f 	tst	w0, #0xff
 e044b7c:	54000140 	b.eq	e044ba4 <spe_enable+0x3c>  // b.none
 e044b80:	340000c1 	cbz	w1, e044b98 <spe_enable+0x30>
 e044b84:	d53c1120 	mrs	x0, mdcr_el2
 e044b88:	92407c00 	and	x0, x0, #0xffffffff
 e044b8c:	9271f800 	and	x0, x0, #0xffffffffffffbfff
 e044b90:	b2740400 	orr	x0, x0, #0x3000
 e044b94:	d51c1120 	msr	mdcr_el2, x0
 e044b98:	d53e1320 	mrs	x0, mdcr_el3
 e044b9c:	b2740400 	orr	x0, x0, #0x3000
 e044ba0:	d51e1320 	msr	mdcr_el3, x0
 e044ba4:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e044ba8:	d65f03c0 	ret

000000000e044bac <spe_supported>:
 e044bac:	d5380500 	mrs	x0, id_aa64dfr0_el1
 e044bb0:	f2600c1f 	tst	x0, #0xf00000000
 e044bb4:	1a9f07e0 	cset	w0, ne  // ne = any
 e044bb8:	d65f03c0 	ret

000000000e044bbc <std_svc_setup>:
 e044bbc:	a9bf7bfd 	stp	x29, x30, [sp, #-16]!
 e044bc0:	529ffc00 	mov	w0, #0xffe0                	// #65504
 e044bc4:	910003fd 	mov	x29, sp
 e044bc8:	97fff3f1 	bl	e041b8c <get_arm_std_svc_args>
 e044bcc:	97fffc78 	bl	e043dac <psci_setup>
 e044bd0:	7100001f 	cmp	w0, #0x0
 e044bd4:	1a9f07e0 	cset	w0, ne  // ne = any
 e044bd8:	a8c17bfd 	ldp	x29, x30, [sp], #16
 e044bdc:	d65f03c0 	ret

000000000e044be0 <std_svc_smc_handler>:
 e044be0:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e044be4:	910003fd 	mov	x29, sp
 e044be8:	f9000bf3 	str	x19, [sp, #16]
 e044bec:	aa0603f3 	mov	x19, x6
 e044bf0:	721b281f 	tst	w0, #0xffe0
 e044bf4:	54000081 	b.ne	e044c04 <std_svc_smc_handler+0x24>  // b.any
 e044bf8:	97fffd2f 	bl	e0440b4 <psci_smc_handler>
 e044bfc:	f9000260 	str	x0, [x19]
 e044c00:	1400001c 	b	e044c70 <std_svc_smc_handler+0x90>
 e044c04:	2a0003e8 	mov	w8, w0
 e044c08:	529fe020 	mov	w0, #0xff01                	// #65281
 e044c0c:	72b08000 	movk	w0, #0x8400, lsl #16
 e044c10:	6b00011f 	cmp	w8, w0
 e044c14:	54000120 	b.eq	e044c38 <std_svc_smc_handler+0x58>  // b.none
 e044c18:	11000800 	add	w0, w0, #0x2
 e044c1c:	6b00011f 	cmp	w8, w0
 e044c20:	54000240 	b.eq	e044c68 <std_svc_smc_handler+0x88>  // b.none
 e044c24:	51000c00 	sub	w0, w0, #0x3
 e044c28:	6b00011f 	cmp	w8, w0
 e044c2c:	540002a1 	b.ne	e044c80 <std_svc_smc_handler+0xa0>  // b.any
 e044c30:	d2800240 	mov	x0, #0x12                  	// #18
 e044c34:	17fffff2 	b	e044bfc <std_svc_smc_handler+0x1c>
 e044c38:	d2882ac0 	mov	x0, #0x4156                	// #16726
 e044c3c:	f2bc5ec0 	movk	x0, #0xe2f6, lsl #16
 e044c40:	f9000cc0 	str	x0, [x6, #24]
 e044c44:	d285b5c0 	mov	x0, #0x2dae                	// #11694
 e044c48:	f2bf7800 	movk	x0, #0xfbc0, lsl #16
 e044c4c:	f90008c0 	str	x0, [x6, #16]
 e044c50:	d29f0c60 	mov	x0, #0xf863                	// #63587
 e044c54:	f2a8fd00 	movk	x0, #0x47e8, lsl #16
 e044c58:	f90004c0 	str	x0, [x6, #8]
 e044c5c:	d2920b60 	mov	x0, #0x905b                	// #36955
 e044c60:	f2a211a0 	movk	x0, #0x108d, lsl #16
 e044c64:	17ffffe6 	b	e044bfc <std_svc_smc_handler+0x1c>
 e044c68:	d2800020 	mov	x0, #0x1                   	// #1
 e044c6c:	a90000df 	stp	xzr, x0, [x6]
 e044c70:	aa1303e0 	mov	x0, x19
 e044c74:	f9400bf3 	ldr	x19, [sp, #16]
 e044c78:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e044c7c:	d65f03c0 	ret
 e044c80:	2a0803e1 	mov	w1, w8
 e044c84:	f0000000 	adrp	x0, e047000 <__TEXT_END__>
 e044c88:	91167000 	add	x0, x0, #0x59c
 e044c8c:	94000016 	bl	e044ce4 <tf_log>
 e044c90:	92800000 	mov	x0, #0xffffffffffffffff    	// #-1
 e044c94:	17ffffda 	b	e044bfc <std_svc_smc_handler+0x1c>

000000000e044c98 <tcr_physical_addr_size_bits>:
 e044c98:	f2540c1f 	tst	x0, #0xf00000000000
 e044c9c:	54000141 	b.ne	e044cc4 <tcr_physical_addr_size_bits+0x2c>  // b.any
 e044ca0:	f256041f 	tst	x0, #0xc0000000000
 e044ca4:	54000141 	b.ne	e044ccc <tcr_physical_addr_size_bits+0x34>  // b.any
 e044ca8:	f258041f 	tst	x0, #0x30000000000
 e044cac:	54000141 	b.ne	e044cd4 <tcr_physical_addr_size_bits+0x3c>  // b.any
 e044cb0:	f25c0c1f 	tst	x0, #0xf000000000
 e044cb4:	54000141 	b.ne	e044cdc <tcr_physical_addr_size_bits+0x44>  // b.any
 e044cb8:	f2600c1f 	tst	x0, #0xf00000000
 e044cbc:	9a9f07e0 	cset	x0, ne  // ne = any
 e044cc0:	d65f03c0 	ret
 e044cc4:	d28000a0 	mov	x0, #0x5                   	// #5
 e044cc8:	17fffffe 	b	e044cc0 <tcr_physical_addr_size_bits+0x28>
 e044ccc:	d2800080 	mov	x0, #0x4                   	// #4
 e044cd0:	17fffffc 	b	e044cc0 <tcr_physical_addr_size_bits+0x28>
 e044cd4:	d2800060 	mov	x0, #0x3                   	// #3
 e044cd8:	17fffffa 	b	e044cc0 <tcr_physical_addr_size_bits+0x28>
 e044cdc:	d2800040 	mov	x0, #0x2                   	// #2
 e044ce0:	17fffff8 	b	e044cc0 <tcr_physical_addr_size_bits+0x28>

000000000e044ce4 <tf_log>:
 e044ce4:	a9b67bfd 	stp	x29, x30, [sp, #-160]!
 e044ce8:	910003fd 	mov	x29, sp
 e044cec:	a90153f3 	stp	x19, x20, [sp, #16]
 e044cf0:	aa0003f4 	mov	x20, x0
 e044cf4:	a9068be1 	stp	x1, x2, [sp, #104]
 e044cf8:	90000021 	adrp	x1, e048000 <tf_xlat_ctx>
 e044cfc:	a90793e3 	stp	x3, x4, [sp, #120]
 e044d00:	b9406421 	ldr	w1, [x1, #100]
 e044d04:	a9089be5 	stp	x5, x6, [sp, #136]
 e044d08:	f9004fe7 	str	x7, [sp, #152]
 e044d0c:	39400000 	ldrb	w0, [x0]
 e044d10:	6b00003f 	cmp	w1, w0
 e044d14:	54000263 	b.cc	e044d60 <tf_log+0x7c>  // b.lo, b.ul, b.last
 e044d18:	97fff868 	bl	e042eb8 <plat_log_get_prefix>
 e044d1c:	aa0003f3 	mov	x19, x0
 e044d20:	39400260 	ldrb	w0, [x19]
 e044d24:	35000240 	cbnz	w0, e044d6c <tf_log+0x88>
 e044d28:	910283e0 	add	x0, sp, #0xa0
 e044d2c:	a90403e0 	stp	x0, x0, [sp, #64]
 e044d30:	910183e0 	add	x0, sp, #0x60
 e044d34:	f9002be0 	str	x0, [sp, #80]
 e044d38:	128006e0 	mov	w0, #0xffffffc8            	// #-56
 e044d3c:	b9005be0 	str	w0, [sp, #88]
 e044d40:	b9005fff 	str	wzr, [sp, #92]
 e044d44:	a94407e0 	ldp	x0, x1, [sp, #64]
 e044d48:	a90207e0 	stp	x0, x1, [sp, #32]
 e044d4c:	a94507e0 	ldp	x0, x1, [sp, #80]
 e044d50:	a90307e0 	stp	x0, x1, [sp, #48]
 e044d54:	910083e1 	add	x1, sp, #0x20
 e044d58:	91000680 	add	x0, x20, #0x1
 e044d5c:	9400003b 	bl	e044e48 <vprintf>
 e044d60:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044d64:	a8ca7bfd 	ldp	x29, x30, [sp], #160
 e044d68:	d65f03c0 	ret
 e044d6c:	91000673 	add	x19, x19, #0x1
 e044d70:	97fffe10 	bl	e0445b0 <putchar>
 e044d74:	17ffffeb 	b	e044d20 <tf_log+0x3c>

000000000e044d78 <unsigned_num_print>:
 e044d78:	a9ba7bfd 	stp	x29, x30, [sp, #-96]!
 e044d7c:	2a0103e1 	mov	w1, w1
 e044d80:	910003fd 	mov	x29, sp
 e044d84:	a9025bf5 	stp	x21, x22, [sp, #32]
 e044d88:	910123f5 	add	x21, sp, #0x48
 e044d8c:	f9001bf7 	str	x23, [sp, #48]
 e044d90:	12001c57 	and	w23, w2, #0xff
 e044d94:	a90153f3 	stp	x19, x20, [sp, #16]
 e044d98:	2a0303f3 	mov	w19, w3
 e044d9c:	d2800003 	mov	x3, #0x0                   	// #0
 e044da0:	9ac10807 	udiv	x7, x0, x1
 e044da4:	11000474 	add	w20, w3, #0x1
 e044da8:	9b0180e6 	msub	x6, x7, x1, x0
 e044dac:	12001cc4 	and	w4, w6, #0xff
 e044db0:	f10024df 	cmp	x6, #0x9
 e044db4:	1100c085 	add	w5, w4, #0x30
 e044db8:	11015c84 	add	w4, w4, #0x57
 e044dbc:	12001ca5 	and	w5, w5, #0xff
 e044dc0:	12001c84 	and	w4, w4, #0xff
 e044dc4:	1a858084 	csel	w4, w4, w5, hi  // hi = pmore
 e044dc8:	38356864 	strb	w4, [x3, x21]
 e044dcc:	91000463 	add	x3, x3, #0x1
 e044dd0:	eb00003f 	cmp	x1, x0
 e044dd4:	540001c9 	b.ls	e044e0c <unsigned_num_print+0x94>  // b.plast
 e044dd8:	7100027f 	cmp	w19, #0x0
 e044ddc:	540002cc 	b.gt	e044e34 <unsigned_num_print+0xbc>
 e044de0:	52800013 	mov	w19, #0x0                   	// #0
 e044de4:	93407e96 	sxtw	x22, w20
 e044de8:	d10006d6 	sub	x22, x22, #0x1
 e044dec:	310006df 	cmn	w22, #0x1
 e044df0:	54000261 	b.ne	e044e3c <unsigned_num_print+0xc4>  // b.any
 e044df4:	0b140260 	add	w0, w19, w20
 e044df8:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044dfc:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e044e00:	f9401bf7 	ldr	x23, [sp, #48]
 e044e04:	a8c67bfd 	ldp	x29, x30, [sp], #96
 e044e08:	d65f03c0 	ret
 e044e0c:	aa0703e0 	mov	x0, x7
 e044e10:	17ffffe4 	b	e044da0 <unsigned_num_print+0x28>
 e044e14:	510006d6 	sub	w22, w22, #0x1
 e044e18:	2a1703e0 	mov	w0, w23
 e044e1c:	97fffde5 	bl	e0445b0 <putchar>
 e044e20:	6b1402df 	cmp	w22, w20
 e044e24:	54ffff8c 	b.gt	e044e14 <unsigned_num_print+0x9c>
 e044e28:	6b140260 	subs	w0, w19, w20
 e044e2c:	1a9fa013 	csel	w19, w0, wzr, ge  // ge = tcont
 e044e30:	17ffffed 	b	e044de4 <unsigned_num_print+0x6c>
 e044e34:	2a1303f6 	mov	w22, w19
 e044e38:	17fffffa 	b	e044e20 <unsigned_num_print+0xa8>
 e044e3c:	38766aa0 	ldrb	w0, [x21, x22]
 e044e40:	97fffddc 	bl	e0445b0 <putchar>
 e044e44:	17ffffe9 	b	e044de8 <unsigned_num_print+0x70>

000000000e044e48 <vprintf>:
 e044e48:	a9b97bfd 	stp	x29, x30, [sp, #-112]!
 e044e4c:	910003fd 	mov	x29, sp
 e044e50:	a90153f3 	stp	x19, x20, [sp, #16]
 e044e54:	b9401834 	ldr	w20, [x1, #24]
 e044e58:	a90363f7 	stp	x23, x24, [sp, #48]
 e044e5c:	a9405c33 	ldp	x19, x23, [x1]
 e044e60:	a9025bf5 	stp	x21, x22, [sp, #32]
 e044e64:	aa0003f6 	mov	x22, x0
 e044e68:	a9046bf9 	stp	x25, x26, [sp, #64]
 e044e6c:	f000001a 	adrp	x26, e047000 <__TEXT_END__>
 e044e70:	910ae35a 	add	x26, x26, #0x2b8
 e044e74:	52800015 	mov	w21, #0x0                   	// #0
 e044e78:	52800019 	mov	w25, #0x0                   	// #0
 e044e7c:	a90573fb 	stp	x27, x28, [sp, #80]
 e044e80:	394002c0 	ldrb	w0, [x22]
 e044e84:	35000120 	cbnz	w0, e044ea8 <vprintf+0x60>
 e044e88:	2a1503e0 	mov	w0, w21
 e044e8c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e044e90:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e044e94:	a94363f7 	ldp	x23, x24, [sp, #48]
 e044e98:	a9446bf9 	ldp	x25, x26, [sp, #64]
 e044e9c:	a94573fb 	ldp	x27, x28, [sp, #80]
 e044ea0:	a8c77bfd 	ldp	x29, x30, [sp], #112
 e044ea4:	d65f03c0 	ret
 e044ea8:	910006d6 	add	x22, x22, #0x1
 e044eac:	7100941f 	cmp	w0, #0x25
 e044eb0:	54001c61 	b.ne	e04523c <vprintf+0x3f4>  // b.any
 e044eb4:	52800018 	mov	w24, #0x0                   	// #0
 e044eb8:	52800001 	mov	w1, #0x0                   	// #0
 e044ebc:	14000002 	b	e044ec4 <vprintf+0x7c>
 e044ec0:	52800619 	mov	w25, #0x30                  	// #48
 e044ec4:	394002c0 	ldrb	w0, [x22]
 e044ec8:	7101e81f 	cmp	w0, #0x7a
 e044ecc:	540000e8 	b.hi	e044ee8 <vprintf+0xa0>  // b.pmore
 e044ed0:	71018c1f 	cmp	w0, #0x63
 e044ed4:	540000e8 	b.hi	e044ef0 <vprintf+0xa8>  // b.pmore
 e044ed8:	7100941f 	cmp	w0, #0x25
 e044edc:	54000180 	b.eq	e044f0c <vprintf+0xc4>  // b.none
 e044ee0:	7100c01f 	cmp	w0, #0x30
 e044ee4:	54001960 	b.eq	e045210 <vprintf+0x3c8>  // b.none
 e044ee8:	12800015 	mov	w21, #0xffffffff            	// #-1
 e044eec:	17ffffe7 	b	e044e88 <vprintf+0x40>
 e044ef0:	51019000 	sub	w0, w0, #0x64
 e044ef4:	7100581f 	cmp	w0, #0x16
 e044ef8:	54ffff88 	b.hi	e044ee8 <vprintf+0xa0>  // b.pmore
 e044efc:	78605b40 	ldrh	w0, [x26, w0, uxtw #1]
 e044f00:	10000062 	adr	x2, e044f0c <vprintf+0xc4>
 e044f04:	8b20a840 	add	x0, x2, w0, sxth #2
 e044f08:	d61f0000 	br	x0
 e044f0c:	97fffda9 	bl	e0445b0 <putchar>
 e044f10:	910006d6 	add	x22, x22, #0x1
 e044f14:	17ffffdb 	b	e044e80 <vprintf+0x38>
 e044f18:	7100043f 	cmp	w1, #0x1
 e044f1c:	5400022d 	b.le	e044f60 <vprintf+0x118>
 e044f20:	37f802f4 	tbnz	w20, #31, e044f7c <vprintf+0x134>
 e044f24:	91003e60 	add	x0, x19, #0xf
 e044f28:	2a1403e1 	mov	w1, w20
 e044f2c:	927df000 	and	x0, x0, #0xfffffffffffffff8
 e044f30:	f940027c 	ldr	x28, [x19]
 e044f34:	2a0103f4 	mov	w20, w1
 e044f38:	aa0003f3 	mov	x19, x0
 e044f3c:	b6f8045c 	tbz	x28, #63, e044fc4 <vprintf+0x17c>
 e044f40:	528005a0 	mov	w0, #0x2d                  	// #45
 e044f44:	97fffd9b 	bl	e0445b0 <putchar>
 e044f48:	cb1c03e0 	neg	x0, x28
 e044f4c:	51000718 	sub	w24, w24, #0x1
 e044f50:	2a1803e3 	mov	w3, w24
 e044f54:	2a1903e2 	mov	w2, w25
 e044f58:	52800141 	mov	w1, #0xa                   	// #10
 e044f5c:	14000068 	b	e0450fc <vprintf+0x2b4>
 e044f60:	54fffe00 	b.eq	e044f20 <vprintf+0xd8>  // b.none
 e044f64:	37f801f4 	tbnz	w20, #31, e044fa0 <vprintf+0x158>
 e044f68:	91002e60 	add	x0, x19, #0xb
 e044f6c:	2a1403e1 	mov	w1, w20
 e044f70:	927df000 	and	x0, x0, #0xfffffffffffffff8
 e044f74:	b980027c 	ldrsw	x28, [x19]
 e044f78:	17ffffef 	b	e044f34 <vprintf+0xec>
 e044f7c:	11002281 	add	w1, w20, #0x8
 e044f80:	7100003f 	cmp	w1, #0x0
 e044f84:	5400008d 	b.le	e044f94 <vprintf+0x14c>
 e044f88:	91003e60 	add	x0, x19, #0xf
 e044f8c:	927df000 	and	x0, x0, #0xfffffffffffffff8
 e044f90:	17ffffe8 	b	e044f30 <vprintf+0xe8>
 e044f94:	aa1303e0 	mov	x0, x19
 e044f98:	8b34c2f3 	add	x19, x23, w20, sxtw
 e044f9c:	17ffffe5 	b	e044f30 <vprintf+0xe8>
 e044fa0:	11002281 	add	w1, w20, #0x8
 e044fa4:	7100003f 	cmp	w1, #0x0
 e044fa8:	5400008d 	b.le	e044fb8 <vprintf+0x170>
 e044fac:	91002e60 	add	x0, x19, #0xb
 e044fb0:	927df000 	and	x0, x0, #0xfffffffffffffff8
 e044fb4:	17fffff0 	b	e044f74 <vprintf+0x12c>
 e044fb8:	aa1303e0 	mov	x0, x19
 e044fbc:	8b34c2f3 	add	x19, x23, w20, sxtw
 e044fc0:	17ffffed 	b	e044f74 <vprintf+0x12c>
 e044fc4:	aa1c03e0 	mov	x0, x28
 e044fc8:	17ffffe2 	b	e044f50 <vprintf+0x108>
 e044fcc:	37f801f4 	tbnz	w20, #31, e045008 <vprintf+0x1c0>
 e044fd0:	91003e78 	add	x24, x19, #0xf
 e044fd4:	2a1403fc 	mov	w28, w20
 e044fd8:	927df318 	and	x24, x24, #0xfffffffffffffff8
 e044fdc:	f9400274 	ldr	x20, [x19]
 e044fe0:	d2800013 	mov	x19, #0x0                   	// #0
 e044fe4:	d1000694 	sub	x20, x20, #0x1
 e044fe8:	2a1303e1 	mov	w1, w19
 e044fec:	91000673 	add	x19, x19, #0x1
 e044ff0:	38736a80 	ldrb	w0, [x20, x19]
 e044ff4:	350001c0 	cbnz	w0, e04502c <vprintf+0x1e4>
 e044ff8:	0b0102b5 	add	w21, w21, w1
 e044ffc:	2a1c03f4 	mov	w20, w28
 e045000:	aa1803f3 	mov	x19, x24
 e045004:	17ffffc3 	b	e044f10 <vprintf+0xc8>
 e045008:	1100229c 	add	w28, w20, #0x8
 e04500c:	7100039f 	cmp	w28, #0x0
 e045010:	5400008d 	b.le	e045020 <vprintf+0x1d8>
 e045014:	91003e78 	add	x24, x19, #0xf
 e045018:	927df318 	and	x24, x24, #0xfffffffffffffff8
 e04501c:	17fffff0 	b	e044fdc <vprintf+0x194>
 e045020:	aa1303f8 	mov	x24, x19
 e045024:	8b34c2f3 	add	x19, x23, w20, sxtw
 e045028:	17ffffed 	b	e044fdc <vprintf+0x194>
 e04502c:	97fffd61 	bl	e0445b0 <putchar>
 e045030:	17ffffee 	b	e044fe8 <vprintf+0x1a0>
 e045034:	37f801f4 	tbnz	w20, #31, e045070 <vprintf+0x228>
 e045038:	91003e7c 	add	x28, x19, #0xf
 e04503c:	2a1403fb 	mov	w27, w20
 e045040:	927df39c 	and	x28, x28, #0xfffffffffffffff8
 e045044:	f9400265 	ldr	x5, [x19]
 e045048:	b50003a5 	cbnz	x5, e0450bc <vprintf+0x274>
 e04504c:	2a1803e3 	mov	w3, w24
 e045050:	2a1903e2 	mov	w2, w25
 e045054:	aa0503e0 	mov	x0, x5
 e045058:	52800201 	mov	w1, #0x10                  	// #16
 e04505c:	2a1b03f4 	mov	w20, w27
 e045060:	97ffff46 	bl	e044d78 <unsigned_num_print>
 e045064:	aa1c03f3 	mov	x19, x28
 e045068:	0b0002b5 	add	w21, w21, w0
 e04506c:	17ffffa9 	b	e044f10 <vprintf+0xc8>
 e045070:	1100229b 	add	w27, w20, #0x8
 e045074:	7100037f 	cmp	w27, #0x0
 e045078:	5400008d 	b.le	e045088 <vprintf+0x240>
 e04507c:	91003e7c 	add	x28, x19, #0xf
 e045080:	927df39c 	and	x28, x28, #0xfffffffffffffff8
 e045084:	17fffff0 	b	e045044 <vprintf+0x1fc>
 e045088:	aa1303fc 	mov	x28, x19
 e04508c:	8b34c2f3 	add	x19, x23, w20, sxtw
 e045090:	17ffffed 	b	e045044 <vprintf+0x1fc>
 e045094:	f90037e5 	str	x5, [sp, #104]
 e045098:	97fffd46 	bl	e0445b0 <putchar>
 e04509c:	f94037e5 	ldr	x5, [sp, #104]
 e0450a0:	2a1303e1 	mov	w1, w19
 e0450a4:	91000673 	add	x19, x19, #0x1
 e0450a8:	38746a60 	ldrb	w0, [x19, x20]
 e0450ac:	35ffff40 	cbnz	w0, e045094 <vprintf+0x24c>
 e0450b0:	0b0102b5 	add	w21, w21, w1
 e0450b4:	51000b18 	sub	w24, w24, #0x2
 e0450b8:	17ffffe5 	b	e04504c <vprintf+0x204>
 e0450bc:	d0000014 	adrp	x20, e047000 <__TEXT_END__>
 e0450c0:	d2800013 	mov	x19, #0x0                   	// #0
 e0450c4:	911bda94 	add	x20, x20, #0x6f6
 e0450c8:	17fffff6 	b	e0450a0 <vprintf+0x258>
 e0450cc:	7100043f 	cmp	w1, #0x1
 e0450d0:	540001cd 	b.le	e045108 <vprintf+0x2c0>
 e0450d4:	37f80294 	tbnz	w20, #31, e045124 <vprintf+0x2dc>
 e0450d8:	91003e61 	add	x1, x19, #0xf
 e0450dc:	2a1403e2 	mov	w2, w20
 e0450e0:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e0450e4:	f9400260 	ldr	x0, [x19]
 e0450e8:	2a0203f4 	mov	w20, w2
 e0450ec:	2a1803e3 	mov	w3, w24
 e0450f0:	2a1903e2 	mov	w2, w25
 e0450f4:	aa0103f3 	mov	x19, x1
 e0450f8:	52800201 	mov	w1, #0x10                  	// #16
 e0450fc:	97ffff1f 	bl	e044d78 <unsigned_num_print>
 e045100:	0b0002b5 	add	w21, w21, w0
 e045104:	17ffff83 	b	e044f10 <vprintf+0xc8>
 e045108:	54fffe60 	b.eq	e0450d4 <vprintf+0x28c>  // b.none
 e04510c:	37f801f4 	tbnz	w20, #31, e045148 <vprintf+0x300>
 e045110:	91002e61 	add	x1, x19, #0xb
 e045114:	2a1403e2 	mov	w2, w20
 e045118:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e04511c:	b9400260 	ldr	w0, [x19]
 e045120:	17fffff2 	b	e0450e8 <vprintf+0x2a0>
 e045124:	11002282 	add	w2, w20, #0x8
 e045128:	7100005f 	cmp	w2, #0x0
 e04512c:	5400008d 	b.le	e04513c <vprintf+0x2f4>
 e045130:	91003e61 	add	x1, x19, #0xf
 e045134:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e045138:	17ffffeb 	b	e0450e4 <vprintf+0x29c>
 e04513c:	aa1303e1 	mov	x1, x19
 e045140:	8b34c2f3 	add	x19, x23, w20, sxtw
 e045144:	17ffffe8 	b	e0450e4 <vprintf+0x29c>
 e045148:	11002282 	add	w2, w20, #0x8
 e04514c:	7100005f 	cmp	w2, #0x0
 e045150:	5400008d 	b.le	e045160 <vprintf+0x318>
 e045154:	91002e61 	add	x1, x19, #0xb
 e045158:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e04515c:	17fffff0 	b	e04511c <vprintf+0x2d4>
 e045160:	aa1303e1 	mov	x1, x19
 e045164:	8b34c2f3 	add	x19, x23, w20, sxtw
 e045168:	17ffffed 	b	e04511c <vprintf+0x2d4>
 e04516c:	910006d6 	add	x22, x22, #0x1
 e045170:	52800041 	mov	w1, #0x2                   	// #2
 e045174:	17ffff54 	b	e044ec4 <vprintf+0x7c>
 e045178:	11000421 	add	w1, w1, #0x1
 e04517c:	910006d6 	add	x22, x22, #0x1
 e045180:	17ffff51 	b	e044ec4 <vprintf+0x7c>
 e045184:	7100043f 	cmp	w1, #0x1
 e045188:	5400012d 	b.le	e0451ac <vprintf+0x364>
 e04518c:	37f801f4 	tbnz	w20, #31, e0451c8 <vprintf+0x380>
 e045190:	91003e61 	add	x1, x19, #0xf
 e045194:	2a1403e2 	mov	w2, w20
 e045198:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e04519c:	f9400260 	ldr	x0, [x19]
 e0451a0:	2a0203f4 	mov	w20, w2
 e0451a4:	aa0103f3 	mov	x19, x1
 e0451a8:	17ffff6a 	b	e044f50 <vprintf+0x108>
 e0451ac:	54ffff00 	b.eq	e04518c <vprintf+0x344>  // b.none
 e0451b0:	37f801f4 	tbnz	w20, #31, e0451ec <vprintf+0x3a4>
 e0451b4:	91002e61 	add	x1, x19, #0xb
 e0451b8:	2a1403e2 	mov	w2, w20
 e0451bc:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e0451c0:	b9400260 	ldr	w0, [x19]
 e0451c4:	17fffff7 	b	e0451a0 <vprintf+0x358>
 e0451c8:	11002282 	add	w2, w20, #0x8
 e0451cc:	7100005f 	cmp	w2, #0x0
 e0451d0:	5400008d 	b.le	e0451e0 <vprintf+0x398>
 e0451d4:	91003e61 	add	x1, x19, #0xf
 e0451d8:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e0451dc:	17fffff0 	b	e04519c <vprintf+0x354>
 e0451e0:	aa1303e1 	mov	x1, x19
 e0451e4:	8b34c2f3 	add	x19, x23, w20, sxtw
 e0451e8:	17ffffed 	b	e04519c <vprintf+0x354>
 e0451ec:	11002282 	add	w2, w20, #0x8
 e0451f0:	7100005f 	cmp	w2, #0x0
 e0451f4:	5400008d 	b.le	e045204 <vprintf+0x3bc>
 e0451f8:	91002e61 	add	x1, x19, #0xb
 e0451fc:	927df021 	and	x1, x1, #0xfffffffffffffff8
 e045200:	17fffff0 	b	e0451c0 <vprintf+0x378>
 e045204:	aa1303e1 	mov	x1, x19
 e045208:	8b34c2f3 	add	x19, x23, w20, sxtw
 e04520c:	17ffffed 	b	e0451c0 <vprintf+0x378>
 e045210:	910006d6 	add	x22, x22, #0x1
 e045214:	52800018 	mov	w24, #0x0                   	// #0
 e045218:	394002c0 	ldrb	w0, [x22]
 e04521c:	5100c000 	sub	w0, w0, #0x30
 e045220:	12001c02 	and	w2, w0, #0xff
 e045224:	7100245f 	cmp	w2, #0x9
 e045228:	54ffe4c8 	b.hi	e044ec0 <vprintf+0x78>  // b.pmore
 e04522c:	52800142 	mov	w2, #0xa                   	// #10
 e045230:	910006d6 	add	x22, x22, #0x1
 e045234:	1b020318 	madd	w24, w24, w2, w0
 e045238:	17fffff8 	b	e045218 <vprintf+0x3d0>
 e04523c:	110006b5 	add	w21, w21, #0x1
 e045240:	97fffcdc 	bl	e0445b0 <putchar>
 e045244:	17ffff0f 	b	e044e80 <vprintf+0x38>

000000000e045248 <xlat_arch_current_el>:
 e045248:	d5384240 	mrs	x0, currentel
 e04524c:	53020c00 	ubfx	w0, w0, #2, #2
 e045250:	d65f03c0 	ret

000000000e045254 <xlat_arch_regime_get_xn_desc>:
 e045254:	7100041f 	cmp	w0, #0x1
 e045258:	d2e00c01 	mov	x1, #0x60000000000000      	// #27021597764222976
 e04525c:	d2e00800 	mov	x0, #0x40000000000000      	// #18014398509481984
 e045260:	9a800020 	csel	x0, x1, x0, eq  // eq = none
 e045264:	d65f03c0 	ret

000000000e045268 <xlat_clean_dcache_range>:
 e045268:	a9be7bfd 	stp	x29, x30, [sp, #-32]!
 e04526c:	910003fd 	mov	x29, sp
 e045270:	a90153f3 	stp	x19, x20, [sp, #16]
 e045274:	aa0003f3 	mov	x19, x0
 e045278:	aa0103f4 	mov	x20, x1
 e04527c:	97fff3d9 	bl	e0421e0 <is_dcache_enabled>
 e045280:	72001c1f 	tst	w0, #0xff
 e045284:	540000c0 	b.eq	e04529c <xlat_clean_dcache_range+0x34>  // b.none
 e045288:	aa1403e1 	mov	x1, x20
 e04528c:	aa1303e0 	mov	x0, x19
 e045290:	a94153f3 	ldp	x19, x20, [sp, #16]
 e045294:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e045298:	17ffec5d 	b	e04040c <clean_dcache_range>
 e04529c:	a94153f3 	ldp	x19, x20, [sp, #16]
 e0452a0:	a8c27bfd 	ldp	x29, x30, [sp], #32
 e0452a4:	d65f03c0 	ret

000000000e0452a8 <xlat_desc>:
 e0452a8:	a9bd7bfd 	stp	x29, x30, [sp, #-48]!
 e0452ac:	71000c7f 	cmp	w3, #0x3
 e0452b0:	910003fd 	mov	x29, sp
 e0452b4:	a90153f3 	stp	x19, x20, [sp, #16]
 e0452b8:	2a0103f4 	mov	w20, w1
 e0452bc:	d2800073 	mov	x19, #0x3                   	// #3
 e0452c0:	9a9f0663 	csinc	x3, x19, xzr, eq  // eq = none
 e0452c4:	f27d029f 	tst	x20, #0x8
 e0452c8:	d37f7e81 	ubfiz	x1, x20, #1, #32
 e0452cc:	9a9f17f3 	cset	x19, eq  // eq = none
 e0452d0:	b9405800 	ldr	w0, [x0, #88]
 e0452d4:	927b0021 	and	x1, x1, #0x20
 e0452d8:	aa020021 	orr	x1, x1, x2
 e0452dc:	aa131c73 	orr	x19, x3, x19, lsl #7
 e0452e0:	f90013f5 	str	x21, [sp, #32]
 e0452e4:	aa010273 	orr	x19, x19, x1
 e0452e8:	7100041f 	cmp	w0, #0x1
 e0452ec:	54000221 	b.ne	e045330 <xlat_desc+0x88>  // b.any
 e0452f0:	b2760262 	orr	x2, x19, #0x400
 e0452f4:	f27a029f 	tst	x20, #0x40
 e0452f8:	d2808801 	mov	x1, #0x440                 	// #1088
 e0452fc:	aa010273 	orr	x19, x19, x1
 e045300:	9a821273 	csel	x19, x19, x2, ne  // ne = any
 e045304:	72000a95 	ands	w21, w20, #0x7
 e045308:	540001a1 	b.ne	e04533c <xlat_desc+0x94>  // b.any
 e04530c:	97ffffd2 	bl	e045254 <xlat_arch_regime_get_xn_desc>
 e045310:	aa000273 	orr	x19, x19, x0
 e045314:	d2804082 	mov	x2, #0x204                 	// #516
 e045318:	aa020273 	orr	x19, x19, x2
 e04531c:	aa1303e0 	mov	x0, x19
 e045320:	a94153f3 	ldp	x19, x20, [sp, #16]
 e045324:	f94013f5 	ldr	x21, [sp, #32]
 e045328:	a8c37bfd 	ldp	x29, x30, [sp], #48
 e04532c:	d65f03c0 	ret
 e045330:	d2808802 	mov	x2, #0x440                 	// #1088
 e045334:	aa020273 	orr	x19, x19, x2
 e045338:	17fffff3 	b	e045304 <xlat_desc+0x5c>
 e04533c:	52800501 	mov	w1, #0x28                  	// #40
 e045340:	6a01029f 	tst	w20, w1
 e045344:	54000060 	b.eq	e045350 <xlat_desc+0xa8>  // b.none
 e045348:	97ffffc3 	bl	e045254 <xlat_arch_regime_get_xn_desc>
 e04534c:	aa000273 	orr	x19, x19, x0
 e045350:	71000abf 	cmp	w21, #0x2
 e045354:	54000121 	b.ne	e045378 <xlat_desc+0xd0>  // b.any
 e045358:	12190694 	and	w20, w20, #0x180
 e04535c:	7106029f 	cmp	w20, #0x180
 e045360:	54fffde0 	b.eq	e04531c <xlat_desc+0x74>  // b.none
 e045364:	b2770260 	orr	x0, x19, #0x200
 e045368:	7104029f 	cmp	w20, #0x100
 e04536c:	b2780673 	orr	x19, x19, #0x300
 e045370:	9a801273 	csel	x19, x19, x0, ne  // ne = any
 e045374:	17ffffea 	b	e04531c <xlat_desc+0x74>
 e045378:	d2804100 	mov	x0, #0x208                 	// #520
 e04537c:	aa000273 	orr	x19, x19, x0
 e045380:	17ffffe7 	b	e04531c <xlat_desc+0x74>

000000000e045384 <xlat_mmap_print>:
 e045384:	d65f03c0 	ret

000000000e045388 <xlat_tables_map_region>:
 e045388:	a9b77bfd 	stp	x29, x30, [sp, #-144]!
 e04538c:	910003fd 	mov	x29, sp
 e045390:	a9025bf5 	stp	x21, x22, [sp, #32]
 e045394:	92800016 	mov	x22, #0xffffffffffffffff    	// #-1
 e045398:	a90573fb 	stp	x27, x28, [sp, #80]
 e04539c:	aa0003fb 	mov	x27, x0
 e0453a0:	2a0503fc 	mov	w28, w5
 e0453a4:	a940d420 	ldp	x0, x21, [x1, #8]
 e0453a8:	a90153f3 	stp	x19, x20, [sp, #16]
 e0453ac:	12800114 	mov	w20, #0xfffffff7            	// #-9
 e0453b0:	a90363f7 	stp	x23, x24, [sp, #48]
 e0453b4:	d2800037 	mov	x23, #0x1                   	// #1
 e0453b8:	1b147cb4 	mul	w20, w5, w20
 e0453bc:	a9046bf9 	stp	x25, x26, [sp, #64]
 e0453c0:	aa0103fa 	mov	x26, x1
 e0453c4:	11009e94 	add	w20, w20, #0x27
 e0453c8:	8b150015 	add	x21, x0, x21
 e0453cc:	eb02001f 	cmp	x0, x2
 e0453d0:	d10006a1 	sub	x1, x21, #0x1
 e0453d4:	f9003be1 	str	x1, [sp, #112]
 e0453d8:	9ad422e1 	lsl	x1, x23, x20
 e0453dc:	cb0103f3 	neg	x19, x1
 e0453e0:	8a000273 	and	x19, x19, x0
 e0453e4:	110004b7 	add	w23, w5, #0x1
 e0453e8:	9a828273 	csel	x19, x19, x2, hi  // hi = pmore
 e0453ec:	9ad422d6 	lsl	x22, x22, x20
 e0453f0:	cb020266 	sub	x6, x19, x2
 e0453f4:	aa1303f8 	mov	x24, x19
 e0453f8:	aa3603e0 	mvn	x0, x22
 e0453fc:	f90037e1 	str	x1, [sp, #104]
 e045400:	9ad424c6 	lsr	x6, x6, x20
 e045404:	f9003fe0 	str	x0, [sp, #120]
 e045408:	8b264c75 	add	x21, x3, w6, uxtw #3
 e04540c:	b90083e6 	str	w6, [sp, #128]
 e045410:	b90087e4 	str	w4, [sp, #132]
 e045414:	295007e0 	ldp	w0, w1, [sp, #128]
 e045418:	6b01001f 	cmp	w0, w1
 e04541c:	540003c2 	b.cs	e045494 <xlat_tables_map_region+0x10c>  // b.hs, b.nlast
 e045420:	a9408744 	ldp	x4, x1, [x26, #8]
 e045424:	f94037e2 	ldr	x2, [sp, #104]
 e045428:	f94002a3 	ldr	x3, [x21]
 e04542c:	8b020279 	add	x25, x19, x2
 e045430:	8b010081 	add	x1, x4, x1
 e045434:	eb18009f 	cmp	x4, x24
 e045438:	12000460 	and	w0, w3, #0x3
 e04543c:	d1000421 	sub	x1, x1, #0x1
 e045440:	d1000736 	sub	x22, x25, #0x1
 e045444:	540007e8 	b.hi	e045540 <xlat_tables_map_region+0x1b8>  // b.pmore
 e045448:	eb0102df 	cmp	x22, x1
 e04544c:	540007a8 	b.hi	e045540 <xlat_tables_map_region+0x1b8>  // b.pmore
 e045450:	f9400342 	ldr	x2, [x26]
 e045454:	cb040042 	sub	x2, x2, x4
 e045458:	8b130042 	add	x2, x2, x19
 e04545c:	71000f9f 	cmp	w28, #0x3
 e045460:	540001e1 	b.ne	e04549c <xlat_tables_map_region+0x114>  // b.any
 e045464:	71000c1f 	cmp	w0, #0x3
 e045468:	54000941 	b.ne	e045590 <xlat_tables_map_region+0x208>  // b.any
 e04546c:	b94083e0 	ldr	w0, [sp, #128]
 e045470:	910022b5 	add	x21, x21, #0x8
 e045474:	aa1903f3 	mov	x19, x25
 e045478:	11000400 	add	w0, w0, #0x1
 e04547c:	b90083e0 	str	w0, [sp, #128]
 e045480:	f94037e0 	ldr	x0, [sp, #104]
 e045484:	8b000318 	add	x24, x24, x0
 e045488:	f9403be0 	ldr	x0, [sp, #112]
 e04548c:	eb19001f 	cmp	x0, x25
 e045490:	54fffc28 	b.hi	e045414 <xlat_tables_map_region+0x8c>  // b.pmore
 e045494:	d1000673 	sub	x19, x19, #0x1
 e045498:	14000022 	b	e045520 <xlat_tables_map_region+0x198>
 e04549c:	71000c1f 	cmp	w0, #0x3
 e0454a0:	540005a0 	b.eq	e045554 <xlat_tables_map_region+0x1cc>  // b.none
 e0454a4:	35fffe40 	cbnz	w0, e04546c <xlat_tables_map_region+0xe4>
 e0454a8:	f9403fe0 	ldr	x0, [sp, #120]
 e0454ac:	ea00005f 	tst	x2, x0
 e0454b0:	540000a1 	b.ne	e0454c4 <xlat_tables_map_region+0x13c>  // b.any
 e0454b4:	3400009c 	cbz	w28, e0454c4 <xlat_tables_map_region+0x13c>
 e0454b8:	f9401340 	ldr	x0, [x26, #32]
 e0454bc:	9ad42400 	lsr	x0, x0, x20
 e0454c0:	b5000680 	cbnz	x0, e045590 <xlat_tables_map_region+0x208>
 e0454c4:	b9402f60 	ldr	w0, [x27, #44]
 e0454c8:	f9401363 	ldr	x3, [x27, #32]
 e0454cc:	11000401 	add	w1, w0, #0x1
 e0454d0:	b9002f61 	str	w1, [x27, #44]
 e0454d4:	93747c00 	sbfiz	x0, x0, #12, #32
 e0454d8:	ab000063 	adds	x3, x3, x0
 e0454dc:	54000220 	b.eq	e045520 <xlat_tables_map_region+0x198>  // b.none
 e0454e0:	b2400460 	orr	x0, x3, #0x3
 e0454e4:	f90002a0 	str	x0, [x21]
 e0454e8:	aa1303e2 	mov	x2, x19
 e0454ec:	2a1703e5 	mov	w5, w23
 e0454f0:	aa1a03e1 	mov	x1, x26
 e0454f4:	52804004 	mov	w4, #0x200                 	// #512
 e0454f8:	aa1b03e0 	mov	x0, x27
 e0454fc:	f90047e3 	str	x3, [sp, #136]
 e045500:	97ffffa2 	bl	e045388 <xlat_tables_map_region>
 e045504:	aa0003f3 	mov	x19, x0
 e045508:	f94047e3 	ldr	x3, [sp, #136]
 e04550c:	d2820001 	mov	x1, #0x1000                	// #4096
 e045510:	aa0303e0 	mov	x0, x3
 e045514:	97ffff55 	bl	e045268 <xlat_clean_dcache_range>
 e045518:	eb1302df 	cmp	x22, x19
 e04551c:	54fffa80 	b.eq	e04546c <xlat_tables_map_region+0xe4>  // b.none
 e045520:	aa1303e0 	mov	x0, x19
 e045524:	a94153f3 	ldp	x19, x20, [sp, #16]
 e045528:	a9425bf5 	ldp	x21, x22, [sp, #32]
 e04552c:	a94363f7 	ldp	x23, x24, [sp, #48]
 e045530:	a9446bf9 	ldp	x25, x26, [sp, #64]
 e045534:	a94573fb 	ldp	x27, x28, [sp, #80]
 e045538:	a8c97bfd 	ldp	x29, x30, [sp], #144
 e04553c:	d65f03c0 	ret
 e045540:	eb16009f 	cmp	x4, x22
 e045544:	54000069 	b.ls	e045550 <xlat_tables_map_region+0x1c8>  // b.plast
 e045548:	eb01031f 	cmp	x24, x1
 e04554c:	54fff908 	b.hi	e04546c <xlat_tables_map_region+0xe4>  // b.pmore
 e045550:	34fffba0 	cbz	w0, e0454c4 <xlat_tables_map_region+0x13c>
 e045554:	92748c63 	and	x3, x3, #0xfffffffff000
 e045558:	aa1303e2 	mov	x2, x19
 e04555c:	2a1703e5 	mov	w5, w23
 e045560:	aa1a03e1 	mov	x1, x26
 e045564:	52804004 	mov	w4, #0x200                 	// #512
 e045568:	aa1b03e0 	mov	x0, x27
 e04556c:	f90047e3 	str	x3, [sp, #136]
 e045570:	97ffff86 	bl	e045388 <xlat_tables_map_region>
 e045574:	f94047e3 	ldr	x3, [sp, #136]
 e045578:	aa0003f3 	mov	x19, x0
 e04557c:	d2820001 	mov	x1, #0x1000                	// #4096
 e045580:	aa0303e0 	mov	x0, x3
 e045584:	97ffff39 	bl	e045268 <xlat_clean_dcache_range>
 e045588:	eb16027f 	cmp	x19, x22
 e04558c:	17ffffe4 	b	e04551c <xlat_tables_map_region+0x194>
 e045590:	b9401b41 	ldr	w1, [x26, #24]
 e045594:	2a1c03e3 	mov	w3, w28
 e045598:	aa1b03e0 	mov	x0, x27
 e04559c:	97ffff43 	bl	e0452a8 <xlat_desc>
 e0455a0:	f90002a0 	str	x0, [x21]
 e0455a4:	17ffffb2 	b	e04546c <xlat_tables_map_region+0xe4>

000000000e0455a8 <xlat_tables_print>:
 e0455a8:	d65f03c0 	ret
	...

000000000e045800 <sync_exception_sp_el0>:
 e045800:	17ffedd5 	b	e040f54 <report_unhandled_exception>
	...

000000000e045880 <irq_sp_el0>:
 e045880:	17ffedb5 	b	e040f54 <report_unhandled_exception>
	...

000000000e045900 <fiq_sp_el0>:
 e045900:	17ffed95 	b	e040f54 <report_unhandled_exception>
	...

000000000e045980 <serror_sp_el0>:
 e045980:	97ffed23 	bl	e040e0c <plat_handle_el3_ea>
	...

000000000e045a00 <sync_exception_sp_elx>:
 e045a00:	17ffed55 	b	e040f54 <report_unhandled_exception>
	...

000000000e045a80 <irq_sp_elx>:
 e045a80:	17ffed35 	b	e040f54 <report_unhandled_exception>
	...

000000000e045b00 <fiq_sp_elx>:
 e045b00:	17ffed15 	b	e040f54 <report_unhandled_exception>
	...

000000000e045b80 <serror_sp_elx>:
 e045b80:	f9007bfe 	str	x30, [sp, #240]
 e045b84:	f9409bfe 	ldr	x30, [sp, #304]
 e045b88:	b500005e 	cbnz	x30, e045b90 <exp_from_EL3>
 e045b8c:	17ffec1e 	b	e040c04 <handle_lower_el_async_ea>

000000000e045b90 <exp_from_EL3>:
 e045b90:	97ffec9f 	bl	e040e0c <plat_handle_el3_ea>
	...

000000000e045c00 <sync_exception_aarch64>:
 e045c00:	d5033f9f 	dsb	sy
 e045c04:	d50344ff 	msr	daifclr, #0x4
 e045c08:	d5033fdf 	isb
 e045c0c:	f9007bfe 	str	x30, [sp, #240]
 e045c10:	d280003e 	mov	x30, #0x1                   	// #1
 e045c14:	f9009bfe 	str	x30, [sp, #304]
 e045c18:	d5033fbf 	dmb	sy
 e045c1c:	d53e521e 	mrs	x30, esr_el3
 e045c20:	d35a7fde 	ubfx	x30, x30, #26, #6
 e045c24:	f1004fdf 	cmp	x30, #0x13
 e045c28:	54fda160 	b.eq	e041054 <smc_handler>  // b.none
 e045c2c:	f1005fdf 	cmp	x30, #0x17
 e045c30:	54fda140 	b.eq	e041058 <smc_handler64>  // b.none
 e045c34:	f9407bfe 	ldr	x30, [sp, #240]
 e045c38:	17ffebf9 	b	e040c1c <enter_lower_el_sync_ea>
	...

000000000e045c80 <irq_aarch64>:
 e045c80:	d5033f9f 	dsb	sy
 e045c84:	d50344ff 	msr	daifclr, #0x4
 e045c88:	d5033fdf 	isb
 e045c8c:	f9007bfe 	str	x30, [sp, #240]
 e045c90:	d280003e 	mov	x30, #0x1                   	// #1
 e045c94:	f9009bfe 	str	x30, [sp, #304]
 e045c98:	d5033fbf 	dmb	sy
 e045c9c:	97ffecd1 	bl	e040fe0 <save_gp_pmcr_pauth_regs>
 e045ca0:	d53e4000 	mrs	x0, spsr_el3
 e045ca4:	d53e4021 	mrs	x1, elr_el3
 e045ca8:	a91187e0 	stp	x0, x1, [sp, #280]
 e045cac:	f9408be2 	ldr	x2, [sp, #272]
 e045cb0:	910003f4 	mov	x20, sp
 e045cb4:	d50040bf 	msr	spsel, #0x0
 e045cb8:	9100005f 	mov	sp, x2
 e045cbc:	97fff464 	bl	e042e4c <plat_ic_get_pending_interrupt_type>
 e045cc0:	f1000c1f 	cmp	x0, #0x3
 e045cc4:	54000140 	b.eq	e045cec <interrupt_exit_irq_aarch64>  // b.none
 e045cc8:	97ffefb4 	bl	e041b98 <get_interrupt_type_handler>
 e045ccc:	b4000100 	cbz	x0, e045cec <interrupt_exit_irq_aarch64>
 e045cd0:	aa0003f5 	mov	x21, x0
 e045cd4:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
 e045cd8:	d53e1102 	mrs	x2, scr_el3
 e045cdc:	d3400041 	ubfx	x1, x2, #0, #1
 e045ce0:	aa1403e2 	mov	x2, x20
 e045ce4:	aa1f03e3 	mov	x3, xzr
 e045ce8:	d63f02a0 	blr	x21

000000000e045cec <interrupt_exit_irq_aarch64>:
 e045cec:	17ffeba0 	b	e040b6c <el3_exit>
	...

000000000e045d00 <fiq_aarch64>:
 e045d00:	d5033f9f 	dsb	sy
 e045d04:	d50344ff 	msr	daifclr, #0x4
 e045d08:	d5033fdf 	isb
 e045d0c:	f9007bfe 	str	x30, [sp, #240]
 e045d10:	d280003e 	mov	x30, #0x1                   	// #1
 e045d14:	f9009bfe 	str	x30, [sp, #304]
 e045d18:	d5033fbf 	dmb	sy
 e045d1c:	97ffecb1 	bl	e040fe0 <save_gp_pmcr_pauth_regs>
 e045d20:	d53e4000 	mrs	x0, spsr_el3
 e045d24:	d53e4021 	mrs	x1, elr_el3
 e045d28:	a91187e0 	stp	x0, x1, [sp, #280]
 e045d2c:	f9408be2 	ldr	x2, [sp, #272]
 e045d30:	910003f4 	mov	x20, sp
 e045d34:	d50040bf 	msr	spsel, #0x0
 e045d38:	9100005f 	mov	sp, x2
 e045d3c:	97fff444 	bl	e042e4c <plat_ic_get_pending_interrupt_type>
 e045d40:	f1000c1f 	cmp	x0, #0x3
 e045d44:	54000140 	b.eq	e045d6c <interrupt_exit_fiq_aarch64>  // b.none
 e045d48:	97ffef94 	bl	e041b98 <get_interrupt_type_handler>
 e045d4c:	b4000100 	cbz	x0, e045d6c <interrupt_exit_fiq_aarch64>
 e045d50:	aa0003f5 	mov	x21, x0
 e045d54:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
 e045d58:	d53e1102 	mrs	x2, scr_el3
 e045d5c:	d3400041 	ubfx	x1, x2, #0, #1
 e045d60:	aa1403e2 	mov	x2, x20
 e045d64:	aa1f03e3 	mov	x3, xzr
 e045d68:	d63f02a0 	blr	x21

000000000e045d6c <interrupt_exit_fiq_aarch64>:
 e045d6c:	17ffeb80 	b	e040b6c <el3_exit>
	...

000000000e045d80 <serror_aarch64>:
 e045d80:	d5033f9f 	dsb	sy
 e045d84:	d50344ff 	msr	daifclr, #0x4
 e045d88:	d5033fdf 	isb
 e045d8c:	f9007bfe 	str	x30, [sp, #240]
 e045d90:	d280003e 	mov	x30, #0x1                   	// #1
 e045d94:	f9009bfe 	str	x30, [sp, #304]
 e045d98:	d5033fbf 	dmb	sy
 e045d9c:	17ffeb9a 	b	e040c04 <handle_lower_el_async_ea>
	...

000000000e045e00 <sync_exception_aarch32>:
 e045e00:	d5033f9f 	dsb	sy
 e045e04:	d50344ff 	msr	daifclr, #0x4
 e045e08:	d5033fdf 	isb
 e045e0c:	f9007bfe 	str	x30, [sp, #240]
 e045e10:	d280003e 	mov	x30, #0x1                   	// #1
 e045e14:	f9009bfe 	str	x30, [sp, #304]
 e045e18:	d5033fbf 	dmb	sy
 e045e1c:	d53e521e 	mrs	x30, esr_el3
 e045e20:	d35a7fde 	ubfx	x30, x30, #26, #6
 e045e24:	f1004fdf 	cmp	x30, #0x13
 e045e28:	54fd9160 	b.eq	e041054 <smc_handler>  // b.none
 e045e2c:	f1005fdf 	cmp	x30, #0x17
 e045e30:	54fd9140 	b.eq	e041058 <smc_handler64>  // b.none
 e045e34:	f9407bfe 	ldr	x30, [sp, #240]
 e045e38:	17ffeb79 	b	e040c1c <enter_lower_el_sync_ea>
	...

000000000e045e80 <irq_aarch32>:
 e045e80:	d5033f9f 	dsb	sy
 e045e84:	d50344ff 	msr	daifclr, #0x4
 e045e88:	d5033fdf 	isb
 e045e8c:	f9007bfe 	str	x30, [sp, #240]
 e045e90:	d280003e 	mov	x30, #0x1                   	// #1
 e045e94:	f9009bfe 	str	x30, [sp, #304]
 e045e98:	d5033fbf 	dmb	sy
 e045e9c:	97ffec51 	bl	e040fe0 <save_gp_pmcr_pauth_regs>
 e045ea0:	d53e4000 	mrs	x0, spsr_el3
 e045ea4:	d53e4021 	mrs	x1, elr_el3
 e045ea8:	a91187e0 	stp	x0, x1, [sp, #280]
 e045eac:	f9408be2 	ldr	x2, [sp, #272]
 e045eb0:	910003f4 	mov	x20, sp
 e045eb4:	d50040bf 	msr	spsel, #0x0
 e045eb8:	9100005f 	mov	sp, x2
 e045ebc:	97fff3e4 	bl	e042e4c <plat_ic_get_pending_interrupt_type>
 e045ec0:	f1000c1f 	cmp	x0, #0x3
 e045ec4:	54000140 	b.eq	e045eec <interrupt_exit_irq_aarch32>  // b.none
 e045ec8:	97ffef34 	bl	e041b98 <get_interrupt_type_handler>
 e045ecc:	b4000100 	cbz	x0, e045eec <interrupt_exit_irq_aarch32>
 e045ed0:	aa0003f5 	mov	x21, x0
 e045ed4:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
 e045ed8:	d53e1102 	mrs	x2, scr_el3
 e045edc:	d3400041 	ubfx	x1, x2, #0, #1
 e045ee0:	aa1403e2 	mov	x2, x20
 e045ee4:	aa1f03e3 	mov	x3, xzr
 e045ee8:	d63f02a0 	blr	x21

000000000e045eec <interrupt_exit_irq_aarch32>:
 e045eec:	17ffeb20 	b	e040b6c <el3_exit>
	...

000000000e045f00 <fiq_aarch32>:
 e045f00:	d5033f9f 	dsb	sy
 e045f04:	d50344ff 	msr	daifclr, #0x4
 e045f08:	d5033fdf 	isb
 e045f0c:	f9007bfe 	str	x30, [sp, #240]
 e045f10:	d280003e 	mov	x30, #0x1                   	// #1
 e045f14:	f9009bfe 	str	x30, [sp, #304]
 e045f18:	d5033fbf 	dmb	sy
 e045f1c:	97ffec31 	bl	e040fe0 <save_gp_pmcr_pauth_regs>
 e045f20:	d53e4000 	mrs	x0, spsr_el3
 e045f24:	d53e4021 	mrs	x1, elr_el3
 e045f28:	a91187e0 	stp	x0, x1, [sp, #280]
 e045f2c:	f9408be2 	ldr	x2, [sp, #272]
 e045f30:	910003f4 	mov	x20, sp
 e045f34:	d50040bf 	msr	spsel, #0x0
 e045f38:	9100005f 	mov	sp, x2
 e045f3c:	97fff3c4 	bl	e042e4c <plat_ic_get_pending_interrupt_type>
 e045f40:	f1000c1f 	cmp	x0, #0x3
 e045f44:	54000140 	b.eq	e045f6c <interrupt_exit_fiq_aarch32>  // b.none
 e045f48:	97ffef14 	bl	e041b98 <get_interrupt_type_handler>
 e045f4c:	b4000100 	cbz	x0, e045f6c <interrupt_exit_fiq_aarch32>
 e045f50:	aa0003f5 	mov	x21, x0
 e045f54:	b2407fe0 	mov	x0, #0xffffffff            	// #4294967295
 e045f58:	d53e1102 	mrs	x2, scr_el3
 e045f5c:	d3400041 	ubfx	x1, x2, #0, #1
 e045f60:	aa1403e2 	mov	x2, x20
 e045f64:	aa1f03e3 	mov	x3, xzr
 e045f68:	d63f02a0 	blr	x21

000000000e045f6c <interrupt_exit_fiq_aarch32>:
 e045f6c:	17ffeb00 	b	e040b6c <el3_exit>
	...

000000000e045f80 <serror_aarch32>:
 e045f80:	d5033f9f 	dsb	sy
 e045f84:	d50344ff 	msr	daifclr, #0x4
 e045f88:	d5033fdf 	isb
 e045f8c:	f9007bfe 	str	x30, [sp, #240]
 e045f90:	d280003e 	mov	x30, #0x1                   	// #1
 e045f94:	f9009bfe 	str	x30, [sp, #304]
 e045f98:	d5033fbf 	dmb	sy
 e045f9c:	17ffeb1a 	b	e040c04 <handle_lower_el_async_ea>
	...

000000000e046000 <mmu_sync_exception_sp_el0>:
 e046000:	17fffe00 	b	e045800 <sync_exception_sp_el0>
	...

000000000e046080 <mmu_irq_sp_el0>:
 e046080:	17fffe00 	b	e045880 <irq_sp_el0>
	...

000000000e046100 <mmu_fiq_sp_el0>:
 e046100:	17fffe00 	b	e045900 <fiq_sp_el0>
	...

000000000e046180 <mmu_serror_sp_el0>:
 e046180:	17fffe00 	b	e045980 <serror_sp_el0>
	...

000000000e046200 <mmu_sync_exception_sp_elx>:
 e046200:	17fffe00 	b	e045a00 <sync_exception_sp_elx>
	...

000000000e046280 <mmu_irq_sp_elx>:
 e046280:	17fffe00 	b	e045a80 <irq_sp_elx>
	...

000000000e046300 <mmu_fiq_sp_elx>:
 e046300:	17fffe00 	b	e045b00 <fiq_sp_elx>
	...

000000000e046380 <mmu_serror_sp_elx>:
 e046380:	17fffe00 	b	e045b80 <serror_sp_elx>
	...

000000000e046400 <mmu_sync_exception_aarch64>:
 e046400:	a90007e0 	stp	x0, x1, [sp]
 e046404:	d53e1001 	mrs	x1, sctlr_el3
 e046408:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04640c:	d51e1001 	msr	sctlr_el3, x1
 e046410:	d5033fdf 	isb
 e046414:	b2400021 	orr	x1, x1, #0x1
 e046418:	d51e1001 	msr	sctlr_el3, x1
 e04641c:	320183e1 	mov	w1, #0x80008000            	// #-2147450880
 e046420:	6b01001f 	cmp	w0, w1
 e046424:	d53e5200 	mrs	x0, esr_el3
 e046428:	52abc001 	mov	w1, #0x5e000000            	// #1577058304
 e04642c:	7a410000 	ccmp	w0, w1, #0x0, eq  // eq = none
 e046430:	54000081 	b.ne	e046440 <mmu_sync_exception_aarch64+0x40>  // b.any
 e046434:	d69f03e0 	eret
 e046438:	d503379f 	dsb	nsh
 e04643c:	d5033fdf 	isb
 e046440:	d5033fdf 	isb
 e046444:	a94007e0 	ldp	x0, x1, [sp]
 e046448:	17fffdee 	b	e045c00 <sync_exception_aarch64>
	...

000000000e046480 <mmu_irq_aarch64>:
 e046480:	a90007e0 	stp	x0, x1, [sp]
 e046484:	d53e1001 	mrs	x1, sctlr_el3
 e046488:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04648c:	d51e1001 	msr	sctlr_el3, x1
 e046490:	d5033fdf 	isb
 e046494:	b2400021 	orr	x1, x1, #0x1
 e046498:	d51e1001 	msr	sctlr_el3, x1
 e04649c:	d5033fdf 	isb
 e0464a0:	a94007e0 	ldp	x0, x1, [sp]
 e0464a4:	17fffdf7 	b	e045c80 <irq_aarch64>
	...

000000000e046500 <mmu_fiq_aarch64>:
 e046500:	a90007e0 	stp	x0, x1, [sp]
 e046504:	d53e1001 	mrs	x1, sctlr_el3
 e046508:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04650c:	d51e1001 	msr	sctlr_el3, x1
 e046510:	d5033fdf 	isb
 e046514:	b2400021 	orr	x1, x1, #0x1
 e046518:	d51e1001 	msr	sctlr_el3, x1
 e04651c:	d5033fdf 	isb
 e046520:	a94007e0 	ldp	x0, x1, [sp]
 e046524:	17fffdf7 	b	e045d00 <fiq_aarch64>
	...

000000000e046580 <mmu_serror_aarch64>:
 e046580:	a90007e0 	stp	x0, x1, [sp]
 e046584:	d53e1001 	mrs	x1, sctlr_el3
 e046588:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04658c:	d51e1001 	msr	sctlr_el3, x1
 e046590:	d5033fdf 	isb
 e046594:	b2400021 	orr	x1, x1, #0x1
 e046598:	d51e1001 	msr	sctlr_el3, x1
 e04659c:	d5033fdf 	isb
 e0465a0:	a94007e0 	ldp	x0, x1, [sp]
 e0465a4:	17fffdf7 	b	e045d80 <serror_aarch64>
	...

000000000e046600 <mmu_sync_exception_aarch32>:
 e046600:	a90007e0 	stp	x0, x1, [sp]
 e046604:	d53e1001 	mrs	x1, sctlr_el3
 e046608:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04660c:	d51e1001 	msr	sctlr_el3, x1
 e046610:	d5033fdf 	isb
 e046614:	b2400021 	orr	x1, x1, #0x1
 e046618:	d51e1001 	msr	sctlr_el3, x1
 e04661c:	320183e1 	mov	w1, #0x80008000            	// #-2147450880
 e046620:	6b01001f 	cmp	w0, w1
 e046624:	d53e5200 	mrs	x0, esr_el3
 e046628:	52a9c001 	mov	w1, #0x4e000000            	// #1308622848
 e04662c:	7a410000 	ccmp	w0, w1, #0x0, eq  // eq = none
 e046630:	54000081 	b.ne	e046640 <mmu_sync_exception_aarch32+0x40>  // b.any
 e046634:	d69f03e0 	eret
 e046638:	d503379f 	dsb	nsh
 e04663c:	d5033fdf 	isb
 e046640:	d5033fdf 	isb
 e046644:	a94007e0 	ldp	x0, x1, [sp]
 e046648:	17fffdee 	b	e045e00 <sync_exception_aarch32>
	...

000000000e046680 <mmu_irq_aarch32>:
 e046680:	a90007e0 	stp	x0, x1, [sp]
 e046684:	d53e1001 	mrs	x1, sctlr_el3
 e046688:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04668c:	d51e1001 	msr	sctlr_el3, x1
 e046690:	d5033fdf 	isb
 e046694:	b2400021 	orr	x1, x1, #0x1
 e046698:	d51e1001 	msr	sctlr_el3, x1
 e04669c:	d5033fdf 	isb
 e0466a0:	a94007e0 	ldp	x0, x1, [sp]
 e0466a4:	17fffdf7 	b	e045e80 <irq_aarch32>
	...

000000000e046700 <mmu_fiq_aarch32>:
 e046700:	a90007e0 	stp	x0, x1, [sp]
 e046704:	d53e1001 	mrs	x1, sctlr_el3
 e046708:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04670c:	d51e1001 	msr	sctlr_el3, x1
 e046710:	d5033fdf 	isb
 e046714:	b2400021 	orr	x1, x1, #0x1
 e046718:	d51e1001 	msr	sctlr_el3, x1
 e04671c:	d5033fdf 	isb
 e046720:	a94007e0 	ldp	x0, x1, [sp]
 e046724:	17fffdf7 	b	e045f00 <fiq_aarch32>
	...

000000000e046780 <mmu_serror_aarch32>:
 e046780:	a90007e0 	stp	x0, x1, [sp]
 e046784:	d53e1001 	mrs	x1, sctlr_el3
 e046788:	927ff821 	and	x1, x1, #0xfffffffffffffffe
 e04678c:	d51e1001 	msr	sctlr_el3, x1
 e046790:	d5033fdf 	isb
 e046794:	b2400021 	orr	x1, x1, #0x1
 e046798:	d51e1001 	msr	sctlr_el3, x1
 e04679c:	d5033fdf 	isb
 e0467a0:	a94007e0 	ldp	x0, x1, [sp]
 e0467a4:	17fffdf7 	b	e045f80 <serror_aarch32>
	...

Disassembly of section .rodata:

000000000e047000 <psci_args.0>:
 e047000:	00100106 	.inst	0x00100106 ; undefined
 e047004:	00000000 	.inst	0x00000000 ; undefined
 e047008:	0e040114 	tbl	v20.8b, {v8.16b}, v4.8b
 e04700c:	00000000 	.inst	0x00000000 ; undefined

000000000e047010 <pl061_gpio_ops>:
 e047010:	0e042c0c 	.inst	0x0e042c0c ; undefined
 e047014:	00000000 	.inst	0x00000000 ; undefined
 e047018:	0e042ca4 	.inst	0x0e042ca4 ; undefined
 e04701c:	00000000 	.inst	0x00000000 ; undefined
 e047020:	0e042c48 	.inst	0x0e042c48 ; undefined
 e047024:	00000000 	.inst	0x00000000 ; undefined
 e047028:	0e042cf8 	.inst	0x0e042cf8 ; undefined
	...

000000000e047040 <plat_gicv2_driver_data>:
 e047040:	08000000 	stxrb	w0, w0, [x0]
 e047044:	00000000 	.inst	0x00000000 ; undefined
 e047048:	08010000 	stxrb	w1, w0, [x0]
	...
 e047060:	0e04727c 	tbx	v28.8b, {v19.16b-v22.16b}, v4.8b
 e047064:	00000000 	.inst	0x00000000 ; undefined
 e047068:	00000008 	.inst	0x00000008 ; undefined
 e04706c:	00000000 	.inst	0x00000000 ; undefined

000000000e047070 <plat_qemu_psci_pm_ops>:
 e047070:	0e0446bc 	.inst	0x0e0446bc ; undefined
 e047074:	00000000 	.inst	0x00000000 ; undefined
 e047078:	0e0446cc 	.inst	0x0e0446cc ; undefined
 e04707c:	00000000 	.inst	0x00000000 ; undefined
 e047080:	0e0446c8 	.inst	0x0e0446c8 ; undefined
	...
 e047090:	0e04470c 	.inst	0x0e04470c ; undefined
 e047094:	00000000 	.inst	0x00000000 ; undefined
 e047098:	0e0446f8 	.inst	0x0e0446f8 ; undefined
	...
 e0470a8:	0e044710 	.inst	0x0e044710 ; undefined
 e0470ac:	00000000 	.inst	0x00000000 ; undefined
 e0470b0:	0e0446fc 	.inst	0x0e0446fc ; undefined
 e0470b4:	00000000 	.inst	0x00000000 ; undefined
 e0470b8:	0e04472c 	.inst	0x0e04472c ; undefined
 e0470bc:	00000000 	.inst	0x00000000 ; undefined
 e0470c0:	0e04476c 	.inst	0x0e04476c ; undefined
 e0470c4:	00000000 	.inst	0x00000000 ; undefined
 e0470c8:	0e0447c8 	.inst	0x0e0447c8 ; undefined
 e0470cc:	00000000 	.inst	0x00000000 ; undefined
 e0470d0:	0e0447ac 	.inst	0x0e0447ac ; undefined
	...

000000000e047118 <opteed_pm>:
 e047118:	0e042674 	.inst	0x0e042674 ; undefined
 e04711c:	00000000 	.inst	0x00000000 ; undefined
 e047120:	0e042570 	.inst	0x0e042570 ; undefined
 e047124:	00000000 	.inst	0x00000000 ; undefined
 e047128:	0e042704 	.inst	0x0e042704 ; undefined
 e04712c:	00000000 	.inst	0x00000000 ; undefined
 e047130:	0e0425dc 	.inst	0x0e0425dc ; undefined
 e047134:	00000000 	.inst	0x00000000 ; undefined
 e047138:	0e042678 	.inst	0x0e042678 ; undefined
	...
 e047148:	0e042568 	.inst	0x0e042568 ; undefined
 e04714c:	00000000 	.inst	0x00000000 ; undefined
 e047150:	0e042b84 	trn1	v4.8b, v28.8b, v4.8b
 e047154:	00000000 	.inst	0x00000000 ; undefined
 e047158:	0e042bc8 	trn1	v8.8b, v30.8b, v4.8b
 e04715c:	00000000 	.inst	0x00000000 ; undefined

000000000e047160 <plat_prefix_str>:
 e047160:	0e0475d1 	.inst	0x0e0475d1 ; undefined
 e047164:	00000000 	.inst	0x00000000 ; undefined
 e047168:	0e0475db 	.inst	0x0e0475db ; undefined
 e04716c:	00000000 	.inst	0x00000000 ; undefined
 e047170:	0e0475e5 	.inst	0x0e0475e5 ; undefined
 e047174:	00000000 	.inst	0x00000000 ; undefined
 e047178:	0e0475ef 	.inst	0x0e0475ef ; undefined
 e04717c:	00000000 	.inst	0x00000000 ; undefined
 e047180:	0e0475f9 	.inst	0x0e0475f9 ; undefined
 e047184:	00000000 	.inst	0x00000000 ; undefined

000000000e047188 <plat_qemu_mmap>:
 e047188:	0e000000 	tbl	v0.8b, {v0.16b}, v0.8b
 e04718c:	00000000 	.inst	0x00000000 ; undefined
 e047190:	0e000000 	tbl	v0.8b, {v0.16b}, v0.8b
 e047194:	00000000 	.inst	0x00000000 ; undefined
 e047198:	00001000 	.inst	0x00001000 ; undefined
 e04719c:	00000000 	.inst	0x00000000 ; undefined
 e0471a0:	00000008 	.inst	0x00000008 ; undefined
 e0471a4:	00000000 	.inst	0x00000000 ; undefined
 e0471a8:	40000000 	.inst	0x40000000 ; undefined
 e0471ac:	00000000 	.inst	0x00000000 ; undefined
 e0471b0:	08000000 	stxrb	w0, w0, [x0]
 e0471b4:	00000000 	.inst	0x00000000 ; undefined
 e0471b8:	08000000 	stxrb	w0, w0, [x0]
 e0471bc:	00000000 	.inst	0x00000000 ; undefined
 e0471c0:	01000000 	.inst	0x01000000 ; undefined
 e0471c4:	00000000 	.inst	0x00000000 ; undefined
 e0471c8:	00000008 	.inst	0x00000008 ; undefined
 e0471cc:	00000000 	.inst	0x00000000 ; undefined
 e0471d0:	40000000 	.inst	0x40000000 ; undefined
 e0471d4:	00000000 	.inst	0x00000000 ; undefined
 e0471d8:	09000000 	.inst	0x09000000 ; undefined
 e0471dc:	00000000 	.inst	0x00000000 ; undefined
 e0471e0:	09000000 	.inst	0x09000000 ; undefined
 e0471e4:	00000000 	.inst	0x00000000 ; undefined
 e0471e8:	00c00000 	.inst	0x00c00000 ; undefined
 e0471ec:	00000000 	.inst	0x00000000 ; undefined
 e0471f0:	00000008 	.inst	0x00000008 ; undefined
 e0471f4:	00000000 	.inst	0x00000000 ; undefined
 e0471f8:	40000000 	.inst	0x40000000 ; undefined
 e0471fc:	00000000 	.inst	0x00000000 ; undefined
 e047200:	0e100000 	tbl	v0.8b, {v0.16b}, v16.8b
 e047204:	00000000 	.inst	0x00000000 ; undefined
 e047208:	0e100000 	tbl	v0.8b, {v0.16b}, v16.8b
 e04720c:	00000000 	.inst	0x00000000 ; undefined
 e047210:	00f00000 	.inst	0x00f00000 ; undefined
 e047214:	00000000 	.inst	0x00000000 ; undefined
 e047218:	0000000a 	.inst	0x0000000a ; undefined
 e04721c:	00000000 	.inst	0x00000000 ; undefined
 e047220:	40000000 	.inst	0x40000000 ; undefined
	...
 e047250:	0700033d 	.inst	0x0700033d ; undefined
 e047254:	14120f0c 	b	e4cae84 <__BL31_END__+0x470e84>
 e047258:	2a1f1e1d 	orr	w29, w16, wzr, lsl #7
 e04725c:	2a19162a 	orr	w10, w17, w25, lsl #5
 e047260:	21272a2a 	.inst	0x21272a2a ; undefined
 e047264:	00000023 	.inst	0x00000023 ; undefined
 e047268:	d2cfefca 	mov	x10, #0x7f7e00000000        	// #140179142606848
 e04726c:	efd9efd5 	.inst	0xefd9efd5 ; undefined
 e047270:	efefefef 	.inst	0xefefefef ; undefined
 e047274:	efefe0dc 	.inst	0xefefe0dc ; undefined
 e047278:	eaefedef 	bics	x15, x15, x15, ror #59

000000000e04727c <qemu_interrupt_props>:
 e04727c:	00200008 	.inst	0x00200008 ; NYI
 e047280:	00200009 	.inst	0x00200009 ; NYI
 e047284:	0020000a 	.inst	0x0020000a ; NYI
 e047288:	0020000b 	.inst	0x0020000b ; NYI
 e04728c:	0020000c 	.inst	0x0020000c ; NYI
 e047290:	0020000d 	.inst	0x0020000d ; NYI
 e047294:	0020000e 	.inst	0x0020000e ; NYI
 e047298:	0020000f 	.inst	0x0020000f ; NYI

000000000e04729c <qemu_pm_idle_states>:
 e04729c:	00000001 	.inst	0x00000001 ; undefined
 e0472a0:	00010002 	.inst	0x00010002 ; undefined
 e0472a4:	01010022 	.inst	0x01010022 ; undefined
 e0472a8:	00000000 	.inst	0x00000000 ; undefined
 e0472ac:	16161600 	b	65ccaac <CPU_ERRATA_FUNC+0x65cca74>
 e0472b0:	16261916 	b	69cd708 <CPU_ERRATA_FUNC+0x69cd6d0>
 e0472b4:	00000016 	.inst	0x00000016 ; undefined
 e0472b8:	fff70003 	.inst	0xfff70003 ; undefined
 e0472bc:	fff7fff7 	.inst	0xfff7fff7 ; undefined
 e0472c0:	0003fff7 	.inst	0x0003fff7 ; undefined
 e0472c4:	fff7fff7 	.inst	0xfff7fff7 ; undefined
 e0472c8:	fff7009b 	.inst	0xfff7009b ; undefined
 e0472cc:	fff7fff7 	.inst	0xfff7fff7 ; undefined
 e0472d0:	fff7004a 	.inst	0xfff7004a ; undefined
 e0472d4:	0030fff7 	.inst	0x0030fff7 ; NYI
 e0472d8:	009efff7 	.inst	0x009efff7 ; undefined
 e0472dc:	fff7fff7 	.inst	0xfff7fff7 ; undefined
 e0472e0:	fff70070 	.inst	0xfff70070 ; undefined
 e0472e4:	 	.inst	0x75420098 ; undefined

000000000e0472e6 <build_message>:
 e0472e6:	6c697542 	ldnp	d2, d29, [x10, #-368]
 e0472ea:	203a2074 	.inst	0x203a2074 ; undefined
 e0472ee:	323a3232 	orr	w18, w17, #0x7ffc0
 e0472f2:	38333a30 	.inst	0x38333a30 ; undefined
 e0472f6:	7541202c 	.inst	0x7541202c ; undefined
 e0472fa:	39312067 	strb	w7, [x3, #3144]
 e0472fe:	32303220 	orr	w0, w17, #0x1fff0000
 e047302:	 	.inst	0x32760031 ; undefined

000000000e047304 <version_string>:
 e047304:	352e3276 	cbnz	w22, e0a3950 <__BL31_END__+0x49950>
 e047308:	6c657228 	ldnp	d8, d28, [x17, #-432]
 e04730c:	65736165 	fnmls	z5.h, p0/m, z11.h, z19.h
 e047310:	32763a29 	.inst	0x32763a29 ; undefined
 e047314:	0a00352e 	and	w14, w9, w0, lsl #13
 e047318:	20314c45 	.inst	0x20314c45 ; undefined
 e04731c:	70707573 	adr	x19, e1281cb <__BL31_END__+0xce1cb>
 e047320:	7374726f 	.inst	0x7374726f ; undefined
 e047324:	72414120 	.inst	0x72414120 ; undefined
 e047328:	34366863 	cbz	w3, e0b4034 <__BL31_END__+0x5a034>
 e04732c:	6c6e6f2d 	ldnp	d13, d27, [x25, #-288]
 e047330:	50202e79 	adr	x25, e0878fe <__BL31_END__+0x2d8fe>
 e047334:	7361656c 	.inst	0x7361656c ; undefined
 e047338:	65732065 	fmls	z5.h, p0/m, z3.h, z19.h
 e04733c:	75622074 	.inst	0x75622074 ; undefined
 e047340:	20646c69 	.inst	0x20646c69 ; undefined
 e047344:	67616c66 	.inst	0x67616c66 ; undefined
 e047348:	58544320 	ldr	x0, e0efbac <__BL31_END__+0x95bac>
 e04734c:	434e495f 	.inst	0x434e495f ; undefined
 e047350:	4544554c 	ssubwt	z12.h, z10.h, z4.b
 e047354:	5241415f 	.inst	0x5241415f ; undefined
 e047358:	32334843 	orr	w3, w2, #0xffffe000
 e04735c:	4745525f 	.inst	0x4745525f ; undefined
 e047360:	203d2053 	.inst	0x203d2053 ; undefined
 e047364:	14000a30 	b	e049c24 <__STACKS_START__+0x1ba4>
 e047368:	31334c42 	adds	w2, w2, #0xcd3
 e04736c:	7325203a 	.inst	0x7325203a ; undefined
 e047370:	421e000a 	.inst	0x421e000a ; undefined
 e047374:	3a31334c 	.inst	0x3a31334c ; undefined
 e047378:	334c4220 	.inst	0x334c4220 ; undefined
 e04737c:	6e692032 	usubl2	v18.4s, v1.8h, v9.8h
 e047380:	61697469 	.inst	0x61697469 ; undefined
 e047384:	617a696c 	.inst	0x617a696c ; undefined
 e047388:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 e04738c:	69616620 	ldpsw	x0, x25, [x17, #-248]
 e047390:	0a64656c 	bic	w12, w11, w4, lsr #25
 e047394:	6e490a00 	.inst	0x6e490a00 ; undefined
 e047398:	696c6176 	ldpsw	x22, x24, [x11, #-160]
 e04739c:	75722064 	.inst	0x75722064 ; undefined
 e0473a0:	6d69746e 	ldp	d14, d29, [x3, #-368]
 e0473a4:	65732065 	fmls	z5.h, p0/m, z3.h, z19.h
 e0473a8:	63697672 	.inst	0x63697672 ; undefined
 e0473ac:	65642065 	fmls	z5.h, p0/m, z3.h, z4.h
 e0473b0:	69726373 	ldpsw	x19, x24, [x27, #-112]
 e0473b4:	726f7470 	.inst	0x726f7470 ; undefined
 e0473b8:	0a702520 	bic	w0, w9, w16, lsr #9
 e0473bc:	72450a00 	.inst	0x72450a00 ; undefined
 e0473c0:	20726f72 	.inst	0x20726f72 ; undefined
 e0473c4:	74696e69 	.inst	0x74696e69 ; undefined
 e0473c8:	696c6169 	ldpsw	x9, x24, [x11, #-160]
 e0473cc:	676e697a 	.inst	0x676e697a ; undefined
 e0473d0:	6e757220 	uabdl2	v0.4s, v17.8h, v21.8h
 e0473d4:	656d6974 	fnmls	z20.h, p2/m, z11.h, z13.h
 e0473d8:	72657320 	.inst	0x72657320 ; undefined
 e0473dc:	65636976 	fnmls	z22.h, p2/m, z11.h, z3.h
 e0473e0:	0a732520 	bic	w0, w9, w19, lsr #9
 e0473e4:	2d530a00 	ldp	s0, s2, [x16, #152]
 e0473e8:	20324c45 	.inst	0x20324c45 ; undefined
 e0473ec:	206e6163 	.inst	0x206e6163 ; undefined
 e0473f0:	20746f6e 	.inst	0x20746f6e ; undefined
 e0473f4:	75206562 	.inst	0x75206562 ; undefined
 e0473f8:	20646573 	.inst	0x20646573 ; undefined
 e0473fc:	41206e69 	.inst	0x41206e69 ; undefined
 e047400:	68637241 	.inst	0x68637241 ; undefined
 e047404:	002e3233 	.inst	0x002e3233 ; NYI
 e047408:	656e550a 	fnmla	z10.h, p5/m, z8.h, z14.h
 e04740c:	63657078 	.inst	0x63657078 ; undefined
 e047410:	20646574 	.inst	0x20646574 ; undefined
 e047414:	69666661 	ldpsw	x1, x25, [x19, #-208]
 e047418:	7974696e 	ldrh	w14, [x11, #6708]
 e04741c:	666e6920 	.inst	0x666e6920 ; undefined
 e047420:	7473206f 	.inst	0x7473206f ; undefined
 e047424:	2e657461 	uabd	v1.4h, v3.4h, v5.4h
 e047428:	490a000a 	.inst	0x490a000a ; undefined
 e04742c:	6c61766e 	ldnp	d14, d29, [x19, #-496]
 e047430:	74206469 	.inst	0x74206469 ; undefined
 e047434:	65677261 	fnmls	z1.h, p4/m, z19.h, z7.h
 e047438:	6f702074 	umlal2	v20.4s, v3.8h, v0.h[3]
 e04743c:	20726577 	.inst	0x20726577 ; undefined
 e047440:	6576656c 	fnmls	z12.h, p1/m, z11.h, z22.h
 e047444:	6f66206c 	umlal2	v12.4s, v3.8h, v6.h[2]
 e047448:	75732072 	.inst	0x75732072 ; undefined
 e04744c:	6e657073 	uabdl2	v19.4s, v3.8h, v5.8h
 e047450:	706f2064 	adr	x4, e12585f <__BL31_END__+0xcb85f>
 e047454:	74617265 	.inst	0x74617265 ; undefined
 e047458:	0a6e6f69 	bic	w9, w27, w14, lsr #27
 e04745c:	6e551e00 	fmul	v0.8h, v16.8h, v21.8h
 e047460:	6c706d69 	ldnp	d9, d27, [x11, #-256]
 e047464:	6e656d65 	umin	v5.8h, v11.8h, v5.8h
 e047468:	20646574 	.inst	0x20646574 ; undefined
 e04746c:	49435350 	.inst	0x49435350 ; undefined
 e047470:	6c614320 	ldnp	d0, d16, [x25, #-496]
 e047474:	30203a6c 	adr	x12, e087bc1 <__BL31_END__+0x2dbc1>
 e047478:	0a782578 	bic	w24, w11, w24, lsr #9
 e04747c:	45510a00 	uaddlb	z0.h, z16.b, z17.b
 e047480:	5320554d 	.inst	0x5320554d ; undefined
 e047484:	65747379 	fnmls	z25.h, p4/m, z27.h, z20.h
 e047488:	6552206d 	fcmeq	p13.h, p0/z, z3.h, #0.0
 e04748c:	3a746573 	.inst	0x3a746573 ; undefined
 e047490:	74697720 	.inst	0x74697720 ; undefined
 e047494:	50472068 	adr	x8, e0d58a2 <__BL31_END__+0x7b8a2>
 e047498:	0a2e4f49 	bic	w9, w26, w14, lsl #19
 e04749c:	45510a00 	uaddlb	z0.h, z16.b, z17.b
 e0474a0:	5320554d 	.inst	0x5320554d ; undefined
 e0474a4:	65747379 	fnmls	z25.h, p4/m, z27.h, z20.h
 e0474a8:	6f50206d 	umlal2	v13.4s, v3.8h, v0.h[1]
 e0474ac:	20726577 	.inst	0x20726577 ; undefined
 e0474b0:	3a66666f 	.inst	0x3a66666f ; undefined
 e0474b4:	74697720 	.inst	0x74697720 ; undefined
 e0474b8:	50472068 	adr	x8, e0d58c6 <__BL31_END__+0x7b8c6>
 e0474bc:	0a2e4f49 	bic	w9, w26, w14, lsl #19
 e0474c0:	6e551e00 	fmul	v0.8h, v16.8h, v21.8h
 e0474c4:	6c706d69 	ldnp	d9, d27, [x11, #-256]
 e0474c8:	6e656d65 	umin	v5.8h, v11.8h, v5.8h
 e0474cc:	20646574 	.inst	0x20646574 ; undefined
 e0474d0:	206d7241 	.inst	0x206d7241 ; undefined
 e0474d4:	68637241 	.inst	0x68637241 ; undefined
 e0474d8:	63657469 	.inst	0x63657469 ; undefined
 e0474dc:	65727574 	fnmls	z20.h, p5/m, z11.h, z18.h
 e0474e0:	72655320 	.inst	0x72655320 ; undefined
 e0474e4:	65636976 	fnmls	z22.h, p2/m, z11.h, z3.h
 e0474e8:	6c614320 	ldnp	d0, d16, [x25, #-496]
 e0474ec:	30203a6c 	adr	x12, e087c39 <__BL31_END__+0x2dc39>
 e0474f0:	20782578 	.inst	0x20782578 ; undefined
 e0474f4:	7261000a 	.inst	0x7261000a ; undefined
 e0474f8:	72615f6d 	.inst	0x72615f6d ; undefined
 e0474fc:	735f6863 	.inst	0x735f6863 ; undefined
 e047500:	1e006376 	.inst	0x1e006376 ; undefined
 e047504:	4f206f4e 	.inst	0x4f206f4e ; undefined
 e047508:	45455450 	ssubwt	z16.h, z2.h, z5.b
 e04750c:	6f727020 	fcmla	v0.8h, v1.8h, v18.h[1], #270
 e047510:	65646976 	fnmls	z22.h, p2/m, z11.h, z4.h
 e047514:	79622064 	ldrh	w4, [x3, #4368]
 e047518:	324c4220 	.inst	0x324c4220 ; undefined
 e04751c:	6f6f6220 	umlsl2	v0.4s, v17.8h, v15.h[2]
 e047520:	6f6c2074 	umlal2	v20.4s, v3.8h, v12.h[2]
 e047524:	72656461 	.inst	0x72656461 ; undefined
 e047528:	6f42202c 	umlal2	v12.4s, v1.8h, v2.h[0]
 e04752c:	6e69746f 	uabd	v15.8h, v3.8h, v9.8h
 e047530:	65642067 	fmls	z7.h, p0/m, z3.h, z4.h
 e047534:	65636976 	fnmls	z22.h, p2/m, z11.h, z3.h
 e047538:	74697720 	.inst	0x74697720 ; undefined
 e04753c:	74756f68 	.inst	0x74756f68 ; undefined
 e047540:	54504f20 	b.eq	e0e7f24 <__BL31_END__+0x8df24>  // b.none
 e047544:	69204545 	stgp	x5, x17, [x10, #-1024]
 e047548:	6974696e 	ldpsw	x14, x26, [x11, #-96]
 e04754c:	7a696c61 	.inst	0x7a696c61 ; undefined
 e047550:	6f697461 	uqshl	v1.2d, v3.2d, #41
 e047554:	53202e6e 	.inst	0x53202e6e ; undefined
 e047558:	7360434d 	.inst	0x7360434d ; undefined
 e04755c:	73656420 	.inst	0x73656420 ; undefined
 e047560:	656e6974 	fnmls	z20.h, p2/m, z11.h, z14.h
 e047564:	6f662064 	umlal2	v4.4s, v3.8h, v6.h[2]
 e047568:	504f2072 	adr	x18, e0e5976 <__BL31_END__+0x8b976>
 e04756c:	20454554 	.inst	0x20454554 ; undefined
 e047570:	6c6c6977 	ldnp	d23, d26, [x11, #-320]
 e047574:	74657220 	.inst	0x74657220 ; undefined
 e047578:	206e7275 	.inst	0x206e7275 ; undefined
 e04757c:	5f434d53 	.inst	0x5f434d53 ; undefined
 e047580:	0a4b4e55 	and	w21, w18, w11, lsr #19
 e047584:	74706f00 	.inst	0x74706f00 ; undefined
 e047588:	5f646565 	.inst	0x5f646565 ; undefined
 e04758c:	00647473 	.inst	0x00647473 ; undefined
 e047590:	6574706f 	fnmls	z15.h, p4/m, z3.h, z20.h
 e047594:	665f6465 	.inst	0x665f6465 ; undefined
 e047598:	00747361 	.inst	0x00747361 ; undefined
 e04759c:	696e551e 	ldpsw	x30, x21, [x8, #-144]
 e0475a0:	656c706d 	fnmls	z13.h, p4/m, z3.h, z12.h
 e0475a4:	746e656d 	.inst	0x746e656d ; undefined
 e0475a8:	53206465 	.inst	0x53206465 ; undefined
 e0475ac:	646e6174 	.inst	0x646e6174 ; undefined
 e0475b0:	20647261 	.inst	0x20647261 ; undefined
 e0475b4:	76726553 	.inst	0x76726553 ; undefined
 e0475b8:	20656369 	.inst	0x20656369 ; undefined
 e0475bc:	6c6c6143 	ldnp	d3, d24, [x10, #-320]
 e0475c0:	7830203a 	ldeorh	w16, w26, [x1]
 e0475c4:	0a207825 	bic	w5, w1, w0, lsl #30
 e0475c8:	64747300 	.inst	0x64747300 ; undefined
 e0475cc:	6376735f 	.inst	0x6376735f ; undefined
 e0475d0:	52524500 	.inst	0x52524500 ; undefined
 e0475d4:	203a524f 	.inst	0x203a524f ; undefined
 e0475d8:	4e002020 	tbl	v0.16b, {v1.16b, v2.16b}, v0.16b
 e0475dc:	4349544f 	.inst	0x4349544f ; undefined
 e0475e0:	20203a45 	.inst	0x20203a45 ; undefined
 e0475e4:	52415700 	.inst	0x52415700 ; undefined
 e0475e8:	474e494e 	.inst	0x474e494e ; undefined
 e0475ec:	4900203a 	.inst	0x4900203a ; undefined
 e0475f0:	3a4f464e 	.inst	0x3a4f464e ; undefined
 e0475f4:	20202020 	.inst	0x20202020 ; undefined
 e0475f8:	52455600 	.inst	0x52455600 ; undefined
 e0475fc:	45534f42 	uaddwt	z2.h, z26.h, z19.b
 e047600:	4500203a 	.inst	0x4500203a ; undefined
 e047604:	5300334c 	ubfx	w12, w26, #0, #13
 e047608:	314c452d 	adds	w13, w9, #0x311, lsl #12
 e04760c:	324c4500 	.inst	0x324c4500 ; undefined
 e047610:	6e550a00 	.inst	0x6e550a00 ; undefined
 e047614:	646e6168 	.inst	0x646e6168 ; undefined
 e047618:	2064656c 	.inst	0x2064656c ; undefined
 e04761c:	65747845 	fnmls	z5.h, p6/m, z2.h, z20.h
 e047620:	6c616e72 	ldnp	d18, d27, [x19, #-496]
 e047624:	6f624120 	mls	v0.8h, v9.8h, v2.h[2]
 e047628:	72207472 	ands	w18, w3, #0x3fffffff
 e04762c:	69656365 	ldpsw	x5, x24, [x27, #-216]
 e047630:	20646576 	.inst	0x20646576 ; undefined
 e047634:	30206e6f 	adr	x15, e088401 <__BL31_END__+0x2e401>
 e047638:	786c2578 	.inst	0x786c2578 ; undefined
 e04763c:	6f726620 	sqshlu	v0.2d, v17.2d, #50
 e047640:	7325206d 	.inst	0x7325206d ; undefined
 e047644:	650a000a 	.inst	0x650a000a ; undefined
 e047648:	70656378 	adr	x24, e1122b7 <__BL31_END__+0xb82b7>
 e04764c:	6e6f6974 	.inst	0x6e6f6974 ; undefined
 e047650:	61657220 	.inst	0x61657220 ; undefined
 e047654:	3d6e6f73 	ldr	b19, [x27, #2971]
 e047658:	73207525 	.inst	0x73207525 ; undefined
 e04765c:	72646e79 	.inst	0x72646e79 ; undefined
 e047660:	3d656d6f 	ldr	b15, [x11, #2395]
 e047664:	6c257830 	stnp	d16, d30, [x1, #-432]
 e047668:	000a786c 	.inst	0x000a786c ; undefined
 e04766c:	616d6d0a 	.inst	0x616d6d0a ; undefined
 e047670:	64615f70 	.inst	0x64615f70 ; undefined
 e047674:	65725f64 	fnmla	z4.h, p7/m, z27.h, z18.h
 e047678:	6e6f6967 	.inst	0x6e6f6967 ; undefined
 e04767c:	6568635f 	fnmls	z31.h, p0/m, z26.h, z8.h
 e047680:	29286b63 	stp	w3, w26, [x27, #-192]
 e047684:	69616620 	ldpsw	x0, x25, [x17, #-248]
 e047688:	2e64656c 	umax	v12.4h, v11.4h, v4.4h
 e04768c:	72726520 	.inst	0x72726520 ; undefined
 e047690:	2520726f 	.inst	0x2520726f ; undefined
 e047694:	0a000a64 	and	w4, w19, w0, lsl #2
 e047698:	20746f4e 	.inst	0x20746f4e ; undefined
 e04769c:	756f6e65 	.inst	0x756f6e65 ; undefined
 e0476a0:	6d206867 	stp	d7, d26, [x3, #-512]
 e0476a4:	726f6d65 	.inst	0x726f6d65 ; undefined
 e0476a8:	6f742079 	umlal2	v25.4s, v3.8h, v4.h[3]
 e0476ac:	70616d20 	adr	x0, e10a453 <__BL31_END__+0xb0453>
 e0476b0:	67657220 	.inst	0x67657220 ; undefined
 e0476b4:	3a6e6f69 	.inst	0x3a6e6f69 ; undefined
 e0476b8:	4156200a 	.inst	0x4156200a ; undefined
 e0476bc:	2578303a 	whilerw	p10.h, x1, x24
 e0476c0:	2020786c 	.inst	0x2020786c ; undefined
 e0476c4:	303a4150 	adr	x16, e0bbeed <__BL31_END__+0x61eed>
 e0476c8:	6c6c2578 	ldnp	d24, d9, [x11, #-320]
 e0476cc:	73202078 	.inst	0x73202078 ; undefined
 e0476d0:	3a657a69 	.inst	0x3a657a69 ; undefined
 e0476d4:	7a257830 	.inst	0x7a257830 ; undefined
 e0476d8:	61202078 	.inst	0x61202078 ; undefined
 e0476dc:	3a727474 	.inst	0x3a727474 ; undefined
 e0476e0:	78257830 	strh	w16, [x1, x5, lsl #1]
 e0476e4:	 	.inst	0x4150000a ; undefined

000000000e0476e6 <panic_msg>:
 e0476e6:	494e4150 	.inst	0x494e4150 ; undefined
 e0476ea:	74612043 	.inst	0x74612043 ; undefined
 e0476ee:	20435020 	.inst	0x20435020 ; undefined
 e0476f2:	7830203a 	ldeorh	w16, w26, [x1]
 e0476f6:	00783000 	.inst	0x00783000 ; undefined
 e0476fa:	00000000 	.inst	0x00000000 ; undefined
	...

000000000e047700 <__svc_desc_arm_arch_svc>:
 e047700:	00010000 	.inst	0x00010000 ; undefined
 e047704:	00000000 	.inst	0x00000000 ; undefined
 e047708:	0e0474f6 	.inst	0x0e0474f6 ; undefined
	...
 e047718:	0e040194 	tbl	v20.8b, {v12.16b}, v4.8b
 e04771c:	00000000 	.inst	0x00000000 ; undefined

000000000e047720 <__svc_desc_opteed_std>:
 e047720:	00003f32 	.inst	0x00003f32 ; undefined
 e047724:	00000000 	.inst	0x00000000 ; undefined
 e047728:	0e047585 	.inst	0x0e047585 ; undefined
	...
 e047738:	0e04296c 	trn1	v12.8b, v11.8b, v4.8b
 e04773c:	00000000 	.inst	0x00000000 ; undefined

000000000e047740 <__svc_desc_opteed_fast>:
 e047740:	00013f32 	.inst	0x00013f32 ; undefined
 e047744:	00000000 	.inst	0x00000000 ; undefined
 e047748:	0e047590 	.inst	0x0e047590 ; undefined
 e04774c:	00000000 	.inst	0x00000000 ; undefined
 e047750:	0e0428e8 	trn1	v8.8b, v7.8b, v4.8b
 e047754:	00000000 	.inst	0x00000000 ; undefined
 e047758:	0e04296c 	trn1	v12.8b, v11.8b, v4.8b
 e04775c:	00000000 	.inst	0x00000000 ; undefined

000000000e047760 <__svc_desc_std_svc>:
 e047760:	00010404 	.inst	0x00010404 ; undefined
 e047764:	00000000 	.inst	0x00000000 ; undefined
 e047768:	0e0475c9 	.inst	0x0e0475c9 ; undefined
 e04776c:	00000000 	.inst	0x00000000 ; undefined
 e047770:	0e044bbc 	.inst	0x0e044bbc ; undefined
 e047774:	00000000 	.inst	0x00000000 ; undefined
 e047778:	0e044be0 	.inst	0x0e044be0 ; undefined
 e04777c:	00000000 	.inst	0x00000000 ; undefined

000000000e047780 <__CPU_OPS_START__>:
 e047780:	410fd0f0 	.inst	0x410fd0f0 ; undefined
	...
 e0477a8:	0e04032c 	tbl	v12.8b, {v25.16b}, v4.8b
 e0477ac:	00000000 	.inst	0x00000000 ; undefined
 e0477b0:	0e040314 	tbl	v20.8b, {v24.16b}, v4.8b
 e0477b4:	00000000 	.inst	0x00000000 ; undefined
 e0477b8:	410fd000 	.inst	0x410fd000 ; undefined
	...
 e0477e0:	0e04032c 	tbl	v12.8b, {v25.16b}, v4.8b
 e0477e4:	00000000 	.inst	0x00000000 ; undefined
 e0477e8:	0e040314 	tbl	v20.8b, {v24.16b}, v4.8b
 e0477ec:	00000000 	.inst	0x00000000 ; undefined
 e0477f0:	410fd030 	.inst	0x410fd030 ; undefined
 e0477f4:	00000000 	.inst	0x00000000 ; undefined
 e0477f8:	0e0405c0 	dup	v0.2s, v14.s[0]
	...
 e047818:	0e04057c 	dup	v28.2s, v11.s[0]
 e04781c:	00000000 	.inst	0x00000000 ; undefined
 e047820:	0e040558 	dup	v24.2s, v10.s[0]
 e047824:	00000000 	.inst	0x00000000 ; undefined
 e047828:	410fd070 	.inst	0x410fd070 ; undefined
 e04782c:	00000000 	.inst	0x00000000 ; undefined
 e047830:	0e040690 	dup	v16.2s, v20.s[0]
 e047834:	00000000 	.inst	0x00000000 ; undefined
 e047838:	0e0403b4 	tbl	v20.8b, {v29.16b}, v4.8b
	...
 e047850:	0e040614 	dup	v20.2s, v16.s[0]
 e047854:	00000000 	.inst	0x00000000 ; undefined
 e047858:	0e0405e8 	dup	v8.2s, v15.s[0]
 e04785c:	00000000 	.inst	0x00000000 ; undefined
 e047860:	410fd080 	.inst	0x410fd080 ; undefined
 e047864:	00000000 	.inst	0x00000000 ; undefined
 e047868:	0e040798 	dup	v24.2s, v28.s[0]
 e04786c:	00000000 	.inst	0x00000000 ; undefined
 e047870:	0e0403bc 	tbl	v28.8b, {v29.16b}, v4.8b
	...
 e047888:	0e040704 	dup	v4.2s, v24.s[0]
 e04788c:	00000000 	.inst	0x00000000 ; undefined
 e047890:	0e0406d4 	dup	v20.2s, v22.s[0]
 e047894:	00000000 	.inst	0x00000000 ; undefined
 e047898:	000f0510 	.inst	0x000f0510 ; undefined
	...
 e0478c0:	0e040f30 	dup	v16.2s, w25
 e0478c4:	00000000 	.inst	0x00000000 ; undefined
 e0478c8:	0e040f18 	dup	v24.2s, w24
 e0478cc:	00000000 	.inst	0x00000000 ; undefined

000000000e0478d0 <__cb_func_spe_drain_buffers_hookcm_entering_secure_world>:
 e0478d0:	0e044b38 	.inst	0x0e044b38 ; undefined
 e0478d4:	00000000 	.inst	0x00000000 ; undefined

000000000e0478d8 <__pubsub_cm_entering_normal_world_end>:
	...

Disassembly of section .data:

000000000e048000 <tf_xlat_ctx>:
 e048000:	ffffffff 	.inst	0xffffffff ; undefined
 e048004:	00000000 	.inst	0x00000000 ; undefined
 e048008:	ffffffff 	.inst	0xffffffff ; undefined
 e04800c:	00000000 	.inst	0x00000000 ; undefined
 e048010:	0e052bb0 	trn1	v16.8b, v29.8b, v5.8b
 e048014:	00000000 	.inst	0x00000000 ; undefined
 e048018:	0000000b 	.inst	0x0000000b ; undefined
 e04801c:	00000000 	.inst	0x00000000 ; undefined
 e048020:	0e053000 	tbx	v0.8b, {v0.16b, v1.16b}, v5.8b
 e048024:	00000000 	.inst	0x00000000 ; undefined
 e048028:	00000006 	.inst	0x00000006 ; undefined
 e04802c:	00000000 	.inst	0x00000000 ; undefined
 e048030:	0e052e40 	smov	w0, v18.b[2]
 e048034:	00000000 	.inst	0x00000000 ; undefined
 e048038:	00000004 	.inst	0x00000004 ; undefined
	...
 e048050:	00000001 	.inst	0x00000001 ; undefined
 e048054:	00000000 	.inst	0x00000000 ; undefined
 e048058:	ffffffff 	.inst	0xffffffff ; undefined
 e04805c:	00000000 	.inst	0x00000000 ; undefined

000000000e048060 <next_image_type>:
 e048060:	00000001 	.inst	0x00000001 ; undefined

000000000e048064 <max_log_level>:
 e048064:	0000001e 	.inst	0x0000001e ; undefined

000000000e048068 <power_domain_tree_desc>:
 e048068:	 	.inst	0x01040402 ; undefined

000000000e04806b <console_state>:
 e04806b:	地址 0x000000000e04806b 越界。


Disassembly of section stacks:

000000000e048080 <__STACKS_START__>:
	...

Disassembly of section .bss:

000000000e050080 <percpu_data>:
	...

000000000e050280 <psci_ns_context>:
	...

000000000e051580 <opteed_sp_context>:
	...

000000000e052980 <bl32_init>:
	...

000000000e052988 <intr_type_descs>:
	...

000000000e0529e8 <driver_data>:
	...

000000000e0529f0 <pl061_reg_base>:
	...

000000000e052a10 <ops>:
	...

000000000e052a18 <psci_cpu_pd_nodes>:
	...

000000000e052a98 <psci_plat_pm_ops>:
	...

000000000e052aa0 <psci_spd_pm>:
	...

000000000e052aa8 <bl32_image_ep_info>:
	...

000000000e052b00 <bl33_image_ep_info>:
	...

000000000e052b58 <optee_vector_table>:
	...

000000000e052b60 <console_list>:
	...

000000000e052b68 <console>:
	...

000000000e052b98 <mmu_cfg_params>:
	...

000000000e052bb0 <tf_mmap>:
	...

000000000e052d90 <psci_plat_core_count>:
 e052d90:	00000000 	.inst	0x00000000 ; undefined

000000000e052d94 <psci_caps>:
 e052d94:	00000000 	.inst	0x00000000 ; undefined

000000000e052d98 <opteed_rw>:
 e052d98:	00000000 	.inst	0x00000000 ; undefined

000000000e052d9c <rt_svc_descs_indices>:
	...

000000000e052e1c <psci_req_local_pwr_states>:
	...

000000000e052e40 <tf_base_xlat_table>:
	...

Disassembly of section xlat_table:

000000000e053000 <tf_xlat_tables>:
	...

Disassembly of section coherent_ram:

000000000e059000 <psci_locks>:
	...

000000000e059020 <psci_non_cpu_pd_nodes>:
	...

000000000e059040 <__COHERENT_RAM_END_UNALIGNED__>:
	...

Disassembly of section .comment:

0000000000000000 <.comment>:
   0:	3a434347 	ccmn	w26, w3, #0x7, mi  // mi = first
   4:	4e472820 	trn1	v0.8h, v1.8h, v7.8h
   8:	6f542055 	umlal2	v21.4s, v2.8h, v4.h[1]
   c:	68636c6f 	.inst	0x68636c6f ; undefined
  10:	206e6961 	.inst	0x206e6961 ; undefined
  14:	20726f66 	.inst	0x20726f66 ; undefined
  18:	20656874 	.inst	0x20656874 ; undefined
  1c:	72702d41 	.inst	0x72702d41 ; undefined
  20:	6c69666f 	ldnp	d15, d25, [x19, #-368]
  24:	72412065 	.inst	0x72412065 ; undefined
  28:	74696863 	.inst	0x74696863 ; undefined
  2c:	75746365 	.inst	0x75746365 ; undefined
  30:	31206572 	adds	w18, w11, #0x819
  34:	2d322e30 	stp	s16, s11, [x17, #-112]
  38:	30323032 	adr	x18, 6463d <CPU_ERRATA_FUNC+0x64605>
  3c:	2031312e 	.inst	0x2031312e ; undefined
  40:	6d726128 	ldp	d8, d24, [x9, #-224]
  44:	2e30312d 	usubw	v13.8h, v9.8h, v16.8b
  48:	29293631 	stp	w17, w13, [x17, #-184]
  4c:	2e303120 	usubw	v0.8h, v9.8h, v16.8b
  50:	20312e32 	.inst	0x20312e32 ; undefined
  54:	30323032 	adr	x18, 64659 <CPU_ERRATA_FUNC+0x64621>
  58:	33303131 	.inst	0x33303131 ; undefined
	...

Disassembly of section .debug_frame:

0000000000000000 <.debug_frame>:
       0:	0000000c 	.inst	0x0000000c ; undefined
       4:	ffffffff 	.inst	0xffffffff ; undefined
       8:	78040001 	sturh	w1, [x0, #64]
       c:	001f0c1e 	.inst	0x001f0c1e ; undefined
      10:	00000014 	.inst	0x00000014 ; undefined
      14:	00000000 	.inst	0x00000000 ; undefined
      18:	0e040000 	tbl	v0.8b, {v0.16b}, v4.8b
      1c:	00000000 	.inst	0x00000000 ; undefined
      20:	00000114 	.inst	0x00000114 ; undefined
      24:	00000000 	.inst	0x00000000 ; undefined
      28:	00000014 	.inst	0x00000014 ; undefined
      2c:	00000000 	.inst	0x00000000 ; undefined
      30:	0e040114 	tbl	v20.8b, {v8.16b}, v4.8b
      34:	00000000 	.inst	0x00000000 ; undefined
      38:	00000080 	.inst	0x00000080 ; undefined
      3c:	00000000 	.inst	0x00000000 ; undefined
      40:	0000000c 	.inst	0x0000000c ; undefined
      44:	ffffffff 	.inst	0xffffffff ; undefined
      48:	78040001 	sturh	w1, [x0, #64]
      4c:	001f0c1e 	.inst	0x001f0c1e ; undefined
      50:	00000014 	.inst	0x00000014 ; undefined
      54:	00000040 	.inst	0x00000040 ; undefined
      58:	0e040f54 	dup	v20.2s, w26
      5c:	00000000 	.inst	0x00000000 ; undefined
      60:	00000004 	.inst	0x00000004 ; undefined
      64:	00000000 	.inst	0x00000000 ; undefined
      68:	00000014 	.inst	0x00000014 ; undefined
      6c:	00000040 	.inst	0x00000040 ; undefined
	...
      78:	00000004 	.inst	0x00000004 ; undefined
      7c:	00000000 	.inst	0x00000000 ; undefined
      80:	0000000c 	.inst	0x0000000c ; undefined
      84:	ffffffff 	.inst	0xffffffff ; undefined
      88:	78040001 	sturh	w1, [x0, #64]
      8c:	001f0c1e 	.inst	0x001f0c1e ; undefined
      90:	00000014 	.inst	0x00000014 ; undefined
      94:	00000080 	.inst	0x00000080 ; undefined
	...
      a0:	0000000c 	.inst	0x0000000c ; undefined
      a4:	00000000 	.inst	0x00000000 ; undefined
      a8:	00000014 	.inst	0x00000014 ; undefined
      ac:	00000080 	.inst	0x00000080 ; undefined
      b0:	0e040c1c 	dup	v28.2s, w0
      b4:	00000000 	.inst	0x00000000 ; undefined
      b8:	00000078 	.inst	0x00000078 ; undefined
      bc:	00000000 	.inst	0x00000000 ; undefined
      c0:	00000014 	.inst	0x00000014 ; undefined
      c4:	00000080 	.inst	0x00000080 ; undefined
      c8:	0e040c00 	dup	v0.2s, w0
      cc:	00000000 	.inst	0x00000000 ; undefined
      d0:	0000001c 	.inst	0x0000001c ; undefined
      d4:	00000000 	.inst	0x00000000 ; undefined
      d8:	00000014 	.inst	0x00000014 ; undefined
      dc:	00000080 	.inst	0x00000080 ; undefined
      e0:	0e040840 	.inst	0x0e040840 ; undefined
      e4:	00000000 	.inst	0x00000000 ; undefined
      e8:	00000004 	.inst	0x00000004 ; undefined
      ec:	00000000 	.inst	0x00000000 ; undefined
      f0:	00000014 	.inst	0x00000014 ; undefined
      f4:	00000080 	.inst	0x00000080 ; undefined
      f8:	0e04083c 	.inst	0x0e04083c ; undefined
      fc:	00000000 	.inst	0x00000000 ; undefined
     100:	00000004 	.inst	0x00000004 ; undefined
     104:	00000000 	.inst	0x00000000 ; undefined
     108:	00000014 	.inst	0x00000014 ; undefined
     10c:	00000080 	.inst	0x00000080 ; undefined
     110:	0e04096c 	.inst	0x0e04096c ; undefined
     114:	00000000 	.inst	0x00000000 ; undefined
     118:	00000068 	.inst	0x00000068 ; undefined
     11c:	00000000 	.inst	0x00000000 ; undefined
     120:	0000000c 	.inst	0x0000000c ; undefined
     124:	ffffffff 	.inst	0xffffffff ; undefined
     128:	78040001 	sturh	w1, [x0, #64]
     12c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     130:	00000014 	.inst	0x00000014 ; undefined
     134:	00000120 	.inst	0x00000120 ; undefined
     138:	0e045800 	uzp2	v0.8b, v0.8b, v4.8b
     13c:	00000000 	.inst	0x00000000 ; undefined
     140:	00000004 	.inst	0x00000004 ; undefined
     144:	00000000 	.inst	0x00000000 ; undefined
     148:	00000014 	.inst	0x00000014 ; undefined
     14c:	00000120 	.inst	0x00000120 ; undefined
     150:	0e045880 	uzp2	v0.8b, v4.8b, v4.8b
     154:	00000000 	.inst	0x00000000 ; undefined
     158:	00000004 	.inst	0x00000004 ; undefined
     15c:	00000000 	.inst	0x00000000 ; undefined
     160:	00000014 	.inst	0x00000014 ; undefined
     164:	00000120 	.inst	0x00000120 ; undefined
     168:	0e045900 	uzp2	v0.8b, v8.8b, v4.8b
     16c:	00000000 	.inst	0x00000000 ; undefined
     170:	00000004 	.inst	0x00000004 ; undefined
     174:	00000000 	.inst	0x00000000 ; undefined
     178:	00000014 	.inst	0x00000014 ; undefined
     17c:	00000120 	.inst	0x00000120 ; undefined
     180:	0e045980 	uzp2	v0.8b, v12.8b, v4.8b
     184:	00000000 	.inst	0x00000000 ; undefined
     188:	00000004 	.inst	0x00000004 ; undefined
     18c:	00000000 	.inst	0x00000000 ; undefined
     190:	00000014 	.inst	0x00000014 ; undefined
     194:	00000120 	.inst	0x00000120 ; undefined
     198:	0e045a00 	uzp2	v0.8b, v16.8b, v4.8b
     19c:	00000000 	.inst	0x00000000 ; undefined
     1a0:	00000004 	.inst	0x00000004 ; undefined
     1a4:	00000000 	.inst	0x00000000 ; undefined
     1a8:	00000014 	.inst	0x00000014 ; undefined
     1ac:	00000120 	.inst	0x00000120 ; undefined
     1b0:	0e045a80 	uzp2	v0.8b, v20.8b, v4.8b
     1b4:	00000000 	.inst	0x00000000 ; undefined
     1b8:	00000004 	.inst	0x00000004 ; undefined
     1bc:	00000000 	.inst	0x00000000 ; undefined
     1c0:	00000014 	.inst	0x00000014 ; undefined
     1c4:	00000120 	.inst	0x00000120 ; undefined
     1c8:	0e045b00 	uzp2	v0.8b, v24.8b, v4.8b
     1cc:	00000000 	.inst	0x00000000 ; undefined
     1d0:	00000004 	.inst	0x00000004 ; undefined
     1d4:	00000000 	.inst	0x00000000 ; undefined
     1d8:	00000014 	.inst	0x00000014 ; undefined
     1dc:	00000120 	.inst	0x00000120 ; undefined
     1e0:	0e045b80 	uzp2	v0.8b, v28.8b, v4.8b
     1e4:	00000000 	.inst	0x00000000 ; undefined
     1e8:	00000014 	.inst	0x00000014 ; undefined
     1ec:	00000000 	.inst	0x00000000 ; undefined
     1f0:	00000014 	.inst	0x00000014 ; undefined
     1f4:	00000120 	.inst	0x00000120 ; undefined
     1f8:	0e045c00 	.inst	0x0e045c00 ; undefined
     1fc:	00000000 	.inst	0x00000000 ; undefined
     200:	0000003c 	.inst	0x0000003c ; undefined
     204:	00000000 	.inst	0x00000000 ; undefined
     208:	00000014 	.inst	0x00000014 ; undefined
     20c:	00000120 	.inst	0x00000120 ; undefined
     210:	0e045c80 	.inst	0x0e045c80 ; undefined
     214:	00000000 	.inst	0x00000000 ; undefined
     218:	00000070 	.inst	0x00000070 ; undefined
     21c:	00000000 	.inst	0x00000000 ; undefined
     220:	00000014 	.inst	0x00000014 ; undefined
     224:	00000120 	.inst	0x00000120 ; undefined
     228:	0e045d00 	.inst	0x0e045d00 ; undefined
     22c:	00000000 	.inst	0x00000000 ; undefined
     230:	00000070 	.inst	0x00000070 ; undefined
     234:	00000000 	.inst	0x00000000 ; undefined
     238:	00000014 	.inst	0x00000014 ; undefined
     23c:	00000120 	.inst	0x00000120 ; undefined
     240:	0e045d80 	.inst	0x0e045d80 ; undefined
     244:	00000000 	.inst	0x00000000 ; undefined
     248:	00000020 	.inst	0x00000020 ; undefined
     24c:	00000000 	.inst	0x00000000 ; undefined
     250:	00000014 	.inst	0x00000014 ; undefined
     254:	00000120 	.inst	0x00000120 ; undefined
     258:	0e045e00 	.inst	0x0e045e00 ; undefined
     25c:	00000000 	.inst	0x00000000 ; undefined
     260:	0000003c 	.inst	0x0000003c ; undefined
     264:	00000000 	.inst	0x00000000 ; undefined
     268:	00000014 	.inst	0x00000014 ; undefined
     26c:	00000120 	.inst	0x00000120 ; undefined
     270:	0e045e80 	.inst	0x0e045e80 ; undefined
     274:	00000000 	.inst	0x00000000 ; undefined
     278:	00000070 	.inst	0x00000070 ; undefined
     27c:	00000000 	.inst	0x00000000 ; undefined
     280:	00000014 	.inst	0x00000014 ; undefined
     284:	00000120 	.inst	0x00000120 ; undefined
     288:	0e045f00 	.inst	0x0e045f00 ; undefined
     28c:	00000000 	.inst	0x00000000 ; undefined
     290:	00000070 	.inst	0x00000070 ; undefined
     294:	00000000 	.inst	0x00000000 ; undefined
     298:	00000014 	.inst	0x00000014 ; undefined
     29c:	00000120 	.inst	0x00000120 ; undefined
     2a0:	0e045f80 	.inst	0x0e045f80 ; undefined
     2a4:	00000000 	.inst	0x00000000 ; undefined
     2a8:	00000020 	.inst	0x00000020 ; undefined
     2ac:	00000000 	.inst	0x00000000 ; undefined
     2b0:	00000014 	.inst	0x00000014 ; undefined
     2b4:	00000120 	.inst	0x00000120 ; undefined
     2b8:	0e041054 	tbx	v20.8b, {v2.16b}, v4.8b
     2bc:	00000000 	.inst	0x00000000 ; undefined
     2c0:	00000088 	.inst	0x00000088 ; undefined
     2c4:	00000000 	.inst	0x00000000 ; undefined
     2c8:	0000000c 	.inst	0x0000000c ; undefined
     2cc:	ffffffff 	.inst	0xffffffff ; undefined
     2d0:	78040001 	sturh	w1, [x0, #64]
     2d4:	001f0c1e 	.inst	0x001f0c1e ; undefined
     2d8:	00000014 	.inst	0x00000014 ; undefined
     2dc:	000002c8 	.inst	0x000002c8 ; undefined
     2e0:	0e04032c 	tbl	v12.8b, {v25.16b}, v4.8b
     2e4:	00000000 	.inst	0x00000000 ; undefined
     2e8:	00000034 	.inst	0x00000034 ; undefined
     2ec:	00000000 	.inst	0x00000000 ; undefined
     2f0:	00000014 	.inst	0x00000014 ; undefined
     2f4:	000002c8 	.inst	0x000002c8 ; undefined
     2f8:	0e040314 	tbl	v20.8b, {v24.16b}, v4.8b
     2fc:	00000000 	.inst	0x00000000 ; undefined
     300:	00000018 	.inst	0x00000018 ; undefined
     304:	00000000 	.inst	0x00000000 ; undefined
     308:	00000014 	.inst	0x00000014 ; undefined
     30c:	000002c8 	.inst	0x000002c8 ; undefined
	...
     318:	00000008 	.inst	0x00000008 ; undefined
     31c:	00000000 	.inst	0x00000000 ; undefined
     320:	0000000c 	.inst	0x0000000c ; undefined
     324:	ffffffff 	.inst	0xffffffff ; undefined
     328:	78040001 	sturh	w1, [x0, #64]
     32c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     330:	00000014 	.inst	0x00000014 ; undefined
     334:	00000320 	.inst	0x00000320 ; undefined
     338:	0e040594 	dup	v20.2s, v12.s[0]
     33c:	00000000 	.inst	0x00000000 ; undefined
     340:	00000014 	.inst	0x00000014 ; undefined
     344:	00000000 	.inst	0x00000000 ; undefined
     348:	00000014 	.inst	0x00000014 ; undefined
     34c:	00000320 	.inst	0x00000320 ; undefined
     350:	0e0405a8 	dup	v8.2s, v13.s[0]
     354:	00000000 	.inst	0x00000000 ; undefined
     358:	00000018 	.inst	0x00000018 ; undefined
     35c:	00000000 	.inst	0x00000000 ; undefined
     360:	00000014 	.inst	0x00000014 ; undefined
     364:	00000320 	.inst	0x00000320 ; undefined
	...
     370:	00000008 	.inst	0x00000008 ; undefined
     374:	00000000 	.inst	0x00000000 ; undefined
     378:	00000014 	.inst	0x00000014 ; undefined
     37c:	00000320 	.inst	0x00000320 ; undefined
	...
     388:	00000008 	.inst	0x00000008 ; undefined
     38c:	00000000 	.inst	0x00000000 ; undefined
     390:	00000014 	.inst	0x00000014 ; undefined
     394:	00000320 	.inst	0x00000320 ; undefined
	...
     3a0:	00000020 	.inst	0x00000020 ; undefined
     3a4:	00000000 	.inst	0x00000000 ; undefined
     3a8:	00000014 	.inst	0x00000014 ; undefined
     3ac:	00000320 	.inst	0x00000320 ; undefined
	...
     3b8:	00000008 	.inst	0x00000008 ; undefined
     3bc:	00000000 	.inst	0x00000000 ; undefined
     3c0:	00000014 	.inst	0x00000014 ; undefined
     3c4:	00000320 	.inst	0x00000320 ; undefined
	...
     3d0:	00000008 	.inst	0x00000008 ; undefined
     3d4:	00000000 	.inst	0x00000000 ; undefined
     3d8:	00000014 	.inst	0x00000014 ; undefined
     3dc:	00000320 	.inst	0x00000320 ; undefined
     3e0:	0e0402dc 	tbl	v28.8b, {v22.16b}, v4.8b
     3e4:	00000000 	.inst	0x00000000 ; undefined
     3e8:	0000001c 	.inst	0x0000001c ; undefined
     3ec:	00000000 	.inst	0x00000000 ; undefined
     3f0:	00000014 	.inst	0x00000014 ; undefined
     3f4:	00000320 	.inst	0x00000320 ; undefined
     3f8:	0e0403e4 	tbl	v4.8b, {v31.16b}, v4.8b
     3fc:	00000000 	.inst	0x00000000 ; undefined
     400:	00000008 	.inst	0x00000008 ; undefined
     404:	00000000 	.inst	0x00000000 ; undefined
     408:	00000014 	.inst	0x00000014 ; undefined
     40c:	00000320 	.inst	0x00000320 ; undefined
	...
     418:	0000001c 	.inst	0x0000001c ; undefined
     41c:	00000000 	.inst	0x00000000 ; undefined
     420:	00000014 	.inst	0x00000014 ; undefined
     424:	00000320 	.inst	0x00000320 ; undefined
	...
     430:	00000008 	.inst	0x00000008 ; undefined
     434:	00000000 	.inst	0x00000000 ; undefined
     438:	00000014 	.inst	0x00000014 ; undefined
     43c:	00000320 	.inst	0x00000320 ; undefined
	...
     448:	00000024 	.inst	0x00000024 ; undefined
     44c:	00000000 	.inst	0x00000000 ; undefined
     450:	00000014 	.inst	0x00000014 ; undefined
     454:	00000320 	.inst	0x00000320 ; undefined
	...
     460:	00000024 	.inst	0x00000024 ; undefined
     464:	00000000 	.inst	0x00000000 ; undefined
     468:	00000014 	.inst	0x00000014 ; undefined
     46c:	00000320 	.inst	0x00000320 ; undefined
	...
     478:	00000008 	.inst	0x00000008 ; undefined
     47c:	00000000 	.inst	0x00000000 ; undefined
     480:	00000014 	.inst	0x00000014 ; undefined
     484:	00000320 	.inst	0x00000320 ; undefined
     488:	0e0405c0 	dup	v0.2s, v14.s[0]
     48c:	00000000 	.inst	0x00000000 ; undefined
     490:	00000028 	.inst	0x00000028 ; undefined
     494:	00000000 	.inst	0x00000000 ; undefined
     498:	00000014 	.inst	0x00000014 ; undefined
     49c:	00000320 	.inst	0x00000320 ; undefined
     4a0:	0e04057c 	dup	v28.2s, v11.s[0]
     4a4:	00000000 	.inst	0x00000000 ; undefined
     4a8:	00000018 	.inst	0x00000018 ; undefined
     4ac:	00000000 	.inst	0x00000000 ; undefined
     4b0:	00000014 	.inst	0x00000014 ; undefined
     4b4:	00000320 	.inst	0x00000320 ; undefined
     4b8:	0e040558 	dup	v24.2s, v10.s[0]
     4bc:	00000000 	.inst	0x00000000 ; undefined
     4c0:	00000024 	.inst	0x00000024 ; undefined
     4c4:	00000000 	.inst	0x00000000 ; undefined
     4c8:	00000014 	.inst	0x00000014 ; undefined
     4cc:	00000320 	.inst	0x00000320 ; undefined
	...
     4d8:	00000018 	.inst	0x00000018 ; undefined
     4dc:	00000000 	.inst	0x00000000 ; undefined
     4e0:	0000000c 	.inst	0x0000000c ; undefined
     4e4:	ffffffff 	.inst	0xffffffff ; undefined
     4e8:	78040001 	sturh	w1, [x0, #64]
     4ec:	001f0c1e 	.inst	0x001f0c1e ; undefined
     4f0:	00000014 	.inst	0x00000014 ; undefined
     4f4:	000004e0 	.inst	0x000004e0 ; undefined
     4f8:	0e040634 	dup	v20.2s, v17.s[0]
     4fc:	00000000 	.inst	0x00000000 ; undefined
     500:	00000014 	.inst	0x00000014 ; undefined
     504:	00000000 	.inst	0x00000000 ; undefined
     508:	00000014 	.inst	0x00000014 ; undefined
     50c:	000004e0 	.inst	0x000004e0 ; undefined
     510:	0e04065c 	dup	v28.2s, v18.s[0]
     514:	00000000 	.inst	0x00000000 ; undefined
     518:	00000024 	.inst	0x00000024 ; undefined
     51c:	00000000 	.inst	0x00000000 ; undefined
     520:	00000014 	.inst	0x00000014 ; undefined
     524:	000004e0 	.inst	0x000004e0 ; undefined
     528:	0e040680 	dup	v0.2s, v20.s[0]
     52c:	00000000 	.inst	0x00000000 ; undefined
     530:	00000010 	.inst	0x00000010 ; undefined
     534:	00000000 	.inst	0x00000000 ; undefined
     538:	00000014 	.inst	0x00000014 ; undefined
     53c:	000004e0 	.inst	0x000004e0 ; undefined
     540:	0e040648 	dup	v8.2s, v18.s[0]
     544:	00000000 	.inst	0x00000000 ; undefined
     548:	00000014 	.inst	0x00000014 ; undefined
     54c:	00000000 	.inst	0x00000000 ; undefined
     550:	00000014 	.inst	0x00000014 ; undefined
     554:	000004e0 	.inst	0x000004e0 ; undefined
	...
     560:	0000001c 	.inst	0x0000001c ; undefined
     564:	00000000 	.inst	0x00000000 ; undefined
     568:	00000014 	.inst	0x00000014 ; undefined
     56c:	000004e0 	.inst	0x000004e0 ; undefined
	...
     578:	00000008 	.inst	0x00000008 ; undefined
     57c:	00000000 	.inst	0x00000000 ; undefined
     580:	00000014 	.inst	0x00000014 ; undefined
     584:	000004e0 	.inst	0x000004e0 ; undefined
	...
     590:	00000008 	.inst	0x00000008 ; undefined
     594:	00000000 	.inst	0x00000000 ; undefined
     598:	00000014 	.inst	0x00000014 ; undefined
     59c:	000004e0 	.inst	0x000004e0 ; undefined
	...
     5a8:	0000001c 	.inst	0x0000001c ; undefined
     5ac:	00000000 	.inst	0x00000000 ; undefined
     5b0:	00000014 	.inst	0x00000014 ; undefined
     5b4:	000004e0 	.inst	0x000004e0 ; undefined
	...
     5c0:	00000008 	.inst	0x00000008 ; undefined
     5c4:	00000000 	.inst	0x00000000 ; undefined
     5c8:	00000014 	.inst	0x00000014 ; undefined
     5cc:	000004e0 	.inst	0x000004e0 ; undefined
	...
     5d8:	00000020 	.inst	0x00000020 ; undefined
     5dc:	00000000 	.inst	0x00000000 ; undefined
     5e0:	00000014 	.inst	0x00000014 ; undefined
     5e4:	000004e0 	.inst	0x000004e0 ; undefined
	...
     5f0:	00000008 	.inst	0x00000008 ; undefined
     5f4:	00000000 	.inst	0x00000000 ; undefined
     5f8:	00000014 	.inst	0x00000014 ; undefined
     5fc:	000004e0 	.inst	0x000004e0 ; undefined
	...
     608:	00000008 	.inst	0x00000008 ; undefined
     60c:	00000000 	.inst	0x00000000 ; undefined
     610:	00000014 	.inst	0x00000014 ; undefined
     614:	000004e0 	.inst	0x000004e0 ; undefined
     618:	0e0402f8 	tbl	v24.8b, {v23.16b}, v4.8b
     61c:	00000000 	.inst	0x00000000 ; undefined
     620:	0000001c 	.inst	0x0000001c ; undefined
     624:	00000000 	.inst	0x00000000 ; undefined
     628:	00000014 	.inst	0x00000014 ; undefined
     62c:	000004e0 	.inst	0x000004e0 ; undefined
     630:	0e0403dc 	tbl	v28.8b, {v30.16b}, v4.8b
     634:	00000000 	.inst	0x00000000 ; undefined
     638:	00000008 	.inst	0x00000008 ; undefined
     63c:	00000000 	.inst	0x00000000 ; undefined
     640:	00000014 	.inst	0x00000014 ; undefined
     644:	000004e0 	.inst	0x000004e0 ; undefined
	...
     650:	0000001c 	.inst	0x0000001c ; undefined
     654:	00000000 	.inst	0x00000000 ; undefined
     658:	00000014 	.inst	0x00000014 ; undefined
     65c:	000004e0 	.inst	0x000004e0 ; undefined
	...
     668:	00000008 	.inst	0x00000008 ; undefined
     66c:	00000000 	.inst	0x00000000 ; undefined
     670:	00000014 	.inst	0x00000014 ; undefined
     674:	000004e0 	.inst	0x000004e0 ; undefined
	...
     680:	0000001c 	.inst	0x0000001c ; undefined
     684:	00000000 	.inst	0x00000000 ; undefined
     688:	00000014 	.inst	0x00000014 ; undefined
     68c:	000004e0 	.inst	0x000004e0 ; undefined
	...
     698:	00000008 	.inst	0x00000008 ; undefined
     69c:	00000000 	.inst	0x00000000 ; undefined
     6a0:	00000014 	.inst	0x00000014 ; undefined
     6a4:	000004e0 	.inst	0x000004e0 ; undefined
	...
     6b0:	00000020 	.inst	0x00000020 ; undefined
     6b4:	00000000 	.inst	0x00000000 ; undefined
     6b8:	00000014 	.inst	0x00000014 ; undefined
     6bc:	000004e0 	.inst	0x000004e0 ; undefined
	...
     6c8:	00000008 	.inst	0x00000008 ; undefined
     6cc:	00000000 	.inst	0x00000000 ; undefined
     6d0:	00000014 	.inst	0x00000014 ; undefined
     6d4:	000004e0 	.inst	0x000004e0 ; undefined
	...
     6e0:	0000001c 	.inst	0x0000001c ; undefined
     6e4:	00000000 	.inst	0x00000000 ; undefined
     6e8:	00000014 	.inst	0x00000014 ; undefined
     6ec:	000004e0 	.inst	0x000004e0 ; undefined
	...
     6f8:	00000008 	.inst	0x00000008 ; undefined
     6fc:	00000000 	.inst	0x00000000 ; undefined
     700:	00000014 	.inst	0x00000014 ; undefined
     704:	000004e0 	.inst	0x000004e0 ; undefined
	...
     710:	0000001c 	.inst	0x0000001c ; undefined
     714:	00000000 	.inst	0x00000000 ; undefined
     718:	00000014 	.inst	0x00000014 ; undefined
     71c:	000004e0 	.inst	0x000004e0 ; undefined
	...
     728:	00000008 	.inst	0x00000008 ; undefined
     72c:	00000000 	.inst	0x00000000 ; undefined
     730:	00000014 	.inst	0x00000014 ; undefined
     734:	000004e0 	.inst	0x000004e0 ; undefined
	...
     740:	0000001c 	.inst	0x0000001c ; undefined
     744:	00000000 	.inst	0x00000000 ; undefined
     748:	00000014 	.inst	0x00000014 ; undefined
     74c:	000004e0 	.inst	0x000004e0 ; undefined
	...
     758:	00000008 	.inst	0x00000008 ; undefined
     75c:	00000000 	.inst	0x00000000 ; undefined
     760:	00000014 	.inst	0x00000014 ; undefined
     764:	000004e0 	.inst	0x000004e0 ; undefined
     768:	0e0403b4 	tbl	v20.8b, {v29.16b}, v4.8b
     76c:	00000000 	.inst	0x00000000 ; undefined
     770:	00000008 	.inst	0x00000008 ; undefined
     774:	00000000 	.inst	0x00000000 ; undefined
     778:	00000014 	.inst	0x00000014 ; undefined
     77c:	000004e0 	.inst	0x000004e0 ; undefined
	...
     788:	00000008 	.inst	0x00000008 ; undefined
     78c:	00000000 	.inst	0x00000000 ; undefined
     790:	00000014 	.inst	0x00000014 ; undefined
     794:	000004e0 	.inst	0x000004e0 ; undefined
	...
     7a0:	00000008 	.inst	0x00000008 ; undefined
     7a4:	00000000 	.inst	0x00000000 ; undefined
     7a8:	00000014 	.inst	0x00000014 ; undefined
     7ac:	000004e0 	.inst	0x000004e0 ; undefined
     7b0:	0e040690 	dup	v16.2s, v20.s[0]
     7b4:	00000000 	.inst	0x00000000 ; undefined
     7b8:	00000044 	.inst	0x00000044 ; undefined
     7bc:	00000000 	.inst	0x00000000 ; undefined
     7c0:	00000014 	.inst	0x00000014 ; undefined
     7c4:	000004e0 	.inst	0x000004e0 ; undefined
     7c8:	0e040614 	dup	v20.2s, v16.s[0]
     7cc:	00000000 	.inst	0x00000000 ; undefined
     7d0:	00000020 	.inst	0x00000020 ; undefined
     7d4:	00000000 	.inst	0x00000000 ; undefined
     7d8:	00000014 	.inst	0x00000014 ; undefined
     7dc:	000004e0 	.inst	0x000004e0 ; undefined
     7e0:	0e0405e8 	dup	v8.2s, v15.s[0]
     7e4:	00000000 	.inst	0x00000000 ; undefined
     7e8:	0000002c 	.inst	0x0000002c ; undefined
     7ec:	00000000 	.inst	0x00000000 ; undefined
     7f0:	00000014 	.inst	0x00000014 ; undefined
     7f4:	000004e0 	.inst	0x000004e0 ; undefined
	...
     800:	00000014 	.inst	0x00000014 ; undefined
     804:	00000000 	.inst	0x00000000 ; undefined
     808:	0000000c 	.inst	0x0000000c ; undefined
     80c:	ffffffff 	.inst	0xffffffff ; undefined
     810:	78040001 	sturh	w1, [x0, #64]
     814:	001f0c1e 	.inst	0x001f0c1e ; undefined
     818:	00000014 	.inst	0x00000014 ; undefined
     81c:	00000808 	.inst	0x00000808 ; undefined
     820:	0e040728 	dup	v8.2s, v25.s[0]
     824:	00000000 	.inst	0x00000000 ; undefined
     828:	00000014 	.inst	0x00000014 ; undefined
     82c:	00000000 	.inst	0x00000000 ; undefined
     830:	00000014 	.inst	0x00000014 ; undefined
     834:	00000808 	.inst	0x00000808 ; undefined
     838:	0e040768 	dup	v8.2s, v27.s[0]
     83c:	00000000 	.inst	0x00000000 ; undefined
     840:	00000020 	.inst	0x00000020 ; undefined
     844:	00000000 	.inst	0x00000000 ; undefined
     848:	00000014 	.inst	0x00000014 ; undefined
     84c:	00000808 	.inst	0x00000808 ; undefined
     850:	0e040750 	dup	v16.2s, v26.s[0]
     854:	00000000 	.inst	0x00000000 ; undefined
     858:	00000018 	.inst	0x00000018 ; undefined
     85c:	00000000 	.inst	0x00000000 ; undefined
     860:	00000014 	.inst	0x00000014 ; undefined
     864:	00000808 	.inst	0x00000808 ; undefined
     868:	0e040788 	dup	v8.2s, v28.s[0]
     86c:	00000000 	.inst	0x00000000 ; undefined
     870:	00000010 	.inst	0x00000010 ; undefined
     874:	00000000 	.inst	0x00000000 ; undefined
     878:	00000014 	.inst	0x00000014 ; undefined
     87c:	00000808 	.inst	0x00000808 ; undefined
     880:	0e04073c 	dup	v28.2s, v25.s[0]
     884:	00000000 	.inst	0x00000000 ; undefined
     888:	00000014 	.inst	0x00000014 ; undefined
     88c:	00000000 	.inst	0x00000000 ; undefined
     890:	00000014 	.inst	0x00000014 ; undefined
     894:	00000808 	.inst	0x00000808 ; undefined
	...
     8a0:	0000001c 	.inst	0x0000001c ; undefined
     8a4:	00000000 	.inst	0x00000000 ; undefined
     8a8:	00000014 	.inst	0x00000014 ; undefined
     8ac:	00000808 	.inst	0x00000808 ; undefined
	...
     8b8:	00000008 	.inst	0x00000008 ; undefined
     8bc:	00000000 	.inst	0x00000000 ; undefined
     8c0:	00000014 	.inst	0x00000014 ; undefined
     8c4:	00000808 	.inst	0x00000808 ; undefined
     8c8:	0e0403bc 	tbl	v28.8b, {v29.16b}, v4.8b
     8cc:	00000000 	.inst	0x00000000 ; undefined
     8d0:	00000020 	.inst	0x00000020 ; undefined
     8d4:	00000000 	.inst	0x00000000 ; undefined
     8d8:	00000014 	.inst	0x00000014 ; undefined
     8dc:	00000808 	.inst	0x00000808 ; undefined
	...
     8e8:	00000008 	.inst	0x00000008 ; undefined
     8ec:	00000000 	.inst	0x00000000 ; undefined
     8f0:	00000014 	.inst	0x00000014 ; undefined
     8f4:	00000808 	.inst	0x00000808 ; undefined
	...
     900:	00000008 	.inst	0x00000008 ; undefined
     904:	00000000 	.inst	0x00000000 ; undefined
     908:	00000014 	.inst	0x00000014 ; undefined
     90c:	00000808 	.inst	0x00000808 ; undefined
     910:	0e040798 	dup	v24.2s, v28.s[0]
     914:	00000000 	.inst	0x00000000 ; undefined
     918:	0000004c 	.inst	0x0000004c ; undefined
     91c:	00000000 	.inst	0x00000000 ; undefined
     920:	00000014 	.inst	0x00000014 ; undefined
     924:	00000808 	.inst	0x00000808 ; undefined
     928:	0e040704 	dup	v4.2s, v24.s[0]
     92c:	00000000 	.inst	0x00000000 ; undefined
     930:	00000024 	.inst	0x00000024 ; undefined
     934:	00000000 	.inst	0x00000000 ; undefined
     938:	00000014 	.inst	0x00000014 ; undefined
     93c:	00000808 	.inst	0x00000808 ; undefined
     940:	0e0406d4 	dup	v20.2s, v22.s[0]
     944:	00000000 	.inst	0x00000000 ; undefined
     948:	00000030 	.inst	0x00000030 ; undefined
     94c:	00000000 	.inst	0x00000000 ; undefined
     950:	00000014 	.inst	0x00000014 ; undefined
     954:	00000808 	.inst	0x00000808 ; undefined
	...
     960:	00000014 	.inst	0x00000014 ; undefined
     964:	00000000 	.inst	0x00000000 ; undefined
     968:	0000000c 	.inst	0x0000000c ; undefined
     96c:	ffffffff 	.inst	0xffffffff ; undefined
     970:	78040001 	sturh	w1, [x0, #64]
     974:	001f0c1e 	.inst	0x001f0c1e ; undefined
     978:	00000014 	.inst	0x00000014 ; undefined
     97c:	00000968 	.inst	0x00000968 ; undefined
     980:	0e040f58 	dup	v24.2s, w26
     984:	00000000 	.inst	0x00000000 ; undefined
     988:	00000020 	.inst	0x00000020 ; undefined
     98c:	00000000 	.inst	0x00000000 ; undefined
     990:	00000014 	.inst	0x00000014 ; undefined
     994:	00000968 	.inst	0x00000968 ; undefined
     998:	0e040e78 	dup	v24.2s, w19
     99c:	00000000 	.inst	0x00000000 ; undefined
     9a0:	00000024 	.inst	0x00000024 ; undefined
     9a4:	00000000 	.inst	0x00000000 ; undefined
     9a8:	00000014 	.inst	0x00000014 ; undefined
     9ac:	00000968 	.inst	0x00000968 ; undefined
     9b0:	0e040d20 	dup	v0.2s, w9
     9b4:	00000000 	.inst	0x00000000 ; undefined
     9b8:	00000020 	.inst	0x00000020 ; undefined
     9bc:	00000000 	.inst	0x00000000 ; undefined
     9c0:	00000014 	.inst	0x00000014 ; undefined
     9c4:	00000968 	.inst	0x00000968 ; undefined
     9c8:	0e040ccc 	dup	v12.2s, w6
     9cc:	00000000 	.inst	0x00000000 ; undefined
     9d0:	00000040 	.inst	0x00000040 ; undefined
     9d4:	00000000 	.inst	0x00000000 ; undefined
     9d8:	00000014 	.inst	0x00000014 ; undefined
     9dc:	00000968 	.inst	0x00000968 ; undefined
     9e0:	0e0407e4 	dup	v4.2s, v31.s[0]
     9e4:	00000000 	.inst	0x00000000 ; undefined
     9e8:	00000010 	.inst	0x00000010 ; undefined
     9ec:	00000000 	.inst	0x00000000 ; undefined
     9f0:	00000014 	.inst	0x00000014 ; undefined
     9f4:	00000968 	.inst	0x00000968 ; undefined
     9f8:	0e0407f4 	dup	v20.2s, v31.s[0]
     9fc:	00000000 	.inst	0x00000000 ; undefined
     a00:	00000014 	.inst	0x00000014 ; undefined
     a04:	00000000 	.inst	0x00000000 ; undefined
     a08:	00000014 	.inst	0x00000014 ; undefined
     a0c:	00000968 	.inst	0x00000968 ; undefined
	...
     a18:	00000014 	.inst	0x00000014 ; undefined
     a1c:	00000000 	.inst	0x00000000 ; undefined
     a20:	00000014 	.inst	0x00000014 ; undefined
     a24:	00000968 	.inst	0x00000968 ; undefined
	...
     a30:	00000024 	.inst	0x00000024 ; undefined
     a34:	00000000 	.inst	0x00000000 ; undefined
     a38:	00000014 	.inst	0x00000014 ; undefined
     a3c:	00000968 	.inst	0x00000968 ; undefined
     a40:	0e0403ec 	tbl	v12.8b, {v31.16b}, v4.8b
     a44:	00000000 	.inst	0x00000000 ; undefined
     a48:	00000020 	.inst	0x00000020 ; undefined
     a4c:	00000000 	.inst	0x00000000 ; undefined
     a50:	00000014 	.inst	0x00000014 ; undefined
     a54:	00000968 	.inst	0x00000968 ; undefined
	...
     a60:	00000010 	.inst	0x00000010 ; undefined
     a64:	00000000 	.inst	0x00000000 ; undefined
     a68:	0000000c 	.inst	0x0000000c ; undefined
     a6c:	ffffffff 	.inst	0xffffffff ; undefined
     a70:	78040001 	sturh	w1, [x0, #64]
     a74:	001f0c1e 	.inst	0x001f0c1e ; undefined
     a78:	00000014 	.inst	0x00000014 ; undefined
     a7c:	00000a68 	.inst	0x00000a68 ; undefined
     a80:	0e040f30 	dup	v16.2s, w25
     a84:	00000000 	.inst	0x00000000 ; undefined
     a88:	00000024 	.inst	0x00000024 ; undefined
     a8c:	00000000 	.inst	0x00000000 ; undefined
     a90:	00000014 	.inst	0x00000014 ; undefined
     a94:	00000a68 	.inst	0x00000a68 ; undefined
     a98:	0e040f18 	dup	v24.2s, w24
     a9c:	00000000 	.inst	0x00000000 ; undefined
     aa0:	00000018 	.inst	0x00000018 ; undefined
     aa4:	00000000 	.inst	0x00000000 ; undefined
     aa8:	00000014 	.inst	0x00000014 ; undefined
     aac:	00000a68 	.inst	0x00000a68 ; undefined
	...
     ab8:	00000008 	.inst	0x00000008 ; undefined
     abc:	00000000 	.inst	0x00000000 ; undefined
     ac0:	0000000c 	.inst	0x0000000c ; undefined
     ac4:	ffffffff 	.inst	0xffffffff ; undefined
     ac8:	78040001 	sturh	w1, [x0, #64]
     acc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     ad0:	00000014 	.inst	0x00000014 ; undefined
     ad4:	00000ac0 	.inst	0x00000ac0 ; undefined
     ad8:	0e046000 	tbl	v0.8b, {v0.16b-v3.16b}, v4.8b
     adc:	00000000 	.inst	0x00000000 ; undefined
     ae0:	00000004 	.inst	0x00000004 ; undefined
     ae4:	00000000 	.inst	0x00000000 ; undefined
     ae8:	00000014 	.inst	0x00000014 ; undefined
     aec:	00000ac0 	.inst	0x00000ac0 ; undefined
     af0:	0e046080 	tbl	v0.8b, {v4.16b-v7.16b}, v4.8b
     af4:	00000000 	.inst	0x00000000 ; undefined
     af8:	00000004 	.inst	0x00000004 ; undefined
     afc:	00000000 	.inst	0x00000000 ; undefined
     b00:	00000014 	.inst	0x00000014 ; undefined
     b04:	00000ac0 	.inst	0x00000ac0 ; undefined
     b08:	0e046100 	tbl	v0.8b, {v8.16b-v11.16b}, v4.8b
     b0c:	00000000 	.inst	0x00000000 ; undefined
     b10:	00000004 	.inst	0x00000004 ; undefined
     b14:	00000000 	.inst	0x00000000 ; undefined
     b18:	00000014 	.inst	0x00000014 ; undefined
     b1c:	00000ac0 	.inst	0x00000ac0 ; undefined
     b20:	0e046180 	tbl	v0.8b, {v12.16b-v15.16b}, v4.8b
     b24:	00000000 	.inst	0x00000000 ; undefined
     b28:	00000004 	.inst	0x00000004 ; undefined
     b2c:	00000000 	.inst	0x00000000 ; undefined
     b30:	00000014 	.inst	0x00000014 ; undefined
     b34:	00000ac0 	.inst	0x00000ac0 ; undefined
     b38:	0e046200 	tbl	v0.8b, {v16.16b-v19.16b}, v4.8b
     b3c:	00000000 	.inst	0x00000000 ; undefined
     b40:	00000004 	.inst	0x00000004 ; undefined
     b44:	00000000 	.inst	0x00000000 ; undefined
     b48:	00000014 	.inst	0x00000014 ; undefined
     b4c:	00000ac0 	.inst	0x00000ac0 ; undefined
     b50:	0e046280 	tbl	v0.8b, {v20.16b-v23.16b}, v4.8b
     b54:	00000000 	.inst	0x00000000 ; undefined
     b58:	00000004 	.inst	0x00000004 ; undefined
     b5c:	00000000 	.inst	0x00000000 ; undefined
     b60:	00000014 	.inst	0x00000014 ; undefined
     b64:	00000ac0 	.inst	0x00000ac0 ; undefined
     b68:	0e046300 	tbl	v0.8b, {v24.16b-v27.16b}, v4.8b
     b6c:	00000000 	.inst	0x00000000 ; undefined
     b70:	00000004 	.inst	0x00000004 ; undefined
     b74:	00000000 	.inst	0x00000000 ; undefined
     b78:	00000014 	.inst	0x00000014 ; undefined
     b7c:	00000ac0 	.inst	0x00000ac0 ; undefined
     b80:	0e046380 	tbl	v0.8b, {v28.16b-v31.16b}, v4.8b
     b84:	00000000 	.inst	0x00000000 ; undefined
     b88:	00000004 	.inst	0x00000004 ; undefined
     b8c:	00000000 	.inst	0x00000000 ; undefined
     b90:	00000014 	.inst	0x00000014 ; undefined
     b94:	00000ac0 	.inst	0x00000ac0 ; undefined
     b98:	0e046400 	.inst	0x0e046400 ; undefined
     b9c:	00000000 	.inst	0x00000000 ; undefined
     ba0:	0000004c 	.inst	0x0000004c ; undefined
     ba4:	00000000 	.inst	0x00000000 ; undefined
     ba8:	00000014 	.inst	0x00000014 ; undefined
     bac:	00000ac0 	.inst	0x00000ac0 ; undefined
     bb0:	0e046480 	.inst	0x0e046480 ; undefined
     bb4:	00000000 	.inst	0x00000000 ; undefined
     bb8:	00000028 	.inst	0x00000028 ; undefined
     bbc:	00000000 	.inst	0x00000000 ; undefined
     bc0:	00000014 	.inst	0x00000014 ; undefined
     bc4:	00000ac0 	.inst	0x00000ac0 ; undefined
     bc8:	0e046500 	.inst	0x0e046500 ; undefined
     bcc:	00000000 	.inst	0x00000000 ; undefined
     bd0:	00000028 	.inst	0x00000028 ; undefined
     bd4:	00000000 	.inst	0x00000000 ; undefined
     bd8:	00000014 	.inst	0x00000014 ; undefined
     bdc:	00000ac0 	.inst	0x00000ac0 ; undefined
     be0:	0e046580 	.inst	0x0e046580 ; undefined
     be4:	00000000 	.inst	0x00000000 ; undefined
     be8:	00000028 	.inst	0x00000028 ; undefined
     bec:	00000000 	.inst	0x00000000 ; undefined
     bf0:	00000014 	.inst	0x00000014 ; undefined
     bf4:	00000ac0 	.inst	0x00000ac0 ; undefined
     bf8:	0e046600 	.inst	0x0e046600 ; undefined
     bfc:	00000000 	.inst	0x00000000 ; undefined
     c00:	0000004c 	.inst	0x0000004c ; undefined
     c04:	00000000 	.inst	0x00000000 ; undefined
     c08:	00000014 	.inst	0x00000014 ; undefined
     c0c:	00000ac0 	.inst	0x00000ac0 ; undefined
     c10:	0e046680 	.inst	0x0e046680 ; undefined
     c14:	00000000 	.inst	0x00000000 ; undefined
     c18:	00000028 	.inst	0x00000028 ; undefined
     c1c:	00000000 	.inst	0x00000000 ; undefined
     c20:	00000014 	.inst	0x00000014 ; undefined
     c24:	00000ac0 	.inst	0x00000ac0 ; undefined
     c28:	0e046700 	.inst	0x0e046700 ; undefined
     c2c:	00000000 	.inst	0x00000000 ; undefined
     c30:	00000028 	.inst	0x00000028 ; undefined
     c34:	00000000 	.inst	0x00000000 ; undefined
     c38:	00000014 	.inst	0x00000014 ; undefined
     c3c:	00000ac0 	.inst	0x00000ac0 ; undefined
     c40:	0e046780 	.inst	0x0e046780 ; undefined
     c44:	00000000 	.inst	0x00000000 ; undefined
     c48:	00000028 	.inst	0x00000028 ; undefined
     c4c:	00000000 	.inst	0x00000000 ; undefined
     c50:	0000000c 	.inst	0x0000000c ; undefined
     c54:	ffffffff 	.inst	0xffffffff ; undefined
     c58:	78040001 	sturh	w1, [x0, #64]
     c5c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     c60:	00000014 	.inst	0x00000014 ; undefined
     c64:	00000c50 	.inst	0x00000c50 ; undefined
     c68:	0e040aa0 	.inst	0x0e040aa0 ; undefined
     c6c:	00000000 	.inst	0x00000000 ; undefined
     c70:	000000cc 	.inst	0x000000cc ; undefined
     c74:	00000000 	.inst	0x00000000 ; undefined
     c78:	00000014 	.inst	0x00000014 ; undefined
     c7c:	00000c50 	.inst	0x00000c50 ; undefined
     c80:	0e0409d4 	.inst	0x0e0409d4 ; undefined
     c84:	00000000 	.inst	0x00000000 ; undefined
     c88:	000000cc 	.inst	0x000000cc ; undefined
     c8c:	00000000 	.inst	0x00000000 ; undefined
     c90:	00000014 	.inst	0x00000014 ; undefined
     c94:	00000c50 	.inst	0x00000c50 ; undefined
     c98:	0e040fe0 	dup	v0.2s, wzr
     c9c:	00000000 	.inst	0x00000000 ; undefined
     ca0:	00000074 	.inst	0x00000074 ; undefined
     ca4:	00000000 	.inst	0x00000000 ; undefined
     ca8:	00000014 	.inst	0x00000014 ; undefined
     cac:	00000c50 	.inst	0x00000c50 ; undefined
     cb0:	0e040f78 	dup	v24.2s, w27
     cb4:	00000000 	.inst	0x00000000 ; undefined
     cb8:	00000068 	.inst	0x00000068 ; undefined
     cbc:	00000000 	.inst	0x00000000 ; undefined
     cc0:	00000014 	.inst	0x00000014 ; undefined
     cc4:	00000c50 	.inst	0x00000c50 ; undefined
	...
     cd0:	00000034 	.inst	0x00000034 ; undefined
     cd4:	00000000 	.inst	0x00000000 ; undefined
     cd8:	00000014 	.inst	0x00000014 ; undefined
     cdc:	00000c50 	.inst	0x00000c50 ; undefined
     ce0:	0e040b6c 	.inst	0x0e040b6c ; undefined
     ce4:	00000000 	.inst	0x00000000 ; undefined
     ce8:	0000003c 	.inst	0x0000003c ; undefined
     cec:	00000000 	.inst	0x00000000 ; undefined
     cf0:	0000000c 	.inst	0x0000000c ; undefined
     cf4:	ffffffff 	.inst	0xffffffff ; undefined
     cf8:	78040001 	sturh	w1, [x0, #64]
     cfc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     d00:	00000014 	.inst	0x00000014 ; undefined
     d04:	00000cf0 	.inst	0x00000cf0 ; undefined
     d08:	0e040d0c 	dup	v12.2s, w8
     d0c:	00000000 	.inst	0x00000000 ; undefined
     d10:	00000014 	.inst	0x00000014 ; undefined
     d14:	00000000 	.inst	0x00000000 ; undefined
     d18:	00000014 	.inst	0x00000014 ; undefined
     d1c:	00000cf0 	.inst	0x00000cf0 ; undefined
     d20:	0e0402c4 	tbl	v4.8b, {v22.16b}, v4.8b
     d24:	00000000 	.inst	0x00000000 ; undefined
     d28:	00000018 	.inst	0x00000018 ; undefined
     d2c:	00000000 	.inst	0x00000000 ; undefined
     d30:	0000000c 	.inst	0x0000000c ; undefined
     d34:	ffffffff 	.inst	0xffffffff ; undefined
     d38:	78040001 	sturh	w1, [x0, #64]
     d3c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     d40:	00000014 	.inst	0x00000014 ; undefined
     d44:	00000d30 	.inst	0x00000d30 ; undefined
     d48:	0e0410dc 	tbx	v28.8b, {v6.16b}, v4.8b
     d4c:	00000000 	.inst	0x00000000 ; undefined
     d50:	00000020 	.inst	0x00000020 ; undefined
     d54:	00000000 	.inst	0x00000000 ; undefined
     d58:	00000014 	.inst	0x00000014 ; undefined
     d5c:	00000d30 	.inst	0x00000d30 ; undefined
     d60:	0e0410fc 	tbx	v28.8b, {v7.16b}, v4.8b
     d64:	00000000 	.inst	0x00000000 ; undefined
     d68:	00000008 	.inst	0x00000008 ; undefined
     d6c:	00000000 	.inst	0x00000000 ; undefined
     d70:	0000000c 	.inst	0x0000000c ; undefined
     d74:	ffffffff 	.inst	0xffffffff ; undefined
     d78:	78040001 	sturh	w1, [x0, #64]
     d7c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     d80:	00000014 	.inst	0x00000014 ; undefined
     d84:	00000d70 	.inst	0x00000d70 ; undefined
     d88:	0e040e9c 	dup	v28.2s, w20
     d8c:	00000000 	.inst	0x00000000 ; undefined
     d90:	0000003c 	.inst	0x0000003c ; undefined
     d94:	00000000 	.inst	0x00000000 ; undefined
     d98:	00000014 	.inst	0x00000014 ; undefined
     d9c:	00000d70 	.inst	0x00000d70 ; undefined
     da0:	0e040ed8 	dup	v24.2s, w22
     da4:	00000000 	.inst	0x00000000 ; undefined
     da8:	00000034 	.inst	0x00000034 ; undefined
     dac:	00000000 	.inst	0x00000000 ; undefined
     db0:	00000014 	.inst	0x00000014 ; undefined
     db4:	00000d70 	.inst	0x00000d70 ; undefined
     db8:	0e040f0c 	dup	v12.2s, w24
     dbc:	00000000 	.inst	0x00000000 ; undefined
     dc0:	0000000c 	.inst	0x0000000c ; undefined
     dc4:	00000000 	.inst	0x00000000 ; undefined
     dc8:	0000000c 	.inst	0x0000000c ; undefined
     dcc:	ffffffff 	.inst	0xffffffff ; undefined
     dd0:	78040001 	sturh	w1, [x0, #64]
     dd4:	001f0c1e 	.inst	0x001f0c1e ; undefined
     dd8:	00000014 	.inst	0x00000014 ; undefined
     ddc:	00000dc8 	.inst	0x00000dc8 ; undefined
     de0:	0e040dec 	dup	v12.2s, w15
     de4:	00000000 	.inst	0x00000000 ; undefined
     de8:	0000001c 	.inst	0x0000001c ; undefined
     dec:	00000000 	.inst	0x00000000 ; undefined
     df0:	00000014 	.inst	0x00000014 ; undefined
     df4:	00000dc8 	.inst	0x00000dc8 ; undefined
     df8:	0e040e68 	dup	v8.2s, w19
     dfc:	00000000 	.inst	0x00000000 ; undefined
     e00:	00000010 	.inst	0x00000010 ; undefined
     e04:	00000000 	.inst	0x00000000 ; undefined
     e08:	0000000c 	.inst	0x0000000c ; undefined
     e0c:	ffffffff 	.inst	0xffffffff ; undefined
     e10:	78040001 	sturh	w1, [x0, #64]
     e14:	001f0c1e 	.inst	0x001f0c1e ; undefined
     e18:	00000014 	.inst	0x00000014 ; undefined
     e1c:	00000e08 	.inst	0x00000e08 ; undefined
     e20:	0e040e10 	dup	v16.2s, w16
     e24:	00000000 	.inst	0x00000000 ; undefined
     e28:	00000008 	.inst	0x00000008 ; undefined
     e2c:	00000000 	.inst	0x00000000 ; undefined
     e30:	00000014 	.inst	0x00000014 ; undefined
     e34:	00000e08 	.inst	0x00000e08 ; undefined
     e38:	0e040e20 	dup	v0.2s, w17
     e3c:	00000000 	.inst	0x00000000 ; undefined
     e40:	00000010 	.inst	0x00000010 ; undefined
     e44:	00000000 	.inst	0x00000000 ; undefined
     e48:	00000014 	.inst	0x00000014 ; undefined
     e4c:	00000e08 	.inst	0x00000e08 ; undefined
	...
     e58:	00000014 	.inst	0x00000014 ; undefined
     e5c:	00000000 	.inst	0x00000000 ; undefined
     e60:	00000014 	.inst	0x00000014 ; undefined
     e64:	00000e08 	.inst	0x00000e08 ; undefined
     e68:	0e040e34 	dup	v20.2s, w17
     e6c:	00000000 	.inst	0x00000000 ; undefined
     e70:	00000034 	.inst	0x00000034 ; undefined
     e74:	00000000 	.inst	0x00000000 ; undefined
     e78:	00000014 	.inst	0x00000014 ; undefined
     e7c:	00000e08 	.inst	0x00000e08 ; undefined
	...
     e88:	00000008 	.inst	0x00000008 ; undefined
     e8c:	00000000 	.inst	0x00000000 ; undefined
     e90:	00000014 	.inst	0x00000014 ; undefined
     e94:	00000e08 	.inst	0x00000e08 ; undefined
	...
     ea0:	00000004 	.inst	0x00000004 ; undefined
     ea4:	00000000 	.inst	0x00000000 ; undefined
     ea8:	00000014 	.inst	0x00000014 ; undefined
     eac:	00000e08 	.inst	0x00000e08 ; undefined
     eb0:	0e040dcc 	dup	v12.2s, w14
     eb4:	00000000 	.inst	0x00000000 ; undefined
     eb8:	00000014 	.inst	0x00000014 ; undefined
     ebc:	00000000 	.inst	0x00000000 ; undefined
     ec0:	00000014 	.inst	0x00000014 ; undefined
     ec4:	00000e08 	.inst	0x00000e08 ; undefined
     ec8:	0e040de0 	dup	v0.2s, w15
     ecc:	00000000 	.inst	0x00000000 ; undefined
     ed0:	00000008 	.inst	0x00000008 ; undefined
     ed4:	00000000 	.inst	0x00000000 ; undefined
     ed8:	00000014 	.inst	0x00000014 ; undefined
     edc:	00000e08 	.inst	0x00000e08 ; undefined
     ee0:	0e040dc4 	dup	v4.2s, w14
     ee4:	00000000 	.inst	0x00000000 ; undefined
     ee8:	00000008 	.inst	0x00000008 ; undefined
     eec:	00000000 	.inst	0x00000000 ; undefined
     ef0:	0000000c 	.inst	0x0000000c ; undefined
     ef4:	ffffffff 	.inst	0xffffffff ; undefined
     ef8:	78040001 	sturh	w1, [x0, #64]
     efc:	001f0c1e 	.inst	0x001f0c1e ; undefined
     f00:	00000014 	.inst	0x00000014 ; undefined
     f04:	00000ef0 	.inst	0x00000ef0 ; undefined
     f08:	0e040d78 	dup	v24.2s, w11
     f0c:	00000000 	.inst	0x00000000 ; undefined
     f10:	00000028 	.inst	0x00000028 ; undefined
     f14:	00000000 	.inst	0x00000000 ; undefined
     f18:	00000014 	.inst	0x00000014 ; undefined
     f1c:	00000ef0 	.inst	0x00000ef0 ; undefined
     f20:	0e040da0 	dup	v0.2s, w13
     f24:	00000000 	.inst	0x00000000 ; undefined
     f28:	00000024 	.inst	0x00000024 ; undefined
     f2c:	00000000 	.inst	0x00000000 ; undefined
     f30:	0000000c 	.inst	0x0000000c ; undefined
     f34:	ffffffff 	.inst	0xffffffff ; undefined
     f38:	78040001 	sturh	w1, [x0, #64]
     f3c:	001f0c1e 	.inst	0x001f0c1e ; undefined
     f40:	00000014 	.inst	0x00000014 ; undefined
     f44:	00000f30 	.inst	0x00000f30 ; undefined
     f48:	0e040398 	tbl	v24.8b, {v28.16b}, v4.8b
     f4c:	00000000 	.inst	0x00000000 ; undefined
     f50:	00000018 	.inst	0x00000018 ; undefined
     f54:	00000000 	.inst	0x00000000 ; undefined
     f58:	00000014 	.inst	0x00000014 ; undefined
     f5c:	00000f30 	.inst	0x00000f30 ; undefined
     f60:	0e040360 	tbl	v0.8b, {v27.16b}, v4.8b
     f64:	00000000 	.inst	0x00000000 ; undefined
     f68:	00000030 	.inst	0x00000030 ; undefined
     f6c:	00000000 	.inst	0x00000000 ; undefined
     f70:	00000014 	.inst	0x00000014 ; undefined
     f74:	00000f30 	.inst	0x00000f30 ; undefined
     f78:	0e040390 	tbl	v16.8b, {v28.16b}, v4.8b
     f7c:	00000000 	.inst	0x00000000 ; undefined
     f80:	00000008 	.inst	0x00000008 ; undefined
     f84:	00000000 	.inst	0x00000000 ; undefined
     f88:	00000014 	.inst	0x00000014 ; undefined
     f8c:	00000f30 	.inst	0x00000f30 ; undefined
     f90:	0e04093c 	.inst	0x0e04093c ; undefined
     f94:	00000000 	.inst	0x00000000 ; undefined
     f98:	00000030 	.inst	0x00000030 ; undefined
     f9c:	00000000 	.inst	0x00000000 ; undefined
     fa0:	0000000c 	.inst	0x0000000c ; undefined
     fa4:	ffffffff 	.inst	0xffffffff ; undefined
     fa8:	78040001 	sturh	w1, [x0, #64]
     fac:	001f0c1e 	.inst	0x001f0c1e ; undefined
     fb0:	00000014 	.inst	0x00000014 ; undefined
     fb4:	00000fa0 	.inst	0x00000fa0 ; undefined
     fb8:	0e040c94 	dup	v20.2s, w4
     fbc:	00000000 	.inst	0x00000000 ; undefined
     fc0:	00000038 	.inst	0x00000038 ; undefined
     fc4:	00000000 	.inst	0x00000000 ; undefined
     fc8:	00000014 	.inst	0x00000014 ; undefined
     fcc:	00000fa0 	.inst	0x00000fa0 ; undefined
     fd0:	0e04040c 	dup	v12.2s, v0.s[0]
     fd4:	00000000 	.inst	0x00000000 ; undefined
     fd8:	00000038 	.inst	0x00000038 ; undefined
     fdc:	00000000 	.inst	0x00000000 ; undefined
     fe0:	00000014 	.inst	0x00000014 ; undefined
     fe4:	00000fa0 	.inst	0x00000fa0 ; undefined
     fe8:	0e040d40 	dup	v0.2s, w10
     fec:	00000000 	.inst	0x00000000 ; undefined
     ff0:	00000038 	.inst	0x00000038 ; undefined
     ff4:	00000000 	.inst	0x00000000 ; undefined
     ff8:	00000014 	.inst	0x00000014 ; undefined
     ffc:	00000fa0 	.inst	0x00000fa0 ; undefined
    1000:	0e040860 	.inst	0x0e040860 ; undefined
    1004:	00000000 	.inst	0x00000000 ; undefined
    1008:	0000007c 	.inst	0x0000007c ; undefined
    100c:	00000000 	.inst	0x00000000 ; undefined
    1010:	00000014 	.inst	0x00000014 ; undefined
    1014:	00000fa0 	.inst	0x00000fa0 ; undefined
	...
    1020:	00000014 	.inst	0x00000014 ; undefined
    1024:	00000000 	.inst	0x00000000 ; undefined
    1028:	00000014 	.inst	0x00000014 ; undefined
    102c:	00000fa0 	.inst	0x00000fa0 ; undefined
    1030:	0e040808 	.inst	0x0e040808 ; undefined
    1034:	00000000 	.inst	0x00000000 ; undefined
    1038:	00000014 	.inst	0x00000014 ; undefined
    103c:	00000000 	.inst	0x00000000 ; undefined
    1040:	00000014 	.inst	0x00000014 ; undefined
    1044:	00000fa0 	.inst	0x00000fa0 ; undefined
    1048:	0e04081c 	.inst	0x0e04081c ; undefined
    104c:	00000000 	.inst	0x00000000 ; undefined
    1050:	00000010 	.inst	0x00000010 ; undefined
    1054:	00000000 	.inst	0x00000000 ; undefined
    1058:	00000014 	.inst	0x00000014 ; undefined
    105c:	00000fa0 	.inst	0x00000fa0 ; undefined
    1060:	0e04082c 	.inst	0x0e04082c ; undefined
    1064:	00000000 	.inst	0x00000000 ; undefined
    1068:	00000010 	.inst	0x00000010 ; undefined
    106c:	00000000 	.inst	0x00000000 ; undefined
    1070:	00000014 	.inst	0x00000014 ; undefined
    1074:	00000fa0 	.inst	0x00000fa0 ; undefined
	...
    1080:	00000010 	.inst	0x00000010 ; undefined
    1084:	00000000 	.inst	0x00000000 ; undefined
    1088:	0000000c 	.inst	0x0000000c ; undefined
    108c:	ffffffff 	.inst	0xffffffff ; undefined
    1090:	78040001 	sturh	w1, [x0, #64]
    1094:	001f0c1e 	.inst	0x001f0c1e ; undefined
    1098:	00000014 	.inst	0x00000014 ; undefined
    109c:	00001088 	.inst	0x00001088 ; undefined
	...
    10a8:	00000004 	.inst	0x00000004 ; undefined
    10ac:	00000000 	.inst	0x00000000 ; undefined
    10b0:	00000014 	.inst	0x00000014 ; undefined
    10b4:	00001088 	.inst	0x00001088 ; undefined
    10b8:	0e041104 	tbx	v4.8b, {v8.16b}, v4.8b
    10bc:	00000000 	.inst	0x00000000 ; undefined
    10c0:	00000008 	.inst	0x00000008 ; undefined
    10c4:	00000000 	.inst	0x00000000 ; undefined
    10c8:	00000014 	.inst	0x00000014 ; undefined
    10cc:	00001088 	.inst	0x00001088 ; undefined
    10d0:	0e04110c 	tbx	v12.8b, {v8.16b}, v4.8b
    10d4:	00000000 	.inst	0x00000000 ; undefined
    10d8:	000000e8 	.inst	0x000000e8 ; undefined
    10dc:	00000000 	.inst	0x00000000 ; undefined
    10e0:	00000014 	.inst	0x00000014 ; undefined
    10e4:	00001088 	.inst	0x00001088 ; undefined
	...
    10f0:	00000030 	.inst	0x00000030 ; undefined
    10f4:	00000000 	.inst	0x00000000 ; undefined
    10f8:	00000014 	.inst	0x00000014 ; undefined
    10fc:	00001088 	.inst	0x00001088 ; undefined
    1100:	0e040844 	.inst	0x0e040844 ; undefined
    1104:	00000000 	.inst	0x00000000 ; undefined
    1108:	0000001c 	.inst	0x0000001c ; undefined
    110c:	00000000 	.inst	0x00000000 ; undefined
    1110:	00000014 	.inst	0x00000014 ; undefined
    1114:	00001088 	.inst	0x00001088 ; undefined
	...
    1120:	00000008 	.inst	0x00000008 ; undefined
    1124:	00000000 	.inst	0x00000000 ; undefined
    1128:	00000014 	.inst	0x00000014 ; undefined
    112c:	00001088 	.inst	0x00001088 ; undefined
	...
    1138:	0000001c 	.inst	0x0000001c ; undefined
    113c:	00000000 	.inst	0x00000000 ; undefined
    1140:	00000014 	.inst	0x00000014 ; undefined
    1144:	00001088 	.inst	0x00001088 ; undefined
	...
    1150:	00000008 	.inst	0x00000008 ; undefined
    1154:	00000000 	.inst	0x00000000 ; undefined
    1158:	00000014 	.inst	0x00000014 ; undefined
    115c:	00001088 	.inst	0x00001088 ; undefined
	...
    1168:	00000098 	.inst	0x00000098 ; undefined
    116c:	00000000 	.inst	0x00000000 ; undefined
    1170:	0000000c 	.inst	0x0000000c ; undefined
    1174:	ffffffff 	.inst	0xffffffff ; undefined
    1178:	78040001 	sturh	w1, [x0, #64]
    117c:	001f0c1e 	.inst	0x001f0c1e ; undefined
    1180:	00000014 	.inst	0x00000014 ; undefined
    1184:	00001170 	.inst	0x00001170 ; undefined
	...
    1190:	00000004 	.inst	0x00000004 ; undefined
    1194:	00000000 	.inst	0x00000000 ; undefined
    1198:	00000014 	.inst	0x00000014 ; undefined
    119c:	00001170 	.inst	0x00001170 ; undefined
    11a0:	0e040e30 	dup	v16.2s, w17
    11a4:	00000000 	.inst	0x00000000 ; undefined
    11a8:	00000004 	.inst	0x00000004 ; undefined
    11ac:	00000000 	.inst	0x00000000 ; undefined
    11b0:	00000014 	.inst	0x00000014 ; undefined
    11b4:	00001170 	.inst	0x00001170 ; undefined
    11b8:	0e040de8 	dup	v8.2s, w15
    11bc:	00000000 	.inst	0x00000000 ; undefined
    11c0:	00000004 	.inst	0x00000004 ; undefined
    11c4:	00000000 	.inst	0x00000000 ; undefined
    11c8:	00000014 	.inst	0x00000014 ; undefined
    11cc:	00001170 	.inst	0x00001170 ; undefined
	...
    11d8:	00000004 	.inst	0x00000004 ; undefined
    11dc:	00000000 	.inst	0x00000000 ; undefined
    11e0:	00000014 	.inst	0x00000014 ; undefined
    11e4:	00001170 	.inst	0x00001170 ; undefined
    11e8:	0e040e18 	dup	v24.2s, w16
    11ec:	00000000 	.inst	0x00000000 ; undefined
    11f0:	00000008 	.inst	0x00000008 ; undefined
    11f4:	00000000 	.inst	0x00000000 ; undefined
    11f8:	00000014 	.inst	0x00000014 ; undefined
    11fc:	00001170 	.inst	0x00001170 ; undefined
    1200:	0e0403b0 	tbl	v16.8b, {v29.16b}, v4.8b
    1204:	00000000 	.inst	0x00000000 ; undefined
    1208:	00000004 	.inst	0x00000004 ; undefined
    120c:	00000000 	.inst	0x00000000 ; undefined
    1210:	00000014 	.inst	0x00000014 ; undefined
    1214:	00001170 	.inst	0x00001170 ; undefined
	...
    1220:	00000004 	.inst	0x00000004 ; undefined
    1224:	00000000 	.inst	0x00000000 ; undefined
    1228:	00000014 	.inst	0x00000014 ; undefined
    122c:	00001170 	.inst	0x00001170 ; undefined
	...
    1238:	00000004 	.inst	0x00000004 ; undefined
    123c:	00000000 	.inst	0x00000000 ; undefined
    1240:	00000014 	.inst	0x00000014 ; undefined
    1244:	00001170 	.inst	0x00001170 ; undefined
    1248:	0e040e08 	dup	v8.2s, w16
    124c:	00000000 	.inst	0x00000000 ; undefined
    1250:	00000004 	.inst	0x00000004 ; undefined
    1254:	00000000 	.inst	0x00000000 ; undefined
    1258:	00000014 	.inst	0x00000014 ; undefined
    125c:	00001170 	.inst	0x00001170 ; undefined
    1260:	0e040e0c 	dup	v12.2s, w16
    1264:	00000000 	.inst	0x00000000 ; undefined
    1268:	00000004 	.inst	0x00000004 ; undefined
    126c:	00000000 	.inst	0x00000000 ; undefined
    1270:	0000000c 	.inst	0x0000000c ; undefined
    1274:	ffffffff 	.inst	0xffffffff ; undefined
    1278:	78040001 	sturh	w1, [x0, #64]
    127c:	001f0c1e 	.inst	0x001f0c1e ; undefined
    1280:	00000014 	.inst	0x00000014 ; undefined
    1284:	00001270 	.inst	0x00001270 ; undefined
    1288:	0e04046c 	dup	v12.2s, v3.s[0]
    128c:	00000000 	.inst	0x00000000 ; undefined
    1290:	00000058 	.inst	0x00000058 ; undefined
    1294:	00000000 	.inst	0x00000000 ; undefined
    1298:	00000014 	.inst	0x00000014 ; undefined
    129c:	00001270 	.inst	0x00001270 ; undefined
    12a0:	0e040504 	dup	v4.2s, v8.s[0]
    12a4:	00000000 	.inst	0x00000000 ; undefined
    12a8:	00000054 	.inst	0x00000054 ; undefined
    12ac:	00000000 	.inst	0x00000000 ; undefined
    12b0:	00000014 	.inst	0x00000014 ; undefined
    12b4:	00001270 	.inst	0x00001270 ; undefined
    12b8:	0e0404c4 	dup	v4.2s, v6.s[0]
    12bc:	00000000 	.inst	0x00000000 ; undefined
    12c0:	00000028 	.inst	0x00000028 ; undefined
    12c4:	00000000 	.inst	0x00000000 ; undefined
    12c8:	00000014 	.inst	0x00000014 ; undefined
    12cc:	00001270 	.inst	0x00001270 ; undefined
    12d0:	0e0404fc 	dup	v28.2s, v7.s[0]
    12d4:	00000000 	.inst	0x00000000 ; undefined
    12d8:	00000008 	.inst	0x00000008 ; undefined
    12dc:	00000000 	.inst	0x00000000 ; undefined
    12e0:	00000014 	.inst	0x00000014 ; undefined
    12e4:	00001270 	.inst	0x00001270 ; undefined
    12e8:	0e040450 	dup	v16.2s, v2.s[0]
    12ec:	00000000 	.inst	0x00000000 ; undefined
    12f0:	0000001c 	.inst	0x0000001c ; undefined
    12f4:	00000000 	.inst	0x00000000 ; undefined
    12f8:	00000014 	.inst	0x00000014 ; undefined
    12fc:	00001270 	.inst	0x00001270 ; undefined
    1300:	0e0404f4 	dup	v20.2s, v7.s[0]
    1304:	00000000 	.inst	0x00000000 ; undefined
    1308:	00000008 	.inst	0x00000008 ; undefined
    130c:	00000000 	.inst	0x00000000 ; undefined
    1310:	00000014 	.inst	0x00000014 ; undefined
    1314:	00001270 	.inst	0x00001270 ; undefined
    1318:	0e040444 	dup	v4.2s, v2.s[0]
    131c:	00000000 	.inst	0x00000000 ; undefined
    1320:	0000000c 	.inst	0x0000000c ; undefined
    1324:	00000000 	.inst	0x00000000 ; undefined
    1328:	00000014 	.inst	0x00000014 ; undefined
    132c:	00001270 	.inst	0x00001270 ; undefined
    1330:	0e0404ec 	dup	v12.2s, v7.s[0]
    1334:	00000000 	.inst	0x00000000 ; undefined
    1338:	00000008 	.inst	0x00000008 ; undefined
    133c:	00000000 	.inst	0x00000000 ; undefined
    1340:	0000000c 	.inst	0x0000000c ; undefined
    1344:	ffffffff 	.inst	0xffffffff ; undefined
    1348:	78040001 	sturh	w1, [x0, #64]
    134c:	001f0c1e 	.inst	0x001f0c1e ; undefined
    1350:	00000014 	.inst	0x00000014 ; undefined
    1354:	00001340 	.inst	0x00001340 ; undefined
	...
    1360:	00000058 	.inst	0x00000058 ; undefined
    1364:	00000000 	.inst	0x00000000 ; undefined
    1368:	00000014 	.inst	0x00000014 ; undefined
    136c:	00001340 	.inst	0x00001340 ; undefined
	...
    1378:	00000058 	.inst	0x00000058 ; undefined
    137c:	00000000 	.inst	0x00000000 ; undefined
    1380:	00000014 	.inst	0x00000014 ; undefined
    1384:	00001340 	.inst	0x00001340 ; undefined
    1388:	0e040ba8 	.inst	0x0e040ba8 ; undefined
    138c:	00000000 	.inst	0x00000000 ; undefined
    1390:	00000058 	.inst	0x00000058 ; undefined
    1394:	00000000 	.inst	0x00000000 ; undefined
