Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Dec 23 15:46:21 2025
| Host         : LAPTOP-9C9D7G8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 307 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: sc/clk_cnt_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: tone_active_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1311 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.605        0.000                      0                  450        0.113        0.000                      0                  450        4.500        0.000                       0                   327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.605        0.000                      0                  450        0.113        0.000                      0                  450        4.500        0.000                       0                   327  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 2.676ns (49.532%)  route 2.727ns (50.468%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  noteGen_00/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    noteGen_00/clk_cnt_reg[16]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.548 r  noteGen_00/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.548    noteGen_00/clk_cnt_reg[20]_i_1_n_6
    SLICE_X4Y35          FDCE                                         r  noteGen_00/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.512    14.853    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  noteGen_00/clk_cnt_reg[21]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.062    15.153    noteGen_00/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 2.565ns (48.473%)  route 2.727ns (51.527%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.214 r  noteGen_00/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.214    noteGen_00/clk_cnt_reg[16]_i_1_n_0
    SLICE_X4Y35          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.437 r  noteGen_00/clk_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.437    noteGen_00/clk_cnt_reg[20]_i_1_n_7
    SLICE_X4Y35          FDCE                                         r  noteGen_00/clk_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.512    14.853    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y35          FDCE                                         r  noteGen_00/clk_cnt_reg[20]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.062    15.153    noteGen_00/clk_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.289ns  (logic 2.562ns (48.444%)  route 2.727ns (51.556%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.434 r  noteGen_00/clk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.434    noteGen_00/clk_cnt_reg[16]_i_1_n_6
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[17]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.062    15.152    noteGen_00/clk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.541ns (48.238%)  route 2.727ns (51.762%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  noteGen_00/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.413    noteGen_00/clk_cnt_reg[16]_i_1_n_4
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[19]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.062    15.152    noteGen_00/clk_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 2.467ns (47.501%)  route 2.727ns (52.499%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.339 r  noteGen_00/clk_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.339    noteGen_00/clk_cnt_reg[16]_i_1_n_5
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[18]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.062    15.152    noteGen_00/clk_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.829ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 2.451ns (47.338%)  route 2.727ns (52.661%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.100 r  noteGen_00/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.100    noteGen_00/clk_cnt_reg[12]_i_1_n_0
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.323 r  noteGen_00/clk_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.323    noteGen_00/clk_cnt_reg[16]_i_1_n_7
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.511    14.852    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y34          FDCE                                         r  noteGen_00/clk_cnt_reg[16]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y34          FDCE (Setup_fdce_C_D)        0.062    15.152    noteGen_00/clk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  4.829    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.175ns  (logic 2.448ns (47.308%)  route 2.727ns (52.692%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.320 r  noteGen_00/clk_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.320    noteGen_00/clk_cnt_reg[12]_i_1_n_6
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.510    14.851    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[13]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    noteGen_00/clk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.427ns (47.093%)  route 2.727ns (52.907%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.299 r  noteGen_00/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.299    noteGen_00/clk_cnt_reg[12]_i_1_n_4
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.510    14.851    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[15]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    noteGen_00/clk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 2.353ns (46.322%)  route 2.727ns (53.677%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  noteGen_00/clk_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.225    noteGen_00/clk_cnt_reg[12]_i_1_n_5
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.510    14.851    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[14]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    noteGen_00/clk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 noteGen_00/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            noteGen_00/clk_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.064ns  (logic 2.337ns (46.153%)  route 2.727ns (53.847%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.624     5.145    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y31          FDCE                                         r  noteGen_00/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  noteGen_00/clk_cnt_reg[5]/Q
                         net (fo=2, routed)           1.236     6.838    noteGen_00/clk_cnt_reg[5]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.962 r  noteGen_00/b_clk_i_10/O
                         net (fo=1, routed)           0.000     6.962    noteGen_00/b_clk_i_10_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.495 r  noteGen_00/b_clk_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.495    noteGen_00/b_clk_reg_i_3_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.612 f  noteGen_00/b_clk_reg_i_2/CO[3]
                         net (fo=24, routed)          1.490     9.102    noteGen_00/load
    SLICE_X4Y30          LUT2 (Prop_lut2_I1_O)        0.124     9.226 r  noteGen_00/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     9.226    noteGen_00/clk_cnt[0]_i_6_n_0
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.758 r  noteGen_00/clk_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.758    noteGen_00/clk_cnt_reg[0]_i_1_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.872 r  noteGen_00/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.872    noteGen_00/clk_cnt_reg[4]_i_1_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.986 r  noteGen_00/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    noteGen_00/clk_cnt_reg[8]_i_1_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.209 r  noteGen_00/clk_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.209    noteGen_00/clk_cnt_reg[12]_i_1_n_7
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         1.510    14.851    noteGen_00/clk_IBUF_BUFG
    SLICE_X4Y33          FDCE                                         r  noteGen_00/clk_cnt_reg[12]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    noteGen_00/clk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.492%)  route 0.266ns (67.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X32Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.128     1.575 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[3]/Q
                         net (fo=3, routed)           0.266     1.841    kbd_decoder/inst/Ps2Interface_i/p_0_in[2]
    SLICE_X36Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.833     1.960    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X36Y1          FDCE (Hold_fdce_C_D)         0.017     1.728    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.322%)  route 0.086ns (31.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDCE (Prop_fdce_C_Q)         0.141     1.588 f  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/Q
                         net (fo=5, routed)           0.086     1.674    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[10]
    SLICE_X30Y2          LUT6 (Prop_lut6_I1_O)        0.045     1.719 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.719    kbd_decoder/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X30Y2          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.833     1.960    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X30Y2          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.500     1.460    
    SLICE_X30Y2          FDPE (Hold_fdpe_C_D)         0.121     1.581    kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.210ns (39.177%)  route 0.326ns (60.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.326     1.937    kbd_decoder/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X31Y1          LUT4 (Prop_lut4_I3_O)        0.046     1.983 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.983    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[8]_i_1_n_0
    SLICE_X31Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.833     1.960    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X31Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X31Y1          FDCE (Hold_fdce_C_D)         0.107     1.818    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/frame_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.679%)  route 0.318ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.318     1.929    kbd_decoder/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X32Y0          LUT3 (Prop_lut3_I0_O)        0.045     1.974 r  kbd_decoder/inst/Ps2Interface_i/frame[10]_i_2/O
                         net (fo=1, routed)           0.000     1.974    kbd_decoder/inst/Ps2Interface_i/p_1_in[10]
    SLICE_X32Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.833     1.960    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X32Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[10]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X32Y0          FDCE (Hold_fdce_C_D)         0.091     1.802    kbd_decoder/inst/Ps2Interface_i/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.563     1.446    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.121     1.708    kbd_decoder/inst/rx_data[0]
    SLICE_X35Y2          FDCE                                         r  kbd_decoder/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.832     1.959    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X35Y2          FDCE                                         r  kbd_decoder/inst/key_in_reg[0]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.070     1.532    kbd_decoder/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.063%)  route 0.326ns (60.937%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDPE (Prop_fdpe_C_Q)         0.164     1.611 f  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/Q
                         net (fo=4, routed)           0.326     1.937    kbd_decoder/inst/Ps2Interface_i/ps2_data_s__0
    SLICE_X31Y1          LUT4 (Prop_lut4_I2_O)        0.045     1.982 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.982    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[5]_i_1_n_0
    SLICE_X31Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.833     1.960    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X31Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X31Y1          FDCE (Hold_fdce_C_D)         0.091     1.802    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.547%)  route 0.132ns (41.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X37Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.132     1.720    kbd_decoder/inst/Ps2Interface_i/data_count[2]
    SLICE_X38Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.765 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.765    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X38Y0          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.833     1.960    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X38Y0          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.497     1.463    
    SLICE_X38Y0          FDPE (Hold_fdpe_C_D)         0.120     1.583    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.567     1.450    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X12Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.084     1.698    kbd_decoder/inst/Ps2Interface_i/clk_count[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.743    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X13Y1          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.837     1.964    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X13Y1          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.501     1.463    
    SLICE_X13Y1          FDPE (Hold_fdpe_C_D)         0.091     1.554    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.053%)  route 0.362ns (71.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.362     1.950    kbd_decoder/inst/rx_data[2]
    SLICE_X35Y2          FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.832     1.959    kbd_decoder/inst/clk_IBUF_BUFG
    SLICE_X35Y2          FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X35Y2          FDCE (Hold_fdce_C_D)         0.047     1.757    kbd_decoder/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.954%)  route 0.136ns (49.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X32Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.136     1.724    kbd_decoder/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X35Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=326, routed)         0.832     1.959    kbd_decoder/inst/Ps2Interface_i/clk_IBUF_BUFG
    SLICE_X35Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.046     1.527    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y53   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y51   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y61    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    B/u1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    B/u1/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    B/u1/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    B/u1/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    B/u1/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    B/u1/count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y61    B/u1/trig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    db_jump/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    db_jump/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y3    db_jump/shift_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y53   B/clk1/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y52   B/clk1/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   B/clk1/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y52   B/clk1/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y51   B/clk1/out_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y5    db_duck/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y5    db_duck/shift_reg_reg[1]/C



