<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1638533646">
  <File Type="VDS-TIMING-PB" Name="ReV_SoC_top_FPGA_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ReV_SoC_top_FPGA_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="ReV_SoC_top_FPGA.dcp"/>
  <File Type="PA-TCL" Name="ReV_SoC_top_FPGA.tcl"/>
  <File Type="REPORTS-TCL" Name="ReV_SoC_top_FPGA_reports.tcl"/>
  <File Type="RDS-RDS" Name="ReV_SoC_top_FPGA.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="ReV_SoC_top_FPGA_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="ReV_SoC_top_FPGA_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ReV_SoC_top_FPGA_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/imports/dmi/dmi_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dmi/dmi_wrapper.v"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/default/common_defines.vh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/default/common_defines.vh"/>
        <Attr Name="ImportTime" Val="1636867851"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/include/el2_def.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/include/el2_def.sv"/>
        <Attr Name="ImportTime" Val="1638336162"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/testbench/ahb_sif.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../home/rehan/MERL/FPGA_EMU/11_try/Rev-Soc/core/testbench/ahb_sif.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/apb_interconnect.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/apb_interconnect.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/apb_spi_master.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/apb_spi_master.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi2apb_64_32.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi2apb_64_32.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi_ar_buffer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi_ar_buffer.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi_aw_buffer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi_aw_buffer.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi_b_buffer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi_b_buffer.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi_interconnect.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi_interconnect.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/testbench/axi_lsu_dma_bridge.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../home/rehan/MERL/FPGA_EMU/11_try/Rev-Soc/core/testbench/axi_lsu_dma_bridge.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi_r_buffer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi_r_buffer.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi_single_slice.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi_single_slice.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/axi_w_buffer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/axi_w_buffer.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/beh_lib.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/beh_lib.sv"/>
        <Attr Name="ImportTime" Val="1638335101"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dmi/dmi_jtag_to_core_sync.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dmi/dmi_jtag_to_core_sync.v"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dbg/el2_dbg.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dbg/el2_dbg.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dec/el2_dec.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dec/el2_dec.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dec/el2_dec_decode_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dec/el2_dec_decode_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dec/el2_dec_gpr_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dec/el2_dec_gpr_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dec/el2_dec_ib_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dec/el2_dec_ib_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dec/el2_dec_tlu_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dec/el2_dec_tlu_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dec/el2_dec_trigger.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dec/el2_dec_trigger.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/design/el2_dma_ctrl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/design/el2_dma_ctrl.sv"/>
        <Attr Name="ImportTime" Val="1638336591"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/exu/el2_exu.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/exu/el2_exu.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/exu/el2_exu_alu_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/exu/el2_exu_alu_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/exu/el2_exu_div_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/exu/el2_exu_div_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/exu/el2_exu_mul_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/exu/el2_exu_mul_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336226"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu_aln_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu_aln_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu_bp_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu_bp_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336344"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu_compress_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu_compress_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu_ic_mem.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu_ic_mem.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu_iccm_mem.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu_iccm_mem.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu_ifc_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu_ifc_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336226"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/ifu/el2_ifu_mem_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/ifu/el2_ifu_mem_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/el2_lib.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/el2_lib.sv"/>
        <Attr Name="ImportTime" Val="1638336427"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_addrcheck.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_addrcheck.sv"/>
        <Attr Name="ImportTime" Val="1638336226"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_bus_buffer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_bus_buffer.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_bus_intf.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_bus_intf.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_clkdomain.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_clkdomain.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_dccm_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_dccm_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336226"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_dccm_mem.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_dccm_mem.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_ecc.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_ecc.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_lsc_ctl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_lsc_ctl.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_stbuf.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_stbuf.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lsu/el2_lsu_trigger.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lsu/el2_lsu_trigger.sv"/>
        <Attr Name="ImportTime" Val="1638336225"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/design/el2_mem.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/design/el2_mem.sv"/>
        <Attr Name="ImportTime" Val="1638336344"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/default/pic_map_auto.h">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../home/rehan/MERL/Rev-Soc/core/snapshots/default/pic_map_auto.h"/>
        <Attr Name="ImportTime" Val="1637981715"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/design/el2_pic_ctrl.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/design/el2_pic_ctrl.sv"/>
        <Attr Name="ImportTime" Val="1638336500"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/design/el2_swerv.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/design/el2_swerv.sv"/>
        <Attr Name="ImportTime" Val="1638336303"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/design/el2_swerv_wrapper.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/design/el2_swerv_wrapper.sv"/>
        <Attr Name="ImportTime" Val="1638336344"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/fifo_v3.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/fifo_v3.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/lib/mem_lib.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../home/rehan/MERL/Rev-Soc/core/design/lib/mem_lib.sv"/>
        <Attr Name="ImportTime" Val="1631729621"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/pwm.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/pwm.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/dmi/rvjtag_tap.v">
      <FileInfo SFType="SVerilog">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/dmi/rvjtag_tap.v"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/spi_master_apb_if.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/spi_master_apb_if.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/spi_master_clkgen.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/spi_master_clkgen.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/spi_master_controller.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/spi_master_controller.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/spi_master_fifo.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/spi_master_fifo.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/spi_master_rx.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/spi_master_rx.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/spi_master_tx.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/spi_master_tx.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/timer.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/timer.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ReV-SoC_top_FPGA.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/imports/lib/rev_gpio.sv">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../opt/Xilinx/Vivado/2018.2/bin/project_11/project_11.srcs/sources_1/imports/lib/rev_gpio.sv"/>
        <Attr Name="ImportTime" Val="1638012826"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ReV_SoC_top_FPGA"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/Arty-A7_35.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Rev_fpga/Rev_fpga.srcs/constrs_1/new/Arty-A7_35.xdc"/>
        <Attr Name="ImportTime" Val="1636380592"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
