// Copyright (c) 2012-2019 Zeex
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// 1. Redistributions of source code must retain the above copyright notice,
//    this list of conditions and the following disclaimer.
// 2. Redistributions in binary form must reproduce the above copyright notice,
//    this list of conditions and the following disclaimer in the documentation
//    and/or other materials provided with the distribution.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.

#include <cassert>
#include <iomanip>
#include <sstream>
#include "disasm.h"

namespace amxjit {

const Instruction::StaticInstrInfo Instruction::info[NUM_OPCODES] = {
  {"none",           REG_NONE,             REG_NONE},
  {"load.pri",       REG_NONE,             REG_PRI},
  {"load.alt",       REG_NONE,             REG_ALT},
  {"load.s.pri",     REG_FRM,              REG_PRI},
  {"load.s.alt",     REG_FRM,              REG_ALT},
  {"lref.pri",       REG_NONE,             REG_PRI},
  {"lref.alt",       REG_NONE,             REG_ALT},
  {"lref.s.pri",     REG_FRM,              REG_PRI},
  {"lref.s.alt",     REG_FRM,              REG_ALT},
  {"load.i",         REG_PRI,              REG_PRI},
  {"lodb.i",         REG_PRI,              REG_PRI},
  {"const.pri",      REG_NONE,             REG_PRI},
  {"const.alt",      REG_NONE,             REG_ALT},
  {"addr.pri",       REG_FRM,              REG_PRI},
  {"addr.alt",       REG_FRM,              REG_ALT},
  {"stor.pri",       REG_PRI,              REG_NONE},
  {"stor.alt",       REG_ALT,              REG_NONE},
  {"stor.s.pri",     REG_FRM | REG_PRI,    REG_NONE},
  {"stor.s.alt",     REG_FRM | REG_ALT,    REG_NONE},
  {"sref.pri",       REG_PRI,              REG_NONE},
  {"sref.alt",       REG_ALT,              REG_NONE},
  {"sref.s.pri",     REG_FRM | REG_PRI,    REG_NONE},
  {"sref.s.alt",     REG_FRM | REG_ALT,    REG_NONE},
  {"stor.i",         REG_PRI | REG_ALT,    REG_NONE},
  {"strb.i",         REG_PRI | REG_ALT,    REG_NONE},
  {"lidx",           REG_PRI | REG_ALT,    REG_PRI},
  {"lidx.b",         REG_PRI | REG_ALT,    REG_PRI},
  {"idxaddr",        REG_PRI | REG_ALT,    REG_PRI},
  {"idxaddr.b",      REG_PRI | REG_ALT,    REG_PRI},
  {"align.pri",      REG_NONE, REG_PRI},
  {"align.alt",      REG_NONE, REG_ALT},
  {"lctrl",          REG_PRI | REG_COD |
                     REG_DAT | REG_HEA |
                     REG_STP | REG_STK |
                     REG_FRM | REG_CIP,    REG_PRI},
  {"sctrl",          REG_PRI,              REG_HEA | REG_STK |
                                           REG_FRM | REG_CIP},
  {"move.pri",       REG_ALT,              REG_PRI},
  {"move.alt",       REG_PRI,              REG_ALT},
  {"xchg",           REG_PRI | REG_ALT,    REG_PRI | REG_ALT},
  {"push.pri",       REG_PRI | REG_STK,    REG_STK},
  {"push.alt",       REG_ALT | REG_STK,    REG_STK},
  {"push.r",         REG_NONE,             REG_NONE},
  {"push.c",         REG_STK,              REG_STK},
  {"push",           REG_STK,              REG_STK},
  {"push.s",         REG_STK | REG_FRM,    REG_STK},
  {"pop.pri",        REG_STK,              REG_PRI | REG_STK},
  {"pop.alt",        REG_STK,              REG_ALT | REG_STK},
  {"stack",          REG_STK,              REG_ALT | REG_STK},
  {"heap",           REG_HEA,              REG_ALT | REG_HEA},
  {"proc",           REG_STK | REG_FRM,    REG_STK | REG_FRM},
  {"ret",            REG_STK,              REG_STK | REG_FRM |
                                           REG_CIP},
  {"retn",           REG_STK,              REG_STK | REG_FRM |
                                           REG_CIP},
  {"call",           REG_STK | REG_CIP,    REG_PRI | REG_ALT |
                                           REG_STK | REG_CIP},
  {"call.pri",       REG_PRI | REG_STK |
                     REG_CIP,              REG_STK | REG_CIP},
  {"jump",           REG_NONE,             REG_CIP},
  {"jrel",           REG_NONE,             REG_NONE},
  {"jzer",           REG_PRI,              REG_CIP},
  {"jnz",            REG_PRI,              REG_CIP},
  {"jeq",            REG_PRI | REG_ALT,    REG_CIP},
  {"jneq",           REG_PRI | REG_ALT,    REG_CIP},
  {"jless",          REG_PRI | REG_ALT,    REG_CIP},
  {"jleq",           REG_PRI | REG_ALT,    REG_CIP},
  {"jgrtr",          REG_PRI | REG_ALT,    REG_CIP},
  {"jgeq",           REG_PRI | REG_ALT,    REG_CIP},
  {"jsless",         REG_PRI | REG_ALT,    REG_CIP},
  {"jsleq",          REG_PRI | REG_ALT,    REG_CIP},
  {"jsgrtr",         REG_PRI | REG_ALT,    REG_CIP},
  {"jsgeq",          REG_PRI | REG_ALT,    REG_CIP},
  {"shl",            REG_PRI | REG_ALT,    REG_PRI},
  {"shr",            REG_PRI | REG_ALT,    REG_PRI},
  {"sshr",           REG_PRI | REG_ALT,    REG_PRI},
  {"shl.c.pri",      REG_PRI,              REG_PRI},
  {"shl.c.alt",      REG_ALT,              REG_ALT},
  {"shr.c.pri",      REG_PRI,              REG_PRI},
  {"shr.c.alt",      REG_ALT,              REG_ALT},
  {"smul",           REG_PRI | REG_ALT,    REG_PRI},
  {"sdiv",           REG_PRI | REG_ALT,    REG_PRI},
  {"sdiv.alt",       REG_PRI | REG_ALT,    REG_PRI},
  {"umul",           REG_PRI | REG_ALT,    REG_PRI},
  {"udiv",           REG_PRI | REG_ALT,    REG_PRI},
  {"udiv.alt",       REG_PRI | REG_ALT,    REG_PRI},
  {"add",            REG_PRI | REG_ALT,    REG_PRI},
  {"sub",            REG_PRI | REG_ALT,    REG_PRI},
  {"sub.alt",        REG_PRI | REG_ALT,    REG_PRI},
  {"and",            REG_PRI | REG_ALT,    REG_PRI},
  {"or",             REG_PRI | REG_ALT,    REG_PRI},
  {"xor",            REG_PRI | REG_ALT,    REG_PRI},
  {"not",            REG_PRI,              REG_PRI},
  {"neg",            REG_PRI,              REG_PRI},
  {"invert",         REG_PRI,              REG_PRI},
  {"add.c",          REG_PRI,              REG_PRI},
  {"smul.c",         REG_PRI,              REG_PRI},
  {"zero.pri",       REG_NONE,             REG_PRI},
  {"zero.alt",       REG_NONE,             REG_PRI},
  {"zero",           REG_NONE,             REG_NONE},
  {"zero.s",         REG_FRM,              REG_NONE},
  {"sign.pri",       REG_PRI,              REG_PRI},
  {"sign.alt",       REG_ALT,              REG_ALT},
  {"eq",             REG_PRI | REG_ALT,    REG_PRI},
  {"neq",            REG_PRI | REG_ALT,    REG_PRI},
  {"less",           REG_PRI | REG_ALT,    REG_PRI},
  {"leq",            REG_PRI | REG_ALT,    REG_PRI},
  {"grtr",           REG_PRI | REG_ALT,    REG_PRI},
  {"geq",            REG_PRI | REG_ALT,    REG_PRI},
  {"sless",          REG_PRI | REG_ALT,    REG_PRI},
  {"sleq",           REG_PRI | REG_ALT,    REG_PRI},
  {"sgrtr",          REG_PRI | REG_ALT,    REG_PRI},
  {"sgeq",           REG_PRI | REG_ALT,    REG_PRI},
  {"eq.c.pri",       REG_PRI,              REG_PRI},
  {"eq.c.alt",       REG_ALT,              REG_PRI},
  {"inc.pri",        REG_PRI,              REG_PRI},
  {"inc.alt",        REG_ALT,              REG_ALT},
  {"inc",            REG_NONE,             REG_NONE},
  {"inc.s",          REG_FRM,              REG_NONE},
  {"inc.i",          REG_PRI,              REG_NONE},
  {"dec.pri",        REG_PRI,              REG_PRI},
  {"dec.alt",        REG_ALT,              REG_ALT},
  {"dec",            REG_NONE,             REG_NONE},
  {"dec.s",          REG_FRM,              REG_NONE},
  {"dec.i",          REG_PRI,              REG_NONE},
  {"movs",           REG_PRI | REG_ALT,    REG_NONE},
  {"cmps",           REG_PRI | REG_ALT,    REG_NONE},
  {"fill",           REG_PRI | REG_ALT,    REG_NONE},
  {"halt",           REG_PRI,              REG_NONE},
  {"bounds",         REG_PRI,              REG_NONE},
  {"sysreq.pri",     REG_PRI,              REG_PRI | REG_ALT |
                                           REG_COD | REG_DAT |
                                           REG_HEA | REG_STP |
                                           REG_STK | REG_FRM |
                                           REG_CIP},
  {"sysreq.c",       REG_NONE,             REG_PRI | REG_ALT |
                                           REG_COD | REG_DAT |
                                           REG_HEA | REG_STP |
                                           REG_STK | REG_FRM |
                                           REG_CIP},
  {"file",           REG_NONE,             REG_NONE},
  {"line",           REG_NONE,             REG_NONE},
  {"symbol",         REG_NONE,             REG_NONE},
  {"srange",         REG_NONE,             REG_NONE},
  {"jump.pri",       REG_PRI,              REG_CIP},
  {"switch",         REG_PRI,              REG_CIP},
  {"casetbl",        REG_NONE,             REG_NONE},
  {"swap.pri",       REG_PRI | REG_STK,    REG_PRI},
  {"swap.alt",       REG_ALT | REG_STK,    REG_ALT},
  {"push.adr",       REG_STK | REG_FRM,    REG_STK},
  {"nop",            REG_NONE,             REG_NONE},
  {"sysreq.d",       REG_NONE,             REG_PRI | REG_ALT |
                                           REG_COD | REG_DAT |
                                           REG_HEA | REG_STP |
                                           REG_STK | REG_FRM |
                                           REG_CIP},
  {"symtag",         REG_NONE,             REG_NONE},
  {"break",          REG_NONE,             REG_NONE}
};

Instruction::Instruction():
  address_(0),
  opcode_(OP_NONE)
{
}

std::size_t Instruction::size() const {
  return sizeof(cell) * (1 + operands_.size());
}

cell Instruction::operand(std::size_t index) const {
  assert(index < operands_.size());
  return operands_[index];
}

const char *Instruction::name() const {
  if (opcode_.GetId() >= 0 && opcode_.GetId() < NUM_OPCODES) {
    return info[opcode_.GetId()].name;
  }
  return 0;
}

std::string Instruction::ToString() const {
  std::stringstream stream;
  if (name() != 0) {
    stream << name();
  } else {
    stream << std::setw(8) << std::setfill('0')
           << std::hex << opcode_.GetId();
  }
  for (std::vector<cell>::const_iterator iterator = operands_.begin();
      iterator != operands_.end(); ++iterator) {
    stream << ' ';
    cell oper = *iterator;
    if (oper < 0 || oper > 9) {
      stream << "0x" << std::hex;
    } else {
      stream << std::dec;
    }
    stream << oper;
  }
  return stream.str();
}

CaseTable::CaseTable(AMXRef amx, cell offset) {
  struct CaseRecord {
    cell value;    // case value
    cell address;  // address to jump to (absolute)
  } *case_table;

  case_table = reinterpret_cast<CaseRecord*>(offset + sizeof(cell));
  int numRecords = *(reinterpret_cast<cell*>(offset) + 1);

  for (int i = 0; i <= numRecords; i++) {
    cell dest = case_table[i].address - reinterpret_cast<cell>(amx.code());
    records_.push_back(std::make_pair(case_table[i].value, dest));
  }
}

int CaseTable::num_cases() const {
  return records_.size() - 1;
}

cell CaseTable::GetCaseValue(cell index) const {
  return records_[index + 1].first;
}

cell CaseTable::GetCaseAddress(cell index) const {
  return records_[index + 1].second;
}

cell CaseTable::GetDefaultAddress() const {
  return records_[0].second;
}

cell CaseTable::FindMinValue() const {
  assert(num_cases() > 0);
  const cell *min_value = 0;
  for (int i = 0; i < num_cases(); i++) {
    const cell *value = &records_[i + 1].first;
    if (min_value == 0 || *value < *min_value) {
      min_value = value;
    }
  }
  return *min_value;
}

cell CaseTable::FindMaxValue() const {
  assert(num_cases() > 0);
  const cell *max_value = 0;
  for (int i = 0; i < num_cases(); i++) {
    const cell *value = &records_[i + 1].first;
    if (max_value == 0 || *value > *max_value) {
      max_value = value;
    }
  }
  return *max_value;
}

bool DecodeInstruction(AMXRef amx, cell address) {
  static Instruction instr;
  return DecodeInstruction(amx, address, instr);
}

bool DecodeInstruction(AMXRef amx, cell address, Instruction &instr) {
  instr.RemoveOperands();
  instr.set_address(address);

  Opcode opcode(*reinterpret_cast<cell*>(amx.code() + address));

  address += sizeof(cell);
  instr.set_opcode(opcode);

  switch (opcode.GetId()) {
    case OP_LOAD_PRI:   case OP_LOAD_ALT:   case OP_LOAD_S_PRI:
    case OP_LOAD_S_ALT: case OP_LREF_PRI:   case OP_LREF_ALT:
    case OP_LREF_S_PRI: case OP_LREF_S_ALT: case OP_LODB_I:
    case OP_CONST_PRI:  case OP_CONST_ALT:  case OP_ADDR_PRI:
    case OP_ADDR_ALT:   case OP_STOR_PRI:   case OP_STOR_ALT:
    case OP_STOR_S_PRI: case OP_STOR_S_ALT: case OP_SREF_PRI:
    case OP_SREF_ALT:   case OP_SREF_S_PRI: case OP_SREF_S_ALT:
    case OP_STRB_I:     case OP_LIDX_B:     case OP_IDXADDR_B:
    case OP_ALIGN_PRI:  case OP_ALIGN_ALT:  case OP_LCTRL:
    case OP_SCTRL:      case OP_PUSH_R:     case OP_PUSH_C:
    case OP_PUSH:       case OP_PUSH_S:     case OP_STACK:
    case OP_HEAP:       case OP_JREL:       case OP_JUMP:
    case OP_JZER:       case OP_JNZ:        case OP_JEQ:
    case OP_JNEQ:       case OP_JLESS:      case OP_JLEQ:
    case OP_JGRTR:      case OP_JGEQ:       case OP_JSLESS:
    case OP_JSLEQ:      case OP_JSGRTR:     case OP_JSGEQ:
    case OP_SHL_C_PRI:  case OP_SHL_C_ALT:  case OP_SHR_C_PRI:
    case OP_SHR_C_ALT:  case OP_ADD_C:      case OP_SMUL_C:
    case OP_ZERO:       case OP_ZERO_S:     case OP_EQ_C_PRI:
    case OP_EQ_C_ALT:   case OP_INC:        case OP_INC_S:
    case OP_DEC:        case OP_DEC_S:      case OP_MOVS:
    case OP_CMPS:       case OP_FILL:       case OP_HALT:
    case OP_BOUNDS:     case OP_CALL:       case OP_SYSREQ_C:
    case OP_PUSH_ADR:   case OP_SYSREQ_D:   case OP_SWITCH:
      instr.AppendOperand(*reinterpret_cast<cell*>(amx.code() + address));
      address += sizeof(cell);
      break;
    case OP_LOAD_I:     case OP_STOR_I:     case OP_LIDX:
    case OP_IDXADDR:    case OP_MOVE_PRI:   case OP_MOVE_ALT:
    case OP_XCHG:       case OP_PUSH_PRI:   case OP_PUSH_ALT:
    case OP_POP_PRI:    case OP_POP_ALT:    case OP_PROC:
    case OP_RET:        case OP_RETN:       case OP_CALL_PRI:
    case OP_SHL:        case OP_SHR:        case OP_SSHR:
    case OP_SMUL:       case OP_SDIV:       case OP_SDIV_ALT:
    case OP_UMUL:       case OP_UDIV:       case OP_UDIV_ALT:
    case OP_ADD:        case OP_SUB:        case OP_SUB_ALT:
    case OP_AND:        case OP_OR:         case OP_XOR:
    case OP_NOT:        case OP_NEG:        case OP_INVERT:
    case OP_ZERO_PRI:   case OP_ZERO_ALT:   case OP_SIGN_PRI:
    case OP_SIGN_ALT:   case OP_EQ:         case OP_NEQ:
    case OP_LESS:       case OP_LEQ:        case OP_GRTR:
    case OP_GEQ:        case OP_SLESS:      case OP_SLEQ:
    case OP_SGRTR:      case OP_SGEQ:       case OP_INC_PRI:
    case OP_INC_ALT:    case OP_INC_I:      case OP_DEC_PRI:
    case OP_DEC_ALT:    case OP_DEC_I:      case OP_SYSREQ_PRI:
    case OP_JUMP_PRI:   case OP_SWAP_PRI:   case OP_SWAP_ALT:
    case OP_NOP:        case OP_BREAK:
      break;
    case OP_CASETBL: {
      int num_cases = *reinterpret_cast<cell*>(amx.code() + address) + 1;
      for (int i = 0; i < num_cases * 2; i++) {
        instr.AppendOperand(*reinterpret_cast<cell*>(amx.code() + address));
        address += sizeof(cell);
      }
      break;
    }
    default:
      return false;
  }

  return true;
}

bool Disassembler::Decode(Instruction &instr) {
  if (cur_address_ >= 0 &&
      amx_.header()->cod + cur_address_ < amx_.header()->dat) {
    if (DecodeInstruction(amx_, cur_address_, instr)) {
      cur_address_ += instr.size();
      return true;
    }
  }
  return false;
}

bool Disassembler::Decode(Instruction &instr, bool &error) {
  bool result = false;
  if (cur_address_ >= 0 &&
      amx_.header()->cod + cur_address_ < amx_.header()->dat) {
    result = DecodeInstruction(amx_, cur_address_, instr);
    if (result) {
      cur_address_ += instr.size();
    }
    error = !result;
  }
  return result;
}

} // namespace amxjit
