//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-22781540
// Cuda compilation tools, release 9.0, V9.0.176
// Based on LLVM 3.4svn
//

.version 6.0
.target sm_30
.address_size 64

	// .globl	vadd

.visible .entry vadd(
	.param .u64 vadd_param_0,
	.param .u64 vadd_param_1,
	.param .u64 vadd_param_2,
	.param .u64 vadd_param_3,
	.param .u64 vadd_param_4
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<5>;


	ld.param.u64 	%rd3, [vadd_param_3];
	ld.param.u64 	%rd4, [vadd_param_4];
	cvta.to.global.u64 	%rd1, %rd4;
	cvta.to.global.u64 	%rd2, %rd3;
	mov.u32 	%r5, %ntid.x;
	mov.u32 	%r6, %ctaid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.y;
	mov.u32 	%r10, %ctaid.y;
	mov.u32 	%r11, %tid.y;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	or.b32  	%r1, %r12, %r8;
	mov.u32 	%r21, 0;

BB0_1:
	add.s32 	%r21, %r21, 1;
	ld.global.u32 	%r13, [%rd2];
	setp.eq.s32	%p3, %r13, 0;
	@%p3 bra 	BB0_3;

BB0_2:
	mov.u32 	%r14, 0;
	atom.global.cas.b32 	%r15, [%rd2], %r14, %r14;
	ld.global.u32 	%r16, [%rd2];
	setp.ne.s32	%p4, %r16, 0;
	@%p4 bra 	BB0_2;

BB0_3:
	setp.eq.s32	%p1, %r1, 0;
	bar.sync 	0;
	@!%p1 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_4:
	mov.u32 	%r17, 1;
	mov.u32 	%r18, 0;
	atom.global.cas.b32 	%r19, [%rd2], %r18, %r17;

BB0_5:
	bar.sync 	0;
	@!%p1 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_6:
	mov.u32 	%r20, 0;
	st.global.u32 	[%rd1], %r20;

BB0_7:
	setp.lt.s32	%p5, %r21, 10000;
	@%p5 bra 	BB0_1;

	ret;
}


