#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Aug 13 10:15:53 2025
# Process ID         : 1149865
# Current directory  : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1
# Command line       : vivado -log top_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace
# Log file           : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper.vdi
# Journal file       : /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/vivado.jou
# Running On         : wangjiakun-Inspiron-14-Plus-7430
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13620H
# CPU Frequency      : 1206.042 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16438 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20733 MB
# Available Virtual  : 8059 MB
#-----------------------------------------------------------
source top_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1504.141 ; gain = 26.840 ; free physical = 3659 ; free virtual = 7301
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wangjiakun/Development/emperor_soc/hardware/subsystems/mmio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top top_wrapper -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.dcp' for cell 'top_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/top_ila_0_1.dcp' for cell 'top_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/top_ila_1_0.dcp' for cell 'top_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.dcp' for cell 'top_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.dcp' for cell 'top_i/microblaze_riscv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/top_mmio_subsystem_0_2.dcp' for cell 'top_i/mmio_subsystem_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.dcp' for cell 'top_i/rst_clk_wiz_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_bram_if_cntlr_0/top_dlmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_dlmb_v10_0/top_dlmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_bram_if_cntlr_0/top_ilmb_bram_if_cntlr_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ilmb_v10_0/top_ilmb_v10_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_lmb_bram_0/top_lmb_bram_0.dcp' for cell 'top_i/microblaze_riscv_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1836.500 ; gain = 0.000 ; free physical = 3323 ; free virtual = 6970
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_i/ila_0 UUID: 09db4b93-0b7e-50f4-9b38-98d946757f3c 
INFO: [Chipscope 16-324] Core: top_i/ila_1 UUID: f178a93f-6110-5027-8edc-7404612e6827 
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2_board.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2634.988 ; gain = 560.930 ; free physical = 2734 ; free virtual = 6378
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_clk_wiz_2/top_clk_wiz_2.xdc] for cell 'top_i/clk_wiz/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/top_microblaze_riscv_0_0.xdc] for cell 'top_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1_board.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_rst_clk_wiz_100M_1/top_rst_clk_wiz_100M_1.xdc] for cell 'top_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc] for cell 'top_i/mmio_subsystem_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:1]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:2]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:13]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:16]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:18]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:19]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:20]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:21]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:22]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:23]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:24]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:25]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:26]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:27]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:28]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mmio_subsystem_0_2/src/mmio_subsystem.xdc] for cell 'top_i/mmio_subsystem_0/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_0/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'top_i/ila_1/inst'
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.srcs/constrs_1/new/mmio_subsystem.xdc]
Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
Finished Parsing XDC File [/home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_mdm_1_0/top_mdm_1_0.xdc] for cell 'top_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'top_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangjiakun/Development/emperor_soc/hardware/emperor.gen/sources_1/bd/top/ip/top_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2634.988 ; gain = 0.000 ; free physical = 2731 ; free virtual = 6376
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 276 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 212 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 48 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

28 Infos, 0 Warnings, 30 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2634.988 ; gain = 1064.863 ; free physical = 2731 ; free virtual = 6376
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2672.645 ; gain = 37.656 ; free physical = 2665 ; free virtual = 6314

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2864607ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2691.457 ; gain = 18.812 ; free physical = 2664 ; free virtual = 6313

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 4532ab2bdb141ad5.
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3023.285 ; gain = 0.000 ; free physical = 3967 ; free virtual = 7636
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3023.285 ; gain = 0.000 ; free physical = 3963 ; free virtual = 7636
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 106b3e366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3963 ; free virtual = 7636
Phase 1.1 Core Generation And Design Setup | Checksum: 106b3e366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3963 ; free virtual = 7636

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 106b3e366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3963 ; free virtual = 7636
Phase 1 Initialization | Checksum: 106b3e366

Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3963 ; free virtual = 7636

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 106b3e366

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3967 ; free virtual = 7640

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 106b3e366

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3963 ; free virtual = 7636
Phase 2 Timer Update And Timing Data Collection | Checksum: 106b3e366

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3963 ; free virtual = 7636

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 21 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cafc12c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3968 ; free virtual = 7641
Retarget | Checksum: 1cafc12c1
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 96 cells
INFO: [Opt 31-1021] In phase Retarget, 86 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: e4e0b9ae

Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3968 ; free virtual = 7641
Constant propagation | Checksum: e4e0b9ae
INFO: [Opt 31-389] Phase Constant propagation created 46 cells and removed 466 cells
INFO: [Opt 31-1021] In phase Constant propagation, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3023.285 ; gain = 0.000 ; free physical = 3968 ; free virtual = 7641
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3023.285 ; gain = 0.000 ; free physical = 3968 ; free virtual = 7641
Phase 5 Sweep | Checksum: 1f29ff598

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3023.285 ; gain = 19.844 ; free physical = 3968 ; free virtual = 7641
Sweep | Checksum: 1f29ff598
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 204 cells
INFO: [Opt 31-1021] In phase Sweep, 1372 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG_inst to drive 51 load(s) on clock net top_i/mdm_1/U0/Use_E2.BSCAN_I/tck_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 20ff2d97c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3055.301 ; gain = 51.859 ; free physical = 3971 ; free virtual = 7644
BUFG optimization | Checksum: 20ff2d97c
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 20ff2d97c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3055.301 ; gain = 51.859 ; free physical = 3971 ; free virtual = 7644
Shift Register Optimization | Checksum: 20ff2d97c
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b9745c10

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3055.301 ; gain = 51.859 ; free physical = 3971 ; free virtual = 7645
Post Processing Netlist | Checksum: 1b9745c10
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 296888aaa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3055.301 ; gain = 51.859 ; free physical = 3976 ; free virtual = 7645

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3055.301 ; gain = 0.000 ; free physical = 3976 ; free virtual = 7645
Phase 9.2 Verifying Netlist Connectivity | Checksum: 296888aaa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3055.301 ; gain = 51.859 ; free physical = 3976 ; free virtual = 7645
Phase 9 Finalization | Checksum: 296888aaa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3055.301 ; gain = 51.859 ; free physical = 3976 ; free virtual = 7645
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |              96  |                                             86  |
|  Constant propagation         |              46  |             466  |                                             53  |
|  Sweep                        |               1  |             204  |                                           1372  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 296888aaa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 3055.301 ; gain = 51.859 ; free physical = 3976 ; free virtual = 7645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 11 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 235a8afb4

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3836 ; free virtual = 7509
Ending Power Optimization Task | Checksum: 235a8afb4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3316.184 ; gain = 260.883 ; free physical = 3836 ; free virtual = 7509

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 235a8afb4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3836 ; free virtual = 7509

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3836 ; free virtual = 7509
Ending Netlist Obfuscation Task | Checksum: 3048bed7e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3836 ; free virtual = 7509
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 30 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 3316.184 ; gain = 681.195 ; free physical = 3836 ; free virtual = 7509
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7497
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7497
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7497
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7497
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7497
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7497
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7497
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3817 ; free virtual = 7494
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 206248239

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3817 ; free virtual = 7494
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3816 ; free virtual = 7493

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1f997615c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3812 ; free virtual = 7494

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27cfeb398

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3813 ; free virtual = 7501

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27cfeb398

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3813 ; free virtual = 7501
Phase 1 Placer Initialization | Checksum: 27cfeb398

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3813 ; free virtual = 7501

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2a84870b3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3842 ; free virtual = 7527

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2488efcfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3844 ; free virtual = 7528

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2488efcfa

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3844 ; free virtual = 7528

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1f7ba5f4e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:13 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3823 ; free virtual = 7512

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1f7ba5f4e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3824 ; free virtual = 7510

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 266 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 117 nets or LUTs. Breaked 0 LUT, combined 117 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7508

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            117  |                   117  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            117  |                   117  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 152428467

Time (s): cpu = 00:00:56 ; elapsed = 00:00:15 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7506
Phase 2.5 Global Place Phase2 | Checksum: e096f37e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:16 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7507
Phase 2 Global Placement | Checksum: e096f37e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:16 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3818 ; free virtual = 7507

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1923bb286

Time (s): cpu = 00:01:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3816 ; free virtual = 7505

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17aa659c0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:18 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3821 ; free virtual = 7515

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f728307

Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3821 ; free virtual = 7515

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 159b43933

Time (s): cpu = 00:01:04 ; elapsed = 00:00:18 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3821 ; free virtual = 7515

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 229deab8e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:21 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3826 ; free virtual = 7515

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19027b5db

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3822 ; free virtual = 7512

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16f316b2c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3823 ; free virtual = 7513
Phase 3 Detail Placement | Checksum: 16f316b2c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:21 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3823 ; free virtual = 7513

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ab01a763

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.595 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c97c8c93

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7510
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e8f85452

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7510
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ab01a763

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7510

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.595. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 103e5490b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7510

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7510
Phase 4.1 Post Commit Optimization | Checksum: 103e5490b

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3820 ; free virtual = 7510

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 103e5490b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 103e5490b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509
Phase 4.3 Placer Reporting | Checksum: 103e5490b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 139a9992d

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509
Ending Placer Task | Checksum: 12055392f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509
104 Infos, 0 Warnings, 30 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3819 ; free virtual = 7509
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3808 ; free virtual = 7498
INFO: [Vivado 12-24828] Executing command : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3770 ; free virtual = 7460
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3776 ; free virtual = 7468
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7470
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7470
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7470
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7471
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7471
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3766 ; free virtual = 7471
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3761 ; free virtual = 7460
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 2.595 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 30 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3761 ; free virtual = 7461
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3757 ; free virtual = 7468
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3757 ; free virtual = 7468
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3757 ; free virtual = 7469
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3757 ; free virtual = 7469
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3757 ; free virtual = 7470
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3316.184 ; gain = 0.000 ; free physical = 3757 ; free virtual = 7470
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 47d19ab1 ConstDB: 0 ShapeSum: 4068b31a RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 19d143d9 | NumContArr: 8790e974 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 226b42287

Time (s): cpu = 00:01:03 ; elapsed = 00:00:52 . Memory (MB): peak = 3371.148 ; gain = 54.965 ; free physical = 3562 ; free virtual = 7271

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 226b42287

Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 3371.148 ; gain = 54.965 ; free physical = 3562 ; free virtual = 7271

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 226b42287

Time (s): cpu = 00:01:04 ; elapsed = 00:00:53 . Memory (MB): peak = 3371.148 ; gain = 54.965 ; free physical = 3562 ; free virtual = 7271
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 30b2009f9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:56 . Memory (MB): peak = 3439.906 ; gain = 123.723 ; free physical = 3488 ; free virtual = 7197
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.899  | TNS=0.000  | WHS=-0.253 | THS=-305.951|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 24684aa9a

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3439.906 ; gain = 123.723 ; free physical = 3494 ; free virtual = 7207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.899  | TNS=0.000  | WHS=-0.009 | THS=-0.012 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 337ae7372

Time (s): cpu = 00:01:20 ; elapsed = 00:00:58 . Memory (MB): peak = 3439.906 ; gain = 123.723 ; free physical = 3492 ; free virtual = 7210

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000992003 %
  Global Horizontal Routing Utilization  = 0.00188367 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9374
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9369
  Number of Partially Routed Nets     = 5
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 297782c4e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3484 ; free virtual = 7202

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 297782c4e

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3484 ; free virtual = 7202

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 16a2712f2

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3480 ; free virtual = 7198
Phase 4 Initial Routing | Checksum: 16a2712f2

Time (s): cpu = 00:01:26 ; elapsed = 00:00:59 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3480 ; free virtual = 7198

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 689
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.545  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 212b67f6a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:03 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3478 ; free virtual = 7192
Phase 5 Rip-up And Reroute | Checksum: 212b67f6a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:03 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3478 ; free virtual = 7192

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b95ba61d

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3475 ; free virtual = 7193
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.612  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1d6045667

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3475 ; free virtual = 7193

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1d6045667

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3475 ; free virtual = 7193
Phase 6 Delay and Skew Optimization | Checksum: 1d6045667

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3475 ; free virtual = 7193

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.612  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 198bb9adc

Time (s): cpu = 00:01:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3474 ; free virtual = 7193
Phase 7 Post Hold Fix | Checksum: 198bb9adc

Time (s): cpu = 00:01:39 ; elapsed = 00:01:04 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3474 ; free virtual = 7193

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.61156 %
  Global Horizontal Routing Utilization  = 0.790978 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 198bb9adc

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3477 ; free virtual = 7191

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 198bb9adc

Time (s): cpu = 00:01:40 ; elapsed = 00:01:04 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3477 ; free virtual = 7191

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1b312d78d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3476 ; free virtual = 7191

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1b312d78d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3476 ; free virtual = 7191

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.612  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1b312d78d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3476 ; free virtual = 7191
Total Elapsed time in route_design: 65.06 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a895c93d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3478 ; free virtual = 7193
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a895c93d

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3478 ; free virtual = 7193

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 0 Warnings, 30 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:05 . Memory (MB): peak = 3450.992 ; gain = 134.809 ; free physical = 3478 ; free virtual = 7193
INFO: [Vivado 12-24828] Executing command : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
148 Infos, 2 Warnings, 30 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 3544.676 ; gain = 93.684 ; free physical = 3417 ; free virtual = 7146
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3544.676 ; gain = 0.000 ; free physical = 3417 ; free virtual = 7147
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3544.676 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7150
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.676 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7150
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3544.676 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7152
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3544.676 ; gain = 0.000 ; free physical = 3413 ; free virtual = 7152
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3544.676 ; gain = 0.000 ; free physical = 3411 ; free virtual = 7151
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3544.676 ; gain = 0.000 ; free physical = 3411 ; free virtual = 7151
INFO: [Common 17-1381] The checkpoint '/home/wangjiakun/Development/emperor_soc/hardware/emperor.runs/impl_1/top_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 13 10:18:59 2025...
