{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "06", "@timestamp": "2021-05-06T03:45:55.000055-04:00", "@year": "2021", "@month": "05"}, "ait:date-sort": {"@day": "01", "@year": "2010", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Computer Department"}, {"$": "TUT"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Synthesis and implementation of hierarchical finite state machines with implicit modules", "abstracts": "The paper describes a hierarchical finite state machine (HFSM) with implicit modules, which inherits capabilities of existing models (in particular, provides support for modularity, hierarchy, and recursion); requires a very simple stack memory; and permits optimization methods developed for conventional FSMs to be reused. The HFSM has been tested in several practical applications briefly characterized in the paper. It is shown that the same hardware can implement different algorithms through the proposed reconfiguration technique. The results of experiments, reported in the paper, clearly demonstrate advantages of the proposed model. \u00a9 2010 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETI/IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Circuit synthesis", "@xml:lang": "eng"}, {"$": "Finite state machines", "@xml:lang": "eng"}, {"$": "Hierarchical graph-schemes", "@xml:lang": "eng"}, {"$": "Reconfiguration technique", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. - Int. Conf. Reconfigurable Comput. FPGAs, ReConFig", "@country": "usa", "issuetitle": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "volisspag": {"pagerange": {"@first": "436", "@last": "441"}}, "@type": "p", "publicationyear": {"@first": "2010"}, "isbn": {"$": "9780769543147", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "confcatnumber": "P4314", "conflocation": {"city-group": "Cancun", "@country": "mex"}, "confcode": "83858", "confdate": {"enddate": {"@day": "15", "@year": "2010", "@month": "12"}, "startdate": {"@day": "13", "@year": "2010", "@month": "12"}}}}}, "sourcetitle": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "article-number": "5695345", "@srcid": "19700188215", "publicationdate": {"year": "2010", "date-text": {"@xfab-added": "true", "$": "2010"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1703"}, {"$": "1708"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "603.1", "classification-description": "Machine Tools, General"}, {"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "23", "@year": "2011", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "361289331", "@idtype": "PUI"}, {"$": "20110813687930", "@idtype": "CPX"}, {"$": "79951767051", "@idtype": "SCP"}, {"$": "79951767051", "@idtype": "SGR"}], "ce:doi": "10.1109/ReConFig.2010.29"}}, "tail": {"bibliography": {"@refcount": "22", "reference": [{"ref-fulltext": "G. de Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, Inc., 1994.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0004077620", "@idtype": "SGR"}}, "ref-text": "McGraw-Hill, Inc.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Synthesis and Optimization of Digital Circuits"}}, {"ref-fulltext": "V. Sklyarov, Synthesis of Finite State Machines Based on Matrix LSI, Minsk, Science and Technique, 1984.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1984"}, "refd-itemidlist": {"itemid": {"$": "33845513627", "@idtype": "SGR"}}, "ref-text": "Minsk, Science and Technique", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Synthesis of Finite State Machines Based on Matrix LSI"}}, {"ref-fulltext": "S. Baranov, Logic Synthesis for Control Automata, Kluwer Academic Publishers, 1994.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1994"}, "refd-itemidlist": {"itemid": {"$": "0003753989", "@idtype": "SGR"}}, "ref-text": "Kluwer Academic Publishers", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Baranov", "ce:indexed-name": "Baranov S."}]}, "ref-sourcetitle": "Logic Synthesis for Control Automata"}}, {"ref-fulltext": "A. Girault, B. Lee, and E.A. Lee, \"A Preliminary Study of Hierarchical Finite State Machines with Multiple Concurrency Models\", Memorandum No UCB/ERL M97/57, University of California. Berkeley, Aug., 1997.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "A preliminary study of hierarchical finite state machines with multiple concurrency models"}, "refd-itemidlist": {"itemid": {"$": "0004512310", "@idtype": "SGR"}}, "ref-text": "University of California. Berkeley, Aug.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Girault", "ce:indexed-name": "Girault A."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee B."}, {"@seq": "3", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}]}, "ref-sourcetitle": "Memorandum no UCB/ERL M97/57"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control\", IEEE Trans. on VLSI Systems, vol. 7, vo 2, pp. 222-228, 1999.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "Handbook of Nanoscience, Engineering, and Technology (Chapter on Hierarchical Finite State Machines and Their Use in Hardware and Software Design), edited by S.E. Lyshevski, G.J. Iafrate, W.A. Goddard, and D.W. Brenner, CRC Press, 2003.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "refd-itemidlist": {"itemid": {"$": "0141932750", "@idtype": "SGR"}}, "ref-text": "CRC Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.E.", "@_fa": "true", "ce:surname": "Lyshevski", "ce:indexed-name": "Lyshevski S.E."}, {"@seq": "2", "ce:initials": "G.J.", "@_fa": "true", "ce:surname": "Iafrate", "ce:indexed-name": "Iafrate G.J."}, {"@seq": "3", "ce:initials": "W.A.", "@_fa": "true", "ce:surname": "Goddard", "ce:indexed-name": "Goddard W.A."}, {"@seq": "4", "ce:initials": "D.W.", "@_fa": "true", "ce:surname": "Brenner", "ce:indexed-name": "Brenner D.W."}]}, "ref-sourcetitle": "Handbook of Nanoscience, Engineering, and Technology (Chapter on Hierarchical Finite State Machines and their use in Hardware and Software Design)"}}, {"ref-fulltext": "C.A.M. Marcon, N.L.V. Calazans, and F.G. Moraes, \"Requirements, Primitives and Models for Systems Specification\", Proc. of the 15th Symp. on Integrated Circuits and Systems Design, Brazil, 2002.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Requirements, primitives and models for systems specification"}, "refd-itemidlist": {"itemid": {"$": "84965127314", "@idtype": "SGR"}}, "ref-text": "Brazil", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.A.M.", "@_fa": "true", "ce:surname": "Marcon", "ce:indexed-name": "Marcon C.A.M."}, {"@seq": "2", "ce:initials": "N.L.V.", "@_fa": "true", "ce:surname": "Calazans", "ce:indexed-name": "Calazans N.L.V."}, {"@seq": "3", "ce:initials": "F.G.", "@_fa": "true", "ce:surname": "Moraes", "ce:indexed-name": "Moraes F.G."}]}, "ref-sourcetitle": "Proc. of the 15th Symp. on Integrated Circuits and Systems Design"}}, {"ref-fulltext": "B. Aparicio del Moral, J.M. Jer\u00f3nimo Zafra, J.F. Rodr\u00edguez G\u00f3mez, R. Sanz Mesa, R. Morales Mu\u00f1oz, A. Rodr\u00edguez Trinidad, J.J. L\u00f3pez Moreno, and the international Medusa team, \"New Control System for Space Instruments. Application for Medusa Experiment\", Proc. of the 7thInt. Planetary Probe Workshop, Barcelona, Spain, June, 2010.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "New control system for space instruments. Application for medusa experiment"}, "refd-itemidlist": {"itemid": {"$": "79951737675", "@idtype": "SGR"}}, "ref-text": "the international Medusa team Barcelona, Spain, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Aparicio Del Moral", "ce:indexed-name": "Aparicio Del Moral B."}, {"@seq": "2", "ce:initials": "J.M.", "@_fa": "true", "ce:surname": "Jer\u00f3nimo Zafra", "ce:indexed-name": "Jeronimo Zafra J.M."}, {"@seq": "3", "ce:initials": "J.F.", "@_fa": "true", "ce:surname": "Rodr\u00edguez G\u00f3mez", "ce:indexed-name": "Rodriguez Gomez J.F."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Sanz Mesa", "ce:indexed-name": "Sanz Mesa R."}, {"@seq": "5", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Morales Mu\u00f1oz", "ce:indexed-name": "Morales Munoz R."}, {"@seq": "6", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rodr\u00edguez Trinidad", "ce:indexed-name": "Rodriguez Trinidad A."}, {"@seq": "7", "ce:initials": "J.J.", "@_fa": "true", "ce:surname": "L\u00f3pez Moreno", "ce:indexed-name": "Lopez Moreno J.J."}]}, "ref-sourcetitle": "Proc. of the 7thInt. Planetary Probe Workshop"}}, {"ref-fulltext": "D.M. Mu\u00f1oz, C.H. Llanos, M. Ayala-Rinc\u00f3n, and R.H. van Els, \"Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms\", Elsevier: Engineering Applications of Artificial Intelligence, 21, 2008, pp. 1309-1320.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Distributed approach to group control of elevator systems using fuzzy logic and FPGA implementation of dispatching algorithms"}, "refd-itemidlist": {"itemid": {"$": "54049117152", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21"}, "pagerange": {"@first": "1309", "@last": "1320"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.M.", "@_fa": "true", "ce:surname": "Mu\u00f1oz", "ce:indexed-name": "Munoz D.M."}, {"@seq": "2", "ce:initials": "C.H.", "@_fa": "true", "ce:surname": "Llanos", "ce:indexed-name": "Llanos C.H."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ayala-Rinc\u00f3n", "ce:indexed-name": "Ayala-Rincon M."}, {"@seq": "4", "ce:initials": "R.H.", "@_fa": "true", "ce:surname": "Van Els", "ce:indexed-name": "Van Els R.H."}]}, "ref-sourcetitle": "Elsevier: Engineering Applications of Artificial Intelligence"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and A. Neves, \"Modeling and Implementation of Automatic System for Garage Control\", Proc. ICCAS-SICE'2009, Fukuoka, Japan, August, 2009, pp. 4295-4300.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling and implementation of automatic system for garage control"}, "refd-itemidlist": {"itemid": {"$": "77951104922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "4295", "@last": "4300"}}, "ref-text": "Fukuoka, Japan, August", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Neves", "ce:indexed-name": "Neves A."}]}, "ref-sourcetitle": "Proc. ICCAS-SICE'2009"}}, {"ref-fulltext": "D. Harel, \"Statecharts: A visual formalism for complex systems\", Science of Computer Programming, 8, June 1987, pp. 231-274. (Pubitemid 17617706)", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "1987"}, "ref-title": {"ref-titletext": "STATECHARTS: A VISUAL FORMALISM FOR COMPLEX SYSTEMS."}, "refd-itemidlist": {"itemid": {"$": "0023365727", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "3"}, "pagerange": {"@first": "231", "@last": "274"}}, "ref-text": "DOI 10.1016/0167-6423(87)90035-9", "ref-authors": {"author": [{"@seq": "1", "@_fa": "true", "ce:surname": "Harel David", "ce:indexed-name": "Harel David"}]}, "ref-sourcetitle": "Science of Computer Programming"}}, {"ref-fulltext": "S. Uchitel, J. Kramer, and J. Magee, \"Synthesis of Behavorial Models from Scenarios\", IEEE Transactions on Software Engineering, vol. 29, Issue 2, February 2003, pp. 99-115.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Synthesis of behavorial models from scenarios"}, "refd-itemidlist": {"itemid": {"$": "0037328225", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "29", "@issue": "2"}, "pagerange": {"@first": "99", "@last": "115"}}, "ref-text": "February", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Uchitel", "ce:indexed-name": "Uchitel S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Kramer", "ce:indexed-name": "Kramer J."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Magee", "ce:indexed-name": "Magee J."}]}, "ref-sourcetitle": "IEEE Transactions on Software Engineering"}}, {"ref-fulltext": "J. Whittle and P.K. Jayaraman, \"Generating Hierarchical State Machines from Use Case Charts\", Proc. of the 14th IEEE International Requirements Engineering Conference, Minneapolis, USA, Sept., 2006, pp. 16-25. (Pubitemid 351424196)", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Generating hierarchical state machines from use case charts"}, "refd-itemidlist": {"itemid": {"$": "41149096742", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "16", "@last": "25"}}, "ref-text": "DOI 10.1109/RE.2006.25, 1704045, Proceedings - 14th IEEE International Requirements Engineering Conference, RE'06", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Whittle", "ce:indexed-name": "Whittle J."}, {"@seq": "2", "ce:initials": "P.K.", "@_fa": "true", "ce:surname": "Jayaraman", "ce:indexed-name": "Jayaraman P.K."}]}, "ref-sourcetitle": "Proceedings of the IEEE International Conference on Requirements Engineering"}}, {"ref-fulltext": "S. Lee, S. Yoo, and K. Shoi, \"Reconfigurable SoC Design with Hierarchical FSM and Synchronous Dataflow Model\", Proc. of the 10thInt. Symp. on Hardware/software codesign, Estes Park, USA, May, 2002, pp. 199-204. (Pubitemid 35023434)", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable SoC design with hierarchical FSM and synchronous dataflow model"}, "refd-itemidlist": {"itemid": {"$": "0036050446", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "199", "@last": "204"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee S."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Yoo", "ce:indexed-name": "Yoo S."}, {"@seq": "3", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Choi", "ce:indexed-name": "Choi K."}]}, "ref-sourcetitle": "Hardware/Software Codesign - Proceedings of the International Workshop"}}, {"ref-fulltext": "S. Ninos and A. Dollas, \"Modeling recursion data structures for FPGA-based implementation\", Proc. of the 18thInternational Conference on Field Programmable Logic and Applications - FPL'08, Heidelberg, Germany, September 2008, pp. 11-16.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-text": "Heidelberg, Germany, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc. of the 18thInternational Conference on Field Programmable Logic and Applications - FPL'08"}}, {"ref-fulltext": "I. Skliarova and V. Sklyarov, \"Recursion in Reconfigurable Computing: a Survey of Implementation Approaches\", Proc. FPL'09, Prague, Czech Republic, 2009, pp. 224-229.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-text": "Prague, Czech Republic", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. FPL'09"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, \"Design and Implementation of Parallel Hierarchical Finite State Machines\", Proc. HUT-ICCE'2008, Hoi An, Vietnam, June, 2008, pp. 33-38.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Design and implementation of parallel hierarchical finite state machines"}, "refd-itemidlist": {"itemid": {"$": "51549112960", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "38"}}, "ref-text": "Hoi An, Vietnam, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. HUT-ICCE'2008"}}, {"ref-fulltext": "V. Sklyarov, \"Synthesis of Circuits and Systems from Hierarchical and Parallel Specifications\", Proc. of BEC2010, Tallinn, Estonia, Oct., 2010, pp. 37-48.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Synthesis of circuits and systems from hierarchical and parallel specifications"}, "refd-itemidlist": {"itemid": {"$": "79951754988", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "37", "@last": "48"}}, "ref-text": "Tallinn, Estonia, Oct.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of BEC2010"}}, {"ref-fulltext": "M. Koster and J. Teich, \"(Self-)reconfigurable Finite State Machines: Theory and Implementation\", Proceedings of DATE'2002, Paris, 2002, pp. 559-566.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "(Self-)reconfigurable finite state machines: Theory and implementation"}, "refd-itemidlist": {"itemid": {"$": "33846977823", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "559", "@last": "566"}}, "ref-text": "Paris", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Koster", "ce:indexed-name": "Koster M."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teich", "ce:indexed-name": "Teich J."}]}, "ref-sourcetitle": "Proceedings of DATE'2002"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, and J. Lima, \"Design and Implementation of Communicating Fixed and Variable Instruction Set Processors\", Proc. of the 2nd International Conference on Computer and Electrical Engineering - ICCEE 2009, Dubai, UAE, December 2009, pp. 163-167.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Design and implementation of communicating fixed and variable instruction set processors"}, "refd-itemidlist": {"itemid": {"$": "77950495089", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "163", "@last": "167"}}, "ref-text": "Dubai, UAE, December", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lima", "ce:indexed-name": "Lima J."}]}, "ref-sourcetitle": "Proc. of the 2nd International Conference on Computer and Electrical Engineering - ICCEE 2009"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms\", Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Systems Architecture, 47, 2002, pp. 1043-1064.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-79951767051", "dc:description": "The paper describes a hierarchical finite state machine (HFSM) with implicit modules, which inherits capabilities of existing models (in particular, provides support for modularity, hierarchy, and recursion); requires a very simple stack memory; and permits optimization methods developed for conventional FSMs to be reused. The HFSM has been tested in several practical applications briefly characterized in the paper. It is shown that the same hardware can implement different algorithms through the proposed reconfiguration technique. The results of experiments, reported in the paper, clearly demonstrate advantages of the proposed model. \u00a9 2010 IEEE.", "prism:coverDate": "2010-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79951767051", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951767051"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79951767051&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79951767051&origin=inward"}], "prism:isbn": "9780769543147", "prism:publicationName": "Proceedings - 2010 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2010", "source-id": "19700188215", "citedby-count": "1", "subtype": "cp", "prism:pageRange": "436-441", "dc:title": "Synthesis and implementation of hierarchical finite state machines with implicit modules", "prism:endingPage": "441", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ReConFig.2010.29", "prism:startingPage": "436", "article-number": "5695345", "dc:identifier": "SCOPUS_ID:79951767051"}, "idxterms": {"mainterm": [{"$": "Circuit synthesis", "@weight": "a", "@candidate": "n"}, {"$": "Finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical graph-schemes", "@weight": "a", "@candidate": "n"}, {"$": "Optimization method", "@weight": "a", "@candidate": "n"}, {"$": "Reconfiguration technique", "@weight": "a", "@candidate": "n"}, {"$": "Recursions", "@weight": "a", "@candidate": "n"}, {"$": "Stack memory", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Circuit synthesis"}, {"@_fa": "true", "$": "Finite state machines"}, {"@_fa": "true", "$": "Hierarchical graph-schemes"}, {"@_fa": "true", "$": "Reconfiguration technique"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "3", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}