{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589133030144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589133030153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 10 14:50:29 2020 " "Processing started: Sun May 10 14:50:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589133030153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133030153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133030153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589133031663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589133031663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20main " "Found entity 1: ev20main" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589133049961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133049961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20jumpcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20jumpcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20jumpControl " "Found entity 1: ev20jumpControl" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20jumpControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589133049984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133049984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589133050373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133050373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ev20main " "Elaborating entity \"ev20main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589133051195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst1\"" {  } { { "ev20main.bdf" "inst1" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 160 624 800 272 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589133051457 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluRes alu.v(12) " "Verilog HDL Always Construct warning at alu.v(12): inferring latch(es) for variable \"aluRes\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589133051503 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[0\] alu.v(12) " "Inferred latch for \"aluRes\[0\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051503 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[1\] alu.v(12) " "Inferred latch for \"aluRes\[1\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051503 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[2\] alu.v(12) " "Inferred latch for \"aluRes\[2\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051503 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[3\] alu.v(12) " "Inferred latch for \"aluRes\[3\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[4\] alu.v(12) " "Inferred latch for \"aluRes\[4\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[5\] alu.v(12) " "Inferred latch for \"aluRes\[5\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[6\] alu.v(12) " "Inferred latch for \"aluRes\[6\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[7\] alu.v(12) " "Inferred latch for \"aluRes\[7\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[8\] alu.v(12) " "Inferred latch for \"aluRes\[8\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[9\] alu.v(12) " "Inferred latch for \"aluRes\[9\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[10\] alu.v(12) " "Inferred latch for \"aluRes\[10\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[11\] alu.v(12) " "Inferred latch for \"aluRes\[11\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[12\] alu.v(12) " "Inferred latch for \"aluRes\[12\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[13\] alu.v(12) " "Inferred latch for \"aluRes\[13\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[14\] alu.v(12) " "Inferred latch for \"aluRes\[14\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluRes\[15\] alu.v(12) " "Inferred latch for \"aluRes\[15\]\" at alu.v(12)" {  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133051504 "|ev20main|ALU:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ev20jumpControl ev20jumpControl:inst " "Elaborating entity \"ev20jumpControl\" for hierarchy \"ev20jumpControl:inst\"" {  } { { "ev20main.bdf" "inst" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 88 72 280 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589133051507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M ev20jumpControl:inst\|74139M:inst6 " "Elaborating entity \"74139M\" for hierarchy \"ev20jumpControl:inst\|74139M:inst6\"" {  } { { "ev20jumpControl.bdf" "inst6" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20jumpControl.bdf" { { 384 -96 8 480 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589133051625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ev20jumpControl:inst\|74139M:inst6 " "Elaborated megafunction instantiation \"ev20jumpControl:inst\|74139M:inst6\"" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20jumpControl.bdf" { { 384 -96 8 480 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589133051662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[15\] " "Latch ALU:inst1\|aluRes\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061083 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[14\] " "Latch ALU:inst1\|aluRes\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061083 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[13\] " "Latch ALU:inst1\|aluRes\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061084 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[12\] " "Latch ALU:inst1\|aluRes\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061084 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[11\] " "Latch ALU:inst1\|aluRes\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061084 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[10\] " "Latch ALU:inst1\|aluRes\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061084 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[9\] " "Latch ALU:inst1\|aluRes\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061084 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[8\] " "Latch ALU:inst1\|aluRes\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061085 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[7\] " "Latch ALU:inst1\|aluRes\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061085 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[6\] " "Latch ALU:inst1\|aluRes\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061085 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[5\] " "Latch ALU:inst1\|aluRes\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061085 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[4\] " "Latch ALU:inst1\|aluRes\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061085 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[3\] " "Latch ALU:inst1\|aluRes\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061085 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[2\] " "Latch ALU:inst1\|aluRes\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061086 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[1\] " "Latch ALU:inst1\|aluRes\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061086 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst1\|aluRes\[0\] " "Latch ALU:inst1\|aluRes\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluC\[3\] " "Ports D and ENA on the latch are fed by the same signal aluC\[3\]" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf" { { 224 368 536 240 "aluC\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589133061086 ""}  } { { "alu.v" "" { Text "C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589133061086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589133062401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589133070783 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589133070783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589133076533 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589133076533 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589133076533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589133076533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589133076720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 10 14:51:16 2020 " "Processing ended: Sun May 10 14:51:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589133076720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589133076720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589133076720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589133076720 ""}
