****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Sun May  1 18:18:43 2022
****************************************


  Startpoint: node0/out_comp_ready_reg
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: node1/mul1_reg[20]
               (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.05       0.05
  node0/out_comp_ready_reg/CP (DFCNQD1BWP)                0.00       0.05 r
  node0/out_comp_ready_reg/Q (DFCNQD1BWP)                 0.08 +     0.13 r
  U179/Z (BUFFD4BWP)                                      0.02 +     0.15 r
  U17953/ZN (INR2XD4BWP)                                  0.03 +     0.18 r
  U10453/Z (AN2D8BWP)                                     0.03 +     0.21 r
  add_1_root_add_202_2/U1_1/CO (FA1D0BWP)                 0.07 +     0.29 r
  add_1_root_add_202_2/U1_2/CO (FA1D2BWP)                 0.03 +     0.32 r
  add_1_root_add_202_2/U1_3/CO (FA1D0BWP)                 0.04 +     0.35 r
  add_1_root_add_202_2/U1_4/CO (FA1D0BWP)                 0.05 +     0.40 r
  U36/Z (XOR2D0BWP)                                       0.06 +     0.45 f
  add_0_root_add_202_2/U1_5/CO (FA1D1BWP)                 0.07 +     0.52 f
  add_0_root_add_202_2/U1_6/CO (FA1D1BWP)                 0.04 +     0.56 f
  U1103/ZN (ND2D1BWP)                                     0.01 +     0.57 r
  U1104/ZN (ND3D1BWP)                                     0.03 +     0.60 f
  add_0_root_add_202_2/U1_8/CO (FA1D1BWP)                 0.04 +     0.63 f
  add_0_root_add_202_2/U1_9/S (FA1D0BWP)                  0.07 +     0.70 r
  U3/Z (AN2XD1BWP)                                        0.04 +     0.74 r
  U18016/ZN (CKND2D1BWP)                                  0.02 +     0.76 f
  U1877/Z (XOR2D0BWP)                                     0.03 +     0.79 f
  node1/mult_48_3/S2_2_7/S (FA1D0BWP)                     0.05 +     0.84 r
  node1/mult_48_3/S2_3_6/S (FA1D0BWP)                     0.05 +     0.89 f
  node1/mult_48_3/S4_5/S (FA1D0BWP)                       0.06 +     0.95 r
  U4267/Z (XOR2D1BWP)                                     0.04 +     0.99 f
  U12287/Z (AN3XD1BWP)                                    0.02 +     1.02 f
  U12269/ZN (NR2D1BWP)                                    0.02 +     1.04 r
  U948/ZN (CKND0BWP)                                      0.01 +     1.05 f
  U946/ZN (CKND2D0BWP)                                    0.02 +     1.07 r
  U947/ZN (ND2D1BWP)                                      0.03 +     1.10 f
  node1/add_2_root_add_0_root_add_48_3/U1_9/CO (FA1D1BWP)
                                                          0.08 +     1.18 f
  node1/add_2_root_add_0_root_add_48_3/U1_10/CO (FA1D1BWP)
                                                          0.04 +     1.22 f
  U1309/ZN (CKND2D0BWP)                                   0.02 +     1.25 r
  U1314/ZN (ND3D1BWP)                                     0.03 +     1.27 f
  node1/add_2_root_add_0_root_add_48_3/U1_12/CO (FA1D1BWP)
                                                          0.05 +     1.32 f
  U1292/Z (XOR2D2BWP)                                     0.06 +     1.38 r
  node1/add_0_root_add_0_root_add_48_3/U1_13/CO (FA1D1BWP)
                                                          0.08 +     1.47 r
  U859/Z (DEL025D1BWP)                                    0.02 +     1.49 r
  node1/add_0_root_add_0_root_add_48_3/U1_14/CO (FA1D0BWP)
                                                          0.04 +     1.52 r
  node1/add_0_root_add_0_root_add_48_3/U1_15/CO (FA1D0BWP)
                                                          0.04 +     1.56 r
  node1/add_0_root_add_0_root_add_48_3/U1_16/CO (FA1D0BWP)
                                                          0.04 +     1.60 r
  node1/add_0_root_add_0_root_add_48_3/U1_17/CO (FA1D0BWP)
                                                          0.04 +     1.64 r
  node1/add_0_root_add_0_root_add_48_3/U1_18/CO (FA1D0BWP)
                                                          0.04 +     1.68 r
  node1/add_0_root_add_0_root_add_48_3/U1_19/CO (FA1D0BWP)
                                                          0.04 +     1.71 r
  node1/add_0_root_add_0_root_add_48_3/U1_20/Z (XOR3D1BWP)
                                                          0.05 +     1.76 f
  U13055/ZN (IOA21D0BWP)                                  0.03 +     1.79 f
  node1/mul1_reg[20]/D (EDFQD1BWP)                        0.00 +     1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.90       1.90
  clock network delay (propagated)                        0.05       1.95
  clock reconvergence pessimism                           0.00       1.95
  clock uncertainty                                      -0.15       1.80
  node1/mul1_reg[20]/CP (EDFQD1BWP)                                  1.80 r
  library setup time                                     -0.02       1.78
  data required time                                                 1.78
  ------------------------------------------------------------------------------
  data required time                                                 1.78
  data arrival time                                                 -1.79
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
