Warning (10268): Verilog HDL information at uart_rx.v(61): always construct contains both blocking and non-blocking assignments File: D:/my_eYRC/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v Line: 61
