v 20110115 2
C 1000 1000 0 0 0 EMBEDDEDtitle-bordered-C.sym
[
B 1000 1000 22000 17000 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 15400 2500 5 10 0 0 0 0 1
graphical=1
L 18700 1800 18700 1200 15 0 0 0 -1 -1
T 15300 1600 15 8 1 0 0 0 1
FILE:
T 18800 1600 15 8 1 0 0 0 1
REVISION:
T 18800 1300 15 8 1 0 0 0 1
DRAWN BY: 
T 15300 1300 15 8 1 0 0 0 1
PAGE
T 17000 1300 15 8 1 0 0 0 1
OF
T 15300 1900 15 8 1 0 0 0 1
TITLE
B 15200 1200 7600 1400 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 15200 1800 22800 1800 15 0 0 0 -1 -1
L 1200 11000 1000 11000 15 0 0 0 -1 -1
L 1200 9000 1000 9000 15 0 0 0 -1 -1
L 1200 7000 1000 7000 15 0 0 0 -1 -1
L 1200 5000 1000 5000 15 0 0 0 -1 -1
L 1200 3000 1000 3000 15 0 0 0 -1 -1
L 3000 1200 3000 1000 15 0 0 0 -1 -1
L 5000 1200 5000 1000 15 0 0 0 -1 -1
L 7000 1200 7000 1000 15 0 0 0 -1 -1
L 9000 1200 9000 1000 15 0 0 0 -1 -1
L 11000 1200 11000 1000 15 0 0 0 -1 -1
L 13000 1200 13000 1000 15 0 0 0 -1 -1
L 15000 1200 15000 1000 15 0 0 0 -1 -1
L 17000 1200 17000 1000 15 0 0 0 -1 -1
B 1200 1200 21600 16600 15 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1100 10000 15 8 1 0 0 4 1
E
T 1100 8000 15 8 1 0 0 4 1
D
T 1100 6000 15 8 1 0 0 4 1
C
T 1100 4000 15 8 1 0 0 4 1
B
T 1100 2000 15 8 1 0 0 4 1
A
T 2000 1100 15 8 1 0 0 4 1
1
T 4000 1100 15 8 1 0 0 4 1
2
T 6000 1100 15 8 1 0 0 4 1
3
T 8000 1100 15 8 1 0 0 4 1
4
T 10000 1100 15 8 1 0 0 4 1
5
T 12000 1100 15 8 1 0 0 4 1
6
T 14000 1100 15 8 1 0 0 4 1
7
T 16000 1100 15 8 1 0 0 4 1
8
L 1200 13000 1000 13000 15 0 0 0 -1 -1
L 1200 15000 1000 15000 15 0 0 0 -1 -1
L 1200 17000 1000 17000 15 0 0 0 -1 -1
T 1100 12000 15 8 1 0 0 4 1
F
T 1100 14000 15 8 1 0 0 4 1
G
T 1100 16000 15 8 1 0 0 4 1
H
T 1100 17500 15 8 1 0 0 4 1
I
L 23000 17000 22800 17000 15 0 0 0 -1 -1
L 23000 15000 22800 15000 15 0 0 0 -1 -1
L 23000 13000 22800 13000 15 0 0 0 -1 -1
L 23000 11000 22800 11000 15 0 0 0 -1 -1
L 23000 9000 22800 9000 15 0 0 0 -1 -1
L 23000 7000 22800 7000 15 0 0 0 -1 -1
L 23000 5000 22800 5000 15 0 0 0 -1 -1
L 23000 3000 22800 3000 15 0 0 0 -1 -1
T 22900 17500 15 8 1 0 0 4 1
I
T 22900 16000 15 8 1 0 0 4 1
H
T 22900 14000 15 8 1 0 0 4 1
G
T 22900 12000 15 8 1 0 0 4 1
F
T 22900 10000 15 8 1 0 0 4 1
E
T 22900 8000 15 8 1 0 0 4 1
D
T 22900 6000 15 8 1 0 0 4 1
C
T 22900 4000 15 8 1 0 0 4 1
B
T 22900 2000 15 8 1 0 0 4 1
A
L 21000 1200 21000 1000 15 0 0 0 -1 -1
L 19000 1200 19000 1000 15 0 0 0 -1 -1
T 22000 1100 15 8 1 0 0 4 1
11
T 20000 1100 15 8 1 0 0 4 1
10
T 18000 1100 15 8 1 0 0 4 1
9
L 3000 18000 3000 17800 15 0 0 0 -1 -1
L 5000 18000 5000 17800 15 0 0 0 -1 -1
L 7000 18000 7000 17800 15 0 0 0 -1 -1
L 9000 18000 9000 17800 15 0 0 0 -1 -1
L 11000 18000 11000 17800 15 0 0 0 -1 -1
L 13000 18000 13000 17800 15 0 0 0 -1 -1
L 15000 18000 15000 17800 15 0 0 0 -1 -1
L 17000 18000 17000 17800 15 0 0 0 -1 -1
L 19000 18000 19000 17800 15 0 0 0 -1 -1
L 21000 18000 21000 17800 15 0 0 0 -1 -1
T 2000 17900 15 8 1 0 0 4 1
1
T 4000 17900 15 8 1 0 0 4 1
2
T 6000 17900 15 8 1 0 0 4 1
3
T 8000 17900 15 8 1 0 0 4 1
4
T 10000 17900 15 8 1 0 0 4 1
5
T 12000 17900 15 8 1 0 0 4 1
6
T 14000 17900 15 8 1 0 0 4 1
7
T 16000 17900 15 8 1 0 0 4 1
8
T 18000 17900 15 8 1 0 0 4 1
9
T 20000 17900 15 8 1 0 0 4 1
10
T 22000 17900 15 8 1 0 0 4 1
11
]
{
T 19800 1300 5 10 1 1 0 0 1
author=Tom King
T 15900 1600 5 10 1 1 0 0 1
file=Bone_JTAG_PG2.sch
}
T 16200 1300 9 10 1 0 0 0 1
2
T 17700 1100 9 10 1 0 0 0 2
3

T 19800 1600 9 10 1 0 0 0 1
0.98
T 16000 2000 9 10 1 0 0 0 1
BeagleBone JTAG Programmer/Debugger
C 17100 12700 1 0 0 EMBEDDEDheader20-2.sym
[
P 18200 16500 18500 16500 1 0 1
{
T 18300 16550 5 8 1 1 0 0 1
pinnumber=2
T 18300 16550 5 8 0 0 0 0 1
pinseq=2
T 18300 16550 5 8 0 1 0 0 1
pinlabel=2
T 18300 16550 5 8 0 1 0 0 1
pintype=pas
}
P 17100 16100 17400 16100 1 0 0
{
T 17200 16150 5 8 1 1 0 0 1
pinnumber=3
T 17200 16150 5 8 0 0 0 0 1
pinseq=3
T 17200 16150 5 8 0 1 0 0 1
pinlabel=3
T 17200 16150 5 8 0 1 0 0 1
pintype=pas
}
P 18200 16100 18500 16100 1 0 1
{
T 18300 16150 5 8 1 1 0 0 1
pinnumber=4
T 18300 16150 5 8 0 0 0 0 1
pinseq=4
T 18300 16150 5 8 0 1 0 0 1
pinlabel=4
T 18300 16150 5 8 0 1 0 0 1
pintype=pas
}
P 17100 16500 17400 16500 1 0 0
{
T 17250 16550 5 8 1 1 0 0 1
pinnumber=1
T 17250 16550 5 8 0 0 0 0 1
pinseq=1
T 17250 16550 5 8 0 1 0 0 1
pinlabel=1
T 17250 16550 5 8 0 1 0 0 1
pintype=pas
}
P 17100 15700 17400 15700 1 0 0
{
T 17200 15750 5 8 1 1 0 0 1
pinnumber=5
T 17200 15750 5 8 0 0 0 0 1
pinseq=5
T 17200 15750 5 8 0 1 0 0 1
pinlabel=5
T 17200 15750 5 8 0 1 0 0 1
pintype=pas
}
L 17400 15900 18200 15900 3 0 0 0 -1 -1
L 17400 15500 18200 15500 3 0 0 0 -1 -1
L 17400 16300 18200 16300 3 0 0 0 -1 -1
L 17400 15100 18200 15100 3 0 0 0 -1 -1
T 17350 12450 5 10 0 1 0 0 1
device=HEADER20
P 18200 14900 18500 14900 1 0 1
{
T 18300 14950 5 8 1 1 0 0 1
pinnumber=10
T 18300 14950 5 8 0 0 0 0 1
pinseq=10
T 18300 14950 5 8 0 1 0 0 1
pinlabel=10
T 18300 14950 5 8 0 1 0 0 1
pintype=pas
}
P 17100 14900 17400 14900 1 0 0
{
T 17200 14950 5 8 1 1 0 0 1
pinnumber=9
T 17200 14950 5 8 0 0 0 0 1
pinseq=9
T 17200 14950 5 8 0 1 0 0 1
pinlabel=9
T 17200 14950 5 8 0 1 0 0 1
pintype=pas
}
P 18200 15300 18500 15300 1 0 1
{
T 18300 15350 5 8 1 1 0 0 1
pinnumber=8
T 18300 15350 5 8 0 0 0 0 1
pinseq=8
T 18300 15350 5 8 0 1 0 0 1
pinlabel=8
T 18300 15350 5 8 0 1 0 0 1
pintype=pas
}
P 17100 15300 17400 15300 1 0 0
{
T 17200 15350 5 8 1 1 0 0 1
pinnumber=7
T 17200 15350 5 8 0 0 0 0 1
pinseq=7
T 17200 15350 5 8 0 1 0 0 1
pinlabel=7
T 17200 15350 5 8 0 1 0 0 1
pintype=pas
}
P 18200 15700 18500 15700 1 0 1
{
T 18300 15750 5 8 1 1 0 0 1
pinnumber=6
T 18300 15750 5 8 0 0 0 0 1
pinseq=6
T 18300 15750 5 8 0 1 0 0 1
pinlabel=6
T 18300 15750 5 8 0 1 0 0 1
pintype=pas
}
T 17700 16800 8 10 0 1 0 0 1
refdes=J?
P 18200 13300 18500 13300 1 0 1
{
T 18300 13350 5 8 1 1 0 0 1
pinnumber=18
T 18300 13350 5 8 0 0 0 0 1
pinseq=18
T 18300 13350 5 8 0 1 0 0 1
pinlabel=18
T 18300 13350 5 8 0 1 0 0 1
pintype=pas
}
P 18200 12900 18500 12900 1 0 1
{
T 18300 12950 5 8 1 1 0 0 1
pinnumber=20
T 18300 12950 5 8 0 0 0 0 1
pinseq=20
T 18300 12950 5 8 0 1 0 0 1
pinlabel=20
T 18300 12950 5 8 0 1 0 0 1
pintype=pas
}
P 17100 13300 17400 13300 1 0 0
{
T 17200 13350 5 8 1 1 0 0 1
pinnumber=17
T 17200 13350 5 8 0 0 0 0 1
pinseq=17
T 17200 13350 5 8 0 1 0 0 1
pinlabel=17
T 17200 13350 5 8 0 1 0 0 1
pintype=pas
}
P 17100 12900 17400 12900 1 0 0
{
T 17200 12950 5 8 1 1 0 0 1
pinnumber=19
T 17200 12950 5 8 0 0 0 0 1
pinseq=19
T 17200 12950 5 8 0 1 0 0 1
pinlabel=19
T 17200 12950 5 8 0 1 0 0 1
pintype=pas
}
P 18200 13700 18500 13700 1 0 1
{
T 18300 13750 5 8 1 1 0 0 1
pinnumber=16
T 18300 13750 5 8 0 0 0 0 1
pinseq=16
T 18300 13750 5 8 0 1 0 0 1
pinlabel=16
T 18300 13750 5 8 0 1 0 0 1
pintype=pas
}
L 17400 13900 18200 13900 3 0 0 0 -1 -1
L 17400 13500 18200 13500 3 0 0 0 -1 -1
L 17400 14300 18200 14300 3 0 0 0 -1 -1
L 17400 13100 18200 13100 3 0 0 0 -1 -1
P 17100 13700 17400 13700 1 0 0
{
T 17200 13750 5 8 1 1 0 0 1
pinnumber=15
T 17200 13750 5 8 0 0 0 0 1
pinseq=15
T 17200 13750 5 8 0 1 0 0 1
pinlabel=15
T 17200 13750 5 8 0 1 0 0 1
pintype=pas
}
P 18200 14100 18500 14100 1 0 1
{
T 18300 14150 5 8 1 1 0 0 1
pinnumber=14
T 18300 14150 5 8 0 0 0 0 1
pinseq=14
T 18300 14150 5 8 0 1 0 0 1
pinlabel=14
T 18300 14150 5 8 0 1 0 0 1
pintype=pas
}
P 17100 14100 17400 14100 1 0 0
{
T 17200 14150 5 8 1 1 0 0 1
pinnumber=13
T 17200 14150 5 8 0 0 0 0 1
pinseq=13
T 17200 14150 5 8 0 1 0 0 1
pinlabel=13
T 17200 14150 5 8 0 1 0 0 1
pintype=pas
}
P 18200 14500 18500 14500 1 0 1
{
T 18300 14550 5 8 1 1 0 0 1
pinnumber=12
T 18300 14550 5 8 0 0 0 0 1
pinseq=12
T 18300 14550 5 8 0 1 0 0 1
pinlabel=12
T 18300 14550 5 8 0 1 0 0 1
pintype=pas
}
P 17100 14500 17400 14500 1 0 0
{
T 17200 14550 5 8 1 1 0 0 1
pinnumber=11
T 17200 14550 5 8 0 0 0 0 1
pinseq=11
T 17200 14550 5 8 0 1 0 0 1
pinlabel=11
T 17200 14550 5 8 0 1 0 0 1
pintype=pas
}
B 17400 12700 800 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17400 14700 18200 14700 3 0 0 0 -1 -1
L 17800 16700 17800 12700 3 0 0 0 -1 -1
T 17100 12700 8 10 0 1 0 0 1
pins=20
T 17100 12700 8 10 0 1 0 0 1
class=IO
]
{
T 17350 12450 5 10 0 1 0 0 1
device=HEADER20
T 17700 16800 5 10 1 1 0 0 1
refdes=J201
T 17100 12700 5 10 0 0 0 0 1
footprint=CON_HDR_RA-254P-10C-2R-20N__AMP
}
C 3000 15700 1 0 0 EMBEDDEDinput-1.sym
[
P 3600 15800 3800 15800 1 0 1
{
T 3450 15750 5 6 0 1 0 0 1
pinnumber=1
T 3450 15750 5 6 0 0 0 0 1
pinseq=1
}
L 3000 15900 3000 15700 3 0 0 0 -1 -1
L 3000 15900 3500 15900 3 0 0 0 -1 -1
L 3500 15900 3600 15800 3 0 0 0 -1 -1
L 3600 15800 3500 15700 3 0 0 0 -1 -1
L 3500 15700 3000 15700 3 0 0 0 -1 -1
T 3000 16000 5 10 0 0 0 0 1
device=INPUT
]
{
T 3000 16000 5 10 0 0 0 0 1
device=INPUT
T 2000 15800 5 10 1 1 0 0 1
netname=Target_TDI
}
C 3000 16200 1 0 0 EMBEDDEDinput-1.sym
[
P 3600 16300 3800 16300 1 0 1
{
T 3450 16250 5 6 0 1 0 0 1
pinnumber=1
T 3450 16250 5 6 0 0 0 0 1
pinseq=1
}
L 3000 16400 3000 16200 3 0 0 0 -1 -1
L 3000 16400 3500 16400 3 0 0 0 -1 -1
L 3500 16400 3600 16300 3 0 0 0 -1 -1
L 3600 16300 3500 16200 3 0 0 0 -1 -1
L 3500 16200 3000 16200 3 0 0 0 -1 -1
T 3000 16500 5 10 0 0 0 0 1
device=INPUT
]
{
T 3000 16500 5 10 0 0 0 0 1
device=INPUT
T 1800 16300 5 10 1 1 0 0 1
netname=Target_TRST
}
C 13200 11300 1 0 0 EMBEDDEDinput-1.sym
[
P 13800 11400 14000 11400 1 0 1
{
T 13650 11350 5 6 0 1 0 0 1
pinnumber=1
T 13650 11350 5 6 0 0 0 0 1
pinseq=1
}
L 13200 11500 13200 11300 3 0 0 0 -1 -1
L 13200 11500 13700 11500 3 0 0 0 -1 -1
L 13700 11500 13800 11400 3 0 0 0 -1 -1
L 13800 11400 13700 11300 3 0 0 0 -1 -1
L 13700 11300 13200 11300 3 0 0 0 -1 -1
T 13200 11600 5 10 0 0 0 0 1
device=INPUT
]
{
T 13200 11600 5 10 0 0 0 0 1
device=INPUT
T 12100 11400 5 10 1 1 0 0 1
netname=Target_TMS
}
C 3000 12300 1 0 0 EMBEDDEDinput-1.sym
[
P 3600 12400 3800 12400 1 0 1
{
T 3450 12350 5 6 0 1 0 0 1
pinnumber=1
T 3450 12350 5 6 0 0 0 0 1
pinseq=1
}
L 3000 12500 3000 12300 3 0 0 0 -1 -1
L 3000 12500 3500 12500 3 0 0 0 -1 -1
L 3500 12500 3600 12400 3 0 0 0 -1 -1
L 3600 12400 3500 12300 3 0 0 0 -1 -1
L 3500 12300 3000 12300 3 0 0 0 -1 -1
T 3000 12600 5 10 0 0 0 0 1
device=INPUT
]
{
T 3000 12600 5 10 0 0 0 0 1
device=INPUT
T 1900 12400 5 10 1 1 0 0 1
netname=Target_TCK
}
C 2800 3700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
P 3000 3700 3000 3900 1 0 0
{
T 3050 3750 5 6 0 1 0 0 1
pinnumber=1
T 3050 3750 5 6 0 0 0 0 1
pinseq=1
T 3050 3750 5 6 0 1 0 0 1
pinlabel=1
T 3050 3750 5 6 0 1 0 0 1
pintype=pwr
}
L 2850 3900 3150 3900 3 0 0 0 -1 -1
T 2875 3950 9 8 1 0 0 0 1
+3.3V
T 3100 3700 8 8 0 0 0 0 1
net=+3.3V:1
]
C 2900 15000 1 0 0 EMBEDDEDgnd-1.sym
[
P 3000 15100 3000 15300 1 0 1
{
T 3058 15161 5 4 0 1 0 0 1
pinnumber=1
T 3058 15161 5 4 0 0 0 0 1
pinseq=1
T 3058 15161 5 4 0 1 0 0 1
pinlabel=1
T 3058 15161 5 4 0 1 0 0 1
pintype=pwr
}
L 2900 15100 3100 15100 3 0 0 0 -1 -1
L 2955 15050 3045 15050 3 0 0 0 -1 -1
L 2980 15010 3020 15010 3 0 0 0 -1 -1
T 3200 15050 8 10 0 0 0 0 1
net=GND:1
]
C 2900 1900 1 0 0 EMBEDDEDgnd-1.sym
[
P 3000 2000 3000 2200 1 0 1
{
T 3058 2061 5 4 0 1 0 0 1
pinnumber=1
T 3058 2061 5 4 0 0 0 0 1
pinseq=1
T 3058 2061 5 4 0 1 0 0 1
pinlabel=1
T 3058 2061 5 4 0 1 0 0 1
pintype=pwr
}
L 2900 2000 3100 2000 3 0 0 0 -1 -1
L 2955 1950 3045 1950 3 0 0 0 -1 -1
L 2980 1910 3020 1910 3 0 0 0 -1 -1
T 3200 1950 8 10 0 0 0 0 1
net=GND:1
]
C 15600 10300 1 0 0 EMBEDDEDgnd-1.sym
[
P 15700 10400 15700 10600 1 0 1
{
T 15758 10461 5 4 0 1 0 0 1
pinnumber=1
T 15758 10461 5 4 0 0 0 0 1
pinseq=1
T 15758 10461 5 4 0 1 0 0 1
pinlabel=1
T 15758 10461 5 4 0 1 0 0 1
pintype=pwr
}
L 15600 10400 15800 10400 3 0 0 0 -1 -1
L 15655 10350 15745 10350 3 0 0 0 -1 -1
L 15680 10310 15720 10310 3 0 0 0 -1 -1
T 15900 10350 8 10 0 0 0 0 1
net=GND:1
]
C 2900 11600 1 0 0 EMBEDDEDgnd-1.sym
[
P 3000 11700 3000 11900 1 0 1
{
T 3058 11761 5 4 0 1 0 0 1
pinnumber=1
T 3058 11761 5 4 0 0 0 0 1
pinseq=1
T 3058 11761 5 4 0 1 0 0 1
pinlabel=1
T 3058 11761 5 4 0 1 0 0 1
pintype=pwr
}
L 2900 11700 3100 11700 3 0 0 0 -1 -1
L 2955 11650 3045 11650 3 0 0 0 -1 -1
L 2980 11610 3020 11610 3 0 0 0 -1 -1
T 3200 11650 8 10 0 0 0 0 1
net=GND:1
]
C 3800 3300 1 180 0 EMBEDDEDoutput-1.sym
[
P 3800 3200 3600 3200 1 0 0
{
T 3550 3250 5 6 0 1 180 0 1
pinnumber=1
T 3550 3250 5 6 0 0 180 0 1
pinseq=1
}
L 3600 3100 3600 3300 3 0 0 0 -1 -1
L 3600 3100 3100 3100 3 0 0 0 -1 -1
L 3100 3100 3000 3200 3 0 0 0 -1 -1
L 3000 3200 3100 3300 3 0 0 0 -1 -1
L 3100 3300 3600 3300 3 0 0 0 -1 -1
T 3700 3000 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3700 3000 5 10 0 0 180 0 1
device=OUTPUT
T 1900 3200 5 10 1 1 0 0 1
value=Target_TDO
}
N 3800 3200 4000 3200 4
N 3800 12400 4000 12400 4
N 3800 16300 4000 16300 4
N 3800 15800 4000 15800 4
N 7000 3200 10000 3200 4
{
T 8000 3200 5 10 1 1 0 0 1
netname=TDO/SWO/NC/MISO
}
N 13700 14100 17100 14100 4
{
T 13800 14100 5 10 1 1 0 0 1
netname=TDO/SWO/NC/MISO
}
N 17100 14900 13700 14900 4
{
T 13800 14900 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 10000 12400 7000 12400 4
{
T 7200 12400 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 16700 11400 20200 11400 4
{
T 17400 11400 5 10 1 1 0 0 1
netname=TMS/SWDIO/SBWTDIO/NC
}
N 13700 15300 17100 15300 4
{
T 13800 15300 5 10 1 1 0 0 1
netname=TMS/SWDIO/SBWTDIO/NC
}
N 7000 15800 10000 15800 4
{
T 7200 15800 5 10 1 1 0 0 1
netname=TDI/EXTb/P1.1/MOSI
}
N 13700 15700 17100 15700 4
{
T 13800 15700 5 10 1 1 0 0 1
netname=TDI/EXTb/P1.1/MOSI
}
N 7000 16300 10000 16300 4
{
T 7200 16300 5 10 1 1 0 0 1
netname=TRSTn/nRESET/P1.2/RESET
}
N 13700 16100 17100 16100 4
{
T 13800 16100 5 10 1 1 0 0 1
netname=TRSTn/nRESET/P1.2/RESET
}
C 16900 17200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 17100 17200 17100 17400 1 0 0
{
T 17150 17250 5 6 0 1 0 0 1
pinnumber=1
T 17150 17250 5 6 0 0 0 0 1
pinseq=1
T 17150 17250 5 6 0 1 0 0 1
pinlabel=1
T 17150 17250 5 6 0 1 0 0 1
pintype=pwr
}
L 16950 17400 17250 17400 3 0 0 0 -1 -1
T 17100 17450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 17100 17450 5 10 1 1 0 3 1
net=V_Target
}
C 10300 13400 1 0 0 EMBEDDEDgeneric-power.sym
[
P 10500 13400 10500 13600 1 0 0
{
T 10550 13450 5 6 0 1 0 0 1
pinnumber=1
T 10550 13450 5 6 0 0 0 0 1
pinseq=1
T 10550 13450 5 6 0 1 0 0 1
pinlabel=1
T 10550 13450 5 6 0 1 0 0 1
pintype=pwr
}
L 10350 13600 10650 13600 3 0 0 0 -1 -1
T 10500 13650 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 10500 13650 5 10 1 1 0 3 1
net=V_Target
}
C 15500 12200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 15700 12200 15700 12400 1 0 0
{
T 15750 12250 5 6 0 1 0 0 1
pinnumber=1
T 15750 12250 5 6 0 0 0 0 1
pinseq=1
T 15750 12250 5 6 0 1 0 0 1
pinlabel=1
T 15750 12250 5 6 0 1 0 0 1
pintype=pwr
}
L 15550 12400 15850 12400 3 0 0 0 -1 -1
T 15700 12450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 15700 12450 5 10 1 1 0 3 1
net=V_Target
}
C 10300 16800 1 0 0 EMBEDDEDgeneric-power.sym
[
P 10500 16800 10500 17000 1 0 0
{
T 10550 16850 5 6 0 1 0 0 1
pinnumber=1
T 10550 16850 5 6 0 0 0 0 1
pinseq=1
T 10550 16850 5 6 0 1 0 0 1
pinlabel=1
T 10550 16850 5 6 0 1 0 0 1
pintype=pwr
}
L 10350 17000 10650 17000 3 0 0 0 -1 -1
T 10500 17050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 10500 17050 5 10 1 1 0 3 1
net=V_Target
}
N 17100 17000 18500 17000 4
N 17100 16500 17100 17200 4
C 18900 12300 1 0 0 EMBEDDEDgnd-1.sym
[
P 19000 12400 19000 12600 1 0 1
{
T 19058 12461 5 4 0 1 0 0 1
pinnumber=1
T 19058 12461 5 4 0 0 0 0 1
pinseq=1
T 19058 12461 5 4 0 1 0 0 1
pinlabel=1
T 19058 12461 5 4 0 1 0 0 1
pintype=pwr
}
L 18900 12400 19100 12400 3 0 0 0 -1 -1
L 18955 12350 19045 12350 3 0 0 0 -1 -1
L 18980 12310 19020 12310 3 0 0 0 -1 -1
T 19200 12350 8 10 0 0 0 0 1
net=GND:1
]
N 18500 12900 19000 12900 4
N 19000 12600 19000 16100 4
N 18500 16100 19000 16100 4
N 18500 15700 19000 15700 4
N 18500 15300 19000 15300 4
N 18500 14900 19000 14900 4
N 18500 14500 19000 14500 4
N 18500 14100 19000 14100 4
N 18500 13700 19000 13700 4
N 18500 13300 19000 13300 4
N 18500 16500 18500 17000 4
C 17200 4900 1 0 0 EMBEDDEDheader6-2.sym
[
P 17200 5900 17500 5900 1 0 0
{
T 17300 5950 5 8 1 1 0 0 1
pinnumber=1
T 17300 5950 9 8 0 1 0 0 1
pinlabel=1
T 17300 5950 5 8 0 0 0 0 1
pinseq=1
T 17300 5950 5 8 0 0 0 0 1
pintype=pas
}
P 18300 5900 18600 5900 1 0 1
{
T 18400 5950 5 8 1 1 0 0 1
pinnumber=2
T 18400 5950 9 8 0 1 0 0 1
pinlabel=2
T 18400 5950 5 8 0 0 0 0 1
pinseq=2
T 18400 5950 5 8 0 0 0 0 1
pintype=pas
}
P 17200 5500 17500 5500 1 0 0
{
T 17300 5550 5 8 1 1 0 0 1
pinnumber=3
T 17300 5550 9 8 0 1 0 0 1
pinlabel=3
T 17300 5550 5 8 0 0 0 0 1
pinseq=3
T 17300 5550 5 8 0 0 0 0 1
pintype=pas
}
P 18300 5500 18600 5500 1 0 1
{
T 18400 5550 5 8 1 1 0 0 1
pinnumber=4
T 18400 5550 9 8 0 1 0 0 1
pinlabel=4
T 18400 5550 5 8 0 0 0 0 1
pinseq=4
T 18400 5550 5 8 0 0 0 0 1
pintype=pas
}
P 17200 5100 17500 5100 1 0 0
{
T 17300 5150 5 8 1 1 0 0 1
pinnumber=5
T 17300 5150 9 8 0 1 0 0 1
pinlabel=5
T 17300 5150 5 8 0 0 0 0 1
pinseq=5
T 17300 5150 5 8 0 0 0 0 1
pintype=pas
}
P 18300 5100 18600 5100 1 0 1
{
T 18450 5150 5 8 1 1 0 0 1
pinnumber=6
T 18450 5150 9 8 0 1 0 0 1
pinlabel=6
T 18450 5150 5 8 0 0 0 0 1
pinseq=6
T 18450 5150 5 8 0 0 0 0 1
pintype=pas
}
L 17500 5300 18300 5300 3 0 0 0 -1 -1
L 17500 5700 18300 5700 3 0 0 0 -1 -1
L 17900 6100 17900 4900 3 0 0 0 -1 -1
B 17500 4900 800 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 17200 6100 5 10 0 1 0 0 1
device=HEADER8
T 17200 6100 5 10 0 1 0 0 1
numslots=0
T 17200 6100 5 10 0 1 0 0 1
description=Header 8 pins
T 17800 6200 8 10 0 1 0 0 1
refdes=J?
]
{
T 17200 6100 5 10 0 1 0 0 1
device=HEADER8
T 17800 6200 5 10 1 1 0 0 1
refdes=J203
T 17200 4900 5 10 0 1 0 0 1
footprint=CON_HDR_RA-254P-3C-2R-6N__AMP_103149-Series
}
C 10400 1900 1 0 0 EMBEDDEDgnd-1.sym
[
P 10500 2000 10500 2200 1 0 1
{
T 10558 2061 5 4 0 1 0 0 1
pinnumber=1
T 10558 2061 5 4 0 0 0 0 1
pinseq=1
T 10558 2061 5 4 0 1 0 0 1
pinlabel=1
T 10558 2061 5 4 0 1 0 0 1
pintype=pwr
}
L 10400 2000 10600 2000 3 0 0 0 -1 -1
L 10455 1950 10545 1950 3 0 0 0 -1 -1
L 10480 1910 10520 1910 3 0 0 0 -1 -1
T 10700 1950 8 10 0 0 0 0 1
net=GND:1
]
C 3800 2800 1 180 0 EMBEDDEDoutput-1.sym
[
P 3800 2700 3600 2700 1 0 0
{
T 3550 2750 5 6 0 1 180 0 1
pinnumber=1
T 3550 2750 5 6 0 0 180 0 1
pinseq=1
}
L 3600 2600 3600 2800 3 0 0 0 -1 -1
L 3600 2600 3100 2600 3 0 0 0 -1 -1
L 3100 2600 3000 2700 3 0 0 0 -1 -1
L 3000 2700 3100 2800 3 0 0 0 -1 -1
L 3100 2800 3600 2800 3 0 0 0 -1 -1
T 3700 2500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3700 2500 5 10 0 0 180 0 1
device=OUTPUT
T 1800 2700 5 10 1 1 0 0 1
value=UART5_RXD
}
N 3800 2700 4000 2700 4
N 7000 2700 10000 2700 4
{
T 8700 2700 5 10 1 1 0 0 1
netname=SWDBRXD
}
N 16700 9700 14000 9700 4
{
T 14100 9700 5 10 1 1 0 0 1
netname=SBWBRXD
}
N 13400 9400 16700 9400 4
N 14000 9100 16700 9100 4
{
T 14100 9100 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 16700 8800 14000 8800 4
{
T 14100 8800 5 10 1 1 0 0 1
netname=TMS/SWDIO/SBWTDIO/NC
}
N 16700 8200 14000 8200 4
{
T 14100 8200 5 10 1 1 0 0 1
netname=SBWBTXD
}
N 16700 8500 13400 8500 4
N 13400 8500 13400 7900 4
C 13300 7600 1 0 0 EMBEDDEDgnd-1.sym
[
P 13400 7700 13400 7900 1 0 1
{
T 13458 7761 5 4 0 1 0 0 1
pinnumber=1
T 13458 7761 5 4 0 0 0 0 1
pinseq=1
T 13458 7761 5 4 0 1 0 0 1
pinlabel=1
T 13458 7761 5 4 0 1 0 0 1
pintype=pwr
}
L 13300 7700 13500 7700 3 0 0 0 -1 -1
L 13355 7650 13445 7650 3 0 0 0 -1 -1
L 13380 7610 13420 7610 3 0 0 0 -1 -1
T 13600 7650 8 10 0 0 0 0 1
net=GND:1
]
N 13400 9400 13400 9800 4
C 13200 9800 1 0 0 EMBEDDEDgeneric-power.sym
[
P 13400 9800 13400 10000 1 0 0
{
T 13450 9850 5 6 0 1 0 0 1
pinnumber=1
T 13450 9850 5 6 0 0 0 0 1
pinseq=1
T 13450 9850 5 6 0 1 0 0 1
pinlabel=1
T 13450 9850 5 6 0 1 0 0 1
pintype=pwr
}
L 13250 10000 13550 10000 3 0 0 0 -1 -1
T 13400 10050 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 13400 10050 5 10 1 1 0 3 1
net=V_Target
}
N 17200 5900 13900 5900 4
{
T 14000 5900 5 10 1 1 0 0 1
netname=TDO/SWO/NC/MOSI
}
N 17200 5500 13900 5500 4
{
T 14000 5500 5 10 1 1 0 0 1
netname=TCLK/SWCLK/SBWTCK/SCK
}
N 17200 5100 13900 5100 4
{
T 14000 5100 5 10 1 1 0 0 1
netname=TRSTn/nRESET/P1.2/RESET
}
N 18900 6200 18900 5900 4
N 18900 5900 18600 5900 4
C 18700 6200 1 0 0 EMBEDDEDgeneric-power.sym
[
P 18900 6200 18900 6400 1 0 0
{
T 18950 6250 5 6 0 1 0 0 1
pinnumber=1
T 18950 6250 5 6 0 0 0 0 1
pinseq=1
T 18950 6250 5 6 0 1 0 0 1
pinlabel=1
T 18950 6250 5 6 0 1 0 0 1
pintype=pwr
}
L 18750 6400 19050 6400 3 0 0 0 -1 -1
T 18900 6450 8 10 0 1 0 3 1
net=Vcc:1
]
{
T 18900 6450 5 10 1 1 0 3 1
net=V_Target
}
N 18600 5500 21400 5500 4
{
T 19600 5500 5 10 1 1 0 0 1
netname=TDI/EXTb/P1.1/MISO
}
N 18900 4900 18900 5100 4
N 18900 5100 18600 5100 4
C 18800 4600 1 0 0 EMBEDDEDgnd-1.sym
[
P 18900 4700 18900 4900 1 0 1
{
T 18958 4761 5 4 0 1 0 0 1
pinnumber=1
T 18958 4761 5 4 0 0 0 0 1
pinseq=1
T 18958 4761 5 4 0 1 0 0 1
pinlabel=1
T 18958 4761 5 4 0 1 0 0 1
pintype=pwr
}
L 18800 4700 19000 4700 3 0 0 0 -1 -1
L 18855 4650 18945 4650 3 0 0 0 -1 -1
L 18880 4610 18920 4610 3 0 0 0 -1 -1
T 19100 4650 8 10 0 0 0 0 1
net=GND:1
]
T 17700 7000 9 10 1 0 0 0 1
SPI ByWire
T 17500 12500 9 10 1 0 0 0 1
ARM 20
T 17400 4600 9 10 1 0 0 0 1
AVR ISP
T 17000 9700 9 10 1 0 0 0 1
(P1.1)
T 17000 9100 9 10 1 0 0 0 1
(SBWTCK)
T 16900 8800 9 10 1 0 0 0 1
(SBWTDIO)
T 17000 8200 9 10 1 0 0 0 1
(P1.2)
T 16500 5900 9 10 1 0 0 0 1
(MOSI)
T 18600 5500 9 10 1 0 0 0 1
(MISO)
T 16500 5500 9 10 1 0 0 0 1
(SCK)
T 16500 5100 9 10 1 0 0 0 1
(RESET)
T 16300 16100 9 10 1 0 0 0 1
(nRESET)
T 16300 15700 9 10 1 0 0 0 1
(TDI)
T 16300 15300 9 10 1 0 0 0 1
(TMS)
T 16300 14900 9 10 1 0 0 0 1
(TCLK)
T 16300 14100 9 10 1 0 0 0 1
(TDO)
C 3000 9500 1 0 0 EMBEDDEDinput-1.sym
[
T 3000 9800 5 10 0 0 0 0 1
device=INPUT
P 3600 9600 3800 9600 1 0 1
{
T 3450 9550 5 6 0 0 0 0 1
pinseq=1
T 3450 9550 5 6 0 1 0 0 1
pinnumber=1
}
L 3000 9700 3000 9500 3 0 0 0 -1 -1
L 3000 9700 3500 9700 3 0 0 0 -1 -1
L 3500 9700 3600 9600 3 0 0 0 -1 -1
L 3600 9600 3500 9500 3 0 0 0 -1 -1
L 3500 9500 3000 9500 3 0 0 0 -1 -1
]
{
T 3000 9800 5 10 0 0 0 0 1
device=INPUT
T 1800 9600 5 10 1 1 0 0 1
netname=UART5_TXD
}
C 2900 4900 1 0 0 EMBEDDEDgnd-1.sym
[
T 3200 4950 8 10 0 0 0 0 1
net=GND:1
P 3000 5000 3000 5200 1 0 1
{
T 3058 5061 5 4 0 1 0 0 1
pintype=pwr
T 3058 5061 5 4 0 1 0 0 1
pinlabel=1
T 3058 5061 5 4 0 0 0 0 1
pinseq=1
T 3058 5061 5 4 0 1 0 0 1
pinnumber=1
}
L 2900 5000 3100 5000 3 0 0 0 -1 -1
L 2955 4950 3045 4950 3 0 0 0 -1 -1
L 2980 4910 3020 4910 3 0 0 0 -1 -1
]
N 7000 9600 10000 9600 4
{
T 8600 9600 5 10 1 1 0 0 1
netname=SBWBTXD
}
C 10400 4900 1 0 0 EMBEDDEDgnd-1.sym
[
T 10700 4950 8 10 0 0 0 0 1
net=GND:1
P 10500 5000 10500 5200 1 0 1
{
T 10558 5061 5 4 0 1 0 0 1
pintype=pwr
T 10558 5061 5 4 0 1 0 0 1
pinlabel=1
T 10558 5061 5 4 0 0 0 0 1
pinseq=1
T 10558 5061 5 4 0 1 0 0 1
pinnumber=1
}
L 10400 5000 10600 5000 3 0 0 0 -1 -1
L 10455 4950 10545 4950 3 0 0 0 -1 -1
L 10480 4910 10520 4910 3 0 0 0 -1 -1
]
C 3800 6300 1 180 0 EMBEDDEDoutput-1.sym
[
T 3700 6000 5 10 0 0 180 0 1
device=OUTPUT
P 3800 6200 3600 6200 1 0 0
{
T 3550 6250 5 6 0 0 180 0 1
pinseq=1
T 3550 6250 5 6 0 1 180 0 1
pinnumber=1
}
L 3600 6100 3600 6300 3 0 0 0 -1 -1
L 3600 6100 3100 6100 3 0 0 0 -1 -1
L 3100 6100 3000 6200 3 0 0 0 -1 -1
L 3000 6200 3100 6300 3 0 0 0 -1 -1
L 3100 6300 3600 6300 3 0 0 0 -1 -1
]
{
T 3700 6000 5 10 0 0 180 0 1
device=OUTPUT
T 1800 6200 5 10 1 1 0 0 1
value=SWD/SBW IN
}
N 3800 6200 4000 6200 4
N 7000 6200 10000 6200 4
{
T 7300 6200 5 10 1 1 0 0 1
netname=TMS/SWDIO/SBWTDIO/NC
}
C 2800 6700 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 2875 6950 9 8 1 0 0 0 1
+3.3V
T 3100 6700 8 8 0 0 0 0 1
net=+3.3V:1
P 3000 6700 3000 6900 1 0 0
{
T 3050 6750 5 6 0 1 0 0 1
pintype=pwr
T 3050 6750 5 6 0 1 0 0 1
pinlabel=1
T 3050 6750 5 6 0 0 0 0 1
pinseq=1
T 3050 6750 5 6 0 1 0 0 1
pinnumber=1
}
L 2850 6900 3150 6900 3 0 0 0 -1 -1
]
C 3700 9300 1 0 0 EMBEDDED74LVC2T45-EP-DCT.sym
[
B 4500 11400 2000 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4000 13400 4500 13400 1 0 0
{
T 4000 13400 5 10 0 0 0 0 1
pintype=unknown
T 4555 13395 5 10 1 1 0 0 1
pinlabel=Vcca
T 4405 13445 5 10 1 1 0 6 1
pinnumber=1
T 4000 13400 5 10 0 0 0 0 1
pinseq=0
}
P 4000 12900 4500 12900 1 0 0
{
T 4000 12900 5 10 0 0 0 0 1
pintype=unknown
T 4555 12895 5 10 1 1 0 0 1
pinlabel=A1
T 4405 12945 5 10 1 1 0 6 1
pinnumber=2
T 4000 12900 5 10 0 0 0 0 1
pinseq=0
}
P 4000 12400 4500 12400 1 0 0
{
T 4000 12400 5 10 0 0 0 0 1
pintype=unknown
T 4555 12395 5 10 1 1 0 0 1
pinlabel=A2
T 4405 12445 5 10 1 1 0 6 1
pinnumber=3
T 4000 12400 5 10 0 0 0 0 1
pinseq=0
}
P 7000 13400 6500 13400 1 0 0
{
T 7000 13400 5 10 0 0 0 0 1
pintype=unknown
T 6445 13395 5 10 1 1 0 6 1
pinlabel=Vccb
T 6595 13445 5 10 1 1 0 0 1
pinnumber=8
T 7000 13400 5 10 0 0 0 0 1
pinseq=0
}
P 7000 12900 6500 12900 1 0 0
{
T 7000 12900 5 10 0 0 0 0 1
pintype=unknown
T 6445 12895 5 10 1 1 0 6 1
pinlabel=B1
T 6595 12945 5 10 1 1 0 0 1
pinnumber=7
T 7000 12900 5 10 0 0 0 0 1
pinseq=0
}
P 7000 12400 6500 12400 1 0 0
{
T 7000 12400 5 10 0 0 0 0 1
pintype=unknown
T 6445 12395 5 10 1 1 0 6 1
pinlabel=B2
T 6595 12445 5 10 1 1 0 0 1
pinnumber=6
T 7000 12400 5 10 0 0 0 0 1
pinseq=0
}
P 4000 11900 4500 11900 1 0 0
{
T 4000 11900 5 10 0 0 0 0 1
pintype=unknown
T 4555 11895 5 10 1 1 0 0 1
pinlabel=GND
T 4405 11945 5 10 1 1 0 6 1
pinnumber=4
T 4000 11900 5 10 0 0 0 0 1
pinseq=0
}
P 7000 11900 6500 11900 1 0 0
{
T 7000 11900 5 10 0 0 0 0 1
pintype=unknown
T 6445 11895 5 10 1 1 0 6 1
pinlabel=Dir
T 6595 11945 5 10 1 1 0 0 1
pinnumber=5
T 7000 11900 5 10 0 0 0 0 1
pinseq=0
}
T 6400 14100 8 10 0 1 0 0 1
refdes=U?
T 4900 12600 8 10 0 1 0 0 1
value=LVC2T45-EP
]
{
T 6400 14100 5 10 1 1 0 0 1
refdes=U202
T 4900 12600 5 10 1 1 0 0 1
value=LVC2T45-EP
}
C 3700 -400 1 0 0 EMBEDDED74LVC2T45-EP-DCT.sym
[
B 4500 1700 2000 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4000 3700 4500 3700 1 0 0
{
T 4000 3700 5 10 0 0 0 0 1
pintype=unknown
T 4555 3695 5 10 1 1 0 0 1
pinlabel=Vcca
T 4405 3745 5 10 1 1 0 6 1
pinnumber=1
T 4000 3700 5 10 0 0 0 0 1
pinseq=0
}
P 4000 3200 4500 3200 1 0 0
{
T 4000 3200 5 10 0 0 0 0 1
pintype=unknown
T 4555 3195 5 10 1 1 0 0 1
pinlabel=A1
T 4405 3245 5 10 1 1 0 6 1
pinnumber=2
T 4000 3200 5 10 0 0 0 0 1
pinseq=0
}
P 4000 2700 4500 2700 1 0 0
{
T 4000 2700 5 10 0 0 0 0 1
pintype=unknown
T 4555 2695 5 10 1 1 0 0 1
pinlabel=A2
T 4405 2745 5 10 1 1 0 6 1
pinnumber=3
T 4000 2700 5 10 0 0 0 0 1
pinseq=0
}
P 7000 3700 6500 3700 1 0 0
{
T 7000 3700 5 10 0 0 0 0 1
pintype=unknown
T 6445 3695 5 10 1 1 0 6 1
pinlabel=Vccb
T 6595 3745 5 10 1 1 0 0 1
pinnumber=8
T 7000 3700 5 10 0 0 0 0 1
pinseq=0
}
P 7000 3200 6500 3200 1 0 0
{
T 7000 3200 5 10 0 0 0 0 1
pintype=unknown
T 6445 3195 5 10 1 1 0 6 1
pinlabel=B1
T 6595 3245 5 10 1 1 0 0 1
pinnumber=7
T 7000 3200 5 10 0 0 0 0 1
pinseq=0
}
P 7000 2700 6500 2700 1 0 0
{
T 7000 2700 5 10 0 0 0 0 1
pintype=unknown
T 6445 2695 5 10 1 1 0 6 1
pinlabel=B2
T 6595 2745 5 10 1 1 0 0 1
pinnumber=6
T 7000 2700 5 10 0 0 0 0 1
pinseq=0
}
P 4000 2200 4500 2200 1 0 0
{
T 4000 2200 5 10 0 0 0 0 1
pintype=unknown
T 4555 2195 5 10 1 1 0 0 1
pinlabel=GND
T 4405 2245 5 10 1 1 0 6 1
pinnumber=4
T 4000 2200 5 10 0 0 0 0 1
pinseq=0
}
P 7000 2200 6500 2200 1 0 0
{
T 7000 2200 5 10 0 0 0 0 1
pintype=unknown
T 6445 2195 5 10 1 1 0 6 1
pinlabel=Dir
T 6595 2245 5 10 1 1 0 0 1
pinnumber=5
T 7000 2200 5 10 0 0 0 0 1
pinseq=0
}
T 6400 4400 8 10 0 1 0 0 1
refdes=U?
T 4900 2900 8 10 0 1 0 0 1
value=LVC2T45-EP
]
{
T 6400 4400 5 10 1 1 0 0 1
refdes=U205
T 4900 2900 5 10 1 1 0 0 1
value=LVC2T45-EP
}
C 3700 12700 1 0 0 EMBEDDED74LVC2T45-EP-DCT.sym
[
B 4500 14800 2000 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4000 16800 4500 16800 1 0 0
{
T 4000 16800 5 10 0 0 0 0 1
pintype=unknown
T 4555 16795 5 10 1 1 0 0 1
pinlabel=Vcca
T 4405 16845 5 10 1 1 0 6 1
pinnumber=1
T 4000 16800 5 10 0 0 0 0 1
pinseq=0
}
P 4000 16300 4500 16300 1 0 0
{
T 4000 16300 5 10 0 0 0 0 1
pintype=unknown
T 4555 16295 5 10 1 1 0 0 1
pinlabel=A1
T 4405 16345 5 10 1 1 0 6 1
pinnumber=2
T 4000 16300 5 10 0 0 0 0 1
pinseq=0
}
P 4000 15800 4500 15800 1 0 0
{
T 4000 15800 5 10 0 0 0 0 1
pintype=unknown
T 4555 15795 5 10 1 1 0 0 1
pinlabel=A2
T 4405 15845 5 10 1 1 0 6 1
pinnumber=3
T 4000 15800 5 10 0 0 0 0 1
pinseq=0
}
P 7000 16800 6500 16800 1 0 0
{
T 7000 16800 5 10 0 0 0 0 1
pintype=unknown
T 6445 16795 5 10 1 1 0 6 1
pinlabel=Vccb
T 6595 16845 5 10 1 1 0 0 1
pinnumber=8
T 7000 16800 5 10 0 0 0 0 1
pinseq=0
}
P 7000 16300 6500 16300 1 0 0
{
T 7000 16300 5 10 0 0 0 0 1
pintype=unknown
T 6445 16295 5 10 1 1 0 6 1
pinlabel=B1
T 6595 16345 5 10 1 1 0 0 1
pinnumber=7
T 7000 16300 5 10 0 0 0 0 1
pinseq=0
}
P 7000 15800 6500 15800 1 0 0
{
T 7000 15800 5 10 0 0 0 0 1
pintype=unknown
T 6445 15795 5 10 1 1 0 6 1
pinlabel=B2
T 6595 15845 5 10 1 1 0 0 1
pinnumber=6
T 7000 15800 5 10 0 0 0 0 1
pinseq=0
}
P 4000 15300 4500 15300 1 0 0
{
T 4000 15300 5 10 0 0 0 0 1
pintype=unknown
T 4555 15295 5 10 1 1 0 0 1
pinlabel=GND
T 4405 15345 5 10 1 1 0 6 1
pinnumber=4
T 4000 15300 5 10 0 0 0 0 1
pinseq=0
}
P 7000 15300 6500 15300 1 0 0
{
T 7000 15300 5 10 0 0 0 0 1
pintype=unknown
T 6445 15295 5 10 1 1 0 6 1
pinlabel=Dir
T 6595 15345 5 10 1 1 0 0 1
pinnumber=5
T 7000 15300 5 10 0 0 0 0 1
pinseq=0
}
T 6400 17500 8 10 0 1 0 0 1
refdes=U?
T 4900 16000 8 10 0 1 0 0 1
value=LVC2T45-EP
]
{
T 6400 17500 5 10 1 1 0 0 1
refdes=U201
T 4900 16000 5 10 1 1 0 0 1
value=LVC2T45-EP
}
C 3700 2600 1 0 0 EMBEDDED74LVC2T45-EP-DCT.sym
[
B 4500 4700 2000 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4000 6700 4500 6700 1 0 0
{
T 4000 6700 5 10 0 0 0 0 1
pintype=unknown
T 4555 6695 5 10 1 1 0 0 1
pinlabel=Vcca
T 4405 6745 5 10 1 1 0 6 1
pinnumber=1
T 4000 6700 5 10 0 0 0 0 1
pinseq=0
}
P 4000 6200 4500 6200 1 0 0
{
T 4000 6200 5 10 0 0 0 0 1
pintype=unknown
T 4555 6195 5 10 1 1 0 0 1
pinlabel=A1
T 4405 6245 5 10 1 1 0 6 1
pinnumber=2
T 4000 6200 5 10 0 0 0 0 1
pinseq=0
}
P 4000 5700 4500 5700 1 0 0
{
T 4000 5700 5 10 0 0 0 0 1
pintype=unknown
T 4555 5695 5 10 1 1 0 0 1
pinlabel=A2
T 4405 5745 5 10 1 1 0 6 1
pinnumber=3
T 4000 5700 5 10 0 0 0 0 1
pinseq=0
}
P 7000 6700 6500 6700 1 0 0
{
T 7000 6700 5 10 0 0 0 0 1
pintype=unknown
T 6445 6695 5 10 1 1 0 6 1
pinlabel=Vccb
T 6595 6745 5 10 1 1 0 0 1
pinnumber=8
T 7000 6700 5 10 0 0 0 0 1
pinseq=0
}
P 7000 6200 6500 6200 1 0 0
{
T 7000 6200 5 10 0 0 0 0 1
pintype=unknown
T 6445 6195 5 10 1 1 0 6 1
pinlabel=B1
T 6595 6245 5 10 1 1 0 0 1
pinnumber=7
T 7000 6200 5 10 0 0 0 0 1
pinseq=0
}
P 7000 5700 6500 5700 1 0 0
{
T 7000 5700 5 10 0 0 0 0 1
pintype=unknown
T 6445 5695 5 10 1 1 0 6 1
pinlabel=B2
T 6595 5745 5 10 1 1 0 0 1
pinnumber=6
T 7000 5700 5 10 0 0 0 0 1
pinseq=0
}
P 4000 5200 4500 5200 1 0 0
{
T 4000 5200 5 10 0 0 0 0 1
pintype=unknown
T 4555 5195 5 10 1 1 0 0 1
pinlabel=GND
T 4405 5245 5 10 1 1 0 6 1
pinnumber=4
T 4000 5200 5 10 0 0 0 0 1
pinseq=0
}
P 7000 5200 6500 5200 1 0 0
{
T 7000 5200 5 10 0 0 0 0 1
pintype=unknown
T 6445 5195 5 10 1 1 0 6 1
pinlabel=Dir
T 6595 5245 5 10 1 1 0 0 1
pinnumber=5
T 7000 5200 5 10 0 0 0 0 1
pinseq=0
}
T 6400 7400 8 10 0 1 0 0 1
refdes=U?
T 4900 5900 8 10 0 1 0 0 1
value=LVC2T45-EP
]
{
T 6400 7400 5 10 1 1 0 0 1
refdes=U204
T 4900 5900 5 10 1 1 0 0 1
value=LVC2T45-EP
}
C 10300 3700 1 0 0 EMBEDDEDgeneric-power.sym
[
T 10500 3950 8 10 0 1 0 3 1
net=Vcc:1
P 10500 3700 10500 3900 1 0 0
{
T 10550 3750 5 6 0 1 0 0 1
pinnumber=1
T 10550 3750 5 6 0 0 0 0 1
pinseq=1
T 10550 3750 5 6 0 1 0 0 1
pinlabel=1
T 10550 3750 5 6 0 1 0 0 1
pintype=pwr
}
L 10350 3900 10650 3900 3 0 0 0 -1 -1
]
{
T 10500 3950 5 10 1 1 0 3 1
net=V_Target
}
C 10300 6700 1 0 0 EMBEDDEDgeneric-power.sym
[
T 10500 6950 8 10 0 1 0 3 1
net=Vcc:1
P 10500 6700 10500 6900 1 0 0
{
T 10550 6750 5 6 0 1 0 0 1
pinnumber=1
T 10550 6750 5 6 0 0 0 0 1
pinseq=1
T 10550 6750 5 6 0 1 0 0 1
pinlabel=1
T 10550 6750 5 6 0 1 0 0 1
pintype=pwr
}
L 10350 6900 10650 6900 3 0 0 0 -1 -1
]
{
T 10500 6950 5 10 1 1 0 3 1
net=V_Target
}
C 2800 13400 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 2875 13650 9 8 1 0 0 0 1
+3.3V
T 3100 13400 8 8 0 0 0 0 1
net=+3.3V:1
P 3000 13400 3000 13600 1 0 0
{
T 3050 13450 5 6 0 1 0 0 1
pintype=pwr
T 3050 13450 5 6 0 1 0 0 1
pinlabel=1
T 3050 13450 5 6 0 0 0 0 1
pinseq=1
T 3050 13450 5 6 0 1 0 0 1
pinnumber=1
}
L 2850 13600 3150 13600 3 0 0 0 -1 -1
]
C 2800 16800 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 2875 17050 9 8 1 0 0 0 1
+3.3V
T 3100 16800 8 8 0 0 0 0 1
net=+3.3V:1
P 3000 16800 3000 17000 1 0 0
{
T 3050 16850 5 6 0 1 0 0 1
pintype=pwr
T 3050 16850 5 6 0 1 0 0 1
pinlabel=1
T 3050 16850 5 6 0 0 0 0 1
pinseq=1
T 3050 16850 5 6 0 1 0 0 1
pinnumber=1
}
L 2850 17000 3150 17000 3 0 0 0 -1 -1
]
N 7000 2200 10500 2200 4
N 7000 3700 10500 3700 4
N 7000 5200 10500 5200 4
N 7000 6700 10500 6700 4
N 7000 11900 10500 11900 4
N 7000 13400 10500 13400 4
N 7000 15300 10500 15300 4
N 7000 16800 10500 16800 4
N 4000 15300 3000 15300 4
N 4000 16800 3000 16800 4
N 4000 13400 3000 13400 4
N 4000 11900 3000 11900 4
N 3000 6700 4000 6700 4
N 3000 5200 4000 5200 4
N 3000 3700 4000 3700 4
N 3000 2200 4000 2200 4
C 13300 3000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 12600 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 12800 3200 8 10 0 1 90 0 1
refdes=C?
T 12000 3200 5 10 0 0 90 0 1
description=capacitor
T 12200 3200 5 10 0 0 90 0 1
numslots=0
T 12400 3200 5 10 0 0 90 0 1
symversion=0.1
P 13100 3000 13100 3200 1 0 0
{
T 13100 3200 5 8 0 1 90 2 1
pintype=pas
T 13100 3200 9 8 0 1 90 0 1
pinlabel=1
T 13150 3150 5 8 0 1 90 8 1
pinseq=1
T 13050 3150 5 8 0 1 90 6 1
pinnumber=1
}
P 13100 3900 13100 3700 1 0 0
{
T 13100 3700 5 8 0 1 90 8 1
pintype=pas
T 13100 3700 9 8 0 1 90 6 1
pinlabel=2
T 13150 3750 5 8 0 1 90 2 1
pinseq=2
T 13050 3750 5 8 0 1 90 0 1
pinnumber=2
}
L 12900 3400 13300 3400 3 0 0 0 -1 -1
L 12900 3500 13300 3500 3 0 0 0 -1 -1
L 13100 3700 13100 3500 3 0 0 0 -1 -1
L 13100 3400 13100 3200 3 0 0 0 -1 -1
]
{
T 12600 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 12900 3600 5 10 1 1 180 0 1
refdes=C201
T 12400 3200 5 10 0 0 90 0 1
symversion=0.1
T 12400 3200 5 10 1 1 0 0 1
value=0.1uf
T 13300 3000 5 10 0 0 0 0 1
footprint=0603
}
C 15100 3000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 14400 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 14600 3200 8 10 0 1 90 0 1
refdes=C?
T 13800 3200 5 10 0 0 90 0 1
description=capacitor
T 14000 3200 5 10 0 0 90 0 1
numslots=0
T 14200 3200 5 10 0 0 90 0 1
symversion=0.1
P 14900 3000 14900 3200 1 0 0
{
T 14900 3200 5 8 0 1 90 2 1
pintype=pas
T 14900 3200 9 8 0 1 90 0 1
pinlabel=1
T 14950 3150 5 8 0 1 90 8 1
pinseq=1
T 14850 3150 5 8 0 1 90 6 1
pinnumber=1
}
P 14900 3900 14900 3700 1 0 0
{
T 14900 3700 5 8 0 1 90 8 1
pintype=pas
T 14900 3700 9 8 0 1 90 6 1
pinlabel=2
T 14950 3750 5 8 0 1 90 2 1
pinseq=2
T 14850 3750 5 8 0 1 90 0 1
pinnumber=2
}
L 14700 3400 15100 3400 3 0 0 0 -1 -1
L 14700 3500 15100 3500 3 0 0 0 -1 -1
L 14900 3700 14900 3500 3 0 0 0 -1 -1
L 14900 3400 14900 3200 3 0 0 0 -1 -1
]
{
T 14400 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 14700 3600 5 10 1 1 180 0 1
refdes=C203
T 14200 3200 5 10 0 0 90 0 1
symversion=0.1
T 14200 3200 5 10 1 1 0 0 1
value=0.1uf
T 15100 3000 5 10 0 0 0 0 1
footprint=0603
}
C 14200 3000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 13500 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 13700 3200 8 10 0 1 90 0 1
refdes=C?
T 12900 3200 5 10 0 0 90 0 1
description=capacitor
T 13100 3200 5 10 0 0 90 0 1
numslots=0
T 13300 3200 5 10 0 0 90 0 1
symversion=0.1
P 14000 3000 14000 3200 1 0 0
{
T 14000 3200 5 8 0 1 90 2 1
pintype=pas
T 14000 3200 9 8 0 1 90 0 1
pinlabel=1
T 14050 3150 5 8 0 1 90 8 1
pinseq=1
T 13950 3150 5 8 0 1 90 6 1
pinnumber=1
}
P 14000 3900 14000 3700 1 0 0
{
T 14000 3700 5 8 0 1 90 8 1
pintype=pas
T 14000 3700 9 8 0 1 90 6 1
pinlabel=2
T 14050 3750 5 8 0 1 90 2 1
pinseq=2
T 13950 3750 5 8 0 1 90 0 1
pinnumber=2
}
L 13800 3400 14200 3400 3 0 0 0 -1 -1
L 13800 3500 14200 3500 3 0 0 0 -1 -1
L 14000 3700 14000 3500 3 0 0 0 -1 -1
L 14000 3400 14000 3200 3 0 0 0 -1 -1
]
{
T 13500 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 13800 3600 5 10 1 1 180 0 1
refdes=C202
T 13300 3200 5 10 0 0 90 0 1
symversion=0.1
T 13300 3200 5 10 1 1 0 0 1
value=0.1uf
T 14200 3000 5 10 0 0 0 0 1
footprint=0603
}
N 13100 3000 16700 3000 4
C 13900 2200 1 0 0 EMBEDDEDgnd-1.sym
[
T 14200 2250 8 10 0 0 0 0 1
net=GND:1
P 14000 2300 14000 2500 1 0 1
{
T 14058 2361 5 4 0 1 0 0 1
pintype=pwr
T 14058 2361 5 4 0 1 0 0 1
pinlabel=1
T 14058 2361 5 4 0 0 0 0 1
pinseq=1
T 14058 2361 5 4 0 1 0 0 1
pinnumber=1
}
L 13900 2300 14100 2300 3 0 0 0 -1 -1
L 13955 2250 14045 2250 3 0 0 0 -1 -1
L 13980 2210 14020 2210 3 0 0 0 -1 -1
]
C 13800 3900 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 13875 4150 9 8 1 0 0 0 1
+3.3V
T 14100 3900 8 8 0 0 0 0 1
net=+3.3V:1
P 14000 3900 14000 4100 1 0 0
{
T 14050 3950 5 6 0 1 0 0 1
pintype=pwr
T 14050 3950 5 6 0 1 0 0 1
pinlabel=1
T 14050 3950 5 6 0 0 0 0 1
pinseq=1
T 14050 3950 5 6 0 1 0 0 1
pinnumber=1
}
L 13850 4100 14150 4100 3 0 0 0 -1 -1
]
N 13100 3900 17500 3900 4
C 17500 4000 1 180 1 EMBEDDEDoutput-1.sym
[
T 17600 3700 5 10 0 0 180 6 1
device=OUTPUT
L 18200 4000 17700 4000 3 0 0 0 -1 -1
L 18300 3900 18200 4000 3 0 0 0 -1 -1
L 18200 3800 18300 3900 3 0 0 0 -1 -1
L 17700 3800 18200 3800 3 0 0 0 -1 -1
L 17700 3800 17700 4000 3 0 0 0 -1 -1
P 17500 3900 17700 3900 1 0 0
{
T 17750 3950 5 6 0 1 180 6 1
pinnumber=1
T 17750 3950 5 6 0 0 180 6 1
pinseq=1
}
]
{
T 17600 3700 5 10 0 0 180 6 1
device=OUTPUT
T 18400 4000 5 10 1 1 180 6 1
value=VCCINT
T 17500 4000 5 10 0 1 0 6 1
net=VCCINT:1
}
C 16000 3000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 15300 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 15500 3200 8 10 0 1 90 0 1
refdes=C?
T 14700 3200 5 10 0 0 90 0 1
description=capacitor
T 14900 3200 5 10 0 0 90 0 1
numslots=0
T 15100 3200 5 10 0 0 90 0 1
symversion=0.1
P 15800 3000 15800 3200 1 0 0
{
T 15750 3150 5 8 0 1 90 6 1
pinnumber=1
T 15850 3150 5 8 0 1 90 8 1
pinseq=1
T 15800 3200 9 8 0 1 90 0 1
pinlabel=1
T 15800 3200 5 8 0 1 90 2 1
pintype=pas
}
P 15800 3900 15800 3700 1 0 0
{
T 15750 3750 5 8 0 1 90 0 1
pinnumber=2
T 15850 3750 5 8 0 1 90 2 1
pinseq=2
T 15800 3700 9 8 0 1 90 6 1
pinlabel=2
T 15800 3700 5 8 0 1 90 8 1
pintype=pas
}
L 15600 3400 16000 3400 3 0 0 0 -1 -1
L 15600 3500 16000 3500 3 0 0 0 -1 -1
L 15800 3700 15800 3500 3 0 0 0 -1 -1
L 15800 3400 15800 3200 3 0 0 0 -1 -1
]
{
T 15300 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 15600 3600 5 10 1 1 180 0 1
refdes=C204
T 15100 3200 5 10 0 0 90 0 1
symversion=0.1
T 15100 3200 5 10 1 1 0 0 1
value=0.1uf
T 16000 3000 5 10 0 0 0 0 1
footprint=0603
}
C 16900 3000 1 90 0 EMBEDDEDcapacitor-1.sym
[
T 16200 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 16400 3200 8 10 0 1 90 0 1
refdes=C?
T 15600 3200 5 10 0 0 90 0 1
description=capacitor
T 15800 3200 5 10 0 0 90 0 1
numslots=0
T 16000 3200 5 10 0 0 90 0 1
symversion=0.1
P 16700 3000 16700 3200 1 0 0
{
T 16700 3200 5 8 0 1 90 2 1
pintype=pas
T 16700 3200 9 8 0 1 90 0 1
pinlabel=1
T 16750 3150 5 8 0 1 90 8 1
pinseq=1
T 16650 3150 5 8 0 1 90 6 1
pinnumber=1
}
P 16700 3900 16700 3700 1 0 0
{
T 16700 3700 5 8 0 1 90 8 1
pintype=pas
T 16700 3700 9 8 0 1 90 6 1
pinlabel=2
T 16750 3750 5 8 0 1 90 2 1
pinseq=2
T 16650 3750 5 8 0 1 90 0 1
pinnumber=2
}
L 16500 3400 16900 3400 3 0 0 0 -1 -1
L 16500 3500 16900 3500 3 0 0 0 -1 -1
L 16700 3700 16700 3500 3 0 0 0 -1 -1
L 16700 3400 16700 3200 3 0 0 0 -1 -1
]
{
T 16500 3600 5 10 1 1 180 0 1
refdes=C205
T 16000 3200 5 10 1 1 0 0 1
value=0.1uf
T 16200 3200 5 10 0 0 90 0 1
device=CAPACITOR
T 16000 3200 5 10 0 0 90 0 1
symversion=0.1
T 16900 3000 5 10 0 0 0 0 1
footprint=0603
}
N 14000 2500 14000 3000 4
C 14600 10300 1 0 0 EMBEDDED74LVC1G07.sym
[
T 15795 10895 8 10 0 1 0 0 1
value=74LVC1G07
T 15995 11695 8 10 0 1 0 0 1
refdes=U?
P 15700 10800 15700 11100 1 0 0
{
T 15700 10800 5 10 0 0 0 0 1
pintype=unknown
T 15900 11855 5 10 0 1 90 0 1
pinlabel=unknown
T 15650 11005 5 10 1 1 90 6 1
pinnumber=3
T 15700 10800 5 10 0 0 0 0 1
pinseq=0
}
P 15700 12000 15700 11700 1 0 0
{
T 15700 12000 5 10 0 0 0 0 1
pintype=unknown
T 15700 11245 5 10 0 1 90 6 1
pinlabel=unknown
T 15650 11795 5 10 1 1 90 0 1
pinnumber=5
T 15700 12000 5 10 0 0 0 0 1
pinseq=0
}
P 16700 11400 16400 11400 1 0 0
{
T 16700 11400 5 10 0 0 0 0 1
pintype=unknown
T 16745 11795 5 10 0 1 0 6 1
pinlabel=unknown
T 16495 11445 5 10 1 1 0 0 1
pinnumber=4
T 16700 11400 5 10 0 0 0 0 1
pinseq=0
}
P 14900 11400 15200 11400 1 0 0
{
T 14900 11400 5 10 0 0 0 0 1
pintype=unknown
T 14455 11895 5 10 0 1 0 0 1
pinlabel=unknown
T 15105 11445 5 10 1 1 0 6 1
pinnumber=2
T 14900 11400 5 10 0 0 0 0 1
pinseq=0
}
L 15600 11300 15700 11300 3 0 0 0 -1 -1
L 15600 11300 15700 11400 3 0 0 0 -1 -1
L 15600 11500 15700 11400 3 0 0 0 -1 -1
L 15600 11500 15500 11400 3 0 0 0 -1 -1
L 15600 11300 15500 11400 3 0 0 0 -1 -1
L 15500 11300 15600 11300 3 0 0 0 -1 -1
L 15200 11900 16400 11400 3 0 0 0 -1 -1
L 16400 11400 15200 10900 3 0 0 0 -1 -1
L 15200 11900 15200 10900 3 0 0 0 -1 -1
]
{
T 15795 11795 5 10 1 1 0 0 1
refdes=U206
T 15795 10895 5 10 1 1 0 0 1
value=74LVC1G07
}
C 16800 12300 1 90 1 EMBEDDEDresistor-1.sym
[
T 16400 12000 5 10 0 0 90 6 1
device=RESISTOR
T 16500 12100 8 10 0 1 90 6 1
refdes=R?
T 16800 12300 8 10 0 1 90 6 1
pins=2
T 16800 12300 8 10 0 1 90 6 1
class=DISCRETE
L 16600 11700 16800 11800 3 0 0 0 -1 -1
L 16800 11800 16600 11900 3 0 0 0 -1 -1
L 16600 11900 16800 12000 3 0 0 0 -1 -1
L 16800 12000 16600 12100 3 0 0 0 -1 -1
L 16600 11700 16800 11600 3 0 0 0 -1 -1
L 16800 11600 16700 11550 3 0 0 0 -1 -1
P 16700 11400 16700 11550 1 0 0
{
T 16650 11500 5 8 0 1 90 6 1
pintype=pas
T 16650 11500 5 8 0 1 90 6 1
pinlabel=2
T 16650 11500 5 8 0 0 90 6 1
pinseq=2
T 16650 11500 5 8 0 1 90 6 1
pinnumber=2
}
P 16700 12300 16700 12148 1 0 0
{
T 16650 12200 5 8 0 1 90 6 1
pintype=pas
T 16650 12200 5 8 0 1 90 6 1
pinlabel=1
T 16650 12200 5 8 0 0 90 6 1
pinseq=1
T 16650 12200 5 8 0 1 90 6 1
pinnumber=1
}
L 16600 12099 16700 12150 3 0 0 0 -1 -1
]
{
T 16400 12000 5 10 0 0 90 6 1
device=RESISTOR
T 16900 11700 5 10 1 1 270 6 1
refdes=R201
T 16400 11700 5 10 1 1 270 6 1
value=4.7k
T 16800 12300 5 10 0 0 180 2 1
footprint=0603
}
N 14000 11400 14900 11400 4
N 15700 12000 15700 12200 4
N 15700 12200 16700 12200 4
N 16700 12200 16700 12300 4
N 15700 10600 15700 10800 4
C 18400 7400 1 0 1 EMBEDDEDconnector8-1.sym
[
T 18300 10400 5 10 0 0 0 6 1
pins=8
T 18300 10200 5 10 0 0 0 6 1
class=IO
T 18300 10000 8 10 0 1 0 6 1
refdes=CONN?
T 18300 10600 5 10 0 0 0 6 1
device=CONNECTOR_8
B 17900 7400 500 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 17000 7600 17900 7600 3 0 0 0 -1 -1
L 17000 7900 17900 7900 3 0 0 0 -1 -1
L 17000 8200 17900 8200 3 0 0 0 -1 -1
L 17000 8500 17900 8500 3 0 0 0 -1 -1
L 17000 8800 17900 8800 3 0 0 0 -1 -1
L 17000 9100 17900 9100 3 0 0 0 -1 -1
L 17000 9400 17900 9400 3 0 0 0 -1 -1
L 17000 9700 17900 9700 3 0 0 0 -1 -1
P 17000 7900 16700 7900 1 0 1
{
T 18150 7850 5 8 1 1 0 6 1
pinnumber=7
T 18150 7850 5 8 0 0 0 6 1
pinseq=7
T 18150 7850 5 8 0 1 0 6 1
pinlabel=7
T 18150 7850 5 8 0 1 0 6 1
pintype=pas
}
P 17000 8500 16700 8500 1 0 1
{
T 18150 8450 5 8 1 1 0 6 1
pinnumber=5
T 18150 8450 5 8 0 0 0 6 1
pinseq=5
T 18150 8450 5 8 0 1 0 6 1
pinlabel=5
T 18150 8450 5 8 0 1 0 6 1
pintype=pas
}
P 17000 9100 16700 9100 1 0 1
{
T 18150 9050 5 8 1 1 0 6 1
pinnumber=3
T 18150 9050 5 8 0 0 0 6 1
pinseq=3
T 18150 9050 5 8 0 1 0 6 1
pinlabel=3
T 18150 9050 5 8 0 1 0 6 1
pintype=pas
}
P 17000 9700 16700 9700 1 0 1
{
T 18150 9650 5 8 1 1 0 6 1
pinnumber=1
T 18150 9650 5 8 0 0 0 6 1
pinseq=1
T 18150 9650 5 8 0 1 0 6 1
pinlabel=1
T 18150 9650 5 8 0 1 0 6 1
pintype=pas
}
P 17000 7600 16700 7600 1 0 1
{
T 18150 7550 5 8 1 1 0 6 1
pinnumber=8
T 18150 7550 5 8 0 0 0 6 1
pinseq=8
T 18150 7550 5 8 0 1 0 6 1
pinlabel=8
T 18150 7550 5 8 0 1 0 6 1
pintype=pas
}
P 17000 8200 16700 8200 1 0 1
{
T 18150 8150 5 8 1 1 0 6 1
pinnumber=6
T 18150 8150 5 8 0 0 0 6 1
pinseq=6
T 18150 8150 5 8 0 1 0 6 1
pinlabel=6
T 18150 8150 5 8 0 1 0 6 1
pintype=pas
}
P 17000 8800 16700 8800 1 0 1
{
T 18150 8750 5 8 1 1 0 6 1
pinnumber=4
T 18150 8750 5 8 0 0 0 6 1
pinseq=4
T 18150 8750 5 8 0 1 0 6 1
pinlabel=4
T 18150 8750 5 8 0 1 0 6 1
pintype=pas
}
P 17000 9400 16700 9400 1 0 1
{
T 18150 9350 5 8 1 1 0 6 1
pinnumber=2
T 18150 9350 5 8 0 0 0 6 1
pinseq=2
T 18150 9350 5 8 0 1 0 6 1
pinlabel=2
T 18150 9350 5 8 0 1 0 6 1
pintype=pas
}
]
{
T 18300 10600 5 10 0 0 0 6 1
device=CONNECTOR_8
T 18300 10000 5 10 1 1 0 6 1
refdes=J202
}
C 3700 6000 1 0 0 EMBEDDED74LVC2T45-EP-DCT.sym
[
T 6400 10800 8 10 0 1 0 0 1
refdes=U?
T 4900 9300 8 10 0 1 0 0 1
value=LVC2T45-EP
B 4500 8100 2000 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 4000 10100 4500 10100 1 0 0
{
T 4000 10100 5 10 0 0 0 0 1
pinseq=0
T 4405 10145 5 10 1 1 0 6 1
pinnumber=1
T 4555 10095 5 10 1 1 0 0 1
pinlabel=Vcca
T 4000 10100 5 10 0 0 0 0 1
pintype=unknown
}
P 4000 9600 4500 9600 1 0 0
{
T 4000 9600 5 10 0 0 0 0 1
pinseq=0
T 4405 9645 5 10 1 1 0 6 1
pinnumber=2
T 4555 9595 5 10 1 1 0 0 1
pinlabel=A1
T 4000 9600 5 10 0 0 0 0 1
pintype=unknown
}
P 4000 9100 4500 9100 1 0 0
{
T 4000 9100 5 10 0 0 0 0 1
pinseq=0
T 4405 9145 5 10 1 1 0 6 1
pinnumber=3
T 4555 9095 5 10 1 1 0 0 1
pinlabel=A2
T 4000 9100 5 10 0 0 0 0 1
pintype=unknown
}
P 7000 10100 6500 10100 1 0 0
{
T 7000 10100 5 10 0 0 0 0 1
pinseq=0
T 6595 10145 5 10 1 1 0 0 1
pinnumber=8
T 6445 10095 5 10 1 1 0 6 1
pinlabel=Vccb
T 7000 10100 5 10 0 0 0 0 1
pintype=unknown
}
P 7000 9600 6500 9600 1 0 0
{
T 7000 9600 5 10 0 0 0 0 1
pinseq=0
T 6595 9645 5 10 1 1 0 0 1
pinnumber=7
T 6445 9595 5 10 1 1 0 6 1
pinlabel=B1
T 7000 9600 5 10 0 0 0 0 1
pintype=unknown
}
P 7000 9100 6500 9100 1 0 0
{
T 7000 9100 5 10 0 0 0 0 1
pinseq=0
T 6595 9145 5 10 1 1 0 0 1
pinnumber=6
T 6445 9095 5 10 1 1 0 6 1
pinlabel=B2
T 7000 9100 5 10 0 0 0 0 1
pintype=unknown
}
P 4000 8600 4500 8600 1 0 0
{
T 4000 8600 5 10 0 0 0 0 1
pinseq=0
T 4405 8645 5 10 1 1 0 6 1
pinnumber=4
T 4555 8595 5 10 1 1 0 0 1
pinlabel=GND
T 4000 8600 5 10 0 0 0 0 1
pintype=unknown
}
P 7000 8600 6500 8600 1 0 0
{
T 7000 8600 5 10 0 0 0 0 1
pinseq=0
T 6595 8645 5 10 1 1 0 0 1
pinnumber=5
T 6445 8595 5 10 1 1 0 6 1
pinlabel=Dir
T 7000 8600 5 10 0 0 0 0 1
pintype=unknown
}
]
{
T 6400 10800 5 10 1 1 0 0 1
refdes=U203
T 4900 9300 5 10 1 1 0 0 1
value=LVC2T45-EP
}
C 2800 10100 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 2875 10350 9 8 1 0 0 0 1
+3.3V
T 3100 10100 8 8 0 0 0 0 1
net=+3.3V:1
P 3000 10100 3000 10300 1 0 0
{
T 3050 10150 5 6 0 1 0 0 1
pinnumber=1
T 3050 10150 5 6 0 0 0 0 1
pinseq=1
T 3050 10150 5 6 0 1 0 0 1
pinlabel=1
T 3050 10150 5 6 0 1 0 0 1
pintype=pwr
}
L 2850 10300 3150 10300 3 0 0 0 -1 -1
]
C 10300 10100 1 0 0 EMBEDDEDgeneric-power.sym
[
T 10500 10350 8 10 0 1 0 3 1
net=Vcc:1
P 10500 10100 10500 10300 1 0 0
{
T 10550 10150 5 6 0 1 0 0 1
pintype=pwr
T 10550 10150 5 6 0 1 0 0 1
pinlabel=1
T 10550 10150 5 6 0 0 0 0 1
pinseq=1
T 10550 10150 5 6 0 1 0 0 1
pinnumber=1
}
L 10350 10300 10650 10300 3 0 0 0 -1 -1
]
{
T 10500 10350 5 10 1 1 0 3 1
net=V_Target
}
C 2900 8300 1 0 0 EMBEDDEDgnd-1.sym
[
T 3200 8350 8 10 0 0 0 0 1
net=GND:1
P 3000 8400 3000 8600 1 0 1
{
T 3058 8461 5 4 0 1 0 0 1
pintype=pwr
T 3058 8461 5 4 0 1 0 0 1
pinlabel=1
T 3058 8461 5 4 0 0 0 0 1
pinseq=1
T 3058 8461 5 4 0 1 0 0 1
pinnumber=1
}
L 2900 8400 3100 8400 3 0 0 0 -1 -1
L 2955 8350 3045 8350 3 0 0 0 -1 -1
L 2980 8310 3020 8310 3 0 0 0 -1 -1
]
N 4000 8600 3000 8600 4
N 4000 10100 3000 10100 4
N 7000 10100 10500 10100 4
N 7000 5700 10000 5700 4
{
T 8700 5700 5 10 1 1 0 0 1
netname=SBWCTS
}
N 14000 7900 16700 7900 4
{
T 14100 7900 5 10 1 1 0 0 1
netname=SBWCTS
}
N 7000 9100 10000 9100 4
{
T 8600 9100 5 10 1 1 0 0 1
netname=SBWRTS
}
N 14000 7600 16700 7600 4
{
T 14100 7600 5 10 1 1 0 0 1
netname=SBWRTS
}
C 3000 9000 1 0 0 EMBEDDEDinput-1.sym
[
T 3000 9300 5 10 0 0 0 0 1
device=INPUT
P 3600 9100 3800 9100 1 0 1
{
T 3450 9050 5 6 0 1 0 0 1
pinnumber=1
T 3450 9050 5 6 0 0 0 0 1
pinseq=1
}
L 3000 9200 3000 9000 3 0 0 0 -1 -1
L 3000 9200 3500 9200 3 0 0 0 -1 -1
L 3500 9200 3600 9100 3 0 0 0 -1 -1
L 3600 9100 3500 9000 3 0 0 0 -1 -1
L 3500 9000 3000 9000 3 0 0 0 -1 -1
]
{
T 3000 9300 5 10 0 0 0 0 1
device=INPUT
T 1800 9100 5 10 1 1 0 0 1
netname=UART5_RSTn
}
N 3800 9600 4000 9600 4
N 3800 9100 4000 9100 4
C 10300 8600 1 0 0 EMBEDDED3.3V-plus-1.sym
[
T 10375 8850 9 8 1 0 0 0 1
+3.3V
T 10600 8600 8 8 0 0 0 0 1
net=+3.3V:1
P 10500 8600 10500 8800 1 0 0
{
T 10550 8650 5 6 0 1 0 0 1
pinnumber=1
T 10550 8650 5 6 0 0 0 0 1
pinseq=1
T 10550 8650 5 6 0 1 0 0 1
pinlabel=1
T 10550 8650 5 6 0 1 0 0 1
pintype=pwr
}
L 10350 8800 10650 8800 3 0 0 0 -1 -1
]
N 7000 8600 10500 8600 4
C 3800 5800 1 180 0 EMBEDDEDoutput-1.sym
[
T 3700 5500 5 10 0 0 180 0 1
device=OUTPUT
P 3800 5700 3600 5700 1 0 0
{
T 3550 5750 5 6 0 1 180 0 1
pinnumber=1
T 3550 5750 5 6 0 0 180 0 1
pinseq=1
}
L 3600 5600 3600 5800 3 0 0 0 -1 -1
L 3600 5600 3100 5600 3 0 0 0 -1 -1
L 3100 5600 3000 5700 3 0 0 0 -1 -1
L 3000 5700 3100 5800 3 0 0 0 -1 -1
L 3100 5800 3600 5800 3 0 0 0 -1 -1
]
{
T 3700 5500 5 10 0 0 180 0 1
device=OUTPUT
T 1800 5700 5 10 1 1 0 0 1
value=UART5_CTSn
}
N 3800 5700 4000 5700 4
C 10500 11800 1 0 0 EMBEDDEDoutput-1.sym
[
T 10600 12100 5 10 0 0 0 0 1
device=OUTPUT
L 11200 11800 10700 11800 3 0 0 0 -1 -1
L 11300 11900 11200 11800 3 0 0 0 -1 -1
L 11200 12000 11300 11900 3 0 0 0 -1 -1
L 10700 12000 11200 12000 3 0 0 0 -1 -1
L 10700 12000 10700 11800 3 0 0 0 -1 -1
P 10500 11900 10700 11900 1 0 0
{
T 10750 11850 5 6 0 0 0 0 1
pinseq=1
T 10750 11850 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 10600 12100 5 10 0 0 0 0 1
device=OUTPUT
T 11300 11800 5 10 1 1 0 0 1
value=LA_CTRL
T 10500 11800 5 10 0 1 180 0 1
net=SPI0_D0:1
}
C 10500 15200 1 0 0 EMBEDDEDoutput-1.sym
[
T 10600 15500 5 10 0 0 0 0 1
device=OUTPUT
L 11200 15200 10700 15200 3 0 0 0 -1 -1
L 11300 15300 11200 15200 3 0 0 0 -1 -1
L 11200 15400 11300 15300 3 0 0 0 -1 -1
L 10700 15400 11200 15400 3 0 0 0 -1 -1
L 10700 15400 10700 15200 3 0 0 0 -1 -1
P 10500 15300 10700 15300 1 0 0
{
T 10750 15250 5 6 0 0 0 0 1
pinseq=1
T 10750 15250 5 6 0 1 0 0 1
pinnumber=1
}
]
{
T 10600 15500 5 10 0 0 0 0 1
device=OUTPUT
T 11300 15200 5 10 1 1 0 0 1
value=LA_CTRL
T 10500 15200 5 10 0 1 180 0 1
net=SPI0_D0:1
}
N 17100 14500 13700 14500 4
{
T 14000 14600 5 10 1 1 0 0 1
netname=LA_5
}
N 7000 12900 10000 12900 4
{
T 7200 13000 5 10 1 1 0 0 1
netname=LA_5
}
N 17100 13700 14500 13700 4
N 17100 13300 14500 13300 4
C 14500 13800 1 180 0 EMBEDDEDoutput-1.sym
[
P 14500 13700 14300 13700 1 0 0
{
T 14250 13750 5 6 0 0 180 0 1
pinseq=1
T 14250 13750 5 6 0 1 180 0 1
pinnumber=1
}
L 14300 13600 14300 13800 3 0 0 0 -1 -1
L 14300 13600 13800 13600 3 0 0 0 -1 -1
L 13800 13600 13700 13700 3 0 0 0 -1 -1
L 13700 13700 13800 13800 3 0 0 0 -1 -1
L 13800 13800 14300 13800 3 0 0 0 -1 -1
T 14400 13500 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14400 13500 5 10 0 0 180 0 1
device=OUTPUT
T 12500 13700 5 10 1 1 0 0 1
value=LA_6
}
C 14500 13400 1 180 0 EMBEDDEDoutput-1.sym
[
P 14500 13300 14300 13300 1 0 0
{
T 14250 13350 5 6 0 0 180 0 1
pinseq=1
T 14250 13350 5 6 0 1 180 0 1
pinnumber=1
}
L 14300 13200 14300 13400 3 0 0 0 -1 -1
L 14300 13200 13800 13200 3 0 0 0 -1 -1
L 13800 13200 13700 13300 3 0 0 0 -1 -1
L 13700 13300 13800 13400 3 0 0 0 -1 -1
L 13800 13400 14300 13400 3 0 0 0 -1 -1
T 14400 13100 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 14400 13100 5 10 0 0 180 0 1
device=OUTPUT
T 12500 13300 5 10 1 1 0 0 1
value=LA_7
}
C 3700 13000 1 180 0 EMBEDDEDoutput-1.sym
[
P 3700 12900 3500 12900 1 0 0
{
T 3450 12950 5 6 0 1 180 0 1
pinnumber=1
T 3450 12950 5 6 0 0 180 0 1
pinseq=1
}
L 3500 12800 3500 13000 3 0 0 0 -1 -1
L 3500 12800 3000 12800 3 0 0 0 -1 -1
L 3000 12800 2900 12900 3 0 0 0 -1 -1
L 2900 12900 3000 13000 3 0 0 0 -1 -1
L 3000 13000 3500 13000 3 0 0 0 -1 -1
T 3600 12700 5 10 0 0 180 0 1
device=OUTPUT
]
{
T 3600 12700 5 10 0 0 180 0 1
device=OUTPUT
T 1700 12900 5 10 1 1 0 0 1
value=LA-5
}
N 3700 12900 4000 12900 4
