# Reading E:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do lab6_part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/bench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:28 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/bench.sv 
# -- Compiling module BENCH
# 
# Top level modules:
# 	BENCH
# End time: 15:32:29 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Muxs.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Muxs.sv 
# -- Compiling module MUX_2_to_1_bit_3
# -- Compiling module MUX_2_to_1_bit_16
# -- Compiling module MUX_4_to_1_bit_16
# 
# Top level modules:
# 	MUX_2_to_1_bit_3
# 	MUX_2_to_1_bit_16
# 	MUX_4_to_1_bit_16
# End time: 15:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Register.sv 
# -- Compiling module register_16
# -- Compiling module REG_FILE
# 
# Top level modules:
# 	REG_FILE
# End time: 15:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/EXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/EXT.sv 
# -- Compiling module SEXT_11
# -- Compiling module SEXT_9
# -- Compiling module SEXT_6
# -- Compiling module SEXT_5
# 
# Top level modules:
# 	SEXT_11
# 	SEXT_9
# 	SEXT_6
# 	SEXT_5
# End time: 15:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:32:29 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:29 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:32:30 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:32:30 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:32:30 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:32:30 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:32:30 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/data_path.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/data_path.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:32:30 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:30 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:32:31 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:31 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 15:32:31 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:31 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 15:32:31 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:31 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 15:32:31 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 15:32:31 on Apr 09,2020
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.REG_FILE
# Loading work.register_16
# Loading work.MUX_2_to_1_bit_3
# Loading work.SEXT_5
# Loading work.MUX_2_to_1_bit_16
# Loading work.ALU
# Loading work.BENCH
# Loading work.MUX_4_to_1_bit_16
# Loading work.SEXT_11
# Loading work.SEXT_9
# Loading work.SEXT_6
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 280 us
do lab6_part1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/bench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:15 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/bench.sv 
# -- Compiling module BENCH
# 
# Top level modules:
# 	BENCH
# End time: 15:45:15 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:15 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:45:16 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Muxs.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:16 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Muxs.sv 
# -- Compiling module MUX_2_to_1_bit_3
# -- Compiling module MUX_2_to_1_bit_16
# -- Compiling module MUX_4_to_1_bit_16
# 
# Top level modules:
# 	MUX_2_to_1_bit_3
# 	MUX_2_to_1_bit_16
# 	MUX_4_to_1_bit_16
# End time: 15:45:16 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:16 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Register.sv 
# -- Compiling module register_16
# -- Compiling module REG_FILE
# 
# Top level modules:
# 	REG_FILE
# End time: 15:45:16 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/EXT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:16 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/EXT.sv 
# -- Compiling module SEXT_11
# -- Compiling module SEXT_9
# -- Compiling module SEXT_6
# -- Compiling module SEXT_5
# 
# Top level modules:
# 	SEXT_11
# 	SEXT_9
# 	SEXT_6
# 	SEXT_5
# End time: 15:45:16 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:16 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:45:16 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:16 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:45:16 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:17 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:45:17 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:17 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:45:17 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:17 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:45:17 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:17 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:45:17 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/data_path.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:17 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/data_path.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 15:45:17 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:17 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:45:17 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:17 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 15:45:18 on Apr 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 15:45:18 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/dyk87/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/2020Spring/ECE385/lab6 {C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:18 on Apr 09,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6" C:/Users/dyk87/OneDrive - International Campus, Zhejiang University/2020Spring/ECE385/lab6/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 15:45:18 on Apr 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench_week2 
# Start time: 15:45:20 on Apr 09,2020
# Loading sv_std.std
# Loading work.testbench_week2
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.REG_FILE
# Loading work.register_16
# Loading work.MUX_2_to_1_bit_3
# Loading work.SEXT_5
# Loading work.MUX_2_to_1_bit_16
# Loading work.ALU
# Loading work.BENCH
# Loading work.MUX_4_to_1_bit_16
# Loading work.SEXT_11
# Loading work.SEXT_9
# Loading work.SEXT_6
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 280 us
# End time: 16:11:11 on Apr 09,2020, Elapsed time: 0:25:51
# Errors: 0, Warnings: 1
