/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [37:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_28z;
  reg [2:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_32z;
  reg [6:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [15:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [1:0] _00_;
  always_latch
    if (clkin_data[64]) _00_ = 2'h0;
    else if (clkin_data[0]) _00_ = celloutsig_1_2z[9:8];
  assign celloutsig_1_12z[2:1] = _00_;
  assign celloutsig_1_19z = ~(celloutsig_1_11z | celloutsig_1_10z[1]);
  assign celloutsig_0_0z = ~in_data[10];
  assign celloutsig_0_3z = ~celloutsig_0_2z[2];
  assign celloutsig_1_8z = celloutsig_1_0z[7] | celloutsig_1_5z[1];
  assign celloutsig_1_6z = celloutsig_1_3z[2] ^ celloutsig_1_2z[4];
  assign celloutsig_0_6z[9:1] = { in_data[17], celloutsig_0_3z, celloutsig_0_0z, 1'h0, in_data[10], celloutsig_0_3z, celloutsig_0_2z } + { in_data[8:3], 1'h0, celloutsig_0_0z, in_data[10] };
  assign celloutsig_1_13z = { celloutsig_1_0z[4:1], celloutsig_1_3z } & { celloutsig_1_0z[5:4], celloutsig_1_3z, celloutsig_1_3z[0], celloutsig_1_3z[0] };
  assign celloutsig_0_13z = { celloutsig_0_12z[25:20], celloutsig_0_0z } & { celloutsig_0_9z[11:6], in_data[10] };
  assign celloutsig_0_32z = { celloutsig_0_6z[9:1], celloutsig_0_0z } / { 1'h1, celloutsig_0_12z[21:13] };
  assign celloutsig_0_17z = { celloutsig_0_14z[2:0], celloutsig_0_0z, 1'h0, celloutsig_0_16z } == { celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_35z = ! celloutsig_0_33z[3:0];
  assign celloutsig_1_11z = ! celloutsig_1_10z[7:0];
  assign celloutsig_0_10z = ! { celloutsig_0_9z[6], celloutsig_0_2z };
  assign celloutsig_0_15z = ! { in_data[8:7], celloutsig_0_13z, celloutsig_0_0z, in_data[17], celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_14z[8:2] % { 1'h1, celloutsig_1_8z, 1'h1, celloutsig_1_12z[2:1], 1'h0, celloutsig_1_11z };
  assign celloutsig_0_22z = { celloutsig_0_21z[11:8], in_data[17], in_data[10], in_data[10], celloutsig_0_0z } != celloutsig_0_6z[9:2];
  assign celloutsig_1_2z = - { celloutsig_1_0z[6:2], 1'h0, celloutsig_1_0z, 2'h0 };
  assign celloutsig_1_3z = - in_data[127:122];
  assign celloutsig_1_14z = - { 1'h0, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_16z = - celloutsig_0_11z[10:6];
  assign celloutsig_1_0z = in_data[175:168] >> in_data[125:118];
  assign celloutsig_1_10z = { in_data[120:118], celloutsig_1_3z } >> { celloutsig_1_2z[14:7], 1'h0 };
  assign celloutsig_0_8z = { celloutsig_0_2z, in_data[17], celloutsig_0_3z, in_data[10] } >> { in_data[4:0], in_data[10] };
  assign celloutsig_0_12z = in_data[73:36] >> { in_data[36:0], 1'h0 };
  assign celloutsig_0_14z = { celloutsig_0_9z[10:6], celloutsig_0_7z, celloutsig_0_2z } >> { celloutsig_0_9z[10:4], in_data[17], celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_12z[5:3], celloutsig_0_3z, 1'h0, celloutsig_0_15z } >> { 2'h0, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_7z[0], celloutsig_0_2z, celloutsig_0_11z } >> { celloutsig_0_9z[11:1], celloutsig_0_2z, in_data[10], celloutsig_0_15z };
  assign celloutsig_1_5z = celloutsig_1_0z[4:0] - in_data[116:112];
  assign celloutsig_0_7z = { celloutsig_0_6z[5:1], celloutsig_0_0z, in_data[10] } - { celloutsig_0_2z, 1'h0, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z[3], celloutsig_0_7z, in_data[10], celloutsig_0_2z } - { in_data[20:19], celloutsig_0_3z, 1'h0, in_data[10], celloutsig_0_7z };
  assign celloutsig_0_11z = { celloutsig_0_7z[3:1], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_7z } - { celloutsig_0_7z[6:2], celloutsig_0_7z };
  assign celloutsig_0_25z = { celloutsig_0_11z[10:6], 1'h0 } - celloutsig_0_6z[8:3];
  assign celloutsig_0_26z = celloutsig_0_12z[6:2] - { celloutsig_0_13z[5:3], in_data[17], celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_8z[5:4], celloutsig_0_22z, celloutsig_0_18z } - { in_data[10], in_data[10], celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_17z };
  assign celloutsig_0_34z = celloutsig_0_25z[4:1] - celloutsig_0_28z[5:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_2z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_33z = 7'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_33z = celloutsig_0_32z[7:1];
  assign celloutsig_0_6z[0] = celloutsig_0_0z;
  assign celloutsig_1_12z[0] = 1'h0;
  assign { out_data[134:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
