{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.836049",
   "Default View_TopLeft":"1500,163",
   "ExpandedHierarchyInLayout":"/PS_Zynq_0|/PS_Zynq_0/gpio_regs",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 3480 -y 90 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 3480 -y 110 -defaultsOSRD
preplace inst Transmit_Chain_0 -pg 1 -lvl 1 -x 270 -y 820 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 890 -y 700 -defaultsOSRD
preplace inst axis_data_fifo_1 -pg 1 -lvl 2 -x 570 -y 670 -defaultsOSRD
preplace inst system_ila_DMA -pg 1 -lvl 2 -x 570 -y 930 -defaultsOSRD
preplace inst PS_Zynq_0 -pg 1 -lvl 4 -x 1480 -y 272 -defaultsOSRD
preplace inst PS_Zynq_0|processing_system7_0 -pg 1 -lvl 2 -x 1940 -y 202 -defaultsOSRD
preplace inst PS_Zynq_0|proc_sys_reset_100 -pg 1 -lvl 2 -x 1940 -y 932 -defaultsOSRD
preplace inst PS_Zynq_0|smartconnect_0 -pg 1 -lvl 2 -x 1940 -y 712 -defaultsOSRD
preplace inst PS_Zynq_0|axi_interconnect_0 -pg 1 -lvl 1 -x 1530 -y 192 -defaultsOSRD
preplace inst PS_Zynq_0|proc_sys_reset_10 -pg 1 -lvl 3 -x 2460 -y 492 -defaultsOSRD
preplace inst PS_Zynq_0|proc_sys_reset_40 -pg 1 -lvl 3 -x 2460 -y 282 -defaultsOSRD
preplace inst PS_Zynq_0|gpio_regs -pg 1 -lvl 3 -x 2460 -y 754 -defaultsOSRD
preplace inst PS_Zynq_0|gpio_regs|axi_gpio_0 -pg 1 -lvl 1 -x 2540 -y 844 -defaultsOSRD
preplace inst PS_Zynq_0|gpio_regs|axi_gpio_1 -pg 1 -lvl 1 -x 2540 -y 1024 -defaultsOSRD
preplace inst PS_Zynq_0|gpio_regs|delimiter_1 -pg 1 -lvl 2 -x 2810 -y 704 -defaultsOSRD
preplace inst PS_Zynq_0|gpio_regs|axi_gpio_2 -pg 1 -lvl 2 -x 2810 -y 964 -defaultsOSRD
preplace inst PS_Zynq_0|gpio_regs|delimiter_2 -pg 1 -lvl 2 -x 2810 -y 1154 -defaultsOSRD
preplace inst PS_Zynq_0|gpio_regs|delimiter_0 -pg 1 -lvl 2 -x 2810 -y 834 -defaultsOSRD
preplace netloc ARESETN_1 1 0 5 110 620 420 750 700 1322 1080J 1352 3310
preplace netloc config_start_0_1 1 0 5 30 1422 NJ 1422 NJ 1422 NJ 1422 3260
preplace netloc continuous_0_1 1 0 5 40 1432 NJ 1432 NJ 1432 NJ 1432 3290
preplace netloc cp_len_0_1 1 0 5 80 1392 NJ 1392 NJ 1392 NJ 1392 3330
preplace netloc dl_en_0_1 1 0 5 50 1442 NJ 1442 NJ 1442 NJ 1442 3280
preplace netloc fs_cycles_0_1 1 0 5 90 1402 NJ 1402 NJ 1402 NJ 1402 3370
preplace netloc i_negative_freq_0_1 1 0 5 60 1452 NJ 1452 NJ 1452 NJ 1452 3360
preplace netloc inv_0_1 1 0 5 70 1462 NJ 1462 NJ 1462 NJ 1462 3390
preplace netloc nfft_0_1 1 0 5 110 1372 NJ 1372 NJ 1372 NJ 1372 3300
preplace netloc nfft_scaled_0_1 1 0 5 120 1362 NJ 1362 NJ 1362 NJ 1362 3270
preplace netloc playback_en_1 1 0 5 20 1472 NJ 1472 NJ 1472 NJ 1472 3350
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 30 600 430 590 690 1332 1070J 1382 3380
preplace netloc symbols_0_1 1 0 5 100 1412 NJ 1412 NJ 1412 NJ 1412 3320
preplace netloc PS_Zynq_0_DDR 1 4 1 3380J 90n
preplace netloc PS_Zynq_0_FIXED_IO 1 4 1 3390J 110n
preplace netloc PS_Zynq_0_M_AXI_BRAM 1 0 5 20 12 NJ 12 NJ 12 NJ 12 3370
preplace netloc PS_Zynq_0_M_AXI_DMA 1 2 3 710 1342 NJ 1342 3340
preplace netloc S00_AXI_DMA_1 1 3 1 1070 102n
preplace netloc S01_AXI_DMA_1 1 3 1 1080 122n
preplace netloc S_AXIS_1 1 0 4 120 610 440 580 NJ 580 1060
preplace netloc Transmit_Chain_0_M_AXIS 1 1 1 450 650n
preplace netloc axis_data_fifo_1_M_AXIS 1 2 1 N 670
preplace netloc PS_Zynq_0|delimiter_0_OUT0 1 3 1 3080 644n
preplace netloc PS_Zynq_0|delimiter_0_OUT1 1 3 1 3100 664n
preplace netloc PS_Zynq_0|delimiter_1_OUT0 1 3 1 N 684
preplace netloc PS_Zynq_0|delimiter_1_OUT1 1 3 1 N 704
preplace netloc PS_Zynq_0|delimiter_1_OUT2 1 3 1 N 724
preplace netloc PS_Zynq_0|gpio_regs_OUT0_0 1 3 1 N 1084
preplace netloc PS_Zynq_0|gpio_regs_OUT1_0 1 3 1 N 1104
preplace netloc PS_Zynq_0|gpio_regs_OUT2_0 1 3 1 N 1124
preplace netloc PS_Zynq_0|gpio_regs_OUT4_0 1 3 1 N 1164
preplace netloc PS_Zynq_0|gpio_regs_OUT5_0 1 3 1 N 1184
preplace netloc PS_Zynq_0|gpio_regs_OUT7_0 1 3 1 N 1224
preplace netloc PS_Zynq_0|proc_sys_reset_0_interconnect_aresetn 1 0 3 1380 352 1680 812 2180
preplace netloc PS_Zynq_0|proc_sys_reset_100_peripheral_aresetn 1 2 2 2170 592 NJ
preplace netloc PS_Zynq_0|proc_sys_reset_10_peripheral_aresetn 1 3 1 N 532
preplace netloc PS_Zynq_0|proc_sys_reset_40_peripheral_aresetn 1 3 1 3070 322n
preplace netloc PS_Zynq_0|processing_system7_0_FCLK_CLK1 1 0 4 1370 342 1690 332 2210 382 3080J
preplace netloc PS_Zynq_0|processing_system7_0_FCLK_CLK2 1 2 2 2240 182 3090J
preplace netloc PS_Zynq_0|processing_system7_0_FCLK_CLK3 1 2 2 2190 172 3100J
preplace netloc PS_Zynq_0|processing_system7_0_FCLK_RESET0_N 1 1 2 1710 472 2220
preplace netloc PS_Zynq_0|S00_AXI_0_1 1 0 1 N 102
preplace netloc PS_Zynq_0|S01_AXI_0_1 1 0 1 N 122
preplace netloc PS_Zynq_0|axi_interconnect_0_M00_AXI 1 1 1 N 192
preplace netloc PS_Zynq_0|processing_system7_0_DDR 1 2 2 N 132 NJ
preplace netloc PS_Zynq_0|processing_system7_0_FIXED_IO 1 2 2 N 152 NJ
preplace netloc PS_Zynq_0|processing_system7_0_M_AXI_GP0 1 1 2 1700 72 2170
preplace netloc PS_Zynq_0|smartconnect_0_M00_AXI 1 2 2 2180 112 NJ
preplace netloc PS_Zynq_0|smartconnect_0_M01_AXI 1 2 2 2230 392 NJ
preplace netloc PS_Zynq_0|smartconnect_0_M02_AXI 1 2 1 2230 712n
preplace netloc PS_Zynq_0|smartconnect_0_M03_AXI 1 2 1 2200 732n
preplace netloc PS_Zynq_0|smartconnect_0_M04_AXI 1 2 1 2190 752n
preplace netloc PS_Zynq_0|gpio_regs|axi_gpio_0_gpio2_io_o 1 1 1 2700 704n
preplace netloc PS_Zynq_0|gpio_regs|axi_gpio_0_gpio_io_o 1 1 1 N 834
preplace netloc PS_Zynq_0|gpio_regs|axi_gpio_1_gpio_io_o 1 1 1 2680 1024n
preplace netloc PS_Zynq_0|gpio_regs|delimiter_0_OUT0 1 2 1 N 824
preplace netloc PS_Zynq_0|gpio_regs|delimiter_0_OUT1 1 2 1 N 844
preplace netloc PS_Zynq_0|gpio_regs|delimiter_1_OUT0 1 2 1 N 684
preplace netloc PS_Zynq_0|gpio_regs|delimiter_1_OUT1 1 2 1 N 704
preplace netloc PS_Zynq_0|gpio_regs|delimiter_1_OUT2 1 2 1 N 724
preplace netloc PS_Zynq_0|gpio_regs|delimiter_2_OUT0 1 2 1 N 1084
preplace netloc PS_Zynq_0|gpio_regs|delimiter_2_OUT1 1 2 1 N 1104
preplace netloc PS_Zynq_0|gpio_regs|delimiter_2_OUT2 1 2 1 N 1124
preplace netloc PS_Zynq_0|gpio_regs|delimiter_2_OUT4 1 2 1 N 1164
preplace netloc PS_Zynq_0|gpio_regs|delimiter_2_OUT5 1 2 1 N 1184
preplace netloc PS_Zynq_0|gpio_regs|delimiter_2_OUT7 1 2 1 N 1224
preplace netloc PS_Zynq_0|gpio_regs|proc_sys_reset_100_peripheral_aresetn 1 0 2 2400 1104 2700
preplace netloc PS_Zynq_0|gpio_regs|processing_system7_0_FCLK_CLK1 1 0 2 2380 1114 2690
preplace netloc PS_Zynq_0|gpio_regs|smartconnect_0_M02_AXI 1 0 1 N 824
preplace netloc PS_Zynq_0|gpio_regs|smartconnect_0_M03_AXI 1 0 1 2390 924n
preplace netloc PS_Zynq_0|gpio_regs|smartconnect_0_M04_AXI 1 0 2 NJ 944 N
levelinfo -pg 1 0 270 570 890 1480 3480
levelinfo -hier PS_Zynq_0 * 1530 1940 2460 *
levelinfo -hier PS_Zynq_0|gpio_regs * 2540 2810 *
pagesize -pg 1 -db -bbox -sgen 0 0 3600 1900
pagesize -hier PS_Zynq_0 -db -bbox -sgen 1340 42 3130 1312
pagesize -hier PS_Zynq_0|gpio_regs -db -bbox -sgen 2350 624 2950 1284
"
}
0
