{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 21:21:15 2017 " "Info: Processing started: Fri Dec 08 21:21:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dchufa -c dchufa --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dchufa -c dchufa --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "C " "Info: Assuming node \"C\" is an undefined clock" {  } { { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 88 312 480 104 "C" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "C" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "C register register inst inst 500.0 MHz Internal " "Info: Clock \"C\" Internal fmax is restricted to 500.0 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X18_Y25_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns inst~0 2 COMB LCCOMB_X18_Y25_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { inst inst~0 } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns inst 3 REG LCFF_X18_Y25_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~0 inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst inst~0 inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst {} inst~0 {} inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 3.072 ns + Shortest register " "Info: + Shortest clock path from clock \"C\" to destination register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns C 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'C'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 88 312 480 104 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.618 ns) 3.072 ns inst 2 REG LCFF_X18_Y25_N1 2 " "Info: 2: + IC(1.645 ns) + CELL(0.618 ns) = 3.072 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { C inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 46.45 % ) " "Info: Total cell delay = 1.427 ns ( 46.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 53.55 % ) " "Info: Total interconnect delay = 1.645 ns ( 53.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 3.072 ns - Longest register " "Info: - Longest clock path from clock \"C\" to source register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns C 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'C'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 88 312 480 104 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.618 ns) 3.072 ns inst 2 REG LCFF_X18_Y25_N1 2 " "Info: 2: + IC(1.645 ns) + CELL(0.618 ns) = 3.072 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { C inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 46.45 % ) " "Info: Total cell delay = 1.427 ns ( 46.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 53.55 % ) " "Info: Total interconnect delay = 1.645 ns ( 53.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { inst inst~0 inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { inst {} inst~0 {} inst {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst D C 2.224 ns register " "Info: tsu for register \"inst\" (data pin = \"D\", clock pin = \"C\") is 2.224 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.206 ns + Longest pin register " "Info: + Longest pin to register delay is 5.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns D 1 PIN PIN_G18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_G18; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 40 104 272 56 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.979 ns) + CELL(0.272 ns) 5.051 ns inst~0 2 COMB LCCOMB_X18_Y25_N0 1 " "Info: 2: + IC(3.979 ns) + CELL(0.272 ns) = 5.051 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.251 ns" { D inst~0 } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.206 ns inst 3 REG LCFF_X18_Y25_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.206 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~0 inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.227 ns ( 23.57 % ) " "Info: Total cell delay = 1.227 ns ( 23.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.979 ns ( 76.43 % ) " "Info: Total interconnect delay = 3.979 ns ( 76.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { D inst~0 inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.206 ns" { D {} D~combout {} inst~0 {} inst {} } { 0.000ns 0.000ns 3.979ns 0.000ns } { 0.000ns 0.800ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 3.072 ns - Shortest register " "Info: - Shortest clock path from clock \"C\" to destination register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns C 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'C'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 88 312 480 104 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.618 ns) 3.072 ns inst 2 REG LCFF_X18_Y25_N1 2 " "Info: 2: + IC(1.645 ns) + CELL(0.618 ns) = 3.072 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { C inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 46.45 % ) " "Info: Total cell delay = 1.427 ns ( 46.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 53.55 % ) " "Info: Total interconnect delay = 1.645 ns ( 53.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.206 ns" { D inst~0 inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.206 ns" { D {} D~combout {} inst~0 {} inst {} } { 0.000ns 0.000ns 3.979ns 0.000ns } { 0.000ns 0.800ns 0.272ns 0.155ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "C Q inst 7.406 ns register " "Info: tco from clock \"C\" to destination pin \"Q\" through register \"inst\" is 7.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C source 3.072 ns + Longest register " "Info: + Longest clock path from clock \"C\" to source register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns C 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'C'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 88 312 480 104 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.618 ns) 3.072 ns inst 2 REG LCFF_X18_Y25_N1 2 " "Info: 2: + IC(1.645 ns) + CELL(0.618 ns) = 3.072 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { C inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 46.45 % ) " "Info: Total cell delay = 1.427 ns ( 46.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 53.55 % ) " "Info: Total interconnect delay = 1.645 ns ( 53.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.240 ns + Longest register pin " "Info: + Longest register to pin delay is 4.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LCFF_X18_Y25_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.116 ns) + CELL(2.124 ns) 4.240 ns Q 2 PIN PIN_J6 0 " "Info: 2: + IC(2.116 ns) + CELL(2.124 ns) = 4.240 ns; Loc. = PIN_J6; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { inst Q } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 72 656 832 88 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 50.09 % ) " "Info: Total cell delay = 2.124 ns ( 50.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.116 ns ( 49.91 % ) " "Info: Total interconnect delay = 2.116 ns ( 49.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { inst Q } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { inst {} Q {} } { 0.000ns 2.116ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.240 ns" { inst Q } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "4.240 ns" { inst {} Q {} } { 0.000ns 2.116ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst EN C -1.862 ns register " "Info: th for register \"inst\" (data pin = \"EN\", clock pin = \"C\") is -1.862 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C destination 3.072 ns + Longest register " "Info: + Longest clock path from clock \"C\" to destination register is 3.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns C 1 CLK PIN_AA12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA12; Fanout = 1; CLK Node = 'C'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 88 312 480 104 "C" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.645 ns) + CELL(0.618 ns) 3.072 ns inst 2 REG LCFF_X18_Y25_N1 2 " "Info: 2: + IC(1.645 ns) + CELL(0.618 ns) = 3.072 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.263 ns" { C inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 46.45 % ) " "Info: Total cell delay = 1.427 ns ( 46.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 53.55 % ) " "Info: Total interconnect delay = 1.645 ns ( 53.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.083 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns EN 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'EN'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 16 104 272 32 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.772 ns) + CELL(0.357 ns) 4.928 ns inst~0 2 COMB LCCOMB_X18_Y25_N0 1 " "Info: 2: + IC(3.772 ns) + CELL(0.357 ns) = 4.928 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 1; COMB Node = 'inst~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.129 ns" { EN inst~0 } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.083 ns inst 3 REG LCFF_X18_Y25_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.083 ns; Loc. = LCFF_X18_Y25_N1; Fanout = 2; REG Node = 'inst'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst~0 inst } "NODE_NAME" } } { "dchufa.bdf" "" { Schematic "C:/Users/lenovo/Desktop/project/shiyan/ALU/jicun/dchufa/dchufa.bdf" { { 56 536 600 136 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.311 ns ( 25.79 % ) " "Info: Total cell delay = 1.311 ns ( 25.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.772 ns ( 74.21 % ) " "Info: Total interconnect delay = 3.772 ns ( 74.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { EN inst~0 inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { EN {} EN~combout {} inst~0 {} inst {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.799ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { C inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.072 ns" { C {} C~combout {} inst {} } { 0.000ns 0.000ns 1.645ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { EN inst~0 inst } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { EN {} EN~combout {} inst~0 {} inst {} } { 0.000ns 0.000ns 3.772ns 0.000ns } { 0.000ns 0.799ns 0.357ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 21:21:17 2017 " "Info: Processing ended: Fri Dec 08 21:21:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
