$date
	Sun Oct 23 03:46:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#615852
b11 !
1"
#615854
b11 &
b11 %
1$
#615855
0"
#615858
b1010 &
b1010 %
#615862
b101 &
b101 %
#615866
b10000 &
b10000 %
#615870
b1000 &
b1000 %
#615874
b100 &
b100 %
#615878
b10 &
b10 %
#615882
b1 &
b1 %
1#
#615886
b0 &
0#
b0 %
0$
#1552548
b10 !
1"
#1552550
b10 &
b10 %
1$
#1552551
0"
#1552554
b1 &
b1 %
1#
#1552558
b0 &
0#
b0 %
0$
#2620961
b1101 !
1"
#2620962
b1101 &
b1101 %
1$
#2620963
0"
#2620966
b101000 &
b101000 %
#2620970
b10100 &
b10100 %
#2620974
b1010 &
b1010 %
#2620978
b101 &
b101 %
#2620982
b10000 &
b10000 %
#2620986
b1000 &
b1000 %
#2620990
b100 &
b100 %
#2620994
b10 &
b10 %
#2620998
b1 &
1#
b1 %
#2621002
b0 &
b0 %
0#
0$
#4500012
