
Tets.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008508  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  080086e8  080086e8  000186e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b28  08008b28  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008b28  08008b28  00018b28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b30  08008b30  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b30  08008b30  00018b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008b34  08008b34  00018b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008b38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000320  200001d4  08008d0c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004f4  08008d0c  000204f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   000146c5  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002ee1  00000000  00000000  0003490c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001160  00000000  00000000  000377f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d6f  00000000  00000000  00038950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004564  00000000  00000000  000396bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015bcd  00000000  00000000  0003dc23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c862d  00000000  00000000  000537f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000058a0  00000000  00000000  0011be20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  001216c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d4 	.word	0x200001d4
 80001fc:	00000000 	.word	0x00000000
 8000200:	080086d0 	.word	0x080086d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001d8 	.word	0x200001d8
 800021c:	080086d0 	.word	0x080086d0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b970 	b.w	8000f90 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	460d      	mov	r5, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	460f      	mov	r7, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4694      	mov	ip, r2
 8000cdc:	d965      	bls.n	8000daa <__udivmoddi4+0xe2>
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	b143      	cbz	r3, 8000cf6 <__udivmoddi4+0x2e>
 8000ce4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ce8:	f1c3 0220 	rsb	r2, r3, #32
 8000cec:	409f      	lsls	r7, r3
 8000cee:	fa20 f202 	lsr.w	r2, r0, r2
 8000cf2:	4317      	orrs	r7, r2
 8000cf4:	409c      	lsls	r4, r3
 8000cf6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cfa:	fa1f f58c 	uxth.w	r5, ip
 8000cfe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d02:	0c22      	lsrs	r2, r4, #16
 8000d04:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d08:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d0c:	fb01 f005 	mul.w	r0, r1, r5
 8000d10:	4290      	cmp	r0, r2
 8000d12:	d90a      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d14:	eb1c 0202 	adds.w	r2, ip, r2
 8000d18:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d1c:	f080 811c 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d20:	4290      	cmp	r0, r2
 8000d22:	f240 8119 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d26:	3902      	subs	r1, #2
 8000d28:	4462      	add	r2, ip
 8000d2a:	1a12      	subs	r2, r2, r0
 8000d2c:	b2a4      	uxth	r4, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d3a:	fb00 f505 	mul.w	r5, r0, r5
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	d90a      	bls.n	8000d58 <__udivmoddi4+0x90>
 8000d42:	eb1c 0404 	adds.w	r4, ip, r4
 8000d46:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d4a:	f080 8107 	bcs.w	8000f5c <__udivmoddi4+0x294>
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	f240 8104 	bls.w	8000f5c <__udivmoddi4+0x294>
 8000d54:	4464      	add	r4, ip
 8000d56:	3802      	subs	r0, #2
 8000d58:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5c:	1b64      	subs	r4, r4, r5
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11e      	cbz	r6, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40dc      	lsrs	r4, r3
 8000d64:	2300      	movs	r3, #0
 8000d66:	e9c6 4300 	strd	r4, r3, [r6]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d908      	bls.n	8000d84 <__udivmoddi4+0xbc>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80ed 	beq.w	8000f52 <__udivmoddi4+0x28a>
 8000d78:	2100      	movs	r1, #0
 8000d7a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d84:	fab3 f183 	clz	r1, r3
 8000d88:	2900      	cmp	r1, #0
 8000d8a:	d149      	bne.n	8000e20 <__udivmoddi4+0x158>
 8000d8c:	42ab      	cmp	r3, r5
 8000d8e:	d302      	bcc.n	8000d96 <__udivmoddi4+0xce>
 8000d90:	4282      	cmp	r2, r0
 8000d92:	f200 80f8 	bhi.w	8000f86 <__udivmoddi4+0x2be>
 8000d96:	1a84      	subs	r4, r0, r2
 8000d98:	eb65 0203 	sbc.w	r2, r5, r3
 8000d9c:	2001      	movs	r0, #1
 8000d9e:	4617      	mov	r7, r2
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d0e2      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	e9c6 4700 	strd	r4, r7, [r6]
 8000da8:	e7df      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000daa:	b902      	cbnz	r2, 8000dae <__udivmoddi4+0xe6>
 8000dac:	deff      	udf	#255	; 0xff
 8000dae:	fab2 f382 	clz	r3, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f040 8090 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000db8:	1a8a      	subs	r2, r1, r2
 8000dba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dbe:	fa1f fe8c 	uxth.w	lr, ip
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dc8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dcc:	0c22      	lsrs	r2, r4, #16
 8000dce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dd2:	fb0e f005 	mul.w	r0, lr, r5
 8000dd6:	4290      	cmp	r0, r2
 8000dd8:	d908      	bls.n	8000dec <__udivmoddi4+0x124>
 8000dda:	eb1c 0202 	adds.w	r2, ip, r2
 8000dde:	f105 38ff 	add.w	r8, r5, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4290      	cmp	r0, r2
 8000de6:	f200 80cb 	bhi.w	8000f80 <__udivmoddi4+0x2b8>
 8000dea:	4645      	mov	r5, r8
 8000dec:	1a12      	subs	r2, r2, r0
 8000dee:	b2a4      	uxth	r4, r4
 8000df0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000df4:	fb07 2210 	mls	r2, r7, r0, r2
 8000df8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dfc:	fb0e fe00 	mul.w	lr, lr, r0
 8000e00:	45a6      	cmp	lr, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x14e>
 8000e04:	eb1c 0404 	adds.w	r4, ip, r4
 8000e08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e0c:	d202      	bcs.n	8000e14 <__udivmoddi4+0x14c>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f200 80bb 	bhi.w	8000f8a <__udivmoddi4+0x2c2>
 8000e14:	4610      	mov	r0, r2
 8000e16:	eba4 040e 	sub.w	r4, r4, lr
 8000e1a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e1e:	e79f      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e20:	f1c1 0720 	rsb	r7, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e2a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e2e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e32:	fa20 f307 	lsr.w	r3, r0, r7
 8000e36:	40fd      	lsrs	r5, r7
 8000e38:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	fb09 5518 	mls	r5, r9, r8, r5
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e50:	fb08 f50e 	mul.w	r5, r8, lr
 8000e54:	42a5      	cmp	r5, r4
 8000e56:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e68:	f080 8088 	bcs.w	8000f7c <__udivmoddi4+0x2b4>
 8000e6c:	42a5      	cmp	r5, r4
 8000e6e:	f240 8085 	bls.w	8000f7c <__udivmoddi4+0x2b4>
 8000e72:	f1a8 0802 	sub.w	r8, r8, #2
 8000e76:	4464      	add	r4, ip
 8000e78:	1b64      	subs	r4, r4, r5
 8000e7a:	b29d      	uxth	r5, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e88:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e8c:	45a6      	cmp	lr, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e98:	d26c      	bcs.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9a:	45a6      	cmp	lr, r4
 8000e9c:	d96a      	bls.n	8000f74 <__udivmoddi4+0x2ac>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	4464      	add	r4, ip
 8000ea2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ea6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	42ac      	cmp	r4, r5
 8000eb0:	46c8      	mov	r8, r9
 8000eb2:	46ae      	mov	lr, r5
 8000eb4:	d356      	bcc.n	8000f64 <__udivmoddi4+0x29c>
 8000eb6:	d053      	beq.n	8000f60 <__udivmoddi4+0x298>
 8000eb8:	b156      	cbz	r6, 8000ed0 <__udivmoddi4+0x208>
 8000eba:	ebb0 0208 	subs.w	r2, r0, r8
 8000ebe:	eb64 040e 	sbc.w	r4, r4, lr
 8000ec2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ec6:	40ca      	lsrs	r2, r1
 8000ec8:	40cc      	lsrs	r4, r1
 8000eca:	4317      	orrs	r7, r2
 8000ecc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed8:	f1c3 0120 	rsb	r1, r3, #32
 8000edc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ee0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ee4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ee8:	409d      	lsls	r5, r3
 8000eea:	432a      	orrs	r2, r5
 8000eec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef0:	fa1f fe8c 	uxth.w	lr, ip
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1510 	mls	r5, r7, r0, r1
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f02:	fb00 f50e 	mul.w	r5, r0, lr
 8000f06:	428d      	cmp	r5, r1
 8000f08:	fa04 f403 	lsl.w	r4, r4, r3
 8000f0c:	d908      	bls.n	8000f20 <__udivmoddi4+0x258>
 8000f0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f12:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f16:	d22f      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f18:	428d      	cmp	r5, r1
 8000f1a:	d92d      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f1c:	3802      	subs	r0, #2
 8000f1e:	4461      	add	r1, ip
 8000f20:	1b49      	subs	r1, r1, r5
 8000f22:	b292      	uxth	r2, r2
 8000f24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f28:	fb07 1115 	mls	r1, r7, r5, r1
 8000f2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f30:	fb05 f10e 	mul.w	r1, r5, lr
 8000f34:	4291      	cmp	r1, r2
 8000f36:	d908      	bls.n	8000f4a <__udivmoddi4+0x282>
 8000f38:	eb1c 0202 	adds.w	r2, ip, r2
 8000f3c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f40:	d216      	bcs.n	8000f70 <__udivmoddi4+0x2a8>
 8000f42:	4291      	cmp	r1, r2
 8000f44:	d914      	bls.n	8000f70 <__udivmoddi4+0x2a8>
 8000f46:	3d02      	subs	r5, #2
 8000f48:	4462      	add	r2, ip
 8000f4a:	1a52      	subs	r2, r2, r1
 8000f4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f50:	e738      	b.n	8000dc4 <__udivmoddi4+0xfc>
 8000f52:	4631      	mov	r1, r6
 8000f54:	4630      	mov	r0, r6
 8000f56:	e708      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000f58:	4639      	mov	r1, r7
 8000f5a:	e6e6      	b.n	8000d2a <__udivmoddi4+0x62>
 8000f5c:	4610      	mov	r0, r2
 8000f5e:	e6fb      	b.n	8000d58 <__udivmoddi4+0x90>
 8000f60:	4548      	cmp	r0, r9
 8000f62:	d2a9      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f64:	ebb9 0802 	subs.w	r8, r9, r2
 8000f68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	e7a3      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f70:	4645      	mov	r5, r8
 8000f72:	e7ea      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f74:	462b      	mov	r3, r5
 8000f76:	e794      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f78:	4640      	mov	r0, r8
 8000f7a:	e7d1      	b.n	8000f20 <__udivmoddi4+0x258>
 8000f7c:	46d0      	mov	r8, sl
 8000f7e:	e77b      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f80:	3d02      	subs	r5, #2
 8000f82:	4462      	add	r2, ip
 8000f84:	e732      	b.n	8000dec <__udivmoddi4+0x124>
 8000f86:	4608      	mov	r0, r1
 8000f88:	e70a      	b.n	8000da0 <__udivmoddi4+0xd8>
 8000f8a:	4464      	add	r4, ip
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	e742      	b.n	8000e16 <__udivmoddi4+0x14e>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0314 	add.w	r3, r7, #20
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	4b3a      	ldr	r3, [pc, #232]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fae:	4a39      	ldr	r2, [pc, #228]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fb0:	f043 0304 	orr.w	r3, r3, #4
 8000fb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fb6:	4b37      	ldr	r3, [pc, #220]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fba:	f003 0304 	and.w	r3, r3, #4
 8000fbe:	613b      	str	r3, [r7, #16]
 8000fc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fc2:	4b34      	ldr	r3, [pc, #208]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc6:	4a33      	ldr	r2, [pc, #204]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fc8:	f043 0320 	orr.w	r3, r3, #32
 8000fcc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fce:	4b31      	ldr	r3, [pc, #196]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd2:	f003 0320 	and.w	r3, r3, #32
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fda:	4b2e      	ldr	r3, [pc, #184]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fde:	4a2d      	ldr	r2, [pc, #180]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe6:	4b2b      	ldr	r3, [pc, #172]	; (8001094 <MX_GPIO_Init+0x100>)
 8000fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60bb      	str	r3, [r7, #8]
 8000ff0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ff2:	4b28      	ldr	r3, [pc, #160]	; (8001094 <MX_GPIO_Init+0x100>)
 8000ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff6:	4a27      	ldr	r2, [pc, #156]	; (8001094 <MX_GPIO_Init+0x100>)
 8000ff8:	f043 0302 	orr.w	r3, r3, #2
 8000ffc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ffe:	4b25      	ldr	r3, [pc, #148]	; (8001094 <MX_GPIO_Init+0x100>)
 8001000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800100a:	2200      	movs	r2, #0
 800100c:	2120      	movs	r1, #32
 800100e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001012:	f001 fa81 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_EN_Pin|GPIO_ENU_Pin|GPIO_ENV_Pin, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 800101c:	481e      	ldr	r0, [pc, #120]	; (8001098 <MX_GPIO_Init+0x104>)
 800101e:	f001 fa7b 	bl	8002518 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001022:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001026:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001028:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800102c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4619      	mov	r1, r3
 8001038:	4818      	ldr	r0, [pc, #96]	; (800109c <MX_GPIO_Init+0x108>)
 800103a:	f001 f8eb 	bl	8002214 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800103e:	2320      	movs	r3, #32
 8001040:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001042:	2301      	movs	r3, #1
 8001044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104a:	2300      	movs	r3, #0
 800104c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001058:	f001 f8dc 	bl	8002214 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_EN_Pin|GPIO_ENU_Pin|GPIO_ENV_Pin;
 800105c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001062:	2301      	movs	r3, #1
 8001064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	2300      	movs	r3, #0
 800106c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	4808      	ldr	r0, [pc, #32]	; (8001098 <MX_GPIO_Init+0x104>)
 8001076:	f001 f8cd 	bl	8002214 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2100      	movs	r1, #0
 800107e:	2028      	movs	r0, #40	; 0x28
 8001080:	f001 f893 	bl	80021aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001084:	2028      	movs	r0, #40	; 0x28
 8001086:	f001 f8aa 	bl	80021de <HAL_NVIC_EnableIRQ>

}
 800108a:	bf00      	nop
 800108c:	3728      	adds	r7, #40	; 0x28
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40021000 	.word	0x40021000
 8001098:	48000400 	.word	0x48000400
 800109c:	48000800 	.word	0x48000800

080010a0 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)&chr, 1, HAL_MAX_DELAY);
 80010a8:	1d39      	adds	r1, r7, #4
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	2201      	movs	r2, #1
 80010b0:	4803      	ldr	r0, [pc, #12]	; (80010c0 <__io_putchar+0x20>)
 80010b2:	f003 ffdf 	bl	8005074 <HAL_UART_Transmit>
	return chr;
 80010b6:	687b      	ldr	r3, [r7, #4]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000314 	.word	0x20000314
 80010c4:	00000000 	.word	0x00000000

080010c8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a48      	ldr	r2, [pc, #288]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d17b      	bne.n	80011d2 <HAL_TIM_PeriodElapsedCallback+0x10a>
	{
		// Lecture encoder
		current_encoder_value = READ_ENCODER(htim2);
 80010da:	4b48      	ldr	r3, [pc, #288]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x134>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e0:	4a47      	ldr	r2, [pc, #284]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80010e2:	6013      	str	r3, [r2, #0]
		//printf("Current encoder value = %ld\r\n", current_encoder_value);

		// Distance entre les deux valeurs d'encoder (en tour)
		float distance = (current_encoder_value - last_encoder_value) / RES_ENCODER;
 80010e4:	4b46      	ldr	r3, [pc, #280]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b46      	ldr	r3, [pc, #280]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fa30 	bl	8000554 <__aeabi_ui2d>
 80010f4:	a33a      	add	r3, pc, #232	; (adr r3, 80011e0 <HAL_TIM_PeriodElapsedCallback+0x118>)
 80010f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010fa:	f7ff fbcf 	bl	800089c <__aeabi_ddiv>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	4610      	mov	r0, r2
 8001104:	4619      	mov	r1, r3
 8001106:	f7ff fd77 	bl	8000bf8 <__aeabi_d2f>
 800110a:	4603      	mov	r3, r0
 800110c:	617b      	str	r3, [r7, #20]
		//printf("Distance = %f\r\n", distance);

		// Conversion en vitesse (tour par minute)
		float rpm = 60.0 * distance / TE ;
 800110e:	6978      	ldr	r0, [r7, #20]
 8001110:	f7ff fa42 	bl	8000598 <__aeabi_f2d>
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	4b3b      	ldr	r3, [pc, #236]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x140>)
 800111a:	f7ff fa95 	bl	8000648 <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	a330      	add	r3, pc, #192	; (adr r3, 80011e8 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	f7ff fbb6 	bl	800089c <__aeabi_ddiv>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4610      	mov	r0, r2
 8001136:	4619      	mov	r1, r3
 8001138:	f7ff fd5e 	bl	8000bf8 <__aeabi_d2f>
 800113c:	4603      	mov	r3, r0
 800113e:	613b      	str	r3, [r7, #16]
		//printf("Vitesse en tour par minute = %f\r\n", rpm);

		// Conversion de la vitesse entre 0 et 100
		float speed = 100.0 * rpm / (float)MAX_RPM;
 8001140:	6938      	ldr	r0, [r7, #16]
 8001142:	f7ff fa29 	bl	8000598 <__aeabi_f2d>
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	4b30      	ldr	r3, [pc, #192]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x144>)
 800114c:	f7ff fa7c 	bl	8000648 <__aeabi_dmul>
 8001150:	4602      	mov	r2, r0
 8001152:	460b      	mov	r3, r1
 8001154:	4610      	mov	r0, r2
 8001156:	4619      	mov	r1, r3
 8001158:	a325      	add	r3, pc, #148	; (adr r3, 80011f0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 800115a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115e:	f7ff fb9d 	bl	800089c <__aeabi_ddiv>
 8001162:	4602      	mov	r2, r0
 8001164:	460b      	mov	r3, r1
 8001166:	4610      	mov	r0, r2
 8001168:	4619      	mov	r1, r3
 800116a:	f7ff fd45 	bl	8000bf8 <__aeabi_d2f>
 800116e:	4603      	mov	r3, r0
 8001170:	60fb      	str	r3, [r7, #12]
		//printf("Vitesse (0-100) = %f\r\n", speed);

		// Erreur entre la consigne et la mesure
		error(&pid_motor_left, inputs_pid, motor_left.speed, speed);
 8001172:	4b27      	ldr	r3, [pc, #156]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x148>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	ed97 0a03 	vldr	s0, [r7, #12]
 800117a:	461a      	mov	r2, r3
 800117c:	4925      	ldr	r1, [pc, #148]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 800117e:	4826      	ldr	r0, [pc, #152]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001180:	f000 f9cf 	bl	8001522 <error>

		// Corection
		correcteur(&pid_motor_left, inputs_pid, outputs_pid);
 8001184:	4a25      	ldr	r2, [pc, #148]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001186:	4923      	ldr	r1, [pc, #140]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x14c>)
 8001188:	4823      	ldr	r0, [pc, #140]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x150>)
 800118a:	f000 f9e9 	bl	8001560 <correcteur>

		if(outputs_pid[pid_motor_left.index] != 0)
 800118e:	4b22      	ldr	r3, [pc, #136]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x150>)
 8001190:	7b1b      	ldrb	r3, [r3, #12]
 8001192:	4a22      	ldr	r2, [pc, #136]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x154>)
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	edd3 7a00 	vldr	s15, [r3]
 800119c:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a4:	d011      	beq.n	80011ca <HAL_TIM_PeriodElapsedCallback+0x102>
		{
			printf("%f\r\n", fabs(outputs_pid[pid_motor_left.index]));
 80011a6:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80011a8:	7b1b      	ldrb	r3, [r3, #12]
 80011aa:	4a1c      	ldr	r2, [pc, #112]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x154>)
 80011ac:	009b      	lsls	r3, r3, #2
 80011ae:	4413      	add	r3, r2
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	eef0 7ae7 	vabs.f32	s15, s15
 80011b8:	ee17 0a90 	vmov	r0, s15
 80011bc:	f7ff f9ec 	bl	8000598 <__aeabi_f2d>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4816      	ldr	r0, [pc, #88]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x158>)
 80011c6:	f005 fa85 	bl	80066d4 <iprintf>
			//forwardMotor(&motor_left, outputs_pid[pid_motor_left.index]);
		}
		last_encoder_value = current_encoder_value;
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a0d      	ldr	r2, [pc, #52]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80011d0:	6013      	str	r3, [r2, #0]
	}
}
 80011d2:	bf00      	nop
 80011d4:	3718      	adds	r7, #24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	f3af 8000 	nop.w
 80011e0:	cccccccd 	.word	0xcccccccd
 80011e4:	406c0ccc 	.word	0x406c0ccc
 80011e8:	47ae147b 	.word	0x47ae147b
 80011ec:	3f847ae1 	.word	0x3f847ae1
 80011f0:	00000000 	.word	0x00000000
 80011f4:	4072c000 	.word	0x4072c000
 80011f8:	40000400 	.word	0x40000400
 80011fc:	2000027c 	.word	0x2000027c
 8001200:	200001f4 	.word	0x200001f4
 8001204:	200001f0 	.word	0x200001f0
 8001208:	404e0000 	.word	0x404e0000
 800120c:	40590000 	.word	0x40590000
 8001210:	20000210 	.word	0x20000210
 8001214:	200001f8 	.word	0x200001f8
 8001218:	2000021c 	.word	0x2000021c
 800121c:	20000204 	.word	0x20000204
 8001220:	080086e8 	.word	0x080086e8

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800122a:	f000 fe50 	bl	8001ece <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122e:	f000 f85d 	bl	80012ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001232:	f7ff feaf 	bl	8000f94 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001236:	f000 fd7f 	bl	8001d38 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 800123a:	f000 fb7b 	bl	8001934 <MX_TIM1_Init>
  MX_TIM2_Init();
 800123e:	f000 fc19 	bl	8001a74 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001242:	f000 fc6b 	bl	8001b1c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  if(HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL) != HAL_OK) // Encodeur
 8001246:	213c      	movs	r1, #60	; 0x3c
 8001248:	481e      	ldr	r0, [pc, #120]	; (80012c4 <main+0xa0>)
 800124a:	f002 fccf 	bl	8003bec <HAL_TIM_Encoder_Start>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d004      	beq.n	800125e <main+0x3a>
  {
	  printf("Error start timer encoder\r\n");
 8001254:	481c      	ldr	r0, [pc, #112]	; (80012c8 <main+0xa4>)
 8001256:	f005 faa3 	bl	80067a0 <puts>
	  Error_Handler();
 800125a:	f000 f892 	bl	8001382 <Error_Handler>
  }
  if(HAL_TIM_Base_Start_IT(&htim3) != HAL_OK) // Interruption asservissement moteur
 800125e:	481b      	ldr	r0, [pc, #108]	; (80012cc <main+0xa8>)
 8001260:	f002 f9c6 	bl	80035f0 <HAL_TIM_Base_Start_IT>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d004      	beq.n	8001274 <main+0x50>
  {
	  printf("Error start timer 3\r\n");
 800126a:	4819      	ldr	r0, [pc, #100]	; (80012d0 <main+0xac>)
 800126c:	f005 fa98 	bl	80067a0 <puts>
	  Error_Handler();
 8001270:	f000 f887 	bl	8001382 <Error_Handler>
  }

  // Pwm motor init
  PWM fwd = {&htim1, TIM_CHANNEL_1, 0.0};
 8001274:	4b17      	ldr	r3, [pc, #92]	; (80012d4 <main+0xb0>)
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	f04f 0300 	mov.w	r3, #0
 8001280:	617b      	str	r3, [r7, #20]
  PWM rev = {&htim1, TIM_CHANNEL_2, 0.0};
 8001282:	4a15      	ldr	r2, [pc, #84]	; (80012d8 <main+0xb4>)
 8001284:	463b      	mov	r3, r7
 8001286:	ca07      	ldmia	r2, {r0, r1, r2}
 8001288:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  // Motor init
  initMotor(&motor_left, &fwd, &rev);
 800128c:	463a      	mov	r2, r7
 800128e:	f107 030c 	add.w	r3, r7, #12
 8001292:	4619      	mov	r1, r3
 8001294:	4811      	ldr	r0, [pc, #68]	; (80012dc <main+0xb8>)
 8001296:	f000 f879 	bl	800138c <initMotor>

  // PID init
  initPID(&pid_motor_left, 0.0, 0.0, 0.0, TE);
 800129a:	eddf 1a11 	vldr	s3, [pc, #68]	; 80012e0 <main+0xbc>
 800129e:	ed9f 1a11 	vldr	s2, [pc, #68]	; 80012e4 <main+0xc0>
 80012a2:	eddf 0a10 	vldr	s1, [pc, #64]	; 80012e4 <main+0xc0>
 80012a6:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 80012e4 <main+0xc0>
 80012aa:	480f      	ldr	r0, [pc, #60]	; (80012e8 <main+0xc4>)
 80012ac:	f000 f8de 	bl	800146c <initPID>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  forwardMotor(&motor_left, 15);
 80012b0:	210f      	movs	r1, #15
 80012b2:	480a      	ldr	r0, [pc, #40]	; (80012dc <main+0xb8>)
 80012b4:	f000 f882 	bl	80013bc <forwardMotor>
  HAL_Delay(10000);
 80012b8:	f242 7010 	movw	r0, #10000	; 0x2710
 80012bc:	f000 fe78 	bl	8001fb0 <HAL_Delay>
  //HAL_TIM_Base_Stop_IT(&htim3);
//  START_PWM(*motor_left.fwd);
//  setPwmDutyCycle(motor_left.fwd, 0);


  while (1)
 80012c0:	e7fe      	b.n	80012c0 <main+0x9c>
 80012c2:	bf00      	nop
 80012c4:	2000027c 	.word	0x2000027c
 80012c8:	080086f0 	.word	0x080086f0
 80012cc:	200002c8 	.word	0x200002c8
 80012d0:	0800870c 	.word	0x0800870c
 80012d4:	20000230 	.word	0x20000230
 80012d8:	08008724 	.word	0x08008724
 80012dc:	20000210 	.word	0x20000210
 80012e0:	3c23d70a 	.word	0x3c23d70a
 80012e4:	00000000 	.word	0x00000000
 80012e8:	2000021c 	.word	0x2000021c

080012ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b094      	sub	sp, #80	; 0x50
 80012f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012f2:	f107 0318 	add.w	r3, r7, #24
 80012f6:	2238      	movs	r2, #56	; 0x38
 80012f8:	2100      	movs	r1, #0
 80012fa:	4618      	mov	r0, r3
 80012fc:	f005 fb30 	bl	8006960 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001300:	1d3b      	adds	r3, r7, #4
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800130e:	2000      	movs	r0, #0
 8001310:	f001 f93e 	bl	8002590 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001314:	2302      	movs	r3, #2
 8001316:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001318:	f44f 7380 	mov.w	r3, #256	; 0x100
 800131c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800131e:	2340      	movs	r3, #64	; 0x40
 8001320:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001322:	2302      	movs	r3, #2
 8001324:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001326:	2302      	movs	r3, #2
 8001328:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800132a:	2304      	movs	r3, #4
 800132c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800132e:	2355      	movs	r3, #85	; 0x55
 8001330:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001332:	2302      	movs	r3, #2
 8001334:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001336:	2302      	movs	r3, #2
 8001338:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800133a:	2302      	movs	r3, #2
 800133c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800133e:	f107 0318 	add.w	r3, r7, #24
 8001342:	4618      	mov	r0, r3
 8001344:	f001 f9d8 	bl	80026f8 <HAL_RCC_OscConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800134e:	f000 f818 	bl	8001382 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001352:	230f      	movs	r3, #15
 8001354:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001356:	2303      	movs	r3, #3
 8001358:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800135e:	2300      	movs	r3, #0
 8001360:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	2104      	movs	r1, #4
 800136a:	4618      	mov	r0, r3
 800136c:	f001 fcdc 	bl	8002d28 <HAL_RCC_ClockConfig>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001376:	f000 f804 	bl	8001382 <Error_Handler>
  }
}
 800137a:	bf00      	nop
 800137c:	3750      	adds	r7, #80	; 0x50
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001382:	b480      	push	{r7}
 8001384:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001386:	b672      	cpsid	i
}
 8001388:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800138a:	e7fe      	b.n	800138a <Error_Handler+0x8>

0800138c <initMotor>:

h_motor_t motor_left;
h_motor_t motor_right;

void initMotor(h_motor_t *motor, PWM *fwd, PWM *rev)
{
 800138c:	b480      	push	{r7}
 800138e:	b085      	sub	sp, #20
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
	motor->speed = 0;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
	motor->state = STOP;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	2202      	movs	r2, #2
 80013a2:	705a      	strb	r2, [r3, #1]
	motor->fwd = fwd;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	68ba      	ldr	r2, [r7, #8]
 80013a8:	605a      	str	r2, [r3, #4]
	motor->rev = rev;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	687a      	ldr	r2, [r7, #4]
 80013ae:	609a      	str	r2, [r3, #8]
}
 80013b0:	bf00      	nop
 80013b2:	3714      	adds	r7, #20
 80013b4:	46bd      	mov	sp, r7
 80013b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ba:	4770      	bx	lr

080013bc <forwardMotor>:

	motor->speed = speed;
}

void forwardMotor(h_motor_t *motor, uint8_t speed)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	460b      	mov	r3, r1
 80013c6:	70fb      	strb	r3, [r7, #3]
	// Check speed
	if(speed > MAX_SPEED)
 80013c8:	78fb      	ldrb	r3, [r7, #3]
 80013ca:	2b64      	cmp	r3, #100	; 0x64
 80013cc:	d901      	bls.n	80013d2 <forwardMotor+0x16>
	{
		speed = MAX_SPEED;
 80013ce:	2364      	movs	r3, #100	; 0x64
 80013d0:	70fb      	strb	r3, [r7, #3]
	{
		speed = MIN_SPEED;
	}

	// Check direction
	if(motor->state == REV)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	785b      	ldrb	r3, [r3, #1]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d11f      	bne.n	800141a <forwardMotor+0x5e>
	{
		STOP_PWM(*motor->rev);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	4619      	mov	r1, r3
 80013e8:	4610      	mov	r0, r2
 80013ea:	f002 fac3 	bl	8003974 <HAL_TIM_PWM_Stop>
		motor->state = FWD;
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	705a      	strb	r2, [r3, #1]
		if(START_PWM(*motor->fwd) != HAL_OK)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	4619      	mov	r1, r3
 8001402:	4610      	mov	r0, r2
 8001404:	f002 f9b6 	bl	8003774 <HAL_TIM_PWM_Start>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d01e      	beq.n	800144c <forwardMotor+0x90>
		{
			printf("Error start fwd pwm\r\n");
 800140e:	4816      	ldr	r0, [pc, #88]	; (8001468 <forwardMotor+0xac>)
 8001410:	f005 f9c6 	bl	80067a0 <puts>
			Error_Handler();
 8001414:	f7ff ffb5 	bl	8001382 <Error_Handler>
 8001418:	e018      	b.n	800144c <forwardMotor+0x90>
		}
	}
	else if(motor->state == STOP)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	785b      	ldrb	r3, [r3, #1]
 800141e:	2b02      	cmp	r3, #2
 8001420:	d114      	bne.n	800144c <forwardMotor+0x90>
	{
		motor->state = FWD;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2200      	movs	r2, #0
 8001426:	705a      	strb	r2, [r3, #1]
		if(START_PWM(*motor->fwd) != HAL_OK)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	4619      	mov	r1, r3
 8001436:	4610      	mov	r0, r2
 8001438:	f002 f99c 	bl	8003774 <HAL_TIM_PWM_Start>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d004      	beq.n	800144c <forwardMotor+0x90>
		{
			printf("Error start fwd pwm\r\n");
 8001442:	4809      	ldr	r0, [pc, #36]	; (8001468 <forwardMotor+0xac>)
 8001444:	f005 f9ac 	bl	80067a0 <puts>
			Error_Handler();
 8001448:	f7ff ff9b 	bl	8001382 <Error_Handler>
		}
	}

	motor->speed = speed;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	78fa      	ldrb	r2, [r7, #3]
 8001450:	701a      	strb	r2, [r3, #0]
	setPwmDutyCycle(motor->fwd, speed);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	78fa      	ldrb	r2, [r7, #3]
 8001458:	4611      	mov	r1, r2
 800145a:	4618      	mov	r0, r3
 800145c:	f000 f8be 	bl	80015dc <setPwmDutyCycle>
}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	08008730 	.word	0x08008730

0800146c <initPID>:

PID pid_motor_left;
PID pid_motor_right;

void initPID(PID *pid, float kp, float ki, float kd, float Te)
{
 800146c:	b480      	push	{r7}
 800146e:	b089      	sub	sp, #36	; 0x24
 8001470:	af00      	add	r7, sp, #0
 8001472:	6178      	str	r0, [r7, #20]
 8001474:	ed87 0a04 	vstr	s0, [r7, #16]
 8001478:	edc7 0a03 	vstr	s1, [r7, #12]
 800147c:	ed87 1a02 	vstr	s2, [r7, #8]
 8001480:	edc7 1a01 	vstr	s3, [r7, #4]
	float a = Te / 2;
 8001484:	ed97 7a01 	vldr	s14, [r7, #4]
 8001488:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800148c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001490:	edc7 7a07 	vstr	s15, [r7, #28]

	pid->b0 = kp + ki*a + kd*a;
 8001494:	ed97 7a03 	vldr	s14, [r7, #12]
 8001498:	edd7 7a07 	vldr	s15, [r7, #28]
 800149c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014a8:	edd7 6a02 	vldr	s13, [r7, #8]
 80014ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80014b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	edc3 7a00 	vstr	s15, [r3]
	pid->b1 = ki*Te + kd*Te;
 80014be:	ed97 7a03 	vldr	s14, [r7, #12]
 80014c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ca:	edd7 6a02 	vldr	s13, [r7, #8]
 80014ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014da:	697b      	ldr	r3, [r7, #20]
 80014dc:	edc3 7a01 	vstr	s15, [r3, #4]
	pid->b2 = kp + ki*a + kd*a;
 80014e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80014e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80014e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80014f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014f4:	edd7 6a02 	vldr	s13, [r7, #8]
 80014f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80014fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001500:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	edc3 7a02 	vstr	s15, [r3, #8]
	pid->index = 0;
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	2200      	movs	r2, #0
 800150e:	731a      	strb	r2, [r3, #12]
	pid->ordre = 3;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2203      	movs	r2, #3
 8001514:	735a      	strb	r2, [r3, #13]
}
 8001516:	bf00      	nop
 8001518:	3724      	adds	r7, #36	; 0x24
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <error>:

void error(PID *pid, float *inputs, uint8_t speed, float speed_mes)
{
 8001522:	b480      	push	{r7}
 8001524:	b085      	sub	sp, #20
 8001526:	af00      	add	r7, sp, #0
 8001528:	60f8      	str	r0, [r7, #12]
 800152a:	60b9      	str	r1, [r7, #8]
 800152c:	4613      	mov	r3, r2
 800152e:	ed87 0a00 	vstr	s0, [r7]
 8001532:	71fb      	strb	r3, [r7, #7]
	inputs[pid->index] = speed_mes - speed;
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	ee07 3a90 	vmov	s15, r3
 800153a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	7b1b      	ldrb	r3, [r3, #12]
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	68ba      	ldr	r2, [r7, #8]
 8001546:	4413      	add	r3, r2
 8001548:	ed97 7a00 	vldr	s14, [r7]
 800154c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001550:	edc3 7a00 	vstr	s15, [r3]
	//printf("Erreur = %f\r\n", inputs[pid->index]);
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <correcteur>:

void correcteur(PID *pid, float *inputs, float *outputs)
{
 8001560:	b480      	push	{r7}
 8001562:	b087      	sub	sp, #28
 8001564:	af00      	add	r7, sp, #0
 8001566:	60f8      	str	r0, [r7, #12]
 8001568:	60b9      	str	r1, [r7, #8]
 800156a:	607a      	str	r2, [r7, #4]
	uint8_t ordre = pid->ordre;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	7b5b      	ldrb	r3, [r3, #13]
 8001570:	75fb      	strb	r3, [r7, #23]
	uint8_t idx = pid->index;
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	7b1b      	ldrb	r3, [r3, #12]
 8001576:	75bb      	strb	r3, [r7, #22]

	outputs[idx] = outputs[(idx + 2)%ordre]
 8001578:	7dbb      	ldrb	r3, [r7, #22]
 800157a:	3302      	adds	r3, #2
 800157c:	7dfa      	ldrb	r2, [r7, #23]
 800157e:	fb93 f1f2 	sdiv	r1, r3, r2
 8001582:	fb01 f202 	mul.w	r2, r1, r2
 8001586:	1a9b      	subs	r3, r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	4413      	add	r3, r2
 800158e:	ed93 7a00 	vldr	s14, [r3]
				   + pid->b0*inputs[idx];
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	edd3 6a00 	vldr	s13, [r3]
 8001598:	7dbb      	ldrb	r3, [r7, #22]
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	68ba      	ldr	r2, [r7, #8]
 800159e:	4413      	add	r3, r2
 80015a0:	edd3 7a00 	vldr	s15, [r3]
 80015a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	outputs[idx] = outputs[(idx + 2)%ordre]
 80015a8:	7dbb      	ldrb	r3, [r7, #22]
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	4413      	add	r3, r2
				   + pid->b0*inputs[idx];
 80015b0:	ee77 7a27 	vadd.f32	s15, s14, s15
	outputs[idx] = outputs[(idx + 2)%ordre]
 80015b4:	edc3 7a00 	vstr	s15, [r3]
//				   + pid->b1*inputs[(idx + 1)%ordre]
//				   + pid->b2*inputs[(idx + 2)%ordre];

	//printf("Sortie pid = %f\r\n", outputs[idx]);
	pid->index = (idx + 1) % ordre;
 80015b8:	7dbb      	ldrb	r3, [r7, #22]
 80015ba:	3301      	adds	r3, #1
 80015bc:	7dfa      	ldrb	r2, [r7, #23]
 80015be:	fb93 f1f2 	sdiv	r1, r3, r2
 80015c2:	fb01 f202 	mul.w	r2, r1, r2
 80015c6:	1a9b      	subs	r3, r3, r2
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	731a      	strb	r2, [r3, #12]
}
 80015ce:	bf00      	nop
 80015d0:	371c      	adds	r7, #28
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
	...

080015dc <setPwmDutyCycle>:
#include "pwm.h"
#include <stdio.h>

// duty_cycle entre 0 et 100
void setPwmDutyCycle(PWM *pwm, uint8_t duty_cycle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
 80015e4:	460b      	mov	r3, r1
 80015e6:	70fb      	strb	r3, [r7, #3]
	uint16_t duty_cycle16 = duty_cycle * MAX_DUTY_CYCLE_MOTOR / 100;
 80015e8:	78fb      	ldrb	r3, [r7, #3]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	461a      	mov	r2, r3
 80015ee:	0112      	lsls	r2, r2, #4
 80015f0:	4413      	add	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	81fb      	strh	r3, [r7, #14]
    if (duty_cycle16 < MIN_DUTY_CYCLE_MOTOR)
    {
    	duty_cycle16 = MIN_DUTY_CYCLE_MOTOR;
    }
    else if (duty_cycle16 > MAX_DUTY_CYCLE_MOTOR)
 80015f6:	89fb      	ldrh	r3, [r7, #14]
 80015f8:	f641 2290 	movw	r2, #6800	; 0x1a90
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d902      	bls.n	8001606 <setPwmDutyCycle+0x2a>
    {
    	duty_cycle16 = MAX_DUTY_CYCLE_MOTOR;
 8001600:	f641 2390 	movw	r3, #6800	; 0x1a90
 8001604:	81fb      	strh	r3, [r7, #14]
    }

    printf("duty cycle = %d\r\n", duty_cycle16);
 8001606:	89fb      	ldrh	r3, [r7, #14]
 8001608:	4619      	mov	r1, r3
 800160a:	481f      	ldr	r0, [pc, #124]	; (8001688 <setPwmDutyCycle+0xac>)
 800160c:	f005 f862 	bl	80066d4 <iprintf>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, duty_cycle16);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d105      	bne.n	8001624 <setPwmDutyCycle+0x48>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	89fa      	ldrh	r2, [r7, #14]
 8001620:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001622:	e02c      	b.n	800167e <setPwmDutyCycle+0xa2>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, duty_cycle16);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	2b04      	cmp	r3, #4
 800162a:	d105      	bne.n	8001638 <setPwmDutyCycle+0x5c>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	681a      	ldr	r2, [r3, #0]
 8001632:	89fb      	ldrh	r3, [r7, #14]
 8001634:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001636:	e022      	b.n	800167e <setPwmDutyCycle+0xa2>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, duty_cycle16);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	2b08      	cmp	r3, #8
 800163e:	d105      	bne.n	800164c <setPwmDutyCycle+0x70>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	89fb      	ldrh	r3, [r7, #14]
 8001648:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 800164a:	e018      	b.n	800167e <setPwmDutyCycle+0xa2>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, duty_cycle16);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	2b0c      	cmp	r3, #12
 8001652:	d105      	bne.n	8001660 <setPwmDutyCycle+0x84>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	89fb      	ldrh	r3, [r7, #14]
 800165c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800165e:	e00e      	b.n	800167e <setPwmDutyCycle+0xa2>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, duty_cycle16);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	2b10      	cmp	r3, #16
 8001666:	d105      	bne.n	8001674 <setPwmDutyCycle+0x98>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	681a      	ldr	r2, [r3, #0]
 800166e:	89fb      	ldrh	r3, [r7, #14]
 8001670:	6493      	str	r3, [r2, #72]	; 0x48
}
 8001672:	e004      	b.n	800167e <setPwmDutyCycle+0xa2>
    __HAL_TIM_SET_COMPARE(pwm->timer, pwm->channel, duty_cycle16);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	89fb      	ldrh	r3, [r7, #14]
 800167c:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	08008760 	.word	0x08008760

0800168c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001692:	4b0f      	ldr	r3, [pc, #60]	; (80016d0 <HAL_MspInit+0x44>)
 8001694:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001696:	4a0e      	ldr	r2, [pc, #56]	; (80016d0 <HAL_MspInit+0x44>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6613      	str	r3, [r2, #96]	; 0x60
 800169e:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <HAL_MspInit+0x44>)
 80016a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	607b      	str	r3, [r7, #4]
 80016a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_MspInit+0x44>)
 80016ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ae:	4a08      	ldr	r2, [pc, #32]	; (80016d0 <HAL_MspInit+0x44>)
 80016b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b4:	6593      	str	r3, [r2, #88]	; 0x58
 80016b6:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_MspInit+0x44>)
 80016b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016be:	603b      	str	r3, [r7, #0]
 80016c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016c2:	f001 f809 	bl	80026d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016c6:	bf00      	nop
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000

080016d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016d8:	e7fe      	b.n	80016d8 <NMI_Handler+0x4>

080016da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016da:	b480      	push	{r7}
 80016dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016de:	e7fe      	b.n	80016de <HardFault_Handler+0x4>

080016e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e4:	e7fe      	b.n	80016e4 <MemManage_Handler+0x4>

080016e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e6:	b480      	push	{r7}
 80016e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ea:	e7fe      	b.n	80016ea <BusFault_Handler+0x4>

080016ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <UsageFault_Handler+0x4>

080016f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr

0800170e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170e:	b480      	push	{r7}
 8001710:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001712:	bf00      	nop
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr

0800171c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001720:	f000 fc28 	bl	8001f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <TIM3_IRQHandler+0x10>)
 800172e:	f002 faeb 	bl	8003d08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200002c8 	.word	0x200002c8
 800173c:	00000000 	.word	0x00000000

08001740 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	pid_motor_left.b0 += 0.1;
 8001744:	4b0e      	ldr	r3, [pc, #56]	; (8001780 <EXTI15_10_IRQHandler+0x40>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe ff25 	bl	8000598 <__aeabi_f2d>
 800174e:	a30a      	add	r3, pc, #40	; (adr r3, 8001778 <EXTI15_10_IRQHandler+0x38>)
 8001750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001754:	f7fe fdc2 	bl	80002dc <__adddf3>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f7ff fa4a 	bl	8000bf8 <__aeabi_d2f>
 8001764:	4603      	mov	r3, r0
 8001766:	4a06      	ldr	r2, [pc, #24]	; (8001780 <EXTI15_10_IRQHandler+0x40>)
 8001768:	6013      	str	r3, [r2, #0]
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800176a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800176e:	f000 feeb 	bl	8002548 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	9999999a 	.word	0x9999999a
 800177c:	3fb99999 	.word	0x3fb99999
 8001780:	2000021c 	.word	0x2000021c

08001784 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return 1;
 8001788:	2301      	movs	r3, #1
}
 800178a:	4618      	mov	r0, r3
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <_kill>:

int _kill(int pid, int sig)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800179e:	f005 f931 	bl	8006a04 <__errno>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2216      	movs	r2, #22
 80017a6:	601a      	str	r2, [r3, #0]
  return -1;
 80017a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}

080017b4 <_exit>:

void _exit (int status)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017bc:	f04f 31ff 	mov.w	r1, #4294967295
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f7ff ffe7 	bl	8001794 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017c6:	e7fe      	b.n	80017c6 <_exit+0x12>

080017c8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]
 80017d8:	e00a      	b.n	80017f0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017da:	f3af 8000 	nop.w
 80017de:	4601      	mov	r1, r0
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	1c5a      	adds	r2, r3, #1
 80017e4:	60ba      	str	r2, [r7, #8]
 80017e6:	b2ca      	uxtb	r2, r1
 80017e8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3301      	adds	r3, #1
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	dbf0      	blt.n	80017da <_read+0x12>
  }

  return len;
 80017f8:	687b      	ldr	r3, [r7, #4]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3718      	adds	r7, #24
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001802:	b580      	push	{r7, lr}
 8001804:	b086      	sub	sp, #24
 8001806:	af00      	add	r7, sp, #0
 8001808:	60f8      	str	r0, [r7, #12]
 800180a:	60b9      	str	r1, [r7, #8]
 800180c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800180e:	2300      	movs	r3, #0
 8001810:	617b      	str	r3, [r7, #20]
 8001812:	e009      	b.n	8001828 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	60ba      	str	r2, [r7, #8]
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fc3f 	bl	80010a0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	3301      	adds	r3, #1
 8001826:	617b      	str	r3, [r7, #20]
 8001828:	697a      	ldr	r2, [r7, #20]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	429a      	cmp	r2, r3
 800182e:	dbf1      	blt.n	8001814 <_write+0x12>
  }
  return len;
 8001830:	687b      	ldr	r3, [r7, #4]
}
 8001832:	4618      	mov	r0, r3
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <_close>:

int _close(int file)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001842:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001846:	4618      	mov	r0, r3
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr

08001852 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001852:	b480      	push	{r7}
 8001854:	b083      	sub	sp, #12
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
 800185a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001862:	605a      	str	r2, [r3, #4]
  return 0;
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001870:	4770      	bx	lr

08001872 <_isatty>:

int _isatty(int file)
{
 8001872:	b480      	push	{r7}
 8001874:	b083      	sub	sp, #12
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800187a:	2301      	movs	r3, #1
}
 800187c:	4618      	mov	r0, r3
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	60f8      	str	r0, [r7, #12]
 8001890:	60b9      	str	r1, [r7, #8]
 8001892:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001894:	2300      	movs	r3, #0
}
 8001896:	4618      	mov	r0, r3
 8001898:	3714      	adds	r7, #20
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
	...

080018a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018ac:	4a14      	ldr	r2, [pc, #80]	; (8001900 <_sbrk+0x5c>)
 80018ae:	4b15      	ldr	r3, [pc, #84]	; (8001904 <_sbrk+0x60>)
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018b8:	4b13      	ldr	r3, [pc, #76]	; (8001908 <_sbrk+0x64>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d102      	bne.n	80018c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c0:	4b11      	ldr	r3, [pc, #68]	; (8001908 <_sbrk+0x64>)
 80018c2:	4a12      	ldr	r2, [pc, #72]	; (800190c <_sbrk+0x68>)
 80018c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018c6:	4b10      	ldr	r3, [pc, #64]	; (8001908 <_sbrk+0x64>)
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4413      	add	r3, r2
 80018ce:	693a      	ldr	r2, [r7, #16]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d207      	bcs.n	80018e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018d4:	f005 f896 	bl	8006a04 <__errno>
 80018d8:	4603      	mov	r3, r0
 80018da:	220c      	movs	r2, #12
 80018dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018de:	f04f 33ff 	mov.w	r3, #4294967295
 80018e2:	e009      	b.n	80018f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018e4:	4b08      	ldr	r3, [pc, #32]	; (8001908 <_sbrk+0x64>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018ea:	4b07      	ldr	r3, [pc, #28]	; (8001908 <_sbrk+0x64>)
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	4413      	add	r3, r2
 80018f2:	4a05      	ldr	r2, [pc, #20]	; (8001908 <_sbrk+0x64>)
 80018f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018f6:	68fb      	ldr	r3, [r7, #12]
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3718      	adds	r7, #24
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	20008000 	.word	0x20008000
 8001904:	00000400 	.word	0x00000400
 8001908:	2000022c 	.word	0x2000022c
 800190c:	200004f8 	.word	0x200004f8

08001910 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001914:	4b06      	ldr	r3, [pc, #24]	; (8001930 <SystemInit+0x20>)
 8001916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800191a:	4a05      	ldr	r2, [pc, #20]	; (8001930 <SystemInit+0x20>)
 800191c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001920:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001924:	bf00      	nop
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	e000ed00 	.word	0xe000ed00

08001934 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b098      	sub	sp, #96	; 0x60
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800193a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001946:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
 8001954:	611a      	str	r2, [r3, #16]
 8001956:	615a      	str	r2, [r3, #20]
 8001958:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	2234      	movs	r2, #52	; 0x34
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f004 fffd 	bl	8006960 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001966:	4b41      	ldr	r3, [pc, #260]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001968:	4a41      	ldr	r2, [pc, #260]	; (8001a70 <MX_TIM1_Init+0x13c>)
 800196a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800196c:	4b3f      	ldr	r3, [pc, #252]	; (8001a6c <MX_TIM1_Init+0x138>)
 800196e:	2200      	movs	r2, #0
 8001970:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001972:	4b3e      	ldr	r3, [pc, #248]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 6799;
 8001978:	4b3c      	ldr	r3, [pc, #240]	; (8001a6c <MX_TIM1_Init+0x138>)
 800197a:	f641 228f 	movw	r2, #6799	; 0x1a8f
 800197e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001980:	4b3a      	ldr	r3, [pc, #232]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001982:	2200      	movs	r2, #0
 8001984:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001986:	4b39      	ldr	r3, [pc, #228]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001988:	2200      	movs	r2, #0
 800198a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800198c:	4b37      	ldr	r3, [pc, #220]	; (8001a6c <MX_TIM1_Init+0x138>)
 800198e:	2200      	movs	r2, #0
 8001990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001992:	4836      	ldr	r0, [pc, #216]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001994:	f001 fe96 	bl	80036c4 <HAL_TIM_PWM_Init>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800199e:	f7ff fcf0 	bl	8001382 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a2:	2300      	movs	r3, #0
 80019a4:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019aa:	2300      	movs	r3, #0
 80019ac:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019ae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80019b2:	4619      	mov	r1, r3
 80019b4:	482d      	ldr	r0, [pc, #180]	; (8001a6c <MX_TIM1_Init+0x138>)
 80019b6:	f003 f9a5 	bl	8004d04 <HAL_TIMEx_MasterConfigSynchronization>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80019c0:	f7ff fcdf 	bl	8001382 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019c4:	2360      	movs	r3, #96	; 0x60
 80019c6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 80019c8:	2300      	movs	r3, #0
 80019ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019cc:	2300      	movs	r3, #0
 80019ce:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019d0:	2300      	movs	r3, #0
 80019d2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019d4:	2300      	movs	r3, #0
 80019d6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019e4:	2200      	movs	r2, #0
 80019e6:	4619      	mov	r1, r3
 80019e8:	4820      	ldr	r0, [pc, #128]	; (8001a6c <MX_TIM1_Init+0x138>)
 80019ea:	f002 fb0d 	bl	8004008 <HAL_TIM_PWM_ConfigChannel>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80019f4:	f7ff fcc5 	bl	8001382 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019f8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80019fc:	2204      	movs	r2, #4
 80019fe:	4619      	mov	r1, r3
 8001a00:	481a      	ldr	r0, [pc, #104]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001a02:	f002 fb01 	bl	8004008 <HAL_TIM_PWM_ConfigChannel>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001a0c:	f7ff fcb9 	bl	8001382 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a10:	2300      	movs	r3, #0
 8001a12:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a14:	2300      	movs	r3, #0
 8001a16:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a28:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001a36:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001a40:	2300      	movs	r3, #0
 8001a42:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a44:	2300      	movs	r3, #0
 8001a46:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a48:	1d3b      	adds	r3, r7, #4
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	4807      	ldr	r0, [pc, #28]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001a4e:	f003 f9db 	bl	8004e08 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001a58:	f7ff fc93 	bl	8001382 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a5c:	4803      	ldr	r0, [pc, #12]	; (8001a6c <MX_TIM1_Init+0x138>)
 8001a5e:	f000 f933 	bl	8001cc8 <HAL_TIM_MspPostInit>

}
 8001a62:	bf00      	nop
 8001a64:	3760      	adds	r7, #96	; 0x60
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000230 	.word	0x20000230
 8001a70:	40012c00 	.word	0x40012c00

08001a74 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08c      	sub	sp, #48	; 0x30
 8001a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a7a:	f107 030c 	add.w	r3, r7, #12
 8001a7e:	2224      	movs	r2, #36	; 0x24
 8001a80:	2100      	movs	r1, #0
 8001a82:	4618      	mov	r0, r3
 8001a84:	f004 ff6c 	bl	8006960 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a88:	463b      	mov	r3, r7
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
 8001a8e:	605a      	str	r2, [r3, #4]
 8001a90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a92:	4b21      	ldr	r3, [pc, #132]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001a94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a98:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8001a9a:	4b1f      	ldr	r3, [pc, #124]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001a9c:	22a9      	movs	r2, #169	; 0xa9
 8001a9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aa0:	4b1d      	ldr	r3, [pc, #116]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001aa6:	4b1c      	ldr	r3, [pc, #112]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8001aac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aae:	4b1a      	ldr	r3, [pc, #104]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab4:	4b18      	ldr	r3, [pc, #96]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001aba:	2303      	movs	r3, #3
 8001abc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ada:	2300      	movs	r3, #0
 8001adc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001ade:	f107 030c 	add.w	r3, r7, #12
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	480c      	ldr	r0, [pc, #48]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001ae6:	f001 ffdb 	bl	8003aa0 <HAL_TIM_Encoder_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001af0:	f7ff fc47 	bl	8001382 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af4:	2300      	movs	r3, #0
 8001af6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001afc:	463b      	mov	r3, r7
 8001afe:	4619      	mov	r1, r3
 8001b00:	4805      	ldr	r0, [pc, #20]	; (8001b18 <MX_TIM2_Init+0xa4>)
 8001b02:	f003 f8ff 	bl	8004d04 <HAL_TIMEx_MasterConfigSynchronization>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001b0c:	f7ff fc39 	bl	8001382 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b10:	bf00      	nop
 8001b12:	3730      	adds	r7, #48	; 0x30
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	2000027c 	.word	0x2000027c

08001b1c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b088      	sub	sp, #32
 8001b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b22:	f107 0310 	add.w	r3, r7, #16
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
 8001b2a:	605a      	str	r2, [r3, #4]
 8001b2c:	609a      	str	r2, [r3, #8]
 8001b2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	605a      	str	r2, [r3, #4]
 8001b38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b3a:	4b1e      	ldr	r3, [pc, #120]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b3c:	4a1e      	ldr	r2, [pc, #120]	; (8001bb8 <MX_TIM3_Init+0x9c>)
 8001b3e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1699;
 8001b40:	4b1c      	ldr	r3, [pc, #112]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b42:	f240 62a3 	movw	r2, #1699	; 0x6a3
 8001b46:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b48:	4b1a      	ldr	r3, [pc, #104]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001b4e:	4b19      	ldr	r3, [pc, #100]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b54:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b56:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b5c:	4b15      	ldr	r3, [pc, #84]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b62:	4814      	ldr	r0, [pc, #80]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b64:	f001 fcec 	bl	8003540 <HAL_TIM_Base_Init>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001b6e:	f7ff fc08 	bl	8001382 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	480d      	ldr	r0, [pc, #52]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b80:	f002 fb56 	bl	8004230 <HAL_TIM_ConfigClockSource>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001b8a:	f7ff fbfa 	bl	8001382 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b92:	2300      	movs	r3, #0
 8001b94:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b96:	1d3b      	adds	r3, r7, #4
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4806      	ldr	r0, [pc, #24]	; (8001bb4 <MX_TIM3_Init+0x98>)
 8001b9c:	f003 f8b2 	bl	8004d04 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d001      	beq.n	8001baa <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001ba6:	f7ff fbec 	bl	8001382 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001baa:	bf00      	nop
 8001bac:	3720      	adds	r7, #32
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	200002c8 	.word	0x200002c8
 8001bb8:	40000400 	.word	0x40000400

08001bbc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_TIM_PWM_MspInit+0x38>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d10b      	bne.n	8001be6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bce:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bd2:	4a09      	ldr	r2, [pc, #36]	; (8001bf8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bd4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bd8:	6613      	str	r3, [r2, #96]	; 0x60
 8001bda:	4b07      	ldr	r3, [pc, #28]	; (8001bf8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001be6:	bf00      	nop
 8001be8:	3714      	adds	r7, #20
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	40012c00 	.word	0x40012c00
 8001bf8:	40021000 	.word	0x40021000

08001bfc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	; 0x28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c1c:	d128      	bne.n	8001c70 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c1e:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c22:	4a15      	ldr	r2, [pc, #84]	; (8001c78 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	6593      	str	r3, [r2, #88]	; 0x58
 8001c2a:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c2e:	f003 0301 	and.w	r3, r3, #1
 8001c32:	613b      	str	r3, [r7, #16]
 8001c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c36:	4b10      	ldr	r3, [pc, #64]	; (8001c78 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3a:	4a0f      	ldr	r2, [pc, #60]	; (8001c78 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c42:	4b0d      	ldr	r3, [pc, #52]	; (8001c78 <HAL_TIM_Encoder_MspInit+0x7c>)
 8001c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	4619      	mov	r1, r3
 8001c68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c6c:	f000 fad2 	bl	8002214 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001c70:	bf00      	nop
 8001c72:	3728      	adds	r7, #40	; 0x28
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40021000 	.word	0x40021000

08001c7c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a0d      	ldr	r2, [pc, #52]	; (8001cc0 <HAL_TIM_Base_MspInit+0x44>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d113      	bne.n	8001cb6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c8e:	4b0d      	ldr	r3, [pc, #52]	; (8001cc4 <HAL_TIM_Base_MspInit+0x48>)
 8001c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c92:	4a0c      	ldr	r2, [pc, #48]	; (8001cc4 <HAL_TIM_Base_MspInit+0x48>)
 8001c94:	f043 0302 	orr.w	r3, r3, #2
 8001c98:	6593      	str	r3, [r2, #88]	; 0x58
 8001c9a:	4b0a      	ldr	r3, [pc, #40]	; (8001cc4 <HAL_TIM_Base_MspInit+0x48>)
 8001c9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	2100      	movs	r1, #0
 8001caa:	201d      	movs	r0, #29
 8001cac:	f000 fa7d 	bl	80021aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cb0:	201d      	movs	r0, #29
 8001cb2:	f000 fa94 	bl	80021de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001cb6:	bf00      	nop
 8001cb8:	3710      	adds	r7, #16
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40000400 	.word	0x40000400
 8001cc4:	40021000 	.word	0x40021000

08001cc8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd0:	f107 030c 	add.w	r3, r7, #12
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]
 8001cde:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a12      	ldr	r2, [pc, #72]	; (8001d30 <HAL_TIM_MspPostInit+0x68>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d11d      	bne.n	8001d26 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cea:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <HAL_TIM_MspPostInit+0x6c>)
 8001cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cee:	4a11      	ldr	r2, [pc, #68]	; (8001d34 <HAL_TIM_MspPostInit+0x6c>)
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <HAL_TIM_MspPostInit+0x6c>)
 8001cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d02:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d06:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d08:	2302      	movs	r3, #2
 8001d0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d10:	2300      	movs	r3, #0
 8001d12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d14:	2306      	movs	r3, #6
 8001d16:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d22:	f000 fa77 	bl	8002214 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d26:	bf00      	nop
 8001d28:	3720      	adds	r7, #32
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40012c00 	.word	0x40012c00
 8001d34:	40021000 	.word	0x40021000

08001d38 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001d3c:	4b21      	ldr	r3, [pc, #132]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d3e:	4a22      	ldr	r2, [pc, #136]	; (8001dc8 <MX_LPUART1_UART_Init+0x90>)
 8001d40:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001d42:	4b20      	ldr	r3, [pc, #128]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d48:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001d50:	4b1c      	ldr	r3, [pc, #112]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001d56:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001d5c:	4b19      	ldr	r3, [pc, #100]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d5e:	220c      	movs	r2, #12
 8001d60:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d62:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001d7a:	4812      	ldr	r0, [pc, #72]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d7c:	f003 f92a 	bl	8004fd4 <HAL_UART_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001d86:	f7ff fafc 	bl	8001382 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	480d      	ldr	r0, [pc, #52]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001d8e:	f003 fec1 	bl	8005b14 <HAL_UARTEx_SetTxFifoThreshold>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001d98:	f7ff faf3 	bl	8001382 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d9c:	2100      	movs	r1, #0
 8001d9e:	4809      	ldr	r0, [pc, #36]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001da0:	f003 fef6 	bl	8005b90 <HAL_UARTEx_SetRxFifoThreshold>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d001      	beq.n	8001dae <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001daa:	f7ff faea 	bl	8001382 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001dae:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <MX_LPUART1_UART_Init+0x8c>)
 8001db0:	f003 fe77 	bl	8005aa2 <HAL_UARTEx_DisableFifoMode>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001dba:	f7ff fae2 	bl	8001382 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000314 	.word	0x20000314
 8001dc8:	40008000 	.word	0x40008000

08001dcc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b09a      	sub	sp, #104	; 0x68
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001de4:	f107 0310 	add.w	r3, r7, #16
 8001de8:	2244      	movs	r2, #68	; 0x44
 8001dea:	2100      	movs	r1, #0
 8001dec:	4618      	mov	r0, r3
 8001dee:	f004 fdb7 	bl	8006960 <memset>
  if(uartHandle->Instance==LPUART1)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a1f      	ldr	r2, [pc, #124]	; (8001e74 <HAL_UART_MspInit+0xa8>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d136      	bne.n	8001e6a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001dfc:	2320      	movs	r3, #32
 8001dfe:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001e00:	2300      	movs	r3, #0
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e04:	f107 0310 	add.w	r3, r7, #16
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f001 f9a9 	bl	8003160 <HAL_RCCEx_PeriphCLKConfig>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e14:	f7ff fab5 	bl	8001382 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001e18:	4b17      	ldr	r3, [pc, #92]	; (8001e78 <HAL_UART_MspInit+0xac>)
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e1c:	4a16      	ldr	r2, [pc, #88]	; (8001e78 <HAL_UART_MspInit+0xac>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001e24:	4b14      	ldr	r3, [pc, #80]	; (8001e78 <HAL_UART_MspInit+0xac>)
 8001e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e28:	f003 0301 	and.w	r3, r3, #1
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e30:	4b11      	ldr	r3, [pc, #68]	; (8001e78 <HAL_UART_MspInit+0xac>)
 8001e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e34:	4a10      	ldr	r2, [pc, #64]	; (8001e78 <HAL_UART_MspInit+0xac>)
 8001e36:	f043 0301 	orr.w	r3, r3, #1
 8001e3a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e3c:	4b0e      	ldr	r3, [pc, #56]	; (8001e78 <HAL_UART_MspInit+0xac>)
 8001e3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	60bb      	str	r3, [r7, #8]
 8001e46:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001e48:	230c      	movs	r3, #12
 8001e4a:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e54:	2300      	movs	r3, #0
 8001e56:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001e58:	230c      	movs	r3, #12
 8001e5a:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001e60:	4619      	mov	r1, r3
 8001e62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e66:	f000 f9d5 	bl	8002214 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001e6a:	bf00      	nop
 8001e6c:	3768      	adds	r7, #104	; 0x68
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40008000 	.word	0x40008000
 8001e78:	40021000 	.word	0x40021000

08001e7c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e7c:	480d      	ldr	r0, [pc, #52]	; (8001eb4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e7e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e80:	480d      	ldr	r0, [pc, #52]	; (8001eb8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e82:	490e      	ldr	r1, [pc, #56]	; (8001ebc <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e84:	4a0e      	ldr	r2, [pc, #56]	; (8001ec0 <LoopForever+0xe>)
  movs r3, #0
 8001e86:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e88:	e002      	b.n	8001e90 <LoopCopyDataInit>

08001e8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e8e:	3304      	adds	r3, #4

08001e90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e94:	d3f9      	bcc.n	8001e8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e96:	4a0b      	ldr	r2, [pc, #44]	; (8001ec4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e98:	4c0b      	ldr	r4, [pc, #44]	; (8001ec8 <LoopForever+0x16>)
  movs r3, #0
 8001e9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e9c:	e001      	b.n	8001ea2 <LoopFillZerobss>

08001e9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea0:	3204      	adds	r2, #4

08001ea2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ea2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea4:	d3fb      	bcc.n	8001e9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ea6:	f7ff fd33 	bl	8001910 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eaa:	f004 fdb1 	bl	8006a10 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001eae:	f7ff f9b9 	bl	8001224 <main>

08001eb2 <LoopForever>:

LoopForever:
    b LoopForever
 8001eb2:	e7fe      	b.n	8001eb2 <LoopForever>
  ldr   r0, =_estack
 8001eb4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ebc:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ec0:	08008b38 	.word	0x08008b38
  ldr r2, =_sbss
 8001ec4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ec8:	200004f4 	.word	0x200004f4

08001ecc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ecc:	e7fe      	b.n	8001ecc <ADC1_2_IRQHandler>

08001ece <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ece:	b580      	push	{r7, lr}
 8001ed0:	b082      	sub	sp, #8
 8001ed2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed8:	2003      	movs	r0, #3
 8001eda:	f000 f95b 	bl	8002194 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f000 f80e 	bl	8001f00 <HAL_InitTick>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d002      	beq.n	8001ef0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	71fb      	strb	r3, [r7, #7]
 8001eee:	e001      	b.n	8001ef4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ef0:	f7ff fbcc 	bl	800168c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ef4:	79fb      	ldrb	r3, [r7, #7]

}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3708      	adds	r7, #8
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b084      	sub	sp, #16
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001f0c:	4b16      	ldr	r3, [pc, #88]	; (8001f68 <HAL_InitTick+0x68>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d022      	beq.n	8001f5a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001f14:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <HAL_InitTick+0x6c>)
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	4b13      	ldr	r3, [pc, #76]	; (8001f68 <HAL_InitTick+0x68>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001f20:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 f966 	bl	80021fa <HAL_SYSTICK_Config>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d10f      	bne.n	8001f54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b0f      	cmp	r3, #15
 8001f38:	d809      	bhi.n	8001f4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	6879      	ldr	r1, [r7, #4]
 8001f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8001f42:	f000 f932 	bl	80021aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f46:	4a0a      	ldr	r2, [pc, #40]	; (8001f70 <HAL_InitTick+0x70>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6013      	str	r3, [r2, #0]
 8001f4c:	e007      	b.n	8001f5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	73fb      	strb	r3, [r7, #15]
 8001f52:	e004      	b.n	8001f5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	73fb      	strb	r3, [r7, #15]
 8001f58:	e001      	b.n	8001f5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	20000004 	.word	0x20000004

08001f74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_IncTick+0x1c>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <HAL_IncTick+0x20>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4413      	add	r3, r2
 8001f82:	4a03      	ldr	r2, [pc, #12]	; (8001f90 <HAL_IncTick+0x1c>)
 8001f84:	6013      	str	r3, [r2, #0]
}
 8001f86:	bf00      	nop
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr
 8001f90:	200003a4 	.word	0x200003a4
 8001f94:	20000008 	.word	0x20000008

08001f98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <HAL_GetTick+0x14>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	200003a4 	.word	0x200003a4

08001fb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fb8:	f7ff ffee 	bl	8001f98 <HAL_GetTick>
 8001fbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fc8:	d004      	beq.n	8001fd4 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fca:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <HAL_Delay+0x40>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fd4:	bf00      	nop
 8001fd6:	f7ff ffdf 	bl	8001f98 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d8f7      	bhi.n	8001fd6 <HAL_Delay+0x26>
  {
  }
}
 8001fe6:	bf00      	nop
 8001fe8:	bf00      	nop
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	20000008 	.word	0x20000008

08001ff4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f003 0307 	and.w	r3, r3, #7
 8002002:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002004:	4b0c      	ldr	r3, [pc, #48]	; (8002038 <__NVIC_SetPriorityGrouping+0x44>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800200a:	68ba      	ldr	r2, [r7, #8]
 800200c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002010:	4013      	ands	r3, r2
 8002012:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800201c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002020:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002024:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002026:	4a04      	ldr	r2, [pc, #16]	; (8002038 <__NVIC_SetPriorityGrouping+0x44>)
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	60d3      	str	r3, [r2, #12]
}
 800202c:	bf00      	nop
 800202e:	3714      	adds	r7, #20
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	e000ed00 	.word	0xe000ed00

0800203c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002040:	4b04      	ldr	r3, [pc, #16]	; (8002054 <__NVIC_GetPriorityGrouping+0x18>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	0a1b      	lsrs	r3, r3, #8
 8002046:	f003 0307 	and.w	r3, r3, #7
}
 800204a:	4618      	mov	r0, r3
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr
 8002054:	e000ed00 	.word	0xe000ed00

08002058 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002066:	2b00      	cmp	r3, #0
 8002068:	db0b      	blt.n	8002082 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800206a:	79fb      	ldrb	r3, [r7, #7]
 800206c:	f003 021f 	and.w	r2, r3, #31
 8002070:	4907      	ldr	r1, [pc, #28]	; (8002090 <__NVIC_EnableIRQ+0x38>)
 8002072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002076:	095b      	lsrs	r3, r3, #5
 8002078:	2001      	movs	r0, #1
 800207a:	fa00 f202 	lsl.w	r2, r0, r2
 800207e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002082:	bf00      	nop
 8002084:	370c      	adds	r7, #12
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	e000e100 	.word	0xe000e100

08002094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	6039      	str	r1, [r7, #0]
 800209e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	db0a      	blt.n	80020be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	b2da      	uxtb	r2, r3
 80020ac:	490c      	ldr	r1, [pc, #48]	; (80020e0 <__NVIC_SetPriority+0x4c>)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	0112      	lsls	r2, r2, #4
 80020b4:	b2d2      	uxtb	r2, r2
 80020b6:	440b      	add	r3, r1
 80020b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020bc:	e00a      	b.n	80020d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	b2da      	uxtb	r2, r3
 80020c2:	4908      	ldr	r1, [pc, #32]	; (80020e4 <__NVIC_SetPriority+0x50>)
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	f003 030f 	and.w	r3, r3, #15
 80020ca:	3b04      	subs	r3, #4
 80020cc:	0112      	lsls	r2, r2, #4
 80020ce:	b2d2      	uxtb	r2, r2
 80020d0:	440b      	add	r3, r1
 80020d2:	761a      	strb	r2, [r3, #24]
}
 80020d4:	bf00      	nop
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	e000e100 	.word	0xe000e100
 80020e4:	e000ed00 	.word	0xe000ed00

080020e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b089      	sub	sp, #36	; 0x24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	60f8      	str	r0, [r7, #12]
 80020f0:	60b9      	str	r1, [r7, #8]
 80020f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	f1c3 0307 	rsb	r3, r3, #7
 8002102:	2b04      	cmp	r3, #4
 8002104:	bf28      	it	cs
 8002106:	2304      	movcs	r3, #4
 8002108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	3304      	adds	r3, #4
 800210e:	2b06      	cmp	r3, #6
 8002110:	d902      	bls.n	8002118 <NVIC_EncodePriority+0x30>
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	3b03      	subs	r3, #3
 8002116:	e000      	b.n	800211a <NVIC_EncodePriority+0x32>
 8002118:	2300      	movs	r3, #0
 800211a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800211c:	f04f 32ff 	mov.w	r2, #4294967295
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	fa02 f303 	lsl.w	r3, r2, r3
 8002126:	43da      	mvns	r2, r3
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	401a      	ands	r2, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002130:	f04f 31ff 	mov.w	r1, #4294967295
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	43d9      	mvns	r1, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002140:	4313      	orrs	r3, r2
         );
}
 8002142:	4618      	mov	r0, r3
 8002144:	3724      	adds	r7, #36	; 0x24
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
	...

08002150 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3b01      	subs	r3, #1
 800215c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002160:	d301      	bcc.n	8002166 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002162:	2301      	movs	r3, #1
 8002164:	e00f      	b.n	8002186 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002166:	4a0a      	ldr	r2, [pc, #40]	; (8002190 <SysTick_Config+0x40>)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3b01      	subs	r3, #1
 800216c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800216e:	210f      	movs	r1, #15
 8002170:	f04f 30ff 	mov.w	r0, #4294967295
 8002174:	f7ff ff8e 	bl	8002094 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002178:	4b05      	ldr	r3, [pc, #20]	; (8002190 <SysTick_Config+0x40>)
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800217e:	4b04      	ldr	r3, [pc, #16]	; (8002190 <SysTick_Config+0x40>)
 8002180:	2207      	movs	r2, #7
 8002182:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	e000e010 	.word	0xe000e010

08002194 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff ff29 	bl	8001ff4 <__NVIC_SetPriorityGrouping>
}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b086      	sub	sp, #24
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	4603      	mov	r3, r0
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	607a      	str	r2, [r7, #4]
 80021b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021b8:	f7ff ff40 	bl	800203c <__NVIC_GetPriorityGrouping>
 80021bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021be:	687a      	ldr	r2, [r7, #4]
 80021c0:	68b9      	ldr	r1, [r7, #8]
 80021c2:	6978      	ldr	r0, [r7, #20]
 80021c4:	f7ff ff90 	bl	80020e8 <NVIC_EncodePriority>
 80021c8:	4602      	mov	r2, r0
 80021ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021ce:	4611      	mov	r1, r2
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff ff5f 	bl	8002094 <__NVIC_SetPriority>
}
 80021d6:	bf00      	nop
 80021d8:	3718      	adds	r7, #24
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021de:	b580      	push	{r7, lr}
 80021e0:	b082      	sub	sp, #8
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	4603      	mov	r3, r0
 80021e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ff33 	bl	8002058 <__NVIC_EnableIRQ>
}
 80021f2:	bf00      	nop
 80021f4:	3708      	adds	r7, #8
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}

080021fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021fa:	b580      	push	{r7, lr}
 80021fc:	b082      	sub	sp, #8
 80021fe:	af00      	add	r7, sp, #0
 8002200:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff ffa4 	bl	8002150 <SysTick_Config>
 8002208:	4603      	mov	r3, r0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002214:	b480      	push	{r7}
 8002216:	b087      	sub	sp, #28
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
 800221c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002222:	e15a      	b.n	80024da <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681a      	ldr	r2, [r3, #0]
 8002228:	2101      	movs	r1, #1
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	fa01 f303 	lsl.w	r3, r1, r3
 8002230:	4013      	ands	r3, r2
 8002232:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2b00      	cmp	r3, #0
 8002238:	f000 814c 	beq.w	80024d4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 0303 	and.w	r3, r3, #3
 8002244:	2b01      	cmp	r3, #1
 8002246:	d005      	beq.n	8002254 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002250:	2b02      	cmp	r3, #2
 8002252:	d130      	bne.n	80022b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	2203      	movs	r2, #3
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	68da      	ldr	r2, [r3, #12]
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	693a      	ldr	r2, [r7, #16]
 800227a:	4313      	orrs	r3, r2
 800227c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	693a      	ldr	r2, [r7, #16]
 8002282:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800228a:	2201      	movs	r2, #1
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	43db      	mvns	r3, r3
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	4013      	ands	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	091b      	lsrs	r3, r3, #4
 80022a0:	f003 0201 	and.w	r2, r3, #1
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	693a      	ldr	r2, [r7, #16]
 80022ac:	4313      	orrs	r3, r2
 80022ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f003 0303 	and.w	r3, r3, #3
 80022be:	2b03      	cmp	r3, #3
 80022c0:	d017      	beq.n	80022f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	2203      	movs	r2, #3
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	689a      	ldr	r2, [r3, #8]
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	005b      	lsls	r3, r3, #1
 80022e2:	fa02 f303 	lsl.w	r3, r2, r3
 80022e6:	693a      	ldr	r2, [r7, #16]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f003 0303 	and.w	r3, r3, #3
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d123      	bne.n	8002346 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	08da      	lsrs	r2, r3, #3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	3208      	adds	r2, #8
 8002306:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800230a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	f003 0307 	and.w	r3, r3, #7
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	220f      	movs	r2, #15
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43db      	mvns	r3, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4013      	ands	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	691a      	ldr	r2, [r3, #16]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	f003 0307 	and.w	r3, r3, #7
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	08da      	lsrs	r2, r3, #3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3208      	adds	r2, #8
 8002340:	6939      	ldr	r1, [r7, #16]
 8002342:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	005b      	lsls	r3, r3, #1
 8002350:	2203      	movs	r2, #3
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	4013      	ands	r3, r2
 800235c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f003 0203 	and.w	r2, r3, #3
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4313      	orrs	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 80a6 	beq.w	80024d4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002388:	4b5b      	ldr	r3, [pc, #364]	; (80024f8 <HAL_GPIO_Init+0x2e4>)
 800238a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800238c:	4a5a      	ldr	r2, [pc, #360]	; (80024f8 <HAL_GPIO_Init+0x2e4>)
 800238e:	f043 0301 	orr.w	r3, r3, #1
 8002392:	6613      	str	r3, [r2, #96]	; 0x60
 8002394:	4b58      	ldr	r3, [pc, #352]	; (80024f8 <HAL_GPIO_Init+0x2e4>)
 8002396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023a0:	4a56      	ldr	r2, [pc, #344]	; (80024fc <HAL_GPIO_Init+0x2e8>)
 80023a2:	697b      	ldr	r3, [r7, #20]
 80023a4:	089b      	lsrs	r3, r3, #2
 80023a6:	3302      	adds	r3, #2
 80023a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	220f      	movs	r2, #15
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80023ca:	d01f      	beq.n	800240c <HAL_GPIO_Init+0x1f8>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a4c      	ldr	r2, [pc, #304]	; (8002500 <HAL_GPIO_Init+0x2ec>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d019      	beq.n	8002408 <HAL_GPIO_Init+0x1f4>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a4b      	ldr	r2, [pc, #300]	; (8002504 <HAL_GPIO_Init+0x2f0>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d013      	beq.n	8002404 <HAL_GPIO_Init+0x1f0>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a4a      	ldr	r2, [pc, #296]	; (8002508 <HAL_GPIO_Init+0x2f4>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d00d      	beq.n	8002400 <HAL_GPIO_Init+0x1ec>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a49      	ldr	r2, [pc, #292]	; (800250c <HAL_GPIO_Init+0x2f8>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d007      	beq.n	80023fc <HAL_GPIO_Init+0x1e8>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	4a48      	ldr	r2, [pc, #288]	; (8002510 <HAL_GPIO_Init+0x2fc>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d101      	bne.n	80023f8 <HAL_GPIO_Init+0x1e4>
 80023f4:	2305      	movs	r3, #5
 80023f6:	e00a      	b.n	800240e <HAL_GPIO_Init+0x1fa>
 80023f8:	2306      	movs	r3, #6
 80023fa:	e008      	b.n	800240e <HAL_GPIO_Init+0x1fa>
 80023fc:	2304      	movs	r3, #4
 80023fe:	e006      	b.n	800240e <HAL_GPIO_Init+0x1fa>
 8002400:	2303      	movs	r3, #3
 8002402:	e004      	b.n	800240e <HAL_GPIO_Init+0x1fa>
 8002404:	2302      	movs	r3, #2
 8002406:	e002      	b.n	800240e <HAL_GPIO_Init+0x1fa>
 8002408:	2301      	movs	r3, #1
 800240a:	e000      	b.n	800240e <HAL_GPIO_Init+0x1fa>
 800240c:	2300      	movs	r3, #0
 800240e:	697a      	ldr	r2, [r7, #20]
 8002410:	f002 0203 	and.w	r2, r2, #3
 8002414:	0092      	lsls	r2, r2, #2
 8002416:	4093      	lsls	r3, r2
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4313      	orrs	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800241e:	4937      	ldr	r1, [pc, #220]	; (80024fc <HAL_GPIO_Init+0x2e8>)
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	089b      	lsrs	r3, r3, #2
 8002424:	3302      	adds	r3, #2
 8002426:	693a      	ldr	r2, [r7, #16]
 8002428:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800242c:	4b39      	ldr	r3, [pc, #228]	; (8002514 <HAL_GPIO_Init+0x300>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	43db      	mvns	r3, r3
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	4013      	ands	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d003      	beq.n	8002450 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	4313      	orrs	r3, r2
 800244e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002450:	4a30      	ldr	r2, [pc, #192]	; (8002514 <HAL_GPIO_Init+0x300>)
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002456:	4b2f      	ldr	r3, [pc, #188]	; (8002514 <HAL_GPIO_Init+0x300>)
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	43db      	mvns	r3, r3
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	4013      	ands	r3, r2
 8002464:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4313      	orrs	r3, r2
 8002478:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800247a:	4a26      	ldr	r2, [pc, #152]	; (8002514 <HAL_GPIO_Init+0x300>)
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002480:	4b24      	ldr	r3, [pc, #144]	; (8002514 <HAL_GPIO_Init+0x300>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	43db      	mvns	r3, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d003      	beq.n	80024a4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80024a4:	4a1b      	ldr	r2, [pc, #108]	; (8002514 <HAL_GPIO_Init+0x300>)
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80024aa:	4b1a      	ldr	r3, [pc, #104]	; (8002514 <HAL_GPIO_Init+0x300>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80024ce:	4a11      	ldr	r2, [pc, #68]	; (8002514 <HAL_GPIO_Init+0x300>)
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	3301      	adds	r3, #1
 80024d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	fa22 f303 	lsr.w	r3, r2, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f47f ae9d 	bne.w	8002224 <HAL_GPIO_Init+0x10>
  }
}
 80024ea:	bf00      	nop
 80024ec:	bf00      	nop
 80024ee:	371c      	adds	r7, #28
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	40021000 	.word	0x40021000
 80024fc:	40010000 	.word	0x40010000
 8002500:	48000400 	.word	0x48000400
 8002504:	48000800 	.word	0x48000800
 8002508:	48000c00 	.word	0x48000c00
 800250c:	48001000 	.word	0x48001000
 8002510:	48001400 	.word	0x48001400
 8002514:	40010400 	.word	0x40010400

08002518 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	460b      	mov	r3, r1
 8002522:	807b      	strh	r3, [r7, #2]
 8002524:	4613      	mov	r3, r2
 8002526:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002528:	787b      	ldrb	r3, [r7, #1]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d003      	beq.n	8002536 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800252e:	887a      	ldrh	r2, [r7, #2]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002534:	e002      	b.n	800253c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002536:	887a      	ldrh	r2, [r7, #2]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b082      	sub	sp, #8
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002552:	4b08      	ldr	r3, [pc, #32]	; (8002574 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002554:	695a      	ldr	r2, [r3, #20]
 8002556:	88fb      	ldrh	r3, [r7, #6]
 8002558:	4013      	ands	r3, r2
 800255a:	2b00      	cmp	r3, #0
 800255c:	d006      	beq.n	800256c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800255e:	4a05      	ldr	r2, [pc, #20]	; (8002574 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002560:	88fb      	ldrh	r3, [r7, #6]
 8002562:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002564:	88fb      	ldrh	r3, [r7, #6]
 8002566:	4618      	mov	r0, r3
 8002568:	f000 f806 	bl	8002578 <HAL_GPIO_EXTI_Callback>
  }
}
 800256c:	bf00      	nop
 800256e:	3708      	adds	r7, #8
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	40010400 	.word	0x40010400

08002578 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	4603      	mov	r3, r0
 8002580:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr
	...

08002590 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d141      	bne.n	8002622 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800259e:	4b4b      	ldr	r3, [pc, #300]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80025a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025aa:	d131      	bne.n	8002610 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025ac:	4b47      	ldr	r3, [pc, #284]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80025b2:	4a46      	ldr	r2, [pc, #280]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80025bc:	4b43      	ldr	r3, [pc, #268]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80025c4:	4a41      	ldr	r2, [pc, #260]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80025cc:	4b40      	ldr	r3, [pc, #256]	; (80026d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2232      	movs	r2, #50	; 0x32
 80025d2:	fb02 f303 	mul.w	r3, r2, r3
 80025d6:	4a3f      	ldr	r2, [pc, #252]	; (80026d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80025d8:	fba2 2303 	umull	r2, r3, r2, r3
 80025dc:	0c9b      	lsrs	r3, r3, #18
 80025de:	3301      	adds	r3, #1
 80025e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025e2:	e002      	b.n	80025ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3b01      	subs	r3, #1
 80025e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025ea:	4b38      	ldr	r3, [pc, #224]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ec:	695b      	ldr	r3, [r3, #20]
 80025ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025f6:	d102      	bne.n	80025fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d1f2      	bne.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025fe:	4b33      	ldr	r3, [pc, #204]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800260a:	d158      	bne.n	80026be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800260c:	2303      	movs	r3, #3
 800260e:	e057      	b.n	80026c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002610:	4b2e      	ldr	r3, [pc, #184]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002612:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002616:	4a2d      	ldr	r2, [pc, #180]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002618:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800261c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002620:	e04d      	b.n	80026be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002628:	d141      	bne.n	80026ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800262a:	4b28      	ldr	r3, [pc, #160]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002632:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002636:	d131      	bne.n	800269c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002638:	4b24      	ldr	r3, [pc, #144]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800263a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800263e:	4a23      	ldr	r2, [pc, #140]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002640:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002644:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002648:	4b20      	ldr	r3, [pc, #128]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002650:	4a1e      	ldr	r2, [pc, #120]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002652:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002656:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002658:	4b1d      	ldr	r3, [pc, #116]	; (80026d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2232      	movs	r2, #50	; 0x32
 800265e:	fb02 f303 	mul.w	r3, r2, r3
 8002662:	4a1c      	ldr	r2, [pc, #112]	; (80026d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002664:	fba2 2303 	umull	r2, r3, r2, r3
 8002668:	0c9b      	lsrs	r3, r3, #18
 800266a:	3301      	adds	r3, #1
 800266c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800266e:	e002      	b.n	8002676 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	3b01      	subs	r3, #1
 8002674:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002676:	4b15      	ldr	r3, [pc, #84]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800267e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002682:	d102      	bne.n	800268a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f2      	bne.n	8002670 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800268a:	4b10      	ldr	r3, [pc, #64]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002692:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002696:	d112      	bne.n	80026be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e011      	b.n	80026c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800269c:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800269e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026a2:	4a0a      	ldr	r2, [pc, #40]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80026ac:	e007      	b.n	80026be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80026ae:	4b07      	ldr	r3, [pc, #28]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80026b6:	4a05      	ldr	r2, [pc, #20]	; (80026cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80026b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80026be:	2300      	movs	r3, #0
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr
 80026cc:	40007000 	.word	0x40007000
 80026d0:	20000000 	.word	0x20000000
 80026d4:	431bde83 	.word	0x431bde83

080026d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	4a04      	ldr	r2, [pc, #16]	; (80026f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80026e2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026e6:	6093      	str	r3, [r2, #8]
}
 80026e8:	bf00      	nop
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	40007000 	.word	0x40007000

080026f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b088      	sub	sp, #32
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d101      	bne.n	800270a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e306      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d075      	beq.n	8002802 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002716:	4b97      	ldr	r3, [pc, #604]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	f003 030c 	and.w	r3, r3, #12
 800271e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002720:	4b94      	ldr	r3, [pc, #592]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	f003 0303 	and.w	r3, r3, #3
 8002728:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	2b0c      	cmp	r3, #12
 800272e:	d102      	bne.n	8002736 <HAL_RCC_OscConfig+0x3e>
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	2b03      	cmp	r3, #3
 8002734:	d002      	beq.n	800273c <HAL_RCC_OscConfig+0x44>
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	2b08      	cmp	r3, #8
 800273a:	d10b      	bne.n	8002754 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800273c:	4b8d      	ldr	r3, [pc, #564]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d05b      	beq.n	8002800 <HAL_RCC_OscConfig+0x108>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d157      	bne.n	8002800 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e2e1      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800275c:	d106      	bne.n	800276c <HAL_RCC_OscConfig+0x74>
 800275e:	4b85      	ldr	r3, [pc, #532]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a84      	ldr	r2, [pc, #528]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002764:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002768:	6013      	str	r3, [r2, #0]
 800276a:	e01d      	b.n	80027a8 <HAL_RCC_OscConfig+0xb0>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002774:	d10c      	bne.n	8002790 <HAL_RCC_OscConfig+0x98>
 8002776:	4b7f      	ldr	r3, [pc, #508]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a7e      	ldr	r2, [pc, #504]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800277c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002780:	6013      	str	r3, [r2, #0]
 8002782:	4b7c      	ldr	r3, [pc, #496]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a7b      	ldr	r2, [pc, #492]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800278c:	6013      	str	r3, [r2, #0]
 800278e:	e00b      	b.n	80027a8 <HAL_RCC_OscConfig+0xb0>
 8002790:	4b78      	ldr	r3, [pc, #480]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a77      	ldr	r2, [pc, #476]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002796:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800279a:	6013      	str	r3, [r2, #0]
 800279c:	4b75      	ldr	r3, [pc, #468]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a74      	ldr	r2, [pc, #464]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80027a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d013      	beq.n	80027d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b0:	f7ff fbf2 	bl	8001f98 <HAL_GetTick>
 80027b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027b6:	e008      	b.n	80027ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027b8:	f7ff fbee 	bl	8001f98 <HAL_GetTick>
 80027bc:	4602      	mov	r2, r0
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	1ad3      	subs	r3, r2, r3
 80027c2:	2b64      	cmp	r3, #100	; 0x64
 80027c4:	d901      	bls.n	80027ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027c6:	2303      	movs	r3, #3
 80027c8:	e2a6      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027ca:	4b6a      	ldr	r3, [pc, #424]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d0f0      	beq.n	80027b8 <HAL_RCC_OscConfig+0xc0>
 80027d6:	e014      	b.n	8002802 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d8:	f7ff fbde 	bl	8001f98 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027e0:	f7ff fbda 	bl	8001f98 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b64      	cmp	r3, #100	; 0x64
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e292      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027f2:	4b60      	ldr	r3, [pc, #384]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0xe8>
 80027fe:	e000      	b.n	8002802 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002800:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0302 	and.w	r3, r3, #2
 800280a:	2b00      	cmp	r3, #0
 800280c:	d075      	beq.n	80028fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800280e:	4b59      	ldr	r3, [pc, #356]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	f003 030c 	and.w	r3, r3, #12
 8002816:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002818:	4b56      	ldr	r3, [pc, #344]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	f003 0303 	and.w	r3, r3, #3
 8002820:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	2b0c      	cmp	r3, #12
 8002826:	d102      	bne.n	800282e <HAL_RCC_OscConfig+0x136>
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d002      	beq.n	8002834 <HAL_RCC_OscConfig+0x13c>
 800282e:	69bb      	ldr	r3, [r7, #24]
 8002830:	2b04      	cmp	r3, #4
 8002832:	d11f      	bne.n	8002874 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002834:	4b4f      	ldr	r3, [pc, #316]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_RCC_OscConfig+0x154>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	68db      	ldr	r3, [r3, #12]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d101      	bne.n	800284c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e265      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800284c:	4b49      	ldr	r3, [pc, #292]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	061b      	lsls	r3, r3, #24
 800285a:	4946      	ldr	r1, [pc, #280]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800285c:	4313      	orrs	r3, r2
 800285e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002860:	4b45      	ldr	r3, [pc, #276]	; (8002978 <HAL_RCC_OscConfig+0x280>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff fb4b 	bl	8001f00 <HAL_InitTick>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d043      	beq.n	80028f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e251      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d023      	beq.n	80028c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800287c:	4b3d      	ldr	r3, [pc, #244]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a3c      	ldr	r2, [pc, #240]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002882:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7ff fb86 	bl	8001f98 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002890:	f7ff fb82 	bl	8001f98 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e23a      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028a2:	4b34      	ldr	r3, [pc, #208]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d0f0      	beq.n	8002890 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ae:	4b31      	ldr	r3, [pc, #196]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	061b      	lsls	r3, r3, #24
 80028bc:	492d      	ldr	r1, [pc, #180]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80028be:	4313      	orrs	r3, r2
 80028c0:	604b      	str	r3, [r1, #4]
 80028c2:	e01a      	b.n	80028fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028c4:	4b2b      	ldr	r3, [pc, #172]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a2a      	ldr	r2, [pc, #168]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80028ca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d0:	f7ff fb62 	bl	8001f98 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028d8:	f7ff fb5e 	bl	8001f98 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e216      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028ea:	4b22      	ldr	r3, [pc, #136]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1f0      	bne.n	80028d8 <HAL_RCC_OscConfig+0x1e0>
 80028f6:	e000      	b.n	80028fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0308 	and.w	r3, r3, #8
 8002902:	2b00      	cmp	r3, #0
 8002904:	d041      	beq.n	800298a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d01c      	beq.n	8002948 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800290e:	4b19      	ldr	r3, [pc, #100]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002910:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002914:	4a17      	ldr	r2, [pc, #92]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002916:	f043 0301 	orr.w	r3, r3, #1
 800291a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800291e:	f7ff fb3b 	bl	8001f98 <HAL_GetTick>
 8002922:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002924:	e008      	b.n	8002938 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002926:	f7ff fb37 	bl	8001f98 <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d901      	bls.n	8002938 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002934:	2303      	movs	r3, #3
 8002936:	e1ef      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002938:	4b0e      	ldr	r3, [pc, #56]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800293a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0ef      	beq.n	8002926 <HAL_RCC_OscConfig+0x22e>
 8002946:	e020      	b.n	800298a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002948:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 800294a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800294e:	4a09      	ldr	r2, [pc, #36]	; (8002974 <HAL_RCC_OscConfig+0x27c>)
 8002950:	f023 0301 	bic.w	r3, r3, #1
 8002954:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002958:	f7ff fb1e 	bl	8001f98 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800295e:	e00d      	b.n	800297c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002960:	f7ff fb1a 	bl	8001f98 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d906      	bls.n	800297c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e1d2      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
 8002972:	bf00      	nop
 8002974:	40021000 	.word	0x40021000
 8002978:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800297c:	4b8c      	ldr	r3, [pc, #560]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 800297e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002982:	f003 0302 	and.w	r3, r3, #2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1ea      	bne.n	8002960 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0304 	and.w	r3, r3, #4
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 80a6 	beq.w	8002ae4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002998:	2300      	movs	r3, #0
 800299a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800299c:	4b84      	ldr	r3, [pc, #528]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 800299e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_RCC_OscConfig+0x2b4>
 80029a8:	2301      	movs	r3, #1
 80029aa:	e000      	b.n	80029ae <HAL_RCC_OscConfig+0x2b6>
 80029ac:	2300      	movs	r3, #0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d00d      	beq.n	80029ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029b2:	4b7f      	ldr	r3, [pc, #508]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 80029b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b6:	4a7e      	ldr	r2, [pc, #504]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 80029b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029bc:	6593      	str	r3, [r2, #88]	; 0x58
 80029be:	4b7c      	ldr	r3, [pc, #496]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 80029c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80029ca:	2301      	movs	r3, #1
 80029cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ce:	4b79      	ldr	r3, [pc, #484]	; (8002bb4 <HAL_RCC_OscConfig+0x4bc>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d118      	bne.n	8002a0c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029da:	4b76      	ldr	r3, [pc, #472]	; (8002bb4 <HAL_RCC_OscConfig+0x4bc>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a75      	ldr	r2, [pc, #468]	; (8002bb4 <HAL_RCC_OscConfig+0x4bc>)
 80029e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029e6:	f7ff fad7 	bl	8001f98 <HAL_GetTick>
 80029ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029ee:	f7ff fad3 	bl	8001f98 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e18b      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a00:	4b6c      	ldr	r3, [pc, #432]	; (8002bb4 <HAL_RCC_OscConfig+0x4bc>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0f0      	beq.n	80029ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d108      	bne.n	8002a26 <HAL_RCC_OscConfig+0x32e>
 8002a14:	4b66      	ldr	r3, [pc, #408]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1a:	4a65      	ldr	r2, [pc, #404]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a24:	e024      	b.n	8002a70 <HAL_RCC_OscConfig+0x378>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
 8002a2a:	2b05      	cmp	r3, #5
 8002a2c:	d110      	bne.n	8002a50 <HAL_RCC_OscConfig+0x358>
 8002a2e:	4b60      	ldr	r3, [pc, #384]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a34:	4a5e      	ldr	r2, [pc, #376]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a36:	f043 0304 	orr.w	r3, r3, #4
 8002a3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a3e:	4b5c      	ldr	r3, [pc, #368]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a44:	4a5a      	ldr	r2, [pc, #360]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a46:	f043 0301 	orr.w	r3, r3, #1
 8002a4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a4e:	e00f      	b.n	8002a70 <HAL_RCC_OscConfig+0x378>
 8002a50:	4b57      	ldr	r3, [pc, #348]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a56:	4a56      	ldr	r2, [pc, #344]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a58:	f023 0301 	bic.w	r3, r3, #1
 8002a5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a60:	4b53      	ldr	r3, [pc, #332]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a66:	4a52      	ldr	r2, [pc, #328]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a68:	f023 0304 	bic.w	r3, r3, #4
 8002a6c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d016      	beq.n	8002aa6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a78:	f7ff fa8e 	bl	8001f98 <HAL_GetTick>
 8002a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a7e:	e00a      	b.n	8002a96 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a80:	f7ff fa8a 	bl	8001f98 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d901      	bls.n	8002a96 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e140      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a96:	4b46      	ldr	r3, [pc, #280]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d0ed      	beq.n	8002a80 <HAL_RCC_OscConfig+0x388>
 8002aa4:	e015      	b.n	8002ad2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aa6:	f7ff fa77 	bl	8001f98 <HAL_GetTick>
 8002aaa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002aac:	e00a      	b.n	8002ac4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aae:	f7ff fa73 	bl	8001f98 <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e129      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ac4:	4b3a      	ldr	r3, [pc, #232]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002ac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1ed      	bne.n	8002aae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ad2:	7ffb      	ldrb	r3, [r7, #31]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d105      	bne.n	8002ae4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ad8:	4b35      	ldr	r3, [pc, #212]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002adc:	4a34      	ldr	r2, [pc, #208]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002ade:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0320 	and.w	r3, r3, #32
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d03c      	beq.n	8002b6a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	699b      	ldr	r3, [r3, #24]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d01c      	beq.n	8002b32 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002af8:	4b2d      	ldr	r3, [pc, #180]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002afa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002afe:	4a2c      	ldr	r2, [pc, #176]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b08:	f7ff fa46 	bl	8001f98 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b10:	f7ff fa42 	bl	8001f98 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e0fa      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b22:	4b23      	ldr	r3, [pc, #140]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0ef      	beq.n	8002b10 <HAL_RCC_OscConfig+0x418>
 8002b30:	e01b      	b.n	8002b6a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b32:	4b1f      	ldr	r3, [pc, #124]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b38:	4a1d      	ldr	r2, [pc, #116]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b3a:	f023 0301 	bic.w	r3, r3, #1
 8002b3e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b42:	f7ff fa29 	bl	8001f98 <HAL_GetTick>
 8002b46:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b48:	e008      	b.n	8002b5c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b4a:	f7ff fa25 	bl	8001f98 <HAL_GetTick>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d901      	bls.n	8002b5c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002b58:	2303      	movs	r3, #3
 8002b5a:	e0dd      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b5c:	4b14      	ldr	r3, [pc, #80]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b62:	f003 0302 	and.w	r3, r3, #2
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1ef      	bne.n	8002b4a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80d1 	beq.w	8002d16 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b74:	4b0e      	ldr	r3, [pc, #56]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f003 030c 	and.w	r3, r3, #12
 8002b7c:	2b0c      	cmp	r3, #12
 8002b7e:	f000 808b 	beq.w	8002c98 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d15e      	bne.n	8002c48 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b8a:	4b09      	ldr	r3, [pc, #36]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a08      	ldr	r2, [pc, #32]	; (8002bb0 <HAL_RCC_OscConfig+0x4b8>)
 8002b90:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002b94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b96:	f7ff f9ff 	bl	8001f98 <HAL_GetTick>
 8002b9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b9c:	e00c      	b.n	8002bb8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b9e:	f7ff f9fb 	bl	8001f98 <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	1ad3      	subs	r3, r2, r3
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d905      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002bac:	2303      	movs	r3, #3
 8002bae:	e0b3      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bb8:	4b59      	ldr	r3, [pc, #356]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1ec      	bne.n	8002b9e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bc4:	4b56      	ldr	r3, [pc, #344]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	4b56      	ldr	r3, [pc, #344]	; (8002d24 <HAL_RCC_OscConfig+0x62c>)
 8002bca:	4013      	ands	r3, r2
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6a11      	ldr	r1, [r2, #32]
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bd4:	3a01      	subs	r2, #1
 8002bd6:	0112      	lsls	r2, r2, #4
 8002bd8:	4311      	orrs	r1, r2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002bde:	0212      	lsls	r2, r2, #8
 8002be0:	4311      	orrs	r1, r2
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002be6:	0852      	lsrs	r2, r2, #1
 8002be8:	3a01      	subs	r2, #1
 8002bea:	0552      	lsls	r2, r2, #21
 8002bec:	4311      	orrs	r1, r2
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002bf2:	0852      	lsrs	r2, r2, #1
 8002bf4:	3a01      	subs	r2, #1
 8002bf6:	0652      	lsls	r2, r2, #25
 8002bf8:	4311      	orrs	r1, r2
 8002bfa:	687a      	ldr	r2, [r7, #4]
 8002bfc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002bfe:	06d2      	lsls	r2, r2, #27
 8002c00:	430a      	orrs	r2, r1
 8002c02:	4947      	ldr	r1, [pc, #284]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c04:	4313      	orrs	r3, r2
 8002c06:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c08:	4b45      	ldr	r3, [pc, #276]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a44      	ldr	r2, [pc, #272]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c12:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c14:	4b42      	ldr	r3, [pc, #264]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	4a41      	ldr	r2, [pc, #260]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c1a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c20:	f7ff f9ba 	bl	8001f98 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c28:	f7ff f9b6 	bl	8001f98 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e06e      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c3a:	4b39      	ldr	r3, [pc, #228]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0f0      	beq.n	8002c28 <HAL_RCC_OscConfig+0x530>
 8002c46:	e066      	b.n	8002d16 <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c48:	4b35      	ldr	r3, [pc, #212]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4a34      	ldr	r2, [pc, #208]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c52:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002c54:	4b32      	ldr	r3, [pc, #200]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	4a31      	ldr	r2, [pc, #196]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c5a:	f023 0303 	bic.w	r3, r3, #3
 8002c5e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c60:	4b2f      	ldr	r3, [pc, #188]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	4a2e      	ldr	r2, [pc, #184]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c66:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002c6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c6e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c70:	f7ff f992 	bl	8001f98 <HAL_GetTick>
 8002c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c76:	e008      	b.n	8002c8a <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c78:	f7ff f98e 	bl	8001f98 <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b02      	cmp	r3, #2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e046      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c8a:	4b25      	ldr	r3, [pc, #148]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d1f0      	bne.n	8002c78 <HAL_RCC_OscConfig+0x580>
 8002c96:	e03e      	b.n	8002d16 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d101      	bne.n	8002ca4 <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e039      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ca4:	4b1e      	ldr	r3, [pc, #120]	; (8002d20 <HAL_RCC_OscConfig+0x628>)
 8002ca6:	68db      	ldr	r3, [r3, #12]
 8002ca8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	f003 0203 	and.w	r2, r3, #3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d12c      	bne.n	8002d12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc2:	3b01      	subs	r3, #1
 8002cc4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d123      	bne.n	8002d12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d11b      	bne.n	8002d12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d113      	bne.n	8002d12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf4:	085b      	lsrs	r3, r3, #1
 8002cf6:	3b01      	subs	r3, #1
 8002cf8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d109      	bne.n	8002d12 <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d08:	085b      	lsrs	r3, r3, #1
 8002d0a:	3b01      	subs	r3, #1
 8002d0c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d001      	beq.n	8002d16 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e000      	b.n	8002d18 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8002d16:	2300      	movs	r3, #0
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3720      	adds	r7, #32
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	40021000 	.word	0x40021000
 8002d24:	019f800c 	.word	0x019f800c

08002d28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e11e      	b.n	8002f7e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d40:	4b91      	ldr	r3, [pc, #580]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 030f 	and.w	r3, r3, #15
 8002d48:	683a      	ldr	r2, [r7, #0]
 8002d4a:	429a      	cmp	r2, r3
 8002d4c:	d910      	bls.n	8002d70 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d4e:	4b8e      	ldr	r3, [pc, #568]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f023 020f 	bic.w	r2, r3, #15
 8002d56:	498c      	ldr	r1, [pc, #560]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d5e:	4b8a      	ldr	r3, [pc, #552]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 030f 	and.w	r3, r3, #15
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d001      	beq.n	8002d70 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e106      	b.n	8002f7e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f003 0301 	and.w	r3, r3, #1
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d073      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	2b03      	cmp	r3, #3
 8002d82:	d129      	bne.n	8002dd8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d84:	4b81      	ldr	r3, [pc, #516]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e0f4      	b.n	8002f7e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d94:	f000 f99e 	bl	80030d4 <RCC_GetSysClockFreqFromPLLSource>
 8002d98:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	4a7c      	ldr	r2, [pc, #496]	; (8002f90 <HAL_RCC_ClockConfig+0x268>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d93f      	bls.n	8002e22 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002da2:	4b7a      	ldr	r3, [pc, #488]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d009      	beq.n	8002dc2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d033      	beq.n	8002e22 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d12f      	bne.n	8002e22 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002dc2:	4b72      	ldr	r3, [pc, #456]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dca:	4a70      	ldr	r2, [pc, #448]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002dcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dd0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002dd2:	2380      	movs	r3, #128	; 0x80
 8002dd4:	617b      	str	r3, [r7, #20]
 8002dd6:	e024      	b.n	8002e22 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d107      	bne.n	8002df0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002de0:	4b6a      	ldr	r3, [pc, #424]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d109      	bne.n	8002e00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e0c6      	b.n	8002f7e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002df0:	4b66      	ldr	r3, [pc, #408]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d101      	bne.n	8002e00 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	e0be      	b.n	8002f7e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002e00:	f000 f8ce 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 8002e04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	4a61      	ldr	r2, [pc, #388]	; (8002f90 <HAL_RCC_ClockConfig+0x268>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d909      	bls.n	8002e22 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002e0e:	4b5f      	ldr	r3, [pc, #380]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002e16:	4a5d      	ldr	r2, [pc, #372]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e1c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002e1e:	2380      	movs	r3, #128	; 0x80
 8002e20:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e22:	4b5a      	ldr	r3, [pc, #360]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f023 0203 	bic.w	r2, r3, #3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4957      	ldr	r1, [pc, #348]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e30:	4313      	orrs	r3, r2
 8002e32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e34:	f7ff f8b0 	bl	8001f98 <HAL_GetTick>
 8002e38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e3a:	e00a      	b.n	8002e52 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e3c:	f7ff f8ac 	bl	8001f98 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d901      	bls.n	8002e52 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	e095      	b.n	8002f7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e52:	4b4e      	ldr	r3, [pc, #312]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 020c 	and.w	r2, r3, #12
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d1eb      	bne.n	8002e3c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d023      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0304 	and.w	r3, r3, #4
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d005      	beq.n	8002e88 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e7c:	4b43      	ldr	r3, [pc, #268]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	4a42      	ldr	r2, [pc, #264]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002e86:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d007      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e94:	4b3d      	ldr	r3, [pc, #244]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002e9c:	4a3b      	ldr	r2, [pc, #236]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002e9e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002ea2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea4:	4b39      	ldr	r3, [pc, #228]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	4936      	ldr	r1, [pc, #216]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	608b      	str	r3, [r1, #8]
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2b80      	cmp	r3, #128	; 0x80
 8002ebc:	d105      	bne.n	8002eca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002ebe:	4b33      	ldr	r3, [pc, #204]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	4a32      	ldr	r2, [pc, #200]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002ec4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ec8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002eca:	4b2f      	ldr	r3, [pc, #188]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 030f 	and.w	r3, r3, #15
 8002ed2:	683a      	ldr	r2, [r7, #0]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d21d      	bcs.n	8002f14 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed8:	4b2b      	ldr	r3, [pc, #172]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f023 020f 	bic.w	r2, r3, #15
 8002ee0:	4929      	ldr	r1, [pc, #164]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002ee8:	f7ff f856 	bl	8001f98 <HAL_GetTick>
 8002eec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eee:	e00a      	b.n	8002f06 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ef0:	f7ff f852 	bl	8001f98 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e03b      	b.n	8002f7e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f06:	4b20      	ldr	r3, [pc, #128]	; (8002f88 <HAL_RCC_ClockConfig+0x260>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	429a      	cmp	r2, r3
 8002f12:	d1ed      	bne.n	8002ef0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f20:	4b1a      	ldr	r3, [pc, #104]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	4917      	ldr	r1, [pc, #92]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f003 0308 	and.w	r3, r3, #8
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d009      	beq.n	8002f52 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f3e:	4b13      	ldr	r3, [pc, #76]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	691b      	ldr	r3, [r3, #16]
 8002f4a:	00db      	lsls	r3, r3, #3
 8002f4c:	490f      	ldr	r1, [pc, #60]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f52:	f000 f825 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 8002f56:	4602      	mov	r2, r0
 8002f58:	4b0c      	ldr	r3, [pc, #48]	; (8002f8c <HAL_RCC_ClockConfig+0x264>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	091b      	lsrs	r3, r3, #4
 8002f5e:	f003 030f 	and.w	r3, r3, #15
 8002f62:	490c      	ldr	r1, [pc, #48]	; (8002f94 <HAL_RCC_ClockConfig+0x26c>)
 8002f64:	5ccb      	ldrb	r3, [r1, r3]
 8002f66:	f003 031f 	and.w	r3, r3, #31
 8002f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002f6e:	4a0a      	ldr	r2, [pc, #40]	; (8002f98 <HAL_RCC_ClockConfig+0x270>)
 8002f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f72:	4b0a      	ldr	r3, [pc, #40]	; (8002f9c <HAL_RCC_ClockConfig+0x274>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7fe ffc2 	bl	8001f00 <HAL_InitTick>
 8002f7c:	4603      	mov	r3, r0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40022000 	.word	0x40022000
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	04c4b400 	.word	0x04c4b400
 8002f94:	08008774 	.word	0x08008774
 8002f98:	20000000 	.word	0x20000000
 8002f9c:	20000004 	.word	0x20000004

08002fa0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b087      	sub	sp, #28
 8002fa4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002fa6:	4b2c      	ldr	r3, [pc, #176]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	f003 030c 	and.w	r3, r3, #12
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d102      	bne.n	8002fb8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fb2:	4b2a      	ldr	r3, [pc, #168]	; (800305c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fb4:	613b      	str	r3, [r7, #16]
 8002fb6:	e047      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002fb8:	4b27      	ldr	r3, [pc, #156]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	f003 030c 	and.w	r3, r3, #12
 8002fc0:	2b08      	cmp	r3, #8
 8002fc2:	d102      	bne.n	8002fca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fc4:	4b26      	ldr	r3, [pc, #152]	; (8003060 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fc6:	613b      	str	r3, [r7, #16]
 8002fc8:	e03e      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002fca:	4b23      	ldr	r3, [pc, #140]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f003 030c 	and.w	r3, r3, #12
 8002fd2:	2b0c      	cmp	r3, #12
 8002fd4:	d136      	bne.n	8003044 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fd6:	4b20      	ldr	r3, [pc, #128]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002fe0:	4b1d      	ldr	r3, [pc, #116]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	091b      	lsrs	r3, r3, #4
 8002fe6:	f003 030f 	and.w	r3, r3, #15
 8002fea:	3301      	adds	r3, #1
 8002fec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d10c      	bne.n	800300e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ff4:	4a1a      	ldr	r2, [pc, #104]	; (8003060 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffc:	4a16      	ldr	r2, [pc, #88]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ffe:	68d2      	ldr	r2, [r2, #12]
 8003000:	0a12      	lsrs	r2, r2, #8
 8003002:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003006:	fb02 f303 	mul.w	r3, r2, r3
 800300a:	617b      	str	r3, [r7, #20]
      break;
 800300c:	e00c      	b.n	8003028 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800300e:	4a13      	ldr	r2, [pc, #76]	; (800305c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	fbb2 f3f3 	udiv	r3, r2, r3
 8003016:	4a10      	ldr	r2, [pc, #64]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003018:	68d2      	ldr	r2, [r2, #12]
 800301a:	0a12      	lsrs	r2, r2, #8
 800301c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003020:	fb02 f303 	mul.w	r3, r2, r3
 8003024:	617b      	str	r3, [r7, #20]
      break;
 8003026:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_RCC_GetSysClockFreq+0xb8>)
 800302a:	68db      	ldr	r3, [r3, #12]
 800302c:	0e5b      	lsrs	r3, r3, #25
 800302e:	f003 0303 	and.w	r3, r3, #3
 8003032:	3301      	adds	r3, #1
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003040:	613b      	str	r3, [r7, #16]
 8003042:	e001      	b.n	8003048 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003048:	693b      	ldr	r3, [r7, #16]
}
 800304a:	4618      	mov	r0, r3
 800304c:	371c      	adds	r7, #28
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	40021000 	.word	0x40021000
 800305c:	00f42400 	.word	0x00f42400
 8003060:	016e3600 	.word	0x016e3600

08003064 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003068:	4b03      	ldr	r3, [pc, #12]	; (8003078 <HAL_RCC_GetHCLKFreq+0x14>)
 800306a:	681b      	ldr	r3, [r3, #0]
}
 800306c:	4618      	mov	r0, r3
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	20000000 	.word	0x20000000

0800307c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003080:	f7ff fff0 	bl	8003064 <HAL_RCC_GetHCLKFreq>
 8003084:	4602      	mov	r2, r0
 8003086:	4b06      	ldr	r3, [pc, #24]	; (80030a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	0a1b      	lsrs	r3, r3, #8
 800308c:	f003 0307 	and.w	r3, r3, #7
 8003090:	4904      	ldr	r1, [pc, #16]	; (80030a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003092:	5ccb      	ldrb	r3, [r1, r3]
 8003094:	f003 031f 	and.w	r3, r3, #31
 8003098:	fa22 f303 	lsr.w	r3, r2, r3
}
 800309c:	4618      	mov	r0, r3
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	40021000 	.word	0x40021000
 80030a4:	08008784 	.word	0x08008784

080030a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030ac:	f7ff ffda 	bl	8003064 <HAL_RCC_GetHCLKFreq>
 80030b0:	4602      	mov	r2, r0
 80030b2:	4b06      	ldr	r3, [pc, #24]	; (80030cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	0adb      	lsrs	r3, r3, #11
 80030b8:	f003 0307 	and.w	r3, r3, #7
 80030bc:	4904      	ldr	r1, [pc, #16]	; (80030d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80030be:	5ccb      	ldrb	r3, [r1, r3]
 80030c0:	f003 031f 	and.w	r3, r3, #31
 80030c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	40021000 	.word	0x40021000
 80030d0:	08008784 	.word	0x08008784

080030d4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b087      	sub	sp, #28
 80030d8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80030da:	4b1e      	ldr	r3, [pc, #120]	; (8003154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80030e4:	4b1b      	ldr	r3, [pc, #108]	; (8003154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	091b      	lsrs	r3, r3, #4
 80030ea:	f003 030f 	and.w	r3, r3, #15
 80030ee:	3301      	adds	r3, #1
 80030f0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	2b03      	cmp	r3, #3
 80030f6:	d10c      	bne.n	8003112 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030f8:	4a17      	ldr	r2, [pc, #92]	; (8003158 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003100:	4a14      	ldr	r2, [pc, #80]	; (8003154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003102:	68d2      	ldr	r2, [r2, #12]
 8003104:	0a12      	lsrs	r2, r2, #8
 8003106:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800310a:	fb02 f303 	mul.w	r3, r2, r3
 800310e:	617b      	str	r3, [r7, #20]
    break;
 8003110:	e00c      	b.n	800312c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003112:	4a12      	ldr	r2, [pc, #72]	; (800315c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	fbb2 f3f3 	udiv	r3, r2, r3
 800311a:	4a0e      	ldr	r2, [pc, #56]	; (8003154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800311c:	68d2      	ldr	r2, [r2, #12]
 800311e:	0a12      	lsrs	r2, r2, #8
 8003120:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003124:	fb02 f303 	mul.w	r3, r2, r3
 8003128:	617b      	str	r3, [r7, #20]
    break;
 800312a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	0e5b      	lsrs	r3, r3, #25
 8003132:	f003 0303 	and.w	r3, r3, #3
 8003136:	3301      	adds	r3, #1
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800313c:	697a      	ldr	r2, [r7, #20]
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	fbb2 f3f3 	udiv	r3, r2, r3
 8003144:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003146:	687b      	ldr	r3, [r7, #4]
}
 8003148:	4618      	mov	r0, r3
 800314a:	371c      	adds	r7, #28
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	40021000 	.word	0x40021000
 8003158:	016e3600 	.word	0x016e3600
 800315c:	00f42400 	.word	0x00f42400

08003160 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b086      	sub	sp, #24
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003168:	2300      	movs	r3, #0
 800316a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800316c:	2300      	movs	r3, #0
 800316e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003178:	2b00      	cmp	r3, #0
 800317a:	f000 8098 	beq.w	80032ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800317e:	2300      	movs	r3, #0
 8003180:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003182:	4b43      	ldr	r3, [pc, #268]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003186:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10d      	bne.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800318e:	4b40      	ldr	r3, [pc, #256]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003192:	4a3f      	ldr	r2, [pc, #252]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003194:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003198:	6593      	str	r3, [r2, #88]	; 0x58
 800319a:	4b3d      	ldr	r3, [pc, #244]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800319c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800319e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031a2:	60bb      	str	r3, [r7, #8]
 80031a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a6:	2301      	movs	r3, #1
 80031a8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031aa:	4b3a      	ldr	r3, [pc, #232]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a39      	ldr	r2, [pc, #228]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80031b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031b6:	f7fe feef 	bl	8001f98 <HAL_GetTick>
 80031ba:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031bc:	e009      	b.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031be:	f7fe feeb 	bl	8001f98 <HAL_GetTick>
 80031c2:	4602      	mov	r2, r0
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	2b02      	cmp	r3, #2
 80031ca:	d902      	bls.n	80031d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80031cc:	2303      	movs	r3, #3
 80031ce:	74fb      	strb	r3, [r7, #19]
        break;
 80031d0:	e005      	b.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031d2:	4b30      	ldr	r3, [pc, #192]	; (8003294 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d0ef      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80031de:	7cfb      	ldrb	r3, [r7, #19]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d159      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80031e4:	4b2a      	ldr	r3, [pc, #168]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031ee:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d01e      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d019      	beq.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003200:	4b23      	ldr	r3, [pc, #140]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800320a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800320c:	4b20      	ldr	r3, [pc, #128]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800320e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003212:	4a1f      	ldr	r2, [pc, #124]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003214:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003218:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800321c:	4b1c      	ldr	r3, [pc, #112]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003222:	4a1b      	ldr	r2, [pc, #108]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003224:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003228:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800322c:	4a18      	ldr	r2, [pc, #96]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d016      	beq.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323e:	f7fe feab 	bl	8001f98 <HAL_GetTick>
 8003242:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003244:	e00b      	b.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003246:	f7fe fea7 	bl	8001f98 <HAL_GetTick>
 800324a:	4602      	mov	r2, r0
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	1ad3      	subs	r3, r2, r3
 8003250:	f241 3288 	movw	r2, #5000	; 0x1388
 8003254:	4293      	cmp	r3, r2
 8003256:	d902      	bls.n	800325e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	74fb      	strb	r3, [r7, #19]
            break;
 800325c:	e006      	b.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800325e:	4b0c      	ldr	r3, [pc, #48]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003260:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d0ec      	beq.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800326c:	7cfb      	ldrb	r3, [r7, #19]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10b      	bne.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003272:	4b07      	ldr	r3, [pc, #28]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003274:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003278:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003280:	4903      	ldr	r1, [pc, #12]	; (8003290 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003282:	4313      	orrs	r3, r2
 8003284:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003288:	e008      	b.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800328a:	7cfb      	ldrb	r3, [r7, #19]
 800328c:	74bb      	strb	r3, [r7, #18]
 800328e:	e005      	b.n	800329c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003290:	40021000 	.word	0x40021000
 8003294:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003298:	7cfb      	ldrb	r3, [r7, #19]
 800329a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800329c:	7c7b      	ldrb	r3, [r7, #17]
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d105      	bne.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032a2:	4ba6      	ldr	r3, [pc, #664]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032a6:	4aa5      	ldr	r2, [pc, #660]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032ac:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00a      	beq.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80032ba:	4ba0      	ldr	r3, [pc, #640]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c0:	f023 0203 	bic.w	r2, r3, #3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	499c      	ldr	r1, [pc, #624]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ca:	4313      	orrs	r3, r2
 80032cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0302 	and.w	r3, r3, #2
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00a      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80032dc:	4b97      	ldr	r3, [pc, #604]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032e2:	f023 020c 	bic.w	r2, r3, #12
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	4994      	ldr	r1, [pc, #592]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0304 	and.w	r3, r3, #4
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d00a      	beq.n	8003314 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032fe:	4b8f      	ldr	r3, [pc, #572]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003304:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	498b      	ldr	r1, [pc, #556]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800330e:	4313      	orrs	r3, r2
 8003310:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00a      	beq.n	8003336 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003320:	4b86      	ldr	r3, [pc, #536]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003326:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	4983      	ldr	r1, [pc, #524]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003330:	4313      	orrs	r3, r2
 8003332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0320 	and.w	r3, r3, #32
 800333e:	2b00      	cmp	r3, #0
 8003340:	d00a      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003342:	4b7e      	ldr	r3, [pc, #504]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003348:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	695b      	ldr	r3, [r3, #20]
 8003350:	497a      	ldr	r1, [pc, #488]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003352:	4313      	orrs	r3, r2
 8003354:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003360:	2b00      	cmp	r3, #0
 8003362:	d00a      	beq.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003364:	4b75      	ldr	r3, [pc, #468]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	4972      	ldr	r1, [pc, #456]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003374:	4313      	orrs	r3, r2
 8003376:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00a      	beq.n	800339c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003386:	4b6d      	ldr	r3, [pc, #436]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003388:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800338c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	4969      	ldr	r1, [pc, #420]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003396:	4313      	orrs	r3, r2
 8003398:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d00a      	beq.n	80033be <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80033a8:	4b64      	ldr	r3, [pc, #400]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ae:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6a1b      	ldr	r3, [r3, #32]
 80033b6:	4961      	ldr	r1, [pc, #388]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d00a      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033ca:	4b5c      	ldr	r3, [pc, #368]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	4958      	ldr	r1, [pc, #352]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d015      	beq.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033ec:	4b53      	ldr	r3, [pc, #332]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033fa:	4950      	ldr	r1, [pc, #320]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003406:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800340a:	d105      	bne.n	8003418 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800340c:	4b4b      	ldr	r3, [pc, #300]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	4a4a      	ldr	r2, [pc, #296]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003412:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003416:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003420:	2b00      	cmp	r3, #0
 8003422:	d015      	beq.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003424:	4b45      	ldr	r3, [pc, #276]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800342a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003432:	4942      	ldr	r1, [pc, #264]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003434:	4313      	orrs	r3, r2
 8003436:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003442:	d105      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003444:	4b3d      	ldr	r3, [pc, #244]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	4a3c      	ldr	r2, [pc, #240]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800344a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800344e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d015      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800345c:	4b37      	ldr	r3, [pc, #220]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800345e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003462:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800346a:	4934      	ldr	r1, [pc, #208]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003476:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800347a:	d105      	bne.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800347c:	4b2f      	ldr	r3, [pc, #188]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	4a2e      	ldr	r2, [pc, #184]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003482:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003486:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d015      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003494:	4b29      	ldr	r3, [pc, #164]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003496:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800349a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034a2:	4926      	ldr	r1, [pc, #152]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ae:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034b2:	d105      	bne.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034b4:	4b21      	ldr	r3, [pc, #132]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4a20      	ldr	r2, [pc, #128]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034be:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d015      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034cc:	4b1b      	ldr	r3, [pc, #108]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034da:	4918      	ldr	r1, [pc, #96]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034ea:	d105      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034ec:	4b13      	ldr	r3, [pc, #76]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	4a12      	ldr	r2, [pc, #72]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034f6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d015      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003504:	4b0d      	ldr	r3, [pc, #52]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800350a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003512:	490a      	ldr	r1, [pc, #40]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003514:	4313      	orrs	r3, r2
 8003516:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800351e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003522:	d105      	bne.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003524:	4b05      	ldr	r3, [pc, #20]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	4a04      	ldr	r2, [pc, #16]	; (800353c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800352a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800352e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003530:	7cbb      	ldrb	r3, [r7, #18]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3718      	adds	r7, #24
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	40021000 	.word	0x40021000

08003540 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2b00      	cmp	r3, #0
 800354c:	d101      	bne.n	8003552 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	e049      	b.n	80035e6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d106      	bne.n	800356c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f7fe fb88 	bl	8001c7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2202      	movs	r2, #2
 8003570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3304      	adds	r3, #4
 800357c:	4619      	mov	r1, r3
 800357e:	4610      	mov	r0, r2
 8003580:	f000 ff78 	bl	8004474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2201      	movs	r2, #1
 80035d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2201      	movs	r2, #1
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
	...

080035f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	2b01      	cmp	r3, #1
 8003602:	d001      	beq.n	8003608 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e04a      	b.n	800369e <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2202      	movs	r2, #2
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	68da      	ldr	r2, [r3, #12]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a21      	ldr	r2, [pc, #132]	; (80036ac <HAL_TIM_Base_Start_IT+0xbc>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d018      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x6c>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003632:	d013      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x6c>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a1d      	ldr	r2, [pc, #116]	; (80036b0 <HAL_TIM_Base_Start_IT+0xc0>)
 800363a:	4293      	cmp	r3, r2
 800363c:	d00e      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x6c>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a1c      	ldr	r2, [pc, #112]	; (80036b4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d009      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x6c>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a1a      	ldr	r2, [pc, #104]	; (80036b8 <HAL_TIM_Base_Start_IT+0xc8>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d004      	beq.n	800365c <HAL_TIM_Base_Start_IT+0x6c>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a19      	ldr	r2, [pc, #100]	; (80036bc <HAL_TIM_Base_Start_IT+0xcc>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d115      	bne.n	8003688 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689a      	ldr	r2, [r3, #8]
 8003662:	4b17      	ldr	r3, [pc, #92]	; (80036c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003664:	4013      	ands	r3, r2
 8003666:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2b06      	cmp	r3, #6
 800366c:	d015      	beq.n	800369a <HAL_TIM_Base_Start_IT+0xaa>
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003674:	d011      	beq.n	800369a <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f042 0201 	orr.w	r2, r2, #1
 8003684:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003686:	e008      	b.n	800369a <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681a      	ldr	r2, [r3, #0]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	601a      	str	r2, [r3, #0]
 8003698:	e000      	b.n	800369c <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800369a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800369c:	2300      	movs	r3, #0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3714      	adds	r7, #20
 80036a2:	46bd      	mov	sp, r7
 80036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a8:	4770      	bx	lr
 80036aa:	bf00      	nop
 80036ac:	40012c00 	.word	0x40012c00
 80036b0:	40000400 	.word	0x40000400
 80036b4:	40000800 	.word	0x40000800
 80036b8:	40013400 	.word	0x40013400
 80036bc:	40014000 	.word	0x40014000
 80036c0:	00010007 	.word	0x00010007

080036c4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e049      	b.n	800376a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d106      	bne.n	80036f0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7fe fa66 	bl	8001bbc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2202      	movs	r2, #2
 80036f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681a      	ldr	r2, [r3, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	3304      	adds	r3, #4
 8003700:	4619      	mov	r1, r3
 8003702:	4610      	mov	r0, r2
 8003704:	f000 feb6 	bl	8004474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2201      	movs	r2, #1
 800371c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2201      	movs	r2, #1
 8003724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2201      	movs	r2, #1
 800373c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3708      	adds	r7, #8
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d109      	bne.n	8003798 <HAL_TIM_PWM_Start+0x24>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	bf14      	ite	ne
 8003790:	2301      	movne	r3, #1
 8003792:	2300      	moveq	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e03c      	b.n	8003812 <HAL_TIM_PWM_Start+0x9e>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	2b04      	cmp	r3, #4
 800379c:	d109      	bne.n	80037b2 <HAL_TIM_PWM_Start+0x3e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	bf14      	ite	ne
 80037aa:	2301      	movne	r3, #1
 80037ac:	2300      	moveq	r3, #0
 80037ae:	b2db      	uxtb	r3, r3
 80037b0:	e02f      	b.n	8003812 <HAL_TIM_PWM_Start+0x9e>
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d109      	bne.n	80037cc <HAL_TIM_PWM_Start+0x58>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	bf14      	ite	ne
 80037c4:	2301      	movne	r3, #1
 80037c6:	2300      	moveq	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	e022      	b.n	8003812 <HAL_TIM_PWM_Start+0x9e>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	2b0c      	cmp	r3, #12
 80037d0:	d109      	bne.n	80037e6 <HAL_TIM_PWM_Start+0x72>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b01      	cmp	r3, #1
 80037dc:	bf14      	ite	ne
 80037de:	2301      	movne	r3, #1
 80037e0:	2300      	moveq	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	e015      	b.n	8003812 <HAL_TIM_PWM_Start+0x9e>
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	2b10      	cmp	r3, #16
 80037ea:	d109      	bne.n	8003800 <HAL_TIM_PWM_Start+0x8c>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	bf14      	ite	ne
 80037f8:	2301      	movne	r3, #1
 80037fa:	2300      	moveq	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	e008      	b.n	8003812 <HAL_TIM_PWM_Start+0x9e>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b01      	cmp	r3, #1
 800380a:	bf14      	ite	ne
 800380c:	2301      	movne	r3, #1
 800380e:	2300      	moveq	r3, #0
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d001      	beq.n	800381a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e097      	b.n	800394a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d104      	bne.n	800382a <HAL_TIM_PWM_Start+0xb6>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003828:	e023      	b.n	8003872 <HAL_TIM_PWM_Start+0xfe>
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	2b04      	cmp	r3, #4
 800382e:	d104      	bne.n	800383a <HAL_TIM_PWM_Start+0xc6>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2202      	movs	r2, #2
 8003834:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003838:	e01b      	b.n	8003872 <HAL_TIM_PWM_Start+0xfe>
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	2b08      	cmp	r3, #8
 800383e:	d104      	bne.n	800384a <HAL_TIM_PWM_Start+0xd6>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003848:	e013      	b.n	8003872 <HAL_TIM_PWM_Start+0xfe>
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	2b0c      	cmp	r3, #12
 800384e:	d104      	bne.n	800385a <HAL_TIM_PWM_Start+0xe6>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2202      	movs	r2, #2
 8003854:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003858:	e00b      	b.n	8003872 <HAL_TIM_PWM_Start+0xfe>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	2b10      	cmp	r3, #16
 800385e:	d104      	bne.n	800386a <HAL_TIM_PWM_Start+0xf6>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2202      	movs	r2, #2
 8003864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003868:	e003      	b.n	8003872 <HAL_TIM_PWM_Start+0xfe>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2202      	movs	r2, #2
 800386e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2201      	movs	r2, #1
 8003878:	6839      	ldr	r1, [r7, #0]
 800387a:	4618      	mov	r0, r3
 800387c:	f001 fa1c 	bl	8004cb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4a33      	ldr	r2, [pc, #204]	; (8003954 <HAL_TIM_PWM_Start+0x1e0>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d013      	beq.n	80038b2 <HAL_TIM_PWM_Start+0x13e>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a32      	ldr	r2, [pc, #200]	; (8003958 <HAL_TIM_PWM_Start+0x1e4>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d00e      	beq.n	80038b2 <HAL_TIM_PWM_Start+0x13e>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a30      	ldr	r2, [pc, #192]	; (800395c <HAL_TIM_PWM_Start+0x1e8>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d009      	beq.n	80038b2 <HAL_TIM_PWM_Start+0x13e>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a2f      	ldr	r2, [pc, #188]	; (8003960 <HAL_TIM_PWM_Start+0x1ec>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d004      	beq.n	80038b2 <HAL_TIM_PWM_Start+0x13e>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a2d      	ldr	r2, [pc, #180]	; (8003964 <HAL_TIM_PWM_Start+0x1f0>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d101      	bne.n	80038b6 <HAL_TIM_PWM_Start+0x142>
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <HAL_TIM_PWM_Start+0x144>
 80038b6:	2300      	movs	r3, #0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d007      	beq.n	80038cc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80038ca:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a20      	ldr	r2, [pc, #128]	; (8003954 <HAL_TIM_PWM_Start+0x1e0>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d018      	beq.n	8003908 <HAL_TIM_PWM_Start+0x194>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038de:	d013      	beq.n	8003908 <HAL_TIM_PWM_Start+0x194>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a20      	ldr	r2, [pc, #128]	; (8003968 <HAL_TIM_PWM_Start+0x1f4>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00e      	beq.n	8003908 <HAL_TIM_PWM_Start+0x194>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a1f      	ldr	r2, [pc, #124]	; (800396c <HAL_TIM_PWM_Start+0x1f8>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d009      	beq.n	8003908 <HAL_TIM_PWM_Start+0x194>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a17      	ldr	r2, [pc, #92]	; (8003958 <HAL_TIM_PWM_Start+0x1e4>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d004      	beq.n	8003908 <HAL_TIM_PWM_Start+0x194>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a16      	ldr	r2, [pc, #88]	; (800395c <HAL_TIM_PWM_Start+0x1e8>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d115      	bne.n	8003934 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689a      	ldr	r2, [r3, #8]
 800390e:	4b18      	ldr	r3, [pc, #96]	; (8003970 <HAL_TIM_PWM_Start+0x1fc>)
 8003910:	4013      	ands	r3, r2
 8003912:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2b06      	cmp	r3, #6
 8003918:	d015      	beq.n	8003946 <HAL_TIM_PWM_Start+0x1d2>
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003920:	d011      	beq.n	8003946 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f042 0201 	orr.w	r2, r2, #1
 8003930:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003932:	e008      	b.n	8003946 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0201 	orr.w	r2, r2, #1
 8003942:	601a      	str	r2, [r3, #0]
 8003944:	e000      	b.n	8003948 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003946:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	40012c00 	.word	0x40012c00
 8003958:	40013400 	.word	0x40013400
 800395c:	40014000 	.word	0x40014000
 8003960:	40014400 	.word	0x40014400
 8003964:	40014800 	.word	0x40014800
 8003968:	40000400 	.word	0x40000400
 800396c:	40000800 	.word	0x40000800
 8003970:	00010007 	.word	0x00010007

08003974 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2200      	movs	r2, #0
 8003984:	6839      	ldr	r1, [r7, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f001 f996 	bl	8004cb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	4a3e      	ldr	r2, [pc, #248]	; (8003a8c <HAL_TIM_PWM_Stop+0x118>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d013      	beq.n	80039be <HAL_TIM_PWM_Stop+0x4a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a3d      	ldr	r2, [pc, #244]	; (8003a90 <HAL_TIM_PWM_Stop+0x11c>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d00e      	beq.n	80039be <HAL_TIM_PWM_Stop+0x4a>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a3b      	ldr	r2, [pc, #236]	; (8003a94 <HAL_TIM_PWM_Stop+0x120>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d009      	beq.n	80039be <HAL_TIM_PWM_Stop+0x4a>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a3a      	ldr	r2, [pc, #232]	; (8003a98 <HAL_TIM_PWM_Stop+0x124>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d004      	beq.n	80039be <HAL_TIM_PWM_Stop+0x4a>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a38      	ldr	r2, [pc, #224]	; (8003a9c <HAL_TIM_PWM_Stop+0x128>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d101      	bne.n	80039c2 <HAL_TIM_PWM_Stop+0x4e>
 80039be:	2301      	movs	r3, #1
 80039c0:	e000      	b.n	80039c4 <HAL_TIM_PWM_Stop+0x50>
 80039c2:	2300      	movs	r3, #0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d017      	beq.n	80039f8 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6a1a      	ldr	r2, [r3, #32]
 80039ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80039d2:	4013      	ands	r3, r2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10f      	bne.n	80039f8 <HAL_TIM_PWM_Stop+0x84>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6a1a      	ldr	r2, [r3, #32]
 80039de:	f244 4344 	movw	r3, #17476	; 0x4444
 80039e2:	4013      	ands	r3, r2
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d107      	bne.n	80039f8 <HAL_TIM_PWM_Stop+0x84>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	6a1a      	ldr	r2, [r3, #32]
 80039fe:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a02:	4013      	ands	r3, r2
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d10f      	bne.n	8003a28 <HAL_TIM_PWM_Stop+0xb4>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	6a1a      	ldr	r2, [r3, #32]
 8003a0e:	f244 4344 	movw	r3, #17476	; 0x4444
 8003a12:	4013      	ands	r3, r2
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d107      	bne.n	8003a28 <HAL_TIM_PWM_Stop+0xb4>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 0201 	bic.w	r2, r2, #1
 8003a26:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d104      	bne.n	8003a38 <HAL_TIM_PWM_Stop+0xc4>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a36:	e023      	b.n	8003a80 <HAL_TIM_PWM_Stop+0x10c>
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	2b04      	cmp	r3, #4
 8003a3c:	d104      	bne.n	8003a48 <HAL_TIM_PWM_Stop+0xd4>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a46:	e01b      	b.n	8003a80 <HAL_TIM_PWM_Stop+0x10c>
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	2b08      	cmp	r3, #8
 8003a4c:	d104      	bne.n	8003a58 <HAL_TIM_PWM_Stop+0xe4>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	2201      	movs	r2, #1
 8003a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a56:	e013      	b.n	8003a80 <HAL_TIM_PWM_Stop+0x10c>
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	2b0c      	cmp	r3, #12
 8003a5c:	d104      	bne.n	8003a68 <HAL_TIM_PWM_Stop+0xf4>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2201      	movs	r2, #1
 8003a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003a66:	e00b      	b.n	8003a80 <HAL_TIM_PWM_Stop+0x10c>
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	2b10      	cmp	r3, #16
 8003a6c:	d104      	bne.n	8003a78 <HAL_TIM_PWM_Stop+0x104>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a76:	e003      	b.n	8003a80 <HAL_TIM_PWM_Stop+0x10c>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40012c00 	.word	0x40012c00
 8003a90:	40013400 	.word	0x40013400
 8003a94:	40014000 	.word	0x40014000
 8003a98:	40014400 	.word	0x40014400
 8003a9c:	40014800 	.word	0x40014800

08003aa0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b086      	sub	sp, #24
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d101      	bne.n	8003ab4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e097      	b.n	8003be4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d106      	bne.n	8003ace <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f7fe f897 	bl	8001bfc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2202      	movs	r2, #2
 8003ad2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6812      	ldr	r2, [r2, #0]
 8003ae0:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8003ae4:	f023 0307 	bic.w	r3, r3, #7
 8003ae8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	3304      	adds	r3, #4
 8003af2:	4619      	mov	r1, r3
 8003af4:	4610      	mov	r0, r2
 8003af6:	f000 fcbd 	bl	8004474 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	689b      	ldr	r3, [r3, #8]
 8003b00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	697a      	ldr	r2, [r7, #20]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b22:	f023 0303 	bic.w	r3, r3, #3
 8003b26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	689a      	ldr	r2, [r3, #8]
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	021b      	lsls	r3, r3, #8
 8003b32:	4313      	orrs	r3, r2
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003b40:	f023 030c 	bic.w	r3, r3, #12
 8003b44:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003b50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	68da      	ldr	r2, [r3, #12]
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	69db      	ldr	r3, [r3, #28]
 8003b5a:	021b      	lsls	r3, r3, #8
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	693a      	ldr	r2, [r7, #16]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	691b      	ldr	r3, [r3, #16]
 8003b68:	011a      	lsls	r2, r3, #4
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	031b      	lsls	r3, r3, #12
 8003b70:	4313      	orrs	r3, r2
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003b7e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003b86:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	685a      	ldr	r2, [r3, #4]
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	695b      	ldr	r3, [r3, #20]
 8003b90:	011b      	lsls	r3, r3, #4
 8003b92:	4313      	orrs	r3, r2
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2201      	movs	r2, #1
 8003bbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2201      	movs	r2, #1
 8003bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003be2:	2300      	movs	r3, #0
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}

08003bec <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bfc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c04:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c0c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c14:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d110      	bne.n	8003c3e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c1c:	7bfb      	ldrb	r3, [r7, #15]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d102      	bne.n	8003c28 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c22:	7b7b      	ldrb	r3, [r7, #13]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d001      	beq.n	8003c2c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e069      	b.n	8003d00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2202      	movs	r2, #2
 8003c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c3c:	e031      	b.n	8003ca2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b04      	cmp	r3, #4
 8003c42:	d110      	bne.n	8003c66 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c44:	7bbb      	ldrb	r3, [r7, #14]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d102      	bne.n	8003c50 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c4a:	7b3b      	ldrb	r3, [r7, #12]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d001      	beq.n	8003c54 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e055      	b.n	8003d00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c64:	e01d      	b.n	8003ca2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c66:	7bfb      	ldrb	r3, [r7, #15]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d108      	bne.n	8003c7e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c6c:	7bbb      	ldrb	r3, [r7, #14]
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d105      	bne.n	8003c7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c72:	7b7b      	ldrb	r3, [r7, #13]
 8003c74:	2b01      	cmp	r3, #1
 8003c76:	d102      	bne.n	8003c7e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c78:	7b3b      	ldrb	r3, [r7, #12]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d001      	beq.n	8003c82 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e03e      	b.n	8003d00 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2202      	movs	r2, #2
 8003c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2202      	movs	r2, #2
 8003c8e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2202      	movs	r2, #2
 8003c96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d003      	beq.n	8003cb0 <HAL_TIM_Encoder_Start+0xc4>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	2b04      	cmp	r3, #4
 8003cac:	d008      	beq.n	8003cc0 <HAL_TIM_Encoder_Start+0xd4>
 8003cae:	e00f      	b.n	8003cd0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2201      	movs	r2, #1
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f000 fffd 	bl	8004cb8 <TIM_CCxChannelCmd>
      break;
 8003cbe:	e016      	b.n	8003cee <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	2104      	movs	r1, #4
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f000 fff5 	bl	8004cb8 <TIM_CCxChannelCmd>
      break;
 8003cce:	e00e      	b.n	8003cee <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	4618      	mov	r0, r3
 8003cda:	f000 ffed 	bl	8004cb8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	2104      	movs	r1, #4
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 ffe6 	bl	8004cb8 <TIM_CCxChannelCmd>
      break;
 8003cec:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f042 0201 	orr.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003cfe:	2300      	movs	r3, #0
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b082      	sub	sp, #8
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	691b      	ldr	r3, [r3, #16]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d122      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	f003 0302 	and.w	r3, r3, #2
 8003d28:	2b02      	cmp	r3, #2
 8003d2a:	d11b      	bne.n	8003d64 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f06f 0202 	mvn.w	r2, #2
 8003d34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2201      	movs	r2, #1
 8003d3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	f003 0303 	and.w	r3, r3, #3
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 fb74 	bl	8004438 <HAL_TIM_IC_CaptureCallback>
 8003d50:	e005      	b.n	8003d5e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 fb66 	bl	8004424 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fb77 	bl	800444c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	691b      	ldr	r3, [r3, #16]
 8003d6a:	f003 0304 	and.w	r3, r3, #4
 8003d6e:	2b04      	cmp	r3, #4
 8003d70:	d122      	bne.n	8003db8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b04      	cmp	r3, #4
 8003d7e:	d11b      	bne.n	8003db8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f06f 0204 	mvn.w	r2, #4
 8003d88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2202      	movs	r2, #2
 8003d8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d003      	beq.n	8003da6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 fb4a 	bl	8004438 <HAL_TIM_IC_CaptureCallback>
 8003da4:	e005      	b.n	8003db2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f000 fb3c 	bl	8004424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	f000 fb4d 	bl	800444c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	691b      	ldr	r3, [r3, #16]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b08      	cmp	r3, #8
 8003dc4:	d122      	bne.n	8003e0c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	f003 0308 	and.w	r3, r3, #8
 8003dd0:	2b08      	cmp	r3, #8
 8003dd2:	d11b      	bne.n	8003e0c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f06f 0208 	mvn.w	r2, #8
 8003ddc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2204      	movs	r2, #4
 8003de2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	f003 0303 	and.w	r3, r3, #3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 fb20 	bl	8004438 <HAL_TIM_IC_CaptureCallback>
 8003df8:	e005      	b.n	8003e06 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fb12 	bl	8004424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 fb23 	bl	800444c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	691b      	ldr	r3, [r3, #16]
 8003e12:	f003 0310 	and.w	r3, r3, #16
 8003e16:	2b10      	cmp	r3, #16
 8003e18:	d122      	bne.n	8003e60 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	f003 0310 	and.w	r3, r3, #16
 8003e24:	2b10      	cmp	r3, #16
 8003e26:	d11b      	bne.n	8003e60 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f06f 0210 	mvn.w	r2, #16
 8003e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2208      	movs	r2, #8
 8003e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	69db      	ldr	r3, [r3, #28]
 8003e3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 faf6 	bl	8004438 <HAL_TIM_IC_CaptureCallback>
 8003e4c:	e005      	b.n	8003e5a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 fae8 	bl	8004424 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 faf9 	bl	800444c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d10e      	bne.n	8003e8c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d107      	bne.n	8003e8c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f06f 0201 	mvn.w	r2, #1
 8003e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fd f91e 	bl	80010c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	691b      	ldr	r3, [r3, #16]
 8003e92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e96:	2b80      	cmp	r3, #128	; 0x80
 8003e98:	d10e      	bne.n	8003eb8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ea4:	2b80      	cmp	r3, #128	; 0x80
 8003ea6:	d107      	bne.n	8003eb8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003eb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f001 f852 	bl	8004f5c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ec6:	d10e      	bne.n	8003ee6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed2:	2b80      	cmp	r3, #128	; 0x80
 8003ed4:	d107      	bne.n	8003ee6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003ede:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f001 f845 	bl	8004f70 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef0:	2b40      	cmp	r3, #64	; 0x40
 8003ef2:	d10e      	bne.n	8003f12 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	68db      	ldr	r3, [r3, #12]
 8003efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003efe:	2b40      	cmp	r3, #64	; 0x40
 8003f00:	d107      	bne.n	8003f12 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 faa7 	bl	8004460 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	691b      	ldr	r3, [r3, #16]
 8003f18:	f003 0320 	and.w	r3, r3, #32
 8003f1c:	2b20      	cmp	r3, #32
 8003f1e:	d10e      	bne.n	8003f3e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f003 0320 	and.w	r3, r3, #32
 8003f2a:	2b20      	cmp	r3, #32
 8003f2c:	d107      	bne.n	8003f3e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f06f 0220 	mvn.w	r2, #32
 8003f36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f001 f805 	bl	8004f48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f4c:	d10f      	bne.n	8003f6e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003f5c:	d107      	bne.n	8003f6e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8003f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f001 f80b 	bl	8004f84 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	691b      	ldr	r3, [r3, #16]
 8003f74:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f78:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f7c:	d10f      	bne.n	8003f9e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f88:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003f8c:	d107      	bne.n	8003f9e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8003f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 fffd 	bl	8004f98 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	691b      	ldr	r3, [r3, #16]
 8003fa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fa8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fac:	d10f      	bne.n	8003fce <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fb8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003fbc:	d107      	bne.n	8003fce <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8003fc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f000 ffef 	bl	8004fac <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	691b      	ldr	r3, [r3, #16]
 8003fd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fd8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003fdc:	d10f      	bne.n	8003ffe <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003fe8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003fec:	d107      	bne.n	8003ffe <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8003ff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f000 ffe1 	bl	8004fc0 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ffe:	bf00      	nop
 8004000:	3708      	adds	r7, #8
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}
	...

08004008 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b086      	sub	sp, #24
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004014:	2300      	movs	r3, #0
 8004016:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800401e:	2b01      	cmp	r3, #1
 8004020:	d101      	bne.n	8004026 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004022:	2302      	movs	r3, #2
 8004024:	e0ff      	b.n	8004226 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b14      	cmp	r3, #20
 8004032:	f200 80f0 	bhi.w	8004216 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004036:	a201      	add	r2, pc, #4	; (adr r2, 800403c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403c:	08004091 	.word	0x08004091
 8004040:	08004217 	.word	0x08004217
 8004044:	08004217 	.word	0x08004217
 8004048:	08004217 	.word	0x08004217
 800404c:	080040d1 	.word	0x080040d1
 8004050:	08004217 	.word	0x08004217
 8004054:	08004217 	.word	0x08004217
 8004058:	08004217 	.word	0x08004217
 800405c:	08004113 	.word	0x08004113
 8004060:	08004217 	.word	0x08004217
 8004064:	08004217 	.word	0x08004217
 8004068:	08004217 	.word	0x08004217
 800406c:	08004153 	.word	0x08004153
 8004070:	08004217 	.word	0x08004217
 8004074:	08004217 	.word	0x08004217
 8004078:	08004217 	.word	0x08004217
 800407c:	08004195 	.word	0x08004195
 8004080:	08004217 	.word	0x08004217
 8004084:	08004217 	.word	0x08004217
 8004088:	08004217 	.word	0x08004217
 800408c:	080041d5 	.word	0x080041d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68b9      	ldr	r1, [r7, #8]
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fa7c 	bl	8004594 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699a      	ldr	r2, [r3, #24]
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f042 0208 	orr.w	r2, r2, #8
 80040aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	699a      	ldr	r2, [r3, #24]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f022 0204 	bic.w	r2, r2, #4
 80040ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	6999      	ldr	r1, [r3, #24]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	691a      	ldr	r2, [r3, #16]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	430a      	orrs	r2, r1
 80040cc:	619a      	str	r2, [r3, #24]
      break;
 80040ce:	e0a5      	b.n	800421c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68b9      	ldr	r1, [r7, #8]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f000 faec 	bl	80046b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	699a      	ldr	r2, [r3, #24]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	699a      	ldr	r2, [r3, #24]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	6999      	ldr	r1, [r3, #24]
 8004102:	68bb      	ldr	r3, [r7, #8]
 8004104:	691b      	ldr	r3, [r3, #16]
 8004106:	021a      	lsls	r2, r3, #8
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	430a      	orrs	r2, r1
 800410e:	619a      	str	r2, [r3, #24]
      break;
 8004110:	e084      	b.n	800421c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68b9      	ldr	r1, [r7, #8]
 8004118:	4618      	mov	r0, r3
 800411a:	f000 fb55 	bl	80047c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	69da      	ldr	r2, [r3, #28]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f042 0208 	orr.w	r2, r2, #8
 800412c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	69da      	ldr	r2, [r3, #28]
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f022 0204 	bic.w	r2, r2, #4
 800413c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	69d9      	ldr	r1, [r3, #28]
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	430a      	orrs	r2, r1
 800414e:	61da      	str	r2, [r3, #28]
      break;
 8004150:	e064      	b.n	800421c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	68b9      	ldr	r1, [r7, #8]
 8004158:	4618      	mov	r0, r3
 800415a:	f000 fbbd 	bl	80048d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	69da      	ldr	r2, [r3, #28]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800416c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	69da      	ldr	r2, [r3, #28]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800417c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	69d9      	ldr	r1, [r3, #28]
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	691b      	ldr	r3, [r3, #16]
 8004188:	021a      	lsls	r2, r3, #8
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	430a      	orrs	r2, r1
 8004190:	61da      	str	r2, [r3, #28]
      break;
 8004192:	e043      	b.n	800421c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	68b9      	ldr	r1, [r7, #8]
 800419a:	4618      	mov	r0, r3
 800419c:	f000 fc26 	bl	80049ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f042 0208 	orr.w	r2, r2, #8
 80041ae:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f022 0204 	bic.w	r2, r2, #4
 80041be:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	691a      	ldr	r2, [r3, #16]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80041d2:	e023      	b.n	800421c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68b9      	ldr	r1, [r7, #8]
 80041da:	4618      	mov	r0, r3
 80041dc:	f000 fc6a 	bl	8004ab4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041ee:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041fe:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	021a      	lsls	r2, r3, #8
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	430a      	orrs	r2, r1
 8004212:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8004214:	e002      	b.n	800421c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	75fb      	strb	r3, [r7, #23]
      break;
 800421a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004224:	7dfb      	ldrb	r3, [r7, #23]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
 800422e:	bf00      	nop

08004230 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800423a:	2300      	movs	r3, #0
 800423c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004244:	2b01      	cmp	r3, #1
 8004246:	d101      	bne.n	800424c <HAL_TIM_ConfigClockSource+0x1c>
 8004248:	2302      	movs	r3, #2
 800424a:	e0de      	b.n	800440a <HAL_TIM_ConfigClockSource+0x1da>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800426a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800426e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004276:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68ba      	ldr	r2, [r7, #8]
 800427e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a63      	ldr	r2, [pc, #396]	; (8004414 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004286:	4293      	cmp	r3, r2
 8004288:	f000 80a9 	beq.w	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 800428c:	4a61      	ldr	r2, [pc, #388]	; (8004414 <HAL_TIM_ConfigClockSource+0x1e4>)
 800428e:	4293      	cmp	r3, r2
 8004290:	f200 80ae 	bhi.w	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004294:	4a60      	ldr	r2, [pc, #384]	; (8004418 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	f000 80a1 	beq.w	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 800429c:	4a5e      	ldr	r2, [pc, #376]	; (8004418 <HAL_TIM_ConfigClockSource+0x1e8>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	f200 80a6 	bhi.w	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 80042a4:	4a5d      	ldr	r2, [pc, #372]	; (800441c <HAL_TIM_ConfigClockSource+0x1ec>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	f000 8099 	beq.w	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 80042ac:	4a5b      	ldr	r2, [pc, #364]	; (800441c <HAL_TIM_ConfigClockSource+0x1ec>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	f200 809e 	bhi.w	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 80042b4:	4a5a      	ldr	r2, [pc, #360]	; (8004420 <HAL_TIM_ConfigClockSource+0x1f0>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	f000 8091 	beq.w	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 80042bc:	4a58      	ldr	r2, [pc, #352]	; (8004420 <HAL_TIM_ConfigClockSource+0x1f0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	f200 8096 	bhi.w	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 80042c4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80042c8:	f000 8089 	beq.w	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 80042cc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80042d0:	f200 808e 	bhi.w	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 80042d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042d8:	d03e      	beq.n	8004358 <HAL_TIM_ConfigClockSource+0x128>
 80042da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042de:	f200 8087 	bhi.w	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 80042e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042e6:	f000 8086 	beq.w	80043f6 <HAL_TIM_ConfigClockSource+0x1c6>
 80042ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042ee:	d87f      	bhi.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 80042f0:	2b70      	cmp	r3, #112	; 0x70
 80042f2:	d01a      	beq.n	800432a <HAL_TIM_ConfigClockSource+0xfa>
 80042f4:	2b70      	cmp	r3, #112	; 0x70
 80042f6:	d87b      	bhi.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 80042f8:	2b60      	cmp	r3, #96	; 0x60
 80042fa:	d050      	beq.n	800439e <HAL_TIM_ConfigClockSource+0x16e>
 80042fc:	2b60      	cmp	r3, #96	; 0x60
 80042fe:	d877      	bhi.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004300:	2b50      	cmp	r3, #80	; 0x50
 8004302:	d03c      	beq.n	800437e <HAL_TIM_ConfigClockSource+0x14e>
 8004304:	2b50      	cmp	r3, #80	; 0x50
 8004306:	d873      	bhi.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004308:	2b40      	cmp	r3, #64	; 0x40
 800430a:	d058      	beq.n	80043be <HAL_TIM_ConfigClockSource+0x18e>
 800430c:	2b40      	cmp	r3, #64	; 0x40
 800430e:	d86f      	bhi.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004310:	2b30      	cmp	r3, #48	; 0x30
 8004312:	d064      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 8004314:	2b30      	cmp	r3, #48	; 0x30
 8004316:	d86b      	bhi.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004318:	2b20      	cmp	r3, #32
 800431a:	d060      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 800431c:	2b20      	cmp	r3, #32
 800431e:	d867      	bhi.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004320:	2b00      	cmp	r3, #0
 8004322:	d05c      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 8004324:	2b10      	cmp	r3, #16
 8004326:	d05a      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x1ae>
 8004328:	e062      	b.n	80043f0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6818      	ldr	r0, [r3, #0]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	6899      	ldr	r1, [r3, #8]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f000 fc9d 	bl	8004c78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800434c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68ba      	ldr	r2, [r7, #8]
 8004354:	609a      	str	r2, [r3, #8]
      break;
 8004356:	e04f      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6818      	ldr	r0, [r3, #0]
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	6899      	ldr	r1, [r3, #8]
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	685a      	ldr	r2, [r3, #4]
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f000 fc86 	bl	8004c78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689a      	ldr	r2, [r3, #8]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800437a:	609a      	str	r2, [r3, #8]
      break;
 800437c:	e03c      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6818      	ldr	r0, [r3, #0]
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	6859      	ldr	r1, [r3, #4]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	461a      	mov	r2, r3
 800438c:	f000 fbf8 	bl	8004b80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2150      	movs	r1, #80	; 0x50
 8004396:	4618      	mov	r0, r3
 8004398:	f000 fc51 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 800439c:	e02c      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6818      	ldr	r0, [r3, #0]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	6859      	ldr	r1, [r3, #4]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	461a      	mov	r2, r3
 80043ac:	f000 fc17 	bl	8004bde <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2160      	movs	r1, #96	; 0x60
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fc41 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 80043bc:	e01c      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	6859      	ldr	r1, [r3, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	461a      	mov	r2, r3
 80043cc:	f000 fbd8 	bl	8004b80 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2140      	movs	r1, #64	; 0x40
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fc31 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 80043dc:	e00c      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4619      	mov	r1, r3
 80043e8:	4610      	mov	r0, r2
 80043ea:	f000 fc28 	bl	8004c3e <TIM_ITRx_SetConfig>
      break;
 80043ee:	e003      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	73fb      	strb	r3, [r7, #15]
      break;
 80043f4:	e000      	b.n	80043f8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80043f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004408:	7bfb      	ldrb	r3, [r7, #15]
}
 800440a:	4618      	mov	r0, r3
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	00100070 	.word	0x00100070
 8004418:	00100040 	.word	0x00100040
 800441c:	00100030 	.word	0x00100030
 8004420:	00100020 	.word	0x00100020

08004424 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800442c:	bf00      	nop
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004438:	b480      	push	{r7}
 800443a:	b083      	sub	sp, #12
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004440:	bf00      	nop
 8004442:	370c      	adds	r7, #12
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004460:	b480      	push	{r7}
 8004462:	b083      	sub	sp, #12
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr

08004474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a3c      	ldr	r2, [pc, #240]	; (8004578 <TIM_Base_SetConfig+0x104>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d00f      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004492:	d00b      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a39      	ldr	r2, [pc, #228]	; (800457c <TIM_Base_SetConfig+0x108>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d007      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a38      	ldr	r2, [pc, #224]	; (8004580 <TIM_Base_SetConfig+0x10c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d003      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a37      	ldr	r2, [pc, #220]	; (8004584 <TIM_Base_SetConfig+0x110>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d108      	bne.n	80044be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a2d      	ldr	r2, [pc, #180]	; (8004578 <TIM_Base_SetConfig+0x104>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d01b      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044cc:	d017      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a2a      	ldr	r2, [pc, #168]	; (800457c <TIM_Base_SetConfig+0x108>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d013      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a29      	ldr	r2, [pc, #164]	; (8004580 <TIM_Base_SetConfig+0x10c>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d00f      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a28      	ldr	r2, [pc, #160]	; (8004584 <TIM_Base_SetConfig+0x110>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d00b      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a27      	ldr	r2, [pc, #156]	; (8004588 <TIM_Base_SetConfig+0x114>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d007      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a26      	ldr	r2, [pc, #152]	; (800458c <TIM_Base_SetConfig+0x118>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d003      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a25      	ldr	r2, [pc, #148]	; (8004590 <TIM_Base_SetConfig+0x11c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d108      	bne.n	8004510 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a10      	ldr	r2, [pc, #64]	; (8004578 <TIM_Base_SetConfig+0x104>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d00f      	beq.n	800455c <TIM_Base_SetConfig+0xe8>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a11      	ldr	r2, [pc, #68]	; (8004584 <TIM_Base_SetConfig+0x110>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d00b      	beq.n	800455c <TIM_Base_SetConfig+0xe8>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	4a10      	ldr	r2, [pc, #64]	; (8004588 <TIM_Base_SetConfig+0x114>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d007      	beq.n	800455c <TIM_Base_SetConfig+0xe8>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a0f      	ldr	r2, [pc, #60]	; (800458c <TIM_Base_SetConfig+0x118>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d003      	beq.n	800455c <TIM_Base_SetConfig+0xe8>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a0e      	ldr	r2, [pc, #56]	; (8004590 <TIM_Base_SetConfig+0x11c>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d103      	bne.n	8004564 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	691a      	ldr	r2, [r3, #16]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	615a      	str	r2, [r3, #20]
}
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	40012c00 	.word	0x40012c00
 800457c:	40000400 	.word	0x40000400
 8004580:	40000800 	.word	0x40000800
 8004584:	40013400 	.word	0x40013400
 8004588:	40014000 	.word	0x40014000
 800458c:	40014400 	.word	0x40014400
 8004590:	40014800 	.word	0x40014800

08004594 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004594:	b480      	push	{r7}
 8004596:	b087      	sub	sp, #28
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f023 0201 	bic.w	r2, r3, #1
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0303 	bic.w	r3, r3, #3
 80045ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	68fa      	ldr	r2, [r7, #12]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	f023 0302 	bic.w	r3, r3, #2
 80045e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	697a      	ldr	r2, [r7, #20]
 80045e8:	4313      	orrs	r3, r2
 80045ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a2c      	ldr	r2, [pc, #176]	; (80046a0 <TIM_OC1_SetConfig+0x10c>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d00f      	beq.n	8004614 <TIM_OC1_SetConfig+0x80>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a2b      	ldr	r2, [pc, #172]	; (80046a4 <TIM_OC1_SetConfig+0x110>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d00b      	beq.n	8004614 <TIM_OC1_SetConfig+0x80>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a2a      	ldr	r2, [pc, #168]	; (80046a8 <TIM_OC1_SetConfig+0x114>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d007      	beq.n	8004614 <TIM_OC1_SetConfig+0x80>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a29      	ldr	r2, [pc, #164]	; (80046ac <TIM_OC1_SetConfig+0x118>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d003      	beq.n	8004614 <TIM_OC1_SetConfig+0x80>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a28      	ldr	r2, [pc, #160]	; (80046b0 <TIM_OC1_SetConfig+0x11c>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d10c      	bne.n	800462e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f023 0308 	bic.w	r3, r3, #8
 800461a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	697a      	ldr	r2, [r7, #20]
 8004622:	4313      	orrs	r3, r2
 8004624:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004626:	697b      	ldr	r3, [r7, #20]
 8004628:	f023 0304 	bic.w	r3, r3, #4
 800462c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a1b      	ldr	r2, [pc, #108]	; (80046a0 <TIM_OC1_SetConfig+0x10c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d00f      	beq.n	8004656 <TIM_OC1_SetConfig+0xc2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a1a      	ldr	r2, [pc, #104]	; (80046a4 <TIM_OC1_SetConfig+0x110>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d00b      	beq.n	8004656 <TIM_OC1_SetConfig+0xc2>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a19      	ldr	r2, [pc, #100]	; (80046a8 <TIM_OC1_SetConfig+0x114>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d007      	beq.n	8004656 <TIM_OC1_SetConfig+0xc2>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a18      	ldr	r2, [pc, #96]	; (80046ac <TIM_OC1_SetConfig+0x118>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d003      	beq.n	8004656 <TIM_OC1_SetConfig+0xc2>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a17      	ldr	r2, [pc, #92]	; (80046b0 <TIM_OC1_SetConfig+0x11c>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d111      	bne.n	800467a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800465c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	695b      	ldr	r3, [r3, #20]
 800466a:	693a      	ldr	r2, [r7, #16]
 800466c:	4313      	orrs	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	699b      	ldr	r3, [r3, #24]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	4313      	orrs	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68fa      	ldr	r2, [r7, #12]
 8004684:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	621a      	str	r2, [r3, #32]
}
 8004694:	bf00      	nop
 8004696:	371c      	adds	r7, #28
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr
 80046a0:	40012c00 	.word	0x40012c00
 80046a4:	40013400 	.word	0x40013400
 80046a8:	40014000 	.word	0x40014000
 80046ac:	40014400 	.word	0x40014400
 80046b0:	40014800 	.word	0x40014800

080046b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b087      	sub	sp, #28
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a1b      	ldr	r3, [r3, #32]
 80046c2:	f023 0210 	bic.w	r2, r3, #16
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80046e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	021b      	lsls	r3, r3, #8
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046fc:	697b      	ldr	r3, [r7, #20]
 80046fe:	f023 0320 	bic.w	r3, r3, #32
 8004702:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	011b      	lsls	r3, r3, #4
 800470a:	697a      	ldr	r2, [r7, #20]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a28      	ldr	r2, [pc, #160]	; (80047b4 <TIM_OC2_SetConfig+0x100>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d003      	beq.n	8004720 <TIM_OC2_SetConfig+0x6c>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a27      	ldr	r2, [pc, #156]	; (80047b8 <TIM_OC2_SetConfig+0x104>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d10d      	bne.n	800473c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004726:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	68db      	ldr	r3, [r3, #12]
 800472c:	011b      	lsls	r3, r3, #4
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800473a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a1d      	ldr	r2, [pc, #116]	; (80047b4 <TIM_OC2_SetConfig+0x100>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d00f      	beq.n	8004764 <TIM_OC2_SetConfig+0xb0>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a1c      	ldr	r2, [pc, #112]	; (80047b8 <TIM_OC2_SetConfig+0x104>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d00b      	beq.n	8004764 <TIM_OC2_SetConfig+0xb0>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a1b      	ldr	r2, [pc, #108]	; (80047bc <TIM_OC2_SetConfig+0x108>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d007      	beq.n	8004764 <TIM_OC2_SetConfig+0xb0>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a1a      	ldr	r2, [pc, #104]	; (80047c0 <TIM_OC2_SetConfig+0x10c>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d003      	beq.n	8004764 <TIM_OC2_SetConfig+0xb0>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a19      	ldr	r2, [pc, #100]	; (80047c4 <TIM_OC2_SetConfig+0x110>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d113      	bne.n	800478c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800476a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004772:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	693a      	ldr	r2, [r7, #16]
 8004788:	4313      	orrs	r3, r2
 800478a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	693a      	ldr	r2, [r7, #16]
 8004790:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685a      	ldr	r2, [r3, #4]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	621a      	str	r2, [r3, #32]
}
 80047a6:	bf00      	nop
 80047a8:	371c      	adds	r7, #28
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	40012c00 	.word	0x40012c00
 80047b8:	40013400 	.word	0x40013400
 80047bc:	40014000 	.word	0x40014000
 80047c0:	40014400 	.word	0x40014400
 80047c4:	40014800 	.word	0x40014800

080047c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a1b      	ldr	r3, [r3, #32]
 80047d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6a1b      	ldr	r3, [r3, #32]
 80047e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	69db      	ldr	r3, [r3, #28]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f023 0303 	bic.w	r3, r3, #3
 8004802:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	68fa      	ldr	r2, [r7, #12]
 800480a:	4313      	orrs	r3, r2
 800480c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004814:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	021b      	lsls	r3, r3, #8
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	4313      	orrs	r3, r2
 8004820:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a27      	ldr	r2, [pc, #156]	; (80048c4 <TIM_OC3_SetConfig+0xfc>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d003      	beq.n	8004832 <TIM_OC3_SetConfig+0x6a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a26      	ldr	r2, [pc, #152]	; (80048c8 <TIM_OC3_SetConfig+0x100>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d10d      	bne.n	800484e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004838:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	021b      	lsls	r3, r3, #8
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	4313      	orrs	r3, r2
 8004844:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800484c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	4a1c      	ldr	r2, [pc, #112]	; (80048c4 <TIM_OC3_SetConfig+0xfc>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00f      	beq.n	8004876 <TIM_OC3_SetConfig+0xae>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4a1b      	ldr	r2, [pc, #108]	; (80048c8 <TIM_OC3_SetConfig+0x100>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d00b      	beq.n	8004876 <TIM_OC3_SetConfig+0xae>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	4a1a      	ldr	r2, [pc, #104]	; (80048cc <TIM_OC3_SetConfig+0x104>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d007      	beq.n	8004876 <TIM_OC3_SetConfig+0xae>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	4a19      	ldr	r2, [pc, #100]	; (80048d0 <TIM_OC3_SetConfig+0x108>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d003      	beq.n	8004876 <TIM_OC3_SetConfig+0xae>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a18      	ldr	r2, [pc, #96]	; (80048d4 <TIM_OC3_SetConfig+0x10c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d113      	bne.n	800489e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800487c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004884:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	011b      	lsls	r3, r3, #4
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	4313      	orrs	r3, r2
 8004890:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4313      	orrs	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	621a      	str	r2, [r3, #32]
}
 80048b8:	bf00      	nop
 80048ba:	371c      	adds	r7, #28
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr
 80048c4:	40012c00 	.word	0x40012c00
 80048c8:	40013400 	.word	0x40013400
 80048cc:	40014000 	.word	0x40014000
 80048d0:	40014400 	.word	0x40014400
 80048d4:	40014800 	.word	0x40014800

080048d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004906:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800490a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004912:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	021b      	lsls	r3, r3, #8
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	4313      	orrs	r3, r2
 800491e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004920:	697b      	ldr	r3, [r7, #20]
 8004922:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004926:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	689b      	ldr	r3, [r3, #8]
 800492c:	031b      	lsls	r3, r3, #12
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	4313      	orrs	r3, r2
 8004932:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a28      	ldr	r2, [pc, #160]	; (80049d8 <TIM_OC4_SetConfig+0x100>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d003      	beq.n	8004944 <TIM_OC4_SetConfig+0x6c>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a27      	ldr	r2, [pc, #156]	; (80049dc <TIM_OC4_SetConfig+0x104>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d10d      	bne.n	8004960 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800494a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	031b      	lsls	r3, r3, #12
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	4313      	orrs	r3, r2
 8004956:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800495e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	4a1d      	ldr	r2, [pc, #116]	; (80049d8 <TIM_OC4_SetConfig+0x100>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00f      	beq.n	8004988 <TIM_OC4_SetConfig+0xb0>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	4a1c      	ldr	r2, [pc, #112]	; (80049dc <TIM_OC4_SetConfig+0x104>)
 800496c:	4293      	cmp	r3, r2
 800496e:	d00b      	beq.n	8004988 <TIM_OC4_SetConfig+0xb0>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	4a1b      	ldr	r2, [pc, #108]	; (80049e0 <TIM_OC4_SetConfig+0x108>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d007      	beq.n	8004988 <TIM_OC4_SetConfig+0xb0>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a1a      	ldr	r2, [pc, #104]	; (80049e4 <TIM_OC4_SetConfig+0x10c>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d003      	beq.n	8004988 <TIM_OC4_SetConfig+0xb0>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a19      	ldr	r2, [pc, #100]	; (80049e8 <TIM_OC4_SetConfig+0x110>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d113      	bne.n	80049b0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800498e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004996:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	019b      	lsls	r3, r3, #6
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	699b      	ldr	r3, [r3, #24]
 80049a8:	019b      	lsls	r3, r3, #6
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	621a      	str	r2, [r3, #32]
}
 80049ca:	bf00      	nop
 80049cc:	371c      	adds	r7, #28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	40012c00 	.word	0x40012c00
 80049dc:	40013400 	.word	0x40013400
 80049e0:	40014000 	.word	0x40014000
 80049e4:	40014400 	.word	0x40014400
 80049e8:	40014800 	.word	0x40014800

080049ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004a30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	041b      	lsls	r3, r3, #16
 8004a38:	693a      	ldr	r2, [r7, #16]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a17      	ldr	r2, [pc, #92]	; (8004aa0 <TIM_OC5_SetConfig+0xb4>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d00f      	beq.n	8004a66 <TIM_OC5_SetConfig+0x7a>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a16      	ldr	r2, [pc, #88]	; (8004aa4 <TIM_OC5_SetConfig+0xb8>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d00b      	beq.n	8004a66 <TIM_OC5_SetConfig+0x7a>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a15      	ldr	r2, [pc, #84]	; (8004aa8 <TIM_OC5_SetConfig+0xbc>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d007      	beq.n	8004a66 <TIM_OC5_SetConfig+0x7a>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a14      	ldr	r2, [pc, #80]	; (8004aac <TIM_OC5_SetConfig+0xc0>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d003      	beq.n	8004a66 <TIM_OC5_SetConfig+0x7a>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a13      	ldr	r2, [pc, #76]	; (8004ab0 <TIM_OC5_SetConfig+0xc4>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d109      	bne.n	8004a7a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	021b      	lsls	r3, r3, #8
 8004a74:	697a      	ldr	r2, [r7, #20]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	68fa      	ldr	r2, [r7, #12]
 8004a84:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685a      	ldr	r2, [r3, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	693a      	ldr	r2, [r7, #16]
 8004a92:	621a      	str	r2, [r3, #32]
}
 8004a94:	bf00      	nop
 8004a96:	371c      	adds	r7, #28
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9e:	4770      	bx	lr
 8004aa0:	40012c00 	.word	0x40012c00
 8004aa4:	40013400 	.word	0x40013400
 8004aa8:	40014000 	.word	0x40014000
 8004aac:	40014400 	.word	0x40014400
 8004ab0:	40014800 	.word	0x40014800

08004ab4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a1b      	ldr	r3, [r3, #32]
 8004ac2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a1b      	ldr	r3, [r3, #32]
 8004ace:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	021b      	lsls	r3, r3, #8
 8004aee:	68fa      	ldr	r2, [r7, #12]
 8004af0:	4313      	orrs	r3, r2
 8004af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004afa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	051b      	lsls	r3, r3, #20
 8004b02:	693a      	ldr	r2, [r7, #16]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	4a18      	ldr	r2, [pc, #96]	; (8004b6c <TIM_OC6_SetConfig+0xb8>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d00f      	beq.n	8004b30 <TIM_OC6_SetConfig+0x7c>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	4a17      	ldr	r2, [pc, #92]	; (8004b70 <TIM_OC6_SetConfig+0xbc>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d00b      	beq.n	8004b30 <TIM_OC6_SetConfig+0x7c>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	4a16      	ldr	r2, [pc, #88]	; (8004b74 <TIM_OC6_SetConfig+0xc0>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d007      	beq.n	8004b30 <TIM_OC6_SetConfig+0x7c>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a15      	ldr	r2, [pc, #84]	; (8004b78 <TIM_OC6_SetConfig+0xc4>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d003      	beq.n	8004b30 <TIM_OC6_SetConfig+0x7c>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a14      	ldr	r2, [pc, #80]	; (8004b7c <TIM_OC6_SetConfig+0xc8>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d109      	bne.n	8004b44 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	029b      	lsls	r3, r3, #10
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	621a      	str	r2, [r3, #32]
}
 8004b5e:	bf00      	nop
 8004b60:	371c      	adds	r7, #28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b68:	4770      	bx	lr
 8004b6a:	bf00      	nop
 8004b6c:	40012c00 	.word	0x40012c00
 8004b70:	40013400 	.word	0x40013400
 8004b74:	40014000 	.word	0x40014000
 8004b78:	40014400 	.word	0x40014400
 8004b7c:	40014800 	.word	0x40014800

08004b80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b087      	sub	sp, #28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	6a1b      	ldr	r3, [r3, #32]
 8004b96:	f023 0201 	bic.w	r2, r3, #1
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	699b      	ldr	r3, [r3, #24]
 8004ba2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004baa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	011b      	lsls	r3, r3, #4
 8004bb0:	693a      	ldr	r2, [r7, #16]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	f023 030a 	bic.w	r3, r3, #10
 8004bbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	697a      	ldr	r2, [r7, #20]
 8004bd0:	621a      	str	r2, [r3, #32]
}
 8004bd2:	bf00      	nop
 8004bd4:	371c      	adds	r7, #28
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr

08004bde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bde:	b480      	push	{r7}
 8004be0:	b087      	sub	sp, #28
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6a1b      	ldr	r3, [r3, #32]
 8004bee:	f023 0210 	bic.w	r2, r3, #16
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	031b      	lsls	r3, r3, #12
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	011b      	lsls	r3, r3, #4
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	621a      	str	r2, [r3, #32]
}
 8004c32:	bf00      	nop
 8004c34:	371c      	adds	r7, #28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b085      	sub	sp, #20
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004c54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c5a:	683a      	ldr	r2, [r7, #0]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	f043 0307 	orr.w	r3, r3, #7
 8004c64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	68fa      	ldr	r2, [r7, #12]
 8004c6a:	609a      	str	r2, [r3, #8]
}
 8004c6c:	bf00      	nop
 8004c6e:	3714      	adds	r7, #20
 8004c70:	46bd      	mov	sp, r7
 8004c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c76:	4770      	bx	lr

08004c78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
 8004c84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	021a      	lsls	r2, r3, #8
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	431a      	orrs	r2, r3
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	609a      	str	r2, [r3, #8]
}
 8004cac:	bf00      	nop
 8004cae:	371c      	adds	r7, #28
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr

08004cb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	f003 031f 	and.w	r3, r3, #31
 8004cca:	2201      	movs	r2, #1
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a1a      	ldr	r2, [r3, #32]
 8004cd6:	697b      	ldr	r3, [r7, #20]
 8004cd8:	43db      	mvns	r3, r3
 8004cda:	401a      	ands	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a1a      	ldr	r2, [r3, #32]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	f003 031f 	and.w	r3, r3, #31
 8004cea:	6879      	ldr	r1, [r7, #4]
 8004cec:	fa01 f303 	lsl.w	r3, r1, r3
 8004cf0:	431a      	orrs	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	621a      	str	r2, [r3, #32]
}
 8004cf6:	bf00      	nop
 8004cf8:	371c      	adds	r7, #28
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d00:	4770      	bx	lr
	...

08004d04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d101      	bne.n	8004d1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e065      	b.n	8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2202      	movs	r2, #2
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	4a2c      	ldr	r2, [pc, #176]	; (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d42:	4293      	cmp	r3, r2
 8004d44:	d004      	beq.n	8004d50 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a2b      	ldr	r2, [pc, #172]	; (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d108      	bne.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004d56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004d68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	68fa      	ldr	r2, [r7, #12]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a1b      	ldr	r2, [pc, #108]	; (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d018      	beq.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d92:	d013      	beq.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a18      	ldr	r2, [pc, #96]	; (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d00e      	beq.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a17      	ldr	r2, [pc, #92]	; (8004e00 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d009      	beq.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a12      	ldr	r2, [pc, #72]	; (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d004      	beq.n	8004dbc <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a13      	ldr	r2, [pc, #76]	; (8004e04 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d10c      	bne.n	8004dd6 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3714      	adds	r7, #20
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr
 8004df4:	40012c00 	.word	0x40012c00
 8004df8:	40013400 	.word	0x40013400
 8004dfc:	40000400 	.word	0x40000400
 8004e00:	40000800 	.word	0x40000800
 8004e04:	40014000 	.word	0x40014000

08004e08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b085      	sub	sp, #20
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d101      	bne.n	8004e24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004e20:	2302      	movs	r3, #2
 8004e22:	e087      	b.n	8004f34 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4313      	orrs	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	691b      	ldr	r3, [r3, #16]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	695b      	ldr	r3, [r3, #20]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	041b      	lsls	r3, r3, #16
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a27      	ldr	r2, [pc, #156]	; (8004f40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d004      	beq.n	8004eb2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a25      	ldr	r2, [pc, #148]	; (8004f44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d106      	bne.n	8004ec0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	69db      	ldr	r3, [r3, #28]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4a1e      	ldr	r2, [pc, #120]	; (8004f40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004ec6:	4293      	cmp	r3, r2
 8004ec8:	d004      	beq.n	8004ed4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a1d      	ldr	r2, [pc, #116]	; (8004f44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004ed0:	4293      	cmp	r3, r2
 8004ed2:	d126      	bne.n	8004f22 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ede:	051b      	lsls	r3, r3, #20
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efc:	4313      	orrs	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	4a0e      	ldr	r2, [pc, #56]	; (8004f40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d004      	beq.n	8004f14 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a0d      	ldr	r2, [pc, #52]	; (8004f44 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d106      	bne.n	8004f22 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3714      	adds	r7, #20
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr
 8004f40:	40012c00 	.word	0x40012c00
 8004f44:	40013400 	.word	0x40013400

08004f48 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f50:	bf00      	nop
 8004f52:	370c      	adds	r7, #12
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004fc8:	bf00      	nop
 8004fca:	370c      	adds	r7, #12
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd2:	4770      	bx	lr

08004fd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b082      	sub	sp, #8
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e042      	b.n	800506c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d106      	bne.n	8004ffe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f7fc fee7 	bl	8001dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2224      	movs	r2, #36	; 0x24
 8005002:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f022 0201 	bic.w	r2, r2, #1
 8005014:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 f8c2 	bl	80051a0 <UART_SetConfig>
 800501c:	4603      	mov	r3, r0
 800501e:	2b01      	cmp	r3, #1
 8005020:	d101      	bne.n	8005026 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e022      	b.n	800506c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 fb82 	bl	8005738 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685a      	ldr	r2, [r3, #4]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005042:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005052:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f042 0201 	orr.w	r2, r2, #1
 8005062:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 fc09 	bl	800587c <UART_CheckIdleState>
 800506a:	4603      	mov	r3, r0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3708      	adds	r7, #8
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b08a      	sub	sp, #40	; 0x28
 8005078:	af02      	add	r7, sp, #8
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800508a:	2b20      	cmp	r3, #32
 800508c:	f040 8083 	bne.w	8005196 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d002      	beq.n	800509c <HAL_UART_Transmit+0x28>
 8005096:	88fb      	ldrh	r3, [r7, #6]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e07b      	b.n	8005198 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80050a6:	2b01      	cmp	r3, #1
 80050a8:	d101      	bne.n	80050ae <HAL_UART_Transmit+0x3a>
 80050aa:	2302      	movs	r3, #2
 80050ac:	e074      	b.n	8005198 <HAL_UART_Transmit+0x124>
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2200      	movs	r2, #0
 80050ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2221      	movs	r2, #33	; 0x21
 80050c2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050c6:	f7fc ff67 	bl	8001f98 <HAL_GetTick>
 80050ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	88fa      	ldrh	r2, [r7, #6]
 80050d0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	88fa      	ldrh	r2, [r7, #6]
 80050d8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050e4:	d108      	bne.n	80050f8 <HAL_UART_Transmit+0x84>
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d104      	bne.n	80050f8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80050ee:	2300      	movs	r3, #0
 80050f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	61bb      	str	r3, [r7, #24]
 80050f6:	e003      	b.n	8005100 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050fc:	2300      	movs	r3, #0
 80050fe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8005108:	e02c      	b.n	8005164 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	9300      	str	r3, [sp, #0]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	2200      	movs	r2, #0
 8005112:	2180      	movs	r1, #128	; 0x80
 8005114:	68f8      	ldr	r0, [r7, #12]
 8005116:	f000 fbfc 	bl	8005912 <UART_WaitOnFlagUntilTimeout>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d001      	beq.n	8005124 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e039      	b.n	8005198 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10b      	bne.n	8005142 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	881b      	ldrh	r3, [r3, #0]
 800512e:	461a      	mov	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005138:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	3302      	adds	r3, #2
 800513e:	61bb      	str	r3, [r7, #24]
 8005140:	e007      	b.n	8005152 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	781a      	ldrb	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	3301      	adds	r3, #1
 8005150:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005158:	b29b      	uxth	r3, r3
 800515a:	3b01      	subs	r3, #1
 800515c:	b29a      	uxth	r2, r3
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800516a:	b29b      	uxth	r3, r3
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1cc      	bne.n	800510a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	2200      	movs	r2, #0
 8005178:	2140      	movs	r1, #64	; 0x40
 800517a:	68f8      	ldr	r0, [r7, #12]
 800517c:	f000 fbc9 	bl	8005912 <UART_WaitOnFlagUntilTimeout>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d001      	beq.n	800518a <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005186:	2303      	movs	r3, #3
 8005188:	e006      	b.n	8005198 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2220      	movs	r2, #32
 800518e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	e000      	b.n	8005198 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005196:	2302      	movs	r3, #2
  }
}
 8005198:	4618      	mov	r0, r3
 800519a:	3720      	adds	r7, #32
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051a4:	b08c      	sub	sp, #48	; 0x30
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	689a      	ldr	r2, [r3, #8]
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	691b      	ldr	r3, [r3, #16]
 80051b8:	431a      	orrs	r2, r3
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	695b      	ldr	r3, [r3, #20]
 80051be:	431a      	orrs	r2, r3
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	69db      	ldr	r3, [r3, #28]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	4bab      	ldr	r3, [pc, #684]	; (800547c <UART_SetConfig+0x2dc>)
 80051d0:	4013      	ands	r3, r2
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	6812      	ldr	r2, [r2, #0]
 80051d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80051d8:	430b      	orrs	r3, r1
 80051da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	68da      	ldr	r2, [r3, #12]
 80051ea:	697b      	ldr	r3, [r7, #20]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	430a      	orrs	r2, r1
 80051f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4aa0      	ldr	r2, [pc, #640]	; (8005480 <UART_SetConfig+0x2e0>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d004      	beq.n	800520c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	6a1b      	ldr	r3, [r3, #32]
 8005206:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005208:	4313      	orrs	r3, r2
 800520a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005216:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800521a:	697a      	ldr	r2, [r7, #20]
 800521c:	6812      	ldr	r2, [r2, #0]
 800521e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005220:	430b      	orrs	r3, r1
 8005222:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800522a:	f023 010f 	bic.w	r1, r3, #15
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	430a      	orrs	r2, r1
 8005238:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a91      	ldr	r2, [pc, #580]	; (8005484 <UART_SetConfig+0x2e4>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d125      	bne.n	8005290 <UART_SetConfig+0xf0>
 8005244:	4b90      	ldr	r3, [pc, #576]	; (8005488 <UART_SetConfig+0x2e8>)
 8005246:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800524a:	f003 0303 	and.w	r3, r3, #3
 800524e:	2b03      	cmp	r3, #3
 8005250:	d81a      	bhi.n	8005288 <UART_SetConfig+0xe8>
 8005252:	a201      	add	r2, pc, #4	; (adr r2, 8005258 <UART_SetConfig+0xb8>)
 8005254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005258:	08005269 	.word	0x08005269
 800525c:	08005279 	.word	0x08005279
 8005260:	08005271 	.word	0x08005271
 8005264:	08005281 	.word	0x08005281
 8005268:	2301      	movs	r3, #1
 800526a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800526e:	e0d6      	b.n	800541e <UART_SetConfig+0x27e>
 8005270:	2302      	movs	r3, #2
 8005272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005276:	e0d2      	b.n	800541e <UART_SetConfig+0x27e>
 8005278:	2304      	movs	r3, #4
 800527a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800527e:	e0ce      	b.n	800541e <UART_SetConfig+0x27e>
 8005280:	2308      	movs	r3, #8
 8005282:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005286:	e0ca      	b.n	800541e <UART_SetConfig+0x27e>
 8005288:	2310      	movs	r3, #16
 800528a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800528e:	e0c6      	b.n	800541e <UART_SetConfig+0x27e>
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a7d      	ldr	r2, [pc, #500]	; (800548c <UART_SetConfig+0x2ec>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d138      	bne.n	800530c <UART_SetConfig+0x16c>
 800529a:	4b7b      	ldr	r3, [pc, #492]	; (8005488 <UART_SetConfig+0x2e8>)
 800529c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052a0:	f003 030c 	and.w	r3, r3, #12
 80052a4:	2b0c      	cmp	r3, #12
 80052a6:	d82d      	bhi.n	8005304 <UART_SetConfig+0x164>
 80052a8:	a201      	add	r2, pc, #4	; (adr r2, 80052b0 <UART_SetConfig+0x110>)
 80052aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ae:	bf00      	nop
 80052b0:	080052e5 	.word	0x080052e5
 80052b4:	08005305 	.word	0x08005305
 80052b8:	08005305 	.word	0x08005305
 80052bc:	08005305 	.word	0x08005305
 80052c0:	080052f5 	.word	0x080052f5
 80052c4:	08005305 	.word	0x08005305
 80052c8:	08005305 	.word	0x08005305
 80052cc:	08005305 	.word	0x08005305
 80052d0:	080052ed 	.word	0x080052ed
 80052d4:	08005305 	.word	0x08005305
 80052d8:	08005305 	.word	0x08005305
 80052dc:	08005305 	.word	0x08005305
 80052e0:	080052fd 	.word	0x080052fd
 80052e4:	2300      	movs	r3, #0
 80052e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052ea:	e098      	b.n	800541e <UART_SetConfig+0x27e>
 80052ec:	2302      	movs	r3, #2
 80052ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052f2:	e094      	b.n	800541e <UART_SetConfig+0x27e>
 80052f4:	2304      	movs	r3, #4
 80052f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80052fa:	e090      	b.n	800541e <UART_SetConfig+0x27e>
 80052fc:	2308      	movs	r3, #8
 80052fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005302:	e08c      	b.n	800541e <UART_SetConfig+0x27e>
 8005304:	2310      	movs	r3, #16
 8005306:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800530a:	e088      	b.n	800541e <UART_SetConfig+0x27e>
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a5f      	ldr	r2, [pc, #380]	; (8005490 <UART_SetConfig+0x2f0>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d125      	bne.n	8005362 <UART_SetConfig+0x1c2>
 8005316:	4b5c      	ldr	r3, [pc, #368]	; (8005488 <UART_SetConfig+0x2e8>)
 8005318:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800531c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005320:	2b30      	cmp	r3, #48	; 0x30
 8005322:	d016      	beq.n	8005352 <UART_SetConfig+0x1b2>
 8005324:	2b30      	cmp	r3, #48	; 0x30
 8005326:	d818      	bhi.n	800535a <UART_SetConfig+0x1ba>
 8005328:	2b20      	cmp	r3, #32
 800532a:	d00a      	beq.n	8005342 <UART_SetConfig+0x1a2>
 800532c:	2b20      	cmp	r3, #32
 800532e:	d814      	bhi.n	800535a <UART_SetConfig+0x1ba>
 8005330:	2b00      	cmp	r3, #0
 8005332:	d002      	beq.n	800533a <UART_SetConfig+0x19a>
 8005334:	2b10      	cmp	r3, #16
 8005336:	d008      	beq.n	800534a <UART_SetConfig+0x1aa>
 8005338:	e00f      	b.n	800535a <UART_SetConfig+0x1ba>
 800533a:	2300      	movs	r3, #0
 800533c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005340:	e06d      	b.n	800541e <UART_SetConfig+0x27e>
 8005342:	2302      	movs	r3, #2
 8005344:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005348:	e069      	b.n	800541e <UART_SetConfig+0x27e>
 800534a:	2304      	movs	r3, #4
 800534c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005350:	e065      	b.n	800541e <UART_SetConfig+0x27e>
 8005352:	2308      	movs	r3, #8
 8005354:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005358:	e061      	b.n	800541e <UART_SetConfig+0x27e>
 800535a:	2310      	movs	r3, #16
 800535c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005360:	e05d      	b.n	800541e <UART_SetConfig+0x27e>
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a4b      	ldr	r2, [pc, #300]	; (8005494 <UART_SetConfig+0x2f4>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d125      	bne.n	80053b8 <UART_SetConfig+0x218>
 800536c:	4b46      	ldr	r3, [pc, #280]	; (8005488 <UART_SetConfig+0x2e8>)
 800536e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005372:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005376:	2bc0      	cmp	r3, #192	; 0xc0
 8005378:	d016      	beq.n	80053a8 <UART_SetConfig+0x208>
 800537a:	2bc0      	cmp	r3, #192	; 0xc0
 800537c:	d818      	bhi.n	80053b0 <UART_SetConfig+0x210>
 800537e:	2b80      	cmp	r3, #128	; 0x80
 8005380:	d00a      	beq.n	8005398 <UART_SetConfig+0x1f8>
 8005382:	2b80      	cmp	r3, #128	; 0x80
 8005384:	d814      	bhi.n	80053b0 <UART_SetConfig+0x210>
 8005386:	2b00      	cmp	r3, #0
 8005388:	d002      	beq.n	8005390 <UART_SetConfig+0x1f0>
 800538a:	2b40      	cmp	r3, #64	; 0x40
 800538c:	d008      	beq.n	80053a0 <UART_SetConfig+0x200>
 800538e:	e00f      	b.n	80053b0 <UART_SetConfig+0x210>
 8005390:	2300      	movs	r3, #0
 8005392:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005396:	e042      	b.n	800541e <UART_SetConfig+0x27e>
 8005398:	2302      	movs	r3, #2
 800539a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800539e:	e03e      	b.n	800541e <UART_SetConfig+0x27e>
 80053a0:	2304      	movs	r3, #4
 80053a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053a6:	e03a      	b.n	800541e <UART_SetConfig+0x27e>
 80053a8:	2308      	movs	r3, #8
 80053aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053ae:	e036      	b.n	800541e <UART_SetConfig+0x27e>
 80053b0:	2310      	movs	r3, #16
 80053b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053b6:	e032      	b.n	800541e <UART_SetConfig+0x27e>
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a30      	ldr	r2, [pc, #192]	; (8005480 <UART_SetConfig+0x2e0>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d12a      	bne.n	8005418 <UART_SetConfig+0x278>
 80053c2:	4b31      	ldr	r3, [pc, #196]	; (8005488 <UART_SetConfig+0x2e8>)
 80053c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80053cc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80053d0:	d01a      	beq.n	8005408 <UART_SetConfig+0x268>
 80053d2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80053d6:	d81b      	bhi.n	8005410 <UART_SetConfig+0x270>
 80053d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053dc:	d00c      	beq.n	80053f8 <UART_SetConfig+0x258>
 80053de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053e2:	d815      	bhi.n	8005410 <UART_SetConfig+0x270>
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <UART_SetConfig+0x250>
 80053e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ec:	d008      	beq.n	8005400 <UART_SetConfig+0x260>
 80053ee:	e00f      	b.n	8005410 <UART_SetConfig+0x270>
 80053f0:	2300      	movs	r3, #0
 80053f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053f6:	e012      	b.n	800541e <UART_SetConfig+0x27e>
 80053f8:	2302      	movs	r3, #2
 80053fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80053fe:	e00e      	b.n	800541e <UART_SetConfig+0x27e>
 8005400:	2304      	movs	r3, #4
 8005402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005406:	e00a      	b.n	800541e <UART_SetConfig+0x27e>
 8005408:	2308      	movs	r3, #8
 800540a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800540e:	e006      	b.n	800541e <UART_SetConfig+0x27e>
 8005410:	2310      	movs	r3, #16
 8005412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005416:	e002      	b.n	800541e <UART_SetConfig+0x27e>
 8005418:	2310      	movs	r3, #16
 800541a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	4a17      	ldr	r2, [pc, #92]	; (8005480 <UART_SetConfig+0x2e0>)
 8005424:	4293      	cmp	r3, r2
 8005426:	f040 80a8 	bne.w	800557a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800542a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800542e:	2b08      	cmp	r3, #8
 8005430:	d834      	bhi.n	800549c <UART_SetConfig+0x2fc>
 8005432:	a201      	add	r2, pc, #4	; (adr r2, 8005438 <UART_SetConfig+0x298>)
 8005434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005438:	0800545d 	.word	0x0800545d
 800543c:	0800549d 	.word	0x0800549d
 8005440:	08005465 	.word	0x08005465
 8005444:	0800549d 	.word	0x0800549d
 8005448:	0800546b 	.word	0x0800546b
 800544c:	0800549d 	.word	0x0800549d
 8005450:	0800549d 	.word	0x0800549d
 8005454:	0800549d 	.word	0x0800549d
 8005458:	08005473 	.word	0x08005473
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800545c:	f7fd fe0e 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 8005460:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005462:	e021      	b.n	80054a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005464:	4b0c      	ldr	r3, [pc, #48]	; (8005498 <UART_SetConfig+0x2f8>)
 8005466:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005468:	e01e      	b.n	80054a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800546a:	f7fd fd99 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 800546e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005470:	e01a      	b.n	80054a8 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005472:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005476:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005478:	e016      	b.n	80054a8 <UART_SetConfig+0x308>
 800547a:	bf00      	nop
 800547c:	cfff69f3 	.word	0xcfff69f3
 8005480:	40008000 	.word	0x40008000
 8005484:	40013800 	.word	0x40013800
 8005488:	40021000 	.word	0x40021000
 800548c:	40004400 	.word	0x40004400
 8005490:	40004800 	.word	0x40004800
 8005494:	40004c00 	.word	0x40004c00
 8005498:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800549c:	2300      	movs	r3, #0
 800549e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80054a6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80054a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	f000 812a 	beq.w	8005704 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b4:	4a9e      	ldr	r2, [pc, #632]	; (8005730 <UART_SetConfig+0x590>)
 80054b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054ba:	461a      	mov	r2, r3
 80054bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054be:	fbb3 f3f2 	udiv	r3, r3, r2
 80054c2:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	685a      	ldr	r2, [r3, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	005b      	lsls	r3, r3, #1
 80054cc:	4413      	add	r3, r2
 80054ce:	69ba      	ldr	r2, [r7, #24]
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d305      	bcc.n	80054e0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d903      	bls.n	80054e8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80054e6:	e10d      	b.n	8005704 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ea:	2200      	movs	r2, #0
 80054ec:	60bb      	str	r3, [r7, #8]
 80054ee:	60fa      	str	r2, [r7, #12]
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f4:	4a8e      	ldr	r2, [pc, #568]	; (8005730 <UART_SetConfig+0x590>)
 80054f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	2200      	movs	r2, #0
 80054fe:	603b      	str	r3, [r7, #0]
 8005500:	607a      	str	r2, [r7, #4]
 8005502:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005506:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800550a:	f7fb fbc5 	bl	8000c98 <__aeabi_uldivmod>
 800550e:	4602      	mov	r2, r0
 8005510:	460b      	mov	r3, r1
 8005512:	4610      	mov	r0, r2
 8005514:	4619      	mov	r1, r3
 8005516:	f04f 0200 	mov.w	r2, #0
 800551a:	f04f 0300 	mov.w	r3, #0
 800551e:	020b      	lsls	r3, r1, #8
 8005520:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005524:	0202      	lsls	r2, r0, #8
 8005526:	6979      	ldr	r1, [r7, #20]
 8005528:	6849      	ldr	r1, [r1, #4]
 800552a:	0849      	lsrs	r1, r1, #1
 800552c:	2000      	movs	r0, #0
 800552e:	460c      	mov	r4, r1
 8005530:	4605      	mov	r5, r0
 8005532:	eb12 0804 	adds.w	r8, r2, r4
 8005536:	eb43 0905 	adc.w	r9, r3, r5
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	469a      	mov	sl, r3
 8005542:	4693      	mov	fp, r2
 8005544:	4652      	mov	r2, sl
 8005546:	465b      	mov	r3, fp
 8005548:	4640      	mov	r0, r8
 800554a:	4649      	mov	r1, r9
 800554c:	f7fb fba4 	bl	8000c98 <__aeabi_uldivmod>
 8005550:	4602      	mov	r2, r0
 8005552:	460b      	mov	r3, r1
 8005554:	4613      	mov	r3, r2
 8005556:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005558:	6a3b      	ldr	r3, [r7, #32]
 800555a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800555e:	d308      	bcc.n	8005572 <UART_SetConfig+0x3d2>
 8005560:	6a3b      	ldr	r3, [r7, #32]
 8005562:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005566:	d204      	bcs.n	8005572 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6a3a      	ldr	r2, [r7, #32]
 800556e:	60da      	str	r2, [r3, #12]
 8005570:	e0c8      	b.n	8005704 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005578:	e0c4      	b.n	8005704 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005582:	d167      	bne.n	8005654 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005584:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005588:	2b08      	cmp	r3, #8
 800558a:	d828      	bhi.n	80055de <UART_SetConfig+0x43e>
 800558c:	a201      	add	r2, pc, #4	; (adr r2, 8005594 <UART_SetConfig+0x3f4>)
 800558e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005592:	bf00      	nop
 8005594:	080055b9 	.word	0x080055b9
 8005598:	080055c1 	.word	0x080055c1
 800559c:	080055c9 	.word	0x080055c9
 80055a0:	080055df 	.word	0x080055df
 80055a4:	080055cf 	.word	0x080055cf
 80055a8:	080055df 	.word	0x080055df
 80055ac:	080055df 	.word	0x080055df
 80055b0:	080055df 	.word	0x080055df
 80055b4:	080055d7 	.word	0x080055d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055b8:	f7fd fd60 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 80055bc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80055be:	e014      	b.n	80055ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055c0:	f7fd fd72 	bl	80030a8 <HAL_RCC_GetPCLK2Freq>
 80055c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80055c6:	e010      	b.n	80055ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055c8:	4b5a      	ldr	r3, [pc, #360]	; (8005734 <UART_SetConfig+0x594>)
 80055ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80055cc:	e00d      	b.n	80055ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ce:	f7fd fce7 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 80055d2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80055d4:	e009      	b.n	80055ea <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80055dc:	e005      	b.n	80055ea <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80055e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f000 8089 	beq.w	8005704 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055f2:	697b      	ldr	r3, [r7, #20]
 80055f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f6:	4a4e      	ldr	r2, [pc, #312]	; (8005730 <UART_SetConfig+0x590>)
 80055f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055fc:	461a      	mov	r2, r3
 80055fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005600:	fbb3 f3f2 	udiv	r3, r3, r2
 8005604:	005a      	lsls	r2, r3, #1
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	085b      	lsrs	r3, r3, #1
 800560c:	441a      	add	r2, r3
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	fbb2 f3f3 	udiv	r3, r2, r3
 8005616:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	2b0f      	cmp	r3, #15
 800561c:	d916      	bls.n	800564c <UART_SetConfig+0x4ac>
 800561e:	6a3b      	ldr	r3, [r7, #32]
 8005620:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005624:	d212      	bcs.n	800564c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005626:	6a3b      	ldr	r3, [r7, #32]
 8005628:	b29b      	uxth	r3, r3
 800562a:	f023 030f 	bic.w	r3, r3, #15
 800562e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	085b      	lsrs	r3, r3, #1
 8005634:	b29b      	uxth	r3, r3
 8005636:	f003 0307 	and.w	r3, r3, #7
 800563a:	b29a      	uxth	r2, r3
 800563c:	8bfb      	ldrh	r3, [r7, #30]
 800563e:	4313      	orrs	r3, r2
 8005640:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	8bfa      	ldrh	r2, [r7, #30]
 8005648:	60da      	str	r2, [r3, #12]
 800564a:	e05b      	b.n	8005704 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005652:	e057      	b.n	8005704 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005654:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005658:	2b08      	cmp	r3, #8
 800565a:	d828      	bhi.n	80056ae <UART_SetConfig+0x50e>
 800565c:	a201      	add	r2, pc, #4	; (adr r2, 8005664 <UART_SetConfig+0x4c4>)
 800565e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005662:	bf00      	nop
 8005664:	08005689 	.word	0x08005689
 8005668:	08005691 	.word	0x08005691
 800566c:	08005699 	.word	0x08005699
 8005670:	080056af 	.word	0x080056af
 8005674:	0800569f 	.word	0x0800569f
 8005678:	080056af 	.word	0x080056af
 800567c:	080056af 	.word	0x080056af
 8005680:	080056af 	.word	0x080056af
 8005684:	080056a7 	.word	0x080056a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005688:	f7fd fcf8 	bl	800307c <HAL_RCC_GetPCLK1Freq>
 800568c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800568e:	e014      	b.n	80056ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005690:	f7fd fd0a 	bl	80030a8 <HAL_RCC_GetPCLK2Freq>
 8005694:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005696:	e010      	b.n	80056ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005698:	4b26      	ldr	r3, [pc, #152]	; (8005734 <UART_SetConfig+0x594>)
 800569a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800569c:	e00d      	b.n	80056ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800569e:	f7fd fc7f 	bl	8002fa0 <HAL_RCC_GetSysClockFreq>
 80056a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80056a4:	e009      	b.n	80056ba <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80056aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80056ac:	e005      	b.n	80056ba <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80056ae:	2300      	movs	r3, #0
 80056b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80056b8:	bf00      	nop
    }

    if (pclk != 0U)
 80056ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d021      	beq.n	8005704 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c4:	4a1a      	ldr	r2, [pc, #104]	; (8005730 <UART_SetConfig+0x590>)
 80056c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056ca:	461a      	mov	r2, r3
 80056cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80056d2:	697b      	ldr	r3, [r7, #20]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	085b      	lsrs	r3, r3, #1
 80056d8:	441a      	add	r2, r3
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056e4:	6a3b      	ldr	r3, [r7, #32]
 80056e6:	2b0f      	cmp	r3, #15
 80056e8:	d909      	bls.n	80056fe <UART_SetConfig+0x55e>
 80056ea:	6a3b      	ldr	r3, [r7, #32]
 80056ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056f0:	d205      	bcs.n	80056fe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	60da      	str	r2, [r3, #12]
 80056fc:	e002      	b.n	8005704 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	2201      	movs	r2, #1
 8005708:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	2201      	movs	r2, #1
 8005710:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	2200      	movs	r2, #0
 8005718:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	2200      	movs	r2, #0
 800571e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005720:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005724:	4618      	mov	r0, r3
 8005726:	3730      	adds	r7, #48	; 0x30
 8005728:	46bd      	mov	sp, r7
 800572a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800572e:	bf00      	nop
 8005730:	0800878c 	.word	0x0800878c
 8005734:	00f42400 	.word	0x00f42400

08005738 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005744:	f003 0301 	and.w	r3, r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	d00a      	beq.n	8005762 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	430a      	orrs	r2, r1
 8005760:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005766:	f003 0302 	and.w	r3, r3, #2
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00a      	beq.n	8005784 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	430a      	orrs	r2, r1
 8005782:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005788:	f003 0304 	and.w	r3, r3, #4
 800578c:	2b00      	cmp	r3, #0
 800578e:	d00a      	beq.n	80057a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	430a      	orrs	r2, r1
 80057a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057aa:	f003 0308 	and.w	r3, r3, #8
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d00a      	beq.n	80057c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057cc:	f003 0310 	and.w	r3, r3, #16
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00a      	beq.n	80057ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	430a      	orrs	r2, r1
 80057e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057ee:	f003 0320 	and.w	r3, r3, #32
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00a      	beq.n	800580c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	430a      	orrs	r2, r1
 800580a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005814:	2b00      	cmp	r3, #0
 8005816:	d01a      	beq.n	800584e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005832:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005836:	d10a      	bne.n	800584e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	430a      	orrs	r2, r1
 800584c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00a      	beq.n	8005870 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	605a      	str	r2, [r3, #4]
  }
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af02      	add	r7, sp, #8
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800588c:	f7fc fb84 	bl	8001f98 <HAL_GetTick>
 8005890:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0308 	and.w	r3, r3, #8
 800589c:	2b08      	cmp	r3, #8
 800589e:	d10e      	bne.n	80058be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058a4:	9300      	str	r3, [sp, #0]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 f82f 	bl	8005912 <UART_WaitOnFlagUntilTimeout>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d001      	beq.n	80058be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e025      	b.n	800590a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b04      	cmp	r3, #4
 80058ca:	d10e      	bne.n	80058ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80058d0:	9300      	str	r3, [sp, #0]
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f000 f819 	bl	8005912 <UART_WaitOnFlagUntilTimeout>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d001      	beq.n	80058ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e00f      	b.n	800590a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2200      	movs	r2, #0
 8005904:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}

08005912 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005912:	b580      	push	{r7, lr}
 8005914:	b09c      	sub	sp, #112	; 0x70
 8005916:	af00      	add	r7, sp, #0
 8005918:	60f8      	str	r0, [r7, #12]
 800591a:	60b9      	str	r1, [r7, #8]
 800591c:	603b      	str	r3, [r7, #0]
 800591e:	4613      	mov	r3, r2
 8005920:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005922:	e0a9      	b.n	8005a78 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005924:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592a:	f000 80a5 	beq.w	8005a78 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800592e:	f7fc fb33 	bl	8001f98 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	1ad3      	subs	r3, r2, r3
 8005938:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800593a:	429a      	cmp	r2, r3
 800593c:	d302      	bcc.n	8005944 <UART_WaitOnFlagUntilTimeout+0x32>
 800593e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005940:	2b00      	cmp	r3, #0
 8005942:	d140      	bne.n	80059c6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800594a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800594c:	e853 3f00 	ldrex	r3, [r3]
 8005950:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005954:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005958:	667b      	str	r3, [r7, #100]	; 0x64
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	461a      	mov	r2, r3
 8005960:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005962:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005964:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005966:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005968:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800596a:	e841 2300 	strex	r3, r2, [r1]
 800596e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005970:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1e6      	bne.n	8005944 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3308      	adds	r3, #8
 800597c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800597e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005980:	e853 3f00 	ldrex	r3, [r3]
 8005984:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005988:	f023 0301 	bic.w	r3, r3, #1
 800598c:	663b      	str	r3, [r7, #96]	; 0x60
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	3308      	adds	r3, #8
 8005994:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005996:	64ba      	str	r2, [r7, #72]	; 0x48
 8005998:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800599a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800599c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800599e:	e841 2300 	strex	r3, r2, [r1]
 80059a2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80059a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1e5      	bne.n	8005976 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2220      	movs	r2, #32
 80059b6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80059c2:	2303      	movs	r3, #3
 80059c4:	e069      	b.n	8005a9a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0304 	and.w	r3, r3, #4
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d051      	beq.n	8005a78 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	69db      	ldr	r3, [r3, #28]
 80059da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059e2:	d149      	bne.n	8005a78 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059ec:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f6:	e853 3f00 	ldrex	r3, [r3]
 80059fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80059fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005a02:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	461a      	mov	r2, r3
 8005a0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a0c:	637b      	str	r3, [r7, #52]	; 0x34
 8005a0e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005a12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005a14:	e841 2300 	strex	r3, r2, [r1]
 8005a18:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d1e6      	bne.n	80059ee <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	3308      	adds	r3, #8
 8005a26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	e853 3f00 	ldrex	r3, [r3]
 8005a2e:	613b      	str	r3, [r7, #16]
   return(result);
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	f023 0301 	bic.w	r3, r3, #1
 8005a36:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3308      	adds	r3, #8
 8005a3e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005a40:	623a      	str	r2, [r7, #32]
 8005a42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a44:	69f9      	ldr	r1, [r7, #28]
 8005a46:	6a3a      	ldr	r2, [r7, #32]
 8005a48:	e841 2300 	strex	r3, r2, [r1]
 8005a4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1e5      	bne.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2220      	movs	r2, #32
 8005a58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2220      	movs	r2, #32
 8005a60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2220      	movs	r2, #32
 8005a68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8005a74:	2303      	movs	r3, #3
 8005a76:	e010      	b.n	8005a9a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	69da      	ldr	r2, [r3, #28]
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	4013      	ands	r3, r2
 8005a82:	68ba      	ldr	r2, [r7, #8]
 8005a84:	429a      	cmp	r2, r3
 8005a86:	bf0c      	ite	eq
 8005a88:	2301      	moveq	r3, #1
 8005a8a:	2300      	movne	r3, #0
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	461a      	mov	r2, r3
 8005a90:	79fb      	ldrb	r3, [r7, #7]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	f43f af46 	beq.w	8005924 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a98:	2300      	movs	r3, #0
}
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	3770      	adds	r7, #112	; 0x70
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bd80      	pop	{r7, pc}

08005aa2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005aa2:	b480      	push	{r7}
 8005aa4:	b085      	sub	sp, #20
 8005aa6:	af00      	add	r7, sp, #0
 8005aa8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d101      	bne.n	8005ab8 <HAL_UARTEx_DisableFifoMode+0x16>
 8005ab4:	2302      	movs	r3, #2
 8005ab6:	e027      	b.n	8005b08 <HAL_UARTEx_DisableFifoMode+0x66>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2224      	movs	r2, #36	; 0x24
 8005ac4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f022 0201 	bic.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005ae6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3714      	adds	r7, #20
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b084      	sub	sp, #16
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d101      	bne.n	8005b2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005b28:	2302      	movs	r3, #2
 8005b2a:	e02d      	b.n	8005b88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2224      	movs	r2, #36	; 0x24
 8005b38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f022 0201 	bic.w	r2, r2, #1
 8005b52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	430a      	orrs	r2, r1
 8005b66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f000 f84f 	bl	8005c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	68fa      	ldr	r2, [r7, #12]
 8005b74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2220      	movs	r2, #32
 8005b7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}

08005b90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b084      	sub	sp, #16
 8005b94:	af00      	add	r7, sp, #0
 8005b96:	6078      	str	r0, [r7, #4]
 8005b98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d101      	bne.n	8005ba8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005ba4:	2302      	movs	r3, #2
 8005ba6:	e02d      	b.n	8005c04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2224      	movs	r2, #36	; 0x24
 8005bb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f022 0201 	bic.w	r2, r2, #1
 8005bce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	683a      	ldr	r2, [r7, #0]
 8005be0:	430a      	orrs	r2, r1
 8005be2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005be4:	6878      	ldr	r0, [r7, #4]
 8005be6:	f000 f811 	bl	8005c0c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2220      	movs	r2, #32
 8005bf6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3710      	adds	r7, #16
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}

08005c0c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b085      	sub	sp, #20
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d108      	bne.n	8005c2e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005c2c:	e031      	b.n	8005c92 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005c2e:	2308      	movs	r3, #8
 8005c30:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005c32:	2308      	movs	r3, #8
 8005c34:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	0e5b      	lsrs	r3, r3, #25
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	f003 0307 	and.w	r3, r3, #7
 8005c44:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	0f5b      	lsrs	r3, r3, #29
 8005c4e:	b2db      	uxtb	r3, r3
 8005c50:	f003 0307 	and.w	r3, r3, #7
 8005c54:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c56:	7bbb      	ldrb	r3, [r7, #14]
 8005c58:	7b3a      	ldrb	r2, [r7, #12]
 8005c5a:	4911      	ldr	r1, [pc, #68]	; (8005ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8005c5c:	5c8a      	ldrb	r2, [r1, r2]
 8005c5e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c62:	7b3a      	ldrb	r2, [r7, #12]
 8005c64:	490f      	ldr	r1, [pc, #60]	; (8005ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8005c66:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c68:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c6c:	b29a      	uxth	r2, r3
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c74:	7bfb      	ldrb	r3, [r7, #15]
 8005c76:	7b7a      	ldrb	r2, [r7, #13]
 8005c78:	4909      	ldr	r1, [pc, #36]	; (8005ca0 <UARTEx_SetNbDataToProcess+0x94>)
 8005c7a:	5c8a      	ldrb	r2, [r1, r2]
 8005c7c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c80:	7b7a      	ldrb	r2, [r7, #13]
 8005c82:	4908      	ldr	r1, [pc, #32]	; (8005ca4 <UARTEx_SetNbDataToProcess+0x98>)
 8005c84:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c86:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005c92:	bf00      	nop
 8005c94:	3714      	adds	r7, #20
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr
 8005c9e:	bf00      	nop
 8005ca0:	080087a4 	.word	0x080087a4
 8005ca4:	080087ac 	.word	0x080087ac

08005ca8 <__cvt>:
 8005ca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cac:	ec55 4b10 	vmov	r4, r5, d0
 8005cb0:	2d00      	cmp	r5, #0
 8005cb2:	460e      	mov	r6, r1
 8005cb4:	4619      	mov	r1, r3
 8005cb6:	462b      	mov	r3, r5
 8005cb8:	bfbb      	ittet	lt
 8005cba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005cbe:	461d      	movlt	r5, r3
 8005cc0:	2300      	movge	r3, #0
 8005cc2:	232d      	movlt	r3, #45	; 0x2d
 8005cc4:	700b      	strb	r3, [r1, #0]
 8005cc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005cc8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005ccc:	4691      	mov	r9, r2
 8005cce:	f023 0820 	bic.w	r8, r3, #32
 8005cd2:	bfbc      	itt	lt
 8005cd4:	4622      	movlt	r2, r4
 8005cd6:	4614      	movlt	r4, r2
 8005cd8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005cdc:	d005      	beq.n	8005cea <__cvt+0x42>
 8005cde:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005ce2:	d100      	bne.n	8005ce6 <__cvt+0x3e>
 8005ce4:	3601      	adds	r6, #1
 8005ce6:	2102      	movs	r1, #2
 8005ce8:	e000      	b.n	8005cec <__cvt+0x44>
 8005cea:	2103      	movs	r1, #3
 8005cec:	ab03      	add	r3, sp, #12
 8005cee:	9301      	str	r3, [sp, #4]
 8005cf0:	ab02      	add	r3, sp, #8
 8005cf2:	9300      	str	r3, [sp, #0]
 8005cf4:	ec45 4b10 	vmov	d0, r4, r5
 8005cf8:	4653      	mov	r3, sl
 8005cfa:	4632      	mov	r2, r6
 8005cfc:	f000 ff54 	bl	8006ba8 <_dtoa_r>
 8005d00:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005d04:	4607      	mov	r7, r0
 8005d06:	d102      	bne.n	8005d0e <__cvt+0x66>
 8005d08:	f019 0f01 	tst.w	r9, #1
 8005d0c:	d022      	beq.n	8005d54 <__cvt+0xac>
 8005d0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005d12:	eb07 0906 	add.w	r9, r7, r6
 8005d16:	d110      	bne.n	8005d3a <__cvt+0x92>
 8005d18:	783b      	ldrb	r3, [r7, #0]
 8005d1a:	2b30      	cmp	r3, #48	; 0x30
 8005d1c:	d10a      	bne.n	8005d34 <__cvt+0x8c>
 8005d1e:	2200      	movs	r2, #0
 8005d20:	2300      	movs	r3, #0
 8005d22:	4620      	mov	r0, r4
 8005d24:	4629      	mov	r1, r5
 8005d26:	f7fa fef7 	bl	8000b18 <__aeabi_dcmpeq>
 8005d2a:	b918      	cbnz	r0, 8005d34 <__cvt+0x8c>
 8005d2c:	f1c6 0601 	rsb	r6, r6, #1
 8005d30:	f8ca 6000 	str.w	r6, [sl]
 8005d34:	f8da 3000 	ldr.w	r3, [sl]
 8005d38:	4499      	add	r9, r3
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	4620      	mov	r0, r4
 8005d40:	4629      	mov	r1, r5
 8005d42:	f7fa fee9 	bl	8000b18 <__aeabi_dcmpeq>
 8005d46:	b108      	cbz	r0, 8005d4c <__cvt+0xa4>
 8005d48:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d4c:	2230      	movs	r2, #48	; 0x30
 8005d4e:	9b03      	ldr	r3, [sp, #12]
 8005d50:	454b      	cmp	r3, r9
 8005d52:	d307      	bcc.n	8005d64 <__cvt+0xbc>
 8005d54:	9b03      	ldr	r3, [sp, #12]
 8005d56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d58:	1bdb      	subs	r3, r3, r7
 8005d5a:	4638      	mov	r0, r7
 8005d5c:	6013      	str	r3, [r2, #0]
 8005d5e:	b004      	add	sp, #16
 8005d60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d64:	1c59      	adds	r1, r3, #1
 8005d66:	9103      	str	r1, [sp, #12]
 8005d68:	701a      	strb	r2, [r3, #0]
 8005d6a:	e7f0      	b.n	8005d4e <__cvt+0xa6>

08005d6c <__exponent>:
 8005d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2900      	cmp	r1, #0
 8005d72:	bfb8      	it	lt
 8005d74:	4249      	neglt	r1, r1
 8005d76:	f803 2b02 	strb.w	r2, [r3], #2
 8005d7a:	bfb4      	ite	lt
 8005d7c:	222d      	movlt	r2, #45	; 0x2d
 8005d7e:	222b      	movge	r2, #43	; 0x2b
 8005d80:	2909      	cmp	r1, #9
 8005d82:	7042      	strb	r2, [r0, #1]
 8005d84:	dd2a      	ble.n	8005ddc <__exponent+0x70>
 8005d86:	f10d 0207 	add.w	r2, sp, #7
 8005d8a:	4617      	mov	r7, r2
 8005d8c:	260a      	movs	r6, #10
 8005d8e:	4694      	mov	ip, r2
 8005d90:	fb91 f5f6 	sdiv	r5, r1, r6
 8005d94:	fb06 1415 	mls	r4, r6, r5, r1
 8005d98:	3430      	adds	r4, #48	; 0x30
 8005d9a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005d9e:	460c      	mov	r4, r1
 8005da0:	2c63      	cmp	r4, #99	; 0x63
 8005da2:	f102 32ff 	add.w	r2, r2, #4294967295
 8005da6:	4629      	mov	r1, r5
 8005da8:	dcf1      	bgt.n	8005d8e <__exponent+0x22>
 8005daa:	3130      	adds	r1, #48	; 0x30
 8005dac:	f1ac 0402 	sub.w	r4, ip, #2
 8005db0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005db4:	1c41      	adds	r1, r0, #1
 8005db6:	4622      	mov	r2, r4
 8005db8:	42ba      	cmp	r2, r7
 8005dba:	d30a      	bcc.n	8005dd2 <__exponent+0x66>
 8005dbc:	f10d 0209 	add.w	r2, sp, #9
 8005dc0:	eba2 020c 	sub.w	r2, r2, ip
 8005dc4:	42bc      	cmp	r4, r7
 8005dc6:	bf88      	it	hi
 8005dc8:	2200      	movhi	r2, #0
 8005dca:	4413      	add	r3, r2
 8005dcc:	1a18      	subs	r0, r3, r0
 8005dce:	b003      	add	sp, #12
 8005dd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dd2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005dd6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005dda:	e7ed      	b.n	8005db8 <__exponent+0x4c>
 8005ddc:	2330      	movs	r3, #48	; 0x30
 8005dde:	3130      	adds	r1, #48	; 0x30
 8005de0:	7083      	strb	r3, [r0, #2]
 8005de2:	70c1      	strb	r1, [r0, #3]
 8005de4:	1d03      	adds	r3, r0, #4
 8005de6:	e7f1      	b.n	8005dcc <__exponent+0x60>

08005de8 <_printf_float>:
 8005de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dec:	ed2d 8b02 	vpush	{d8}
 8005df0:	b08d      	sub	sp, #52	; 0x34
 8005df2:	460c      	mov	r4, r1
 8005df4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005df8:	4616      	mov	r6, r2
 8005dfa:	461f      	mov	r7, r3
 8005dfc:	4605      	mov	r5, r0
 8005dfe:	f000 fdb7 	bl	8006970 <_localeconv_r>
 8005e02:	f8d0 a000 	ldr.w	sl, [r0]
 8005e06:	4650      	mov	r0, sl
 8005e08:	f7fa fa5a 	bl	80002c0 <strlen>
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8005e10:	6823      	ldr	r3, [r4, #0]
 8005e12:	9305      	str	r3, [sp, #20]
 8005e14:	f8d8 3000 	ldr.w	r3, [r8]
 8005e18:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005e1c:	3307      	adds	r3, #7
 8005e1e:	f023 0307 	bic.w	r3, r3, #7
 8005e22:	f103 0208 	add.w	r2, r3, #8
 8005e26:	f8c8 2000 	str.w	r2, [r8]
 8005e2a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e2e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005e32:	9307      	str	r3, [sp, #28]
 8005e34:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e38:	ee08 0a10 	vmov	s16, r0
 8005e3c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005e40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e44:	4b9e      	ldr	r3, [pc, #632]	; (80060c0 <_printf_float+0x2d8>)
 8005e46:	f04f 32ff 	mov.w	r2, #4294967295
 8005e4a:	f7fa fe97 	bl	8000b7c <__aeabi_dcmpun>
 8005e4e:	bb88      	cbnz	r0, 8005eb4 <_printf_float+0xcc>
 8005e50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e54:	4b9a      	ldr	r3, [pc, #616]	; (80060c0 <_printf_float+0x2d8>)
 8005e56:	f04f 32ff 	mov.w	r2, #4294967295
 8005e5a:	f7fa fe71 	bl	8000b40 <__aeabi_dcmple>
 8005e5e:	bb48      	cbnz	r0, 8005eb4 <_printf_float+0xcc>
 8005e60:	2200      	movs	r2, #0
 8005e62:	2300      	movs	r3, #0
 8005e64:	4640      	mov	r0, r8
 8005e66:	4649      	mov	r1, r9
 8005e68:	f7fa fe60 	bl	8000b2c <__aeabi_dcmplt>
 8005e6c:	b110      	cbz	r0, 8005e74 <_printf_float+0x8c>
 8005e6e:	232d      	movs	r3, #45	; 0x2d
 8005e70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e74:	4a93      	ldr	r2, [pc, #588]	; (80060c4 <_printf_float+0x2dc>)
 8005e76:	4b94      	ldr	r3, [pc, #592]	; (80060c8 <_printf_float+0x2e0>)
 8005e78:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005e7c:	bf94      	ite	ls
 8005e7e:	4690      	movls	r8, r2
 8005e80:	4698      	movhi	r8, r3
 8005e82:	2303      	movs	r3, #3
 8005e84:	6123      	str	r3, [r4, #16]
 8005e86:	9b05      	ldr	r3, [sp, #20]
 8005e88:	f023 0304 	bic.w	r3, r3, #4
 8005e8c:	6023      	str	r3, [r4, #0]
 8005e8e:	f04f 0900 	mov.w	r9, #0
 8005e92:	9700      	str	r7, [sp, #0]
 8005e94:	4633      	mov	r3, r6
 8005e96:	aa0b      	add	r2, sp, #44	; 0x2c
 8005e98:	4621      	mov	r1, r4
 8005e9a:	4628      	mov	r0, r5
 8005e9c:	f000 f9da 	bl	8006254 <_printf_common>
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	f040 8090 	bne.w	8005fc6 <_printf_float+0x1de>
 8005ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eaa:	b00d      	add	sp, #52	; 0x34
 8005eac:	ecbd 8b02 	vpop	{d8}
 8005eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eb4:	4642      	mov	r2, r8
 8005eb6:	464b      	mov	r3, r9
 8005eb8:	4640      	mov	r0, r8
 8005eba:	4649      	mov	r1, r9
 8005ebc:	f7fa fe5e 	bl	8000b7c <__aeabi_dcmpun>
 8005ec0:	b140      	cbz	r0, 8005ed4 <_printf_float+0xec>
 8005ec2:	464b      	mov	r3, r9
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bfbc      	itt	lt
 8005ec8:	232d      	movlt	r3, #45	; 0x2d
 8005eca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ece:	4a7f      	ldr	r2, [pc, #508]	; (80060cc <_printf_float+0x2e4>)
 8005ed0:	4b7f      	ldr	r3, [pc, #508]	; (80060d0 <_printf_float+0x2e8>)
 8005ed2:	e7d1      	b.n	8005e78 <_printf_float+0x90>
 8005ed4:	6863      	ldr	r3, [r4, #4]
 8005ed6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005eda:	9206      	str	r2, [sp, #24]
 8005edc:	1c5a      	adds	r2, r3, #1
 8005ede:	d13f      	bne.n	8005f60 <_printf_float+0x178>
 8005ee0:	2306      	movs	r3, #6
 8005ee2:	6063      	str	r3, [r4, #4]
 8005ee4:	9b05      	ldr	r3, [sp, #20]
 8005ee6:	6861      	ldr	r1, [r4, #4]
 8005ee8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005eec:	2300      	movs	r3, #0
 8005eee:	9303      	str	r3, [sp, #12]
 8005ef0:	ab0a      	add	r3, sp, #40	; 0x28
 8005ef2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005ef6:	ab09      	add	r3, sp, #36	; 0x24
 8005ef8:	ec49 8b10 	vmov	d0, r8, r9
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	6022      	str	r2, [r4, #0]
 8005f00:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005f04:	4628      	mov	r0, r5
 8005f06:	f7ff fecf 	bl	8005ca8 <__cvt>
 8005f0a:	9b06      	ldr	r3, [sp, #24]
 8005f0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005f0e:	2b47      	cmp	r3, #71	; 0x47
 8005f10:	4680      	mov	r8, r0
 8005f12:	d108      	bne.n	8005f26 <_printf_float+0x13e>
 8005f14:	1cc8      	adds	r0, r1, #3
 8005f16:	db02      	blt.n	8005f1e <_printf_float+0x136>
 8005f18:	6863      	ldr	r3, [r4, #4]
 8005f1a:	4299      	cmp	r1, r3
 8005f1c:	dd41      	ble.n	8005fa2 <_printf_float+0x1ba>
 8005f1e:	f1ab 0302 	sub.w	r3, fp, #2
 8005f22:	fa5f fb83 	uxtb.w	fp, r3
 8005f26:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005f2a:	d820      	bhi.n	8005f6e <_printf_float+0x186>
 8005f2c:	3901      	subs	r1, #1
 8005f2e:	465a      	mov	r2, fp
 8005f30:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005f34:	9109      	str	r1, [sp, #36]	; 0x24
 8005f36:	f7ff ff19 	bl	8005d6c <__exponent>
 8005f3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f3c:	1813      	adds	r3, r2, r0
 8005f3e:	2a01      	cmp	r2, #1
 8005f40:	4681      	mov	r9, r0
 8005f42:	6123      	str	r3, [r4, #16]
 8005f44:	dc02      	bgt.n	8005f4c <_printf_float+0x164>
 8005f46:	6822      	ldr	r2, [r4, #0]
 8005f48:	07d2      	lsls	r2, r2, #31
 8005f4a:	d501      	bpl.n	8005f50 <_printf_float+0x168>
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	6123      	str	r3, [r4, #16]
 8005f50:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d09c      	beq.n	8005e92 <_printf_float+0xaa>
 8005f58:	232d      	movs	r3, #45	; 0x2d
 8005f5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f5e:	e798      	b.n	8005e92 <_printf_float+0xaa>
 8005f60:	9a06      	ldr	r2, [sp, #24]
 8005f62:	2a47      	cmp	r2, #71	; 0x47
 8005f64:	d1be      	bne.n	8005ee4 <_printf_float+0xfc>
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1bc      	bne.n	8005ee4 <_printf_float+0xfc>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e7b9      	b.n	8005ee2 <_printf_float+0xfa>
 8005f6e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005f72:	d118      	bne.n	8005fa6 <_printf_float+0x1be>
 8005f74:	2900      	cmp	r1, #0
 8005f76:	6863      	ldr	r3, [r4, #4]
 8005f78:	dd0b      	ble.n	8005f92 <_printf_float+0x1aa>
 8005f7a:	6121      	str	r1, [r4, #16]
 8005f7c:	b913      	cbnz	r3, 8005f84 <_printf_float+0x19c>
 8005f7e:	6822      	ldr	r2, [r4, #0]
 8005f80:	07d0      	lsls	r0, r2, #31
 8005f82:	d502      	bpl.n	8005f8a <_printf_float+0x1a2>
 8005f84:	3301      	adds	r3, #1
 8005f86:	440b      	add	r3, r1
 8005f88:	6123      	str	r3, [r4, #16]
 8005f8a:	65a1      	str	r1, [r4, #88]	; 0x58
 8005f8c:	f04f 0900 	mov.w	r9, #0
 8005f90:	e7de      	b.n	8005f50 <_printf_float+0x168>
 8005f92:	b913      	cbnz	r3, 8005f9a <_printf_float+0x1b2>
 8005f94:	6822      	ldr	r2, [r4, #0]
 8005f96:	07d2      	lsls	r2, r2, #31
 8005f98:	d501      	bpl.n	8005f9e <_printf_float+0x1b6>
 8005f9a:	3302      	adds	r3, #2
 8005f9c:	e7f4      	b.n	8005f88 <_printf_float+0x1a0>
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e7f2      	b.n	8005f88 <_printf_float+0x1a0>
 8005fa2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005fa6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fa8:	4299      	cmp	r1, r3
 8005faa:	db05      	blt.n	8005fb8 <_printf_float+0x1d0>
 8005fac:	6823      	ldr	r3, [r4, #0]
 8005fae:	6121      	str	r1, [r4, #16]
 8005fb0:	07d8      	lsls	r0, r3, #31
 8005fb2:	d5ea      	bpl.n	8005f8a <_printf_float+0x1a2>
 8005fb4:	1c4b      	adds	r3, r1, #1
 8005fb6:	e7e7      	b.n	8005f88 <_printf_float+0x1a0>
 8005fb8:	2900      	cmp	r1, #0
 8005fba:	bfd4      	ite	le
 8005fbc:	f1c1 0202 	rsble	r2, r1, #2
 8005fc0:	2201      	movgt	r2, #1
 8005fc2:	4413      	add	r3, r2
 8005fc4:	e7e0      	b.n	8005f88 <_printf_float+0x1a0>
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	055a      	lsls	r2, r3, #21
 8005fca:	d407      	bmi.n	8005fdc <_printf_float+0x1f4>
 8005fcc:	6923      	ldr	r3, [r4, #16]
 8005fce:	4642      	mov	r2, r8
 8005fd0:	4631      	mov	r1, r6
 8005fd2:	4628      	mov	r0, r5
 8005fd4:	47b8      	blx	r7
 8005fd6:	3001      	adds	r0, #1
 8005fd8:	d12c      	bne.n	8006034 <_printf_float+0x24c>
 8005fda:	e764      	b.n	8005ea6 <_printf_float+0xbe>
 8005fdc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005fe0:	f240 80e0 	bls.w	80061a4 <_printf_float+0x3bc>
 8005fe4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fe8:	2200      	movs	r2, #0
 8005fea:	2300      	movs	r3, #0
 8005fec:	f7fa fd94 	bl	8000b18 <__aeabi_dcmpeq>
 8005ff0:	2800      	cmp	r0, #0
 8005ff2:	d034      	beq.n	800605e <_printf_float+0x276>
 8005ff4:	4a37      	ldr	r2, [pc, #220]	; (80060d4 <_printf_float+0x2ec>)
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	4631      	mov	r1, r6
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	47b8      	blx	r7
 8005ffe:	3001      	adds	r0, #1
 8006000:	f43f af51 	beq.w	8005ea6 <_printf_float+0xbe>
 8006004:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006008:	429a      	cmp	r2, r3
 800600a:	db02      	blt.n	8006012 <_printf_float+0x22a>
 800600c:	6823      	ldr	r3, [r4, #0]
 800600e:	07d8      	lsls	r0, r3, #31
 8006010:	d510      	bpl.n	8006034 <_printf_float+0x24c>
 8006012:	ee18 3a10 	vmov	r3, s16
 8006016:	4652      	mov	r2, sl
 8006018:	4631      	mov	r1, r6
 800601a:	4628      	mov	r0, r5
 800601c:	47b8      	blx	r7
 800601e:	3001      	adds	r0, #1
 8006020:	f43f af41 	beq.w	8005ea6 <_printf_float+0xbe>
 8006024:	f04f 0800 	mov.w	r8, #0
 8006028:	f104 091a 	add.w	r9, r4, #26
 800602c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800602e:	3b01      	subs	r3, #1
 8006030:	4543      	cmp	r3, r8
 8006032:	dc09      	bgt.n	8006048 <_printf_float+0x260>
 8006034:	6823      	ldr	r3, [r4, #0]
 8006036:	079b      	lsls	r3, r3, #30
 8006038:	f100 8107 	bmi.w	800624a <_printf_float+0x462>
 800603c:	68e0      	ldr	r0, [r4, #12]
 800603e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006040:	4298      	cmp	r0, r3
 8006042:	bfb8      	it	lt
 8006044:	4618      	movlt	r0, r3
 8006046:	e730      	b.n	8005eaa <_printf_float+0xc2>
 8006048:	2301      	movs	r3, #1
 800604a:	464a      	mov	r2, r9
 800604c:	4631      	mov	r1, r6
 800604e:	4628      	mov	r0, r5
 8006050:	47b8      	blx	r7
 8006052:	3001      	adds	r0, #1
 8006054:	f43f af27 	beq.w	8005ea6 <_printf_float+0xbe>
 8006058:	f108 0801 	add.w	r8, r8, #1
 800605c:	e7e6      	b.n	800602c <_printf_float+0x244>
 800605e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006060:	2b00      	cmp	r3, #0
 8006062:	dc39      	bgt.n	80060d8 <_printf_float+0x2f0>
 8006064:	4a1b      	ldr	r2, [pc, #108]	; (80060d4 <_printf_float+0x2ec>)
 8006066:	2301      	movs	r3, #1
 8006068:	4631      	mov	r1, r6
 800606a:	4628      	mov	r0, r5
 800606c:	47b8      	blx	r7
 800606e:	3001      	adds	r0, #1
 8006070:	f43f af19 	beq.w	8005ea6 <_printf_float+0xbe>
 8006074:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006078:	4313      	orrs	r3, r2
 800607a:	d102      	bne.n	8006082 <_printf_float+0x29a>
 800607c:	6823      	ldr	r3, [r4, #0]
 800607e:	07d9      	lsls	r1, r3, #31
 8006080:	d5d8      	bpl.n	8006034 <_printf_float+0x24c>
 8006082:	ee18 3a10 	vmov	r3, s16
 8006086:	4652      	mov	r2, sl
 8006088:	4631      	mov	r1, r6
 800608a:	4628      	mov	r0, r5
 800608c:	47b8      	blx	r7
 800608e:	3001      	adds	r0, #1
 8006090:	f43f af09 	beq.w	8005ea6 <_printf_float+0xbe>
 8006094:	f04f 0900 	mov.w	r9, #0
 8006098:	f104 0a1a 	add.w	sl, r4, #26
 800609c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800609e:	425b      	negs	r3, r3
 80060a0:	454b      	cmp	r3, r9
 80060a2:	dc01      	bgt.n	80060a8 <_printf_float+0x2c0>
 80060a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a6:	e792      	b.n	8005fce <_printf_float+0x1e6>
 80060a8:	2301      	movs	r3, #1
 80060aa:	4652      	mov	r2, sl
 80060ac:	4631      	mov	r1, r6
 80060ae:	4628      	mov	r0, r5
 80060b0:	47b8      	blx	r7
 80060b2:	3001      	adds	r0, #1
 80060b4:	f43f aef7 	beq.w	8005ea6 <_printf_float+0xbe>
 80060b8:	f109 0901 	add.w	r9, r9, #1
 80060bc:	e7ee      	b.n	800609c <_printf_float+0x2b4>
 80060be:	bf00      	nop
 80060c0:	7fefffff 	.word	0x7fefffff
 80060c4:	080088b5 	.word	0x080088b5
 80060c8:	080088b9 	.word	0x080088b9
 80060cc:	080088bd 	.word	0x080088bd
 80060d0:	080088c1 	.word	0x080088c1
 80060d4:	080088c5 	.word	0x080088c5
 80060d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80060da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060dc:	429a      	cmp	r2, r3
 80060de:	bfa8      	it	ge
 80060e0:	461a      	movge	r2, r3
 80060e2:	2a00      	cmp	r2, #0
 80060e4:	4691      	mov	r9, r2
 80060e6:	dc37      	bgt.n	8006158 <_printf_float+0x370>
 80060e8:	f04f 0b00 	mov.w	fp, #0
 80060ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060f0:	f104 021a 	add.w	r2, r4, #26
 80060f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80060f6:	9305      	str	r3, [sp, #20]
 80060f8:	eba3 0309 	sub.w	r3, r3, r9
 80060fc:	455b      	cmp	r3, fp
 80060fe:	dc33      	bgt.n	8006168 <_printf_float+0x380>
 8006100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006104:	429a      	cmp	r2, r3
 8006106:	db3b      	blt.n	8006180 <_printf_float+0x398>
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	07da      	lsls	r2, r3, #31
 800610c:	d438      	bmi.n	8006180 <_printf_float+0x398>
 800610e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006112:	eba2 0903 	sub.w	r9, r2, r3
 8006116:	9b05      	ldr	r3, [sp, #20]
 8006118:	1ad2      	subs	r2, r2, r3
 800611a:	4591      	cmp	r9, r2
 800611c:	bfa8      	it	ge
 800611e:	4691      	movge	r9, r2
 8006120:	f1b9 0f00 	cmp.w	r9, #0
 8006124:	dc35      	bgt.n	8006192 <_printf_float+0x3aa>
 8006126:	f04f 0800 	mov.w	r8, #0
 800612a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800612e:	f104 0a1a 	add.w	sl, r4, #26
 8006132:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006136:	1a9b      	subs	r3, r3, r2
 8006138:	eba3 0309 	sub.w	r3, r3, r9
 800613c:	4543      	cmp	r3, r8
 800613e:	f77f af79 	ble.w	8006034 <_printf_float+0x24c>
 8006142:	2301      	movs	r3, #1
 8006144:	4652      	mov	r2, sl
 8006146:	4631      	mov	r1, r6
 8006148:	4628      	mov	r0, r5
 800614a:	47b8      	blx	r7
 800614c:	3001      	adds	r0, #1
 800614e:	f43f aeaa 	beq.w	8005ea6 <_printf_float+0xbe>
 8006152:	f108 0801 	add.w	r8, r8, #1
 8006156:	e7ec      	b.n	8006132 <_printf_float+0x34a>
 8006158:	4613      	mov	r3, r2
 800615a:	4631      	mov	r1, r6
 800615c:	4642      	mov	r2, r8
 800615e:	4628      	mov	r0, r5
 8006160:	47b8      	blx	r7
 8006162:	3001      	adds	r0, #1
 8006164:	d1c0      	bne.n	80060e8 <_printf_float+0x300>
 8006166:	e69e      	b.n	8005ea6 <_printf_float+0xbe>
 8006168:	2301      	movs	r3, #1
 800616a:	4631      	mov	r1, r6
 800616c:	4628      	mov	r0, r5
 800616e:	9205      	str	r2, [sp, #20]
 8006170:	47b8      	blx	r7
 8006172:	3001      	adds	r0, #1
 8006174:	f43f ae97 	beq.w	8005ea6 <_printf_float+0xbe>
 8006178:	9a05      	ldr	r2, [sp, #20]
 800617a:	f10b 0b01 	add.w	fp, fp, #1
 800617e:	e7b9      	b.n	80060f4 <_printf_float+0x30c>
 8006180:	ee18 3a10 	vmov	r3, s16
 8006184:	4652      	mov	r2, sl
 8006186:	4631      	mov	r1, r6
 8006188:	4628      	mov	r0, r5
 800618a:	47b8      	blx	r7
 800618c:	3001      	adds	r0, #1
 800618e:	d1be      	bne.n	800610e <_printf_float+0x326>
 8006190:	e689      	b.n	8005ea6 <_printf_float+0xbe>
 8006192:	9a05      	ldr	r2, [sp, #20]
 8006194:	464b      	mov	r3, r9
 8006196:	4442      	add	r2, r8
 8006198:	4631      	mov	r1, r6
 800619a:	4628      	mov	r0, r5
 800619c:	47b8      	blx	r7
 800619e:	3001      	adds	r0, #1
 80061a0:	d1c1      	bne.n	8006126 <_printf_float+0x33e>
 80061a2:	e680      	b.n	8005ea6 <_printf_float+0xbe>
 80061a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061a6:	2a01      	cmp	r2, #1
 80061a8:	dc01      	bgt.n	80061ae <_printf_float+0x3c6>
 80061aa:	07db      	lsls	r3, r3, #31
 80061ac:	d53a      	bpl.n	8006224 <_printf_float+0x43c>
 80061ae:	2301      	movs	r3, #1
 80061b0:	4642      	mov	r2, r8
 80061b2:	4631      	mov	r1, r6
 80061b4:	4628      	mov	r0, r5
 80061b6:	47b8      	blx	r7
 80061b8:	3001      	adds	r0, #1
 80061ba:	f43f ae74 	beq.w	8005ea6 <_printf_float+0xbe>
 80061be:	ee18 3a10 	vmov	r3, s16
 80061c2:	4652      	mov	r2, sl
 80061c4:	4631      	mov	r1, r6
 80061c6:	4628      	mov	r0, r5
 80061c8:	47b8      	blx	r7
 80061ca:	3001      	adds	r0, #1
 80061cc:	f43f ae6b 	beq.w	8005ea6 <_printf_float+0xbe>
 80061d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80061d4:	2200      	movs	r2, #0
 80061d6:	2300      	movs	r3, #0
 80061d8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80061dc:	f7fa fc9c 	bl	8000b18 <__aeabi_dcmpeq>
 80061e0:	b9d8      	cbnz	r0, 800621a <_printf_float+0x432>
 80061e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80061e6:	f108 0201 	add.w	r2, r8, #1
 80061ea:	4631      	mov	r1, r6
 80061ec:	4628      	mov	r0, r5
 80061ee:	47b8      	blx	r7
 80061f0:	3001      	adds	r0, #1
 80061f2:	d10e      	bne.n	8006212 <_printf_float+0x42a>
 80061f4:	e657      	b.n	8005ea6 <_printf_float+0xbe>
 80061f6:	2301      	movs	r3, #1
 80061f8:	4652      	mov	r2, sl
 80061fa:	4631      	mov	r1, r6
 80061fc:	4628      	mov	r0, r5
 80061fe:	47b8      	blx	r7
 8006200:	3001      	adds	r0, #1
 8006202:	f43f ae50 	beq.w	8005ea6 <_printf_float+0xbe>
 8006206:	f108 0801 	add.w	r8, r8, #1
 800620a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800620c:	3b01      	subs	r3, #1
 800620e:	4543      	cmp	r3, r8
 8006210:	dcf1      	bgt.n	80061f6 <_printf_float+0x40e>
 8006212:	464b      	mov	r3, r9
 8006214:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006218:	e6da      	b.n	8005fd0 <_printf_float+0x1e8>
 800621a:	f04f 0800 	mov.w	r8, #0
 800621e:	f104 0a1a 	add.w	sl, r4, #26
 8006222:	e7f2      	b.n	800620a <_printf_float+0x422>
 8006224:	2301      	movs	r3, #1
 8006226:	4642      	mov	r2, r8
 8006228:	e7df      	b.n	80061ea <_printf_float+0x402>
 800622a:	2301      	movs	r3, #1
 800622c:	464a      	mov	r2, r9
 800622e:	4631      	mov	r1, r6
 8006230:	4628      	mov	r0, r5
 8006232:	47b8      	blx	r7
 8006234:	3001      	adds	r0, #1
 8006236:	f43f ae36 	beq.w	8005ea6 <_printf_float+0xbe>
 800623a:	f108 0801 	add.w	r8, r8, #1
 800623e:	68e3      	ldr	r3, [r4, #12]
 8006240:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006242:	1a5b      	subs	r3, r3, r1
 8006244:	4543      	cmp	r3, r8
 8006246:	dcf0      	bgt.n	800622a <_printf_float+0x442>
 8006248:	e6f8      	b.n	800603c <_printf_float+0x254>
 800624a:	f04f 0800 	mov.w	r8, #0
 800624e:	f104 0919 	add.w	r9, r4, #25
 8006252:	e7f4      	b.n	800623e <_printf_float+0x456>

08006254 <_printf_common>:
 8006254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006258:	4616      	mov	r6, r2
 800625a:	4699      	mov	r9, r3
 800625c:	688a      	ldr	r2, [r1, #8]
 800625e:	690b      	ldr	r3, [r1, #16]
 8006260:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006264:	4293      	cmp	r3, r2
 8006266:	bfb8      	it	lt
 8006268:	4613      	movlt	r3, r2
 800626a:	6033      	str	r3, [r6, #0]
 800626c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006270:	4607      	mov	r7, r0
 8006272:	460c      	mov	r4, r1
 8006274:	b10a      	cbz	r2, 800627a <_printf_common+0x26>
 8006276:	3301      	adds	r3, #1
 8006278:	6033      	str	r3, [r6, #0]
 800627a:	6823      	ldr	r3, [r4, #0]
 800627c:	0699      	lsls	r1, r3, #26
 800627e:	bf42      	ittt	mi
 8006280:	6833      	ldrmi	r3, [r6, #0]
 8006282:	3302      	addmi	r3, #2
 8006284:	6033      	strmi	r3, [r6, #0]
 8006286:	6825      	ldr	r5, [r4, #0]
 8006288:	f015 0506 	ands.w	r5, r5, #6
 800628c:	d106      	bne.n	800629c <_printf_common+0x48>
 800628e:	f104 0a19 	add.w	sl, r4, #25
 8006292:	68e3      	ldr	r3, [r4, #12]
 8006294:	6832      	ldr	r2, [r6, #0]
 8006296:	1a9b      	subs	r3, r3, r2
 8006298:	42ab      	cmp	r3, r5
 800629a:	dc26      	bgt.n	80062ea <_printf_common+0x96>
 800629c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80062a0:	1e13      	subs	r3, r2, #0
 80062a2:	6822      	ldr	r2, [r4, #0]
 80062a4:	bf18      	it	ne
 80062a6:	2301      	movne	r3, #1
 80062a8:	0692      	lsls	r2, r2, #26
 80062aa:	d42b      	bmi.n	8006304 <_printf_common+0xb0>
 80062ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80062b0:	4649      	mov	r1, r9
 80062b2:	4638      	mov	r0, r7
 80062b4:	47c0      	blx	r8
 80062b6:	3001      	adds	r0, #1
 80062b8:	d01e      	beq.n	80062f8 <_printf_common+0xa4>
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	6922      	ldr	r2, [r4, #16]
 80062be:	f003 0306 	and.w	r3, r3, #6
 80062c2:	2b04      	cmp	r3, #4
 80062c4:	bf02      	ittt	eq
 80062c6:	68e5      	ldreq	r5, [r4, #12]
 80062c8:	6833      	ldreq	r3, [r6, #0]
 80062ca:	1aed      	subeq	r5, r5, r3
 80062cc:	68a3      	ldr	r3, [r4, #8]
 80062ce:	bf0c      	ite	eq
 80062d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062d4:	2500      	movne	r5, #0
 80062d6:	4293      	cmp	r3, r2
 80062d8:	bfc4      	itt	gt
 80062da:	1a9b      	subgt	r3, r3, r2
 80062dc:	18ed      	addgt	r5, r5, r3
 80062de:	2600      	movs	r6, #0
 80062e0:	341a      	adds	r4, #26
 80062e2:	42b5      	cmp	r5, r6
 80062e4:	d11a      	bne.n	800631c <_printf_common+0xc8>
 80062e6:	2000      	movs	r0, #0
 80062e8:	e008      	b.n	80062fc <_printf_common+0xa8>
 80062ea:	2301      	movs	r3, #1
 80062ec:	4652      	mov	r2, sl
 80062ee:	4649      	mov	r1, r9
 80062f0:	4638      	mov	r0, r7
 80062f2:	47c0      	blx	r8
 80062f4:	3001      	adds	r0, #1
 80062f6:	d103      	bne.n	8006300 <_printf_common+0xac>
 80062f8:	f04f 30ff 	mov.w	r0, #4294967295
 80062fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006300:	3501      	adds	r5, #1
 8006302:	e7c6      	b.n	8006292 <_printf_common+0x3e>
 8006304:	18e1      	adds	r1, r4, r3
 8006306:	1c5a      	adds	r2, r3, #1
 8006308:	2030      	movs	r0, #48	; 0x30
 800630a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800630e:	4422      	add	r2, r4
 8006310:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006314:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006318:	3302      	adds	r3, #2
 800631a:	e7c7      	b.n	80062ac <_printf_common+0x58>
 800631c:	2301      	movs	r3, #1
 800631e:	4622      	mov	r2, r4
 8006320:	4649      	mov	r1, r9
 8006322:	4638      	mov	r0, r7
 8006324:	47c0      	blx	r8
 8006326:	3001      	adds	r0, #1
 8006328:	d0e6      	beq.n	80062f8 <_printf_common+0xa4>
 800632a:	3601      	adds	r6, #1
 800632c:	e7d9      	b.n	80062e2 <_printf_common+0x8e>
	...

08006330 <_printf_i>:
 8006330:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006334:	7e0f      	ldrb	r7, [r1, #24]
 8006336:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006338:	2f78      	cmp	r7, #120	; 0x78
 800633a:	4691      	mov	r9, r2
 800633c:	4680      	mov	r8, r0
 800633e:	460c      	mov	r4, r1
 8006340:	469a      	mov	sl, r3
 8006342:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006346:	d807      	bhi.n	8006358 <_printf_i+0x28>
 8006348:	2f62      	cmp	r7, #98	; 0x62
 800634a:	d80a      	bhi.n	8006362 <_printf_i+0x32>
 800634c:	2f00      	cmp	r7, #0
 800634e:	f000 80d4 	beq.w	80064fa <_printf_i+0x1ca>
 8006352:	2f58      	cmp	r7, #88	; 0x58
 8006354:	f000 80c0 	beq.w	80064d8 <_printf_i+0x1a8>
 8006358:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800635c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006360:	e03a      	b.n	80063d8 <_printf_i+0xa8>
 8006362:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006366:	2b15      	cmp	r3, #21
 8006368:	d8f6      	bhi.n	8006358 <_printf_i+0x28>
 800636a:	a101      	add	r1, pc, #4	; (adr r1, 8006370 <_printf_i+0x40>)
 800636c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006370:	080063c9 	.word	0x080063c9
 8006374:	080063dd 	.word	0x080063dd
 8006378:	08006359 	.word	0x08006359
 800637c:	08006359 	.word	0x08006359
 8006380:	08006359 	.word	0x08006359
 8006384:	08006359 	.word	0x08006359
 8006388:	080063dd 	.word	0x080063dd
 800638c:	08006359 	.word	0x08006359
 8006390:	08006359 	.word	0x08006359
 8006394:	08006359 	.word	0x08006359
 8006398:	08006359 	.word	0x08006359
 800639c:	080064e1 	.word	0x080064e1
 80063a0:	08006409 	.word	0x08006409
 80063a4:	0800649b 	.word	0x0800649b
 80063a8:	08006359 	.word	0x08006359
 80063ac:	08006359 	.word	0x08006359
 80063b0:	08006503 	.word	0x08006503
 80063b4:	08006359 	.word	0x08006359
 80063b8:	08006409 	.word	0x08006409
 80063bc:	08006359 	.word	0x08006359
 80063c0:	08006359 	.word	0x08006359
 80063c4:	080064a3 	.word	0x080064a3
 80063c8:	682b      	ldr	r3, [r5, #0]
 80063ca:	1d1a      	adds	r2, r3, #4
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	602a      	str	r2, [r5, #0]
 80063d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80063d8:	2301      	movs	r3, #1
 80063da:	e09f      	b.n	800651c <_printf_i+0x1ec>
 80063dc:	6820      	ldr	r0, [r4, #0]
 80063de:	682b      	ldr	r3, [r5, #0]
 80063e0:	0607      	lsls	r7, r0, #24
 80063e2:	f103 0104 	add.w	r1, r3, #4
 80063e6:	6029      	str	r1, [r5, #0]
 80063e8:	d501      	bpl.n	80063ee <_printf_i+0xbe>
 80063ea:	681e      	ldr	r6, [r3, #0]
 80063ec:	e003      	b.n	80063f6 <_printf_i+0xc6>
 80063ee:	0646      	lsls	r6, r0, #25
 80063f0:	d5fb      	bpl.n	80063ea <_printf_i+0xba>
 80063f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80063f6:	2e00      	cmp	r6, #0
 80063f8:	da03      	bge.n	8006402 <_printf_i+0xd2>
 80063fa:	232d      	movs	r3, #45	; 0x2d
 80063fc:	4276      	negs	r6, r6
 80063fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006402:	485a      	ldr	r0, [pc, #360]	; (800656c <_printf_i+0x23c>)
 8006404:	230a      	movs	r3, #10
 8006406:	e012      	b.n	800642e <_printf_i+0xfe>
 8006408:	682b      	ldr	r3, [r5, #0]
 800640a:	6820      	ldr	r0, [r4, #0]
 800640c:	1d19      	adds	r1, r3, #4
 800640e:	6029      	str	r1, [r5, #0]
 8006410:	0605      	lsls	r5, r0, #24
 8006412:	d501      	bpl.n	8006418 <_printf_i+0xe8>
 8006414:	681e      	ldr	r6, [r3, #0]
 8006416:	e002      	b.n	800641e <_printf_i+0xee>
 8006418:	0641      	lsls	r1, r0, #25
 800641a:	d5fb      	bpl.n	8006414 <_printf_i+0xe4>
 800641c:	881e      	ldrh	r6, [r3, #0]
 800641e:	4853      	ldr	r0, [pc, #332]	; (800656c <_printf_i+0x23c>)
 8006420:	2f6f      	cmp	r7, #111	; 0x6f
 8006422:	bf0c      	ite	eq
 8006424:	2308      	moveq	r3, #8
 8006426:	230a      	movne	r3, #10
 8006428:	2100      	movs	r1, #0
 800642a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800642e:	6865      	ldr	r5, [r4, #4]
 8006430:	60a5      	str	r5, [r4, #8]
 8006432:	2d00      	cmp	r5, #0
 8006434:	bfa2      	ittt	ge
 8006436:	6821      	ldrge	r1, [r4, #0]
 8006438:	f021 0104 	bicge.w	r1, r1, #4
 800643c:	6021      	strge	r1, [r4, #0]
 800643e:	b90e      	cbnz	r6, 8006444 <_printf_i+0x114>
 8006440:	2d00      	cmp	r5, #0
 8006442:	d04b      	beq.n	80064dc <_printf_i+0x1ac>
 8006444:	4615      	mov	r5, r2
 8006446:	fbb6 f1f3 	udiv	r1, r6, r3
 800644a:	fb03 6711 	mls	r7, r3, r1, r6
 800644e:	5dc7      	ldrb	r7, [r0, r7]
 8006450:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006454:	4637      	mov	r7, r6
 8006456:	42bb      	cmp	r3, r7
 8006458:	460e      	mov	r6, r1
 800645a:	d9f4      	bls.n	8006446 <_printf_i+0x116>
 800645c:	2b08      	cmp	r3, #8
 800645e:	d10b      	bne.n	8006478 <_printf_i+0x148>
 8006460:	6823      	ldr	r3, [r4, #0]
 8006462:	07de      	lsls	r6, r3, #31
 8006464:	d508      	bpl.n	8006478 <_printf_i+0x148>
 8006466:	6923      	ldr	r3, [r4, #16]
 8006468:	6861      	ldr	r1, [r4, #4]
 800646a:	4299      	cmp	r1, r3
 800646c:	bfde      	ittt	le
 800646e:	2330      	movle	r3, #48	; 0x30
 8006470:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006474:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006478:	1b52      	subs	r2, r2, r5
 800647a:	6122      	str	r2, [r4, #16]
 800647c:	f8cd a000 	str.w	sl, [sp]
 8006480:	464b      	mov	r3, r9
 8006482:	aa03      	add	r2, sp, #12
 8006484:	4621      	mov	r1, r4
 8006486:	4640      	mov	r0, r8
 8006488:	f7ff fee4 	bl	8006254 <_printf_common>
 800648c:	3001      	adds	r0, #1
 800648e:	d14a      	bne.n	8006526 <_printf_i+0x1f6>
 8006490:	f04f 30ff 	mov.w	r0, #4294967295
 8006494:	b004      	add	sp, #16
 8006496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	f043 0320 	orr.w	r3, r3, #32
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	4833      	ldr	r0, [pc, #204]	; (8006570 <_printf_i+0x240>)
 80064a4:	2778      	movs	r7, #120	; 0x78
 80064a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80064aa:	6823      	ldr	r3, [r4, #0]
 80064ac:	6829      	ldr	r1, [r5, #0]
 80064ae:	061f      	lsls	r7, r3, #24
 80064b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80064b4:	d402      	bmi.n	80064bc <_printf_i+0x18c>
 80064b6:	065f      	lsls	r7, r3, #25
 80064b8:	bf48      	it	mi
 80064ba:	b2b6      	uxthmi	r6, r6
 80064bc:	07df      	lsls	r7, r3, #31
 80064be:	bf48      	it	mi
 80064c0:	f043 0320 	orrmi.w	r3, r3, #32
 80064c4:	6029      	str	r1, [r5, #0]
 80064c6:	bf48      	it	mi
 80064c8:	6023      	strmi	r3, [r4, #0]
 80064ca:	b91e      	cbnz	r6, 80064d4 <_printf_i+0x1a4>
 80064cc:	6823      	ldr	r3, [r4, #0]
 80064ce:	f023 0320 	bic.w	r3, r3, #32
 80064d2:	6023      	str	r3, [r4, #0]
 80064d4:	2310      	movs	r3, #16
 80064d6:	e7a7      	b.n	8006428 <_printf_i+0xf8>
 80064d8:	4824      	ldr	r0, [pc, #144]	; (800656c <_printf_i+0x23c>)
 80064da:	e7e4      	b.n	80064a6 <_printf_i+0x176>
 80064dc:	4615      	mov	r5, r2
 80064de:	e7bd      	b.n	800645c <_printf_i+0x12c>
 80064e0:	682b      	ldr	r3, [r5, #0]
 80064e2:	6826      	ldr	r6, [r4, #0]
 80064e4:	6961      	ldr	r1, [r4, #20]
 80064e6:	1d18      	adds	r0, r3, #4
 80064e8:	6028      	str	r0, [r5, #0]
 80064ea:	0635      	lsls	r5, r6, #24
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	d501      	bpl.n	80064f4 <_printf_i+0x1c4>
 80064f0:	6019      	str	r1, [r3, #0]
 80064f2:	e002      	b.n	80064fa <_printf_i+0x1ca>
 80064f4:	0670      	lsls	r0, r6, #25
 80064f6:	d5fb      	bpl.n	80064f0 <_printf_i+0x1c0>
 80064f8:	8019      	strh	r1, [r3, #0]
 80064fa:	2300      	movs	r3, #0
 80064fc:	6123      	str	r3, [r4, #16]
 80064fe:	4615      	mov	r5, r2
 8006500:	e7bc      	b.n	800647c <_printf_i+0x14c>
 8006502:	682b      	ldr	r3, [r5, #0]
 8006504:	1d1a      	adds	r2, r3, #4
 8006506:	602a      	str	r2, [r5, #0]
 8006508:	681d      	ldr	r5, [r3, #0]
 800650a:	6862      	ldr	r2, [r4, #4]
 800650c:	2100      	movs	r1, #0
 800650e:	4628      	mov	r0, r5
 8006510:	f7f9 fe86 	bl	8000220 <memchr>
 8006514:	b108      	cbz	r0, 800651a <_printf_i+0x1ea>
 8006516:	1b40      	subs	r0, r0, r5
 8006518:	6060      	str	r0, [r4, #4]
 800651a:	6863      	ldr	r3, [r4, #4]
 800651c:	6123      	str	r3, [r4, #16]
 800651e:	2300      	movs	r3, #0
 8006520:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006524:	e7aa      	b.n	800647c <_printf_i+0x14c>
 8006526:	6923      	ldr	r3, [r4, #16]
 8006528:	462a      	mov	r2, r5
 800652a:	4649      	mov	r1, r9
 800652c:	4640      	mov	r0, r8
 800652e:	47d0      	blx	sl
 8006530:	3001      	adds	r0, #1
 8006532:	d0ad      	beq.n	8006490 <_printf_i+0x160>
 8006534:	6823      	ldr	r3, [r4, #0]
 8006536:	079b      	lsls	r3, r3, #30
 8006538:	d413      	bmi.n	8006562 <_printf_i+0x232>
 800653a:	68e0      	ldr	r0, [r4, #12]
 800653c:	9b03      	ldr	r3, [sp, #12]
 800653e:	4298      	cmp	r0, r3
 8006540:	bfb8      	it	lt
 8006542:	4618      	movlt	r0, r3
 8006544:	e7a6      	b.n	8006494 <_printf_i+0x164>
 8006546:	2301      	movs	r3, #1
 8006548:	4632      	mov	r2, r6
 800654a:	4649      	mov	r1, r9
 800654c:	4640      	mov	r0, r8
 800654e:	47d0      	blx	sl
 8006550:	3001      	adds	r0, #1
 8006552:	d09d      	beq.n	8006490 <_printf_i+0x160>
 8006554:	3501      	adds	r5, #1
 8006556:	68e3      	ldr	r3, [r4, #12]
 8006558:	9903      	ldr	r1, [sp, #12]
 800655a:	1a5b      	subs	r3, r3, r1
 800655c:	42ab      	cmp	r3, r5
 800655e:	dcf2      	bgt.n	8006546 <_printf_i+0x216>
 8006560:	e7eb      	b.n	800653a <_printf_i+0x20a>
 8006562:	2500      	movs	r5, #0
 8006564:	f104 0619 	add.w	r6, r4, #25
 8006568:	e7f5      	b.n	8006556 <_printf_i+0x226>
 800656a:	bf00      	nop
 800656c:	080088c7 	.word	0x080088c7
 8006570:	080088d8 	.word	0x080088d8

08006574 <std>:
 8006574:	2300      	movs	r3, #0
 8006576:	b510      	push	{r4, lr}
 8006578:	4604      	mov	r4, r0
 800657a:	e9c0 3300 	strd	r3, r3, [r0]
 800657e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006582:	6083      	str	r3, [r0, #8]
 8006584:	8181      	strh	r1, [r0, #12]
 8006586:	6643      	str	r3, [r0, #100]	; 0x64
 8006588:	81c2      	strh	r2, [r0, #14]
 800658a:	6183      	str	r3, [r0, #24]
 800658c:	4619      	mov	r1, r3
 800658e:	2208      	movs	r2, #8
 8006590:	305c      	adds	r0, #92	; 0x5c
 8006592:	f000 f9e5 	bl	8006960 <memset>
 8006596:	4b05      	ldr	r3, [pc, #20]	; (80065ac <std+0x38>)
 8006598:	6263      	str	r3, [r4, #36]	; 0x24
 800659a:	4b05      	ldr	r3, [pc, #20]	; (80065b0 <std+0x3c>)
 800659c:	62a3      	str	r3, [r4, #40]	; 0x28
 800659e:	4b05      	ldr	r3, [pc, #20]	; (80065b4 <std+0x40>)
 80065a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80065a2:	4b05      	ldr	r3, [pc, #20]	; (80065b8 <std+0x44>)
 80065a4:	6224      	str	r4, [r4, #32]
 80065a6:	6323      	str	r3, [r4, #48]	; 0x30
 80065a8:	bd10      	pop	{r4, pc}
 80065aa:	bf00      	nop
 80065ac:	080067b1 	.word	0x080067b1
 80065b0:	080067d3 	.word	0x080067d3
 80065b4:	0800680b 	.word	0x0800680b
 80065b8:	0800682f 	.word	0x0800682f

080065bc <stdio_exit_handler>:
 80065bc:	4a02      	ldr	r2, [pc, #8]	; (80065c8 <stdio_exit_handler+0xc>)
 80065be:	4903      	ldr	r1, [pc, #12]	; (80065cc <stdio_exit_handler+0x10>)
 80065c0:	4803      	ldr	r0, [pc, #12]	; (80065d0 <stdio_exit_handler+0x14>)
 80065c2:	f000 b869 	b.w	8006698 <_fwalk_sglue>
 80065c6:	bf00      	nop
 80065c8:	2000000c 	.word	0x2000000c
 80065cc:	08008419 	.word	0x08008419
 80065d0:	20000018 	.word	0x20000018

080065d4 <cleanup_stdio>:
 80065d4:	6841      	ldr	r1, [r0, #4]
 80065d6:	4b0c      	ldr	r3, [pc, #48]	; (8006608 <cleanup_stdio+0x34>)
 80065d8:	4299      	cmp	r1, r3
 80065da:	b510      	push	{r4, lr}
 80065dc:	4604      	mov	r4, r0
 80065de:	d001      	beq.n	80065e4 <cleanup_stdio+0x10>
 80065e0:	f001 ff1a 	bl	8008418 <_fflush_r>
 80065e4:	68a1      	ldr	r1, [r4, #8]
 80065e6:	4b09      	ldr	r3, [pc, #36]	; (800660c <cleanup_stdio+0x38>)
 80065e8:	4299      	cmp	r1, r3
 80065ea:	d002      	beq.n	80065f2 <cleanup_stdio+0x1e>
 80065ec:	4620      	mov	r0, r4
 80065ee:	f001 ff13 	bl	8008418 <_fflush_r>
 80065f2:	68e1      	ldr	r1, [r4, #12]
 80065f4:	4b06      	ldr	r3, [pc, #24]	; (8006610 <cleanup_stdio+0x3c>)
 80065f6:	4299      	cmp	r1, r3
 80065f8:	d004      	beq.n	8006604 <cleanup_stdio+0x30>
 80065fa:	4620      	mov	r0, r4
 80065fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006600:	f001 bf0a 	b.w	8008418 <_fflush_r>
 8006604:	bd10      	pop	{r4, pc}
 8006606:	bf00      	nop
 8006608:	200003a8 	.word	0x200003a8
 800660c:	20000410 	.word	0x20000410
 8006610:	20000478 	.word	0x20000478

08006614 <global_stdio_init.part.0>:
 8006614:	b510      	push	{r4, lr}
 8006616:	4b0b      	ldr	r3, [pc, #44]	; (8006644 <global_stdio_init.part.0+0x30>)
 8006618:	4c0b      	ldr	r4, [pc, #44]	; (8006648 <global_stdio_init.part.0+0x34>)
 800661a:	4a0c      	ldr	r2, [pc, #48]	; (800664c <global_stdio_init.part.0+0x38>)
 800661c:	601a      	str	r2, [r3, #0]
 800661e:	4620      	mov	r0, r4
 8006620:	2200      	movs	r2, #0
 8006622:	2104      	movs	r1, #4
 8006624:	f7ff ffa6 	bl	8006574 <std>
 8006628:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800662c:	2201      	movs	r2, #1
 800662e:	2109      	movs	r1, #9
 8006630:	f7ff ffa0 	bl	8006574 <std>
 8006634:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006638:	2202      	movs	r2, #2
 800663a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800663e:	2112      	movs	r1, #18
 8006640:	f7ff bf98 	b.w	8006574 <std>
 8006644:	200004e0 	.word	0x200004e0
 8006648:	200003a8 	.word	0x200003a8
 800664c:	080065bd 	.word	0x080065bd

08006650 <__sfp_lock_acquire>:
 8006650:	4801      	ldr	r0, [pc, #4]	; (8006658 <__sfp_lock_acquire+0x8>)
 8006652:	f000 ba01 	b.w	8006a58 <__retarget_lock_acquire_recursive>
 8006656:	bf00      	nop
 8006658:	200004e9 	.word	0x200004e9

0800665c <__sfp_lock_release>:
 800665c:	4801      	ldr	r0, [pc, #4]	; (8006664 <__sfp_lock_release+0x8>)
 800665e:	f000 b9fc 	b.w	8006a5a <__retarget_lock_release_recursive>
 8006662:	bf00      	nop
 8006664:	200004e9 	.word	0x200004e9

08006668 <__sinit>:
 8006668:	b510      	push	{r4, lr}
 800666a:	4604      	mov	r4, r0
 800666c:	f7ff fff0 	bl	8006650 <__sfp_lock_acquire>
 8006670:	6a23      	ldr	r3, [r4, #32]
 8006672:	b11b      	cbz	r3, 800667c <__sinit+0x14>
 8006674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006678:	f7ff bff0 	b.w	800665c <__sfp_lock_release>
 800667c:	4b04      	ldr	r3, [pc, #16]	; (8006690 <__sinit+0x28>)
 800667e:	6223      	str	r3, [r4, #32]
 8006680:	4b04      	ldr	r3, [pc, #16]	; (8006694 <__sinit+0x2c>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d1f5      	bne.n	8006674 <__sinit+0xc>
 8006688:	f7ff ffc4 	bl	8006614 <global_stdio_init.part.0>
 800668c:	e7f2      	b.n	8006674 <__sinit+0xc>
 800668e:	bf00      	nop
 8006690:	080065d5 	.word	0x080065d5
 8006694:	200004e0 	.word	0x200004e0

08006698 <_fwalk_sglue>:
 8006698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800669c:	4607      	mov	r7, r0
 800669e:	4688      	mov	r8, r1
 80066a0:	4614      	mov	r4, r2
 80066a2:	2600      	movs	r6, #0
 80066a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066a8:	f1b9 0901 	subs.w	r9, r9, #1
 80066ac:	d505      	bpl.n	80066ba <_fwalk_sglue+0x22>
 80066ae:	6824      	ldr	r4, [r4, #0]
 80066b0:	2c00      	cmp	r4, #0
 80066b2:	d1f7      	bne.n	80066a4 <_fwalk_sglue+0xc>
 80066b4:	4630      	mov	r0, r6
 80066b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066ba:	89ab      	ldrh	r3, [r5, #12]
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d907      	bls.n	80066d0 <_fwalk_sglue+0x38>
 80066c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066c4:	3301      	adds	r3, #1
 80066c6:	d003      	beq.n	80066d0 <_fwalk_sglue+0x38>
 80066c8:	4629      	mov	r1, r5
 80066ca:	4638      	mov	r0, r7
 80066cc:	47c0      	blx	r8
 80066ce:	4306      	orrs	r6, r0
 80066d0:	3568      	adds	r5, #104	; 0x68
 80066d2:	e7e9      	b.n	80066a8 <_fwalk_sglue+0x10>

080066d4 <iprintf>:
 80066d4:	b40f      	push	{r0, r1, r2, r3}
 80066d6:	b507      	push	{r0, r1, r2, lr}
 80066d8:	4906      	ldr	r1, [pc, #24]	; (80066f4 <iprintf+0x20>)
 80066da:	ab04      	add	r3, sp, #16
 80066dc:	6808      	ldr	r0, [r1, #0]
 80066de:	f853 2b04 	ldr.w	r2, [r3], #4
 80066e2:	6881      	ldr	r1, [r0, #8]
 80066e4:	9301      	str	r3, [sp, #4]
 80066e6:	f001 fcf7 	bl	80080d8 <_vfiprintf_r>
 80066ea:	b003      	add	sp, #12
 80066ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80066f0:	b004      	add	sp, #16
 80066f2:	4770      	bx	lr
 80066f4:	20000064 	.word	0x20000064

080066f8 <_puts_r>:
 80066f8:	6a03      	ldr	r3, [r0, #32]
 80066fa:	b570      	push	{r4, r5, r6, lr}
 80066fc:	6884      	ldr	r4, [r0, #8]
 80066fe:	4605      	mov	r5, r0
 8006700:	460e      	mov	r6, r1
 8006702:	b90b      	cbnz	r3, 8006708 <_puts_r+0x10>
 8006704:	f7ff ffb0 	bl	8006668 <__sinit>
 8006708:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800670a:	07db      	lsls	r3, r3, #31
 800670c:	d405      	bmi.n	800671a <_puts_r+0x22>
 800670e:	89a3      	ldrh	r3, [r4, #12]
 8006710:	0598      	lsls	r0, r3, #22
 8006712:	d402      	bmi.n	800671a <_puts_r+0x22>
 8006714:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006716:	f000 f99f 	bl	8006a58 <__retarget_lock_acquire_recursive>
 800671a:	89a3      	ldrh	r3, [r4, #12]
 800671c:	0719      	lsls	r1, r3, #28
 800671e:	d513      	bpl.n	8006748 <_puts_r+0x50>
 8006720:	6923      	ldr	r3, [r4, #16]
 8006722:	b18b      	cbz	r3, 8006748 <_puts_r+0x50>
 8006724:	3e01      	subs	r6, #1
 8006726:	68a3      	ldr	r3, [r4, #8]
 8006728:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800672c:	3b01      	subs	r3, #1
 800672e:	60a3      	str	r3, [r4, #8]
 8006730:	b9e9      	cbnz	r1, 800676e <_puts_r+0x76>
 8006732:	2b00      	cmp	r3, #0
 8006734:	da2e      	bge.n	8006794 <_puts_r+0x9c>
 8006736:	4622      	mov	r2, r4
 8006738:	210a      	movs	r1, #10
 800673a:	4628      	mov	r0, r5
 800673c:	f000 f87b 	bl	8006836 <__swbuf_r>
 8006740:	3001      	adds	r0, #1
 8006742:	d007      	beq.n	8006754 <_puts_r+0x5c>
 8006744:	250a      	movs	r5, #10
 8006746:	e007      	b.n	8006758 <_puts_r+0x60>
 8006748:	4621      	mov	r1, r4
 800674a:	4628      	mov	r0, r5
 800674c:	f000 f8b0 	bl	80068b0 <__swsetup_r>
 8006750:	2800      	cmp	r0, #0
 8006752:	d0e7      	beq.n	8006724 <_puts_r+0x2c>
 8006754:	f04f 35ff 	mov.w	r5, #4294967295
 8006758:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800675a:	07da      	lsls	r2, r3, #31
 800675c:	d405      	bmi.n	800676a <_puts_r+0x72>
 800675e:	89a3      	ldrh	r3, [r4, #12]
 8006760:	059b      	lsls	r3, r3, #22
 8006762:	d402      	bmi.n	800676a <_puts_r+0x72>
 8006764:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006766:	f000 f978 	bl	8006a5a <__retarget_lock_release_recursive>
 800676a:	4628      	mov	r0, r5
 800676c:	bd70      	pop	{r4, r5, r6, pc}
 800676e:	2b00      	cmp	r3, #0
 8006770:	da04      	bge.n	800677c <_puts_r+0x84>
 8006772:	69a2      	ldr	r2, [r4, #24]
 8006774:	429a      	cmp	r2, r3
 8006776:	dc06      	bgt.n	8006786 <_puts_r+0x8e>
 8006778:	290a      	cmp	r1, #10
 800677a:	d004      	beq.n	8006786 <_puts_r+0x8e>
 800677c:	6823      	ldr	r3, [r4, #0]
 800677e:	1c5a      	adds	r2, r3, #1
 8006780:	6022      	str	r2, [r4, #0]
 8006782:	7019      	strb	r1, [r3, #0]
 8006784:	e7cf      	b.n	8006726 <_puts_r+0x2e>
 8006786:	4622      	mov	r2, r4
 8006788:	4628      	mov	r0, r5
 800678a:	f000 f854 	bl	8006836 <__swbuf_r>
 800678e:	3001      	adds	r0, #1
 8006790:	d1c9      	bne.n	8006726 <_puts_r+0x2e>
 8006792:	e7df      	b.n	8006754 <_puts_r+0x5c>
 8006794:	6823      	ldr	r3, [r4, #0]
 8006796:	250a      	movs	r5, #10
 8006798:	1c5a      	adds	r2, r3, #1
 800679a:	6022      	str	r2, [r4, #0]
 800679c:	701d      	strb	r5, [r3, #0]
 800679e:	e7db      	b.n	8006758 <_puts_r+0x60>

080067a0 <puts>:
 80067a0:	4b02      	ldr	r3, [pc, #8]	; (80067ac <puts+0xc>)
 80067a2:	4601      	mov	r1, r0
 80067a4:	6818      	ldr	r0, [r3, #0]
 80067a6:	f7ff bfa7 	b.w	80066f8 <_puts_r>
 80067aa:	bf00      	nop
 80067ac:	20000064 	.word	0x20000064

080067b0 <__sread>:
 80067b0:	b510      	push	{r4, lr}
 80067b2:	460c      	mov	r4, r1
 80067b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067b8:	f000 f900 	bl	80069bc <_read_r>
 80067bc:	2800      	cmp	r0, #0
 80067be:	bfab      	itete	ge
 80067c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80067c2:	89a3      	ldrhlt	r3, [r4, #12]
 80067c4:	181b      	addge	r3, r3, r0
 80067c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80067ca:	bfac      	ite	ge
 80067cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80067ce:	81a3      	strhlt	r3, [r4, #12]
 80067d0:	bd10      	pop	{r4, pc}

080067d2 <__swrite>:
 80067d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067d6:	461f      	mov	r7, r3
 80067d8:	898b      	ldrh	r3, [r1, #12]
 80067da:	05db      	lsls	r3, r3, #23
 80067dc:	4605      	mov	r5, r0
 80067de:	460c      	mov	r4, r1
 80067e0:	4616      	mov	r6, r2
 80067e2:	d505      	bpl.n	80067f0 <__swrite+0x1e>
 80067e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80067e8:	2302      	movs	r3, #2
 80067ea:	2200      	movs	r2, #0
 80067ec:	f000 f8d4 	bl	8006998 <_lseek_r>
 80067f0:	89a3      	ldrh	r3, [r4, #12]
 80067f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80067fa:	81a3      	strh	r3, [r4, #12]
 80067fc:	4632      	mov	r2, r6
 80067fe:	463b      	mov	r3, r7
 8006800:	4628      	mov	r0, r5
 8006802:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006806:	f000 b8eb 	b.w	80069e0 <_write_r>

0800680a <__sseek>:
 800680a:	b510      	push	{r4, lr}
 800680c:	460c      	mov	r4, r1
 800680e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006812:	f000 f8c1 	bl	8006998 <_lseek_r>
 8006816:	1c43      	adds	r3, r0, #1
 8006818:	89a3      	ldrh	r3, [r4, #12]
 800681a:	bf15      	itete	ne
 800681c:	6560      	strne	r0, [r4, #84]	; 0x54
 800681e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006822:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006826:	81a3      	strheq	r3, [r4, #12]
 8006828:	bf18      	it	ne
 800682a:	81a3      	strhne	r3, [r4, #12]
 800682c:	bd10      	pop	{r4, pc}

0800682e <__sclose>:
 800682e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006832:	f000 b8a1 	b.w	8006978 <_close_r>

08006836 <__swbuf_r>:
 8006836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006838:	460e      	mov	r6, r1
 800683a:	4614      	mov	r4, r2
 800683c:	4605      	mov	r5, r0
 800683e:	b118      	cbz	r0, 8006848 <__swbuf_r+0x12>
 8006840:	6a03      	ldr	r3, [r0, #32]
 8006842:	b90b      	cbnz	r3, 8006848 <__swbuf_r+0x12>
 8006844:	f7ff ff10 	bl	8006668 <__sinit>
 8006848:	69a3      	ldr	r3, [r4, #24]
 800684a:	60a3      	str	r3, [r4, #8]
 800684c:	89a3      	ldrh	r3, [r4, #12]
 800684e:	071a      	lsls	r2, r3, #28
 8006850:	d525      	bpl.n	800689e <__swbuf_r+0x68>
 8006852:	6923      	ldr	r3, [r4, #16]
 8006854:	b31b      	cbz	r3, 800689e <__swbuf_r+0x68>
 8006856:	6823      	ldr	r3, [r4, #0]
 8006858:	6922      	ldr	r2, [r4, #16]
 800685a:	1a98      	subs	r0, r3, r2
 800685c:	6963      	ldr	r3, [r4, #20]
 800685e:	b2f6      	uxtb	r6, r6
 8006860:	4283      	cmp	r3, r0
 8006862:	4637      	mov	r7, r6
 8006864:	dc04      	bgt.n	8006870 <__swbuf_r+0x3a>
 8006866:	4621      	mov	r1, r4
 8006868:	4628      	mov	r0, r5
 800686a:	f001 fdd5 	bl	8008418 <_fflush_r>
 800686e:	b9e0      	cbnz	r0, 80068aa <__swbuf_r+0x74>
 8006870:	68a3      	ldr	r3, [r4, #8]
 8006872:	3b01      	subs	r3, #1
 8006874:	60a3      	str	r3, [r4, #8]
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	6022      	str	r2, [r4, #0]
 800687c:	701e      	strb	r6, [r3, #0]
 800687e:	6962      	ldr	r2, [r4, #20]
 8006880:	1c43      	adds	r3, r0, #1
 8006882:	429a      	cmp	r2, r3
 8006884:	d004      	beq.n	8006890 <__swbuf_r+0x5a>
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	07db      	lsls	r3, r3, #31
 800688a:	d506      	bpl.n	800689a <__swbuf_r+0x64>
 800688c:	2e0a      	cmp	r6, #10
 800688e:	d104      	bne.n	800689a <__swbuf_r+0x64>
 8006890:	4621      	mov	r1, r4
 8006892:	4628      	mov	r0, r5
 8006894:	f001 fdc0 	bl	8008418 <_fflush_r>
 8006898:	b938      	cbnz	r0, 80068aa <__swbuf_r+0x74>
 800689a:	4638      	mov	r0, r7
 800689c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800689e:	4621      	mov	r1, r4
 80068a0:	4628      	mov	r0, r5
 80068a2:	f000 f805 	bl	80068b0 <__swsetup_r>
 80068a6:	2800      	cmp	r0, #0
 80068a8:	d0d5      	beq.n	8006856 <__swbuf_r+0x20>
 80068aa:	f04f 37ff 	mov.w	r7, #4294967295
 80068ae:	e7f4      	b.n	800689a <__swbuf_r+0x64>

080068b0 <__swsetup_r>:
 80068b0:	b538      	push	{r3, r4, r5, lr}
 80068b2:	4b2a      	ldr	r3, [pc, #168]	; (800695c <__swsetup_r+0xac>)
 80068b4:	4605      	mov	r5, r0
 80068b6:	6818      	ldr	r0, [r3, #0]
 80068b8:	460c      	mov	r4, r1
 80068ba:	b118      	cbz	r0, 80068c4 <__swsetup_r+0x14>
 80068bc:	6a03      	ldr	r3, [r0, #32]
 80068be:	b90b      	cbnz	r3, 80068c4 <__swsetup_r+0x14>
 80068c0:	f7ff fed2 	bl	8006668 <__sinit>
 80068c4:	89a3      	ldrh	r3, [r4, #12]
 80068c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80068ca:	0718      	lsls	r0, r3, #28
 80068cc:	d422      	bmi.n	8006914 <__swsetup_r+0x64>
 80068ce:	06d9      	lsls	r1, r3, #27
 80068d0:	d407      	bmi.n	80068e2 <__swsetup_r+0x32>
 80068d2:	2309      	movs	r3, #9
 80068d4:	602b      	str	r3, [r5, #0]
 80068d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80068da:	81a3      	strh	r3, [r4, #12]
 80068dc:	f04f 30ff 	mov.w	r0, #4294967295
 80068e0:	e034      	b.n	800694c <__swsetup_r+0x9c>
 80068e2:	0758      	lsls	r0, r3, #29
 80068e4:	d512      	bpl.n	800690c <__swsetup_r+0x5c>
 80068e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068e8:	b141      	cbz	r1, 80068fc <__swsetup_r+0x4c>
 80068ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80068ee:	4299      	cmp	r1, r3
 80068f0:	d002      	beq.n	80068f8 <__swsetup_r+0x48>
 80068f2:	4628      	mov	r0, r5
 80068f4:	f000 ff4a 	bl	800778c <_free_r>
 80068f8:	2300      	movs	r3, #0
 80068fa:	6363      	str	r3, [r4, #52]	; 0x34
 80068fc:	89a3      	ldrh	r3, [r4, #12]
 80068fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006902:	81a3      	strh	r3, [r4, #12]
 8006904:	2300      	movs	r3, #0
 8006906:	6063      	str	r3, [r4, #4]
 8006908:	6923      	ldr	r3, [r4, #16]
 800690a:	6023      	str	r3, [r4, #0]
 800690c:	89a3      	ldrh	r3, [r4, #12]
 800690e:	f043 0308 	orr.w	r3, r3, #8
 8006912:	81a3      	strh	r3, [r4, #12]
 8006914:	6923      	ldr	r3, [r4, #16]
 8006916:	b94b      	cbnz	r3, 800692c <__swsetup_r+0x7c>
 8006918:	89a3      	ldrh	r3, [r4, #12]
 800691a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800691e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006922:	d003      	beq.n	800692c <__swsetup_r+0x7c>
 8006924:	4621      	mov	r1, r4
 8006926:	4628      	mov	r0, r5
 8006928:	f001 fdd6 	bl	80084d8 <__smakebuf_r>
 800692c:	89a0      	ldrh	r0, [r4, #12]
 800692e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006932:	f010 0301 	ands.w	r3, r0, #1
 8006936:	d00a      	beq.n	800694e <__swsetup_r+0x9e>
 8006938:	2300      	movs	r3, #0
 800693a:	60a3      	str	r3, [r4, #8]
 800693c:	6963      	ldr	r3, [r4, #20]
 800693e:	425b      	negs	r3, r3
 8006940:	61a3      	str	r3, [r4, #24]
 8006942:	6923      	ldr	r3, [r4, #16]
 8006944:	b943      	cbnz	r3, 8006958 <__swsetup_r+0xa8>
 8006946:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800694a:	d1c4      	bne.n	80068d6 <__swsetup_r+0x26>
 800694c:	bd38      	pop	{r3, r4, r5, pc}
 800694e:	0781      	lsls	r1, r0, #30
 8006950:	bf58      	it	pl
 8006952:	6963      	ldrpl	r3, [r4, #20]
 8006954:	60a3      	str	r3, [r4, #8]
 8006956:	e7f4      	b.n	8006942 <__swsetup_r+0x92>
 8006958:	2000      	movs	r0, #0
 800695a:	e7f7      	b.n	800694c <__swsetup_r+0x9c>
 800695c:	20000064 	.word	0x20000064

08006960 <memset>:
 8006960:	4402      	add	r2, r0
 8006962:	4603      	mov	r3, r0
 8006964:	4293      	cmp	r3, r2
 8006966:	d100      	bne.n	800696a <memset+0xa>
 8006968:	4770      	bx	lr
 800696a:	f803 1b01 	strb.w	r1, [r3], #1
 800696e:	e7f9      	b.n	8006964 <memset+0x4>

08006970 <_localeconv_r>:
 8006970:	4800      	ldr	r0, [pc, #0]	; (8006974 <_localeconv_r+0x4>)
 8006972:	4770      	bx	lr
 8006974:	20000158 	.word	0x20000158

08006978 <_close_r>:
 8006978:	b538      	push	{r3, r4, r5, lr}
 800697a:	4d06      	ldr	r5, [pc, #24]	; (8006994 <_close_r+0x1c>)
 800697c:	2300      	movs	r3, #0
 800697e:	4604      	mov	r4, r0
 8006980:	4608      	mov	r0, r1
 8006982:	602b      	str	r3, [r5, #0]
 8006984:	f7fa ff59 	bl	800183a <_close>
 8006988:	1c43      	adds	r3, r0, #1
 800698a:	d102      	bne.n	8006992 <_close_r+0x1a>
 800698c:	682b      	ldr	r3, [r5, #0]
 800698e:	b103      	cbz	r3, 8006992 <_close_r+0x1a>
 8006990:	6023      	str	r3, [r4, #0]
 8006992:	bd38      	pop	{r3, r4, r5, pc}
 8006994:	200004e4 	.word	0x200004e4

08006998 <_lseek_r>:
 8006998:	b538      	push	{r3, r4, r5, lr}
 800699a:	4d07      	ldr	r5, [pc, #28]	; (80069b8 <_lseek_r+0x20>)
 800699c:	4604      	mov	r4, r0
 800699e:	4608      	mov	r0, r1
 80069a0:	4611      	mov	r1, r2
 80069a2:	2200      	movs	r2, #0
 80069a4:	602a      	str	r2, [r5, #0]
 80069a6:	461a      	mov	r2, r3
 80069a8:	f7fa ff6e 	bl	8001888 <_lseek>
 80069ac:	1c43      	adds	r3, r0, #1
 80069ae:	d102      	bne.n	80069b6 <_lseek_r+0x1e>
 80069b0:	682b      	ldr	r3, [r5, #0]
 80069b2:	b103      	cbz	r3, 80069b6 <_lseek_r+0x1e>
 80069b4:	6023      	str	r3, [r4, #0]
 80069b6:	bd38      	pop	{r3, r4, r5, pc}
 80069b8:	200004e4 	.word	0x200004e4

080069bc <_read_r>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	4d07      	ldr	r5, [pc, #28]	; (80069dc <_read_r+0x20>)
 80069c0:	4604      	mov	r4, r0
 80069c2:	4608      	mov	r0, r1
 80069c4:	4611      	mov	r1, r2
 80069c6:	2200      	movs	r2, #0
 80069c8:	602a      	str	r2, [r5, #0]
 80069ca:	461a      	mov	r2, r3
 80069cc:	f7fa fefc 	bl	80017c8 <_read>
 80069d0:	1c43      	adds	r3, r0, #1
 80069d2:	d102      	bne.n	80069da <_read_r+0x1e>
 80069d4:	682b      	ldr	r3, [r5, #0]
 80069d6:	b103      	cbz	r3, 80069da <_read_r+0x1e>
 80069d8:	6023      	str	r3, [r4, #0]
 80069da:	bd38      	pop	{r3, r4, r5, pc}
 80069dc:	200004e4 	.word	0x200004e4

080069e0 <_write_r>:
 80069e0:	b538      	push	{r3, r4, r5, lr}
 80069e2:	4d07      	ldr	r5, [pc, #28]	; (8006a00 <_write_r+0x20>)
 80069e4:	4604      	mov	r4, r0
 80069e6:	4608      	mov	r0, r1
 80069e8:	4611      	mov	r1, r2
 80069ea:	2200      	movs	r2, #0
 80069ec:	602a      	str	r2, [r5, #0]
 80069ee:	461a      	mov	r2, r3
 80069f0:	f7fa ff07 	bl	8001802 <_write>
 80069f4:	1c43      	adds	r3, r0, #1
 80069f6:	d102      	bne.n	80069fe <_write_r+0x1e>
 80069f8:	682b      	ldr	r3, [r5, #0]
 80069fa:	b103      	cbz	r3, 80069fe <_write_r+0x1e>
 80069fc:	6023      	str	r3, [r4, #0]
 80069fe:	bd38      	pop	{r3, r4, r5, pc}
 8006a00:	200004e4 	.word	0x200004e4

08006a04 <__errno>:
 8006a04:	4b01      	ldr	r3, [pc, #4]	; (8006a0c <__errno+0x8>)
 8006a06:	6818      	ldr	r0, [r3, #0]
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	20000064 	.word	0x20000064

08006a10 <__libc_init_array>:
 8006a10:	b570      	push	{r4, r5, r6, lr}
 8006a12:	4d0d      	ldr	r5, [pc, #52]	; (8006a48 <__libc_init_array+0x38>)
 8006a14:	4c0d      	ldr	r4, [pc, #52]	; (8006a4c <__libc_init_array+0x3c>)
 8006a16:	1b64      	subs	r4, r4, r5
 8006a18:	10a4      	asrs	r4, r4, #2
 8006a1a:	2600      	movs	r6, #0
 8006a1c:	42a6      	cmp	r6, r4
 8006a1e:	d109      	bne.n	8006a34 <__libc_init_array+0x24>
 8006a20:	4d0b      	ldr	r5, [pc, #44]	; (8006a50 <__libc_init_array+0x40>)
 8006a22:	4c0c      	ldr	r4, [pc, #48]	; (8006a54 <__libc_init_array+0x44>)
 8006a24:	f001 fe54 	bl	80086d0 <_init>
 8006a28:	1b64      	subs	r4, r4, r5
 8006a2a:	10a4      	asrs	r4, r4, #2
 8006a2c:	2600      	movs	r6, #0
 8006a2e:	42a6      	cmp	r6, r4
 8006a30:	d105      	bne.n	8006a3e <__libc_init_array+0x2e>
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
 8006a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a38:	4798      	blx	r3
 8006a3a:	3601      	adds	r6, #1
 8006a3c:	e7ee      	b.n	8006a1c <__libc_init_array+0xc>
 8006a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a42:	4798      	blx	r3
 8006a44:	3601      	adds	r6, #1
 8006a46:	e7f2      	b.n	8006a2e <__libc_init_array+0x1e>
 8006a48:	08008b30 	.word	0x08008b30
 8006a4c:	08008b30 	.word	0x08008b30
 8006a50:	08008b30 	.word	0x08008b30
 8006a54:	08008b34 	.word	0x08008b34

08006a58 <__retarget_lock_acquire_recursive>:
 8006a58:	4770      	bx	lr

08006a5a <__retarget_lock_release_recursive>:
 8006a5a:	4770      	bx	lr

08006a5c <__assert_func>:
 8006a5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a5e:	4614      	mov	r4, r2
 8006a60:	461a      	mov	r2, r3
 8006a62:	4b09      	ldr	r3, [pc, #36]	; (8006a88 <__assert_func+0x2c>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4605      	mov	r5, r0
 8006a68:	68d8      	ldr	r0, [r3, #12]
 8006a6a:	b14c      	cbz	r4, 8006a80 <__assert_func+0x24>
 8006a6c:	4b07      	ldr	r3, [pc, #28]	; (8006a8c <__assert_func+0x30>)
 8006a6e:	9100      	str	r1, [sp, #0]
 8006a70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a74:	4906      	ldr	r1, [pc, #24]	; (8006a90 <__assert_func+0x34>)
 8006a76:	462b      	mov	r3, r5
 8006a78:	f001 fcf6 	bl	8008468 <fiprintf>
 8006a7c:	f001 fda8 	bl	80085d0 <abort>
 8006a80:	4b04      	ldr	r3, [pc, #16]	; (8006a94 <__assert_func+0x38>)
 8006a82:	461c      	mov	r4, r3
 8006a84:	e7f3      	b.n	8006a6e <__assert_func+0x12>
 8006a86:	bf00      	nop
 8006a88:	20000064 	.word	0x20000064
 8006a8c:	080088e9 	.word	0x080088e9
 8006a90:	080088f6 	.word	0x080088f6
 8006a94:	08008924 	.word	0x08008924

08006a98 <quorem>:
 8006a98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a9c:	6903      	ldr	r3, [r0, #16]
 8006a9e:	690c      	ldr	r4, [r1, #16]
 8006aa0:	42a3      	cmp	r3, r4
 8006aa2:	4607      	mov	r7, r0
 8006aa4:	db7e      	blt.n	8006ba4 <quorem+0x10c>
 8006aa6:	3c01      	subs	r4, #1
 8006aa8:	f101 0814 	add.w	r8, r1, #20
 8006aac:	f100 0514 	add.w	r5, r0, #20
 8006ab0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ab4:	9301      	str	r3, [sp, #4]
 8006ab6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006aba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006abe:	3301      	adds	r3, #1
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ac6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006aca:	fbb2 f6f3 	udiv	r6, r2, r3
 8006ace:	d331      	bcc.n	8006b34 <quorem+0x9c>
 8006ad0:	f04f 0e00 	mov.w	lr, #0
 8006ad4:	4640      	mov	r0, r8
 8006ad6:	46ac      	mov	ip, r5
 8006ad8:	46f2      	mov	sl, lr
 8006ada:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ade:	b293      	uxth	r3, r2
 8006ae0:	fb06 e303 	mla	r3, r6, r3, lr
 8006ae4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ae8:	0c1a      	lsrs	r2, r3, #16
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	ebaa 0303 	sub.w	r3, sl, r3
 8006af0:	f8dc a000 	ldr.w	sl, [ip]
 8006af4:	fa13 f38a 	uxtah	r3, r3, sl
 8006af8:	fb06 220e 	mla	r2, r6, lr, r2
 8006afc:	9300      	str	r3, [sp, #0]
 8006afe:	9b00      	ldr	r3, [sp, #0]
 8006b00:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006b04:	b292      	uxth	r2, r2
 8006b06:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006b0a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b0e:	f8bd 3000 	ldrh.w	r3, [sp]
 8006b12:	4581      	cmp	r9, r0
 8006b14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b18:	f84c 3b04 	str.w	r3, [ip], #4
 8006b1c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006b20:	d2db      	bcs.n	8006ada <quorem+0x42>
 8006b22:	f855 300b 	ldr.w	r3, [r5, fp]
 8006b26:	b92b      	cbnz	r3, 8006b34 <quorem+0x9c>
 8006b28:	9b01      	ldr	r3, [sp, #4]
 8006b2a:	3b04      	subs	r3, #4
 8006b2c:	429d      	cmp	r5, r3
 8006b2e:	461a      	mov	r2, r3
 8006b30:	d32c      	bcc.n	8006b8c <quorem+0xf4>
 8006b32:	613c      	str	r4, [r7, #16]
 8006b34:	4638      	mov	r0, r7
 8006b36:	f001 f9a5 	bl	8007e84 <__mcmp>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	db22      	blt.n	8006b84 <quorem+0xec>
 8006b3e:	3601      	adds	r6, #1
 8006b40:	4629      	mov	r1, r5
 8006b42:	2000      	movs	r0, #0
 8006b44:	f858 2b04 	ldr.w	r2, [r8], #4
 8006b48:	f8d1 c000 	ldr.w	ip, [r1]
 8006b4c:	b293      	uxth	r3, r2
 8006b4e:	1ac3      	subs	r3, r0, r3
 8006b50:	0c12      	lsrs	r2, r2, #16
 8006b52:	fa13 f38c 	uxtah	r3, r3, ip
 8006b56:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006b5a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006b64:	45c1      	cmp	r9, r8
 8006b66:	f841 3b04 	str.w	r3, [r1], #4
 8006b6a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006b6e:	d2e9      	bcs.n	8006b44 <quorem+0xac>
 8006b70:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b78:	b922      	cbnz	r2, 8006b84 <quorem+0xec>
 8006b7a:	3b04      	subs	r3, #4
 8006b7c:	429d      	cmp	r5, r3
 8006b7e:	461a      	mov	r2, r3
 8006b80:	d30a      	bcc.n	8006b98 <quorem+0x100>
 8006b82:	613c      	str	r4, [r7, #16]
 8006b84:	4630      	mov	r0, r6
 8006b86:	b003      	add	sp, #12
 8006b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b8c:	6812      	ldr	r2, [r2, #0]
 8006b8e:	3b04      	subs	r3, #4
 8006b90:	2a00      	cmp	r2, #0
 8006b92:	d1ce      	bne.n	8006b32 <quorem+0x9a>
 8006b94:	3c01      	subs	r4, #1
 8006b96:	e7c9      	b.n	8006b2c <quorem+0x94>
 8006b98:	6812      	ldr	r2, [r2, #0]
 8006b9a:	3b04      	subs	r3, #4
 8006b9c:	2a00      	cmp	r2, #0
 8006b9e:	d1f0      	bne.n	8006b82 <quorem+0xea>
 8006ba0:	3c01      	subs	r4, #1
 8006ba2:	e7eb      	b.n	8006b7c <quorem+0xe4>
 8006ba4:	2000      	movs	r0, #0
 8006ba6:	e7ee      	b.n	8006b86 <quorem+0xee>

08006ba8 <_dtoa_r>:
 8006ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bac:	ed2d 8b04 	vpush	{d8-d9}
 8006bb0:	69c5      	ldr	r5, [r0, #28]
 8006bb2:	b093      	sub	sp, #76	; 0x4c
 8006bb4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006bb8:	ec57 6b10 	vmov	r6, r7, d0
 8006bbc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006bc0:	9107      	str	r1, [sp, #28]
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	920a      	str	r2, [sp, #40]	; 0x28
 8006bc6:	930d      	str	r3, [sp, #52]	; 0x34
 8006bc8:	b975      	cbnz	r5, 8006be8 <_dtoa_r+0x40>
 8006bca:	2010      	movs	r0, #16
 8006bcc:	f000 fe2a 	bl	8007824 <malloc>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	61e0      	str	r0, [r4, #28]
 8006bd4:	b920      	cbnz	r0, 8006be0 <_dtoa_r+0x38>
 8006bd6:	4bae      	ldr	r3, [pc, #696]	; (8006e90 <_dtoa_r+0x2e8>)
 8006bd8:	21ef      	movs	r1, #239	; 0xef
 8006bda:	48ae      	ldr	r0, [pc, #696]	; (8006e94 <_dtoa_r+0x2ec>)
 8006bdc:	f7ff ff3e 	bl	8006a5c <__assert_func>
 8006be0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006be4:	6005      	str	r5, [r0, #0]
 8006be6:	60c5      	str	r5, [r0, #12]
 8006be8:	69e3      	ldr	r3, [r4, #28]
 8006bea:	6819      	ldr	r1, [r3, #0]
 8006bec:	b151      	cbz	r1, 8006c04 <_dtoa_r+0x5c>
 8006bee:	685a      	ldr	r2, [r3, #4]
 8006bf0:	604a      	str	r2, [r1, #4]
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	4093      	lsls	r3, r2
 8006bf6:	608b      	str	r3, [r1, #8]
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f000 ff07 	bl	8007a0c <_Bfree>
 8006bfe:	69e3      	ldr	r3, [r4, #28]
 8006c00:	2200      	movs	r2, #0
 8006c02:	601a      	str	r2, [r3, #0]
 8006c04:	1e3b      	subs	r3, r7, #0
 8006c06:	bfbb      	ittet	lt
 8006c08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006c0c:	9303      	strlt	r3, [sp, #12]
 8006c0e:	2300      	movge	r3, #0
 8006c10:	2201      	movlt	r2, #1
 8006c12:	bfac      	ite	ge
 8006c14:	f8c8 3000 	strge.w	r3, [r8]
 8006c18:	f8c8 2000 	strlt.w	r2, [r8]
 8006c1c:	4b9e      	ldr	r3, [pc, #632]	; (8006e98 <_dtoa_r+0x2f0>)
 8006c1e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006c22:	ea33 0308 	bics.w	r3, r3, r8
 8006c26:	d11b      	bne.n	8006c60 <_dtoa_r+0xb8>
 8006c28:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c2a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006c2e:	6013      	str	r3, [r2, #0]
 8006c30:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006c34:	4333      	orrs	r3, r6
 8006c36:	f000 8593 	beq.w	8007760 <_dtoa_r+0xbb8>
 8006c3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c3c:	b963      	cbnz	r3, 8006c58 <_dtoa_r+0xb0>
 8006c3e:	4b97      	ldr	r3, [pc, #604]	; (8006e9c <_dtoa_r+0x2f4>)
 8006c40:	e027      	b.n	8006c92 <_dtoa_r+0xea>
 8006c42:	4b97      	ldr	r3, [pc, #604]	; (8006ea0 <_dtoa_r+0x2f8>)
 8006c44:	9300      	str	r3, [sp, #0]
 8006c46:	3308      	adds	r3, #8
 8006c48:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c4a:	6013      	str	r3, [r2, #0]
 8006c4c:	9800      	ldr	r0, [sp, #0]
 8006c4e:	b013      	add	sp, #76	; 0x4c
 8006c50:	ecbd 8b04 	vpop	{d8-d9}
 8006c54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c58:	4b90      	ldr	r3, [pc, #576]	; (8006e9c <_dtoa_r+0x2f4>)
 8006c5a:	9300      	str	r3, [sp, #0]
 8006c5c:	3303      	adds	r3, #3
 8006c5e:	e7f3      	b.n	8006c48 <_dtoa_r+0xa0>
 8006c60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006c64:	2200      	movs	r2, #0
 8006c66:	ec51 0b17 	vmov	r0, r1, d7
 8006c6a:	eeb0 8a47 	vmov.f32	s16, s14
 8006c6e:	eef0 8a67 	vmov.f32	s17, s15
 8006c72:	2300      	movs	r3, #0
 8006c74:	f7f9 ff50 	bl	8000b18 <__aeabi_dcmpeq>
 8006c78:	4681      	mov	r9, r0
 8006c7a:	b160      	cbz	r0, 8006c96 <_dtoa_r+0xee>
 8006c7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006c7e:	2301      	movs	r3, #1
 8006c80:	6013      	str	r3, [r2, #0]
 8006c82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f000 8568 	beq.w	800775a <_dtoa_r+0xbb2>
 8006c8a:	4b86      	ldr	r3, [pc, #536]	; (8006ea4 <_dtoa_r+0x2fc>)
 8006c8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006c8e:	6013      	str	r3, [r2, #0]
 8006c90:	3b01      	subs	r3, #1
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	e7da      	b.n	8006c4c <_dtoa_r+0xa4>
 8006c96:	aa10      	add	r2, sp, #64	; 0x40
 8006c98:	a911      	add	r1, sp, #68	; 0x44
 8006c9a:	4620      	mov	r0, r4
 8006c9c:	eeb0 0a48 	vmov.f32	s0, s16
 8006ca0:	eef0 0a68 	vmov.f32	s1, s17
 8006ca4:	f001 f994 	bl	8007fd0 <__d2b>
 8006ca8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006cac:	4682      	mov	sl, r0
 8006cae:	2d00      	cmp	r5, #0
 8006cb0:	d07f      	beq.n	8006db2 <_dtoa_r+0x20a>
 8006cb2:	ee18 3a90 	vmov	r3, s17
 8006cb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006cba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006cbe:	ec51 0b18 	vmov	r0, r1, d8
 8006cc2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006cc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006cca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006cce:	4619      	mov	r1, r3
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	4b75      	ldr	r3, [pc, #468]	; (8006ea8 <_dtoa_r+0x300>)
 8006cd4:	f7f9 fb00 	bl	80002d8 <__aeabi_dsub>
 8006cd8:	a367      	add	r3, pc, #412	; (adr r3, 8006e78 <_dtoa_r+0x2d0>)
 8006cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cde:	f7f9 fcb3 	bl	8000648 <__aeabi_dmul>
 8006ce2:	a367      	add	r3, pc, #412	; (adr r3, 8006e80 <_dtoa_r+0x2d8>)
 8006ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce8:	f7f9 faf8 	bl	80002dc <__adddf3>
 8006cec:	4606      	mov	r6, r0
 8006cee:	4628      	mov	r0, r5
 8006cf0:	460f      	mov	r7, r1
 8006cf2:	f7f9 fc3f 	bl	8000574 <__aeabi_i2d>
 8006cf6:	a364      	add	r3, pc, #400	; (adr r3, 8006e88 <_dtoa_r+0x2e0>)
 8006cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfc:	f7f9 fca4 	bl	8000648 <__aeabi_dmul>
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	4630      	mov	r0, r6
 8006d06:	4639      	mov	r1, r7
 8006d08:	f7f9 fae8 	bl	80002dc <__adddf3>
 8006d0c:	4606      	mov	r6, r0
 8006d0e:	460f      	mov	r7, r1
 8006d10:	f7f9 ff4a 	bl	8000ba8 <__aeabi_d2iz>
 8006d14:	2200      	movs	r2, #0
 8006d16:	4683      	mov	fp, r0
 8006d18:	2300      	movs	r3, #0
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	f7f9 ff05 	bl	8000b2c <__aeabi_dcmplt>
 8006d22:	b148      	cbz	r0, 8006d38 <_dtoa_r+0x190>
 8006d24:	4658      	mov	r0, fp
 8006d26:	f7f9 fc25 	bl	8000574 <__aeabi_i2d>
 8006d2a:	4632      	mov	r2, r6
 8006d2c:	463b      	mov	r3, r7
 8006d2e:	f7f9 fef3 	bl	8000b18 <__aeabi_dcmpeq>
 8006d32:	b908      	cbnz	r0, 8006d38 <_dtoa_r+0x190>
 8006d34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d38:	f1bb 0f16 	cmp.w	fp, #22
 8006d3c:	d857      	bhi.n	8006dee <_dtoa_r+0x246>
 8006d3e:	4b5b      	ldr	r3, [pc, #364]	; (8006eac <_dtoa_r+0x304>)
 8006d40:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d48:	ec51 0b18 	vmov	r0, r1, d8
 8006d4c:	f7f9 feee 	bl	8000b2c <__aeabi_dcmplt>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	d04e      	beq.n	8006df2 <_dtoa_r+0x24a>
 8006d54:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d58:	2300      	movs	r3, #0
 8006d5a:	930c      	str	r3, [sp, #48]	; 0x30
 8006d5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d5e:	1b5b      	subs	r3, r3, r5
 8006d60:	1e5a      	subs	r2, r3, #1
 8006d62:	bf45      	ittet	mi
 8006d64:	f1c3 0301 	rsbmi	r3, r3, #1
 8006d68:	9305      	strmi	r3, [sp, #20]
 8006d6a:	2300      	movpl	r3, #0
 8006d6c:	2300      	movmi	r3, #0
 8006d6e:	9206      	str	r2, [sp, #24]
 8006d70:	bf54      	ite	pl
 8006d72:	9305      	strpl	r3, [sp, #20]
 8006d74:	9306      	strmi	r3, [sp, #24]
 8006d76:	f1bb 0f00 	cmp.w	fp, #0
 8006d7a:	db3c      	blt.n	8006df6 <_dtoa_r+0x24e>
 8006d7c:	9b06      	ldr	r3, [sp, #24]
 8006d7e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006d82:	445b      	add	r3, fp
 8006d84:	9306      	str	r3, [sp, #24]
 8006d86:	2300      	movs	r3, #0
 8006d88:	9308      	str	r3, [sp, #32]
 8006d8a:	9b07      	ldr	r3, [sp, #28]
 8006d8c:	2b09      	cmp	r3, #9
 8006d8e:	d868      	bhi.n	8006e62 <_dtoa_r+0x2ba>
 8006d90:	2b05      	cmp	r3, #5
 8006d92:	bfc4      	itt	gt
 8006d94:	3b04      	subgt	r3, #4
 8006d96:	9307      	strgt	r3, [sp, #28]
 8006d98:	9b07      	ldr	r3, [sp, #28]
 8006d9a:	f1a3 0302 	sub.w	r3, r3, #2
 8006d9e:	bfcc      	ite	gt
 8006da0:	2500      	movgt	r5, #0
 8006da2:	2501      	movle	r5, #1
 8006da4:	2b03      	cmp	r3, #3
 8006da6:	f200 8085 	bhi.w	8006eb4 <_dtoa_r+0x30c>
 8006daa:	e8df f003 	tbb	[pc, r3]
 8006dae:	3b2e      	.short	0x3b2e
 8006db0:	5839      	.short	0x5839
 8006db2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006db6:	441d      	add	r5, r3
 8006db8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006dbc:	2b20      	cmp	r3, #32
 8006dbe:	bfc1      	itttt	gt
 8006dc0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006dc4:	fa08 f803 	lslgt.w	r8, r8, r3
 8006dc8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006dcc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006dd0:	bfd6      	itet	le
 8006dd2:	f1c3 0320 	rsble	r3, r3, #32
 8006dd6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006dda:	fa06 f003 	lslle.w	r0, r6, r3
 8006dde:	f7f9 fbb9 	bl	8000554 <__aeabi_ui2d>
 8006de2:	2201      	movs	r2, #1
 8006de4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006de8:	3d01      	subs	r5, #1
 8006dea:	920e      	str	r2, [sp, #56]	; 0x38
 8006dec:	e76f      	b.n	8006cce <_dtoa_r+0x126>
 8006dee:	2301      	movs	r3, #1
 8006df0:	e7b3      	b.n	8006d5a <_dtoa_r+0x1b2>
 8006df2:	900c      	str	r0, [sp, #48]	; 0x30
 8006df4:	e7b2      	b.n	8006d5c <_dtoa_r+0x1b4>
 8006df6:	9b05      	ldr	r3, [sp, #20]
 8006df8:	eba3 030b 	sub.w	r3, r3, fp
 8006dfc:	9305      	str	r3, [sp, #20]
 8006dfe:	f1cb 0300 	rsb	r3, fp, #0
 8006e02:	9308      	str	r3, [sp, #32]
 8006e04:	2300      	movs	r3, #0
 8006e06:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e08:	e7bf      	b.n	8006d8a <_dtoa_r+0x1e2>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006e0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	dc52      	bgt.n	8006eba <_dtoa_r+0x312>
 8006e14:	2301      	movs	r3, #1
 8006e16:	9301      	str	r3, [sp, #4]
 8006e18:	9304      	str	r3, [sp, #16]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	920a      	str	r2, [sp, #40]	; 0x28
 8006e1e:	e00b      	b.n	8006e38 <_dtoa_r+0x290>
 8006e20:	2301      	movs	r3, #1
 8006e22:	e7f3      	b.n	8006e0c <_dtoa_r+0x264>
 8006e24:	2300      	movs	r3, #0
 8006e26:	9309      	str	r3, [sp, #36]	; 0x24
 8006e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e2a:	445b      	add	r3, fp
 8006e2c:	9301      	str	r3, [sp, #4]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	9304      	str	r3, [sp, #16]
 8006e34:	bfb8      	it	lt
 8006e36:	2301      	movlt	r3, #1
 8006e38:	69e0      	ldr	r0, [r4, #28]
 8006e3a:	2100      	movs	r1, #0
 8006e3c:	2204      	movs	r2, #4
 8006e3e:	f102 0614 	add.w	r6, r2, #20
 8006e42:	429e      	cmp	r6, r3
 8006e44:	d93d      	bls.n	8006ec2 <_dtoa_r+0x31a>
 8006e46:	6041      	str	r1, [r0, #4]
 8006e48:	4620      	mov	r0, r4
 8006e4a:	f000 fd9f 	bl	800798c <_Balloc>
 8006e4e:	9000      	str	r0, [sp, #0]
 8006e50:	2800      	cmp	r0, #0
 8006e52:	d139      	bne.n	8006ec8 <_dtoa_r+0x320>
 8006e54:	4b16      	ldr	r3, [pc, #88]	; (8006eb0 <_dtoa_r+0x308>)
 8006e56:	4602      	mov	r2, r0
 8006e58:	f240 11af 	movw	r1, #431	; 0x1af
 8006e5c:	e6bd      	b.n	8006bda <_dtoa_r+0x32>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e7e1      	b.n	8006e26 <_dtoa_r+0x27e>
 8006e62:	2501      	movs	r5, #1
 8006e64:	2300      	movs	r3, #0
 8006e66:	9307      	str	r3, [sp, #28]
 8006e68:	9509      	str	r5, [sp, #36]	; 0x24
 8006e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e6e:	9301      	str	r3, [sp, #4]
 8006e70:	9304      	str	r3, [sp, #16]
 8006e72:	2200      	movs	r2, #0
 8006e74:	2312      	movs	r3, #18
 8006e76:	e7d1      	b.n	8006e1c <_dtoa_r+0x274>
 8006e78:	636f4361 	.word	0x636f4361
 8006e7c:	3fd287a7 	.word	0x3fd287a7
 8006e80:	8b60c8b3 	.word	0x8b60c8b3
 8006e84:	3fc68a28 	.word	0x3fc68a28
 8006e88:	509f79fb 	.word	0x509f79fb
 8006e8c:	3fd34413 	.word	0x3fd34413
 8006e90:	08008932 	.word	0x08008932
 8006e94:	08008949 	.word	0x08008949
 8006e98:	7ff00000 	.word	0x7ff00000
 8006e9c:	0800892e 	.word	0x0800892e
 8006ea0:	08008925 	.word	0x08008925
 8006ea4:	080088c6 	.word	0x080088c6
 8006ea8:	3ff80000 	.word	0x3ff80000
 8006eac:	08008a38 	.word	0x08008a38
 8006eb0:	080089a1 	.word	0x080089a1
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	9309      	str	r3, [sp, #36]	; 0x24
 8006eb8:	e7d7      	b.n	8006e6a <_dtoa_r+0x2c2>
 8006eba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ebc:	9301      	str	r3, [sp, #4]
 8006ebe:	9304      	str	r3, [sp, #16]
 8006ec0:	e7ba      	b.n	8006e38 <_dtoa_r+0x290>
 8006ec2:	3101      	adds	r1, #1
 8006ec4:	0052      	lsls	r2, r2, #1
 8006ec6:	e7ba      	b.n	8006e3e <_dtoa_r+0x296>
 8006ec8:	69e3      	ldr	r3, [r4, #28]
 8006eca:	9a00      	ldr	r2, [sp, #0]
 8006ecc:	601a      	str	r2, [r3, #0]
 8006ece:	9b04      	ldr	r3, [sp, #16]
 8006ed0:	2b0e      	cmp	r3, #14
 8006ed2:	f200 80a8 	bhi.w	8007026 <_dtoa_r+0x47e>
 8006ed6:	2d00      	cmp	r5, #0
 8006ed8:	f000 80a5 	beq.w	8007026 <_dtoa_r+0x47e>
 8006edc:	f1bb 0f00 	cmp.w	fp, #0
 8006ee0:	dd38      	ble.n	8006f54 <_dtoa_r+0x3ac>
 8006ee2:	4bc0      	ldr	r3, [pc, #768]	; (80071e4 <_dtoa_r+0x63c>)
 8006ee4:	f00b 020f 	and.w	r2, fp, #15
 8006ee8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006eec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006ef0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006ef4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006ef8:	d019      	beq.n	8006f2e <_dtoa_r+0x386>
 8006efa:	4bbb      	ldr	r3, [pc, #748]	; (80071e8 <_dtoa_r+0x640>)
 8006efc:	ec51 0b18 	vmov	r0, r1, d8
 8006f00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f04:	f7f9 fcca 	bl	800089c <__aeabi_ddiv>
 8006f08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f0c:	f008 080f 	and.w	r8, r8, #15
 8006f10:	2503      	movs	r5, #3
 8006f12:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80071e8 <_dtoa_r+0x640>
 8006f16:	f1b8 0f00 	cmp.w	r8, #0
 8006f1a:	d10a      	bne.n	8006f32 <_dtoa_r+0x38a>
 8006f1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f20:	4632      	mov	r2, r6
 8006f22:	463b      	mov	r3, r7
 8006f24:	f7f9 fcba 	bl	800089c <__aeabi_ddiv>
 8006f28:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f2c:	e02b      	b.n	8006f86 <_dtoa_r+0x3de>
 8006f2e:	2502      	movs	r5, #2
 8006f30:	e7ef      	b.n	8006f12 <_dtoa_r+0x36a>
 8006f32:	f018 0f01 	tst.w	r8, #1
 8006f36:	d008      	beq.n	8006f4a <_dtoa_r+0x3a2>
 8006f38:	4630      	mov	r0, r6
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006f40:	f7f9 fb82 	bl	8000648 <__aeabi_dmul>
 8006f44:	3501      	adds	r5, #1
 8006f46:	4606      	mov	r6, r0
 8006f48:	460f      	mov	r7, r1
 8006f4a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006f4e:	f109 0908 	add.w	r9, r9, #8
 8006f52:	e7e0      	b.n	8006f16 <_dtoa_r+0x36e>
 8006f54:	f000 809f 	beq.w	8007096 <_dtoa_r+0x4ee>
 8006f58:	f1cb 0600 	rsb	r6, fp, #0
 8006f5c:	4ba1      	ldr	r3, [pc, #644]	; (80071e4 <_dtoa_r+0x63c>)
 8006f5e:	4fa2      	ldr	r7, [pc, #648]	; (80071e8 <_dtoa_r+0x640>)
 8006f60:	f006 020f 	and.w	r2, r6, #15
 8006f64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6c:	ec51 0b18 	vmov	r0, r1, d8
 8006f70:	f7f9 fb6a 	bl	8000648 <__aeabi_dmul>
 8006f74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f78:	1136      	asrs	r6, r6, #4
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	2502      	movs	r5, #2
 8006f7e:	2e00      	cmp	r6, #0
 8006f80:	d17e      	bne.n	8007080 <_dtoa_r+0x4d8>
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d1d0      	bne.n	8006f28 <_dtoa_r+0x380>
 8006f86:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f88:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	f000 8084 	beq.w	800709a <_dtoa_r+0x4f2>
 8006f92:	4b96      	ldr	r3, [pc, #600]	; (80071ec <_dtoa_r+0x644>)
 8006f94:	2200      	movs	r2, #0
 8006f96:	4640      	mov	r0, r8
 8006f98:	4649      	mov	r1, r9
 8006f9a:	f7f9 fdc7 	bl	8000b2c <__aeabi_dcmplt>
 8006f9e:	2800      	cmp	r0, #0
 8006fa0:	d07b      	beq.n	800709a <_dtoa_r+0x4f2>
 8006fa2:	9b04      	ldr	r3, [sp, #16]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d078      	beq.n	800709a <_dtoa_r+0x4f2>
 8006fa8:	9b01      	ldr	r3, [sp, #4]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	dd39      	ble.n	8007022 <_dtoa_r+0x47a>
 8006fae:	4b90      	ldr	r3, [pc, #576]	; (80071f0 <_dtoa_r+0x648>)
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	4640      	mov	r0, r8
 8006fb4:	4649      	mov	r1, r9
 8006fb6:	f7f9 fb47 	bl	8000648 <__aeabi_dmul>
 8006fba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fbe:	9e01      	ldr	r6, [sp, #4]
 8006fc0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006fc4:	3501      	adds	r5, #1
 8006fc6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006fca:	4628      	mov	r0, r5
 8006fcc:	f7f9 fad2 	bl	8000574 <__aeabi_i2d>
 8006fd0:	4642      	mov	r2, r8
 8006fd2:	464b      	mov	r3, r9
 8006fd4:	f7f9 fb38 	bl	8000648 <__aeabi_dmul>
 8006fd8:	4b86      	ldr	r3, [pc, #536]	; (80071f4 <_dtoa_r+0x64c>)
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f7f9 f97e 	bl	80002dc <__adddf3>
 8006fe0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006fe4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fe8:	9303      	str	r3, [sp, #12]
 8006fea:	2e00      	cmp	r6, #0
 8006fec:	d158      	bne.n	80070a0 <_dtoa_r+0x4f8>
 8006fee:	4b82      	ldr	r3, [pc, #520]	; (80071f8 <_dtoa_r+0x650>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	4640      	mov	r0, r8
 8006ff4:	4649      	mov	r1, r9
 8006ff6:	f7f9 f96f 	bl	80002d8 <__aeabi_dsub>
 8006ffa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ffe:	4680      	mov	r8, r0
 8007000:	4689      	mov	r9, r1
 8007002:	f7f9 fdb1 	bl	8000b68 <__aeabi_dcmpgt>
 8007006:	2800      	cmp	r0, #0
 8007008:	f040 8296 	bne.w	8007538 <_dtoa_r+0x990>
 800700c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007010:	4640      	mov	r0, r8
 8007012:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007016:	4649      	mov	r1, r9
 8007018:	f7f9 fd88 	bl	8000b2c <__aeabi_dcmplt>
 800701c:	2800      	cmp	r0, #0
 800701e:	f040 8289 	bne.w	8007534 <_dtoa_r+0x98c>
 8007022:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007026:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007028:	2b00      	cmp	r3, #0
 800702a:	f2c0 814e 	blt.w	80072ca <_dtoa_r+0x722>
 800702e:	f1bb 0f0e 	cmp.w	fp, #14
 8007032:	f300 814a 	bgt.w	80072ca <_dtoa_r+0x722>
 8007036:	4b6b      	ldr	r3, [pc, #428]	; (80071e4 <_dtoa_r+0x63c>)
 8007038:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800703c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007042:	2b00      	cmp	r3, #0
 8007044:	f280 80dc 	bge.w	8007200 <_dtoa_r+0x658>
 8007048:	9b04      	ldr	r3, [sp, #16]
 800704a:	2b00      	cmp	r3, #0
 800704c:	f300 80d8 	bgt.w	8007200 <_dtoa_r+0x658>
 8007050:	f040 826f 	bne.w	8007532 <_dtoa_r+0x98a>
 8007054:	4b68      	ldr	r3, [pc, #416]	; (80071f8 <_dtoa_r+0x650>)
 8007056:	2200      	movs	r2, #0
 8007058:	4640      	mov	r0, r8
 800705a:	4649      	mov	r1, r9
 800705c:	f7f9 faf4 	bl	8000648 <__aeabi_dmul>
 8007060:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007064:	f7f9 fd76 	bl	8000b54 <__aeabi_dcmpge>
 8007068:	9e04      	ldr	r6, [sp, #16]
 800706a:	4637      	mov	r7, r6
 800706c:	2800      	cmp	r0, #0
 800706e:	f040 8245 	bne.w	80074fc <_dtoa_r+0x954>
 8007072:	9d00      	ldr	r5, [sp, #0]
 8007074:	2331      	movs	r3, #49	; 0x31
 8007076:	f805 3b01 	strb.w	r3, [r5], #1
 800707a:	f10b 0b01 	add.w	fp, fp, #1
 800707e:	e241      	b.n	8007504 <_dtoa_r+0x95c>
 8007080:	07f2      	lsls	r2, r6, #31
 8007082:	d505      	bpl.n	8007090 <_dtoa_r+0x4e8>
 8007084:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007088:	f7f9 fade 	bl	8000648 <__aeabi_dmul>
 800708c:	3501      	adds	r5, #1
 800708e:	2301      	movs	r3, #1
 8007090:	1076      	asrs	r6, r6, #1
 8007092:	3708      	adds	r7, #8
 8007094:	e773      	b.n	8006f7e <_dtoa_r+0x3d6>
 8007096:	2502      	movs	r5, #2
 8007098:	e775      	b.n	8006f86 <_dtoa_r+0x3de>
 800709a:	9e04      	ldr	r6, [sp, #16]
 800709c:	465f      	mov	r7, fp
 800709e:	e792      	b.n	8006fc6 <_dtoa_r+0x41e>
 80070a0:	9900      	ldr	r1, [sp, #0]
 80070a2:	4b50      	ldr	r3, [pc, #320]	; (80071e4 <_dtoa_r+0x63c>)
 80070a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80070a8:	4431      	add	r1, r6
 80070aa:	9102      	str	r1, [sp, #8]
 80070ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070ae:	eeb0 9a47 	vmov.f32	s18, s14
 80070b2:	eef0 9a67 	vmov.f32	s19, s15
 80070b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80070ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80070be:	2900      	cmp	r1, #0
 80070c0:	d044      	beq.n	800714c <_dtoa_r+0x5a4>
 80070c2:	494e      	ldr	r1, [pc, #312]	; (80071fc <_dtoa_r+0x654>)
 80070c4:	2000      	movs	r0, #0
 80070c6:	f7f9 fbe9 	bl	800089c <__aeabi_ddiv>
 80070ca:	ec53 2b19 	vmov	r2, r3, d9
 80070ce:	f7f9 f903 	bl	80002d8 <__aeabi_dsub>
 80070d2:	9d00      	ldr	r5, [sp, #0]
 80070d4:	ec41 0b19 	vmov	d9, r0, r1
 80070d8:	4649      	mov	r1, r9
 80070da:	4640      	mov	r0, r8
 80070dc:	f7f9 fd64 	bl	8000ba8 <__aeabi_d2iz>
 80070e0:	4606      	mov	r6, r0
 80070e2:	f7f9 fa47 	bl	8000574 <__aeabi_i2d>
 80070e6:	4602      	mov	r2, r0
 80070e8:	460b      	mov	r3, r1
 80070ea:	4640      	mov	r0, r8
 80070ec:	4649      	mov	r1, r9
 80070ee:	f7f9 f8f3 	bl	80002d8 <__aeabi_dsub>
 80070f2:	3630      	adds	r6, #48	; 0x30
 80070f4:	f805 6b01 	strb.w	r6, [r5], #1
 80070f8:	ec53 2b19 	vmov	r2, r3, d9
 80070fc:	4680      	mov	r8, r0
 80070fe:	4689      	mov	r9, r1
 8007100:	f7f9 fd14 	bl	8000b2c <__aeabi_dcmplt>
 8007104:	2800      	cmp	r0, #0
 8007106:	d164      	bne.n	80071d2 <_dtoa_r+0x62a>
 8007108:	4642      	mov	r2, r8
 800710a:	464b      	mov	r3, r9
 800710c:	4937      	ldr	r1, [pc, #220]	; (80071ec <_dtoa_r+0x644>)
 800710e:	2000      	movs	r0, #0
 8007110:	f7f9 f8e2 	bl	80002d8 <__aeabi_dsub>
 8007114:	ec53 2b19 	vmov	r2, r3, d9
 8007118:	f7f9 fd08 	bl	8000b2c <__aeabi_dcmplt>
 800711c:	2800      	cmp	r0, #0
 800711e:	f040 80b6 	bne.w	800728e <_dtoa_r+0x6e6>
 8007122:	9b02      	ldr	r3, [sp, #8]
 8007124:	429d      	cmp	r5, r3
 8007126:	f43f af7c 	beq.w	8007022 <_dtoa_r+0x47a>
 800712a:	4b31      	ldr	r3, [pc, #196]	; (80071f0 <_dtoa_r+0x648>)
 800712c:	ec51 0b19 	vmov	r0, r1, d9
 8007130:	2200      	movs	r2, #0
 8007132:	f7f9 fa89 	bl	8000648 <__aeabi_dmul>
 8007136:	4b2e      	ldr	r3, [pc, #184]	; (80071f0 <_dtoa_r+0x648>)
 8007138:	ec41 0b19 	vmov	d9, r0, r1
 800713c:	2200      	movs	r2, #0
 800713e:	4640      	mov	r0, r8
 8007140:	4649      	mov	r1, r9
 8007142:	f7f9 fa81 	bl	8000648 <__aeabi_dmul>
 8007146:	4680      	mov	r8, r0
 8007148:	4689      	mov	r9, r1
 800714a:	e7c5      	b.n	80070d8 <_dtoa_r+0x530>
 800714c:	ec51 0b17 	vmov	r0, r1, d7
 8007150:	f7f9 fa7a 	bl	8000648 <__aeabi_dmul>
 8007154:	9b02      	ldr	r3, [sp, #8]
 8007156:	9d00      	ldr	r5, [sp, #0]
 8007158:	930f      	str	r3, [sp, #60]	; 0x3c
 800715a:	ec41 0b19 	vmov	d9, r0, r1
 800715e:	4649      	mov	r1, r9
 8007160:	4640      	mov	r0, r8
 8007162:	f7f9 fd21 	bl	8000ba8 <__aeabi_d2iz>
 8007166:	4606      	mov	r6, r0
 8007168:	f7f9 fa04 	bl	8000574 <__aeabi_i2d>
 800716c:	3630      	adds	r6, #48	; 0x30
 800716e:	4602      	mov	r2, r0
 8007170:	460b      	mov	r3, r1
 8007172:	4640      	mov	r0, r8
 8007174:	4649      	mov	r1, r9
 8007176:	f7f9 f8af 	bl	80002d8 <__aeabi_dsub>
 800717a:	f805 6b01 	strb.w	r6, [r5], #1
 800717e:	9b02      	ldr	r3, [sp, #8]
 8007180:	429d      	cmp	r5, r3
 8007182:	4680      	mov	r8, r0
 8007184:	4689      	mov	r9, r1
 8007186:	f04f 0200 	mov.w	r2, #0
 800718a:	d124      	bne.n	80071d6 <_dtoa_r+0x62e>
 800718c:	4b1b      	ldr	r3, [pc, #108]	; (80071fc <_dtoa_r+0x654>)
 800718e:	ec51 0b19 	vmov	r0, r1, d9
 8007192:	f7f9 f8a3 	bl	80002dc <__adddf3>
 8007196:	4602      	mov	r2, r0
 8007198:	460b      	mov	r3, r1
 800719a:	4640      	mov	r0, r8
 800719c:	4649      	mov	r1, r9
 800719e:	f7f9 fce3 	bl	8000b68 <__aeabi_dcmpgt>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	d173      	bne.n	800728e <_dtoa_r+0x6e6>
 80071a6:	ec53 2b19 	vmov	r2, r3, d9
 80071aa:	4914      	ldr	r1, [pc, #80]	; (80071fc <_dtoa_r+0x654>)
 80071ac:	2000      	movs	r0, #0
 80071ae:	f7f9 f893 	bl	80002d8 <__aeabi_dsub>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	4640      	mov	r0, r8
 80071b8:	4649      	mov	r1, r9
 80071ba:	f7f9 fcb7 	bl	8000b2c <__aeabi_dcmplt>
 80071be:	2800      	cmp	r0, #0
 80071c0:	f43f af2f 	beq.w	8007022 <_dtoa_r+0x47a>
 80071c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80071c6:	1e6b      	subs	r3, r5, #1
 80071c8:	930f      	str	r3, [sp, #60]	; 0x3c
 80071ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80071ce:	2b30      	cmp	r3, #48	; 0x30
 80071d0:	d0f8      	beq.n	80071c4 <_dtoa_r+0x61c>
 80071d2:	46bb      	mov	fp, r7
 80071d4:	e04a      	b.n	800726c <_dtoa_r+0x6c4>
 80071d6:	4b06      	ldr	r3, [pc, #24]	; (80071f0 <_dtoa_r+0x648>)
 80071d8:	f7f9 fa36 	bl	8000648 <__aeabi_dmul>
 80071dc:	4680      	mov	r8, r0
 80071de:	4689      	mov	r9, r1
 80071e0:	e7bd      	b.n	800715e <_dtoa_r+0x5b6>
 80071e2:	bf00      	nop
 80071e4:	08008a38 	.word	0x08008a38
 80071e8:	08008a10 	.word	0x08008a10
 80071ec:	3ff00000 	.word	0x3ff00000
 80071f0:	40240000 	.word	0x40240000
 80071f4:	401c0000 	.word	0x401c0000
 80071f8:	40140000 	.word	0x40140000
 80071fc:	3fe00000 	.word	0x3fe00000
 8007200:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007204:	9d00      	ldr	r5, [sp, #0]
 8007206:	4642      	mov	r2, r8
 8007208:	464b      	mov	r3, r9
 800720a:	4630      	mov	r0, r6
 800720c:	4639      	mov	r1, r7
 800720e:	f7f9 fb45 	bl	800089c <__aeabi_ddiv>
 8007212:	f7f9 fcc9 	bl	8000ba8 <__aeabi_d2iz>
 8007216:	9001      	str	r0, [sp, #4]
 8007218:	f7f9 f9ac 	bl	8000574 <__aeabi_i2d>
 800721c:	4642      	mov	r2, r8
 800721e:	464b      	mov	r3, r9
 8007220:	f7f9 fa12 	bl	8000648 <__aeabi_dmul>
 8007224:	4602      	mov	r2, r0
 8007226:	460b      	mov	r3, r1
 8007228:	4630      	mov	r0, r6
 800722a:	4639      	mov	r1, r7
 800722c:	f7f9 f854 	bl	80002d8 <__aeabi_dsub>
 8007230:	9e01      	ldr	r6, [sp, #4]
 8007232:	9f04      	ldr	r7, [sp, #16]
 8007234:	3630      	adds	r6, #48	; 0x30
 8007236:	f805 6b01 	strb.w	r6, [r5], #1
 800723a:	9e00      	ldr	r6, [sp, #0]
 800723c:	1bae      	subs	r6, r5, r6
 800723e:	42b7      	cmp	r7, r6
 8007240:	4602      	mov	r2, r0
 8007242:	460b      	mov	r3, r1
 8007244:	d134      	bne.n	80072b0 <_dtoa_r+0x708>
 8007246:	f7f9 f849 	bl	80002dc <__adddf3>
 800724a:	4642      	mov	r2, r8
 800724c:	464b      	mov	r3, r9
 800724e:	4606      	mov	r6, r0
 8007250:	460f      	mov	r7, r1
 8007252:	f7f9 fc89 	bl	8000b68 <__aeabi_dcmpgt>
 8007256:	b9c8      	cbnz	r0, 800728c <_dtoa_r+0x6e4>
 8007258:	4642      	mov	r2, r8
 800725a:	464b      	mov	r3, r9
 800725c:	4630      	mov	r0, r6
 800725e:	4639      	mov	r1, r7
 8007260:	f7f9 fc5a 	bl	8000b18 <__aeabi_dcmpeq>
 8007264:	b110      	cbz	r0, 800726c <_dtoa_r+0x6c4>
 8007266:	9b01      	ldr	r3, [sp, #4]
 8007268:	07db      	lsls	r3, r3, #31
 800726a:	d40f      	bmi.n	800728c <_dtoa_r+0x6e4>
 800726c:	4651      	mov	r1, sl
 800726e:	4620      	mov	r0, r4
 8007270:	f000 fbcc 	bl	8007a0c <_Bfree>
 8007274:	2300      	movs	r3, #0
 8007276:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007278:	702b      	strb	r3, [r5, #0]
 800727a:	f10b 0301 	add.w	r3, fp, #1
 800727e:	6013      	str	r3, [r2, #0]
 8007280:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007282:	2b00      	cmp	r3, #0
 8007284:	f43f ace2 	beq.w	8006c4c <_dtoa_r+0xa4>
 8007288:	601d      	str	r5, [r3, #0]
 800728a:	e4df      	b.n	8006c4c <_dtoa_r+0xa4>
 800728c:	465f      	mov	r7, fp
 800728e:	462b      	mov	r3, r5
 8007290:	461d      	mov	r5, r3
 8007292:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007296:	2a39      	cmp	r2, #57	; 0x39
 8007298:	d106      	bne.n	80072a8 <_dtoa_r+0x700>
 800729a:	9a00      	ldr	r2, [sp, #0]
 800729c:	429a      	cmp	r2, r3
 800729e:	d1f7      	bne.n	8007290 <_dtoa_r+0x6e8>
 80072a0:	9900      	ldr	r1, [sp, #0]
 80072a2:	2230      	movs	r2, #48	; 0x30
 80072a4:	3701      	adds	r7, #1
 80072a6:	700a      	strb	r2, [r1, #0]
 80072a8:	781a      	ldrb	r2, [r3, #0]
 80072aa:	3201      	adds	r2, #1
 80072ac:	701a      	strb	r2, [r3, #0]
 80072ae:	e790      	b.n	80071d2 <_dtoa_r+0x62a>
 80072b0:	4ba3      	ldr	r3, [pc, #652]	; (8007540 <_dtoa_r+0x998>)
 80072b2:	2200      	movs	r2, #0
 80072b4:	f7f9 f9c8 	bl	8000648 <__aeabi_dmul>
 80072b8:	2200      	movs	r2, #0
 80072ba:	2300      	movs	r3, #0
 80072bc:	4606      	mov	r6, r0
 80072be:	460f      	mov	r7, r1
 80072c0:	f7f9 fc2a 	bl	8000b18 <__aeabi_dcmpeq>
 80072c4:	2800      	cmp	r0, #0
 80072c6:	d09e      	beq.n	8007206 <_dtoa_r+0x65e>
 80072c8:	e7d0      	b.n	800726c <_dtoa_r+0x6c4>
 80072ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072cc:	2a00      	cmp	r2, #0
 80072ce:	f000 80ca 	beq.w	8007466 <_dtoa_r+0x8be>
 80072d2:	9a07      	ldr	r2, [sp, #28]
 80072d4:	2a01      	cmp	r2, #1
 80072d6:	f300 80ad 	bgt.w	8007434 <_dtoa_r+0x88c>
 80072da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072dc:	2a00      	cmp	r2, #0
 80072de:	f000 80a5 	beq.w	800742c <_dtoa_r+0x884>
 80072e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80072e6:	9e08      	ldr	r6, [sp, #32]
 80072e8:	9d05      	ldr	r5, [sp, #20]
 80072ea:	9a05      	ldr	r2, [sp, #20]
 80072ec:	441a      	add	r2, r3
 80072ee:	9205      	str	r2, [sp, #20]
 80072f0:	9a06      	ldr	r2, [sp, #24]
 80072f2:	2101      	movs	r1, #1
 80072f4:	441a      	add	r2, r3
 80072f6:	4620      	mov	r0, r4
 80072f8:	9206      	str	r2, [sp, #24]
 80072fa:	f000 fc3d 	bl	8007b78 <__i2b>
 80072fe:	4607      	mov	r7, r0
 8007300:	b165      	cbz	r5, 800731c <_dtoa_r+0x774>
 8007302:	9b06      	ldr	r3, [sp, #24]
 8007304:	2b00      	cmp	r3, #0
 8007306:	dd09      	ble.n	800731c <_dtoa_r+0x774>
 8007308:	42ab      	cmp	r3, r5
 800730a:	9a05      	ldr	r2, [sp, #20]
 800730c:	bfa8      	it	ge
 800730e:	462b      	movge	r3, r5
 8007310:	1ad2      	subs	r2, r2, r3
 8007312:	9205      	str	r2, [sp, #20]
 8007314:	9a06      	ldr	r2, [sp, #24]
 8007316:	1aed      	subs	r5, r5, r3
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	9306      	str	r3, [sp, #24]
 800731c:	9b08      	ldr	r3, [sp, #32]
 800731e:	b1f3      	cbz	r3, 800735e <_dtoa_r+0x7b6>
 8007320:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007322:	2b00      	cmp	r3, #0
 8007324:	f000 80a3 	beq.w	800746e <_dtoa_r+0x8c6>
 8007328:	2e00      	cmp	r6, #0
 800732a:	dd10      	ble.n	800734e <_dtoa_r+0x7a6>
 800732c:	4639      	mov	r1, r7
 800732e:	4632      	mov	r2, r6
 8007330:	4620      	mov	r0, r4
 8007332:	f000 fce1 	bl	8007cf8 <__pow5mult>
 8007336:	4652      	mov	r2, sl
 8007338:	4601      	mov	r1, r0
 800733a:	4607      	mov	r7, r0
 800733c:	4620      	mov	r0, r4
 800733e:	f000 fc31 	bl	8007ba4 <__multiply>
 8007342:	4651      	mov	r1, sl
 8007344:	4680      	mov	r8, r0
 8007346:	4620      	mov	r0, r4
 8007348:	f000 fb60 	bl	8007a0c <_Bfree>
 800734c:	46c2      	mov	sl, r8
 800734e:	9b08      	ldr	r3, [sp, #32]
 8007350:	1b9a      	subs	r2, r3, r6
 8007352:	d004      	beq.n	800735e <_dtoa_r+0x7b6>
 8007354:	4651      	mov	r1, sl
 8007356:	4620      	mov	r0, r4
 8007358:	f000 fcce 	bl	8007cf8 <__pow5mult>
 800735c:	4682      	mov	sl, r0
 800735e:	2101      	movs	r1, #1
 8007360:	4620      	mov	r0, r4
 8007362:	f000 fc09 	bl	8007b78 <__i2b>
 8007366:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007368:	2b00      	cmp	r3, #0
 800736a:	4606      	mov	r6, r0
 800736c:	f340 8081 	ble.w	8007472 <_dtoa_r+0x8ca>
 8007370:	461a      	mov	r2, r3
 8007372:	4601      	mov	r1, r0
 8007374:	4620      	mov	r0, r4
 8007376:	f000 fcbf 	bl	8007cf8 <__pow5mult>
 800737a:	9b07      	ldr	r3, [sp, #28]
 800737c:	2b01      	cmp	r3, #1
 800737e:	4606      	mov	r6, r0
 8007380:	dd7a      	ble.n	8007478 <_dtoa_r+0x8d0>
 8007382:	f04f 0800 	mov.w	r8, #0
 8007386:	6933      	ldr	r3, [r6, #16]
 8007388:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800738c:	6918      	ldr	r0, [r3, #16]
 800738e:	f000 fba5 	bl	8007adc <__hi0bits>
 8007392:	f1c0 0020 	rsb	r0, r0, #32
 8007396:	9b06      	ldr	r3, [sp, #24]
 8007398:	4418      	add	r0, r3
 800739a:	f010 001f 	ands.w	r0, r0, #31
 800739e:	f000 8094 	beq.w	80074ca <_dtoa_r+0x922>
 80073a2:	f1c0 0320 	rsb	r3, r0, #32
 80073a6:	2b04      	cmp	r3, #4
 80073a8:	f340 8085 	ble.w	80074b6 <_dtoa_r+0x90e>
 80073ac:	9b05      	ldr	r3, [sp, #20]
 80073ae:	f1c0 001c 	rsb	r0, r0, #28
 80073b2:	4403      	add	r3, r0
 80073b4:	9305      	str	r3, [sp, #20]
 80073b6:	9b06      	ldr	r3, [sp, #24]
 80073b8:	4403      	add	r3, r0
 80073ba:	4405      	add	r5, r0
 80073bc:	9306      	str	r3, [sp, #24]
 80073be:	9b05      	ldr	r3, [sp, #20]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	dd05      	ble.n	80073d0 <_dtoa_r+0x828>
 80073c4:	4651      	mov	r1, sl
 80073c6:	461a      	mov	r2, r3
 80073c8:	4620      	mov	r0, r4
 80073ca:	f000 fcef 	bl	8007dac <__lshift>
 80073ce:	4682      	mov	sl, r0
 80073d0:	9b06      	ldr	r3, [sp, #24]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	dd05      	ble.n	80073e2 <_dtoa_r+0x83a>
 80073d6:	4631      	mov	r1, r6
 80073d8:	461a      	mov	r2, r3
 80073da:	4620      	mov	r0, r4
 80073dc:	f000 fce6 	bl	8007dac <__lshift>
 80073e0:	4606      	mov	r6, r0
 80073e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d072      	beq.n	80074ce <_dtoa_r+0x926>
 80073e8:	4631      	mov	r1, r6
 80073ea:	4650      	mov	r0, sl
 80073ec:	f000 fd4a 	bl	8007e84 <__mcmp>
 80073f0:	2800      	cmp	r0, #0
 80073f2:	da6c      	bge.n	80074ce <_dtoa_r+0x926>
 80073f4:	2300      	movs	r3, #0
 80073f6:	4651      	mov	r1, sl
 80073f8:	220a      	movs	r2, #10
 80073fa:	4620      	mov	r0, r4
 80073fc:	f000 fb28 	bl	8007a50 <__multadd>
 8007400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007402:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007406:	4682      	mov	sl, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	f000 81b0 	beq.w	800776e <_dtoa_r+0xbc6>
 800740e:	2300      	movs	r3, #0
 8007410:	4639      	mov	r1, r7
 8007412:	220a      	movs	r2, #10
 8007414:	4620      	mov	r0, r4
 8007416:	f000 fb1b 	bl	8007a50 <__multadd>
 800741a:	9b01      	ldr	r3, [sp, #4]
 800741c:	2b00      	cmp	r3, #0
 800741e:	4607      	mov	r7, r0
 8007420:	f300 8096 	bgt.w	8007550 <_dtoa_r+0x9a8>
 8007424:	9b07      	ldr	r3, [sp, #28]
 8007426:	2b02      	cmp	r3, #2
 8007428:	dc59      	bgt.n	80074de <_dtoa_r+0x936>
 800742a:	e091      	b.n	8007550 <_dtoa_r+0x9a8>
 800742c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800742e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007432:	e758      	b.n	80072e6 <_dtoa_r+0x73e>
 8007434:	9b04      	ldr	r3, [sp, #16]
 8007436:	1e5e      	subs	r6, r3, #1
 8007438:	9b08      	ldr	r3, [sp, #32]
 800743a:	42b3      	cmp	r3, r6
 800743c:	bfbf      	itttt	lt
 800743e:	9b08      	ldrlt	r3, [sp, #32]
 8007440:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007442:	9608      	strlt	r6, [sp, #32]
 8007444:	1af3      	sublt	r3, r6, r3
 8007446:	bfb4      	ite	lt
 8007448:	18d2      	addlt	r2, r2, r3
 800744a:	1b9e      	subge	r6, r3, r6
 800744c:	9b04      	ldr	r3, [sp, #16]
 800744e:	bfbc      	itt	lt
 8007450:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007452:	2600      	movlt	r6, #0
 8007454:	2b00      	cmp	r3, #0
 8007456:	bfb7      	itett	lt
 8007458:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800745c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007460:	1a9d      	sublt	r5, r3, r2
 8007462:	2300      	movlt	r3, #0
 8007464:	e741      	b.n	80072ea <_dtoa_r+0x742>
 8007466:	9e08      	ldr	r6, [sp, #32]
 8007468:	9d05      	ldr	r5, [sp, #20]
 800746a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800746c:	e748      	b.n	8007300 <_dtoa_r+0x758>
 800746e:	9a08      	ldr	r2, [sp, #32]
 8007470:	e770      	b.n	8007354 <_dtoa_r+0x7ac>
 8007472:	9b07      	ldr	r3, [sp, #28]
 8007474:	2b01      	cmp	r3, #1
 8007476:	dc19      	bgt.n	80074ac <_dtoa_r+0x904>
 8007478:	9b02      	ldr	r3, [sp, #8]
 800747a:	b9bb      	cbnz	r3, 80074ac <_dtoa_r+0x904>
 800747c:	9b03      	ldr	r3, [sp, #12]
 800747e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007482:	b99b      	cbnz	r3, 80074ac <_dtoa_r+0x904>
 8007484:	9b03      	ldr	r3, [sp, #12]
 8007486:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800748a:	0d1b      	lsrs	r3, r3, #20
 800748c:	051b      	lsls	r3, r3, #20
 800748e:	b183      	cbz	r3, 80074b2 <_dtoa_r+0x90a>
 8007490:	9b05      	ldr	r3, [sp, #20]
 8007492:	3301      	adds	r3, #1
 8007494:	9305      	str	r3, [sp, #20]
 8007496:	9b06      	ldr	r3, [sp, #24]
 8007498:	3301      	adds	r3, #1
 800749a:	9306      	str	r3, [sp, #24]
 800749c:	f04f 0801 	mov.w	r8, #1
 80074a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	f47f af6f 	bne.w	8007386 <_dtoa_r+0x7de>
 80074a8:	2001      	movs	r0, #1
 80074aa:	e774      	b.n	8007396 <_dtoa_r+0x7ee>
 80074ac:	f04f 0800 	mov.w	r8, #0
 80074b0:	e7f6      	b.n	80074a0 <_dtoa_r+0x8f8>
 80074b2:	4698      	mov	r8, r3
 80074b4:	e7f4      	b.n	80074a0 <_dtoa_r+0x8f8>
 80074b6:	d082      	beq.n	80073be <_dtoa_r+0x816>
 80074b8:	9a05      	ldr	r2, [sp, #20]
 80074ba:	331c      	adds	r3, #28
 80074bc:	441a      	add	r2, r3
 80074be:	9205      	str	r2, [sp, #20]
 80074c0:	9a06      	ldr	r2, [sp, #24]
 80074c2:	441a      	add	r2, r3
 80074c4:	441d      	add	r5, r3
 80074c6:	9206      	str	r2, [sp, #24]
 80074c8:	e779      	b.n	80073be <_dtoa_r+0x816>
 80074ca:	4603      	mov	r3, r0
 80074cc:	e7f4      	b.n	80074b8 <_dtoa_r+0x910>
 80074ce:	9b04      	ldr	r3, [sp, #16]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	dc37      	bgt.n	8007544 <_dtoa_r+0x99c>
 80074d4:	9b07      	ldr	r3, [sp, #28]
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	dd34      	ble.n	8007544 <_dtoa_r+0x99c>
 80074da:	9b04      	ldr	r3, [sp, #16]
 80074dc:	9301      	str	r3, [sp, #4]
 80074de:	9b01      	ldr	r3, [sp, #4]
 80074e0:	b963      	cbnz	r3, 80074fc <_dtoa_r+0x954>
 80074e2:	4631      	mov	r1, r6
 80074e4:	2205      	movs	r2, #5
 80074e6:	4620      	mov	r0, r4
 80074e8:	f000 fab2 	bl	8007a50 <__multadd>
 80074ec:	4601      	mov	r1, r0
 80074ee:	4606      	mov	r6, r0
 80074f0:	4650      	mov	r0, sl
 80074f2:	f000 fcc7 	bl	8007e84 <__mcmp>
 80074f6:	2800      	cmp	r0, #0
 80074f8:	f73f adbb 	bgt.w	8007072 <_dtoa_r+0x4ca>
 80074fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074fe:	9d00      	ldr	r5, [sp, #0]
 8007500:	ea6f 0b03 	mvn.w	fp, r3
 8007504:	f04f 0800 	mov.w	r8, #0
 8007508:	4631      	mov	r1, r6
 800750a:	4620      	mov	r0, r4
 800750c:	f000 fa7e 	bl	8007a0c <_Bfree>
 8007510:	2f00      	cmp	r7, #0
 8007512:	f43f aeab 	beq.w	800726c <_dtoa_r+0x6c4>
 8007516:	f1b8 0f00 	cmp.w	r8, #0
 800751a:	d005      	beq.n	8007528 <_dtoa_r+0x980>
 800751c:	45b8      	cmp	r8, r7
 800751e:	d003      	beq.n	8007528 <_dtoa_r+0x980>
 8007520:	4641      	mov	r1, r8
 8007522:	4620      	mov	r0, r4
 8007524:	f000 fa72 	bl	8007a0c <_Bfree>
 8007528:	4639      	mov	r1, r7
 800752a:	4620      	mov	r0, r4
 800752c:	f000 fa6e 	bl	8007a0c <_Bfree>
 8007530:	e69c      	b.n	800726c <_dtoa_r+0x6c4>
 8007532:	2600      	movs	r6, #0
 8007534:	4637      	mov	r7, r6
 8007536:	e7e1      	b.n	80074fc <_dtoa_r+0x954>
 8007538:	46bb      	mov	fp, r7
 800753a:	4637      	mov	r7, r6
 800753c:	e599      	b.n	8007072 <_dtoa_r+0x4ca>
 800753e:	bf00      	nop
 8007540:	40240000 	.word	0x40240000
 8007544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007546:	2b00      	cmp	r3, #0
 8007548:	f000 80c8 	beq.w	80076dc <_dtoa_r+0xb34>
 800754c:	9b04      	ldr	r3, [sp, #16]
 800754e:	9301      	str	r3, [sp, #4]
 8007550:	2d00      	cmp	r5, #0
 8007552:	dd05      	ble.n	8007560 <_dtoa_r+0x9b8>
 8007554:	4639      	mov	r1, r7
 8007556:	462a      	mov	r2, r5
 8007558:	4620      	mov	r0, r4
 800755a:	f000 fc27 	bl	8007dac <__lshift>
 800755e:	4607      	mov	r7, r0
 8007560:	f1b8 0f00 	cmp.w	r8, #0
 8007564:	d05b      	beq.n	800761e <_dtoa_r+0xa76>
 8007566:	6879      	ldr	r1, [r7, #4]
 8007568:	4620      	mov	r0, r4
 800756a:	f000 fa0f 	bl	800798c <_Balloc>
 800756e:	4605      	mov	r5, r0
 8007570:	b928      	cbnz	r0, 800757e <_dtoa_r+0x9d6>
 8007572:	4b83      	ldr	r3, [pc, #524]	; (8007780 <_dtoa_r+0xbd8>)
 8007574:	4602      	mov	r2, r0
 8007576:	f240 21ef 	movw	r1, #751	; 0x2ef
 800757a:	f7ff bb2e 	b.w	8006bda <_dtoa_r+0x32>
 800757e:	693a      	ldr	r2, [r7, #16]
 8007580:	3202      	adds	r2, #2
 8007582:	0092      	lsls	r2, r2, #2
 8007584:	f107 010c 	add.w	r1, r7, #12
 8007588:	300c      	adds	r0, #12
 800758a:	f001 f813 	bl	80085b4 <memcpy>
 800758e:	2201      	movs	r2, #1
 8007590:	4629      	mov	r1, r5
 8007592:	4620      	mov	r0, r4
 8007594:	f000 fc0a 	bl	8007dac <__lshift>
 8007598:	9b00      	ldr	r3, [sp, #0]
 800759a:	3301      	adds	r3, #1
 800759c:	9304      	str	r3, [sp, #16]
 800759e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075a2:	4413      	add	r3, r2
 80075a4:	9308      	str	r3, [sp, #32]
 80075a6:	9b02      	ldr	r3, [sp, #8]
 80075a8:	f003 0301 	and.w	r3, r3, #1
 80075ac:	46b8      	mov	r8, r7
 80075ae:	9306      	str	r3, [sp, #24]
 80075b0:	4607      	mov	r7, r0
 80075b2:	9b04      	ldr	r3, [sp, #16]
 80075b4:	4631      	mov	r1, r6
 80075b6:	3b01      	subs	r3, #1
 80075b8:	4650      	mov	r0, sl
 80075ba:	9301      	str	r3, [sp, #4]
 80075bc:	f7ff fa6c 	bl	8006a98 <quorem>
 80075c0:	4641      	mov	r1, r8
 80075c2:	9002      	str	r0, [sp, #8]
 80075c4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80075c8:	4650      	mov	r0, sl
 80075ca:	f000 fc5b 	bl	8007e84 <__mcmp>
 80075ce:	463a      	mov	r2, r7
 80075d0:	9005      	str	r0, [sp, #20]
 80075d2:	4631      	mov	r1, r6
 80075d4:	4620      	mov	r0, r4
 80075d6:	f000 fc71 	bl	8007ebc <__mdiff>
 80075da:	68c2      	ldr	r2, [r0, #12]
 80075dc:	4605      	mov	r5, r0
 80075de:	bb02      	cbnz	r2, 8007622 <_dtoa_r+0xa7a>
 80075e0:	4601      	mov	r1, r0
 80075e2:	4650      	mov	r0, sl
 80075e4:	f000 fc4e 	bl	8007e84 <__mcmp>
 80075e8:	4602      	mov	r2, r0
 80075ea:	4629      	mov	r1, r5
 80075ec:	4620      	mov	r0, r4
 80075ee:	9209      	str	r2, [sp, #36]	; 0x24
 80075f0:	f000 fa0c 	bl	8007a0c <_Bfree>
 80075f4:	9b07      	ldr	r3, [sp, #28]
 80075f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075f8:	9d04      	ldr	r5, [sp, #16]
 80075fa:	ea43 0102 	orr.w	r1, r3, r2
 80075fe:	9b06      	ldr	r3, [sp, #24]
 8007600:	4319      	orrs	r1, r3
 8007602:	d110      	bne.n	8007626 <_dtoa_r+0xa7e>
 8007604:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007608:	d029      	beq.n	800765e <_dtoa_r+0xab6>
 800760a:	9b05      	ldr	r3, [sp, #20]
 800760c:	2b00      	cmp	r3, #0
 800760e:	dd02      	ble.n	8007616 <_dtoa_r+0xa6e>
 8007610:	9b02      	ldr	r3, [sp, #8]
 8007612:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007616:	9b01      	ldr	r3, [sp, #4]
 8007618:	f883 9000 	strb.w	r9, [r3]
 800761c:	e774      	b.n	8007508 <_dtoa_r+0x960>
 800761e:	4638      	mov	r0, r7
 8007620:	e7ba      	b.n	8007598 <_dtoa_r+0x9f0>
 8007622:	2201      	movs	r2, #1
 8007624:	e7e1      	b.n	80075ea <_dtoa_r+0xa42>
 8007626:	9b05      	ldr	r3, [sp, #20]
 8007628:	2b00      	cmp	r3, #0
 800762a:	db04      	blt.n	8007636 <_dtoa_r+0xa8e>
 800762c:	9907      	ldr	r1, [sp, #28]
 800762e:	430b      	orrs	r3, r1
 8007630:	9906      	ldr	r1, [sp, #24]
 8007632:	430b      	orrs	r3, r1
 8007634:	d120      	bne.n	8007678 <_dtoa_r+0xad0>
 8007636:	2a00      	cmp	r2, #0
 8007638:	dded      	ble.n	8007616 <_dtoa_r+0xa6e>
 800763a:	4651      	mov	r1, sl
 800763c:	2201      	movs	r2, #1
 800763e:	4620      	mov	r0, r4
 8007640:	f000 fbb4 	bl	8007dac <__lshift>
 8007644:	4631      	mov	r1, r6
 8007646:	4682      	mov	sl, r0
 8007648:	f000 fc1c 	bl	8007e84 <__mcmp>
 800764c:	2800      	cmp	r0, #0
 800764e:	dc03      	bgt.n	8007658 <_dtoa_r+0xab0>
 8007650:	d1e1      	bne.n	8007616 <_dtoa_r+0xa6e>
 8007652:	f019 0f01 	tst.w	r9, #1
 8007656:	d0de      	beq.n	8007616 <_dtoa_r+0xa6e>
 8007658:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800765c:	d1d8      	bne.n	8007610 <_dtoa_r+0xa68>
 800765e:	9a01      	ldr	r2, [sp, #4]
 8007660:	2339      	movs	r3, #57	; 0x39
 8007662:	7013      	strb	r3, [r2, #0]
 8007664:	462b      	mov	r3, r5
 8007666:	461d      	mov	r5, r3
 8007668:	3b01      	subs	r3, #1
 800766a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800766e:	2a39      	cmp	r2, #57	; 0x39
 8007670:	d06c      	beq.n	800774c <_dtoa_r+0xba4>
 8007672:	3201      	adds	r2, #1
 8007674:	701a      	strb	r2, [r3, #0]
 8007676:	e747      	b.n	8007508 <_dtoa_r+0x960>
 8007678:	2a00      	cmp	r2, #0
 800767a:	dd07      	ble.n	800768c <_dtoa_r+0xae4>
 800767c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007680:	d0ed      	beq.n	800765e <_dtoa_r+0xab6>
 8007682:	9a01      	ldr	r2, [sp, #4]
 8007684:	f109 0301 	add.w	r3, r9, #1
 8007688:	7013      	strb	r3, [r2, #0]
 800768a:	e73d      	b.n	8007508 <_dtoa_r+0x960>
 800768c:	9b04      	ldr	r3, [sp, #16]
 800768e:	9a08      	ldr	r2, [sp, #32]
 8007690:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007694:	4293      	cmp	r3, r2
 8007696:	d043      	beq.n	8007720 <_dtoa_r+0xb78>
 8007698:	4651      	mov	r1, sl
 800769a:	2300      	movs	r3, #0
 800769c:	220a      	movs	r2, #10
 800769e:	4620      	mov	r0, r4
 80076a0:	f000 f9d6 	bl	8007a50 <__multadd>
 80076a4:	45b8      	cmp	r8, r7
 80076a6:	4682      	mov	sl, r0
 80076a8:	f04f 0300 	mov.w	r3, #0
 80076ac:	f04f 020a 	mov.w	r2, #10
 80076b0:	4641      	mov	r1, r8
 80076b2:	4620      	mov	r0, r4
 80076b4:	d107      	bne.n	80076c6 <_dtoa_r+0xb1e>
 80076b6:	f000 f9cb 	bl	8007a50 <__multadd>
 80076ba:	4680      	mov	r8, r0
 80076bc:	4607      	mov	r7, r0
 80076be:	9b04      	ldr	r3, [sp, #16]
 80076c0:	3301      	adds	r3, #1
 80076c2:	9304      	str	r3, [sp, #16]
 80076c4:	e775      	b.n	80075b2 <_dtoa_r+0xa0a>
 80076c6:	f000 f9c3 	bl	8007a50 <__multadd>
 80076ca:	4639      	mov	r1, r7
 80076cc:	4680      	mov	r8, r0
 80076ce:	2300      	movs	r3, #0
 80076d0:	220a      	movs	r2, #10
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 f9bc 	bl	8007a50 <__multadd>
 80076d8:	4607      	mov	r7, r0
 80076da:	e7f0      	b.n	80076be <_dtoa_r+0xb16>
 80076dc:	9b04      	ldr	r3, [sp, #16]
 80076de:	9301      	str	r3, [sp, #4]
 80076e0:	9d00      	ldr	r5, [sp, #0]
 80076e2:	4631      	mov	r1, r6
 80076e4:	4650      	mov	r0, sl
 80076e6:	f7ff f9d7 	bl	8006a98 <quorem>
 80076ea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80076ee:	9b00      	ldr	r3, [sp, #0]
 80076f0:	f805 9b01 	strb.w	r9, [r5], #1
 80076f4:	1aea      	subs	r2, r5, r3
 80076f6:	9b01      	ldr	r3, [sp, #4]
 80076f8:	4293      	cmp	r3, r2
 80076fa:	dd07      	ble.n	800770c <_dtoa_r+0xb64>
 80076fc:	4651      	mov	r1, sl
 80076fe:	2300      	movs	r3, #0
 8007700:	220a      	movs	r2, #10
 8007702:	4620      	mov	r0, r4
 8007704:	f000 f9a4 	bl	8007a50 <__multadd>
 8007708:	4682      	mov	sl, r0
 800770a:	e7ea      	b.n	80076e2 <_dtoa_r+0xb3a>
 800770c:	9b01      	ldr	r3, [sp, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	bfc8      	it	gt
 8007712:	461d      	movgt	r5, r3
 8007714:	9b00      	ldr	r3, [sp, #0]
 8007716:	bfd8      	it	le
 8007718:	2501      	movle	r5, #1
 800771a:	441d      	add	r5, r3
 800771c:	f04f 0800 	mov.w	r8, #0
 8007720:	4651      	mov	r1, sl
 8007722:	2201      	movs	r2, #1
 8007724:	4620      	mov	r0, r4
 8007726:	f000 fb41 	bl	8007dac <__lshift>
 800772a:	4631      	mov	r1, r6
 800772c:	4682      	mov	sl, r0
 800772e:	f000 fba9 	bl	8007e84 <__mcmp>
 8007732:	2800      	cmp	r0, #0
 8007734:	dc96      	bgt.n	8007664 <_dtoa_r+0xabc>
 8007736:	d102      	bne.n	800773e <_dtoa_r+0xb96>
 8007738:	f019 0f01 	tst.w	r9, #1
 800773c:	d192      	bne.n	8007664 <_dtoa_r+0xabc>
 800773e:	462b      	mov	r3, r5
 8007740:	461d      	mov	r5, r3
 8007742:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007746:	2a30      	cmp	r2, #48	; 0x30
 8007748:	d0fa      	beq.n	8007740 <_dtoa_r+0xb98>
 800774a:	e6dd      	b.n	8007508 <_dtoa_r+0x960>
 800774c:	9a00      	ldr	r2, [sp, #0]
 800774e:	429a      	cmp	r2, r3
 8007750:	d189      	bne.n	8007666 <_dtoa_r+0xabe>
 8007752:	f10b 0b01 	add.w	fp, fp, #1
 8007756:	2331      	movs	r3, #49	; 0x31
 8007758:	e796      	b.n	8007688 <_dtoa_r+0xae0>
 800775a:	4b0a      	ldr	r3, [pc, #40]	; (8007784 <_dtoa_r+0xbdc>)
 800775c:	f7ff ba99 	b.w	8006c92 <_dtoa_r+0xea>
 8007760:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007762:	2b00      	cmp	r3, #0
 8007764:	f47f aa6d 	bne.w	8006c42 <_dtoa_r+0x9a>
 8007768:	4b07      	ldr	r3, [pc, #28]	; (8007788 <_dtoa_r+0xbe0>)
 800776a:	f7ff ba92 	b.w	8006c92 <_dtoa_r+0xea>
 800776e:	9b01      	ldr	r3, [sp, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	dcb5      	bgt.n	80076e0 <_dtoa_r+0xb38>
 8007774:	9b07      	ldr	r3, [sp, #28]
 8007776:	2b02      	cmp	r3, #2
 8007778:	f73f aeb1 	bgt.w	80074de <_dtoa_r+0x936>
 800777c:	e7b0      	b.n	80076e0 <_dtoa_r+0xb38>
 800777e:	bf00      	nop
 8007780:	080089a1 	.word	0x080089a1
 8007784:	080088c5 	.word	0x080088c5
 8007788:	08008925 	.word	0x08008925

0800778c <_free_r>:
 800778c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800778e:	2900      	cmp	r1, #0
 8007790:	d044      	beq.n	800781c <_free_r+0x90>
 8007792:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007796:	9001      	str	r0, [sp, #4]
 8007798:	2b00      	cmp	r3, #0
 800779a:	f1a1 0404 	sub.w	r4, r1, #4
 800779e:	bfb8      	it	lt
 80077a0:	18e4      	addlt	r4, r4, r3
 80077a2:	f000 f8e7 	bl	8007974 <__malloc_lock>
 80077a6:	4a1e      	ldr	r2, [pc, #120]	; (8007820 <_free_r+0x94>)
 80077a8:	9801      	ldr	r0, [sp, #4]
 80077aa:	6813      	ldr	r3, [r2, #0]
 80077ac:	b933      	cbnz	r3, 80077bc <_free_r+0x30>
 80077ae:	6063      	str	r3, [r4, #4]
 80077b0:	6014      	str	r4, [r2, #0]
 80077b2:	b003      	add	sp, #12
 80077b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80077b8:	f000 b8e2 	b.w	8007980 <__malloc_unlock>
 80077bc:	42a3      	cmp	r3, r4
 80077be:	d908      	bls.n	80077d2 <_free_r+0x46>
 80077c0:	6825      	ldr	r5, [r4, #0]
 80077c2:	1961      	adds	r1, r4, r5
 80077c4:	428b      	cmp	r3, r1
 80077c6:	bf01      	itttt	eq
 80077c8:	6819      	ldreq	r1, [r3, #0]
 80077ca:	685b      	ldreq	r3, [r3, #4]
 80077cc:	1949      	addeq	r1, r1, r5
 80077ce:	6021      	streq	r1, [r4, #0]
 80077d0:	e7ed      	b.n	80077ae <_free_r+0x22>
 80077d2:	461a      	mov	r2, r3
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	b10b      	cbz	r3, 80077dc <_free_r+0x50>
 80077d8:	42a3      	cmp	r3, r4
 80077da:	d9fa      	bls.n	80077d2 <_free_r+0x46>
 80077dc:	6811      	ldr	r1, [r2, #0]
 80077de:	1855      	adds	r5, r2, r1
 80077e0:	42a5      	cmp	r5, r4
 80077e2:	d10b      	bne.n	80077fc <_free_r+0x70>
 80077e4:	6824      	ldr	r4, [r4, #0]
 80077e6:	4421      	add	r1, r4
 80077e8:	1854      	adds	r4, r2, r1
 80077ea:	42a3      	cmp	r3, r4
 80077ec:	6011      	str	r1, [r2, #0]
 80077ee:	d1e0      	bne.n	80077b2 <_free_r+0x26>
 80077f0:	681c      	ldr	r4, [r3, #0]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	6053      	str	r3, [r2, #4]
 80077f6:	440c      	add	r4, r1
 80077f8:	6014      	str	r4, [r2, #0]
 80077fa:	e7da      	b.n	80077b2 <_free_r+0x26>
 80077fc:	d902      	bls.n	8007804 <_free_r+0x78>
 80077fe:	230c      	movs	r3, #12
 8007800:	6003      	str	r3, [r0, #0]
 8007802:	e7d6      	b.n	80077b2 <_free_r+0x26>
 8007804:	6825      	ldr	r5, [r4, #0]
 8007806:	1961      	adds	r1, r4, r5
 8007808:	428b      	cmp	r3, r1
 800780a:	bf04      	itt	eq
 800780c:	6819      	ldreq	r1, [r3, #0]
 800780e:	685b      	ldreq	r3, [r3, #4]
 8007810:	6063      	str	r3, [r4, #4]
 8007812:	bf04      	itt	eq
 8007814:	1949      	addeq	r1, r1, r5
 8007816:	6021      	streq	r1, [r4, #0]
 8007818:	6054      	str	r4, [r2, #4]
 800781a:	e7ca      	b.n	80077b2 <_free_r+0x26>
 800781c:	b003      	add	sp, #12
 800781e:	bd30      	pop	{r4, r5, pc}
 8007820:	200004ec 	.word	0x200004ec

08007824 <malloc>:
 8007824:	4b02      	ldr	r3, [pc, #8]	; (8007830 <malloc+0xc>)
 8007826:	4601      	mov	r1, r0
 8007828:	6818      	ldr	r0, [r3, #0]
 800782a:	f000 b823 	b.w	8007874 <_malloc_r>
 800782e:	bf00      	nop
 8007830:	20000064 	.word	0x20000064

08007834 <sbrk_aligned>:
 8007834:	b570      	push	{r4, r5, r6, lr}
 8007836:	4e0e      	ldr	r6, [pc, #56]	; (8007870 <sbrk_aligned+0x3c>)
 8007838:	460c      	mov	r4, r1
 800783a:	6831      	ldr	r1, [r6, #0]
 800783c:	4605      	mov	r5, r0
 800783e:	b911      	cbnz	r1, 8007846 <sbrk_aligned+0x12>
 8007840:	f000 fea8 	bl	8008594 <_sbrk_r>
 8007844:	6030      	str	r0, [r6, #0]
 8007846:	4621      	mov	r1, r4
 8007848:	4628      	mov	r0, r5
 800784a:	f000 fea3 	bl	8008594 <_sbrk_r>
 800784e:	1c43      	adds	r3, r0, #1
 8007850:	d00a      	beq.n	8007868 <sbrk_aligned+0x34>
 8007852:	1cc4      	adds	r4, r0, #3
 8007854:	f024 0403 	bic.w	r4, r4, #3
 8007858:	42a0      	cmp	r0, r4
 800785a:	d007      	beq.n	800786c <sbrk_aligned+0x38>
 800785c:	1a21      	subs	r1, r4, r0
 800785e:	4628      	mov	r0, r5
 8007860:	f000 fe98 	bl	8008594 <_sbrk_r>
 8007864:	3001      	adds	r0, #1
 8007866:	d101      	bne.n	800786c <sbrk_aligned+0x38>
 8007868:	f04f 34ff 	mov.w	r4, #4294967295
 800786c:	4620      	mov	r0, r4
 800786e:	bd70      	pop	{r4, r5, r6, pc}
 8007870:	200004f0 	.word	0x200004f0

08007874 <_malloc_r>:
 8007874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007878:	1ccd      	adds	r5, r1, #3
 800787a:	f025 0503 	bic.w	r5, r5, #3
 800787e:	3508      	adds	r5, #8
 8007880:	2d0c      	cmp	r5, #12
 8007882:	bf38      	it	cc
 8007884:	250c      	movcc	r5, #12
 8007886:	2d00      	cmp	r5, #0
 8007888:	4607      	mov	r7, r0
 800788a:	db01      	blt.n	8007890 <_malloc_r+0x1c>
 800788c:	42a9      	cmp	r1, r5
 800788e:	d905      	bls.n	800789c <_malloc_r+0x28>
 8007890:	230c      	movs	r3, #12
 8007892:	603b      	str	r3, [r7, #0]
 8007894:	2600      	movs	r6, #0
 8007896:	4630      	mov	r0, r6
 8007898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800789c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007970 <_malloc_r+0xfc>
 80078a0:	f000 f868 	bl	8007974 <__malloc_lock>
 80078a4:	f8d8 3000 	ldr.w	r3, [r8]
 80078a8:	461c      	mov	r4, r3
 80078aa:	bb5c      	cbnz	r4, 8007904 <_malloc_r+0x90>
 80078ac:	4629      	mov	r1, r5
 80078ae:	4638      	mov	r0, r7
 80078b0:	f7ff ffc0 	bl	8007834 <sbrk_aligned>
 80078b4:	1c43      	adds	r3, r0, #1
 80078b6:	4604      	mov	r4, r0
 80078b8:	d155      	bne.n	8007966 <_malloc_r+0xf2>
 80078ba:	f8d8 4000 	ldr.w	r4, [r8]
 80078be:	4626      	mov	r6, r4
 80078c0:	2e00      	cmp	r6, #0
 80078c2:	d145      	bne.n	8007950 <_malloc_r+0xdc>
 80078c4:	2c00      	cmp	r4, #0
 80078c6:	d048      	beq.n	800795a <_malloc_r+0xe6>
 80078c8:	6823      	ldr	r3, [r4, #0]
 80078ca:	4631      	mov	r1, r6
 80078cc:	4638      	mov	r0, r7
 80078ce:	eb04 0903 	add.w	r9, r4, r3
 80078d2:	f000 fe5f 	bl	8008594 <_sbrk_r>
 80078d6:	4581      	cmp	r9, r0
 80078d8:	d13f      	bne.n	800795a <_malloc_r+0xe6>
 80078da:	6821      	ldr	r1, [r4, #0]
 80078dc:	1a6d      	subs	r5, r5, r1
 80078de:	4629      	mov	r1, r5
 80078e0:	4638      	mov	r0, r7
 80078e2:	f7ff ffa7 	bl	8007834 <sbrk_aligned>
 80078e6:	3001      	adds	r0, #1
 80078e8:	d037      	beq.n	800795a <_malloc_r+0xe6>
 80078ea:	6823      	ldr	r3, [r4, #0]
 80078ec:	442b      	add	r3, r5
 80078ee:	6023      	str	r3, [r4, #0]
 80078f0:	f8d8 3000 	ldr.w	r3, [r8]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d038      	beq.n	800796a <_malloc_r+0xf6>
 80078f8:	685a      	ldr	r2, [r3, #4]
 80078fa:	42a2      	cmp	r2, r4
 80078fc:	d12b      	bne.n	8007956 <_malloc_r+0xe2>
 80078fe:	2200      	movs	r2, #0
 8007900:	605a      	str	r2, [r3, #4]
 8007902:	e00f      	b.n	8007924 <_malloc_r+0xb0>
 8007904:	6822      	ldr	r2, [r4, #0]
 8007906:	1b52      	subs	r2, r2, r5
 8007908:	d41f      	bmi.n	800794a <_malloc_r+0xd6>
 800790a:	2a0b      	cmp	r2, #11
 800790c:	d917      	bls.n	800793e <_malloc_r+0xca>
 800790e:	1961      	adds	r1, r4, r5
 8007910:	42a3      	cmp	r3, r4
 8007912:	6025      	str	r5, [r4, #0]
 8007914:	bf18      	it	ne
 8007916:	6059      	strne	r1, [r3, #4]
 8007918:	6863      	ldr	r3, [r4, #4]
 800791a:	bf08      	it	eq
 800791c:	f8c8 1000 	streq.w	r1, [r8]
 8007920:	5162      	str	r2, [r4, r5]
 8007922:	604b      	str	r3, [r1, #4]
 8007924:	4638      	mov	r0, r7
 8007926:	f104 060b 	add.w	r6, r4, #11
 800792a:	f000 f829 	bl	8007980 <__malloc_unlock>
 800792e:	f026 0607 	bic.w	r6, r6, #7
 8007932:	1d23      	adds	r3, r4, #4
 8007934:	1af2      	subs	r2, r6, r3
 8007936:	d0ae      	beq.n	8007896 <_malloc_r+0x22>
 8007938:	1b9b      	subs	r3, r3, r6
 800793a:	50a3      	str	r3, [r4, r2]
 800793c:	e7ab      	b.n	8007896 <_malloc_r+0x22>
 800793e:	42a3      	cmp	r3, r4
 8007940:	6862      	ldr	r2, [r4, #4]
 8007942:	d1dd      	bne.n	8007900 <_malloc_r+0x8c>
 8007944:	f8c8 2000 	str.w	r2, [r8]
 8007948:	e7ec      	b.n	8007924 <_malloc_r+0xb0>
 800794a:	4623      	mov	r3, r4
 800794c:	6864      	ldr	r4, [r4, #4]
 800794e:	e7ac      	b.n	80078aa <_malloc_r+0x36>
 8007950:	4634      	mov	r4, r6
 8007952:	6876      	ldr	r6, [r6, #4]
 8007954:	e7b4      	b.n	80078c0 <_malloc_r+0x4c>
 8007956:	4613      	mov	r3, r2
 8007958:	e7cc      	b.n	80078f4 <_malloc_r+0x80>
 800795a:	230c      	movs	r3, #12
 800795c:	603b      	str	r3, [r7, #0]
 800795e:	4638      	mov	r0, r7
 8007960:	f000 f80e 	bl	8007980 <__malloc_unlock>
 8007964:	e797      	b.n	8007896 <_malloc_r+0x22>
 8007966:	6025      	str	r5, [r4, #0]
 8007968:	e7dc      	b.n	8007924 <_malloc_r+0xb0>
 800796a:	605b      	str	r3, [r3, #4]
 800796c:	deff      	udf	#255	; 0xff
 800796e:	bf00      	nop
 8007970:	200004ec 	.word	0x200004ec

08007974 <__malloc_lock>:
 8007974:	4801      	ldr	r0, [pc, #4]	; (800797c <__malloc_lock+0x8>)
 8007976:	f7ff b86f 	b.w	8006a58 <__retarget_lock_acquire_recursive>
 800797a:	bf00      	nop
 800797c:	200004e8 	.word	0x200004e8

08007980 <__malloc_unlock>:
 8007980:	4801      	ldr	r0, [pc, #4]	; (8007988 <__malloc_unlock+0x8>)
 8007982:	f7ff b86a 	b.w	8006a5a <__retarget_lock_release_recursive>
 8007986:	bf00      	nop
 8007988:	200004e8 	.word	0x200004e8

0800798c <_Balloc>:
 800798c:	b570      	push	{r4, r5, r6, lr}
 800798e:	69c6      	ldr	r6, [r0, #28]
 8007990:	4604      	mov	r4, r0
 8007992:	460d      	mov	r5, r1
 8007994:	b976      	cbnz	r6, 80079b4 <_Balloc+0x28>
 8007996:	2010      	movs	r0, #16
 8007998:	f7ff ff44 	bl	8007824 <malloc>
 800799c:	4602      	mov	r2, r0
 800799e:	61e0      	str	r0, [r4, #28]
 80079a0:	b920      	cbnz	r0, 80079ac <_Balloc+0x20>
 80079a2:	4b18      	ldr	r3, [pc, #96]	; (8007a04 <_Balloc+0x78>)
 80079a4:	4818      	ldr	r0, [pc, #96]	; (8007a08 <_Balloc+0x7c>)
 80079a6:	216b      	movs	r1, #107	; 0x6b
 80079a8:	f7ff f858 	bl	8006a5c <__assert_func>
 80079ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80079b0:	6006      	str	r6, [r0, #0]
 80079b2:	60c6      	str	r6, [r0, #12]
 80079b4:	69e6      	ldr	r6, [r4, #28]
 80079b6:	68f3      	ldr	r3, [r6, #12]
 80079b8:	b183      	cbz	r3, 80079dc <_Balloc+0x50>
 80079ba:	69e3      	ldr	r3, [r4, #28]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80079c2:	b9b8      	cbnz	r0, 80079f4 <_Balloc+0x68>
 80079c4:	2101      	movs	r1, #1
 80079c6:	fa01 f605 	lsl.w	r6, r1, r5
 80079ca:	1d72      	adds	r2, r6, #5
 80079cc:	0092      	lsls	r2, r2, #2
 80079ce:	4620      	mov	r0, r4
 80079d0:	f000 fe05 	bl	80085de <_calloc_r>
 80079d4:	b160      	cbz	r0, 80079f0 <_Balloc+0x64>
 80079d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80079da:	e00e      	b.n	80079fa <_Balloc+0x6e>
 80079dc:	2221      	movs	r2, #33	; 0x21
 80079de:	2104      	movs	r1, #4
 80079e0:	4620      	mov	r0, r4
 80079e2:	f000 fdfc 	bl	80085de <_calloc_r>
 80079e6:	69e3      	ldr	r3, [r4, #28]
 80079e8:	60f0      	str	r0, [r6, #12]
 80079ea:	68db      	ldr	r3, [r3, #12]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d1e4      	bne.n	80079ba <_Balloc+0x2e>
 80079f0:	2000      	movs	r0, #0
 80079f2:	bd70      	pop	{r4, r5, r6, pc}
 80079f4:	6802      	ldr	r2, [r0, #0]
 80079f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80079fa:	2300      	movs	r3, #0
 80079fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007a00:	e7f7      	b.n	80079f2 <_Balloc+0x66>
 8007a02:	bf00      	nop
 8007a04:	08008932 	.word	0x08008932
 8007a08:	080089b2 	.word	0x080089b2

08007a0c <_Bfree>:
 8007a0c:	b570      	push	{r4, r5, r6, lr}
 8007a0e:	69c6      	ldr	r6, [r0, #28]
 8007a10:	4605      	mov	r5, r0
 8007a12:	460c      	mov	r4, r1
 8007a14:	b976      	cbnz	r6, 8007a34 <_Bfree+0x28>
 8007a16:	2010      	movs	r0, #16
 8007a18:	f7ff ff04 	bl	8007824 <malloc>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	61e8      	str	r0, [r5, #28]
 8007a20:	b920      	cbnz	r0, 8007a2c <_Bfree+0x20>
 8007a22:	4b09      	ldr	r3, [pc, #36]	; (8007a48 <_Bfree+0x3c>)
 8007a24:	4809      	ldr	r0, [pc, #36]	; (8007a4c <_Bfree+0x40>)
 8007a26:	218f      	movs	r1, #143	; 0x8f
 8007a28:	f7ff f818 	bl	8006a5c <__assert_func>
 8007a2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a30:	6006      	str	r6, [r0, #0]
 8007a32:	60c6      	str	r6, [r0, #12]
 8007a34:	b13c      	cbz	r4, 8007a46 <_Bfree+0x3a>
 8007a36:	69eb      	ldr	r3, [r5, #28]
 8007a38:	6862      	ldr	r2, [r4, #4]
 8007a3a:	68db      	ldr	r3, [r3, #12]
 8007a3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007a40:	6021      	str	r1, [r4, #0]
 8007a42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007a46:	bd70      	pop	{r4, r5, r6, pc}
 8007a48:	08008932 	.word	0x08008932
 8007a4c:	080089b2 	.word	0x080089b2

08007a50 <__multadd>:
 8007a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a54:	690d      	ldr	r5, [r1, #16]
 8007a56:	4607      	mov	r7, r0
 8007a58:	460c      	mov	r4, r1
 8007a5a:	461e      	mov	r6, r3
 8007a5c:	f101 0c14 	add.w	ip, r1, #20
 8007a60:	2000      	movs	r0, #0
 8007a62:	f8dc 3000 	ldr.w	r3, [ip]
 8007a66:	b299      	uxth	r1, r3
 8007a68:	fb02 6101 	mla	r1, r2, r1, r6
 8007a6c:	0c1e      	lsrs	r6, r3, #16
 8007a6e:	0c0b      	lsrs	r3, r1, #16
 8007a70:	fb02 3306 	mla	r3, r2, r6, r3
 8007a74:	b289      	uxth	r1, r1
 8007a76:	3001      	adds	r0, #1
 8007a78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007a7c:	4285      	cmp	r5, r0
 8007a7e:	f84c 1b04 	str.w	r1, [ip], #4
 8007a82:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007a86:	dcec      	bgt.n	8007a62 <__multadd+0x12>
 8007a88:	b30e      	cbz	r6, 8007ace <__multadd+0x7e>
 8007a8a:	68a3      	ldr	r3, [r4, #8]
 8007a8c:	42ab      	cmp	r3, r5
 8007a8e:	dc19      	bgt.n	8007ac4 <__multadd+0x74>
 8007a90:	6861      	ldr	r1, [r4, #4]
 8007a92:	4638      	mov	r0, r7
 8007a94:	3101      	adds	r1, #1
 8007a96:	f7ff ff79 	bl	800798c <_Balloc>
 8007a9a:	4680      	mov	r8, r0
 8007a9c:	b928      	cbnz	r0, 8007aaa <__multadd+0x5a>
 8007a9e:	4602      	mov	r2, r0
 8007aa0:	4b0c      	ldr	r3, [pc, #48]	; (8007ad4 <__multadd+0x84>)
 8007aa2:	480d      	ldr	r0, [pc, #52]	; (8007ad8 <__multadd+0x88>)
 8007aa4:	21ba      	movs	r1, #186	; 0xba
 8007aa6:	f7fe ffd9 	bl	8006a5c <__assert_func>
 8007aaa:	6922      	ldr	r2, [r4, #16]
 8007aac:	3202      	adds	r2, #2
 8007aae:	f104 010c 	add.w	r1, r4, #12
 8007ab2:	0092      	lsls	r2, r2, #2
 8007ab4:	300c      	adds	r0, #12
 8007ab6:	f000 fd7d 	bl	80085b4 <memcpy>
 8007aba:	4621      	mov	r1, r4
 8007abc:	4638      	mov	r0, r7
 8007abe:	f7ff ffa5 	bl	8007a0c <_Bfree>
 8007ac2:	4644      	mov	r4, r8
 8007ac4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ac8:	3501      	adds	r5, #1
 8007aca:	615e      	str	r6, [r3, #20]
 8007acc:	6125      	str	r5, [r4, #16]
 8007ace:	4620      	mov	r0, r4
 8007ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ad4:	080089a1 	.word	0x080089a1
 8007ad8:	080089b2 	.word	0x080089b2

08007adc <__hi0bits>:
 8007adc:	0c03      	lsrs	r3, r0, #16
 8007ade:	041b      	lsls	r3, r3, #16
 8007ae0:	b9d3      	cbnz	r3, 8007b18 <__hi0bits+0x3c>
 8007ae2:	0400      	lsls	r0, r0, #16
 8007ae4:	2310      	movs	r3, #16
 8007ae6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007aea:	bf04      	itt	eq
 8007aec:	0200      	lsleq	r0, r0, #8
 8007aee:	3308      	addeq	r3, #8
 8007af0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007af4:	bf04      	itt	eq
 8007af6:	0100      	lsleq	r0, r0, #4
 8007af8:	3304      	addeq	r3, #4
 8007afa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007afe:	bf04      	itt	eq
 8007b00:	0080      	lsleq	r0, r0, #2
 8007b02:	3302      	addeq	r3, #2
 8007b04:	2800      	cmp	r0, #0
 8007b06:	db05      	blt.n	8007b14 <__hi0bits+0x38>
 8007b08:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007b0c:	f103 0301 	add.w	r3, r3, #1
 8007b10:	bf08      	it	eq
 8007b12:	2320      	moveq	r3, #32
 8007b14:	4618      	mov	r0, r3
 8007b16:	4770      	bx	lr
 8007b18:	2300      	movs	r3, #0
 8007b1a:	e7e4      	b.n	8007ae6 <__hi0bits+0xa>

08007b1c <__lo0bits>:
 8007b1c:	6803      	ldr	r3, [r0, #0]
 8007b1e:	f013 0207 	ands.w	r2, r3, #7
 8007b22:	d00c      	beq.n	8007b3e <__lo0bits+0x22>
 8007b24:	07d9      	lsls	r1, r3, #31
 8007b26:	d422      	bmi.n	8007b6e <__lo0bits+0x52>
 8007b28:	079a      	lsls	r2, r3, #30
 8007b2a:	bf49      	itett	mi
 8007b2c:	085b      	lsrmi	r3, r3, #1
 8007b2e:	089b      	lsrpl	r3, r3, #2
 8007b30:	6003      	strmi	r3, [r0, #0]
 8007b32:	2201      	movmi	r2, #1
 8007b34:	bf5c      	itt	pl
 8007b36:	6003      	strpl	r3, [r0, #0]
 8007b38:	2202      	movpl	r2, #2
 8007b3a:	4610      	mov	r0, r2
 8007b3c:	4770      	bx	lr
 8007b3e:	b299      	uxth	r1, r3
 8007b40:	b909      	cbnz	r1, 8007b46 <__lo0bits+0x2a>
 8007b42:	0c1b      	lsrs	r3, r3, #16
 8007b44:	2210      	movs	r2, #16
 8007b46:	b2d9      	uxtb	r1, r3
 8007b48:	b909      	cbnz	r1, 8007b4e <__lo0bits+0x32>
 8007b4a:	3208      	adds	r2, #8
 8007b4c:	0a1b      	lsrs	r3, r3, #8
 8007b4e:	0719      	lsls	r1, r3, #28
 8007b50:	bf04      	itt	eq
 8007b52:	091b      	lsreq	r3, r3, #4
 8007b54:	3204      	addeq	r2, #4
 8007b56:	0799      	lsls	r1, r3, #30
 8007b58:	bf04      	itt	eq
 8007b5a:	089b      	lsreq	r3, r3, #2
 8007b5c:	3202      	addeq	r2, #2
 8007b5e:	07d9      	lsls	r1, r3, #31
 8007b60:	d403      	bmi.n	8007b6a <__lo0bits+0x4e>
 8007b62:	085b      	lsrs	r3, r3, #1
 8007b64:	f102 0201 	add.w	r2, r2, #1
 8007b68:	d003      	beq.n	8007b72 <__lo0bits+0x56>
 8007b6a:	6003      	str	r3, [r0, #0]
 8007b6c:	e7e5      	b.n	8007b3a <__lo0bits+0x1e>
 8007b6e:	2200      	movs	r2, #0
 8007b70:	e7e3      	b.n	8007b3a <__lo0bits+0x1e>
 8007b72:	2220      	movs	r2, #32
 8007b74:	e7e1      	b.n	8007b3a <__lo0bits+0x1e>
	...

08007b78 <__i2b>:
 8007b78:	b510      	push	{r4, lr}
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	2101      	movs	r1, #1
 8007b7e:	f7ff ff05 	bl	800798c <_Balloc>
 8007b82:	4602      	mov	r2, r0
 8007b84:	b928      	cbnz	r0, 8007b92 <__i2b+0x1a>
 8007b86:	4b05      	ldr	r3, [pc, #20]	; (8007b9c <__i2b+0x24>)
 8007b88:	4805      	ldr	r0, [pc, #20]	; (8007ba0 <__i2b+0x28>)
 8007b8a:	f240 1145 	movw	r1, #325	; 0x145
 8007b8e:	f7fe ff65 	bl	8006a5c <__assert_func>
 8007b92:	2301      	movs	r3, #1
 8007b94:	6144      	str	r4, [r0, #20]
 8007b96:	6103      	str	r3, [r0, #16]
 8007b98:	bd10      	pop	{r4, pc}
 8007b9a:	bf00      	nop
 8007b9c:	080089a1 	.word	0x080089a1
 8007ba0:	080089b2 	.word	0x080089b2

08007ba4 <__multiply>:
 8007ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba8:	4691      	mov	r9, r2
 8007baa:	690a      	ldr	r2, [r1, #16]
 8007bac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007bb0:	429a      	cmp	r2, r3
 8007bb2:	bfb8      	it	lt
 8007bb4:	460b      	movlt	r3, r1
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	bfbc      	itt	lt
 8007bba:	464c      	movlt	r4, r9
 8007bbc:	4699      	movlt	r9, r3
 8007bbe:	6927      	ldr	r7, [r4, #16]
 8007bc0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007bc4:	68a3      	ldr	r3, [r4, #8]
 8007bc6:	6861      	ldr	r1, [r4, #4]
 8007bc8:	eb07 060a 	add.w	r6, r7, sl
 8007bcc:	42b3      	cmp	r3, r6
 8007bce:	b085      	sub	sp, #20
 8007bd0:	bfb8      	it	lt
 8007bd2:	3101      	addlt	r1, #1
 8007bd4:	f7ff feda 	bl	800798c <_Balloc>
 8007bd8:	b930      	cbnz	r0, 8007be8 <__multiply+0x44>
 8007bda:	4602      	mov	r2, r0
 8007bdc:	4b44      	ldr	r3, [pc, #272]	; (8007cf0 <__multiply+0x14c>)
 8007bde:	4845      	ldr	r0, [pc, #276]	; (8007cf4 <__multiply+0x150>)
 8007be0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007be4:	f7fe ff3a 	bl	8006a5c <__assert_func>
 8007be8:	f100 0514 	add.w	r5, r0, #20
 8007bec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bf0:	462b      	mov	r3, r5
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	4543      	cmp	r3, r8
 8007bf6:	d321      	bcc.n	8007c3c <__multiply+0x98>
 8007bf8:	f104 0314 	add.w	r3, r4, #20
 8007bfc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007c00:	f109 0314 	add.w	r3, r9, #20
 8007c04:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007c08:	9202      	str	r2, [sp, #8]
 8007c0a:	1b3a      	subs	r2, r7, r4
 8007c0c:	3a15      	subs	r2, #21
 8007c0e:	f022 0203 	bic.w	r2, r2, #3
 8007c12:	3204      	adds	r2, #4
 8007c14:	f104 0115 	add.w	r1, r4, #21
 8007c18:	428f      	cmp	r7, r1
 8007c1a:	bf38      	it	cc
 8007c1c:	2204      	movcc	r2, #4
 8007c1e:	9201      	str	r2, [sp, #4]
 8007c20:	9a02      	ldr	r2, [sp, #8]
 8007c22:	9303      	str	r3, [sp, #12]
 8007c24:	429a      	cmp	r2, r3
 8007c26:	d80c      	bhi.n	8007c42 <__multiply+0x9e>
 8007c28:	2e00      	cmp	r6, #0
 8007c2a:	dd03      	ble.n	8007c34 <__multiply+0x90>
 8007c2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d05b      	beq.n	8007cec <__multiply+0x148>
 8007c34:	6106      	str	r6, [r0, #16]
 8007c36:	b005      	add	sp, #20
 8007c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3c:	f843 2b04 	str.w	r2, [r3], #4
 8007c40:	e7d8      	b.n	8007bf4 <__multiply+0x50>
 8007c42:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c46:	f1ba 0f00 	cmp.w	sl, #0
 8007c4a:	d024      	beq.n	8007c96 <__multiply+0xf2>
 8007c4c:	f104 0e14 	add.w	lr, r4, #20
 8007c50:	46a9      	mov	r9, r5
 8007c52:	f04f 0c00 	mov.w	ip, #0
 8007c56:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c5a:	f8d9 1000 	ldr.w	r1, [r9]
 8007c5e:	fa1f fb82 	uxth.w	fp, r2
 8007c62:	b289      	uxth	r1, r1
 8007c64:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c68:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c6c:	f8d9 2000 	ldr.w	r2, [r9]
 8007c70:	4461      	add	r1, ip
 8007c72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c76:	fb0a c20b 	mla	r2, sl, fp, ip
 8007c7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c7e:	b289      	uxth	r1, r1
 8007c80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c84:	4577      	cmp	r7, lr
 8007c86:	f849 1b04 	str.w	r1, [r9], #4
 8007c8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c8e:	d8e2      	bhi.n	8007c56 <__multiply+0xb2>
 8007c90:	9a01      	ldr	r2, [sp, #4]
 8007c92:	f845 c002 	str.w	ip, [r5, r2]
 8007c96:	9a03      	ldr	r2, [sp, #12]
 8007c98:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007c9c:	3304      	adds	r3, #4
 8007c9e:	f1b9 0f00 	cmp.w	r9, #0
 8007ca2:	d021      	beq.n	8007ce8 <__multiply+0x144>
 8007ca4:	6829      	ldr	r1, [r5, #0]
 8007ca6:	f104 0c14 	add.w	ip, r4, #20
 8007caa:	46ae      	mov	lr, r5
 8007cac:	f04f 0a00 	mov.w	sl, #0
 8007cb0:	f8bc b000 	ldrh.w	fp, [ip]
 8007cb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007cb8:	fb09 220b 	mla	r2, r9, fp, r2
 8007cbc:	4452      	add	r2, sl
 8007cbe:	b289      	uxth	r1, r1
 8007cc0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007cc4:	f84e 1b04 	str.w	r1, [lr], #4
 8007cc8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007ccc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007cd0:	f8be 1000 	ldrh.w	r1, [lr]
 8007cd4:	fb09 110a 	mla	r1, r9, sl, r1
 8007cd8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007cdc:	4567      	cmp	r7, ip
 8007cde:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ce2:	d8e5      	bhi.n	8007cb0 <__multiply+0x10c>
 8007ce4:	9a01      	ldr	r2, [sp, #4]
 8007ce6:	50a9      	str	r1, [r5, r2]
 8007ce8:	3504      	adds	r5, #4
 8007cea:	e799      	b.n	8007c20 <__multiply+0x7c>
 8007cec:	3e01      	subs	r6, #1
 8007cee:	e79b      	b.n	8007c28 <__multiply+0x84>
 8007cf0:	080089a1 	.word	0x080089a1
 8007cf4:	080089b2 	.word	0x080089b2

08007cf8 <__pow5mult>:
 8007cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cfc:	4615      	mov	r5, r2
 8007cfe:	f012 0203 	ands.w	r2, r2, #3
 8007d02:	4606      	mov	r6, r0
 8007d04:	460f      	mov	r7, r1
 8007d06:	d007      	beq.n	8007d18 <__pow5mult+0x20>
 8007d08:	4c25      	ldr	r4, [pc, #148]	; (8007da0 <__pow5mult+0xa8>)
 8007d0a:	3a01      	subs	r2, #1
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007d12:	f7ff fe9d 	bl	8007a50 <__multadd>
 8007d16:	4607      	mov	r7, r0
 8007d18:	10ad      	asrs	r5, r5, #2
 8007d1a:	d03d      	beq.n	8007d98 <__pow5mult+0xa0>
 8007d1c:	69f4      	ldr	r4, [r6, #28]
 8007d1e:	b97c      	cbnz	r4, 8007d40 <__pow5mult+0x48>
 8007d20:	2010      	movs	r0, #16
 8007d22:	f7ff fd7f 	bl	8007824 <malloc>
 8007d26:	4602      	mov	r2, r0
 8007d28:	61f0      	str	r0, [r6, #28]
 8007d2a:	b928      	cbnz	r0, 8007d38 <__pow5mult+0x40>
 8007d2c:	4b1d      	ldr	r3, [pc, #116]	; (8007da4 <__pow5mult+0xac>)
 8007d2e:	481e      	ldr	r0, [pc, #120]	; (8007da8 <__pow5mult+0xb0>)
 8007d30:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007d34:	f7fe fe92 	bl	8006a5c <__assert_func>
 8007d38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d3c:	6004      	str	r4, [r0, #0]
 8007d3e:	60c4      	str	r4, [r0, #12]
 8007d40:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007d44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d48:	b94c      	cbnz	r4, 8007d5e <__pow5mult+0x66>
 8007d4a:	f240 2171 	movw	r1, #625	; 0x271
 8007d4e:	4630      	mov	r0, r6
 8007d50:	f7ff ff12 	bl	8007b78 <__i2b>
 8007d54:	2300      	movs	r3, #0
 8007d56:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	6003      	str	r3, [r0, #0]
 8007d5e:	f04f 0900 	mov.w	r9, #0
 8007d62:	07eb      	lsls	r3, r5, #31
 8007d64:	d50a      	bpl.n	8007d7c <__pow5mult+0x84>
 8007d66:	4639      	mov	r1, r7
 8007d68:	4622      	mov	r2, r4
 8007d6a:	4630      	mov	r0, r6
 8007d6c:	f7ff ff1a 	bl	8007ba4 <__multiply>
 8007d70:	4639      	mov	r1, r7
 8007d72:	4680      	mov	r8, r0
 8007d74:	4630      	mov	r0, r6
 8007d76:	f7ff fe49 	bl	8007a0c <_Bfree>
 8007d7a:	4647      	mov	r7, r8
 8007d7c:	106d      	asrs	r5, r5, #1
 8007d7e:	d00b      	beq.n	8007d98 <__pow5mult+0xa0>
 8007d80:	6820      	ldr	r0, [r4, #0]
 8007d82:	b938      	cbnz	r0, 8007d94 <__pow5mult+0x9c>
 8007d84:	4622      	mov	r2, r4
 8007d86:	4621      	mov	r1, r4
 8007d88:	4630      	mov	r0, r6
 8007d8a:	f7ff ff0b 	bl	8007ba4 <__multiply>
 8007d8e:	6020      	str	r0, [r4, #0]
 8007d90:	f8c0 9000 	str.w	r9, [r0]
 8007d94:	4604      	mov	r4, r0
 8007d96:	e7e4      	b.n	8007d62 <__pow5mult+0x6a>
 8007d98:	4638      	mov	r0, r7
 8007d9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d9e:	bf00      	nop
 8007da0:	08008b00 	.word	0x08008b00
 8007da4:	08008932 	.word	0x08008932
 8007da8:	080089b2 	.word	0x080089b2

08007dac <__lshift>:
 8007dac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007db0:	460c      	mov	r4, r1
 8007db2:	6849      	ldr	r1, [r1, #4]
 8007db4:	6923      	ldr	r3, [r4, #16]
 8007db6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007dba:	68a3      	ldr	r3, [r4, #8]
 8007dbc:	4607      	mov	r7, r0
 8007dbe:	4691      	mov	r9, r2
 8007dc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007dc4:	f108 0601 	add.w	r6, r8, #1
 8007dc8:	42b3      	cmp	r3, r6
 8007dca:	db0b      	blt.n	8007de4 <__lshift+0x38>
 8007dcc:	4638      	mov	r0, r7
 8007dce:	f7ff fddd 	bl	800798c <_Balloc>
 8007dd2:	4605      	mov	r5, r0
 8007dd4:	b948      	cbnz	r0, 8007dea <__lshift+0x3e>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	4b28      	ldr	r3, [pc, #160]	; (8007e7c <__lshift+0xd0>)
 8007dda:	4829      	ldr	r0, [pc, #164]	; (8007e80 <__lshift+0xd4>)
 8007ddc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007de0:	f7fe fe3c 	bl	8006a5c <__assert_func>
 8007de4:	3101      	adds	r1, #1
 8007de6:	005b      	lsls	r3, r3, #1
 8007de8:	e7ee      	b.n	8007dc8 <__lshift+0x1c>
 8007dea:	2300      	movs	r3, #0
 8007dec:	f100 0114 	add.w	r1, r0, #20
 8007df0:	f100 0210 	add.w	r2, r0, #16
 8007df4:	4618      	mov	r0, r3
 8007df6:	4553      	cmp	r3, sl
 8007df8:	db33      	blt.n	8007e62 <__lshift+0xb6>
 8007dfa:	6920      	ldr	r0, [r4, #16]
 8007dfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e00:	f104 0314 	add.w	r3, r4, #20
 8007e04:	f019 091f 	ands.w	r9, r9, #31
 8007e08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007e0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007e10:	d02b      	beq.n	8007e6a <__lshift+0xbe>
 8007e12:	f1c9 0e20 	rsb	lr, r9, #32
 8007e16:	468a      	mov	sl, r1
 8007e18:	2200      	movs	r2, #0
 8007e1a:	6818      	ldr	r0, [r3, #0]
 8007e1c:	fa00 f009 	lsl.w	r0, r0, r9
 8007e20:	4310      	orrs	r0, r2
 8007e22:	f84a 0b04 	str.w	r0, [sl], #4
 8007e26:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e2a:	459c      	cmp	ip, r3
 8007e2c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007e30:	d8f3      	bhi.n	8007e1a <__lshift+0x6e>
 8007e32:	ebac 0304 	sub.w	r3, ip, r4
 8007e36:	3b15      	subs	r3, #21
 8007e38:	f023 0303 	bic.w	r3, r3, #3
 8007e3c:	3304      	adds	r3, #4
 8007e3e:	f104 0015 	add.w	r0, r4, #21
 8007e42:	4584      	cmp	ip, r0
 8007e44:	bf38      	it	cc
 8007e46:	2304      	movcc	r3, #4
 8007e48:	50ca      	str	r2, [r1, r3]
 8007e4a:	b10a      	cbz	r2, 8007e50 <__lshift+0xa4>
 8007e4c:	f108 0602 	add.w	r6, r8, #2
 8007e50:	3e01      	subs	r6, #1
 8007e52:	4638      	mov	r0, r7
 8007e54:	612e      	str	r6, [r5, #16]
 8007e56:	4621      	mov	r1, r4
 8007e58:	f7ff fdd8 	bl	8007a0c <_Bfree>
 8007e5c:	4628      	mov	r0, r5
 8007e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e62:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e66:	3301      	adds	r3, #1
 8007e68:	e7c5      	b.n	8007df6 <__lshift+0x4a>
 8007e6a:	3904      	subs	r1, #4
 8007e6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e70:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e74:	459c      	cmp	ip, r3
 8007e76:	d8f9      	bhi.n	8007e6c <__lshift+0xc0>
 8007e78:	e7ea      	b.n	8007e50 <__lshift+0xa4>
 8007e7a:	bf00      	nop
 8007e7c:	080089a1 	.word	0x080089a1
 8007e80:	080089b2 	.word	0x080089b2

08007e84 <__mcmp>:
 8007e84:	b530      	push	{r4, r5, lr}
 8007e86:	6902      	ldr	r2, [r0, #16]
 8007e88:	690c      	ldr	r4, [r1, #16]
 8007e8a:	1b12      	subs	r2, r2, r4
 8007e8c:	d10e      	bne.n	8007eac <__mcmp+0x28>
 8007e8e:	f100 0314 	add.w	r3, r0, #20
 8007e92:	3114      	adds	r1, #20
 8007e94:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007e98:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007e9c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007ea0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007ea4:	42a5      	cmp	r5, r4
 8007ea6:	d003      	beq.n	8007eb0 <__mcmp+0x2c>
 8007ea8:	d305      	bcc.n	8007eb6 <__mcmp+0x32>
 8007eaa:	2201      	movs	r2, #1
 8007eac:	4610      	mov	r0, r2
 8007eae:	bd30      	pop	{r4, r5, pc}
 8007eb0:	4283      	cmp	r3, r0
 8007eb2:	d3f3      	bcc.n	8007e9c <__mcmp+0x18>
 8007eb4:	e7fa      	b.n	8007eac <__mcmp+0x28>
 8007eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eba:	e7f7      	b.n	8007eac <__mcmp+0x28>

08007ebc <__mdiff>:
 8007ebc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ec0:	460c      	mov	r4, r1
 8007ec2:	4606      	mov	r6, r0
 8007ec4:	4611      	mov	r1, r2
 8007ec6:	4620      	mov	r0, r4
 8007ec8:	4690      	mov	r8, r2
 8007eca:	f7ff ffdb 	bl	8007e84 <__mcmp>
 8007ece:	1e05      	subs	r5, r0, #0
 8007ed0:	d110      	bne.n	8007ef4 <__mdiff+0x38>
 8007ed2:	4629      	mov	r1, r5
 8007ed4:	4630      	mov	r0, r6
 8007ed6:	f7ff fd59 	bl	800798c <_Balloc>
 8007eda:	b930      	cbnz	r0, 8007eea <__mdiff+0x2e>
 8007edc:	4b3a      	ldr	r3, [pc, #232]	; (8007fc8 <__mdiff+0x10c>)
 8007ede:	4602      	mov	r2, r0
 8007ee0:	f240 2137 	movw	r1, #567	; 0x237
 8007ee4:	4839      	ldr	r0, [pc, #228]	; (8007fcc <__mdiff+0x110>)
 8007ee6:	f7fe fdb9 	bl	8006a5c <__assert_func>
 8007eea:	2301      	movs	r3, #1
 8007eec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ef0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ef4:	bfa4      	itt	ge
 8007ef6:	4643      	movge	r3, r8
 8007ef8:	46a0      	movge	r8, r4
 8007efa:	4630      	mov	r0, r6
 8007efc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007f00:	bfa6      	itte	ge
 8007f02:	461c      	movge	r4, r3
 8007f04:	2500      	movge	r5, #0
 8007f06:	2501      	movlt	r5, #1
 8007f08:	f7ff fd40 	bl	800798c <_Balloc>
 8007f0c:	b920      	cbnz	r0, 8007f18 <__mdiff+0x5c>
 8007f0e:	4b2e      	ldr	r3, [pc, #184]	; (8007fc8 <__mdiff+0x10c>)
 8007f10:	4602      	mov	r2, r0
 8007f12:	f240 2145 	movw	r1, #581	; 0x245
 8007f16:	e7e5      	b.n	8007ee4 <__mdiff+0x28>
 8007f18:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f1c:	6926      	ldr	r6, [r4, #16]
 8007f1e:	60c5      	str	r5, [r0, #12]
 8007f20:	f104 0914 	add.w	r9, r4, #20
 8007f24:	f108 0514 	add.w	r5, r8, #20
 8007f28:	f100 0e14 	add.w	lr, r0, #20
 8007f2c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f34:	f108 0210 	add.w	r2, r8, #16
 8007f38:	46f2      	mov	sl, lr
 8007f3a:	2100      	movs	r1, #0
 8007f3c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f44:	fa11 f88b 	uxtah	r8, r1, fp
 8007f48:	b299      	uxth	r1, r3
 8007f4a:	0c1b      	lsrs	r3, r3, #16
 8007f4c:	eba8 0801 	sub.w	r8, r8, r1
 8007f50:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f54:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f58:	fa1f f888 	uxth.w	r8, r8
 8007f5c:	1419      	asrs	r1, r3, #16
 8007f5e:	454e      	cmp	r6, r9
 8007f60:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f64:	f84a 3b04 	str.w	r3, [sl], #4
 8007f68:	d8e8      	bhi.n	8007f3c <__mdiff+0x80>
 8007f6a:	1b33      	subs	r3, r6, r4
 8007f6c:	3b15      	subs	r3, #21
 8007f6e:	f023 0303 	bic.w	r3, r3, #3
 8007f72:	3304      	adds	r3, #4
 8007f74:	3415      	adds	r4, #21
 8007f76:	42a6      	cmp	r6, r4
 8007f78:	bf38      	it	cc
 8007f7a:	2304      	movcc	r3, #4
 8007f7c:	441d      	add	r5, r3
 8007f7e:	4473      	add	r3, lr
 8007f80:	469e      	mov	lr, r3
 8007f82:	462e      	mov	r6, r5
 8007f84:	4566      	cmp	r6, ip
 8007f86:	d30e      	bcc.n	8007fa6 <__mdiff+0xea>
 8007f88:	f10c 0203 	add.w	r2, ip, #3
 8007f8c:	1b52      	subs	r2, r2, r5
 8007f8e:	f022 0203 	bic.w	r2, r2, #3
 8007f92:	3d03      	subs	r5, #3
 8007f94:	45ac      	cmp	ip, r5
 8007f96:	bf38      	it	cc
 8007f98:	2200      	movcc	r2, #0
 8007f9a:	4413      	add	r3, r2
 8007f9c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007fa0:	b17a      	cbz	r2, 8007fc2 <__mdiff+0x106>
 8007fa2:	6107      	str	r7, [r0, #16]
 8007fa4:	e7a4      	b.n	8007ef0 <__mdiff+0x34>
 8007fa6:	f856 8b04 	ldr.w	r8, [r6], #4
 8007faa:	fa11 f288 	uxtah	r2, r1, r8
 8007fae:	1414      	asrs	r4, r2, #16
 8007fb0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007fb4:	b292      	uxth	r2, r2
 8007fb6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007fba:	f84e 2b04 	str.w	r2, [lr], #4
 8007fbe:	1421      	asrs	r1, r4, #16
 8007fc0:	e7e0      	b.n	8007f84 <__mdiff+0xc8>
 8007fc2:	3f01      	subs	r7, #1
 8007fc4:	e7ea      	b.n	8007f9c <__mdiff+0xe0>
 8007fc6:	bf00      	nop
 8007fc8:	080089a1 	.word	0x080089a1
 8007fcc:	080089b2 	.word	0x080089b2

08007fd0 <__d2b>:
 8007fd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fd4:	460f      	mov	r7, r1
 8007fd6:	2101      	movs	r1, #1
 8007fd8:	ec59 8b10 	vmov	r8, r9, d0
 8007fdc:	4616      	mov	r6, r2
 8007fde:	f7ff fcd5 	bl	800798c <_Balloc>
 8007fe2:	4604      	mov	r4, r0
 8007fe4:	b930      	cbnz	r0, 8007ff4 <__d2b+0x24>
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	4b24      	ldr	r3, [pc, #144]	; (800807c <__d2b+0xac>)
 8007fea:	4825      	ldr	r0, [pc, #148]	; (8008080 <__d2b+0xb0>)
 8007fec:	f240 310f 	movw	r1, #783	; 0x30f
 8007ff0:	f7fe fd34 	bl	8006a5c <__assert_func>
 8007ff4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ff8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ffc:	bb2d      	cbnz	r5, 800804a <__d2b+0x7a>
 8007ffe:	9301      	str	r3, [sp, #4]
 8008000:	f1b8 0300 	subs.w	r3, r8, #0
 8008004:	d026      	beq.n	8008054 <__d2b+0x84>
 8008006:	4668      	mov	r0, sp
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	f7ff fd87 	bl	8007b1c <__lo0bits>
 800800e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008012:	b1e8      	cbz	r0, 8008050 <__d2b+0x80>
 8008014:	f1c0 0320 	rsb	r3, r0, #32
 8008018:	fa02 f303 	lsl.w	r3, r2, r3
 800801c:	430b      	orrs	r3, r1
 800801e:	40c2      	lsrs	r2, r0
 8008020:	6163      	str	r3, [r4, #20]
 8008022:	9201      	str	r2, [sp, #4]
 8008024:	9b01      	ldr	r3, [sp, #4]
 8008026:	61a3      	str	r3, [r4, #24]
 8008028:	2b00      	cmp	r3, #0
 800802a:	bf14      	ite	ne
 800802c:	2202      	movne	r2, #2
 800802e:	2201      	moveq	r2, #1
 8008030:	6122      	str	r2, [r4, #16]
 8008032:	b1bd      	cbz	r5, 8008064 <__d2b+0x94>
 8008034:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008038:	4405      	add	r5, r0
 800803a:	603d      	str	r5, [r7, #0]
 800803c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008040:	6030      	str	r0, [r6, #0]
 8008042:	4620      	mov	r0, r4
 8008044:	b003      	add	sp, #12
 8008046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800804a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800804e:	e7d6      	b.n	8007ffe <__d2b+0x2e>
 8008050:	6161      	str	r1, [r4, #20]
 8008052:	e7e7      	b.n	8008024 <__d2b+0x54>
 8008054:	a801      	add	r0, sp, #4
 8008056:	f7ff fd61 	bl	8007b1c <__lo0bits>
 800805a:	9b01      	ldr	r3, [sp, #4]
 800805c:	6163      	str	r3, [r4, #20]
 800805e:	3020      	adds	r0, #32
 8008060:	2201      	movs	r2, #1
 8008062:	e7e5      	b.n	8008030 <__d2b+0x60>
 8008064:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008068:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800806c:	6038      	str	r0, [r7, #0]
 800806e:	6918      	ldr	r0, [r3, #16]
 8008070:	f7ff fd34 	bl	8007adc <__hi0bits>
 8008074:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008078:	e7e2      	b.n	8008040 <__d2b+0x70>
 800807a:	bf00      	nop
 800807c:	080089a1 	.word	0x080089a1
 8008080:	080089b2 	.word	0x080089b2

08008084 <__sfputc_r>:
 8008084:	6893      	ldr	r3, [r2, #8]
 8008086:	3b01      	subs	r3, #1
 8008088:	2b00      	cmp	r3, #0
 800808a:	b410      	push	{r4}
 800808c:	6093      	str	r3, [r2, #8]
 800808e:	da08      	bge.n	80080a2 <__sfputc_r+0x1e>
 8008090:	6994      	ldr	r4, [r2, #24]
 8008092:	42a3      	cmp	r3, r4
 8008094:	db01      	blt.n	800809a <__sfputc_r+0x16>
 8008096:	290a      	cmp	r1, #10
 8008098:	d103      	bne.n	80080a2 <__sfputc_r+0x1e>
 800809a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800809e:	f7fe bbca 	b.w	8006836 <__swbuf_r>
 80080a2:	6813      	ldr	r3, [r2, #0]
 80080a4:	1c58      	adds	r0, r3, #1
 80080a6:	6010      	str	r0, [r2, #0]
 80080a8:	7019      	strb	r1, [r3, #0]
 80080aa:	4608      	mov	r0, r1
 80080ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080b0:	4770      	bx	lr

080080b2 <__sfputs_r>:
 80080b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b4:	4606      	mov	r6, r0
 80080b6:	460f      	mov	r7, r1
 80080b8:	4614      	mov	r4, r2
 80080ba:	18d5      	adds	r5, r2, r3
 80080bc:	42ac      	cmp	r4, r5
 80080be:	d101      	bne.n	80080c4 <__sfputs_r+0x12>
 80080c0:	2000      	movs	r0, #0
 80080c2:	e007      	b.n	80080d4 <__sfputs_r+0x22>
 80080c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080c8:	463a      	mov	r2, r7
 80080ca:	4630      	mov	r0, r6
 80080cc:	f7ff ffda 	bl	8008084 <__sfputc_r>
 80080d0:	1c43      	adds	r3, r0, #1
 80080d2:	d1f3      	bne.n	80080bc <__sfputs_r+0xa>
 80080d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080080d8 <_vfiprintf_r>:
 80080d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080dc:	460d      	mov	r5, r1
 80080de:	b09d      	sub	sp, #116	; 0x74
 80080e0:	4614      	mov	r4, r2
 80080e2:	4698      	mov	r8, r3
 80080e4:	4606      	mov	r6, r0
 80080e6:	b118      	cbz	r0, 80080f0 <_vfiprintf_r+0x18>
 80080e8:	6a03      	ldr	r3, [r0, #32]
 80080ea:	b90b      	cbnz	r3, 80080f0 <_vfiprintf_r+0x18>
 80080ec:	f7fe fabc 	bl	8006668 <__sinit>
 80080f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80080f2:	07d9      	lsls	r1, r3, #31
 80080f4:	d405      	bmi.n	8008102 <_vfiprintf_r+0x2a>
 80080f6:	89ab      	ldrh	r3, [r5, #12]
 80080f8:	059a      	lsls	r2, r3, #22
 80080fa:	d402      	bmi.n	8008102 <_vfiprintf_r+0x2a>
 80080fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80080fe:	f7fe fcab 	bl	8006a58 <__retarget_lock_acquire_recursive>
 8008102:	89ab      	ldrh	r3, [r5, #12]
 8008104:	071b      	lsls	r3, r3, #28
 8008106:	d501      	bpl.n	800810c <_vfiprintf_r+0x34>
 8008108:	692b      	ldr	r3, [r5, #16]
 800810a:	b99b      	cbnz	r3, 8008134 <_vfiprintf_r+0x5c>
 800810c:	4629      	mov	r1, r5
 800810e:	4630      	mov	r0, r6
 8008110:	f7fe fbce 	bl	80068b0 <__swsetup_r>
 8008114:	b170      	cbz	r0, 8008134 <_vfiprintf_r+0x5c>
 8008116:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008118:	07dc      	lsls	r4, r3, #31
 800811a:	d504      	bpl.n	8008126 <_vfiprintf_r+0x4e>
 800811c:	f04f 30ff 	mov.w	r0, #4294967295
 8008120:	b01d      	add	sp, #116	; 0x74
 8008122:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008126:	89ab      	ldrh	r3, [r5, #12]
 8008128:	0598      	lsls	r0, r3, #22
 800812a:	d4f7      	bmi.n	800811c <_vfiprintf_r+0x44>
 800812c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800812e:	f7fe fc94 	bl	8006a5a <__retarget_lock_release_recursive>
 8008132:	e7f3      	b.n	800811c <_vfiprintf_r+0x44>
 8008134:	2300      	movs	r3, #0
 8008136:	9309      	str	r3, [sp, #36]	; 0x24
 8008138:	2320      	movs	r3, #32
 800813a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800813e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008142:	2330      	movs	r3, #48	; 0x30
 8008144:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80082f8 <_vfiprintf_r+0x220>
 8008148:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800814c:	f04f 0901 	mov.w	r9, #1
 8008150:	4623      	mov	r3, r4
 8008152:	469a      	mov	sl, r3
 8008154:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008158:	b10a      	cbz	r2, 800815e <_vfiprintf_r+0x86>
 800815a:	2a25      	cmp	r2, #37	; 0x25
 800815c:	d1f9      	bne.n	8008152 <_vfiprintf_r+0x7a>
 800815e:	ebba 0b04 	subs.w	fp, sl, r4
 8008162:	d00b      	beq.n	800817c <_vfiprintf_r+0xa4>
 8008164:	465b      	mov	r3, fp
 8008166:	4622      	mov	r2, r4
 8008168:	4629      	mov	r1, r5
 800816a:	4630      	mov	r0, r6
 800816c:	f7ff ffa1 	bl	80080b2 <__sfputs_r>
 8008170:	3001      	adds	r0, #1
 8008172:	f000 80a9 	beq.w	80082c8 <_vfiprintf_r+0x1f0>
 8008176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008178:	445a      	add	r2, fp
 800817a:	9209      	str	r2, [sp, #36]	; 0x24
 800817c:	f89a 3000 	ldrb.w	r3, [sl]
 8008180:	2b00      	cmp	r3, #0
 8008182:	f000 80a1 	beq.w	80082c8 <_vfiprintf_r+0x1f0>
 8008186:	2300      	movs	r3, #0
 8008188:	f04f 32ff 	mov.w	r2, #4294967295
 800818c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008190:	f10a 0a01 	add.w	sl, sl, #1
 8008194:	9304      	str	r3, [sp, #16]
 8008196:	9307      	str	r3, [sp, #28]
 8008198:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800819c:	931a      	str	r3, [sp, #104]	; 0x68
 800819e:	4654      	mov	r4, sl
 80081a0:	2205      	movs	r2, #5
 80081a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a6:	4854      	ldr	r0, [pc, #336]	; (80082f8 <_vfiprintf_r+0x220>)
 80081a8:	f7f8 f83a 	bl	8000220 <memchr>
 80081ac:	9a04      	ldr	r2, [sp, #16]
 80081ae:	b9d8      	cbnz	r0, 80081e8 <_vfiprintf_r+0x110>
 80081b0:	06d1      	lsls	r1, r2, #27
 80081b2:	bf44      	itt	mi
 80081b4:	2320      	movmi	r3, #32
 80081b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ba:	0713      	lsls	r3, r2, #28
 80081bc:	bf44      	itt	mi
 80081be:	232b      	movmi	r3, #43	; 0x2b
 80081c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081c4:	f89a 3000 	ldrb.w	r3, [sl]
 80081c8:	2b2a      	cmp	r3, #42	; 0x2a
 80081ca:	d015      	beq.n	80081f8 <_vfiprintf_r+0x120>
 80081cc:	9a07      	ldr	r2, [sp, #28]
 80081ce:	4654      	mov	r4, sl
 80081d0:	2000      	movs	r0, #0
 80081d2:	f04f 0c0a 	mov.w	ip, #10
 80081d6:	4621      	mov	r1, r4
 80081d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081dc:	3b30      	subs	r3, #48	; 0x30
 80081de:	2b09      	cmp	r3, #9
 80081e0:	d94d      	bls.n	800827e <_vfiprintf_r+0x1a6>
 80081e2:	b1b0      	cbz	r0, 8008212 <_vfiprintf_r+0x13a>
 80081e4:	9207      	str	r2, [sp, #28]
 80081e6:	e014      	b.n	8008212 <_vfiprintf_r+0x13a>
 80081e8:	eba0 0308 	sub.w	r3, r0, r8
 80081ec:	fa09 f303 	lsl.w	r3, r9, r3
 80081f0:	4313      	orrs	r3, r2
 80081f2:	9304      	str	r3, [sp, #16]
 80081f4:	46a2      	mov	sl, r4
 80081f6:	e7d2      	b.n	800819e <_vfiprintf_r+0xc6>
 80081f8:	9b03      	ldr	r3, [sp, #12]
 80081fa:	1d19      	adds	r1, r3, #4
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	9103      	str	r1, [sp, #12]
 8008200:	2b00      	cmp	r3, #0
 8008202:	bfbb      	ittet	lt
 8008204:	425b      	neglt	r3, r3
 8008206:	f042 0202 	orrlt.w	r2, r2, #2
 800820a:	9307      	strge	r3, [sp, #28]
 800820c:	9307      	strlt	r3, [sp, #28]
 800820e:	bfb8      	it	lt
 8008210:	9204      	strlt	r2, [sp, #16]
 8008212:	7823      	ldrb	r3, [r4, #0]
 8008214:	2b2e      	cmp	r3, #46	; 0x2e
 8008216:	d10c      	bne.n	8008232 <_vfiprintf_r+0x15a>
 8008218:	7863      	ldrb	r3, [r4, #1]
 800821a:	2b2a      	cmp	r3, #42	; 0x2a
 800821c:	d134      	bne.n	8008288 <_vfiprintf_r+0x1b0>
 800821e:	9b03      	ldr	r3, [sp, #12]
 8008220:	1d1a      	adds	r2, r3, #4
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	9203      	str	r2, [sp, #12]
 8008226:	2b00      	cmp	r3, #0
 8008228:	bfb8      	it	lt
 800822a:	f04f 33ff 	movlt.w	r3, #4294967295
 800822e:	3402      	adds	r4, #2
 8008230:	9305      	str	r3, [sp, #20]
 8008232:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008308 <_vfiprintf_r+0x230>
 8008236:	7821      	ldrb	r1, [r4, #0]
 8008238:	2203      	movs	r2, #3
 800823a:	4650      	mov	r0, sl
 800823c:	f7f7 fff0 	bl	8000220 <memchr>
 8008240:	b138      	cbz	r0, 8008252 <_vfiprintf_r+0x17a>
 8008242:	9b04      	ldr	r3, [sp, #16]
 8008244:	eba0 000a 	sub.w	r0, r0, sl
 8008248:	2240      	movs	r2, #64	; 0x40
 800824a:	4082      	lsls	r2, r0
 800824c:	4313      	orrs	r3, r2
 800824e:	3401      	adds	r4, #1
 8008250:	9304      	str	r3, [sp, #16]
 8008252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008256:	4829      	ldr	r0, [pc, #164]	; (80082fc <_vfiprintf_r+0x224>)
 8008258:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800825c:	2206      	movs	r2, #6
 800825e:	f7f7 ffdf 	bl	8000220 <memchr>
 8008262:	2800      	cmp	r0, #0
 8008264:	d03f      	beq.n	80082e6 <_vfiprintf_r+0x20e>
 8008266:	4b26      	ldr	r3, [pc, #152]	; (8008300 <_vfiprintf_r+0x228>)
 8008268:	bb1b      	cbnz	r3, 80082b2 <_vfiprintf_r+0x1da>
 800826a:	9b03      	ldr	r3, [sp, #12]
 800826c:	3307      	adds	r3, #7
 800826e:	f023 0307 	bic.w	r3, r3, #7
 8008272:	3308      	adds	r3, #8
 8008274:	9303      	str	r3, [sp, #12]
 8008276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008278:	443b      	add	r3, r7
 800827a:	9309      	str	r3, [sp, #36]	; 0x24
 800827c:	e768      	b.n	8008150 <_vfiprintf_r+0x78>
 800827e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008282:	460c      	mov	r4, r1
 8008284:	2001      	movs	r0, #1
 8008286:	e7a6      	b.n	80081d6 <_vfiprintf_r+0xfe>
 8008288:	2300      	movs	r3, #0
 800828a:	3401      	adds	r4, #1
 800828c:	9305      	str	r3, [sp, #20]
 800828e:	4619      	mov	r1, r3
 8008290:	f04f 0c0a 	mov.w	ip, #10
 8008294:	4620      	mov	r0, r4
 8008296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800829a:	3a30      	subs	r2, #48	; 0x30
 800829c:	2a09      	cmp	r2, #9
 800829e:	d903      	bls.n	80082a8 <_vfiprintf_r+0x1d0>
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d0c6      	beq.n	8008232 <_vfiprintf_r+0x15a>
 80082a4:	9105      	str	r1, [sp, #20]
 80082a6:	e7c4      	b.n	8008232 <_vfiprintf_r+0x15a>
 80082a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80082ac:	4604      	mov	r4, r0
 80082ae:	2301      	movs	r3, #1
 80082b0:	e7f0      	b.n	8008294 <_vfiprintf_r+0x1bc>
 80082b2:	ab03      	add	r3, sp, #12
 80082b4:	9300      	str	r3, [sp, #0]
 80082b6:	462a      	mov	r2, r5
 80082b8:	4b12      	ldr	r3, [pc, #72]	; (8008304 <_vfiprintf_r+0x22c>)
 80082ba:	a904      	add	r1, sp, #16
 80082bc:	4630      	mov	r0, r6
 80082be:	f7fd fd93 	bl	8005de8 <_printf_float>
 80082c2:	4607      	mov	r7, r0
 80082c4:	1c78      	adds	r0, r7, #1
 80082c6:	d1d6      	bne.n	8008276 <_vfiprintf_r+0x19e>
 80082c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082ca:	07d9      	lsls	r1, r3, #31
 80082cc:	d405      	bmi.n	80082da <_vfiprintf_r+0x202>
 80082ce:	89ab      	ldrh	r3, [r5, #12]
 80082d0:	059a      	lsls	r2, r3, #22
 80082d2:	d402      	bmi.n	80082da <_vfiprintf_r+0x202>
 80082d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082d6:	f7fe fbc0 	bl	8006a5a <__retarget_lock_release_recursive>
 80082da:	89ab      	ldrh	r3, [r5, #12]
 80082dc:	065b      	lsls	r3, r3, #25
 80082de:	f53f af1d 	bmi.w	800811c <_vfiprintf_r+0x44>
 80082e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082e4:	e71c      	b.n	8008120 <_vfiprintf_r+0x48>
 80082e6:	ab03      	add	r3, sp, #12
 80082e8:	9300      	str	r3, [sp, #0]
 80082ea:	462a      	mov	r2, r5
 80082ec:	4b05      	ldr	r3, [pc, #20]	; (8008304 <_vfiprintf_r+0x22c>)
 80082ee:	a904      	add	r1, sp, #16
 80082f0:	4630      	mov	r0, r6
 80082f2:	f7fe f81d 	bl	8006330 <_printf_i>
 80082f6:	e7e4      	b.n	80082c2 <_vfiprintf_r+0x1ea>
 80082f8:	08008b0c 	.word	0x08008b0c
 80082fc:	08008b16 	.word	0x08008b16
 8008300:	08005de9 	.word	0x08005de9
 8008304:	080080b3 	.word	0x080080b3
 8008308:	08008b12 	.word	0x08008b12

0800830c <__sflush_r>:
 800830c:	898a      	ldrh	r2, [r1, #12]
 800830e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008312:	4605      	mov	r5, r0
 8008314:	0710      	lsls	r0, r2, #28
 8008316:	460c      	mov	r4, r1
 8008318:	d458      	bmi.n	80083cc <__sflush_r+0xc0>
 800831a:	684b      	ldr	r3, [r1, #4]
 800831c:	2b00      	cmp	r3, #0
 800831e:	dc05      	bgt.n	800832c <__sflush_r+0x20>
 8008320:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008322:	2b00      	cmp	r3, #0
 8008324:	dc02      	bgt.n	800832c <__sflush_r+0x20>
 8008326:	2000      	movs	r0, #0
 8008328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800832c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800832e:	2e00      	cmp	r6, #0
 8008330:	d0f9      	beq.n	8008326 <__sflush_r+0x1a>
 8008332:	2300      	movs	r3, #0
 8008334:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008338:	682f      	ldr	r7, [r5, #0]
 800833a:	6a21      	ldr	r1, [r4, #32]
 800833c:	602b      	str	r3, [r5, #0]
 800833e:	d032      	beq.n	80083a6 <__sflush_r+0x9a>
 8008340:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008342:	89a3      	ldrh	r3, [r4, #12]
 8008344:	075a      	lsls	r2, r3, #29
 8008346:	d505      	bpl.n	8008354 <__sflush_r+0x48>
 8008348:	6863      	ldr	r3, [r4, #4]
 800834a:	1ac0      	subs	r0, r0, r3
 800834c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800834e:	b10b      	cbz	r3, 8008354 <__sflush_r+0x48>
 8008350:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008352:	1ac0      	subs	r0, r0, r3
 8008354:	2300      	movs	r3, #0
 8008356:	4602      	mov	r2, r0
 8008358:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800835a:	6a21      	ldr	r1, [r4, #32]
 800835c:	4628      	mov	r0, r5
 800835e:	47b0      	blx	r6
 8008360:	1c43      	adds	r3, r0, #1
 8008362:	89a3      	ldrh	r3, [r4, #12]
 8008364:	d106      	bne.n	8008374 <__sflush_r+0x68>
 8008366:	6829      	ldr	r1, [r5, #0]
 8008368:	291d      	cmp	r1, #29
 800836a:	d82b      	bhi.n	80083c4 <__sflush_r+0xb8>
 800836c:	4a29      	ldr	r2, [pc, #164]	; (8008414 <__sflush_r+0x108>)
 800836e:	410a      	asrs	r2, r1
 8008370:	07d6      	lsls	r6, r2, #31
 8008372:	d427      	bmi.n	80083c4 <__sflush_r+0xb8>
 8008374:	2200      	movs	r2, #0
 8008376:	6062      	str	r2, [r4, #4]
 8008378:	04d9      	lsls	r1, r3, #19
 800837a:	6922      	ldr	r2, [r4, #16]
 800837c:	6022      	str	r2, [r4, #0]
 800837e:	d504      	bpl.n	800838a <__sflush_r+0x7e>
 8008380:	1c42      	adds	r2, r0, #1
 8008382:	d101      	bne.n	8008388 <__sflush_r+0x7c>
 8008384:	682b      	ldr	r3, [r5, #0]
 8008386:	b903      	cbnz	r3, 800838a <__sflush_r+0x7e>
 8008388:	6560      	str	r0, [r4, #84]	; 0x54
 800838a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800838c:	602f      	str	r7, [r5, #0]
 800838e:	2900      	cmp	r1, #0
 8008390:	d0c9      	beq.n	8008326 <__sflush_r+0x1a>
 8008392:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008396:	4299      	cmp	r1, r3
 8008398:	d002      	beq.n	80083a0 <__sflush_r+0x94>
 800839a:	4628      	mov	r0, r5
 800839c:	f7ff f9f6 	bl	800778c <_free_r>
 80083a0:	2000      	movs	r0, #0
 80083a2:	6360      	str	r0, [r4, #52]	; 0x34
 80083a4:	e7c0      	b.n	8008328 <__sflush_r+0x1c>
 80083a6:	2301      	movs	r3, #1
 80083a8:	4628      	mov	r0, r5
 80083aa:	47b0      	blx	r6
 80083ac:	1c41      	adds	r1, r0, #1
 80083ae:	d1c8      	bne.n	8008342 <__sflush_r+0x36>
 80083b0:	682b      	ldr	r3, [r5, #0]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d0c5      	beq.n	8008342 <__sflush_r+0x36>
 80083b6:	2b1d      	cmp	r3, #29
 80083b8:	d001      	beq.n	80083be <__sflush_r+0xb2>
 80083ba:	2b16      	cmp	r3, #22
 80083bc:	d101      	bne.n	80083c2 <__sflush_r+0xb6>
 80083be:	602f      	str	r7, [r5, #0]
 80083c0:	e7b1      	b.n	8008326 <__sflush_r+0x1a>
 80083c2:	89a3      	ldrh	r3, [r4, #12]
 80083c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083c8:	81a3      	strh	r3, [r4, #12]
 80083ca:	e7ad      	b.n	8008328 <__sflush_r+0x1c>
 80083cc:	690f      	ldr	r7, [r1, #16]
 80083ce:	2f00      	cmp	r7, #0
 80083d0:	d0a9      	beq.n	8008326 <__sflush_r+0x1a>
 80083d2:	0793      	lsls	r3, r2, #30
 80083d4:	680e      	ldr	r6, [r1, #0]
 80083d6:	bf08      	it	eq
 80083d8:	694b      	ldreq	r3, [r1, #20]
 80083da:	600f      	str	r7, [r1, #0]
 80083dc:	bf18      	it	ne
 80083de:	2300      	movne	r3, #0
 80083e0:	eba6 0807 	sub.w	r8, r6, r7
 80083e4:	608b      	str	r3, [r1, #8]
 80083e6:	f1b8 0f00 	cmp.w	r8, #0
 80083ea:	dd9c      	ble.n	8008326 <__sflush_r+0x1a>
 80083ec:	6a21      	ldr	r1, [r4, #32]
 80083ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80083f0:	4643      	mov	r3, r8
 80083f2:	463a      	mov	r2, r7
 80083f4:	4628      	mov	r0, r5
 80083f6:	47b0      	blx	r6
 80083f8:	2800      	cmp	r0, #0
 80083fa:	dc06      	bgt.n	800840a <__sflush_r+0xfe>
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008402:	81a3      	strh	r3, [r4, #12]
 8008404:	f04f 30ff 	mov.w	r0, #4294967295
 8008408:	e78e      	b.n	8008328 <__sflush_r+0x1c>
 800840a:	4407      	add	r7, r0
 800840c:	eba8 0800 	sub.w	r8, r8, r0
 8008410:	e7e9      	b.n	80083e6 <__sflush_r+0xda>
 8008412:	bf00      	nop
 8008414:	dfbffffe 	.word	0xdfbffffe

08008418 <_fflush_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	690b      	ldr	r3, [r1, #16]
 800841c:	4605      	mov	r5, r0
 800841e:	460c      	mov	r4, r1
 8008420:	b913      	cbnz	r3, 8008428 <_fflush_r+0x10>
 8008422:	2500      	movs	r5, #0
 8008424:	4628      	mov	r0, r5
 8008426:	bd38      	pop	{r3, r4, r5, pc}
 8008428:	b118      	cbz	r0, 8008432 <_fflush_r+0x1a>
 800842a:	6a03      	ldr	r3, [r0, #32]
 800842c:	b90b      	cbnz	r3, 8008432 <_fflush_r+0x1a>
 800842e:	f7fe f91b 	bl	8006668 <__sinit>
 8008432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d0f3      	beq.n	8008422 <_fflush_r+0xa>
 800843a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800843c:	07d0      	lsls	r0, r2, #31
 800843e:	d404      	bmi.n	800844a <_fflush_r+0x32>
 8008440:	0599      	lsls	r1, r3, #22
 8008442:	d402      	bmi.n	800844a <_fflush_r+0x32>
 8008444:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008446:	f7fe fb07 	bl	8006a58 <__retarget_lock_acquire_recursive>
 800844a:	4628      	mov	r0, r5
 800844c:	4621      	mov	r1, r4
 800844e:	f7ff ff5d 	bl	800830c <__sflush_r>
 8008452:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008454:	07da      	lsls	r2, r3, #31
 8008456:	4605      	mov	r5, r0
 8008458:	d4e4      	bmi.n	8008424 <_fflush_r+0xc>
 800845a:	89a3      	ldrh	r3, [r4, #12]
 800845c:	059b      	lsls	r3, r3, #22
 800845e:	d4e1      	bmi.n	8008424 <_fflush_r+0xc>
 8008460:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008462:	f7fe fafa 	bl	8006a5a <__retarget_lock_release_recursive>
 8008466:	e7dd      	b.n	8008424 <_fflush_r+0xc>

08008468 <fiprintf>:
 8008468:	b40e      	push	{r1, r2, r3}
 800846a:	b503      	push	{r0, r1, lr}
 800846c:	4601      	mov	r1, r0
 800846e:	ab03      	add	r3, sp, #12
 8008470:	4805      	ldr	r0, [pc, #20]	; (8008488 <fiprintf+0x20>)
 8008472:	f853 2b04 	ldr.w	r2, [r3], #4
 8008476:	6800      	ldr	r0, [r0, #0]
 8008478:	9301      	str	r3, [sp, #4]
 800847a:	f7ff fe2d 	bl	80080d8 <_vfiprintf_r>
 800847e:	b002      	add	sp, #8
 8008480:	f85d eb04 	ldr.w	lr, [sp], #4
 8008484:	b003      	add	sp, #12
 8008486:	4770      	bx	lr
 8008488:	20000064 	.word	0x20000064

0800848c <__swhatbuf_r>:
 800848c:	b570      	push	{r4, r5, r6, lr}
 800848e:	460c      	mov	r4, r1
 8008490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008494:	2900      	cmp	r1, #0
 8008496:	b096      	sub	sp, #88	; 0x58
 8008498:	4615      	mov	r5, r2
 800849a:	461e      	mov	r6, r3
 800849c:	da0d      	bge.n	80084ba <__swhatbuf_r+0x2e>
 800849e:	89a3      	ldrh	r3, [r4, #12]
 80084a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80084a4:	f04f 0100 	mov.w	r1, #0
 80084a8:	bf0c      	ite	eq
 80084aa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80084ae:	2340      	movne	r3, #64	; 0x40
 80084b0:	2000      	movs	r0, #0
 80084b2:	6031      	str	r1, [r6, #0]
 80084b4:	602b      	str	r3, [r5, #0]
 80084b6:	b016      	add	sp, #88	; 0x58
 80084b8:	bd70      	pop	{r4, r5, r6, pc}
 80084ba:	466a      	mov	r2, sp
 80084bc:	f000 f848 	bl	8008550 <_fstat_r>
 80084c0:	2800      	cmp	r0, #0
 80084c2:	dbec      	blt.n	800849e <__swhatbuf_r+0x12>
 80084c4:	9901      	ldr	r1, [sp, #4]
 80084c6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80084ca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80084ce:	4259      	negs	r1, r3
 80084d0:	4159      	adcs	r1, r3
 80084d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80084d6:	e7eb      	b.n	80084b0 <__swhatbuf_r+0x24>

080084d8 <__smakebuf_r>:
 80084d8:	898b      	ldrh	r3, [r1, #12]
 80084da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80084dc:	079d      	lsls	r5, r3, #30
 80084de:	4606      	mov	r6, r0
 80084e0:	460c      	mov	r4, r1
 80084e2:	d507      	bpl.n	80084f4 <__smakebuf_r+0x1c>
 80084e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80084e8:	6023      	str	r3, [r4, #0]
 80084ea:	6123      	str	r3, [r4, #16]
 80084ec:	2301      	movs	r3, #1
 80084ee:	6163      	str	r3, [r4, #20]
 80084f0:	b002      	add	sp, #8
 80084f2:	bd70      	pop	{r4, r5, r6, pc}
 80084f4:	ab01      	add	r3, sp, #4
 80084f6:	466a      	mov	r2, sp
 80084f8:	f7ff ffc8 	bl	800848c <__swhatbuf_r>
 80084fc:	9900      	ldr	r1, [sp, #0]
 80084fe:	4605      	mov	r5, r0
 8008500:	4630      	mov	r0, r6
 8008502:	f7ff f9b7 	bl	8007874 <_malloc_r>
 8008506:	b948      	cbnz	r0, 800851c <__smakebuf_r+0x44>
 8008508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800850c:	059a      	lsls	r2, r3, #22
 800850e:	d4ef      	bmi.n	80084f0 <__smakebuf_r+0x18>
 8008510:	f023 0303 	bic.w	r3, r3, #3
 8008514:	f043 0302 	orr.w	r3, r3, #2
 8008518:	81a3      	strh	r3, [r4, #12]
 800851a:	e7e3      	b.n	80084e4 <__smakebuf_r+0xc>
 800851c:	89a3      	ldrh	r3, [r4, #12]
 800851e:	6020      	str	r0, [r4, #0]
 8008520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008524:	81a3      	strh	r3, [r4, #12]
 8008526:	9b00      	ldr	r3, [sp, #0]
 8008528:	6163      	str	r3, [r4, #20]
 800852a:	9b01      	ldr	r3, [sp, #4]
 800852c:	6120      	str	r0, [r4, #16]
 800852e:	b15b      	cbz	r3, 8008548 <__smakebuf_r+0x70>
 8008530:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008534:	4630      	mov	r0, r6
 8008536:	f000 f81d 	bl	8008574 <_isatty_r>
 800853a:	b128      	cbz	r0, 8008548 <__smakebuf_r+0x70>
 800853c:	89a3      	ldrh	r3, [r4, #12]
 800853e:	f023 0303 	bic.w	r3, r3, #3
 8008542:	f043 0301 	orr.w	r3, r3, #1
 8008546:	81a3      	strh	r3, [r4, #12]
 8008548:	89a3      	ldrh	r3, [r4, #12]
 800854a:	431d      	orrs	r5, r3
 800854c:	81a5      	strh	r5, [r4, #12]
 800854e:	e7cf      	b.n	80084f0 <__smakebuf_r+0x18>

08008550 <_fstat_r>:
 8008550:	b538      	push	{r3, r4, r5, lr}
 8008552:	4d07      	ldr	r5, [pc, #28]	; (8008570 <_fstat_r+0x20>)
 8008554:	2300      	movs	r3, #0
 8008556:	4604      	mov	r4, r0
 8008558:	4608      	mov	r0, r1
 800855a:	4611      	mov	r1, r2
 800855c:	602b      	str	r3, [r5, #0]
 800855e:	f7f9 f978 	bl	8001852 <_fstat>
 8008562:	1c43      	adds	r3, r0, #1
 8008564:	d102      	bne.n	800856c <_fstat_r+0x1c>
 8008566:	682b      	ldr	r3, [r5, #0]
 8008568:	b103      	cbz	r3, 800856c <_fstat_r+0x1c>
 800856a:	6023      	str	r3, [r4, #0]
 800856c:	bd38      	pop	{r3, r4, r5, pc}
 800856e:	bf00      	nop
 8008570:	200004e4 	.word	0x200004e4

08008574 <_isatty_r>:
 8008574:	b538      	push	{r3, r4, r5, lr}
 8008576:	4d06      	ldr	r5, [pc, #24]	; (8008590 <_isatty_r+0x1c>)
 8008578:	2300      	movs	r3, #0
 800857a:	4604      	mov	r4, r0
 800857c:	4608      	mov	r0, r1
 800857e:	602b      	str	r3, [r5, #0]
 8008580:	f7f9 f977 	bl	8001872 <_isatty>
 8008584:	1c43      	adds	r3, r0, #1
 8008586:	d102      	bne.n	800858e <_isatty_r+0x1a>
 8008588:	682b      	ldr	r3, [r5, #0]
 800858a:	b103      	cbz	r3, 800858e <_isatty_r+0x1a>
 800858c:	6023      	str	r3, [r4, #0]
 800858e:	bd38      	pop	{r3, r4, r5, pc}
 8008590:	200004e4 	.word	0x200004e4

08008594 <_sbrk_r>:
 8008594:	b538      	push	{r3, r4, r5, lr}
 8008596:	4d06      	ldr	r5, [pc, #24]	; (80085b0 <_sbrk_r+0x1c>)
 8008598:	2300      	movs	r3, #0
 800859a:	4604      	mov	r4, r0
 800859c:	4608      	mov	r0, r1
 800859e:	602b      	str	r3, [r5, #0]
 80085a0:	f7f9 f980 	bl	80018a4 <_sbrk>
 80085a4:	1c43      	adds	r3, r0, #1
 80085a6:	d102      	bne.n	80085ae <_sbrk_r+0x1a>
 80085a8:	682b      	ldr	r3, [r5, #0]
 80085aa:	b103      	cbz	r3, 80085ae <_sbrk_r+0x1a>
 80085ac:	6023      	str	r3, [r4, #0]
 80085ae:	bd38      	pop	{r3, r4, r5, pc}
 80085b0:	200004e4 	.word	0x200004e4

080085b4 <memcpy>:
 80085b4:	440a      	add	r2, r1
 80085b6:	4291      	cmp	r1, r2
 80085b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80085bc:	d100      	bne.n	80085c0 <memcpy+0xc>
 80085be:	4770      	bx	lr
 80085c0:	b510      	push	{r4, lr}
 80085c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085ca:	4291      	cmp	r1, r2
 80085cc:	d1f9      	bne.n	80085c2 <memcpy+0xe>
 80085ce:	bd10      	pop	{r4, pc}

080085d0 <abort>:
 80085d0:	b508      	push	{r3, lr}
 80085d2:	2006      	movs	r0, #6
 80085d4:	f000 f860 	bl	8008698 <raise>
 80085d8:	2001      	movs	r0, #1
 80085da:	f7f9 f8eb 	bl	80017b4 <_exit>

080085de <_calloc_r>:
 80085de:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085e0:	fba1 2402 	umull	r2, r4, r1, r2
 80085e4:	b94c      	cbnz	r4, 80085fa <_calloc_r+0x1c>
 80085e6:	4611      	mov	r1, r2
 80085e8:	9201      	str	r2, [sp, #4]
 80085ea:	f7ff f943 	bl	8007874 <_malloc_r>
 80085ee:	9a01      	ldr	r2, [sp, #4]
 80085f0:	4605      	mov	r5, r0
 80085f2:	b930      	cbnz	r0, 8008602 <_calloc_r+0x24>
 80085f4:	4628      	mov	r0, r5
 80085f6:	b003      	add	sp, #12
 80085f8:	bd30      	pop	{r4, r5, pc}
 80085fa:	220c      	movs	r2, #12
 80085fc:	6002      	str	r2, [r0, #0]
 80085fe:	2500      	movs	r5, #0
 8008600:	e7f8      	b.n	80085f4 <_calloc_r+0x16>
 8008602:	4621      	mov	r1, r4
 8008604:	f7fe f9ac 	bl	8006960 <memset>
 8008608:	e7f4      	b.n	80085f4 <_calloc_r+0x16>

0800860a <__ascii_mbtowc>:
 800860a:	b082      	sub	sp, #8
 800860c:	b901      	cbnz	r1, 8008610 <__ascii_mbtowc+0x6>
 800860e:	a901      	add	r1, sp, #4
 8008610:	b142      	cbz	r2, 8008624 <__ascii_mbtowc+0x1a>
 8008612:	b14b      	cbz	r3, 8008628 <__ascii_mbtowc+0x1e>
 8008614:	7813      	ldrb	r3, [r2, #0]
 8008616:	600b      	str	r3, [r1, #0]
 8008618:	7812      	ldrb	r2, [r2, #0]
 800861a:	1e10      	subs	r0, r2, #0
 800861c:	bf18      	it	ne
 800861e:	2001      	movne	r0, #1
 8008620:	b002      	add	sp, #8
 8008622:	4770      	bx	lr
 8008624:	4610      	mov	r0, r2
 8008626:	e7fb      	b.n	8008620 <__ascii_mbtowc+0x16>
 8008628:	f06f 0001 	mvn.w	r0, #1
 800862c:	e7f8      	b.n	8008620 <__ascii_mbtowc+0x16>

0800862e <__ascii_wctomb>:
 800862e:	b149      	cbz	r1, 8008644 <__ascii_wctomb+0x16>
 8008630:	2aff      	cmp	r2, #255	; 0xff
 8008632:	bf85      	ittet	hi
 8008634:	238a      	movhi	r3, #138	; 0x8a
 8008636:	6003      	strhi	r3, [r0, #0]
 8008638:	700a      	strbls	r2, [r1, #0]
 800863a:	f04f 30ff 	movhi.w	r0, #4294967295
 800863e:	bf98      	it	ls
 8008640:	2001      	movls	r0, #1
 8008642:	4770      	bx	lr
 8008644:	4608      	mov	r0, r1
 8008646:	4770      	bx	lr

08008648 <_raise_r>:
 8008648:	291f      	cmp	r1, #31
 800864a:	b538      	push	{r3, r4, r5, lr}
 800864c:	4604      	mov	r4, r0
 800864e:	460d      	mov	r5, r1
 8008650:	d904      	bls.n	800865c <_raise_r+0x14>
 8008652:	2316      	movs	r3, #22
 8008654:	6003      	str	r3, [r0, #0]
 8008656:	f04f 30ff 	mov.w	r0, #4294967295
 800865a:	bd38      	pop	{r3, r4, r5, pc}
 800865c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800865e:	b112      	cbz	r2, 8008666 <_raise_r+0x1e>
 8008660:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008664:	b94b      	cbnz	r3, 800867a <_raise_r+0x32>
 8008666:	4620      	mov	r0, r4
 8008668:	f000 f830 	bl	80086cc <_getpid_r>
 800866c:	462a      	mov	r2, r5
 800866e:	4601      	mov	r1, r0
 8008670:	4620      	mov	r0, r4
 8008672:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008676:	f000 b817 	b.w	80086a8 <_kill_r>
 800867a:	2b01      	cmp	r3, #1
 800867c:	d00a      	beq.n	8008694 <_raise_r+0x4c>
 800867e:	1c59      	adds	r1, r3, #1
 8008680:	d103      	bne.n	800868a <_raise_r+0x42>
 8008682:	2316      	movs	r3, #22
 8008684:	6003      	str	r3, [r0, #0]
 8008686:	2001      	movs	r0, #1
 8008688:	e7e7      	b.n	800865a <_raise_r+0x12>
 800868a:	2400      	movs	r4, #0
 800868c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008690:	4628      	mov	r0, r5
 8008692:	4798      	blx	r3
 8008694:	2000      	movs	r0, #0
 8008696:	e7e0      	b.n	800865a <_raise_r+0x12>

08008698 <raise>:
 8008698:	4b02      	ldr	r3, [pc, #8]	; (80086a4 <raise+0xc>)
 800869a:	4601      	mov	r1, r0
 800869c:	6818      	ldr	r0, [r3, #0]
 800869e:	f7ff bfd3 	b.w	8008648 <_raise_r>
 80086a2:	bf00      	nop
 80086a4:	20000064 	.word	0x20000064

080086a8 <_kill_r>:
 80086a8:	b538      	push	{r3, r4, r5, lr}
 80086aa:	4d07      	ldr	r5, [pc, #28]	; (80086c8 <_kill_r+0x20>)
 80086ac:	2300      	movs	r3, #0
 80086ae:	4604      	mov	r4, r0
 80086b0:	4608      	mov	r0, r1
 80086b2:	4611      	mov	r1, r2
 80086b4:	602b      	str	r3, [r5, #0]
 80086b6:	f7f9 f86d 	bl	8001794 <_kill>
 80086ba:	1c43      	adds	r3, r0, #1
 80086bc:	d102      	bne.n	80086c4 <_kill_r+0x1c>
 80086be:	682b      	ldr	r3, [r5, #0]
 80086c0:	b103      	cbz	r3, 80086c4 <_kill_r+0x1c>
 80086c2:	6023      	str	r3, [r4, #0]
 80086c4:	bd38      	pop	{r3, r4, r5, pc}
 80086c6:	bf00      	nop
 80086c8:	200004e4 	.word	0x200004e4

080086cc <_getpid_r>:
 80086cc:	f7f9 b85a 	b.w	8001784 <_getpid>

080086d0 <_init>:
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d2:	bf00      	nop
 80086d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086d6:	bc08      	pop	{r3}
 80086d8:	469e      	mov	lr, r3
 80086da:	4770      	bx	lr

080086dc <_fini>:
 80086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086de:	bf00      	nop
 80086e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086e2:	bc08      	pop	{r3}
 80086e4:	469e      	mov	lr, r3
 80086e6:	4770      	bx	lr
