INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.sim/sim_1/synth/timing/xsim/testing_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD2000
INFO: [VRFC 10-311] analyzing module IBUF_HD2001
INFO: [VRFC 10-311] analyzing module IBUF_HD2002
INFO: [VRFC 10-311] analyzing module IBUF_HD2003
INFO: [VRFC 10-311] analyzing module IBUF_HD2004
INFO: [VRFC 10-311] analyzing module IBUF_HD2005
INFO: [VRFC 10-311] analyzing module IBUF_HD2006
INFO: [VRFC 10-311] analyzing module IBUF_HD2007
INFO: [VRFC 10-311] analyzing module IBUF_HD2008
INFO: [VRFC 10-311] analyzing module IBUF_HD2009
INFO: [VRFC 10-311] analyzing module IBUF_HD2010
INFO: [VRFC 10-311] analyzing module IBUF_HD2011
INFO: [VRFC 10-311] analyzing module IBUF_HD2012
INFO: [VRFC 10-311] analyzing module IBUF_HD2013
INFO: [VRFC 10-311] analyzing module IBUF_HD2014
INFO: [VRFC 10-311] analyzing module IBUF_HD2015
INFO: [VRFC 10-311] analyzing module IBUF_HD2016
INFO: [VRFC 10-311] analyzing module IBUF_HD2017
INFO: [VRFC 10-311] analyzing module COEFF_ROM
INFO: [VRFC 10-311] analyzing module RAM_TEST
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module counter_0
INFO: [VRFC 10-311] analyzing module counter_1
INFO: [VRFC 10-311] analyzing module read_ram
INFO: [VRFC 10-311] analyzing module read_rom
INFO: [VRFC 10-311] analyzing module testing_module
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module COEFF_ROM_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_v8_4_6
INFO: [VRFC 10-311] analyzing module RAM_TEST_blk_mem_gen_v8_4_6_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sim_1/new/testing_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testing_tb
