$date
	Tue Jul 14 23:15:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! ack3 $end
$var wire 1 " ack2 $end
$var wire 1 # ack1 $end
$var wire 1 $ ack0 $end
$var reg 1 % clk $end
$var reg 1 & req0 $end
$var reg 1 ' req1 $end
$var reg 1 ( req2 $end
$var reg 1 ) req3 $end
$var reg 1 * rst $end
$scope module arb $end
$var wire 1 % clk $end
$var wire 1 & req0 $end
$var wire 1 ' req1 $end
$var wire 1 ( req2 $end
$var wire 1 ) req3 $end
$var wire 1 * rst $end
$var reg 1 $ ack0 $end
$var reg 1 # ack1 $end
$var reg 1 " ack2 $end
$var reg 1 ! ack3 $end
$var reg 2 + na_pc [1:0] $end
$var reg 2 , next_pc [1:0] $end
$var reg 2 - pc [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b1 +
1*
x)
x(
x'
x&
1%
0$
0#
0"
0!
$end
#5
0%
#10
b0 ,
1%
0)
0(
0'
0&
#15
0%
#20
1%
0*
#25
0%
#30
1"
1%
1(
#35
0%
#40
1%
#45
0%
#50
1%
#55
0%
#60
1$
0"
1%
1&
#65
0%
#70
1%
#75
0%
#80
1%
#85
0%
#90
b1 ,
1$
1%
0(
#95
0%
#100
1$
b1 -
1%
#105
0%
#110
1%
#115
0%
#120
1#
0$
1%
1'
#125
0%
#130
1%
#135
0%
#140
1%
#145
0%
#150
1#
1%
0&
#155
0%
#160
1%
#165
0%
#170
1%
#175
0%
#180
b10 ,
b10 +
0#
1%
0'
#185
0%
#190
b10 -
1%
#195
0%
#200
1%
#205
0%
#210
1%
