library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity test is
port(
		number_out: out std_logic_vector(2 downto 0)) ;
end entity test;

architecture behaviour of test is
begin
	number_out <= "111";
end architecture behaviour;