# do DisplayDemo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:01 on Mar 26,2022
# vcom -work work DisplayDemo.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Compiling entity displaydemovhdl
# -- Compiling architecture structure of displaydemovhdl
# End time: 18:06:01 on Mar 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:01 on Mar 26,2022
# vcom -work work DisplayDemoVHDLSim.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity displaydemovhdl_vhd_vec_tst
# -- Compiling architecture displaydemovhdl_arch of displaydemovhdl_vhd_vec_tst
# ** Error: DisplayDemoVHDLSim.vwf.vht(65): Enumeration literal '1' is not of type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: DisplayDemoVHDLSim.vwf.vht(65): (vcom-1499) Aggregate with a single element association must use named association.
# ** Error: DisplayDemoVHDLSim.vwf.vht(99): VHDL Compiler exiting
# End time: 18:06:01 on Mar 26,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /opt/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/vcom failed.
# Executing ONERROR command at macro ./DisplayDemo.do line 4
