// Seed: 3261405469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wor  id_6 = 'b0;
  wire id_7;
  wor  id_8;
  assign {id_8} = 1'b0;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3
    , id_20,
    input supply1 id_4,
    input supply1 id_5,
    input wire id_6,
    input wor id_7,
    output tri0 id_8,
    output uwire id_9,
    input wand id_10,
    output tri1 id_11
    , id_21,
    output supply0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output wire id_15,
    output wire id_16
    , id_22,
    output uwire id_17,
    input uwire id_18
);
  module_0(
      id_20, id_20, id_20, id_22, id_21
  );
  wire id_23;
  always @(posedge id_6) assign id_23 = id_4 - id_5;
  wire id_24 = id_23;
endmodule
